wb_dma_ch_pri_enc/wire_pri27_out -0.221177 -0.444453 -0.248356 -0.596219 -0.780436 1.013964 1.355967 0.723434 -2.459008 0.736068 -0.060829 1.323594 -2.437659 -2.007723 0.410166 -1.299916 -0.491510 2.525407 -0.597614 -1.055792
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.243507 3.562656 -0.272902 -0.276762 -1.113012 -0.482841 3.697808 1.383592 0.230134 -0.002421 4.012405 2.837302 -2.957422 -1.003765 0.089520 -0.803492 0.524082 0.856309 -1.763013 0.290609
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.215718 -0.541095 0.139483 -0.891953 -1.024125 2.253614 -0.991724 -0.334301 -2.612231 -0.906303 -1.932777 -0.043837 -0.877870 -0.096068 0.405853 -0.930598 -0.353153 1.271679 0.228502 1.510842
wb_dma_ch_sel/always_5/stmt_1/expr_1 -1.260129 2.768455 -1.247562 -2.130670 -4.031516 0.819102 1.135558 1.425336 0.685824 -0.064670 0.968352 1.221158 -4.345314 -0.807009 1.165636 -0.509161 0.707792 -3.345573 -0.544395 -0.457273
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -0.692803 -0.786380 0.949779 -0.655775 0.308566 -0.298203 0.076073 -1.834885 -2.192739 -4.184064 -2.249578 0.849051 -1.315736 0.766452 -1.027269 -0.955684 -1.843167 -2.342274 -1.298193 -0.204995
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.820484 -1.735695 1.682953 1.562068 -2.434044 1.144772 -0.068436 0.346260 -4.575124 -0.942908 -0.759155 4.174426 0.827684 -1.272457 -0.544573 -0.222897 -0.944822 3.948898 0.718770 -1.535275
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.228449 -0.319912 1.223781 1.494250 -0.950539 -1.363647 1.070078 0.846972 -0.939903 0.364315 2.273703 1.664888 -0.215923 -1.674483 -0.853035 0.222921 -1.370181 1.720338 -1.211279 -2.895682
wb_dma_ch_rf/assign_1_ch_adr0 -0.007052 -2.022926 0.324768 1.284833 -3.286830 -4.828502 -3.570414 0.698749 0.032268 -1.405130 -0.470033 -3.996674 2.339486 0.312348 -3.160692 -1.666717 -2.833692 -2.586013 -2.040451 -0.882856
wb_dma_ch_rf/reg_ch_busy -0.733723 0.105843 0.895674 -0.961081 0.203224 -0.349101 -0.995325 -2.627533 -2.259374 -4.214015 -3.435459 1.631688 -1.379151 2.918132 -0.250521 -1.567231 -3.002858 -4.442523 -2.003344 0.916241
wb_dma_wb_slv/always_5 -1.923757 2.411802 0.800440 0.193310 2.858263 -0.253652 0.304242 1.576559 0.206627 1.138076 0.739948 -5.679509 -3.221114 0.617011 -3.110367 3.843902 2.732610 -1.323078 2.093226 -0.973964
wb_dma_wb_slv/always_4 2.151134 6.366625 0.683433 2.627907 1.996857 -4.743310 -2.812037 3.220625 -2.681969 -0.078360 0.386769 -3.770972 -0.118401 4.349265 -4.271973 -0.263585 -0.276333 0.540968 -1.351569 5.512021
wb_dma_wb_slv/always_3 0.732892 2.982491 0.781750 0.974434 -3.270442 -0.876733 -1.954600 2.831568 -1.056873 -5.394855 -1.730642 -0.655752 3.248717 2.002298 -1.923981 -3.168739 2.589949 0.857531 -2.240225 0.315349
wb_dma_wb_slv/always_1 1.205040 2.337452 -0.021920 -1.517079 -0.052869 -1.478064 -4.923101 2.156013 -5.212192 -3.577104 -1.710269 -2.352872 -0.985096 2.837332 -3.860954 -3.730235 -1.139495 -2.217864 -0.109265 5.225648
wb_dma_ch_sel/always_44/case_1/cond -0.389964 -0.630137 1.224417 3.034170 -2.389915 -4.990740 -2.218341 2.055768 -1.651841 -3.127383 2.333564 -2.852449 1.633102 -0.085633 -5.020581 -0.796881 -3.593411 -1.285412 -0.615946 -2.337198
wb_dma_rf/wire_ch0_csr 0.874388 0.483089 -1.888201 -3.138320 0.733344 -1.291914 -3.151290 -0.013123 -1.342882 -5.606254 -1.794140 -2.426789 0.582499 1.019630 -0.711426 -2.390114 -0.332581 -4.370071 -0.765340 3.460565
wb_dma_de/wire_done 1.919774 1.885380 -0.451831 -2.985931 -0.184240 0.586268 0.167349 -0.418580 -0.367790 1.048853 -1.828120 3.001064 -2.351368 -0.742888 1.887858 0.273968 1.457896 -0.893838 -2.478146 1.480105
wb_dma_ch_pri_enc/wire_pri11_out -0.215901 -0.440005 -0.239845 -0.651110 -0.826447 1.098472 1.274402 0.688384 -2.526160 0.635887 -0.128230 1.302732 -2.405249 -1.937239 0.372166 -1.370798 -0.522855 2.506384 -0.588931 -0.961028
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 2.389064 -0.088396 0.153734 -2.323448 -0.320207 2.098955 -0.313742 -1.900072 -0.337805 0.601580 -4.019588 6.009597 0.704186 -0.235553 2.589696 2.045183 2.953088 -0.324096 0.383910 1.570836
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.668812 -1.821066 0.257318 0.818313 0.088619 0.380243 1.643274 -0.494400 -0.025360 0.852273 -0.685273 4.639927 1.608791 -1.183318 0.763768 1.256833 1.302799 1.686240 1.923779 -2.245026
wb_dma_de/always_13/stmt_1 -0.529860 1.544166 -1.531723 -2.238775 -2.140889 0.301158 0.885673 1.279771 0.573144 -1.381591 0.605417 1.180331 -3.357320 -0.542890 1.595733 -2.675098 -0.639333 -3.566848 -1.828255 -1.294417
wb_dma_de/always_4/if_1 0.890273 0.396921 -0.337348 -2.551899 -0.227951 0.133545 -0.870305 0.285714 -1.505189 2.030703 -3.742252 2.372664 -3.048983 -0.880089 1.155868 0.410350 1.160502 -1.726796 -1.193512 -1.136769
wb_dma_ch_arb/input_req 3.248914 -2.002271 1.535097 -0.794370 0.544444 -0.138199 0.539645 -0.532769 -2.524245 -6.529428 -0.039421 1.631783 2.470214 -3.353462 -2.314957 1.203295 1.150372 2.271558 -1.602114 -1.214643
wb_dma_ch_pri_enc/wire_pri20_out -0.197771 -0.419259 -0.279772 -0.578558 -0.808257 1.025096 1.388207 0.718687 -2.418397 0.764875 -0.006352 1.349436 -2.423640 -2.034450 0.407919 -1.316261 -0.488024 2.502681 -0.604523 -1.084086
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.102480 -0.329866 -0.108976 -0.571618 0.262284 -2.553546 -0.179294 0.890452 1.625613 0.479468 -0.469737 -2.834841 -1.285453 -1.728156 -1.853675 2.362648 1.843923 -2.560642 -0.204203 -2.570718
wb_dma_ch_rf/always_26/if_1/if_1 0.083435 2.824645 0.455224 -1.236098 -2.073656 3.006856 -1.253662 2.520667 -0.824617 -4.087657 0.781360 0.932483 -1.709026 1.709090 1.444912 -2.493374 -0.237572 -3.318602 -0.959743 -1.496724
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 2.586071 -0.513488 0.995702 0.864506 0.691686 -0.356712 -2.029141 -1.118834 -1.329264 -0.608599 0.268563 3.578336 2.210523 1.508587 1.757072 -1.894359 -4.026021 -0.249177 -2.377266 1.614537
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.103601 1.790878 0.835599 0.269468 1.189212 -1.447305 -0.101786 1.366343 0.537746 1.324681 -0.122426 -0.889858 -2.114936 0.670860 -1.003119 2.519209 1.128447 -2.869560 -0.386261 -3.131989
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.164358 -0.831933 -0.002334 -0.213330 0.607050 0.040241 1.886033 -0.388566 1.165402 1.516948 0.463902 2.064844 -0.549003 -1.782853 0.888644 1.098985 0.698491 0.547011 0.225354 -2.239429
wb_dma_ch_sel/wire_ch_sel 0.329798 -1.455493 -1.067147 -1.375285 -2.643088 -1.693411 -1.880027 -0.329023 -2.551727 -4.545882 -2.308705 0.430896 0.087057 0.863222 -1.929038 -1.866345 -1.221126 -4.348518 -0.090631 0.155220
wb_dma_rf/inst_u19 -0.403423 -0.794132 -0.347278 -1.152852 -0.465209 -1.450587 1.209338 1.581186 -0.806496 1.278961 -0.527526 -1.601403 -3.709278 -3.703663 -1.480455 1.088222 1.382533 -0.034845 -0.668921 -3.663563
wb_dma_rf/inst_u18 -0.230512 -0.863266 -0.331139 -1.182640 -0.600657 -1.431905 1.146675 1.535846 -0.832415 1.128965 -0.590538 -1.366031 -3.546954 -3.728236 -1.383339 1.041811 1.385379 0.053280 -0.765902 -3.625681
wb_dma_rf/inst_u17 -0.392478 -0.812580 -0.380038 -1.232787 -0.471826 -1.343236 1.141029 1.528303 -0.801607 1.257079 -0.607367 -1.456113 -3.666882 -3.660018 -1.404469 1.071417 1.404873 0.017835 -0.661198 -3.534408
wb_dma_rf/inst_u16 -0.430281 -0.837007 -0.300580 -1.049305 -0.446808 -1.440416 1.162602 1.558581 -0.812546 1.155277 -0.481476 -1.623838 -3.596958 -3.613717 -1.488571 0.938994 1.191504 0.036766 -0.689468 -3.556197
wb_dma_rf/inst_u15 -0.362778 -0.815090 -0.335409 -1.135701 -0.623976 -1.469047 1.061234 1.584336 -0.890590 1.081167 -0.610825 -1.656264 -3.634846 -3.651156 -1.501129 1.039663 1.268925 -0.115656 -0.726847 -3.530180
wb_dma_rf/inst_u14 -0.426016 -0.746667 -0.396748 -1.162492 -0.446827 -1.502900 1.212645 1.578263 -0.732901 1.244671 -0.497113 -1.656471 -3.700077 -3.693328 -1.473354 1.110911 1.362291 -0.072544 -0.701415 -3.628371
wb_dma_rf/inst_u13 -0.341797 -0.844067 -0.370888 -1.149284 -0.555452 -1.328127 1.199526 1.524231 -0.919930 1.234793 -0.567109 -1.352009 -3.611566 -3.721876 -1.329847 0.988266 1.295684 0.149338 -0.712872 -3.588570
wb_dma_rf/inst_u12 -0.297220 -0.812535 -0.327526 -1.136555 -0.576798 -1.429511 1.127303 1.583820 -0.876720 1.115047 -0.547494 -1.462336 -3.629731 -3.695888 -1.411889 0.971792 1.321868 0.023326 -0.776822 -3.600279
wb_dma_rf/inst_u11 -0.381581 -0.881401 -0.347848 -1.167383 -0.550357 -1.378162 1.176339 1.498745 -0.772870 1.193047 -0.576719 -1.450877 -3.631511 -3.726763 -1.389569 1.080980 1.383054 -0.010732 -0.662922 -3.615352
wb_dma_rf/inst_u10 -0.315549 -0.840909 -0.353780 -1.226073 -0.558210 -1.396830 1.133711 1.574445 -0.848079 1.267046 -0.637048 -1.486109 -3.675094 -3.739689 -1.417042 1.123453 1.429744 -0.026905 -0.676480 -3.598103
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.872672 -0.650895 -1.825261 -2.850653 1.630359 -1.496777 -3.677720 1.889429 -1.197240 4.697610 -7.094394 0.068636 0.628015 0.339700 -0.382108 0.655941 5.231264 -0.835313 1.531409 0.428978
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.576233 0.696221 0.885511 4.062651 1.789241 -3.658555 3.704141 0.775665 1.344335 0.511028 3.549277 -0.489001 -0.795615 0.101059 0.391444 -0.234096 -3.053202 1.229599 -4.851979 -4.189371
wb_dma/input_wb1_ack_i 2.673239 -0.120809 2.530499 -0.247678 -0.985688 1.292064 -1.345720 0.011920 -3.887307 -4.988621 -1.292391 2.111552 -0.251485 0.339470 -0.090291 -1.237461 -0.004814 0.311997 -3.476068 1.045997
wb_dma/wire_slv0_we 0.834918 3.513735 0.553780 1.017048 -3.504704 -1.092784 -2.282712 2.558453 -0.939928 -5.293357 -1.875321 -0.328783 3.409565 3.123564 -1.651444 -3.240783 1.978335 -0.077886 -2.552535 0.725773
wb_dma_ch_rf/reg_ch_sz_inf -0.388805 0.774556 0.279590 -0.232607 0.289165 0.710387 -1.628415 -1.300023 -0.052188 0.266195 -1.590867 1.027317 0.198293 2.890371 1.403905 -0.867738 -1.794635 -2.153600 -0.451588 1.706101
wb_dma_ch_rf 3.009831 1.804776 0.839634 0.901774 -1.516262 -1.358615 -3.782464 0.412970 -2.206652 -4.921817 -1.016819 0.909283 3.563572 3.590902 -0.462129 -1.821115 -1.303899 -2.001939 -3.138427 2.366155
wb_dma_ch_sel/wire_gnt_p1_d -0.157143 -0.471442 0.173343 -0.910825 -1.050625 2.182913 -1.070551 -0.333298 -2.656472 -0.972488 -1.952175 -0.043246 -0.816260 0.025878 0.405661 -0.959675 -0.315722 1.215501 0.216608 1.612522
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.187253 -0.522259 0.130976 -0.917351 -1.023522 2.162020 -1.025229 -0.294459 -2.574622 -0.881372 -1.901203 -0.051232 -0.860300 -0.072154 0.379346 -0.909388 -0.334544 1.189637 0.217162 1.503373
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.868703 3.025034 -0.002145 -0.875081 -0.920639 -0.897002 1.280264 0.694848 0.018128 0.679087 -0.657431 6.101653 -1.145185 0.712748 0.622424 1.041111 2.552644 -1.788360 -0.282598 0.235379
wb_dma_ch_sel/input_ch1_txsz 0.992619 1.993041 -0.438361 -0.968630 -1.373755 1.474833 0.721112 0.363896 -2.428115 -1.553668 1.434792 0.211986 -1.330387 -0.207628 0.429974 -2.555020 -0.890521 2.864398 -2.270691 3.794048
wb_dma/wire_ch3_txsz -0.055099 0.052502 -0.440436 0.247222 0.227861 -1.142856 2.479454 1.093207 0.089609 1.702787 1.880661 1.389801 -1.655970 -2.055632 -0.038770 -0.424002 -0.160891 1.381640 -0.839914 -2.661013
wb_dma_ch_sel/assign_7_pri2 -0.140758 -0.808349 -0.048428 -0.241758 0.590676 0.039883 1.867276 -0.359578 1.179373 1.506772 0.490109 2.070186 -0.551322 -1.787526 0.900730 1.090806 0.705921 0.525710 0.212848 -2.238774
wb_dma_ch_pri_enc/inst_u30 -0.265983 -0.411405 -0.238623 -0.638490 -0.824029 1.108518 1.351126 0.692081 -2.525044 0.709550 -0.105797 1.375199 -2.545576 -2.047449 0.431673 -1.354403 -0.501190 2.518023 -0.627443 -1.080887
wb_dma/assign_3_dma_nd 1.496502 -0.751240 -0.342583 -1.953274 0.785818 -1.620112 1.024630 0.516669 2.119806 2.277366 -1.836759 1.861844 -1.206616 -3.392779 0.081366 3.688009 4.325640 -1.657303 0.078298 -3.801204
wb_dma_ch_rf/assign_6_pointer 3.630599 -2.497511 0.365182 1.459816 2.595479 -1.342289 -0.006946 -0.659270 -2.145270 -0.452291 0.425406 6.738431 2.954770 0.201610 2.158817 -3.706222 -4.637437 1.592118 -2.549679 -1.525448
wb_dma_ch_rf/wire_ch_adr0_dewe -1.835902 -0.372294 0.161499 1.123585 0.146848 -0.975448 0.711097 0.071329 0.772439 -0.169737 1.833476 -2.948356 -0.781345 -0.122297 -1.186683 -0.077771 -1.613798 -0.503601 0.058062 -1.056608
wb_dma_ch_pri_enc/always_2/if_1/cond -0.207455 -0.418992 -0.252088 -0.611984 -0.869889 1.039375 1.274658 0.710106 -2.572537 0.633495 -0.086961 1.255417 -2.402201 -1.905218 0.354396 -1.404661 -0.567290 2.517480 -0.647297 -0.922073
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 0.748923 -1.335754 -0.688597 -0.022931 2.266770 -1.603074 2.204532 0.741218 -0.161855 0.316329 1.362053 1.725672 -0.790809 -1.959321 0.643943 -2.882131 -1.754748 1.190038 -2.468705 -3.572044
wb_dma_ch_sel/input_ch0_txsz 1.310554 4.180061 -0.247617 -2.105219 -0.540231 -1.208903 1.288499 0.828608 1.030428 0.945835 0.258278 3.703304 -3.241646 0.226228 0.757192 0.857565 2.092423 -3.145063 -2.131413 0.478293
wb_dma_ch_sel/always_2 1.475517 -0.812371 -0.340954 -1.921925 0.807721 -1.566742 1.060720 0.487735 2.102214 2.249930 -1.747348 1.953410 -1.206723 -3.465184 0.127203 3.630414 4.257299 -1.579627 0.033904 -3.862774
wb_dma_ch_sel/always_3 3.080220 0.435512 -0.587032 -0.763171 -0.120898 -1.883694 2.589024 1.095972 1.031857 1.028289 0.508258 4.528848 0.457405 -3.075875 -0.075158 2.133204 4.003567 1.282230 -0.436896 -1.814694
wb_dma_rf/input_de_txsz_we -0.078599 2.944249 -0.382045 -2.833268 3.341023 0.532180 1.581341 -1.786849 3.075386 3.337300 -0.445456 1.573567 -2.569390 0.411693 1.903971 2.704647 2.362832 -2.184102 -0.506442 2.104838
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.175585 -0.380391 1.248676 1.548908 -0.981088 -1.330293 1.180978 0.828723 -0.980530 0.395007 2.373696 1.757046 -0.304160 -1.772976 -0.869485 0.228060 -1.434541 1.839849 -1.237057 -3.012770
wb_dma_ch_sel/assign_145_req_p0 -0.001331 1.941440 0.870439 0.303744 1.137549 -1.486374 -0.058395 1.494775 0.458051 1.187489 0.073085 -0.960743 -2.168006 0.716820 -1.132098 2.462530 1.055012 -2.891113 -0.468448 -3.163761
wb_dma_de/always_3/if_1/if_1/cond 0.414437 1.513812 1.135603 0.853186 0.429926 1.318959 -0.611948 0.905331 -1.145706 -1.075160 0.280202 -0.736500 0.246758 1.528678 -0.795475 1.536429 1.258491 0.309806 1.009671 0.123767
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.174169 -0.370776 1.327453 1.619864 -1.001746 -1.326365 1.039111 0.845936 -1.034421 0.380494 2.347336 1.652856 -0.161867 -1.682592 -0.926216 0.262993 -1.484216 1.781893 -1.180451 -2.909216
wb_dma_rf/always_1/case_1 1.001673 1.355341 3.146298 0.295901 -0.649089 -1.357191 -7.157321 0.854883 -4.135958 -6.379642 -6.086185 2.065818 1.771963 4.222403 -1.504608 -4.053627 -3.282880 -3.868599 -0.158226 4.022517
wb_dma_rf/always_2/if_1/if_1/stmt_1 -1.729267 1.767904 1.216106 0.274141 1.052463 0.155475 -0.850521 1.383930 -1.289558 -1.123481 -1.346785 -0.632880 -1.580408 0.888335 -0.868120 -1.476722 -0.477016 -0.339446 -0.208694 -1.003054
wb_dma_ch_sel/assign_99_valid/expr_1 2.462258 1.705897 0.156646 3.405423 -5.429999 -4.548280 -1.978945 2.494494 0.672403 -0.232660 -0.182655 -0.353201 2.161821 2.382249 -2.129944 2.733655 1.285461 -3.372291 -0.175251 -1.365593
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.179185 -0.369216 -0.141928 -0.545981 0.339486 -2.547450 -0.100593 0.907991 1.694168 0.654226 -0.461602 -2.940937 -1.373897 -1.788293 -1.863386 2.468204 1.907682 -2.544971 -0.106869 -2.702107
wb_dma_wb_slv/reg_slv_adr 1.298392 2.179973 0.039116 -1.607951 -0.130265 -1.487981 -4.911680 1.977676 -5.135486 -3.560849 -1.879176 -2.203382 -1.082783 2.709996 -3.667626 -3.714064 -1.184890 -2.316039 -0.397390 5.130943
wb_dma_ch_sel/assign_8_pri2 -0.172490 -0.818416 -0.028078 -0.192623 0.636746 0.035811 1.859759 -0.410177 1.149910 1.520333 0.496139 2.038140 -0.539589 -1.778163 0.867681 1.092480 0.695494 0.563274 0.193676 -2.222122
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -0.437962 0.791230 0.283009 -0.329765 0.382160 0.756298 -1.591230 -1.360378 -0.039022 0.413837 -1.634910 1.060460 0.120113 2.823003 1.507048 -0.789896 -1.755974 -2.216445 -0.403676 1.692266
wb_dma_wb_mast/wire_wb_cyc_o -0.200213 -0.532455 0.194659 -0.876903 -1.006367 2.332827 -1.018241 -0.385197 -2.645734 -0.964744 -1.926991 0.056164 -0.808602 0.000111 0.480029 -1.044617 -0.445968 1.304862 0.250650 1.565606
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.753452 1.007155 0.945611 1.337340 -0.759578 0.144747 -1.367778 0.520521 -0.368099 -1.679981 0.498214 0.791317 2.709435 1.493256 0.312358 -1.280889 -0.275076 0.746793 -1.957399 0.072897
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.234267 -0.413838 -0.315302 -0.688388 -0.837064 1.024461 1.409852 0.742662 -2.468415 0.789495 -0.058581 1.289390 -2.540812 -2.099427 0.359006 -1.249138 -0.441814 2.516925 -0.587964 -1.146857
wb_dma_ch_rf/always_8/stmt_1/expr_1 -0.713242 0.216205 0.900957 -0.956301 0.102708 -0.347661 -1.019534 -2.538714 -2.454580 -4.461130 -3.482187 1.507259 -1.353830 2.940012 -0.389095 -1.617723 -2.932701 -4.324370 -1.969422 1.107700
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.142593 -0.512801 0.172437 -0.872546 -1.025169 2.152129 -1.023930 -0.318900 -2.599842 -0.949106 -1.903494 -0.050334 -0.810750 -0.004419 0.421098 -0.936272 -0.365743 1.208759 0.216384 1.554262
wb_dma/wire_ch1_adr1 0.763851 -1.048892 0.257285 1.074502 -0.523382 0.348395 -0.107223 -0.090423 -1.118036 -0.566846 -0.994278 2.598180 2.094640 0.464458 -0.110434 0.172107 0.568160 1.225736 1.771587 -0.194700
wb_dma_ch_rf/always_6/if_1/if_1/block_1 3.305933 -0.993254 -1.549522 0.404764 -2.674381 -3.036141 0.376828 -1.343032 -0.330286 -2.322073 -0.719199 -0.295244 1.516696 1.508314 -0.795226 0.007178 -0.562903 -2.067815 -2.354224 2.054059
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.973268 -1.320734 1.483074 2.476356 -1.448929 -0.965008 1.037497 0.755943 -2.083722 -0.091269 1.210009 4.225616 1.665183 -1.253484 -1.001634 0.604757 -0.632224 2.887280 0.557919 -3.085520
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.364991 0.578165 -0.524966 -1.521446 1.358237 -1.267176 -0.822950 1.088352 0.772367 -1.484160 -0.014062 -4.285028 -0.426080 -1.683378 -3.117371 4.841206 4.496572 -2.261865 1.581435 -0.495377
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.884862 -0.806845 1.052694 1.244337 0.114434 -2.080717 0.159519 1.628993 -1.359320 -1.465206 1.376238 -0.279799 1.352149 -2.586397 -4.015440 4.879528 3.182457 0.915370 2.131863 -3.214083
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.194851 -0.404506 1.295314 1.551962 -1.027095 -1.315565 1.096238 0.813560 -1.012195 0.358865 2.296504 1.713575 -0.181079 -1.744963 -0.854553 0.304023 -1.442286 1.760546 -1.200152 -2.980741
wb_dma_ch_sel/always_39/case_1/stmt_4 -0.085057 -0.789027 -0.010127 -0.250599 0.642413 0.008375 1.843224 -0.399946 1.192570 1.475500 0.433084 2.064504 -0.509966 -1.728336 0.881479 1.128998 0.743443 0.461954 0.197209 -2.189520
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.177015 -0.410578 -0.267022 -0.577295 -0.799262 0.960392 1.388163 0.741548 -2.399900 0.716538 0.027170 1.336627 -2.396900 -1.987415 0.352969 -1.304714 -0.513082 2.500719 -0.638466 -1.107480
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.403004 0.723708 -0.534053 -1.565492 1.403211 -1.254761 -0.879591 1.049884 0.727103 -1.605200 0.010597 -4.359515 -0.430041 -1.569271 -3.131513 4.777979 4.449136 -2.321452 1.448048 -0.244989
wb_dma_ch_pri_enc/wire_pri14_out -0.302212 -0.411971 -0.271818 -0.624637 -0.738057 1.020292 1.457169 0.752595 -2.423208 0.839260 -0.004391 1.323074 -2.520110 -2.068650 0.400372 -1.317966 -0.477241 2.554523 -0.599576 -1.165189
wb_dma_ch_sel/always_39/case_1/stmt_1 1.450052 -0.792605 -0.323541 -1.913108 0.862766 -1.586685 1.002816 0.498986 2.083187 2.274634 -1.816974 1.863626 -1.204870 -3.416541 0.100002 3.677547 4.253290 -1.602770 0.120427 -3.803449
wb_dma_rf/wire_ch6_csr 4.317176 0.973931 -0.133119 0.562117 -2.078173 -1.173314 -3.105446 0.850081 -0.187543 -2.114666 0.854025 0.112299 3.250892 2.210903 0.833365 -0.664660 -0.918144 -1.848609 -3.309528 1.519024
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -0.716227 1.252000 -0.522538 -1.764440 2.409388 -0.687560 0.303566 0.679396 0.688013 2.564625 -1.262992 -2.376925 -2.959713 -0.910722 -1.285694 2.601722 3.126241 -1.247388 1.191708 -0.211414
wb_dma_wb_if/input_wb_we_i -1.227007 2.133138 -1.146255 -2.819505 3.425090 0.902409 0.333393 0.789347 -0.436816 3.513790 -1.645199 -8.645657 -3.570689 -0.028195 -2.198184 1.001914 3.921228 2.276479 -0.378133 3.161647
wb_dma_ch_sel/assign_141_req_p0 -0.041193 1.850480 0.791050 0.204413 1.256859 -1.515420 0.002218 1.427150 0.602439 1.466281 -0.033478 -0.929351 -2.267603 0.541295 -1.035769 2.619538 1.261259 -2.913149 -0.408809 -3.226509
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.851715 -0.864520 -1.550034 -2.200748 0.899493 -2.580470 -0.272702 0.228302 1.805780 -0.500613 -0.184981 -3.781802 -0.720864 -3.050765 -2.452472 3.287995 3.100718 -2.541164 0.634791 -0.589347
wb_dma_ch_sel_checker 0.026689 0.884418 -0.425877 0.493048 -0.332452 -1.199833 0.672030 1.460888 -1.040534 0.283854 1.425606 -0.674326 -1.205149 -0.350777 -0.891536 -1.459813 -0.861569 0.876280 -1.009219 -0.494728
wb_dma_ch_rf/reg_ch_dis -0.204633 2.842300 -0.570884 -1.408454 -1.620165 1.638409 0.503919 2.137286 -0.392817 -2.079150 0.972976 0.605517 -3.167688 0.747695 1.042514 -1.203471 0.554442 -3.085000 -0.843172 -1.357955
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.486705 -2.298813 -0.431738 1.050169 1.712496 -1.212329 2.064453 0.700873 -1.345990 -0.236704 0.296219 4.172782 1.296919 -1.443894 0.414228 -2.494228 -1.028147 2.394636 -0.495753 -3.619872
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.364636 0.650648 -0.464519 -1.475819 1.353726 -1.219943 -0.870648 1.088249 0.607718 -1.653886 0.009348 -4.232444 -0.443945 -1.525082 -3.109131 4.613264 4.274387 -2.221489 1.391916 -0.349047
wb_dma_ch_rf/wire_pointer_we 0.710516 0.970398 0.875717 1.374654 -0.932970 0.101295 -1.303939 0.626094 -0.420872 -1.682026 0.538044 0.661848 2.651126 1.415482 0.166899 -1.224066 -0.222833 0.724575 -1.757949 0.037695
wb_dma_ch_sel/always_46/case_1/stmt_1 0.210471 -0.426215 -1.166118 -0.886758 0.286157 -0.977176 0.142107 -0.912202 1.547484 2.683408 -1.057149 -2.515721 0.315141 0.181920 0.605116 -0.352853 0.612521 0.521174 -1.839399 1.278780
wb_dma_wb_slv/always_3/stmt_1 0.980598 2.743124 0.938185 1.191738 -3.387104 -0.913357 -2.234368 2.695236 -1.287855 -5.879435 -1.810994 -0.444542 3.628025 2.136469 -1.947643 -3.007124 2.381425 0.769532 -2.295305 0.284214
wb_dma_ch_rf/always_2/if_1/if_1 1.479424 -2.227845 -0.456262 1.022784 1.733338 -1.246395 2.118385 0.716919 -1.275931 -0.074881 0.287281 4.222746 1.205611 -1.395111 0.475442 -2.474957 -0.954570 2.343836 -0.510577 -3.637306
wb_dma_pri_enc_sub/assign_1_pri_out -0.266619 -0.466719 -0.292365 -0.693823 -0.800915 1.124840 1.470832 0.670665 -2.465473 0.842762 -0.090015 1.379706 -2.533344 -2.111081 0.455680 -1.301520 -0.445905 2.569259 -0.528595 -1.144036
wb_dma_ch_sel/input_ch0_adr0 -0.965647 0.841406 -1.262930 2.496330 -0.636014 -4.915393 -1.070190 3.463030 -0.450883 0.996640 3.407660 -4.945529 -0.898742 0.392591 -4.190434 -0.650887 -1.886854 -1.649374 1.073038 -1.537497
wb_dma_ch_sel/input_ch0_adr1 0.364185 1.515748 1.064752 0.829923 0.491774 1.349213 -0.592004 0.894126 -1.052100 -0.980293 0.236171 -0.826656 0.184176 1.504184 -0.769297 1.588661 1.340077 0.298548 1.064682 0.125531
wb_dma_wb_slv/assign_4 2.009414 -1.044355 1.944572 -0.087238 0.411483 -0.539814 -1.405514 -3.295536 -1.846564 -7.569318 -2.405627 0.397049 2.417098 1.453562 -0.793987 1.244484 -0.202916 -1.672590 -0.937586 5.497150
wb_dma_wb_mast/input_wb_data_i 3.093860 1.885330 1.891025 -0.213906 1.518436 -0.275091 -2.345196 0.505351 -0.019185 -3.943808 0.231016 -0.031913 2.888479 2.404070 -0.369509 -2.854286 -1.192939 -1.068878 -4.215458 1.381935
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.952117 -1.249183 1.573791 2.523160 -1.329493 -1.030712 1.023034 0.726782 -2.081303 -0.125509 1.232705 4.267618 1.618254 -1.157402 -0.967455 0.553537 -0.781311 2.791755 0.377623 -3.084399
wb_dma_de/wire_adr1_cnt_next1 0.703071 -1.793866 -2.611128 -1.000257 -2.561799 1.010016 0.186621 0.489926 0.612536 -1.273285 0.256678 1.616815 2.286347 -1.856978 0.189018 0.886434 2.652820 -0.076904 4.039767 0.164896
wb_dma_ch_sel/inst_u2 -0.151200 -0.491385 0.165847 -0.824357 -1.030783 2.196239 -1.037594 -0.356009 -2.520917 -0.929241 -1.851916 -0.035542 -0.775659 -0.005752 0.448903 -0.981877 -0.394765 1.190204 0.216464 1.517664
wb_dma_ch_sel/inst_u1 3.836162 -1.279059 -1.441112 -0.065473 -1.096066 -2.842638 1.120434 2.455278 0.217561 -5.298501 3.991065 0.630025 3.703330 -3.884072 -3.217022 1.671064 2.658581 0.181145 0.420042 -3.359998
wb_dma_ch_sel/inst_u0 -0.244600 -0.487217 -0.243057 -0.635044 -0.784462 1.079055 1.401116 0.695621 -2.405929 0.758949 -0.052951 1.345151 -2.470362 -2.036518 0.417584 -1.315746 -0.505075 2.553316 -0.545378 -1.118513
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.293022 -0.441616 -0.295369 -0.626139 -0.748478 1.047527 1.545714 0.745657 -2.417512 0.874858 0.033041 1.390636 -2.540993 -2.111267 0.417183 -1.307572 -0.486991 2.572299 -0.580738 -1.185706
wb_dma/wire_adr0 -0.366884 -0.747379 1.173517 3.088954 -2.620613 -5.015791 -2.153194 2.146791 -1.609179 -3.154375 2.410061 -2.626757 1.713900 -0.214441 -4.975337 -0.922120 -3.571220 -1.245643 -0.625543 -2.511181
wb_dma/wire_adr1 1.124398 0.425218 1.313444 1.836338 -0.012612 1.568139 -0.580721 0.836950 -2.199458 -1.423374 -0.810558 1.879051 2.212693 1.872146 -0.888426 1.747635 1.919641 1.510312 2.724950 -0.122889
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.452328 0.044722 1.287533 1.011767 0.496708 -1.329664 -1.134378 0.477162 -1.324600 -0.810289 -0.018021 0.933753 1.296807 0.082334 -2.422763 4.040138 1.429384 -1.070343 1.628983 -1.855229
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.213764 -0.328064 1.295536 1.573136 -0.950407 -1.357501 1.098021 0.781359 -0.951456 0.386337 2.332136 1.767838 -0.251707 -1.702373 -0.817784 0.265296 -1.455119 1.757220 -1.302029 -2.942560
wb_dma_ch_rf/assign_18_pointer_we 0.776084 1.034585 0.865464 1.238620 -0.873153 0.083860 -1.301041 0.582132 -0.415578 -1.776146 0.423004 0.693733 2.578916 1.436293 0.208199 -1.260965 -0.234171 0.615906 -1.913513 0.075349
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 0.168112 -0.445635 -1.201732 -0.920261 0.228566 -0.930728 0.113269 -0.890526 1.613849 2.698292 -1.078692 -2.608573 0.338477 0.140799 0.558815 -0.302188 0.676692 0.483216 -1.777419 1.307483
wb_dma_ch_sel/wire_req_p0 3.379366 -1.315617 1.468865 -0.053285 1.645400 -1.842854 1.204159 -0.342140 -0.339099 -6.059254 1.543780 1.629157 3.399967 -2.934787 -2.732058 2.039484 1.539102 1.110096 -1.615472 -2.029079
wb_dma_ch_sel/wire_req_p1 -0.200044 -0.509352 0.167958 -0.878120 -1.044504 2.158141 -1.013290 -0.311746 -2.580216 -0.897756 -1.896297 -0.039264 -0.810794 -0.037589 0.391920 -0.953672 -0.343920 1.221683 0.189098 1.516492
wb_dma/wire_ndnr 3.160321 0.656733 -0.588368 -0.774537 -0.044701 -1.885824 2.529269 1.067069 1.047449 0.990638 0.518092 4.382360 0.377852 -2.899704 -0.084721 2.204589 4.095324 1.177422 -0.578933 -1.564353
wb_dma_de/reg_mast0_drdy_r -0.789568 1.284015 -0.396687 0.792374 0.380386 -1.613767 4.001210 0.314889 2.108606 0.567940 5.392476 -0.668756 -1.608319 -1.878108 -0.313956 -0.468051 -1.363336 1.487100 -2.093711 -0.925794
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.225806 -0.423593 -0.274532 -0.594547 -0.805521 0.990827 1.392380 0.749711 -2.446731 0.738965 -0.024465 1.319593 -2.500684 -2.051586 0.378655 -1.319114 -0.493338 2.557026 -0.620406 -1.078457
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.156544 -1.950698 0.371748 1.169509 -3.315024 -4.592843 -3.555129 0.573207 -0.055479 -1.391729 -0.710478 -3.587315 2.293281 0.416325 -2.890381 -1.683479 -2.740277 -2.527224 -2.114163 -0.724836
wb_dma_ch_sel/assign_137_req_p0 -0.141899 1.913279 0.926657 0.298880 1.232708 -1.363190 -0.093448 1.336010 0.488305 1.333138 -0.024661 -0.895640 -2.147334 0.880912 -0.969355 2.481264 1.027753 -2.932513 -0.362071 -3.032109
wb_dma_rf/wire_pointer2 0.017401 0.855730 -0.402836 0.490467 -0.368088 -1.194713 0.722971 1.490664 -1.083878 0.309335 1.486148 -0.639000 -1.231382 -0.370833 -0.920675 -1.496382 -0.875279 0.930022 -1.025285 -0.537990
wb_dma_rf/wire_pointer3 0.820242 -1.320785 -0.691512 -0.085067 2.200925 -1.659574 2.046773 0.764000 -0.213318 0.188013 1.206114 1.683550 -0.719567 -1.853906 0.553638 -2.894229 -1.777809 1.037439 -2.469057 -3.480870
wb_dma_rf/wire_pointer0 2.953713 -1.374342 0.690821 1.882683 0.746981 -1.190058 0.277881 -0.403037 -1.881533 0.860109 1.090887 6.568856 2.157640 0.001595 1.607577 -1.669470 -3.536444 1.832173 -1.370618 -0.810395
wb_dma_rf/wire_pointer1 -0.079672 0.024256 -0.457460 0.233475 0.251996 -1.146652 2.522309 1.099832 0.120440 1.731327 1.913802 1.439137 -1.703278 -2.141205 -0.014238 -0.418220 -0.161390 1.416049 -0.850179 -2.704846
wb_dma_rf/wire_sw_pointer0 0.247322 0.450642 1.083393 -0.214349 -1.020293 1.429936 -1.723924 0.994388 -0.532344 -2.469451 -0.021471 0.577111 0.642034 0.755630 0.321143 -1.428578 -0.585672 -0.973437 -0.410629 -0.769499
wb_dma_de/always_21/stmt_1 -0.698641 1.351662 -0.413429 0.810035 0.427947 -1.648961 4.105679 0.294988 2.174016 0.572601 5.512940 -0.599126 -1.562642 -1.879258 -0.243479 -0.528109 -1.414615 1.544436 -2.177070 -0.823361
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 2.302563 2.308935 -0.224642 -0.786358 -1.360813 -1.531397 2.783599 2.001649 -0.002354 0.223524 0.707868 5.276312 -1.427674 -2.106938 -0.723177 1.929823 4.438436 0.100500 0.147515 -1.458111
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -1.037133 2.927481 -0.600068 -1.568711 2.348464 -1.065623 -0.659083 0.848437 -0.428397 3.069954 -1.396389 -1.921070 -3.932318 1.620541 -0.762320 0.275973 0.483938 -2.460334 -0.269504 1.047315
wb_dma_ch_arb/input_advance 1.454739 -0.840945 -0.303307 -1.838374 0.775271 -1.562454 0.972687 0.453861 2.075497 2.241055 -1.831279 1.866232 -1.101156 -3.390368 0.124090 3.651442 4.217399 -1.549718 0.152057 -3.807817
wb_dma_de/always_7/stmt_1 2.017046 1.579235 -0.200403 -2.619468 1.220443 -0.348696 0.490413 -1.510823 3.056360 1.659109 -1.402833 3.630818 -0.402146 -0.397197 2.297055 2.546080 2.649428 -2.818617 -1.724378 0.645637
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -0.417332 -0.785125 -0.340947 -1.100014 -0.579528 -1.390139 1.205619 1.572315 -0.932616 1.197530 -0.421428 -1.470533 -3.672864 -3.707848 -1.423409 0.858920 1.219509 0.150001 -0.776947 -3.547592
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.150648 -0.358296 1.298221 1.526435 -0.916510 -1.343844 1.117005 0.801780 -0.939120 0.456334 2.330641 1.771171 -0.265691 -1.731575 -0.862307 0.314909 -1.434028 1.764074 -1.214930 -2.994266
wb_dma_de/always_3/if_1/cond 0.357523 1.493846 1.104581 0.858988 0.453455 1.297923 -0.645874 0.837582 -1.089126 -1.064593 0.224038 -0.780166 0.255008 1.557785 -0.765792 1.507890 1.218740 0.254603 1.020794 0.171589
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 0.881490 -0.860323 -1.635368 -2.310359 0.989122 -2.577878 -0.296019 0.191625 1.897309 -0.478717 -0.179242 -3.859473 -0.741943 -3.120250 -2.469453 3.410077 3.246192 -2.594872 0.689557 -0.478225
wb_dma_ch_sel/assign_101_valid 2.341877 1.513674 0.152187 3.200640 -5.283282 -4.445640 -2.054160 2.424327 0.619040 -0.116602 -0.241319 -0.493772 2.115887 2.139429 -2.190644 2.706845 1.216947 -3.246310 -0.111372 -1.376116
wb_dma_ch_sel/assign_98_valid 2.422815 1.694021 0.026186 3.017161 -5.409994 -4.405514 -2.064054 2.517213 0.668908 -0.139755 -0.375692 -0.360903 1.915177 2.269552 -1.977265 2.479808 1.282782 -3.484873 -0.290761 -1.377918
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.212300 -0.329831 -0.118069 -0.539023 0.338569 -2.540328 -0.091810 0.921808 1.674269 0.572548 -0.425677 -2.977998 -1.354120 -1.779179 -1.930398 2.465954 1.878119 -2.539513 -0.102705 -2.674087
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.387213 0.598492 -0.479531 -1.466281 1.332548 -1.221272 -0.890756 0.965814 0.663616 -1.804852 0.112149 -4.253442 -0.315215 -1.501719 -3.067987 4.567417 4.158340 -2.203998 1.384867 -0.159632
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -0.230891 -0.369422 -0.311221 -0.618608 -0.879134 0.974559 1.366376 0.812602 -2.537378 0.764496 0.009919 1.196696 -2.581449 -2.068643 0.315415 -1.349544 -0.501564 2.557621 -0.637875 -1.087971
wb_dma_rf/wire_ch7_csr 4.158843 1.132660 0.016800 0.715848 -1.887953 -1.206973 -2.883997 1.030515 -0.396877 -1.946989 0.803430 0.214923 2.933894 2.207179 0.641662 -0.507833 -0.752856 -1.647930 -3.124767 1.287069
wb_dma_ch_sel/reg_csr 2.579293 -1.300346 -1.660372 -3.320520 3.207645 -1.096935 -3.801910 -0.741455 -0.133074 -0.276169 -0.285920 -2.074531 1.164660 -0.103667 1.046803 -2.924726 -2.184441 -2.221512 -3.235681 2.701081
wb_dma_de/reg_next_state 2.111402 -0.014828 -1.737735 -0.595907 0.080244 -2.601669 1.027094 -0.367116 -0.106855 -2.732660 -3.225187 -0.263377 0.052326 1.264014 -0.513763 -1.425489 0.777179 -2.015780 -2.092273 0.870782
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.519508 -2.575046 -3.817841 -2.555425 3.701426 -6.226687 -0.900449 3.326747 0.978992 5.177742 -3.729441 -0.632646 0.832636 -3.045388 -1.354079 -2.853400 3.675991 0.030088 -0.962382 -2.872408
wb_dma_de/always_11/stmt_1/expr_1 0.342498 1.421877 1.060622 0.808425 0.482699 1.271495 -0.575733 0.870625 -1.027238 -0.939475 0.253392 -0.783565 0.191255 1.421730 -0.775003 1.535620 1.294805 0.237927 0.987545 0.077038
wb_dma_ch_rf/input_ptr_set -0.131686 0.011007 -0.451510 0.210846 0.267295 -1.119526 2.588397 1.098369 0.125428 1.813020 1.910565 1.472894 -1.774614 -2.158184 0.021104 -0.366757 -0.111936 1.445367 -0.795409 -2.782588
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 1.076634 0.444705 1.326925 1.879916 -0.036704 1.591472 -0.557759 0.857837 -2.205859 -1.415199 -0.755356 1.861109 2.174920 1.872787 -0.844127 1.662504 1.870321 1.555127 2.663408 -0.156781
wb_dma_ch_sel/assign_12_pri3 -0.067731 0.039719 -0.420382 0.278805 0.210908 -1.184872 2.510884 1.092727 0.151529 1.727134 1.905268 1.439835 -1.702631 -2.085668 -0.016703 -0.410806 -0.182864 1.393313 -0.871630 -2.717302
wb_dma_de/assign_65_done/expr_1/expr_1 0.890294 0.396189 -0.250443 -2.385737 -0.261158 0.148489 -0.993436 0.231334 -1.581234 1.823002 -3.647320 2.279582 -2.825269 -0.673318 1.122047 0.173849 0.950025 -1.593254 -1.252766 -0.909077
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -0.122559 0.043988 -0.422053 0.227447 0.229837 -1.165849 2.540378 1.095551 0.097588 1.787881 1.935930 1.375674 -1.783662 -2.121391 -0.052067 -0.376312 -0.167332 1.434428 -0.819529 -2.711393
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.124045 -0.518056 0.144321 -0.907027 -1.063136 2.209857 -1.087744 -0.342925 -2.617853 -1.009184 -2.002577 -0.053423 -0.776848 -0.009841 0.396542 -0.931754 -0.363178 1.161789 0.214687 1.595690
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.914923 -0.777844 -1.572205 -2.282152 0.993695 -2.570914 -0.323650 0.260934 1.850930 -0.508202 -0.259249 -3.846703 -0.774825 -3.049766 -2.493496 3.385423 3.247073 -2.663786 0.640377 -0.483801
assert_wb_dma_ch_sel/input_valid -0.153870 -0.799231 0.002204 -0.229668 0.596832 0.035426 1.834573 -0.416066 1.197846 1.482297 0.482641 2.032680 -0.492240 -1.748868 0.873662 1.097236 0.702476 0.501382 0.205791 -2.174915
wb_dma/input_wb0_stb_i -1.989305 2.383130 0.769037 0.072285 2.917197 -0.256532 0.307424 1.612436 0.240453 1.233344 0.654287 -5.758905 -3.335395 0.499406 -3.124620 3.926044 2.799659 -1.381350 2.147810 -1.005577
wb_dma/wire_ch1_csr 3.739798 2.112983 -1.441429 -0.238632 -0.982120 -0.448092 -2.952448 1.449513 0.720376 -0.480254 1.986634 -1.950168 1.254861 2.605215 1.785497 -1.010217 -0.563291 -2.787191 -3.003455 2.480976
wb_dma_rf/assign_5_pause_req -0.601610 -2.152061 0.470486 -1.851933 1.879881 -1.139309 -0.152169 -2.021898 -3.232367 -3.955649 -4.089752 0.501650 -3.121433 0.029544 -0.537510 -2.654487 -3.527213 -3.422085 -3.282142 -2.152371
wb_dma_de/always_12/stmt_1 0.960402 0.316886 -0.203808 -2.453320 -0.369581 0.221616 -1.093167 0.158344 -1.572089 1.749683 -3.840390 2.401665 -2.777358 -0.688801 1.170628 0.239281 0.997926 -1.711036 -1.276427 -0.968673
wb_dma_wb_if/wire_wb_ack_o 1.576730 0.655427 2.522635 0.523006 0.764077 0.785502 -0.141213 -0.943542 -1.263422 -4.063064 0.605691 1.736842 0.371837 1.575742 0.160600 -0.410513 -0.437331 -0.737837 -2.815139 1.334631
wb_dma_ch_rf/always_5/if_1/block_1 0.756298 1.029710 0.930363 1.310947 -0.942158 0.128785 -1.336447 0.617307 -0.384539 -1.715040 0.536183 0.692419 2.641806 1.457935 0.246919 -1.254047 -0.260413 0.657935 -1.833624 0.074133
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -0.323459 -0.760825 -0.360968 -1.130620 -0.559308 -1.523894 1.105526 1.593615 -0.826004 1.120854 -0.558079 -1.636878 -3.615962 -3.649511 -1.505400 1.057579 1.308005 -0.057697 -0.764955 -3.577655
wb_dma_ch_arb/assign_1_gnt 3.490334 -1.781461 -1.308790 -0.740557 -1.919887 -0.968000 0.501388 2.053102 -1.778273 -5.603959 2.450144 0.411074 2.709212 -4.049708 -2.757532 1.150105 2.418372 1.351942 0.637527 -2.222991
wb_dma_rf/input_dma_err -0.342406 -0.852566 -0.309821 -1.076599 -0.559896 -1.365623 1.110352 1.507955 -0.871663 1.059560 -0.544343 -1.544060 -3.543682 -3.570609 -1.398781 0.956043 1.170207 0.042904 -0.736341 -3.466400
wb_dma/wire_wb0_addr_o 0.401071 1.575243 1.140591 0.813647 0.460924 1.356266 -0.556964 0.911999 -1.120813 -0.993263 0.241435 -0.744074 0.182599 1.513741 -0.767593 1.545902 1.342328 0.309725 1.014384 0.132822
wb_dma_de/assign_73_dma_busy/expr_1 -1.169137 -0.643924 0.833649 -1.152693 0.877574 -0.210925 0.663455 -3.092403 -1.322343 -2.760586 -3.176294 3.196195 -1.929488 1.526125 0.416269 -0.553749 -2.413275 -3.880458 -1.408501 -0.798257
wb_dma/input_dma_nd_i 1.457246 -0.750704 -0.321941 -1.920523 0.803591 -1.635702 0.992351 0.495089 2.110106 2.234344 -1.827646 1.863412 -1.180520 -3.421717 0.076310 3.673943 4.245156 -1.629916 0.051148 -3.795040
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -2.138067 0.446969 0.487891 0.829006 0.493845 -0.170660 -1.078331 -1.305671 0.617378 0.048918 0.044689 -1.712153 -0.412020 2.859088 0.329141 -0.991183 -3.433437 -2.648432 -0.413587 0.821230
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -2.105089 0.413034 0.495315 0.897297 0.413381 -0.158048 -1.146630 -1.331134 0.622500 -0.084505 0.089335 -1.797931 -0.262705 2.929383 0.303714 -1.006720 -3.495790 -2.632356 -0.405825 0.865481
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.179793 -0.460589 0.176545 -0.862630 -1.077928 2.276421 -1.061143 -0.338000 -2.653829 -0.971750 -1.932154 -0.078193 -0.804493 0.010892 0.425266 -1.008670 -0.373767 1.245767 0.213934 1.594784
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -0.341292 -0.818740 -0.336217 -1.105432 -0.559804 -1.482666 1.103411 1.577678 -0.858048 1.178918 -0.544111 -1.527247 -3.615932 -3.661378 -1.485158 1.045937 1.308101 -0.035521 -0.707572 -3.602773
wb_dma_ch_sel/assign_3_pri0 1.507986 -0.811383 -0.317767 -1.852585 0.770563 -1.575766 0.980459 0.468555 2.080569 2.238221 -1.806597 1.921002 -1.109331 -3.401687 0.113165 3.620458 4.212628 -1.614556 0.048422 -3.813725
wb_dma_de/always_23/block_1/stmt_8 0.315543 1.450406 1.048024 0.811890 0.462696 1.256815 -0.591428 0.863864 -1.054848 -0.912858 0.215692 -0.823959 0.195785 1.461902 -0.765937 1.476350 1.254084 0.260316 1.019412 0.132196
wb_dma_ch_arb/always_2/block_1/stmt_1 3.339358 -1.748395 -1.230181 -0.698844 -1.711233 -1.011911 0.662558 2.044992 -1.624408 -5.457090 2.523241 0.457281 2.571198 -4.087411 -2.732546 1.176588 2.301399 1.244774 0.612624 -2.458400
wb_dma_de/always_23/block_1/stmt_1 1.773519 0.046369 -1.547250 -0.463484 0.344988 -2.521621 1.259963 -0.486765 -0.047460 -2.634242 -2.985724 -0.324858 -0.062797 1.258069 -0.496638 -1.530080 0.435541 -1.797325 -2.094290 0.852294
wb_dma_de/always_23/block_1/stmt_2 2.121252 2.331548 -0.631614 -2.161386 0.805212 -1.425447 1.188075 -0.200762 2.145250 1.857785 0.082728 3.170755 -1.379735 -0.755932 1.549124 1.045770 1.723543 -1.898167 -2.742699 0.229604
wb_dma_de/always_23/block_1/stmt_4 0.516515 2.353413 -0.385022 -1.266076 1.619263 -2.429294 1.642377 0.436025 1.599912 -0.420600 1.374547 1.488702 -2.681926 0.322219 0.494689 -1.617552 -1.027497 -3.632402 -3.619037 -1.353119
wb_dma_de/always_23/block_1/stmt_5 2.069358 0.770424 -1.933408 -2.809694 2.125110 -2.732886 2.561371 2.401238 1.517220 3.741231 0.198667 0.400360 -2.311045 -4.474736 -0.718296 0.449654 4.498758 1.524061 -1.823340 -2.610262
wb_dma_de/always_23/block_1/stmt_6 -0.705210 1.286977 -0.516063 -1.864068 2.450181 -0.741570 0.337897 0.735945 0.744119 2.654746 -1.276833 -2.459075 -3.076395 -1.010499 -1.349415 2.738205 3.296456 -1.277299 1.210752 -0.275508
wb_dma_rf/inst_u25 -0.303492 -0.745929 -0.354449 -1.152838 -0.656343 -1.454005 1.123428 1.627020 -0.944981 1.049197 -0.462420 -1.550863 -3.675683 -3.646874 -1.462689 0.893049 1.213420 0.032485 -0.866414 -3.512150
wb_dma_wb_mast/input_mast_go -0.210470 -0.486124 0.149736 -0.875763 -1.045756 2.205612 -0.972971 -0.322687 -2.572486 -0.874111 -1.870933 -0.005646 -0.847401 -0.055925 0.425986 -0.950448 -0.367143 1.247795 0.246720 1.480425
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.983113 1.274241 0.174704 -1.389411 1.798627 0.619183 -1.516076 -1.090421 0.314025 1.534310 -2.365523 -0.253996 -1.497819 2.259578 0.691714 0.647680 -0.016313 -2.922580 0.376936 1.518698
wb_dma_ch_sel/assign_125_de_start/expr_1 -0.737688 4.160765 -0.272487 -1.391041 -3.795959 2.155373 0.402127 2.207771 -0.343587 -1.206427 1.085097 0.731620 -3.841397 0.814755 0.636793 0.780213 1.852259 -3.182683 0.265149 -0.145835
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -0.737303 -0.731802 0.945171 -0.700319 0.406043 -0.378086 0.086156 -1.825349 -2.343117 -4.208184 -2.321815 0.757242 -1.490790 0.845904 -1.107144 -1.015189 -1.918234 -2.472119 -1.373192 -0.229007
wb_dma_ch_sel/assign_151_req_p0 -0.126359 1.913830 0.852884 0.285603 1.290835 -1.381631 -0.082091 1.392052 0.407178 1.387955 -0.096934 -0.946823 -2.244696 0.786605 -1.059996 2.432547 1.060492 -2.827533 -0.392779 -3.037141
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 0.688727 0.720876 -0.527399 -1.661439 -0.540679 -1.017645 2.200902 0.836761 0.334586 0.335204 1.307903 -0.670430 -2.943482 -3.535684 -0.584609 0.896557 1.586481 0.740225 -2.068281 -0.938682
wb_dma_wb_mast/reg_mast_dout 3.243395 1.792212 1.684337 -0.301915 1.480647 -0.495991 -2.497044 0.552577 0.029761 -3.980958 0.343566 -0.087960 3.078796 2.377191 -0.341921 -3.247647 -1.386768 -1.114378 -4.405272 1.555879
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.011758 -1.971723 0.360735 1.112403 -3.052783 -4.658319 -3.567968 0.598410 -0.001801 -1.100329 -0.700240 -3.841304 2.200331 0.397127 -2.931756 -1.736377 -2.795515 -2.452954 -2.010926 -0.644240
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.170781 -0.514819 0.130998 -0.923653 -1.051906 2.170716 -0.981165 -0.271755 -2.587741 -0.865212 -1.905582 -0.069460 -0.893618 -0.088808 0.395957 -0.914488 -0.315773 1.227066 0.237525 1.454687
wb_dma_ch_sel/assign_100_valid 2.283462 1.638574 0.116463 3.309542 -5.334302 -4.353169 -2.014908 2.446243 0.624057 -0.039953 -0.208522 -0.314346 2.017858 2.321466 -2.077565 2.747106 1.165738 -3.354051 0.034500 -1.398767
wb_dma_ch_sel/assign_131_req_p0 1.444584 0.086827 1.119932 0.789831 0.573174 -1.421844 -1.276669 0.377319 -1.379512 -1.009521 -0.046894 0.493938 1.220829 0.157831 -2.585960 3.947403 1.404137 -1.211198 1.599653 -1.432144
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.016162 1.914069 0.897519 0.258466 1.165101 -1.482064 -0.192443 1.345222 0.513719 1.200032 -0.162851 -0.866547 -2.160771 0.815732 -0.967309 2.451253 1.013931 -3.121572 -0.548751 -3.074043
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.140416 -0.437074 -0.088701 -0.523114 0.270606 -2.473994 -0.208441 0.843753 1.676243 0.561472 -0.488115 -2.794969 -1.185487 -1.719842 -1.817695 2.378696 1.844931 -2.515794 -0.112550 -2.597290
wb_dma_ch_rf/input_dma_done_all 2.193777 2.391845 -0.571810 -2.094326 0.647695 -1.521406 1.025228 -0.126790 2.066742 1.728717 0.059945 3.131004 -1.271581 -0.630411 1.498605 0.995895 1.678879 -2.015943 -2.837266 0.237072
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 3.750868 0.928199 -2.104486 -3.361994 3.940172 -2.585684 2.973421 1.277781 2.249764 1.141526 1.337850 1.380093 -0.611813 -3.750825 0.629930 -2.024985 2.948676 1.727716 -4.549420 -0.736770
wb_dma_pri_enc_sub/wire_pri_out -0.285842 -0.417195 -0.246376 -0.625909 -0.848177 1.077318 1.391590 0.769737 -2.609868 0.727662 -0.023095 1.266182 -2.537935 -2.019482 0.402653 -1.405976 -0.590380 2.645929 -0.633758 -1.027285
wb_dma_ch_rf/input_wb_rf_din 2.993725 6.375534 -0.233121 2.799452 0.999977 -5.365201 -2.620147 2.299970 -1.833326 1.204199 1.130395 -3.449887 0.417749 5.491118 -3.665725 0.533566 -0.736680 -0.664226 -1.601831 6.519913
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 1.959580 1.967898 -0.416169 -3.081447 -0.145347 0.737173 0.040426 -0.522267 -0.374945 0.984709 -1.989435 3.032766 -2.289767 -0.661899 1.962886 0.257751 1.483202 -0.920031 -2.507087 1.814669
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.168114 1.883010 0.798020 0.305693 1.245158 -1.531694 0.065564 1.454069 0.479233 1.337195 0.112784 -1.114549 -2.359558 0.620789 -1.157385 2.451225 1.058489 -2.875181 -0.459618 -3.235602
wb_dma_ch_sel/assign_139_req_p0 -0.078423 1.815808 0.845385 0.244193 1.165609 -1.471972 0.010627 1.412696 0.528911 1.356061 -0.031245 -0.821725 -2.223099 0.607872 -1.008823 2.465257 1.074138 -2.852518 -0.460675 -3.248893
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.133844 -0.501011 0.151622 -0.864077 -1.031273 2.096927 -1.038791 -0.294594 -2.497940 -0.898909 -1.889437 -0.089714 -0.819558 -0.020432 0.380150 -0.876130 -0.337144 1.129495 0.213666 1.467136
wb_dma_ch_sel/always_38/case_1 -0.999087 4.255749 -0.245211 -1.137030 -3.801156 2.070963 0.426829 2.239064 -0.182523 -1.277311 1.434650 0.235369 -3.817544 1.001664 0.445976 0.774618 1.684697 -3.252592 0.472488 -0.082164
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 3.441798 -1.785874 -0.728353 1.455746 -3.907524 -3.116089 0.455900 -1.177845 -0.806383 -3.377979 -0.511782 -0.272762 1.397083 0.560131 -1.299446 1.535309 -0.336599 -2.072090 -1.835990 0.708291
wb_dma/constraint_wb0_cyc_o -0.124489 -0.491617 0.174064 -0.843391 -1.053837 2.188148 -1.069646 -0.318597 -2.582265 -0.944663 -1.883859 -0.062676 -0.787203 0.019334 0.401191 -0.971087 -0.342085 1.191198 0.197508 1.551112
wb_dma/input_wb0_addr_i 2.109043 1.759437 1.382555 -0.740962 0.472888 -0.744695 -4.031925 1.254216 -4.446105 -4.740397 -0.883695 -1.169906 -0.068691 3.339493 -2.998244 -3.082260 -0.386038 -2.152712 -1.379225 5.077409
wb_dma_de/input_mast1_drdy 1.555312 -0.385747 -0.155400 -1.315428 -2.124239 0.020883 -1.408875 1.461111 -2.984708 -1.272005 -2.200569 0.398023 -1.198967 -1.587450 -0.531355 -1.091274 0.790535 0.480340 -1.318496 -0.438236
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.404347 0.810932 0.290665 -0.247762 0.370433 0.762087 -1.675389 -1.389052 -0.112092 0.251198 -1.673684 1.082251 0.241826 2.989419 1.470745 -0.928365 -1.866772 -2.176198 -0.472010 1.861613
wb_dma_wb_if/input_wb_ack_i 4.804786 2.713588 4.243596 1.393008 1.270250 0.292347 -1.043256 -0.044198 -1.760303 -5.596437 -1.041252 1.526144 1.160075 3.328671 0.261808 -0.986919 0.244994 -0.360072 -6.653805 1.925677
wb_dma_ch_sel/wire_pri_out -0.257427 -0.434738 -0.237070 -0.613209 -0.817736 1.120536 1.400011 0.713222 -2.570071 0.698410 -0.052441 1.346030 -2.493946 -2.006882 0.393148 -1.402914 -0.553449 2.637522 -0.621976 -0.995798
wb_dma_ch_rf/assign_3_ch_am0 0.172543 -0.506877 -1.156685 -0.937880 0.238874 -0.980868 0.130443 -0.888317 1.597250 2.632831 -1.064386 -2.437850 0.334626 0.075080 0.563208 -0.295363 0.623304 0.439312 -1.714802 1.202795
wb_dma_rf/input_ch_sel -0.853925 -0.213391 0.100959 -0.493200 2.601119 -1.953348 2.501695 -2.736884 -0.271187 -4.432217 0.963934 0.937833 -1.560022 1.186554 0.115689 -3.917626 -5.313435 -2.601525 -4.521424 -0.115687
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -1.361286 -2.240367 1.949535 0.817375 -3.083521 -3.099044 -3.623210 -1.056991 0.276585 -1.670783 -2.930279 -2.481872 1.755582 0.987411 -1.458730 -2.508211 -3.848543 -2.682248 -2.947180 -0.472283
wb_dma_de/always_23/block_1/case_1 2.061052 -0.035907 -1.645290 -0.444569 0.075465 -2.566060 0.908755 -0.289068 -0.105663 -2.878046 -3.067170 -0.383626 0.259859 1.388168 -0.534939 -1.583213 0.536085 -2.007818 -2.090381 0.835852
wb_dma/wire_pause_req -0.752600 -2.013846 0.497545 -1.828558 1.964841 -1.138523 -0.313881 -1.954310 -3.205059 -3.795477 -4.133540 0.216218 -3.278191 0.178656 -0.562482 -2.640580 -3.557736 -3.576031 -3.247035 -2.141880
wb_dma_wb_if/input_mast_go -0.205999 -0.493697 0.170243 -0.901322 -1.026015 2.260960 -1.000929 -0.338533 -2.642452 -0.890740 -1.940956 0.028805 -0.878008 -0.050112 0.423821 -0.996221 -0.346328 1.257586 0.254682 1.563445
wb_dma_ch_rf/input_de_csr 1.832848 0.323853 -0.878170 -0.583326 2.352974 -1.155208 3.366767 0.017733 1.149344 -0.322154 3.224080 2.621482 -0.168579 -1.829836 1.547757 -2.843707 -1.343261 1.927803 -3.790765 -0.914392
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.209994 -0.444524 -0.276423 -0.612406 -0.833197 1.000045 1.406203 0.754413 -2.464728 0.745355 -0.048494 1.261630 -2.487089 -2.070158 0.354529 -1.331237 -0.494821 2.532326 -0.629291 -1.116802
wb_dma_de/input_mast0_din 0.629791 0.660650 -1.751089 -0.936909 3.806322 -2.108506 4.311086 0.623991 2.087419 0.310397 4.943035 -1.273959 -0.770791 -2.330418 0.200345 -4.398651 -1.701332 3.016650 -4.394865 -0.241122
wb_dma_pri_enc_sub/always_3 -0.252408 -0.390751 -0.257169 -0.632254 -0.760021 1.018071 1.408597 0.729862 -2.416499 0.797187 -0.052560 1.244924 -2.474446 -2.016624 0.386163 -1.262948 -0.411353 2.475802 -0.567092 -1.095397
wb_dma_pri_enc_sub/always_1 -0.200066 -0.487506 -0.289052 -0.613119 -0.846517 0.964607 1.474399 0.793859 -2.496579 0.767894 0.015571 1.385689 -2.513889 -2.149754 0.378381 -1.308504 -0.476090 2.603976 -0.630036 -1.220181
wb_dma_ch_sel/reg_adr0 -0.506646 -0.701773 1.351741 3.124886 -2.499657 -4.839020 -1.990852 2.026782 -1.641039 -3.290466 2.554386 -2.670656 1.617649 -0.182022 -4.933489 -0.779270 -3.673178 -1.202310 -0.610851 -2.531455
wb_dma_ch_sel/reg_adr1 1.075046 0.368598 1.300729 1.852177 -0.039588 1.593380 -0.548309 0.820034 -2.220049 -1.438161 -0.770196 1.884838 2.232232 1.836130 -0.826187 1.610234 1.815751 1.563669 2.677936 -0.205854
wb_dma_ch_sel/assign_1_pri0 1.512688 -0.839930 -0.360777 -1.871657 0.769053 -1.621681 1.056449 0.496278 2.050469 2.216722 -1.766971 1.983788 -1.134476 -3.469821 0.132649 3.593159 4.226657 -1.517632 0.025768 -3.822755
wb_dma_ch_pri_enc/wire_pri26_out -0.203795 -0.397774 -0.250919 -0.588499 -0.775668 0.967437 1.389412 0.736695 -2.423858 0.765584 -0.008993 1.283626 -2.427130 -1.972296 0.347558 -1.317161 -0.471492 2.446208 -0.596718 -1.045437
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.124315 -0.370915 -0.136634 -0.636929 0.284458 -2.529923 -0.125312 0.905427 1.654076 0.671959 -0.525142 -2.764679 -1.358916 -1.837159 -1.827497 2.464231 1.944627 -2.534809 -0.137107 -2.674078
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.814378 0.351619 -0.258056 -2.486895 -0.186522 0.312485 -0.963470 0.215315 -1.666717 1.878848 -3.814576 2.171811 -2.976171 -0.801985 1.057618 0.305281 1.114330 -1.509764 -1.128813 -0.894628
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 0.607795 4.107935 -3.866316 -2.900776 5.446814 -5.446502 -0.903768 3.615016 0.232550 4.741883 0.768002 -9.640409 -3.537444 0.247548 -5.183299 0.466937 3.347087 -1.216525 -0.344319 3.037804
wb_dma/wire_ptr_set -0.082096 0.045545 -0.460291 0.262298 0.264498 -1.194478 2.588980 1.117783 0.125092 1.824580 1.952279 1.455706 -1.767994 -2.195346 -0.027927 -0.377196 -0.124966 1.425175 -0.801782 -2.778081
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -0.305316 -0.466481 -0.290756 -0.648855 -0.795525 1.028250 1.510267 0.765182 -2.504669 0.837673 -0.001283 1.342105 -2.616524 -2.171815 0.415469 -1.358560 -0.470943 2.634632 -0.586983 -1.202725
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 1.938613 1.895918 -0.474948 -3.021507 -0.235759 0.671880 0.128468 -0.458533 -0.440803 1.022481 -1.877596 2.995290 -2.290776 -0.772091 1.855826 0.244918 1.489823 -0.769342 -2.490985 1.687195
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.008554 -0.366359 -0.139427 -0.588008 0.249973 -2.577455 -0.183442 0.906467 1.663443 0.547785 -0.533022 -2.705993 -1.214536 -1.777680 -1.796422 2.464321 1.932683 -2.605028 -0.215479 -2.638686
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 1.664281 -0.019345 -0.322543 -1.674961 0.136297 -1.627970 -0.809884 0.866209 0.925436 0.761628 -2.270304 -0.029128 -0.594760 -1.703965 -0.750117 2.566199 3.556846 -2.097462 -0.206834 -1.691204
wb_dma_de/reg_ptr_set -2.589724 3.446016 -1.100473 0.292509 -3.274552 0.119418 2.653053 0.951658 2.315408 0.040614 4.829845 1.241756 -2.867815 1.155584 1.435681 -2.019289 -2.298219 -2.847152 -0.607710 -0.215280
wb_dma/wire_dma_nd 1.539634 -0.833963 -0.360788 -1.946133 0.746316 -1.641792 1.019875 0.522811 2.100236 2.280409 -1.830419 2.018434 -1.192381 -3.529873 0.118717 3.707780 4.351324 -1.653482 0.046225 -3.970564
wb_dma_rf/assign_4_dma_abort -0.330671 -0.736995 -0.344582 -1.085309 -0.570180 -1.534268 1.102555 1.616648 -0.829770 1.101900 -0.472320 -1.594012 -3.564876 -3.533983 -1.529007 1.002158 1.241321 -0.108473 -0.776842 -3.529563
wb_dma_ch_sel/assign_123_valid -0.484542 0.448212 -0.232247 -0.543587 0.679770 -2.859337 0.556865 0.635116 1.561198 2.331074 -0.238686 -0.272628 -2.569188 -0.842880 -0.366824 1.040477 -0.159520 -3.299119 -1.459155 -3.418391
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 2.616808 -0.610190 -1.762059 -3.345102 0.871657 -1.598308 -0.830099 0.162637 1.219317 -0.212474 -1.940198 -1.018110 -0.003045 -3.195634 -1.313046 3.657917 4.921446 -2.036674 0.703466 0.269440
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -0.412136 0.803393 0.312806 -0.277014 0.353311 0.768055 -1.685156 -1.385238 0.008536 0.387240 -1.665553 1.108068 0.207723 2.969213 1.485210 -0.810934 -1.807391 -2.261741 -0.461563 1.707662
wb_dma_rf/wire_ch4_csr 4.317458 0.981706 -0.058179 0.550326 -2.020435 -1.261217 -3.017740 0.823480 -0.172910 -2.109660 0.917317 0.249685 3.255929 2.115182 0.759316 -0.502053 -0.824146 -1.886900 -3.273596 1.377917
wb_dma_ch_rf/always_1/stmt_1/expr_1 -2.161934 0.437907 0.475926 0.797457 0.502128 -0.137359 -1.043408 -1.346424 0.640928 0.120907 0.103561 -1.740776 -0.480590 2.847317 0.354833 -1.002488 -3.450399 -2.648216 -0.442332 0.792671
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.046525 -2.014866 0.257570 1.198735 -3.132823 -4.902335 -3.513623 0.703389 0.075102 -1.081400 -0.606020 -4.052394 2.213408 0.300837 -3.145233 -1.684196 -2.788458 -2.479001 -2.004348 -0.818251
wb_dma_ch_pri_enc/wire_pri0_out -0.176640 -0.397662 -0.250484 -0.638000 -0.866805 1.026504 1.304843 0.743636 -2.522212 0.654860 -0.100264 1.248030 -2.454652 -2.010504 0.354966 -1.306090 -0.497897 2.439621 -0.592342 -1.018825
wb_dma_ch_rf/assign_10_ch_enable 3.244565 -1.860768 -0.796016 1.309330 -3.769147 -3.103591 0.607951 -1.302217 -0.968945 -3.342357 -0.722249 -0.252640 1.207870 0.508274 -1.296937 1.377773 -0.408818 -1.955665 -1.888236 0.794596
wb_dma_wb_slv/reg_slv_we 0.777901 2.800742 0.751390 1.036076 -3.158526 -0.815176 -2.002710 2.799552 -1.187439 -5.518783 -1.604796 -0.786786 3.337637 2.155529 -1.928375 -3.278052 2.424893 0.874526 -2.237469 0.286514
wb_dma_de/input_txsz 1.846775 2.495585 0.109775 -1.718159 -1.993273 1.010161 0.427952 0.442449 -2.354010 -0.266729 -2.297244 5.963401 -1.929197 0.366645 0.938156 0.314021 2.395123 -0.532625 -0.192533 1.474715
wb_dma_wb_if/wire_mast_dout 2.967892 1.696672 1.823738 -0.273819 1.626166 -0.232284 -2.421979 0.474844 0.120022 -3.773449 0.214076 -0.102196 2.910595 2.315188 -0.288231 -2.891336 -1.217990 -1.099787 -4.120928 1.295755
wb_dma_ch_rf/wire_ch_enable 3.469434 -1.977197 -0.854618 1.390216 -3.797462 -3.337140 0.428740 -1.189039 -0.876736 -3.313932 -0.603869 -0.404584 1.482353 0.449269 -1.448439 1.504141 -0.369207 -1.977530 -1.844377 0.728243
wb_dma_rf/wire_csr_we -1.514149 0.201681 0.889595 -1.138548 2.929856 -0.829142 -1.327033 1.186808 -2.181000 -0.972741 -3.500673 -0.664902 -3.451779 0.169238 -0.185180 -3.517372 -2.412233 -1.989481 -2.711533 -3.476215
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.164249 -0.482493 0.173168 -0.829528 -1.046354 2.228965 -1.076155 -0.362674 -2.591501 -0.943051 -1.875304 -0.060991 -0.770837 0.055401 0.426389 -0.996853 -0.410415 1.248315 0.189847 1.590619
wb_dma_ch_sel_checker/input_dma_busy -0.006057 0.851563 -0.457439 0.426673 -0.354097 -1.147034 0.705305 1.474353 -1.070902 0.318696 1.480055 -0.644321 -1.263593 -0.375882 -0.862517 -1.482712 -0.847063 0.922424 -0.977636 -0.502592
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.191791 -0.511449 0.122201 -0.906535 -1.031755 2.296901 -0.987355 -0.349634 -2.688870 -0.920386 -1.936599 0.032866 -0.889579 -0.076862 0.430015 -0.947395 -0.367547 1.293689 0.261692 1.528856
wb_dma_ch_rf/assign_9_ch_txsz 1.207171 4.108142 1.878821 -0.643569 -2.764952 2.845812 -0.214318 0.901675 -3.305533 -0.620964 -2.070184 7.370439 -1.667528 2.863736 0.691095 -0.988731 1.872116 0.172007 -0.304573 1.687058
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.136998 -0.427666 1.301946 1.508270 -0.919564 -1.302317 1.155319 0.765539 -0.943184 0.544601 2.296428 1.776253 -0.294128 -1.778857 -0.843157 0.345383 -1.385179 1.805983 -1.140727 -3.054877
wb_dma_de/assign_65_done 2.032273 1.862746 -0.465588 -2.971265 -0.252735 0.651140 0.105540 -0.435270 -0.487115 0.920927 -1.917411 3.105691 -2.149569 -0.734183 1.886157 0.140281 1.414181 -0.714365 -2.543546 1.713318
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 0.224660 2.031397 -0.743709 -1.236938 -2.050272 0.967249 1.785178 3.071004 -0.308706 -2.706175 2.212404 -0.173174 -2.969625 -1.724630 -0.159190 -0.650818 2.032891 -1.248552 -0.594721 -2.656480
wb_dma_de/always_2/if_1/if_1 1.017891 -2.169519 -1.445072 -0.013531 -6.615247 -1.260911 -2.700423 0.511009 1.230078 -1.422641 0.589691 -1.569231 3.573151 -0.256467 -0.121227 -1.103946 -0.373334 -2.052338 -0.779916 -0.344950
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.186375 1.845409 0.912075 0.362290 1.213708 -1.420844 0.022071 1.351981 0.555095 1.295266 0.048696 -0.957215 -2.222015 0.716998 -1.019130 2.539181 0.994512 -2.862347 -0.363921 -3.197546
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.144103 1.849104 0.751863 0.180006 1.289372 -1.574098 0.060799 1.458387 0.601737 1.467205 -0.021476 -1.090759 -2.422093 0.584547 -1.127525 2.518378 1.142023 -3.005661 -0.448520 -3.292843
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.318953 -0.487381 -0.254961 -0.647206 -0.791515 1.131237 1.385711 0.683047 -2.547544 0.809970 -0.086262 1.286464 -2.536412 -2.081836 0.416216 -1.335140 -0.507212 2.620993 -0.526550 -1.057385
wb_dma_ch_rf/always_9/stmt_1/expr_1 -0.283122 -0.742285 -0.372100 -1.199122 -0.529321 -1.484737 1.088522 1.583162 -0.901025 1.127532 -0.618351 -1.566207 -3.615729 -3.619270 -1.490245 1.021872 1.349471 -0.047858 -0.782999 -3.489432
wb_dma_ch_sel/assign_112_valid -0.581953 0.469958 -0.227583 -0.631582 0.871101 -2.742962 0.610916 0.541527 1.590388 2.575469 -0.382498 -0.247373 -2.716675 -0.866692 -0.294803 1.103550 -0.020007 -3.263814 -1.343951 -3.377277
wb_dma_de/always_23/block_1/case_1/block_8 -1.451093 3.060916 -0.102561 0.753046 -0.989741 -1.427922 4.268049 1.334474 1.063070 -0.099564 5.561511 0.197249 -3.475820 -1.151162 -0.939327 -0.687872 -0.905727 0.349506 -1.577791 -0.813173
wb_dma_de/always_23/block_1/case_1/block_9 -1.358736 3.137684 -0.101253 0.692388 -0.968046 -1.301929 4.152101 1.207484 1.058436 -0.310347 5.532968 0.201836 -3.279907 -0.956255 -0.869733 -0.732131 -0.894239 0.317690 -1.618234 -0.494680
wb_dma_ch_rf/assign_28_this_ptr_set 0.816306 -1.307866 -0.685916 -0.052157 2.252756 -1.642417 2.152710 0.810164 -0.226725 0.221655 1.291111 1.691885 -0.798228 -1.900104 0.630230 -2.949488 -1.815109 1.122043 -2.529804 -3.505079
wb_dma_ch_rf/always_22 0.165731 -0.472644 -1.233789 -0.962894 0.299438 -0.980213 0.091645 -0.935938 1.654464 2.801430 -1.135505 -2.670194 0.350038 0.171800 0.558936 -0.333269 0.663348 0.502223 -1.823820 1.349621
wb_dma_de/always_23/block_1/case_1/block_1 3.498404 1.352327 -2.305927 -0.347913 -1.079223 -2.897515 0.166709 2.042737 1.064762 -0.529247 -1.519737 -0.805393 1.105632 0.505767 -0.129613 -1.165213 2.374888 -0.613771 -1.955552 1.028572
wb_dma_de/always_23/block_1/case_1/block_2 -0.707096 -0.891539 0.864390 -0.726669 0.222426 -0.440884 0.172477 -1.928593 -2.291272 -4.459808 -2.297742 0.810534 -1.340130 0.750608 -1.142083 -1.013641 -1.906454 -2.419661 -1.354929 -0.155629
wb_dma_de/always_23/block_1/case_1/block_3 2.789085 -0.339559 -3.360554 -4.356646 -0.970135 -1.019034 -1.819327 1.513679 0.351658 0.549743 -3.764622 -0.025627 1.555243 -1.902862 -0.318892 -1.186802 4.593444 -0.308358 0.443925 2.322078
wb_dma_de/always_23/block_1/case_1/block_4 2.492740 -1.477757 -4.225708 -5.039672 -1.116004 -2.165014 -1.186563 0.703911 1.208307 1.314577 -3.801303 0.644294 1.148854 -3.311023 0.036833 -1.880246 3.800795 -0.653453 0.052595 2.280271
wb_dma_ch_rf/always_27 -0.384550 2.850485 -0.571125 -1.410272 -1.645735 1.686375 0.555311 2.072180 -0.451133 -2.013432 1.013545 0.565757 -3.240142 0.766490 1.050699 -1.413931 0.328864 -2.998668 -0.863063 -1.289017
wb_dma_de/always_23/block_1/case_1/block_7 2.055046 3.697532 0.916773 3.376755 0.452196 -3.127007 4.616208 0.994578 1.541819 -1.041186 5.091591 1.002593 -1.712105 0.982891 0.462702 -0.305291 -2.040470 0.573990 -5.454356 -1.527081
wb_dma/assign_4_dma_rest 0.827530 -1.365542 -0.246298 -0.284194 2.043500 -0.486810 -0.147602 -0.263141 -0.283817 -1.407746 -0.468774 0.389440 0.849306 0.075813 0.673600 -2.553172 -1.693625 -0.152230 -1.711586 -1.015562
wb_dma_ch_rf/always_23/if_1 1.200683 0.418144 1.322420 1.873698 -0.065175 1.640106 -0.640296 0.797627 -2.260367 -1.495092 -0.863037 1.969687 2.317315 1.892245 -0.833171 1.685762 1.915751 1.563681 2.753721 -0.044408
wb_dma_ch_sel/reg_ndr_r 1.484054 -0.787939 -0.313692 -1.879921 0.790809 -1.586289 1.037467 0.485970 2.043120 2.231722 -1.768204 1.921880 -1.140829 -3.396470 0.087760 3.592411 4.191691 -1.574170 0.065781 -3.785043
wb_dma_de/assign_66_dma_done/expr_1 -0.497593 1.491295 -1.575915 -2.196853 -2.234298 0.410910 0.791526 1.238351 0.550149 -1.306736 0.670910 1.205074 -3.189612 -0.493623 1.743886 -2.791743 -0.787072 -3.459632 -1.808390 -1.183895
wb_dma_ch_sel/reg_req_r -0.465750 1.682917 -0.377380 0.384391 1.058686 -1.836033 3.642094 1.034255 0.711996 -1.575081 4.692497 0.307195 -2.382386 -0.838774 -0.390307 -3.073515 -2.365029 0.013016 -3.149509 -1.387625
wb_dma_ch_rf/reg_pointer_r 3.323932 0.901251 1.513844 1.894395 -0.409985 -0.823767 -3.271739 -0.026522 -1.576284 -2.191619 0.704982 3.448185 4.199504 2.744514 1.350442 -2.665660 -3.562402 -0.146916 -3.958287 1.545992
wb_dma_ch_sel/assign_105_valid -0.566148 0.484969 -0.195505 -0.471873 0.738053 -2.890563 0.505293 0.575304 1.561692 2.248828 -0.157880 -0.500001 -2.501578 -0.656933 -0.425745 0.939486 -0.278040 -3.303501 -1.453972 -3.232290
wb_dma_ch_pri_enc/wire_pri5_out -0.244029 -0.460441 -0.303525 -0.663908 -0.876786 1.111446 1.425939 0.733692 -2.608520 0.719896 -0.048987 1.355060 -2.543878 -2.115270 0.414423 -1.407067 -0.509676 2.665518 -0.626300 -1.112584
wb_dma_ch_sel/always_39/case_1 1.492408 -0.758563 -0.376807 -1.937526 0.742712 -1.648754 1.041023 0.558502 2.111562 2.267428 -1.834046 1.877916 -1.248490 -3.450423 0.056673 3.703346 4.306149 -1.656764 0.037561 -3.851233
wb_dma_ch_sel/always_6 -1.317701 3.136726 -0.124578 0.717710 -1.012432 -1.378856 4.185028 1.284215 1.054300 -0.289398 5.513762 0.215196 -3.359934 -0.978736 -0.880427 -0.742346 -0.892295 0.264822 -1.639855 -0.597219
wb_dma_ch_sel/always_7 1.040590 1.701819 -0.612847 -0.314875 0.267434 -0.685067 3.512420 0.324416 1.354728 0.795818 3.786668 2.231859 -0.986020 -1.835611 0.849594 -0.511346 0.132869 2.103214 -2.285589 0.120030
wb_dma_ch_sel/always_4 -0.792851 4.098308 -0.189843 -1.156594 -3.862506 2.098044 0.478114 2.267630 -0.423590 -1.311644 1.301638 0.660595 -3.752663 0.855095 0.477518 0.739463 1.680488 -2.999070 0.370773 -0.265935
wb_dma_ch_sel/always_5 -1.238571 2.654801 -1.200451 -1.852875 -4.314563 0.817306 0.889931 1.357585 0.808033 -0.310003 1.042469 1.223500 -3.834158 -0.499529 1.190429 -0.517598 0.562984 -3.477027 -0.430601 -0.432527
wb_dma_ch_sel/assign_126_ch_sel/expr_1 0.013251 -1.698887 -1.126057 -1.462757 -2.337295 -1.811237 -1.649044 -0.438742 -2.534728 -4.184885 -2.342591 0.330011 -0.374289 0.577168 -1.915650 -2.003064 -1.486982 -4.220637 -0.053341 -0.013004
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 1.460027 0.674342 -0.443446 -1.472363 1.310294 -1.261730 -0.843049 1.084805 0.696779 -1.626511 0.002816 -4.177593 -0.372733 -1.617224 -3.066053 4.795439 4.429168 -2.254931 1.411941 -0.454138
wb_dma_ch_sel/always_1 -0.480420 1.706068 -0.402854 0.407973 1.038300 -1.831948 3.765159 1.003468 0.744384 -1.607137 4.815127 0.391642 -2.358851 -0.812571 -0.336712 -3.126441 -2.450775 0.059594 -3.165743 -1.403063
wb_dma_ch_arb/always_2/block_1/case_1/cond -0.131964 0.006597 -0.409938 0.236360 0.282940 -1.108832 2.613499 1.045282 0.129722 1.793104 1.940408 1.468853 -1.760735 -2.190459 0.003958 -0.368962 -0.129001 1.463334 -0.800744 -2.748239
wb_dma_ch_sel/always_8 0.707391 -1.398615 -0.649674 -0.065610 2.269519 -1.539265 2.300745 0.750455 -0.150053 0.369487 1.291261 1.850418 -0.855491 -2.012719 0.667514 -2.793441 -1.763398 1.212259 -2.425655 -3.662050
wb_dma_ch_sel/always_9 -0.122305 0.050677 -0.420581 0.267853 0.248260 -1.137097 2.532483 1.078484 0.104791 1.716228 1.908541 1.353431 -1.742143 -2.114053 -0.032462 -0.420424 -0.154317 1.402784 -0.823395 -2.693459
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -0.199752 -0.421845 -0.231422 -0.646521 -0.842163 1.053859 1.239784 0.699758 -2.521085 0.672159 -0.142775 1.247930 -2.420111 -1.983371 0.359214 -1.303254 -0.478817 2.503119 -0.597750 -0.950473
wb_dma_de/assign_67_dma_done_all 2.120635 2.469861 -0.603281 -2.210509 0.834110 -1.493426 1.035676 -0.163041 2.170469 1.914197 -0.034752 3.028954 -1.471648 -0.574596 1.494756 1.175282 1.784884 -2.130948 -2.724256 0.256840
wb_dma_ch_rf/wire_ch_txsz 1.136845 3.780883 1.877470 -0.613220 -2.831161 2.849976 -0.247515 0.850424 -3.438491 -0.699622 -2.201310 7.437898 -1.590248 2.658099 0.654442 -0.966300 1.785726 0.186419 -0.133047 1.486460
wb_dma_ch_sel/assign_99_valid 2.448481 1.871436 0.091029 3.285795 -5.218489 -4.547140 -1.848151 2.523080 0.555894 -0.093595 -0.015886 -0.411090 1.867638 2.254100 -2.208070 2.792574 1.249912 -3.257893 -0.240212 -1.264048
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 1.149080 0.405565 1.372584 1.937615 -0.015084 1.700174 -0.585600 0.821851 -2.283391 -1.508316 -0.736430 1.920845 2.305595 1.869620 -0.865997 1.735735 1.913868 1.647951 2.763149 -0.157277
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.515645 0.807294 -2.056713 0.212318 -3.567823 -3.897489 -0.344441 0.375335 -0.035426 -3.952733 -1.352036 -1.555793 2.515869 0.933427 -1.818905 0.039799 1.795956 -1.603520 -1.303040 2.464147
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -2.388812 3.351455 0.795838 -0.584179 1.816985 1.616747 -1.632091 1.277421 -3.385245 0.852063 -1.408513 -5.091674 -4.940631 2.988519 -1.984782 0.604656 -0.274274 -1.281211 0.916991 1.808239
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.911650 -1.180298 1.464910 2.430360 -1.303471 -1.002043 0.943513 0.679343 -2.016788 -0.051797 1.100455 4.143041 1.612236 -1.113847 -0.938259 0.522992 -0.682093 2.752361 0.494443 -2.883730
wb_dma/wire_ch2_txsz 1.058389 1.742562 -0.602393 -0.351610 0.271328 -0.693300 3.569165 0.330855 1.416538 0.842468 3.758781 2.318596 -0.994215 -1.909779 0.895882 -0.471629 0.206905 2.037048 -2.288311 0.086318
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 2.432837 -1.509240 -4.257036 -5.103247 -1.351419 -2.059601 -1.230963 0.588251 1.343617 1.149352 -3.787179 0.816960 1.259475 -3.207475 0.346872 -2.209000 3.564591 -0.758711 -0.222337 2.355137
wb_dma_de/always_23/block_1 1.957105 0.034696 -1.529544 -0.475401 0.214689 -2.580484 1.040514 -0.387445 -0.345772 -2.901764 -3.269727 -0.199708 -0.079723 1.335804 -0.602049 -1.524053 0.468261 -1.917787 -2.163118 0.823322
wb_dma_ch_rf/always_22/if_1 0.139644 -0.533902 -1.207976 -0.907389 0.279943 -0.989161 0.132160 -0.907210 1.617227 2.770343 -1.077234 -2.583039 0.351818 0.119362 0.555058 -0.313009 0.652577 0.518988 -1.728848 1.290597
wb_dma_de/wire_mast1_dout 1.650447 2.339736 -1.429646 -2.006455 1.749429 0.307334 2.013273 -0.216461 1.768567 0.511966 2.368284 -0.105045 0.510862 -0.679046 0.826074 -1.629972 1.574134 2.720886 -2.279055 4.142961
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.728287 1.028852 0.871333 1.272940 -0.893383 0.070149 -1.373385 0.607730 -0.391846 -1.786449 0.421059 0.624734 2.680868 1.487244 0.162826 -1.273252 -0.165113 0.642972 -1.866267 0.038408
wb_dma_de/always_8/stmt_1 0.941359 0.327963 -0.240931 -2.479976 -0.274029 0.259616 -1.101776 0.221766 -1.628980 1.794553 -3.880250 2.305172 -2.861095 -0.699523 1.165890 0.233003 1.030863 -1.620238 -1.216498 -0.871280
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.701222 1.013621 0.952340 1.384147 -0.979494 0.122013 -1.414080 0.665928 -0.396600 -1.829309 0.522151 0.603309 2.799562 1.521116 0.163861 -1.299892 -0.191426 0.711129 -1.875117 0.050067
wb_dma_ch_rf/wire_ch_done_we 0.430085 1.530139 -0.287741 -2.017107 -0.174966 -0.240552 0.704144 -0.447392 0.356281 0.689409 -0.181880 0.488401 -2.762484 -0.855155 0.881926 0.118920 -0.047041 -1.269936 -2.565046 0.745497
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.098485 -0.336546 -0.170559 -0.634397 0.304019 -2.566818 -0.124355 0.940285 1.677740 0.582927 -0.445747 -2.821559 -1.353682 -1.831533 -1.880654 2.495703 2.000776 -2.558344 -0.155026 -2.691862
wb_dma_wb_slv/wire_wb_ack_o 1.508611 0.462497 2.484172 0.474819 0.672050 0.860977 -0.154447 -1.045273 -1.212274 -4.092539 0.520397 1.803746 0.449839 1.518664 0.200308 -0.229204 -0.380805 -0.839710 -2.680630 1.266137
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.920996 -1.281064 1.523801 2.462550 -1.373061 -0.982760 1.032130 0.717615 -2.030074 -0.028342 1.170859 4.209516 1.668431 -1.215354 -0.955471 0.586357 -0.701480 2.821584 0.547404 -3.038294
wb_dma_de/reg_ld_desc_sel -0.664343 -3.589096 0.892050 -1.609613 0.203991 -3.284262 -2.523888 -2.088928 2.309390 1.539921 -8.176287 1.923006 1.210130 -0.081316 0.537471 -0.266937 0.077715 -4.807919 -0.969490 -2.916898
wb_dma_wb_mast/assign_2_mast_pt_out 1.560096 0.484762 2.434479 0.385756 0.694789 0.895747 -0.094126 -1.092734 -1.162099 -4.012738 0.427019 1.837092 0.439329 1.461680 0.264473 -0.211913 -0.311522 -0.778179 -2.644042 1.292069
wb_dma_de/assign_83_wr_ack 1.867987 2.013140 -0.470458 -3.019241 -0.094820 0.578184 0.220679 -0.453806 -0.245869 1.146621 -1.728849 2.839892 -2.393202 -0.754950 1.811190 0.333624 1.569082 -0.822181 -2.491816 1.720802
wb_dma/wire_dma_done_all 2.213399 2.407051 -0.573186 -2.150933 0.787455 -1.395447 1.099190 -0.186861 2.136208 1.808683 0.052706 3.241138 -1.333797 -0.607813 1.593459 1.064828 1.689242 -1.989783 -2.798429 0.312819
assert_wb_dma_rf/input_ch0_am1 0.279746 0.539246 0.975075 -0.220492 -1.135997 1.430999 -1.634092 1.034423 -0.563342 -2.455250 0.067194 0.595272 0.588123 0.717765 0.316395 -1.435752 -0.511492 -1.004330 -0.374137 -0.753785
wb_dma_ch_arb/reg_state 3.274530 -1.713187 -1.304097 -0.753745 -1.580399 -0.868532 0.712703 2.099594 -1.618419 -5.610621 2.798079 0.126332 2.519761 -4.166239 -2.871690 1.364121 2.437507 1.321334 0.813846 -2.362531
wb_dma_ch_sel/input_ch0_csr 1.565840 0.522309 -1.891624 -2.986364 0.690587 0.582392 -3.647341 1.552370 -0.077354 -1.029144 0.737208 -1.617990 0.459969 0.857597 1.169112 -3.050190 -0.623627 -3.353614 -1.109046 1.492893
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -1.434590 3.127500 -0.158051 0.691116 -1.049928 -1.377089 4.271043 1.340794 1.096814 -0.157888 5.620055 0.181205 -3.457538 -1.126527 -0.926557 -0.672048 -0.859714 0.310185 -1.552590 -0.680456
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 2.553348 -0.333391 -3.340481 -4.289214 -0.752368 -1.031726 -1.668793 1.436174 0.422423 0.655745 -3.716951 -0.143346 1.510038 -1.918283 -0.392344 -1.188096 4.510847 -0.191109 0.616037 2.380082
wb_dma_ch_sel/assign_153_req_p0/expr_1 -0.169896 1.875479 0.892596 0.228337 1.234229 -1.416167 -0.088038 1.344312 0.481226 1.258332 -0.064349 -0.899125 -2.248831 0.798102 -0.973618 2.388479 0.933025 -2.980473 -0.491484 -3.025449
wb_dma_wb_mast 5.584816 2.929317 3.640442 1.069674 2.181483 0.793362 -1.098652 0.211453 -1.887742 -6.053907 -0.312252 0.859949 1.483042 3.429738 -0.003502 0.012724 1.213457 -0.666354 -5.918538 2.080537
wb_dma_ch_sel/assign_124_valid -0.451806 0.519435 -0.222634 -0.586207 0.755764 -2.861800 0.462244 0.583557 1.644204 2.369784 -0.335317 -0.271700 -2.539704 -0.696540 -0.306914 1.060180 -0.159121 -3.405384 -1.533045 -3.291917
wb_dma_de/always_18/stmt_1 3.253270 4.092929 2.289241 3.980148 -0.162596 -0.368780 0.878648 1.129280 -0.109825 -0.468020 1.395508 -0.180585 0.581459 3.235253 -0.001425 4.195580 1.541139 0.962463 -2.060181 0.004319
wb_dma_ch_rf/wire_ch_csr_dewe 3.663631 0.908762 -2.181736 -3.538899 4.126766 -2.611279 3.109334 1.209176 2.381789 1.391997 1.279363 1.314968 -0.832659 -3.943682 0.635151 -1.860621 3.096760 1.664059 -4.515055 -0.836432
wb_dma_ch_pri_enc/input_pri2 -0.084742 0.028824 -0.455492 0.210776 0.265273 -1.094397 2.563673 1.070223 0.152888 1.783996 1.913664 1.460375 -1.764150 -2.158164 0.050914 -0.377724 -0.122494 1.399403 -0.780880 -2.721586
wb_dma_ch_pri_enc/input_pri3 -0.092831 0.053523 -0.464065 0.258514 0.264990 -1.182432 2.571996 1.102669 0.102957 1.780611 1.970643 1.425604 -1.776386 -2.142802 -0.017765 -0.424398 -0.159976 1.443390 -0.839614 -2.732347
wb_dma_ch_pri_enc/input_pri0 -0.152106 -0.794737 0.003724 -0.191792 0.621899 0.032872 1.862766 -0.384806 1.187893 1.461003 0.476390 2.072715 -0.521141 -1.766006 0.872024 1.090238 0.698285 0.504710 0.201997 -2.221925
wb_dma_ch_pri_enc/input_pri1 -0.208546 -0.452302 -0.268606 -0.609438 -0.826596 1.030179 1.327851 0.709051 -2.504928 0.705118 -0.079967 1.317091 -2.416674 -2.017154 0.384958 -1.353172 -0.528777 2.559509 -0.600852 -1.036876
wb_dma_wb_if/input_slv_pt_in 1.420806 0.607800 2.465119 0.475303 0.778100 0.953680 -0.003131 -0.915820 -1.245487 -3.726984 0.645112 1.772191 0.221651 1.394562 0.188140 -0.207426 -0.323496 -0.556282 -2.514356 1.204852
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.726979 -0.349949 0.152385 1.040596 0.147310 -0.912739 0.609254 0.028745 0.728378 -0.211015 1.661176 -2.766959 -0.652241 -0.058000 -1.109687 -0.077737 -1.538858 -0.464076 0.055243 -0.963073
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -0.286582 -0.829468 -0.401314 -1.127020 -0.679207 -1.495174 1.091613 1.619646 -0.924306 1.141189 -0.540279 -1.525426 -3.617098 -3.714594 -1.472960 1.028244 1.327241 0.005869 -0.803018 -3.594897
wb_dma/wire_de_adr1_we 0.370806 1.523372 1.091673 0.822609 0.471608 1.324216 -0.616043 0.878798 -1.089433 -1.037719 0.247568 -0.750343 0.211369 1.518621 -0.748661 1.512786 1.288728 0.287920 0.989788 0.143366
wb_dma_ch_sel/assign_6_pri1 -0.238450 -0.409958 -0.291555 -0.621092 -0.828468 1.082362 1.289583 0.733662 -2.544898 0.706540 -0.078968 1.229491 -2.485447 -2.010048 0.347316 -1.366124 -0.485563 2.544617 -0.592490 -0.994162
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -0.111431 -0.835628 0.010085 -0.194045 0.627807 0.006010 1.824441 -0.400820 1.176142 1.488175 0.487421 2.041184 -0.478729 -1.769772 0.869295 1.078021 0.712831 0.492855 0.200859 -2.185141
wb_dma_ch_sel/assign_129_req_p0/expr_1 2.408395 0.881670 -0.442860 -2.953902 2.224602 0.414991 -1.361999 -0.699668 1.055652 0.357010 -2.787343 1.089616 -0.041939 -0.286547 0.153575 4.953494 4.681643 -3.432540 1.306795 0.257515
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.794917 -0.320575 0.200343 1.131746 0.124292 -0.962407 0.600956 0.026816 0.707478 -0.275453 1.829229 -2.902342 -0.674891 -0.032122 -1.160007 -0.110718 -1.688313 -0.515699 0.025935 -0.961685
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -1.547779 2.574926 0.067159 -0.092521 -1.940243 0.774057 3.079692 0.898880 -1.456420 -1.100780 3.595389 -0.002920 -4.054014 -0.978126 -0.517644 -1.638186 -1.309231 1.530129 -1.367853 0.985113
wb_dma_ch_sel/always_37/if_1 -0.002125 -2.382624 -1.754112 -1.954052 -2.986363 -2.773397 -1.747033 -1.059531 -1.946064 -4.390363 -2.487914 0.610994 0.038462 -0.020830 -1.770935 -3.043000 -2.343538 -4.577247 -0.869186 0.544944
wb_dma_de/always_6/if_1/cond -0.727639 5.343987 -0.465860 -2.267478 1.619119 -0.371469 2.293610 0.620214 0.940761 2.643565 1.152954 1.589126 -5.303075 0.864128 0.263874 1.033081 1.906129 -2.373479 -0.931008 1.762361
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 2.784717 -0.418738 -3.254791 -4.247723 -0.938093 -1.061929 -1.754630 1.429428 0.348518 0.367937 -3.730566 0.038629 1.733234 -1.935098 -0.366500 -1.207405 4.504452 -0.239948 0.439376 2.282153
wb_dma_ch_rf/always_8/stmt_1 -0.714275 0.070983 0.816983 -0.991433 0.105613 -0.461492 -0.973673 -2.607804 -2.388149 -4.352813 -3.431282 1.493833 -1.377561 2.934583 -0.399201 -1.556499 -3.036594 -4.445958 -1.925957 1.017543
wb_dma_ch_sel/assign_108_valid -0.510475 0.446853 -0.194991 -0.580616 0.805403 -2.825680 0.421717 0.488235 1.635813 2.415411 -0.427387 -0.327830 -2.515160 -0.669658 -0.345979 1.176750 -0.094899 -3.458673 -1.382073 -3.304626
wb_dma_ch_pri_enc/wire_pri9_out -0.260356 -0.398644 -0.288441 -0.576791 -0.792846 1.011459 1.407672 0.714541 -2.458928 0.786655 0.022264 1.316089 -2.459867 -1.983233 0.383158 -1.353951 -0.532100 2.558228 -0.593833 -1.041327
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.132824 -0.459658 1.301870 1.533925 -0.901880 -1.304213 1.141006 0.760051 -0.932805 0.531808 2.286647 1.768355 -0.258783 -1.763709 -0.823076 0.342411 -1.432000 1.796585 -1.122171 -3.029682
wb_dma_ch_sel/wire_pri2 -0.144694 0.041287 -0.462615 0.197419 0.259381 -1.149804 2.570669 1.094211 0.126212 1.836791 1.907413 1.377832 -1.850815 -2.151783 -0.014838 -0.369191 -0.112253 1.416494 -0.771499 -2.744384
wb_dma_ch_sel/wire_pri3 -0.059712 0.057134 -0.430706 0.285836 0.196793 -1.211463 2.493936 1.097200 0.139206 1.691457 1.902648 1.415852 -1.700806 -2.075996 -0.027611 -0.413508 -0.179285 1.373655 -0.861241 -2.693531
wb_dma_ch_sel/wire_pri0 1.482861 -0.800874 -0.346815 -1.941971 0.778352 -1.636798 1.077129 0.543532 2.099716 2.271098 -1.772300 1.961855 -1.214441 -3.498823 0.113511 3.672148 4.306048 -1.576529 0.049450 -3.871181
wb_dma_ch_sel/wire_pri1 -0.215285 -0.409280 -0.286450 -0.606347 -0.847949 0.946555 1.403983 0.802090 -2.464444 0.767068 0.031300 1.325650 -2.493757 -2.054098 0.348551 -1.373340 -0.502762 2.553795 -0.660940 -1.123352
wb_dma_de/always_4/if_1/if_1/cond/expr_1 1.208555 0.845368 -0.419011 -1.677392 0.699026 -1.976316 -0.071983 0.583211 0.927422 2.685202 -1.951243 2.406904 -2.016560 -0.764027 0.726856 1.220781 1.462314 -2.865927 -1.425504 -2.459833
wb_dma_rf/input_ptr_set -0.147242 0.007536 -0.435219 0.252278 0.264909 -1.114762 2.576531 1.059759 0.121282 1.816206 1.895427 1.414886 -1.743125 -2.124453 -0.014196 -0.362647 -0.110929 1.414441 -0.776799 -2.746671
wb_dma_rf/always_2/if_1/if_1 -1.605221 0.266996 0.867093 -1.217131 2.867110 -0.665146 -1.390103 1.180942 -2.329324 -0.829540 -3.647855 -0.667111 -3.662063 0.135810 -0.162019 -3.444424 -2.289241 -1.948535 -2.551209 -3.403702
wb_dma_de/assign_77_read_hold -0.236066 -0.508354 0.124451 -0.924814 -1.047623 2.220112 -0.926782 -0.334443 -2.590394 -0.827686 -1.909835 -0.008545 -0.969703 -0.130869 0.449489 -0.895332 -0.280781 1.318156 0.249196 1.435449
wb_dma_pri_enc_sub/input_valid -0.186651 -0.482297 0.147256 -0.913928 -1.059887 2.249783 -1.075796 -0.363676 -2.690937 -0.926574 -1.966147 -0.054957 -0.829851 -0.002316 0.412033 -1.016181 -0.374129 1.252073 0.227674 1.590842
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -0.284284 -0.428483 -0.291518 -0.615807 -0.867198 1.078734 1.361421 0.770738 -2.628947 0.744425 -0.069597 1.252451 -2.538011 -2.060772 0.384010 -1.416054 -0.568581 2.660179 -0.609356 -0.994111
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 2.351097 -1.180725 -1.807174 -3.602869 1.590421 -1.608610 0.912444 -0.206850 2.244188 1.194641 -1.424799 0.789074 -0.716664 -4.687722 -0.550598 4.526370 5.437075 -1.595982 0.901988 -1.549295
wb_dma_ch_rf/always_27/stmt_1 -0.128355 2.735801 -0.627034 -1.431650 -1.814892 1.494678 0.392738 2.107358 -0.369020 -2.168574 0.888036 0.759057 -3.043053 0.719746 1.051318 -1.353419 0.467734 -3.281003 -0.944584 -1.495753
wb_dma_wb_slv/assign_2_pt_sel/expr_1 6.017867 0.987131 1.470047 -2.165361 -1.078557 0.107277 -3.917813 -3.237188 -2.278124 -9.001484 -2.089203 1.092327 4.116533 0.879438 -0.290958 0.826340 -1.283100 -0.834712 -4.097224 7.978959
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -1.401944 3.090695 -0.127365 0.636138 -0.895135 -1.340532 4.364170 1.275273 1.097262 -0.101660 5.565976 0.289472 -3.513628 -1.216656 -0.838890 -0.740885 -0.889361 0.389888 -1.677143 -0.805010
wb_dma_ch_sel/wire_valid 3.554405 -1.899157 -0.885900 1.346269 -4.161084 -3.177434 0.415399 -1.051063 -0.968976 -3.713006 -0.521376 -0.375777 1.478821 0.346691 -1.420972 1.386430 -0.256528 -1.993091 -1.897435 0.678236
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.226993 -0.509428 0.162039 -0.942281 -1.081881 2.298788 -1.072669 -0.329485 -2.718469 -0.953396 -2.034777 -0.055996 -0.918756 -0.049421 0.441350 -0.976342 -0.349418 1.261980 0.269019 1.590019
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -0.173895 -0.823614 0.003376 -0.240048 0.617352 0.023595 1.877999 -0.384375 1.209481 1.541945 0.510854 2.101182 -0.561371 -1.777777 0.887282 1.080498 0.730657 0.548241 0.230602 -2.276416
wb_dma_de/wire_chunk_cnt_is_0_d 0.987798 0.352168 -0.256109 -2.405789 -0.280177 0.160217 -0.994370 0.267703 -1.586326 1.813031 -3.720701 2.283722 -2.832371 -0.775810 1.117695 0.252750 1.075986 -1.553753 -1.252758 -0.926712
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.240523 -0.266214 1.296001 1.435632 -0.866910 -1.312673 1.109711 0.816122 -0.944071 0.494823 2.256080 1.822497 -0.358855 -1.696633 -0.812070 0.343308 -1.355406 1.671833 -1.283752 -2.933371
wb_dma_ch_sel/assign_109_valid -0.501601 0.488789 -0.205004 -0.514323 0.778600 -2.806472 0.524164 0.575441 1.615203 2.428797 -0.257916 -0.265721 -2.574936 -0.690298 -0.297086 1.001392 -0.200841 -3.289988 -1.481440 -3.303802
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -0.228012 -0.410902 -0.211815 -0.596599 -0.815644 1.094046 1.293068 0.677306 -2.543072 0.629849 -0.098563 1.305581 -2.440078 -1.933864 0.378189 -1.377090 -0.576664 2.507357 -0.638413 -0.966819
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -3.382178 3.819218 1.974690 0.326895 3.889817 0.107346 -0.558554 2.672906 -0.796573 0.216260 -0.594181 -5.750002 -4.429862 1.335364 -3.555425 2.456218 2.196347 -1.573016 1.860118 -1.804867
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.341082 0.645236 -0.442671 -1.479083 1.354003 -1.221881 -0.875336 1.060718 0.607981 -1.683334 0.021585 -4.344666 -0.372973 -1.501953 -3.129084 4.607437 4.293871 -2.175232 1.418042 -0.291044
wb_dma_de/assign_75_mast1_dout 1.685423 2.388256 -1.440899 -2.012936 1.731853 0.282744 2.064472 -0.213878 1.832908 0.494533 2.405014 -0.141084 0.497572 -0.652907 0.808312 -1.630931 1.642664 2.730268 -2.289101 4.197010
wb_dma/constraint_csr -0.413077 0.770874 0.273937 -0.293136 0.361288 0.780228 -1.601765 -1.315096 -0.119839 0.315390 -1.604727 1.060447 0.164592 2.846185 1.463400 -0.891871 -1.815533 -2.083780 -0.454105 1.706372
wb_dma_ch_rf/always_5/if_1 0.707175 1.010169 0.942116 1.324923 -0.935239 0.119883 -1.340055 0.642980 -0.409147 -1.781488 0.474431 0.632098 2.665348 1.443562 0.191706 -1.273077 -0.167365 0.714164 -1.847286 0.010048
wb_dma_ch_pri_enc/wire_pri21_out -0.192256 -0.410192 -0.282566 -0.594391 -0.810558 0.961710 1.334210 0.697495 -2.438211 0.693490 -0.064187 1.288942 -2.359007 -1.996742 0.344988 -1.309254 -0.478363 2.456248 -0.636194 -1.058461
wb_dma_ch_sel/assign_157_req_p0 -0.116604 1.926834 0.882876 0.336822 1.246065 -1.356482 -0.018302 1.322271 0.457047 1.225704 0.088212 -0.876987 -2.149283 0.851338 -1.000325 2.346031 0.883710 -2.837032 -0.491278 -3.008964
wb_dma_wb_mast/assign_1/expr_1 2.666051 2.767905 -1.694763 -3.708872 1.862266 3.356493 0.449059 -0.168617 -1.499352 -2.316043 1.089902 -2.228758 0.209560 -0.824313 -0.465634 0.188439 3.920567 3.958837 -0.203033 7.393723
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.239172 -0.268658 -0.136440 -0.588536 0.406380 -2.522919 -0.103578 0.920411 1.668815 0.711679 -0.430821 -3.053376 -1.437940 -1.726652 -1.903743 2.522571 1.963235 -2.516179 -0.016991 -2.539217
wb_dma_de/reg_mast1_adr -1.647071 -2.169338 -1.329598 -1.220684 -2.636537 0.013132 1.191740 -0.612155 2.042539 -4.264214 1.810222 -1.810855 0.774168 -3.077596 -0.925128 -0.151788 -0.444925 -1.634960 0.905555 -1.445388
wb_dma_ch_pri_enc/wire_pri17_out -0.287480 -0.421619 -0.300164 -0.579347 -0.794451 0.990795 1.495132 0.790878 -2.433386 0.822961 0.049640 1.297266 -2.518497 -2.078548 0.389108 -1.343402 -0.485019 2.577491 -0.618396 -1.187857
wb_dma_ch_sel/assign_141_req_p0/expr_1 -0.074022 1.919470 0.950775 0.427187 1.084203 -1.409225 -0.073083 1.401618 0.470434 1.088750 0.110153 -0.824420 -2.034417 0.862915 -1.009504 2.375526 0.916036 -2.886169 -0.524735 -3.088220
wb_dma_ch_sel/input_ch2_csr 3.827975 2.214315 -1.404253 0.186071 -1.261710 -0.640361 -2.794525 1.559829 0.849256 -0.426976 2.263796 -1.930505 1.394181 2.719907 1.763171 -0.798708 -0.636791 -2.701764 -3.008780 2.370093
wb_dma_ch_rf/assign_13_ch_txsz_we 2.010257 2.968249 0.029653 -0.917167 -1.018794 -0.960333 1.157491 0.648792 0.069406 0.510804 -0.787461 6.132699 -1.038948 0.715647 0.666307 1.052037 2.552081 -1.966115 -0.404931 0.211238
wb_dma_ch_sel/assign_130_req_p0 2.323225 0.952551 -0.494182 -2.956143 2.270915 0.340164 -1.193096 -0.563793 1.178698 0.527175 -2.622705 0.958641 -0.214280 -0.499172 0.059320 5.207716 4.944029 -3.368021 1.398964 0.103253
wb_dma_ch_arb/always_1/if_1/stmt_2 3.522203 -1.621003 -1.396711 -0.759559 -1.963174 -1.102722 0.425639 2.177434 -1.695427 -5.592645 2.564361 0.209633 2.654146 -3.984474 -2.787364 0.972971 2.275304 1.133831 0.459038 -2.145789
wb_dma_ch_sel/assign_106_valid -0.492653 0.502872 -0.231550 -0.572254 0.748889 -2.878942 0.553228 0.596900 1.606152 2.340811 -0.206400 -0.354813 -2.591464 -0.824576 -0.368135 1.028696 -0.160259 -3.287102 -1.457590 -3.375911
wb_dma_ch_pri_enc/wire_pri28_out -0.254583 -0.428240 -0.291506 -0.651328 -0.806356 1.055920 1.359530 0.722268 -2.509346 0.765257 -0.101337 1.330083 -2.503741 -2.034399 0.393941 -1.360292 -0.500162 2.570662 -0.595445 -1.060632
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -0.107295 -0.781195 -0.004041 -0.215283 0.581364 -0.003568 1.857627 -0.383006 1.165123 1.469150 0.493347 2.059070 -0.537983 -1.745671 0.874784 1.052249 0.717623 0.490771 0.188073 -2.191459
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -0.401512 -0.776915 -0.308317 -1.085499 -0.482423 -1.469756 1.107234 1.581472 -0.883101 1.120709 -0.478533 -1.654275 -3.630586 -3.600158 -1.513591 0.957722 1.220934 0.011546 -0.759756 -3.503974
wb_dma_ch_rf/always_11/if_1/if_1 1.288574 -1.269410 -0.153862 -2.767629 -0.287965 0.724907 -0.089473 0.128477 -0.633530 1.258340 -3.733898 1.781726 -2.004619 -3.357065 0.517968 2.595023 3.763794 -0.279605 0.297926 -2.056176
wb_dma_wb_if/wire_slv_adr 1.324183 2.492373 -0.057219 -1.497716 -0.072031 -1.699337 -4.879714 2.164544 -5.180801 -3.642437 -1.876454 -2.783699 -1.094438 2.842236 -3.915862 -3.747308 -1.055002 -2.135812 -0.447365 5.463562
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 0.209758 -0.475424 -1.188659 -0.966279 0.257018 -0.936924 0.159454 -0.898055 1.574461 2.713897 -1.060788 -2.526739 0.323102 0.144431 0.623061 -0.312564 0.654987 0.529436 -1.779177 1.319101
wb_dma_ch_sel/input_ch1_csr 3.756063 2.248611 -1.366718 0.186842 -1.375381 -0.493624 -2.845709 1.696731 0.626005 -0.519184 2.259805 -1.822763 1.246253 2.764713 1.737251 -0.848442 -0.573866 -2.752394 -2.916461 2.143040
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.149198 -0.470385 0.146116 -0.917003 -1.076519 2.209866 -1.111607 -0.340488 -2.619700 -0.953497 -1.974973 -0.094195 -0.836228 0.010385 0.406751 -0.952187 -0.334621 1.198093 0.195869 1.558544
wb_dma/wire_pt1_sel_i 2.407894 1.725595 -2.816625 -3.608805 2.411127 0.119909 1.953315 -0.790677 2.024300 -0.399575 2.601105 -1.258860 0.776067 -2.176152 0.030771 -0.270573 3.021276 2.427822 -1.229849 5.713191
wb_dma_ch_sel/always_47/case_1/stmt_1 -0.876831 -0.372883 -1.355344 -0.257104 -2.919647 0.795707 0.247274 1.106941 1.417136 -0.069294 1.043163 0.194626 0.084891 -0.811713 0.972229 -0.387392 0.553042 -1.162042 1.496364 -1.499721
wb_dma/wire_pt1_sel_o 3.940184 0.972419 1.075863 -1.147934 -2.918042 1.869401 -3.961380 -0.254929 -2.565469 -3.648232 -1.380088 1.412927 1.778805 0.440959 0.758496 -0.260949 -2.260639 0.082956 -2.783091 1.906698
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.529987 -0.769824 -0.361721 -1.867907 0.762231 -1.642656 1.006252 0.544755 2.059668 2.221695 -1.764551 1.869727 -1.184542 -3.419932 0.044456 3.640369 4.239414 -1.576601 0.032525 -3.791466
wb_dma_ch_pri_enc/inst_u16 -0.283341 -0.446841 -0.303423 -0.637743 -0.779450 1.076136 1.451561 0.753707 -2.526273 0.817429 -0.044348 1.368115 -2.572508 -2.086344 0.428973 -1.357783 -0.512086 2.625427 -0.611885 -1.108901
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.374429 1.446198 1.082803 0.847870 0.401647 1.318491 -0.585522 0.847268 -1.119100 -1.049795 0.226895 -0.695152 0.300134 1.495453 -0.749067 1.458942 1.225680 0.290544 0.955074 0.175295
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 1.052796 0.458245 1.285747 1.842791 -0.017267 1.640080 -0.602174 0.846718 -2.172497 -1.439084 -0.737973 1.773684 2.136914 1.846421 -0.837676 1.660408 1.842445 1.482084 2.660381 -0.125204
wb_dma_ch_sel/always_48/case_1 3.527757 -1.580073 -1.365108 -0.967065 -1.917455 -0.861789 0.525951 2.140436 -1.639889 -5.362420 2.345489 0.516332 2.481641 -4.097935 -2.607994 1.251230 2.615758 1.125194 0.603395 -2.287479
wb_dma_ch_sel/input_ch7_csr 3.897855 0.948186 0.053488 0.634647 -2.112503 -0.990124 -2.873107 0.854982 -0.320314 -1.969799 0.813385 0.387549 2.866118 2.049166 0.768039 -0.513210 -0.914993 -1.790912 -3.012540 1.115243
assert_wb_dma_rf/input_ch0_txsz -0.139877 2.038935 1.859550 0.766443 -1.209368 1.749482 -0.680773 0.754338 -1.366713 -0.691053 -0.139344 2.380458 -0.084707 2.325032 -0.257937 -1.327660 -0.134215 0.474151 -0.475837 0.087973
assert_wb_dma_rf 0.394333 2.226701 2.489546 0.224794 -2.107525 2.654006 -2.179214 1.545915 -1.642482 -3.055923 -0.312542 2.744746 0.539745 2.639580 0.038226 -2.471954 -0.468033 -0.820354 -1.032870 -0.656074
wb_dma_ch_rf/reg_ch_am0_r 0.166974 -0.476702 -1.190039 -0.867974 0.266145 -1.029615 0.091344 -0.889713 1.612133 2.700499 -1.047658 -2.571313 0.360052 0.150411 0.547090 -0.314168 0.623438 0.486971 -1.754774 1.311363
wb_dma_ch_rf/always_4/if_1 3.134761 0.780653 1.457474 1.840301 -0.337969 -0.644716 -3.056539 -0.150733 -1.453763 -2.085793 0.642035 3.345375 4.133739 2.673747 1.412686 -2.554943 -3.394963 -0.040602 -3.803646 1.476932
wb_dma_de/always_4/if_1/if_1/stmt_1 1.160046 0.808572 -0.413387 -1.710263 0.744981 -1.951480 -0.051113 0.571802 0.921208 2.715520 -2.061754 2.322687 -2.091602 -0.779097 0.676408 1.256829 1.498058 -2.868394 -1.419809 -2.450325
wb_dma_de/always_14/stmt_1/expr_1 -0.276107 -0.785035 -0.380811 -1.194786 -0.600627 -1.547075 1.187752 1.639842 -0.759703 1.215274 -0.500660 -1.433966 -3.659903 -3.770298 -1.428727 1.095632 1.378044 -0.073694 -0.822052 -3.719943
wb_dma_de/wire_use_ed 2.956063 -1.697519 -4.122808 -3.708372 3.770515 -6.577481 -0.955855 3.407862 2.067057 5.666934 -2.916011 -2.623815 -1.004626 -3.678352 -1.065963 -3.041238 3.132937 -1.186428 -2.707048 -2.758411
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -0.607283 -0.824384 0.918975 -0.657437 0.214416 -0.511475 0.090141 -1.897499 -2.291321 -4.441056 -2.245850 0.867086 -1.276813 0.809474 -1.159237 -0.958123 -1.946989 -2.483308 -1.411172 -0.224128
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.214558 -0.426520 -0.301547 -0.585123 -0.796295 0.965868 1.469550 0.738649 -2.401946 0.836411 0.051016 1.402078 -2.484081 -2.094100 0.396979 -1.306774 -0.468720 2.536429 -0.620858 -1.208069
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.080848 -0.275975 -0.148491 -0.697295 0.289077 -2.518314 -0.159988 0.918501 1.688356 0.595861 -0.570928 -2.783404 -1.409446 -1.795701 -1.831259 2.504312 2.036564 -2.602309 -0.138972 -2.588830
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.005697 1.694581 -0.598175 -0.321248 0.319146 -0.696402 3.539632 0.268297 1.435881 0.862200 3.805670 2.258628 -1.002594 -1.866894 0.884164 -0.447176 0.208572 2.034398 -2.218949 0.123604
wb_dma_ch_sel/input_nd_i 1.552172 -0.876845 -0.333024 -1.932790 0.754583 -1.605092 1.043965 0.495155 2.061637 2.209488 -1.799891 2.024878 -1.176722 -3.519903 0.109830 3.658041 4.276123 -1.606783 0.042087 -3.920830
assert_wb_dma_ch_sel/input_req_i -0.133951 -0.807202 -0.020029 -0.208756 0.629736 0.040868 1.866478 -0.379821 1.146938 1.468739 0.468784 2.082235 -0.527513 -1.797852 0.886027 1.088300 0.719125 0.541059 0.177797 -2.210265
wb_dma_ch_rf/reg_ch_rl -2.210984 0.407950 0.490568 0.878041 0.472221 -0.206813 -0.978123 -1.300942 0.736994 0.095938 0.271019 -1.816873 -0.458615 2.820181 0.304945 -0.953755 -3.521684 -2.651885 -0.442353 0.684844
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.028932 1.853500 -0.425219 -2.961379 -0.362176 0.571130 0.065165 -0.358273 -0.506124 0.921079 -1.846871 3.062185 -2.264724 -0.769116 1.841333 0.189580 1.352888 -0.777760 -2.587225 1.559337
wb_dma_wb_if/wire_mast_drdy 3.013362 2.988449 0.942033 1.614024 -1.001222 -2.051571 3.337973 0.739202 1.247185 0.817565 2.242401 -0.036534 -2.277681 -1.444034 0.303744 3.548348 1.571088 1.583545 -4.464157 -0.764708
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -1.824638 -1.088397 0.180493 0.810985 0.711542 -0.928947 2.409380 -0.305523 1.827973 1.226076 2.178574 -0.773859 -1.210028 -1.765021 -0.245815 0.950052 -0.853674 0.002132 0.188078 -3.128077
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.029642 1.701705 -0.600821 -0.324229 0.349729 -0.651631 3.652478 0.234833 1.455558 0.925845 3.812274 2.276134 -1.006532 -1.905093 0.957596 -0.408908 0.229097 2.111353 -2.215359 0.100777
wb_dma_ch_sel/assign_100_valid/expr_1 2.307571 1.663650 0.142115 3.214191 -5.373039 -4.460687 -2.038693 2.460623 0.547399 -0.233420 -0.170915 -0.435151 1.951988 2.247360 -2.172576 2.642858 1.096081 -3.354573 -0.194276 -1.367482
wb_dma_wb_if/inst_u1 3.878807 1.399209 1.878646 0.717339 -1.627913 -0.102103 -3.018802 -0.087042 -1.921623 -5.424369 -1.130582 0.775539 3.360004 2.043998 -0.761919 -0.982208 -0.940426 0.349996 -3.417287 2.665721
wb_dma_wb_if/inst_u0 5.444812 2.670078 3.507953 1.079980 2.111409 0.664653 -1.088708 0.185122 -1.936123 -5.875045 -0.358195 0.944610 1.455495 3.300449 -0.058450 0.080285 1.186482 -0.712403 -5.657310 1.948987
wb_dma_ch_sel 3.014836 -0.117719 0.093170 0.444567 -1.057540 -1.511038 -1.775000 -0.841055 -1.368096 -3.807617 -0.665597 0.288632 1.882543 2.445920 -0.099779 -0.661785 -1.798836 -2.704062 -3.164450 1.024753
wb_dma_rf/input_de_csr_we 3.821739 0.960771 -2.252748 -3.445097 4.063200 -2.778704 2.992592 1.308177 2.427278 1.186792 1.409737 1.125899 -0.575168 -3.763309 0.544052 -2.091228 2.947414 1.716032 -4.659972 -0.620710
wb_dma_rf/wire_ch0_adr0 -0.245689 -0.609598 -2.091706 0.382009 -1.454715 -4.602737 -2.806885 1.913616 1.127448 2.540793 -0.055076 -5.657978 0.055377 0.842125 -2.080204 -1.632056 -0.988836 -3.054453 -0.496967 0.230073
wb_dma_rf/wire_ch0_adr1 0.530345 3.489533 2.743960 1.409078 -0.726653 2.701826 -1.213289 1.648558 -2.253506 -1.617678 0.107793 1.666433 0.124161 3.633657 -0.841932 0.055907 1.072896 0.528139 0.076031 0.150698
wb_dma_de/always_9/stmt_1/expr_1 2.250592 2.443902 -0.202140 -2.460615 0.648774 -0.390116 -1.200685 -1.185235 2.084576 0.278255 -1.816156 1.735784 0.135907 1.290791 1.539795 1.563268 2.011471 -3.385277 -2.001705 2.767327
wb_dma_ch_sel/always_42/case_1/cond 1.141318 -0.438179 -0.163514 -1.411182 0.868376 -0.209538 0.338812 -1.128962 -0.116152 -1.835848 0.100073 1.644292 -0.630031 -0.295319 2.070807 -3.465934 -3.202801 -0.972139 -4.485212 -0.156365
wb_dma_wb_slv/input_wb_cyc_i 3.407854 3.514715 1.937823 -1.790905 1.102119 0.626807 -3.385144 -0.893274 0.120451 -5.496855 0.079042 -1.622319 2.462237 0.978820 -1.201437 2.541164 0.593742 -1.009026 -2.153094 4.803124
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.205192 -0.299850 1.244086 1.459056 -0.905814 -1.335806 1.159777 0.798132 -0.920029 0.478686 2.228877 1.774734 -0.311816 -1.696277 -0.820110 0.326215 -1.336241 1.696026 -1.217808 -2.913136
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.464976 -2.214628 -0.428197 1.031831 1.715789 -1.288295 1.959509 0.749824 -1.265145 -0.247194 0.316157 3.960131 1.237696 -1.339112 0.392923 -2.490952 -1.084152 2.206933 -0.640439 -3.525776
wb_dma_de/reg_tsz_cnt 1.866143 2.488940 0.104639 -1.659991 -2.026686 1.013482 0.276779 0.412783 -2.451785 -0.339046 -2.504580 6.066365 -1.860801 0.639914 0.967706 0.185683 2.257334 -0.760933 -0.165631 1.538157
wb_dma_ch_sel/reg_ndr 1.565469 -0.872986 -0.337122 -1.890213 0.682055 -1.584202 0.987811 0.498651 2.095226 2.182204 -1.850407 2.082613 -1.053300 -3.472948 0.167522 3.645077 4.229579 -1.568145 0.007841 -3.866309
wb_dma_de/assign_83_wr_ack/expr_1 1.938854 1.950451 -0.497240 -3.096160 -0.154066 0.742560 0.206972 -0.521163 -0.314999 1.096768 -1.857895 3.108558 -2.402614 -0.774703 1.979776 0.294060 1.525078 -0.846926 -2.515921 1.733015
wb_dma_de/reg_de_txsz_we -0.183379 2.865722 -0.335498 -2.770553 3.320144 0.620313 1.544529 -1.810535 2.966949 3.356127 -0.547335 1.624439 -2.626079 0.468569 1.940728 2.579320 2.177669 -2.255183 -0.513673 1.999463
wb_dma_ch_rf/reg_pointer_sr 0.791426 1.081411 0.896098 1.235359 -0.958743 0.039767 -1.411671 0.680130 -0.383513 -1.811192 0.405660 0.612718 2.604812 1.458772 0.137284 -1.203153 -0.085810 0.512176 -1.961403 -0.000131
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -0.127462 -0.802792 -0.036583 -0.212201 0.601194 -0.009353 1.821918 -0.390399 1.186168 1.474681 0.487232 2.011851 -0.520698 -1.739881 0.884847 1.076844 0.706015 0.510992 0.188296 -2.192397
wb_dma_rf/input_de_adr1_we 0.384282 1.466890 1.102663 0.852241 0.422698 1.322282 -0.581469 0.869444 -1.118329 -1.048159 0.248938 -0.739978 0.284837 1.504061 -0.755070 1.497582 1.269746 0.309124 1.021417 0.166464
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 2.548918 -1.385720 -4.302372 -4.893113 -1.342372 -2.259858 -1.298287 0.817834 1.252820 1.176509 -3.610800 0.547280 1.405680 -3.092077 0.056627 -2.226169 3.580846 -0.699304 -0.134316 2.386260
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.199125 -0.407962 -0.300476 -0.602223 -0.834326 0.994288 1.380052 0.753109 -2.480556 0.737744 0.001935 1.268563 -2.494465 -2.018372 0.354952 -1.393216 -0.544374 2.529547 -0.662615 -1.096169
wb_dma_ch_sel/always_43/case_1/cond 1.761521 2.540209 0.097168 -1.663987 -1.950627 0.993499 0.369344 0.458881 -2.293433 -0.168635 -2.340581 5.941821 -1.952519 0.558597 0.992246 0.240831 2.232732 -0.753301 -0.201797 1.424952
wb_dma_ch_rf/reg_ch_adr0_r 0.105325 -1.829959 0.397460 1.215544 -3.174950 -4.819404 -3.781179 0.724946 -0.219417 -1.518171 -0.809626 -3.800486 2.275375 0.552661 -3.142272 -1.817597 -2.886565 -2.621273 -2.065441 -0.611021
wb_dma_ch_pri_enc/input_valid -0.175884 -0.514581 0.126310 -0.892532 -1.021899 2.203898 -1.039305 -0.324309 -2.624932 -0.897727 -1.936494 -0.029961 -0.838980 -0.028294 0.438969 -0.952887 -0.358336 1.217471 0.206723 1.543878
wb_dma_ch_pri_enc/reg_pri_out1 -0.272399 -0.463099 -0.309197 -0.729386 -0.792151 1.087591 1.535706 0.744001 -2.485933 0.902682 -0.083976 1.386663 -2.656485 -2.254660 0.399777 -1.229698 -0.371809 2.605328 -0.557373 -1.229921
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 2.661202 2.548904 1.388319 3.273251 -0.596002 -1.424804 1.406950 0.122697 0.885924 0.458591 1.183836 0.645928 0.437811 1.894001 0.791295 2.614417 0.088773 0.768305 -2.844828 0.069172
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.735574 -0.360535 0.163049 1.031421 0.126888 -0.915411 0.643839 0.023691 0.704342 -0.207949 1.684336 -2.804009 -0.694567 -0.068481 -1.150049 -0.078889 -1.529671 -0.486962 0.036722 -1.006589
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.849961 -1.336747 -0.223777 -0.206300 1.943708 -0.469915 -0.206367 -0.267361 -0.251703 -1.394207 -0.435226 0.392333 0.893362 0.136600 0.677982 -2.506251 -1.675597 -0.126579 -1.654675 -0.957546
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.769352 -1.803994 1.634255 1.692718 -2.394894 1.021019 -0.079792 0.418956 -4.562521 -0.982811 -0.609188 4.013009 0.915734 -1.226090 -0.642642 -0.349144 -1.113321 3.941603 0.665370 -1.577932
wb_dma_ch_sel/input_req_i -0.311721 1.762615 -0.396240 0.381089 1.077250 -1.820054 3.669192 0.967710 0.715664 -1.700101 4.717347 0.556309 -2.228646 -0.711821 -0.246362 -3.200979 -2.432420 0.038320 -3.277768 -1.283354
wb_dma_rf/assign_4_dma_abort/expr_1 -0.307567 -0.829512 -0.360945 -1.121860 -0.625882 -1.521278 1.116604 1.628391 -0.858895 1.109851 -0.499129 -1.492984 -3.529082 -3.638550 -1.494228 1.003845 1.260750 -0.074176 -0.767637 -3.658875
wb_dma_rf/always_1/case_1/stmt_8 -0.729211 -1.067351 0.219941 -0.886309 -0.075576 -1.716368 -3.331461 0.795874 -0.095240 0.870867 -4.380241 0.092104 -0.520796 0.367531 -0.071541 -1.776991 -0.577216 -3.086731 0.570132 -0.638712
wb_dma_ch_rf/wire_ptr_inv 0.601570 -1.857527 0.210562 0.814983 0.132175 0.443065 1.747152 -0.497692 -0.005443 0.983001 -0.619712 4.651906 1.509049 -1.312193 0.766287 1.332308 1.378878 1.775120 2.066970 -2.343235
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -0.333815 1.067853 -0.699202 -1.216539 -0.374864 0.564543 -0.050744 1.557892 -3.337205 0.879692 -1.071280 -1.849215 -3.540757 -0.846306 -1.057911 -1.115539 0.396193 1.736525 -0.273697 0.976789
wb_dma_ch_sel/assign_138_req_p0 -0.033483 1.888214 0.840354 0.270346 1.215535 -1.482764 -0.068280 1.352605 0.498866 1.272112 -0.050928 -0.879928 -2.170590 0.777818 -1.007249 2.398726 0.969983 -2.924491 -0.518218 -3.105479
wb_dma_rf/always_1/case_1/stmt_6 -1.125758 -0.121409 0.784405 -0.283629 0.704456 -1.112945 -2.452633 -1.468906 -2.186650 -5.191565 -4.565652 -1.843144 0.615178 1.189988 -1.746614 0.148008 -0.667124 -1.575779 1.590526 3.800032
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.387340 0.724123 -0.403861 -1.437183 1.256126 -1.224530 -0.819163 1.063757 0.621743 -1.661486 0.031956 -4.050257 -0.499588 -1.488280 -2.951024 4.413040 4.133031 -2.205767 1.206375 -0.357463
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -0.124264 -0.832843 -0.047205 -0.220963 0.595752 0.030504 1.899706 -0.381589 1.189569 1.466240 0.509003 2.097485 -0.520248 -1.800191 0.896511 1.061803 0.692086 0.511293 0.175847 -2.259035
wb_dma_ch_sel/always_43/case_1 1.825436 2.432645 0.057055 -1.741512 -1.960268 1.041558 0.344787 0.426746 -2.419136 -0.136503 -2.439792 6.049508 -1.921964 0.460505 0.992216 0.297764 2.348611 -0.630720 -0.115984 1.397572
wb_dma_ch_sel/assign_9_pri2 -0.084907 0.058254 -0.441462 0.237732 0.239969 -1.151401 2.496483 1.100874 0.114942 1.749012 1.875311 1.359923 -1.706964 -2.074557 -0.008920 -0.348858 -0.123062 1.346763 -0.816417 -2.712121
wb_dma_pri_enc_sub/always_1/case_1 -0.222661 -0.445516 -0.256288 -0.634636 -0.817464 1.055395 1.397818 0.684044 -2.468602 0.746870 -0.085370 1.337196 -2.451415 -2.079266 0.429860 -1.280625 -0.475874 2.541667 -0.600469 -1.120544
wb_dma_rf/always_2/if_1 -1.707943 0.291088 0.921664 -1.254578 2.926354 -0.586699 -1.313479 1.043243 -2.271884 -0.919292 -3.648888 -0.572184 -3.779456 0.222911 -0.045541 -3.504951 -2.513209 -2.114581 -2.660491 -3.406927
wb_dma/wire_dma_abort -0.384210 -0.813526 -0.333641 -1.234499 -0.527950 -1.328231 1.196826 1.500537 -0.805580 1.232689 -0.582253 -1.443737 -3.648408 -3.740897 -1.392016 1.092899 1.364282 -0.022616 -0.698793 -3.584758
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -1.336357 3.095615 -0.090254 0.704467 -0.897194 -1.328766 4.176445 1.308565 1.036488 -0.162520 5.491571 0.217777 -3.354746 -1.039976 -0.856893 -0.723836 -0.905559 0.372248 -1.611959 -0.602543
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.168307 -0.304978 1.264624 1.504745 -1.001178 -1.408518 1.113003 0.860301 -0.977780 0.471881 2.332027 1.658261 -0.306231 -1.760912 -0.923669 0.284225 -1.400038 1.741562 -1.239743 -2.996047
wb_dma_wb_if/input_wb_stb_i -1.905107 2.385316 0.767977 0.026085 2.903305 -0.287796 0.322281 1.587694 0.266277 1.306224 0.601236 -5.627223 -3.364559 0.497627 -3.088388 3.920477 2.855779 -1.387840 2.151285 -1.035309
wb_dma_rf/input_de_txsz 2.053046 1.617398 -0.218865 -2.648314 1.243286 -0.321049 0.620207 -1.602854 3.240500 1.705954 -1.336982 3.814355 -0.367917 -0.342729 2.454720 2.605407 2.630941 -2.870456 -1.776891 0.700675
wb_dma_ch_pri_enc/wire_pri3_out -0.282916 -0.490962 -0.278893 -0.622845 -0.831707 1.068892 1.436905 0.776746 -2.532305 0.799935 -0.008989 1.297756 -2.579743 -2.161145 0.370848 -1.327994 -0.501973 2.621924 -0.570422 -1.151902
wb_dma_ch_sel/wire_gnt_p1 -0.172439 -0.512738 0.140681 -0.902404 -1.086663 2.234068 -1.069811 -0.300486 -2.640423 -0.942145 -1.944674 -0.046747 -0.861174 -0.053245 0.426388 -0.942924 -0.352478 1.261125 0.194326 1.544465
wb_dma_ch_sel/wire_gnt_p0 3.751487 -1.089495 -1.324620 0.110971 -1.122730 -2.799664 1.208263 2.434045 0.361902 -5.280723 4.238959 0.609439 3.632382 -3.703118 -3.167709 1.698094 2.514623 0.091048 0.366821 -3.409060
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.313358 0.631772 -0.466933 -1.404361 1.378779 -1.156192 -0.891825 1.031359 0.668624 -1.529334 -0.020176 -4.287982 -0.356113 -1.455009 -3.007818 4.540295 4.221476 -2.160762 1.455000 -0.297003
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -0.131575 -0.801408 -0.020241 -0.193111 0.612309 0.003894 1.842383 -0.416443 1.171412 1.476383 0.446603 2.085289 -0.464553 -1.747217 0.889816 1.114186 0.689574 0.512316 0.214816 -2.182159
wb_dma/input_wb0_err_i -0.384277 -0.780142 -0.319133 -1.122690 -0.523869 -1.431976 1.125286 1.546199 -0.872459 1.129012 -0.581630 -1.555353 -3.599134 -3.588420 -1.406140 1.017432 1.268304 -0.014910 -0.702534 -3.508858
wb_dma_ch_sel/always_44/case_1/stmt_4 0.390996 -1.585998 2.764162 0.905854 -2.033839 -0.145254 -1.014972 -1.291782 -1.315709 -4.513576 -0.727593 2.089471 2.377361 -0.584952 -0.993473 -0.198037 -2.116257 0.289203 -1.846014 -1.367573
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.749873 0.954156 -1.244346 2.456644 -0.665729 -4.800854 -1.171959 3.457119 -0.506430 0.839366 3.346082 -4.774889 -0.772789 0.542082 -4.103209 -0.593087 -1.732289 -1.605763 1.035895 -1.318405
wb_dma_wb_mast/wire_wb_data_o 1.642036 2.371457 -1.397493 -1.994921 1.671316 0.259088 2.049568 -0.188435 1.776040 0.507171 2.337524 -0.122488 0.417527 -0.667895 0.765128 -1.527996 1.658430 2.631943 -2.253308 4.091529
wb_dma_de/always_6/if_1/if_1/stmt_1 2.390471 0.051450 0.164981 -2.264642 -0.190678 2.011535 -0.247567 -1.907693 -0.307737 0.595951 -3.999314 6.061753 0.658345 -0.069637 2.608386 1.873911 2.809277 -0.323236 0.281517 1.690359
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.182731 -0.483073 0.126626 -0.897846 -1.034340 2.174906 -1.007317 -0.285068 -2.585160 -0.901711 -1.917904 -0.074756 -0.897926 -0.105442 0.411673 -0.918353 -0.306227 1.211771 0.204453 1.481759
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -0.123719 -0.806052 -0.036518 -0.201538 0.616387 0.028780 1.798011 -0.405528 1.180084 1.436203 0.468725 2.015701 -0.507293 -1.721431 0.866372 1.094395 0.713543 0.501407 0.234011 -2.160761
wb_dma_ch_sel/always_38/case_1/cond -0.777595 4.150692 -0.148234 -1.165986 -3.765319 2.044232 0.359128 2.256219 -0.362401 -1.236086 1.163378 0.471059 -3.702469 0.955991 0.469611 0.840111 1.786410 -3.101313 0.352726 -0.157845
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.310346 3.310550 -0.330160 -0.280888 -1.015556 -0.540461 3.688565 1.310340 0.379496 0.060474 3.933808 2.922855 -2.737611 -1.154671 0.193368 -0.638287 0.588771 0.917282 -1.683249 0.101270
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 2.040921 1.614236 -0.253474 -2.659237 1.250227 -0.365207 0.578549 -1.608272 3.343431 1.836436 -1.379968 3.767196 -0.375386 -0.363551 2.468523 2.639823 2.725768 -2.929184 -1.748991 0.609538
wb_dma_de/assign_4_use_ed 2.965204 -1.762766 -3.992500 -3.619009 3.838252 -6.358656 -1.041104 3.296519 1.995470 5.352407 -2.946431 -2.728856 -0.757516 -3.477941 -1.076970 -3.123640 3.086805 -1.054588 -2.611845 -2.552855
assert_wb_dma_wb_if/assert_a_wb_stb 3.513720 1.061051 1.008429 -0.528504 -1.604374 0.772249 -3.148692 -0.552310 -0.587120 -2.707469 0.141635 1.286364 2.438567 0.539243 0.630048 0.447273 -2.361706 -0.407012 -2.304989 1.341795
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 1.038379 -0.046904 0.026677 -2.067160 1.132021 -0.735631 -0.712315 -0.879563 1.893129 2.390481 -3.352773 2.852524 -0.855525 -0.385070 1.502315 2.617328 2.249742 -3.592661 -0.319939 -1.847971
wb_dma_ch_sel/assign_132_req_p0 1.562759 -0.141150 1.193146 0.908139 0.463237 -1.391847 -1.106959 0.431166 -1.417990 -1.052990 0.065426 0.817157 1.418447 -0.135906 -2.550682 4.012261 1.471628 -0.919831 1.604292 -1.778812
wb_dma_ch_rf/always_25/if_1 -0.351611 0.262454 -0.164390 -0.336974 -3.278524 1.970900 -1.458782 1.854869 0.697894 -2.359098 0.849493 0.719521 0.805845 0.083126 1.174706 -1.696143 -0.090644 -1.831440 0.716094 -1.770338
wb_dma_de/wire_rd_ack 1.907496 1.859464 -0.502086 -3.024854 -0.222067 0.687428 0.111851 -0.465789 -0.404789 1.060474 -1.901659 3.012009 -2.291871 -0.745952 1.928823 0.270086 1.447157 -0.819455 -2.502843 1.671968
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.057952 -0.318398 -0.088520 -0.547327 0.229963 -2.612586 -0.184401 0.892874 1.662801 0.466918 -0.456299 -2.756780 -1.225489 -1.695302 -1.803805 2.343158 1.844077 -2.604506 -0.263950 -2.624759
wb_dma/wire_slv0_adr 1.308449 3.052435 -0.292003 -1.499277 -0.225381 -1.959242 -5.338049 1.800830 -5.030500 -3.363337 -2.191281 -2.264981 -0.920473 4.059434 -3.646736 -3.605534 -1.530623 -3.396513 -0.504840 5.867130
wb_dma_wb_slv/input_wb_stb_i -1.941911 2.483563 0.822405 0.135408 2.924956 -0.275512 0.408466 1.631900 0.251021 1.171195 0.769292 -5.749918 -3.386210 0.544525 -3.168054 3.850828 2.714408 -1.400802 2.058001 -1.060446
wb_dma_ch_sel/assign_96_valid/expr_1 2.545713 1.952524 -2.418508 1.188764 -2.900881 -3.014189 -2.170797 3.106686 0.460849 1.496549 -0.254028 -3.526536 -0.932593 2.336401 -0.042152 0.506234 0.890917 -3.932378 -0.916854 -0.137602
wb_dma_ch_sel/always_4/stmt_1 -0.876338 4.167842 -0.200720 -1.228621 -3.685128 2.162138 0.525212 2.244484 -0.392635 -1.170477 1.281076 0.507475 -3.850787 0.783301 0.529542 0.735970 1.752436 -2.918877 0.344875 -0.192247
wb_dma_rf/wire_pointer2_s 0.774198 1.030146 0.890475 1.297574 -0.910494 0.109133 -1.406838 0.639567 -0.417913 -1.793692 0.407227 0.652778 2.650232 1.482112 0.188713 -1.301478 -0.197056 0.623722 -1.927237 0.066841
wb_dma_de/reg_chunk_dec 0.892586 0.344841 -0.303556 -2.557755 -0.212788 0.323729 -0.909948 0.216934 -1.652822 1.974919 -3.855766 2.341429 -3.045577 -0.908112 1.145589 0.356936 1.159675 -1.553692 -1.133897 -1.006109
wb_dma_de/reg_chunk_cnt_is_0_r 1.069682 0.856854 -0.398944 -1.625755 0.736049 -1.953839 -0.055400 0.564767 0.895752 2.763832 -1.972617 2.298253 -2.129720 -0.744408 0.720851 1.141781 1.426995 -2.816072 -1.397193 -2.418630
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.257690 -0.514733 0.126596 -0.920617 -0.977764 2.237488 -0.904692 -0.310848 -2.599144 -0.807691 -1.883726 0.028288 -0.965716 -0.130202 0.472587 -0.946996 -0.319313 1.284757 0.240559 1.434513
wb_dma/wire_wb0_cyc_o -0.181043 -0.461488 0.168583 -0.881317 -1.029564 2.185283 -1.022269 -0.336333 -2.573378 -0.908188 -1.871173 -0.068020 -0.780630 0.005019 0.416372 -0.947511 -0.359610 1.177281 0.209284 1.578604
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.156144 -0.295841 1.262794 1.553032 -0.894119 -1.414117 1.048804 0.879183 -1.007366 0.441734 2.292523 1.588362 -0.324311 -1.681168 -0.891515 0.229616 -1.457140 1.728808 -1.200408 -2.892618
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 3.529968 -1.607351 -1.310411 0.711766 -2.852214 -2.966239 1.126984 -0.916010 -0.730630 -3.021463 -0.140393 -0.570973 1.608871 0.090299 -1.390640 -0.055335 0.078048 -0.407259 -2.382720 1.509733
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.331880 -2.508029 -1.060188 -1.575748 0.611329 -2.454991 -0.363565 -0.814723 -1.819799 -4.158015 0.349712 1.328697 2.270585 -2.846631 -2.024535 0.068399 -0.609573 -0.063531 -1.454893 -0.275116
wb_dma_ch_rf/always_23/if_1/block_1/if_1 1.057536 0.359224 1.297948 1.855494 -0.037124 1.643370 -0.481166 0.834609 -2.215805 -1.402855 -0.727166 1.892274 2.146842 1.739259 -0.890653 1.801610 1.977196 1.613339 2.809874 -0.270404
wb_dma_ch_rf/reg_ch_adr1_r 1.145716 0.326149 1.293923 1.924215 -0.073293 1.593379 -0.635148 0.750802 -2.233956 -1.495485 -0.844682 1.944609 2.379538 1.908643 -0.857803 1.661286 1.835935 1.571922 2.732990 -0.041085
wb_dma/input_wb0_cyc_i 1.530179 3.040576 0.696658 -2.352986 3.579723 0.165076 0.365931 -0.941457 1.328129 -5.232974 1.324092 -3.400372 0.848748 -0.042510 -2.057177 2.899113 4.701421 -0.428884 -0.545725 5.987205
wb_dma_ch_sel/always_8/stmt_1 0.777931 -1.315174 -0.671385 0.011023 2.201734 -1.634617 2.110435 0.752857 -0.235821 0.231682 1.309513 1.688601 -0.731423 -1.820048 0.621636 -2.868117 -1.789988 1.163690 -2.479054 -3.436159
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.853593 0.408897 -0.835725 -0.620681 2.243315 -1.184607 3.100572 0.075089 1.103050 -0.571573 3.117936 2.367663 -0.076703 -1.640168 1.397988 -2.763113 -1.302107 1.730568 -3.784159 -0.688863
wb_dma_wb_slv 3.909420 1.325366 1.987114 0.708911 -1.924195 -0.026784 -3.400043 0.125897 -2.153229 -5.718238 -1.203931 0.892957 3.454323 2.011982 -0.742626 -1.345703 -1.186759 0.285600 -3.565005 2.434925
wb_dma_de/inst_u0 1.105688 -2.314955 -1.405329 -0.000026 -6.679873 -1.386039 -2.919202 0.431351 1.337900 -1.484611 0.462083 -1.581323 3.813268 -0.237230 -0.094175 -1.113794 -0.442853 -2.234560 -0.884763 -0.283229
wb_dma_de/inst_u1 0.742867 -1.769588 -2.549835 -0.952823 -2.439454 0.978029 0.172535 0.437509 0.487921 -1.345598 0.240968 1.556492 2.362081 -1.842983 0.082961 0.988799 2.634977 -0.007311 4.002795 0.212125
wb_dma_pri_enc_sub/input_pri_in -0.197691 -0.396977 -0.271519 -0.638306 -0.898349 0.982071 1.343226 0.789837 -2.603678 0.632561 -0.072247 1.260471 -2.477806 -2.014670 0.344778 -1.436228 -0.536641 2.539632 -0.668610 -1.051335
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.233749 2.850712 -0.350593 -2.778140 3.450597 0.609240 1.560752 -1.859415 3.058712 3.434865 -0.561221 1.551478 -2.615365 0.480412 1.936563 2.712398 2.286212 -2.179608 -0.405114 2.093897
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.136324 -0.331660 1.232117 1.529494 -0.933982 -1.293585 1.071883 0.810389 -0.978298 0.369618 2.328526 1.692199 -0.225666 -1.683980 -0.876570 0.196338 -1.417301 1.782079 -1.202183 -2.859460
wb_dma_ch_sel/assign_146_req_p0/expr_1 -0.116559 1.892979 0.863929 0.329169 1.239800 -1.495366 -0.022929 1.394872 0.482803 1.241252 0.087415 -0.975048 -2.225530 0.731006 -1.099689 2.438034 1.044351 -2.855620 -0.501240 -3.153472
wb_dma_ch_sel/assign_101_valid/expr_1 2.456199 1.795191 -0.050259 3.139635 -5.277761 -4.590611 -1.990188 2.500493 0.714934 -0.060243 -0.143098 -0.607322 2.003305 2.244163 -2.178261 2.760086 1.357157 -3.389200 -0.166064 -1.143428
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -0.139011 -0.853547 -0.020472 -0.228962 0.608448 -0.009396 1.911328 -0.380037 1.215941 1.517309 0.496728 2.119762 -0.519530 -1.785207 0.922962 1.100178 0.704421 0.483708 0.224775 -2.268507
wb_dma_de/reg_de_adr1_we 0.331018 1.458198 1.069302 0.834835 0.469344 1.292304 -0.612217 0.847806 -1.082386 -0.957626 0.250092 -0.804846 0.280486 1.502800 -0.765704 1.596109 1.250292 0.311694 1.057289 0.148432
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 0.219464 2.184225 -0.721490 -1.232053 -2.015817 1.121804 1.783135 3.173641 -0.584172 -2.785064 2.243493 -0.203163 -3.158149 -1.545926 -0.160309 -0.933737 1.887384 -1.037707 -0.627720 -2.436712
wb_dma_ch_sel/always_46/case_1 0.171880 -0.452972 -1.151507 -0.868840 0.262736 -0.957860 0.084104 -0.891453 1.561762 2.660827 -1.048899 -2.484353 0.342504 0.200253 0.574924 -0.325012 0.595046 0.518703 -1.745925 1.296529
wb_dma_ch_rf/assign_11_ch_csr_we 2.707507 0.793302 -2.060527 0.007338 -3.581829 -3.977273 -0.410080 0.216408 -0.035916 -4.050663 -1.684352 -1.677220 2.452055 0.906572 -1.737090 -0.055327 1.787135 -1.660893 -1.706217 2.642169
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.476995 1.595453 0.050520 -1.086884 1.054405 1.228532 1.383545 -2.524732 2.438647 1.098322 0.728214 4.001591 0.222322 1.220194 3.266018 0.206376 -0.757446 -1.020630 -1.622810 2.141341
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.215727 -0.363268 1.248000 1.536444 -0.964984 -1.410127 1.162894 0.856703 -0.969338 0.416607 2.383490 1.768605 -0.252019 -1.796889 -0.879613 0.280625 -1.386680 1.800785 -1.255973 -3.052050
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 1.364077 0.671030 -0.478391 -1.445052 1.434643 -1.164755 -0.893396 1.023700 0.661058 -1.589293 0.012043 -4.295197 -0.348982 -1.519584 -3.082385 4.750761 4.404994 -2.191272 1.495202 -0.267094
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.105390 -0.360043 -0.136185 -0.574740 0.306279 -2.652672 -0.160962 0.950756 1.689584 0.558260 -0.470370 -2.961432 -1.324991 -1.804275 -1.896297 2.437111 1.913901 -2.631181 -0.195769 -2.689001
wb_dma/wire_de_adr0_we -1.723047 -0.340203 0.194068 1.029830 0.124950 -0.925671 0.648354 0.031633 0.729562 -0.209000 1.716914 -2.801322 -0.710802 -0.071755 -1.136553 -0.087157 -1.565831 -0.488321 0.050970 -0.961835
wb_dma_wb_slv/wire_rf_sel -1.190700 1.455741 4.488449 1.082529 4.296494 1.605861 -0.562308 -1.188361 -1.720926 -4.129600 -0.810615 -2.088294 -2.274421 2.728314 -1.733189 2.569576 -0.365857 -2.130037 -0.452400 0.540827
assert_wb_dma_wb_if 3.609480 1.021866 1.238767 -0.377698 -1.964301 0.901664 -3.434704 -0.571477 -0.820077 -3.015321 0.015857 1.529838 2.652528 0.661285 0.659780 0.260696 -2.751087 -0.404236 -2.437253 1.287503
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -0.126554 -0.813966 0.008983 -0.216449 0.600913 0.038866 1.778419 -0.359686 1.118296 1.454680 0.482737 1.971996 -0.467263 -1.674777 0.862109 1.023229 0.662404 0.482542 0.211281 -2.141747
wb_dma_ch_sel/assign_120_valid -0.620031 0.523664 -0.221374 -0.618234 0.851176 -2.834655 0.516575 0.585298 1.697025 2.576395 -0.320513 -0.322171 -2.742360 -0.731628 -0.296185 1.154961 -0.122507 -3.493373 -1.415368 -3.382092
wb_dma/wire_wb1s_data_o 1.653457 2.434623 -1.462212 -2.012407 1.804484 0.257171 2.226441 -0.167784 1.873080 0.541411 2.555595 -0.146675 0.384169 -0.759051 0.798695 -1.564774 1.706240 2.779006 -2.311853 4.163007
wb_dma_de/wire_adr0_cnt_next1 0.994171 -2.221578 -1.508988 0.043379 -6.678329 -1.338538 -2.774094 0.499824 1.352639 -1.353960 0.554220 -1.689731 3.664661 -0.178144 -0.085447 -1.168999 -0.465463 -2.225608 -0.856264 -0.309806
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.131161 -0.806531 -0.048157 -0.198206 0.600457 0.016384 1.897416 -0.352609 1.158445 1.491062 0.500872 2.095078 -0.541154 -1.825573 0.875605 1.035834 0.683885 0.550484 0.166901 -2.241246
wb_dma/wire_pt0_sel_o 2.400227 1.845124 -2.856238 -3.708757 2.578072 0.200123 2.028325 -0.830759 2.138389 -0.413893 2.751607 -1.390977 0.808073 -2.127920 0.000553 -0.198647 3.127660 2.547301 -1.184713 5.949633
wb_dma/wire_pt0_sel_i 3.943627 0.937901 1.179900 -1.001945 -3.038412 1.830815 -4.006460 -0.257755 -2.515710 -3.643586 -1.251124 1.571091 1.814488 0.492619 0.851135 -0.246885 -2.551512 -0.070588 -2.875826 1.609042
wb_dma_ch_rf/always_11 1.319706 -1.317424 -0.166824 -2.843384 -0.204524 0.647377 0.002111 0.096735 -0.488309 1.320383 -3.769819 1.931654 -2.027142 -3.460718 0.574675 2.772187 3.951989 -0.426074 0.309417 -2.263305
wb_dma_ch_rf/always_10 -0.327501 -0.737084 -0.328835 -1.083839 -0.618745 -1.478514 1.046395 1.564208 -0.944907 0.961760 -0.525992 -1.618558 -3.587500 -3.581588 -1.478355 0.908654 1.167805 -0.070216 -0.844917 -3.507960
wb_dma_ch_rf/always_17 1.774030 2.563125 0.049943 -1.785710 -1.965364 1.103948 0.223156 0.404533 -2.459489 -0.159439 -2.515554 5.889681 -1.994723 0.654201 0.986078 0.197208 2.236944 -0.738529 -0.166874 1.652146
wb_dma_ch_rf/always_19 -0.361643 0.785120 0.313906 -0.245403 0.313121 0.738815 -1.668169 -1.341536 -0.094823 0.232956 -1.616031 1.066836 0.252368 2.874539 1.448504 -0.857175 -1.802433 -2.174404 -0.494581 1.749913
wb_dma_ch_rf/input_de_csr_we 3.696682 0.874721 -2.116039 -3.400801 3.964201 -2.534619 2.934883 1.155489 2.389912 1.233290 1.293481 1.275835 -0.530246 -3.707503 0.613569 -1.817344 3.047378 1.685436 -4.372653 -0.632207
wb_dma_ch_sel/assign_147_req_p0 -0.057708 1.870471 0.898221 0.287006 1.134355 -1.416678 -0.025571 1.355993 0.460821 1.188511 -0.036659 -0.784702 -2.157666 0.727801 -1.007402 2.458115 1.023791 -2.906310 -0.464567 -3.128174
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.264953 0.688314 -0.454272 -1.408946 1.425905 -1.224708 -0.778769 1.115013 0.690673 -1.594172 0.160452 -4.425557 -0.529305 -1.526614 -3.125213 4.640640 4.236132 -2.176879 1.456443 -0.357909
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -0.602600 0.519467 -0.130494 -1.112255 1.471771 -0.113314 0.045318 0.207697 0.407360 1.267763 -0.800765 -1.323931 -1.664481 -0.512060 -0.696626 1.505072 1.756672 -0.879729 0.884113 -0.158273
wb_dma_wb_if/wire_slv_dout 2.334907 6.486593 0.621307 2.727091 1.985604 -5.061896 -2.813512 3.339475 -2.787503 -0.312358 0.351285 -3.923841 -0.116417 4.275718 -4.415883 -0.118009 -0.230412 0.532417 -1.461767 5.617233
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.401596 3.339205 0.033856 -1.956918 -1.443730 0.060359 1.101330 0.363946 -0.537980 -0.086117 0.233571 1.351831 -4.571105 -0.009212 0.322770 -0.105115 0.228220 -2.349338 -2.094011 0.891045
wb_dma/wire_pointer 1.490545 -2.259002 -0.454995 1.004466 1.653221 -1.299229 1.996696 0.747645 -1.327454 -0.247254 0.217697 4.091764 1.216896 -1.368301 0.410224 -2.545869 -1.048177 2.221780 -0.596363 -3.641747
wb_dma_de/assign_75_mast1_dout/expr_1 1.658138 2.310328 -1.494634 -2.011063 1.724566 0.178288 2.103288 -0.126294 1.874146 0.572446 2.374805 -0.215655 0.409999 -0.805464 0.732855 -1.515617 1.705026 2.711580 -2.248455 4.036860
wb_dma/wire_ch3_csr 3.838802 2.368058 -1.375061 0.225373 -1.236541 -0.643678 -2.946117 1.509591 0.848752 -0.354321 2.232993 -2.052128 1.378189 3.040594 1.812070 -0.741622 -0.754274 -2.931587 -3.114969 2.422106
wb_dma_ch_rf/assign_27_ptr_inv 0.645133 -1.910827 0.270771 0.946054 0.086698 0.386537 1.813442 -0.482237 -0.023309 0.945121 -0.591617 4.747917 1.640075 -1.317141 0.746027 1.291348 1.325667 1.850009 2.084966 -2.411884
wb_dma_de/reg_adr1_inc 0.396814 1.535194 1.139169 0.892955 0.467409 1.350042 -0.646420 0.907346 -1.161188 -1.107973 0.231011 -0.755795 0.285842 1.588416 -0.760324 1.520741 1.281248 0.305313 1.013346 0.182901
wb_dma_ch_sel/input_ch6_csr 4.057821 1.171711 -0.004063 0.445456 -2.102991 -0.921057 -2.876760 0.757220 -0.287012 -2.054420 0.784162 0.293892 2.940734 2.160504 0.817120 -0.475495 -0.748696 -1.795464 -3.162780 1.560330
wb_dma_de/input_mast0_err -0.419319 -0.829617 -0.331754 -1.084879 -0.608705 -1.434530 1.174524 1.586172 -0.864862 1.259280 -0.489337 -1.555360 -3.696204 -3.733629 -1.449908 1.011288 1.233865 0.026746 -0.720795 -3.684847
wb_dma_de/assign_68_de_txsz/expr_1 1.289382 3.381718 0.088649 -2.596653 -0.005620 -0.137101 0.843721 -0.617379 2.228618 0.977300 -1.067460 4.309560 -2.218654 0.426405 1.664530 2.363557 2.984836 -3.949625 -1.251669 0.824801
wb_dma/wire_ch2_csr 3.721721 2.141027 -1.321636 -0.073155 -1.321753 -0.235337 -2.888424 1.545323 0.454649 -0.678844 1.978913 -1.562456 1.213875 2.645421 1.834426 -0.932762 -0.579598 -2.769244 -2.849609 2.206799
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -0.229504 -0.393129 -0.270979 -0.600290 -0.833256 1.058763 1.346314 0.753761 -2.594793 0.687115 -0.058938 1.332486 -2.450135 -2.011318 0.384814 -1.479782 -0.565703 2.634291 -0.631296 -0.975154
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -0.159529 -0.830602 -0.037292 -0.219439 0.628012 0.048655 1.953442 -0.393073 1.204772 1.528256 0.505859 2.097149 -0.598253 -1.839116 0.911890 1.070255 0.728777 0.559503 0.212304 -2.293132
wb_dma_rf/input_ndnr 3.200430 0.599775 -0.599858 -0.802507 0.039579 -1.847564 2.669565 1.052783 1.093444 1.118981 0.563222 4.668873 0.414322 -2.970824 0.005094 2.148214 4.126580 1.324414 -0.467089 -1.650277
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -0.106778 -0.802777 -0.039380 -0.214708 0.595835 0.008138 1.811699 -0.386311 1.161961 1.450245 0.461431 2.023996 -0.513791 -1.749408 0.830620 1.067851 0.703884 0.513390 0.209675 -2.210672
wb_dma_de/always_19/stmt_1 -1.491015 -2.101410 -1.303508 -1.217929 -2.500474 -0.031950 1.057649 -0.699155 1.918973 -4.354272 1.800142 -1.776063 0.852001 -2.947039 -0.895547 -0.262710 -0.562731 -1.605476 0.754452 -1.211963
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -0.430454 2.380655 -0.471673 -0.506827 0.950640 -0.884190 -0.861058 0.481721 -0.773740 1.834917 -0.783648 -0.660884 -2.209981 2.318670 0.031082 -1.131706 -1.232287 -1.780071 -1.067299 1.355601
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 0.391686 1.315912 -4.520462 -1.875862 -0.466245 -2.746982 -1.278573 3.989443 -1.901006 5.338755 -2.156070 -3.100773 -1.763340 0.135701 -1.407698 -3.934792 1.544510 1.313558 0.692631 1.611838
wb_dma_ch_sel/assign_139_req_p0/expr_1 -0.087847 1.882373 0.900001 0.343517 1.179522 -1.439718 0.019714 1.405469 0.437350 1.221721 0.069159 -0.835746 -2.189084 0.733809 -1.049955 2.415160 0.977230 -2.825047 -0.482729 -3.192598
wb_dma_de/assign_78_mast0_go/expr_1 -0.172763 -0.493559 0.155697 -0.891616 -1.064721 2.242440 -1.028354 -0.351501 -2.615848 -0.935403 -1.960611 -0.046810 -0.840418 -0.049612 0.410448 -0.959815 -0.313647 1.211709 0.234818 1.561552
wb_dma/assign_6_pt1_sel_i 2.378987 1.828307 -2.855650 -3.692138 2.508362 0.099532 2.120152 -0.791765 2.078719 -0.262336 2.719638 -1.267879 0.711439 -2.221618 0.037943 -0.393395 2.994271 2.608422 -1.365275 5.853497
wb_dma/wire_mast1_adr -1.575888 -2.081899 -1.340092 -1.222305 -2.612187 -0.058834 1.118807 -0.594529 1.968871 -4.306784 1.800785 -1.855642 0.754138 -3.002100 -0.974180 -0.213161 -0.466913 -1.645239 0.819627 -1.312391
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.184484 -0.479269 0.159429 -0.851334 -0.996036 2.215941 -1.027106 -0.369088 -2.561139 -0.950053 -1.890791 -0.041434 -0.782443 0.059519 0.447039 -0.984120 -0.372149 1.201742 0.206589 1.579133
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -0.427330 -0.871262 -0.376175 -1.088389 -0.490636 -1.449493 1.215169 1.545487 -0.738528 1.308875 -0.489623 -1.556994 -3.584169 -3.725207 -1.460443 1.068464 1.305821 0.040412 -0.630617 -3.648871
wb_dma_rf/input_dma_busy -0.556709 0.186924 0.797182 -0.942608 0.002133 -0.520743 -1.018436 -2.527806 -2.309178 -4.373939 -3.346200 1.488157 -1.231734 2.995670 -0.406128 -1.539616 -2.859306 -4.402054 -1.994843 1.088450
wb_dma_de/reg_adr1_cnt 1.181266 -0.278800 -1.552617 -0.264380 -1.984901 2.154044 -0.335671 1.356522 -0.541041 -2.204509 0.472929 0.876393 2.366261 -0.458607 -0.524880 2.241994 3.783451 0.228742 4.683491 0.291356
wb_dma_ch_sel/always_42/case_1/stmt_4 1.866580 0.375314 -0.858581 -0.624962 2.332015 -1.193427 3.113952 -0.006987 1.133806 -0.652717 3.154030 2.416782 -0.044957 -1.608770 1.486265 -2.903594 -1.424458 1.726445 -3.867784 -0.670987
wb_dma_ch_sel/always_42/case_1/stmt_2 0.909787 1.284709 -0.455656 -1.119698 -0.700734 1.364105 2.468106 -0.051572 -0.996832 -0.122822 1.932285 2.104647 -1.655080 -1.825036 1.258710 -1.266425 -0.136953 3.131477 -2.059431 1.661888
wb_dma_ch_sel/always_42/case_1/stmt_3 1.105566 1.795001 -0.631097 -0.321299 0.313464 -0.721623 3.578239 0.346268 1.374198 0.836413 3.877633 2.238451 -0.972702 -1.851228 0.891611 -0.537042 0.151555 2.116202 -2.297171 0.181000
wb_dma_ch_sel/always_42/case_1/stmt_1 2.091750 0.205067 -1.333341 -2.660340 2.621022 -2.159951 -3.202444 -0.821367 2.010404 1.054662 1.079728 -1.850300 1.648295 0.384590 0.586408 -1.220000 -1.286004 -2.926494 -2.751722 3.255676
wb_dma_ch_rf/always_4/if_1/block_1/if_1 3.271414 0.903651 1.542213 1.925895 -0.485179 -0.640287 -3.110602 -0.063079 -1.476959 -2.368786 0.751831 3.535176 4.370315 2.751287 1.441511 -2.679589 -3.383845 0.044911 -3.996217 1.501204
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 0.068789 2.748867 -2.276869 -1.523443 3.682357 -1.759976 -1.258914 1.538251 0.322189 1.467349 1.626529 -7.052811 -2.222497 1.095095 -3.939021 4.718558 3.375535 -3.533029 3.336908 2.059543
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.176384 -0.487390 0.149422 -0.896156 -0.981466 2.142762 -1.003465 -0.316325 -2.486803 -0.894865 -1.869235 -0.032527 -0.809682 -0.036764 0.419336 -0.921852 -0.325451 1.182215 0.220935 1.464937
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.306673 0.934404 -5.789230 -3.438141 0.303673 -2.717275 -1.186483 3.214104 -1.654271 4.288614 -1.704780 -3.878644 -1.303602 -1.061642 -1.925270 -2.814194 2.752318 1.188059 1.391390 3.471450
wb_dma_ch_sel/always_3/stmt_1/expr_1 3.261354 0.585724 -0.600703 -0.770687 -0.058705 -1.923520 2.507836 1.041505 0.994861 0.940846 0.492738 4.499005 0.502806 -2.870914 -0.094353 2.126895 4.046039 1.200170 -0.591977 -1.546637
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.173009 -0.378632 1.332222 1.636959 -1.007861 -1.363731 1.158455 0.818469 -1.018119 0.403292 2.399918 1.792279 -0.207607 -1.798394 -0.907965 0.270640 -1.480960 1.885958 -1.229167 -3.050333
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 2.598643 -0.470921 -1.754212 -3.343838 0.906101 -1.659401 -0.880419 0.193816 1.123944 -0.252932 -1.948967 -1.183493 -0.064406 -3.009034 -1.415450 3.546065 4.850487 -2.117561 0.689472 0.445674
wb_dma/wire_txsz 1.891318 2.591860 0.080571 -1.794497 -1.950071 1.112071 0.253086 0.379194 -2.420653 -0.296720 -2.507158 6.089933 -1.923380 0.649206 1.026747 0.254100 2.355035 -0.732229 -0.152857 1.699553
wb_dma_de/always_14/stmt_1 -0.404012 -0.784148 -0.366215 -1.127543 -0.514897 -1.486142 1.248043 1.579839 -0.755566 1.256815 -0.439220 -1.577445 -3.693363 -3.687001 -1.456348 1.111652 1.332532 -0.027165 -0.724050 -3.661990
wb_dma_wb_slv/reg_rf_ack -1.928140 2.468883 0.772119 0.094343 2.926562 -0.313545 0.331095 1.621397 0.255435 1.175053 0.695504 -5.722059 -3.361528 0.539407 -3.148380 3.874599 2.775228 -1.405828 2.021560 -1.036812
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -0.801633 4.260978 -0.228389 -1.132389 -3.871604 1.965397 0.522541 2.308979 -0.263650 -1.353788 1.488174 0.497063 -3.774420 0.904273 0.438649 0.687186 1.687581 -3.139216 0.288324 -0.247029
wb_dma/wire_de_csr_we 3.644814 0.970152 -2.129390 -3.351889 4.033758 -2.560375 2.966642 1.263929 2.267768 1.231365 1.374024 1.170251 -0.649952 -3.656266 0.551570 -1.937883 2.945521 1.732392 -4.476465 -0.604552
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.462043 0.746765 -0.473859 -1.482010 1.325773 -1.259542 -0.899872 1.040104 0.643721 -1.800041 0.102621 -4.222054 -0.303420 -1.479953 -3.052869 4.526778 4.205570 -2.210735 1.237509 -0.186386
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.070239 1.491089 4.525879 1.073856 4.268250 1.499606 -0.471415 -0.940933 -1.774466 -4.219387 -0.710621 -2.152098 -2.298542 2.536737 -1.906162 2.531007 -0.120042 -2.007719 -0.549100 0.288108
wb_dma/wire_ch1_txsz 0.896118 1.956202 -0.483890 -1.029910 -1.279511 1.516865 0.837117 0.352449 -2.294020 -1.355481 1.453735 0.221491 -1.442744 -0.321095 0.432260 -2.386117 -0.791269 2.864351 -2.151526 3.626530
wb_dma_rf/inst_u9 -0.330455 -0.822738 -0.348252 -1.174914 -0.574930 -1.454005 1.141327 1.584738 -0.869453 1.177303 -0.551662 -1.505376 -3.616718 -3.687165 -1.415299 1.002405 1.285152 -0.022003 -0.755862 -3.569874
wb_dma_rf/inst_u8 -0.376858 -0.864599 -0.339044 -1.155396 -0.559730 -1.403931 1.174064 1.620728 -0.963631 1.153978 -0.546519 -1.516685 -3.727876 -3.789213 -1.482315 0.951077 1.274383 0.122596 -0.702727 -3.657473
wb_dma_rf/inst_u7 4.105831 1.082695 0.087970 0.728454 -1.999174 -1.121699 -3.010298 0.950843 -0.243232 -1.971797 0.804510 0.257038 3.027212 2.208573 0.743862 -0.428662 -0.910217 -1.861974 -3.123287 1.234819
wb_dma_rf/inst_u6 4.218593 1.086779 0.083640 0.730645 -1.884042 -1.121444 -2.996081 0.831714 -0.341262 -2.016550 0.791236 0.326735 3.171305 2.256533 0.718708 -0.330198 -0.806101 -1.790939 -3.110455 1.357152
wb_dma_rf/inst_u5 3.951515 0.920447 0.144388 0.780802 -2.071467 -1.066997 -2.985185 0.809308 -0.533298 -2.224901 0.829514 0.272023 3.016719 2.248679 0.598067 -0.537929 -1.129283 -1.780639 -3.064729 1.247252
wb_dma_rf/inst_u4 4.027008 0.922663 0.016375 0.712381 -1.929042 -1.192270 -3.012434 0.912675 -0.403800 -1.997101 0.817892 0.265072 3.130702 2.166631 0.595299 -0.512561 -0.932719 -1.729842 -2.880723 1.257003
wb_dma_rf/inst_u3 4.287035 1.049260 0.043534 0.691787 -2.293698 -1.020451 -2.943483 0.906318 -0.333929 -2.258615 0.820064 0.474669 3.186980 2.237161 0.847333 -0.608837 -0.847199 -1.825669 -3.240721 1.293657
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.085736 -0.347033 -0.141465 -0.650192 0.300394 -2.520531 -0.193198 0.907139 1.626376 0.558289 -0.556419 -2.847656 -1.265151 -1.759835 -1.846380 2.473493 1.953624 -2.615001 -0.123178 -2.573626
wb_dma_rf/inst_u1 4.100435 1.250337 -0.003625 0.784404 -2.030286 -1.041080 -2.825577 0.876665 -0.255588 -1.905202 0.968902 0.143265 3.129692 2.382254 0.738300 -0.685420 -0.894229 -1.524840 -3.241282 1.574205
wb_dma_rf/inst_u0 3.319398 1.394316 0.854740 0.288327 -1.339486 -1.428781 -3.287233 0.013052 -2.237099 -4.843985 -1.255126 1.139763 2.467873 3.100220 -0.670242 -1.219483 -1.591219 -2.469812 -2.379546 2.751054
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 2.832139 -0.279374 -3.319818 -4.202557 -1.047358 -0.952589 -1.853018 1.569094 0.229406 0.232483 -3.537133 -0.006559 1.672264 -1.872723 -0.472120 -1.062010 4.564587 -0.292977 0.660903 2.390224
wb_dma_inc30r/assign_2_out 0.498391 -2.826308 -2.700218 -2.000410 -3.278055 1.424873 -1.742174 0.021709 0.967580 -1.067885 -2.180132 1.719309 2.408540 -1.358826 1.271160 -0.002386 2.586363 -2.015943 4.356409 0.832979
wb_dma/wire_mast1_din 1.601740 2.344046 -1.365017 -1.965245 1.622927 0.312677 2.073714 -0.214546 1.749633 0.425044 2.426218 -0.027076 0.444867 -0.681530 0.823689 -1.536211 1.548939 2.692749 -2.265881 4.135981
wb_dma_ch_sel/assign_2_pri0 1.488297 -0.769044 -0.335837 -1.923727 0.882877 -1.604018 1.121825 0.500994 2.148197 2.376166 -1.760854 1.947922 -1.254590 -3.488795 0.104457 3.692568 4.302609 -1.566283 0.077027 -3.839279
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.303507 0.704856 -0.467884 -1.428807 1.301284 -1.124691 -0.869551 1.035152 0.654494 -1.593641 0.066519 -4.235185 -0.383259 -1.447358 -2.995639 4.610476 4.289677 -2.150376 1.471986 -0.239608
wb_dma_rf/input_de_adr0_we -1.733131 -0.336750 0.159693 1.023078 0.102433 -0.898726 0.668658 0.052515 0.710395 -0.150350 1.714816 -2.759375 -0.677721 -0.130077 -1.081074 -0.089180 -1.539142 -0.468993 0.029546 -0.980632
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.210486 -0.243429 1.303736 1.519548 -0.979290 -1.353946 0.997246 0.811075 -1.004254 0.369165 2.233163 1.626845 -0.257648 -1.620576 -0.873304 0.283835 -1.432402 1.672067 -1.255440 -2.813454
wb_dma_wb_mast/always_1/if_1/stmt_1 3.185606 1.931823 1.671534 -0.339947 1.547307 -0.403687 -2.305518 0.487697 0.139356 -3.886804 0.342727 -0.076537 2.984160 2.353712 -0.296716 -3.165843 -1.288319 -1.034380 -4.430603 1.638042
wb_dma_ch_sel/always_48/case_1/cond -0.131692 -0.408528 -0.249620 -0.601128 -0.891295 1.008778 1.348570 0.716884 -2.463521 0.620481 -0.033351 1.346278 -2.394098 -1.988142 0.402328 -1.356199 -0.530099 2.512504 -0.663732 -1.054760
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.424873 0.556844 -0.487635 -1.472221 1.194541 -1.227781 -0.868975 1.062867 0.733239 -1.677667 0.048088 -4.105774 -0.286586 -1.627519 -3.020738 4.656358 4.300711 -2.279107 1.401668 -0.442075
wb_dma_rf/input_wb_rf_we 0.770737 3.292974 0.464836 0.908174 -3.363857 -1.203526 -2.347121 2.416685 -1.058386 -5.329570 -1.904542 -0.546261 3.268932 3.222029 -1.680647 -3.323626 1.752185 -0.427984 -2.560174 0.670007
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.278524 -0.423244 -0.259432 -0.609098 -0.739144 1.066003 1.389907 0.690853 -2.392567 0.770077 -0.061889 1.352901 -2.456210 -2.040757 0.434575 -1.250761 -0.478586 2.493526 -0.552312 -1.100160
wb_dma/assign_7_pt0_sel_i 3.952281 0.970331 0.935955 -1.304631 -2.742606 1.855641 -3.803681 -0.329086 -2.419870 -3.703734 -1.226057 1.248737 1.759262 0.327601 0.727881 -0.138617 -2.052551 0.042308 -2.696216 2.091825
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.609247 -1.810269 0.275529 0.834971 0.083824 0.375073 1.708265 -0.488333 0.005412 0.907719 -0.601315 4.596753 1.547213 -1.216667 0.744614 1.318618 1.321963 1.691414 1.959960 -2.308653
wb_dma_wb_mast/wire_mast_pt_out 1.542654 0.597709 2.538002 0.451865 0.807976 0.922635 -0.031528 -0.984624 -1.311782 -4.044578 0.652455 1.779906 0.284012 1.450948 0.168828 -0.197927 -0.310999 -0.659455 -2.688055 1.304946
assert_wb_dma_ch_arb/input_state 1.684922 -0.004365 -0.317196 -1.696320 0.153872 -1.621308 -0.833054 0.861620 0.938343 0.778660 -2.278662 -0.014406 -0.605181 -1.706858 -0.768595 2.540182 3.582255 -2.117667 -0.203578 -1.650548
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -0.153607 -0.838458 -0.022981 -0.237752 0.613869 0.002851 1.870693 -0.392814 1.165388 1.519199 0.512459 2.039605 -0.527887 -1.790586 0.882192 1.073567 0.735131 0.542526 0.209093 -2.230885
wb_dma_de/always_8/stmt_1/expr_1 0.927214 0.371595 -0.325639 -2.475779 -0.299480 0.194508 -0.924041 0.326080 -1.753312 1.829696 -3.744444 2.183265 -2.953403 -0.854914 1.025624 0.187867 1.079802 -1.439357 -1.216709 -0.906072
wb_dma/wire_ch0_csr 1.887896 0.494988 -2.620874 -3.694315 -0.019155 0.026626 -2.478806 0.979361 -0.276013 -2.064772 1.248458 -1.385608 -0.176970 0.824403 0.622449 -3.154142 -0.303969 -4.539656 -2.354383 0.825227
wb_dma_de/assign_69_de_adr0/expr_1 -0.050730 -1.992914 0.275000 1.038990 -3.086596 -4.767474 -3.696372 0.575712 0.041190 -0.931379 -0.926142 -3.886190 2.159116 0.424609 -2.943822 -1.789649 -2.814762 -2.571007 -2.129295 -0.573965
wb_dma_wb_slv/wire_pt_sel 6.076458 1.147623 1.373439 -2.183740 -1.038115 0.089174 -3.995114 -2.965871 -2.316911 -8.886585 -1.915687 1.044795 4.027162 0.777292 -0.351910 0.694525 -1.263880 -0.688881 -4.155184 7.914755
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.094353 -1.416274 -0.368652 -1.588055 2.025358 -1.006877 -0.510424 -0.090015 -1.129978 0.329215 -2.452377 -0.242485 -2.594117 -0.695871 0.702870 -2.267459 -2.163538 -2.086541 -2.655553 -2.780626
wb_dma_ch_sel/wire_de_start -0.761807 4.078085 -0.174653 -1.155417 -3.635871 2.070966 0.341621 2.225991 -0.407389 -1.179589 1.148899 0.487082 -3.636677 0.864586 0.410396 0.918468 1.889023 -3.001339 0.534923 -0.182848
wb_dma_wb_mast/assign_3_mast_drdy 3.089532 2.947979 0.941241 1.588444 -1.107408 -1.940630 3.178913 0.658284 1.142823 0.478062 2.268860 0.042745 -1.935293 -1.346530 0.338529 3.316252 1.430958 1.601794 -4.462646 -0.476780
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 2.181486 2.372015 -0.564320 -2.229454 0.758480 -1.438882 1.085482 -0.234606 2.175537 1.889844 -0.100567 3.296890 -1.395844 -0.672488 1.650025 1.085228 1.757854 -2.129978 -2.815549 0.166320
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.059903 -0.338861 -0.116242 -0.527594 0.211759 -2.657498 -0.167235 0.961822 1.640753 0.506792 -0.412740 -2.865331 -1.232929 -1.726513 -1.879234 2.379293 1.854133 -2.592024 -0.211603 -2.676777
wb_dma_de/always_5/stmt_1 1.127703 0.772406 -0.436353 -1.701023 0.743409 -1.939602 -0.063933 0.503401 0.976430 2.760577 -2.100482 2.438719 -2.082125 -0.789164 0.743945 1.294578 1.521870 -2.981133 -1.404674 -2.519392
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.176304 -0.519151 0.120108 -0.940089 -1.087289 2.255596 -1.019436 -0.321223 -2.674176 -0.944359 -1.942598 -0.048676 -0.897232 -0.083137 0.428200 -0.945421 -0.359480 1.291056 0.221188 1.535178
wb_dma_de/input_mast1_err -0.379597 -0.806170 -0.340275 -1.160318 -0.548115 -1.439362 1.207084 1.600915 -0.875558 1.149302 -0.503635 -1.560534 -3.709230 -3.699189 -1.470526 1.047521 1.277599 0.004004 -0.714013 -3.625345
wb_dma_de/reg_mast0_adr 3.143220 3.875505 2.300293 4.015899 -0.193912 -0.348015 0.940223 1.024178 -0.051199 -0.426022 1.319464 -0.018070 0.591121 3.118520 0.123403 4.172873 1.415251 1.036858 -2.022857 -0.094432
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.701257 1.326957 -0.401681 0.727886 0.392152 -1.562428 4.046891 0.347531 1.991328 0.564464 5.383611 -0.565585 -1.641859 -1.897574 -0.247543 -0.562119 -1.388087 1.555864 -2.153913 -0.760853
wb_dma_ch_rf/assign_15_ch_am0_we 0.161433 -0.521017 -1.240487 -0.932458 0.277093 -1.031209 0.154696 -0.929139 1.650734 2.834235 -1.107710 -2.607924 0.365616 0.111296 0.619797 -0.381436 0.633234 0.512704 -1.800083 1.346437
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -0.109611 0.084535 -0.448488 0.263055 0.215367 -1.154388 2.478693 1.097086 0.095883 1.713384 1.901837 1.378999 -1.744480 -2.055504 -0.019393 -0.405247 -0.171143 1.386154 -0.858256 -2.671886
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -0.167637 -0.837466 -0.038457 -0.240878 0.644922 0.038861 1.907715 -0.412817 1.222471 1.548256 0.485601 2.112512 -0.535906 -1.835393 0.894676 1.133006 0.711069 0.531816 0.211975 -2.298057
wb_dma_rf/inst_u2 3.961293 1.771239 0.250107 1.310483 -2.422814 -1.095626 -3.647263 1.613199 -0.249431 -2.448148 0.907375 0.172831 4.558071 2.769204 0.724723 -1.439634 -0.286546 -1.056382 -4.058210 1.025042
wb_dma_ch_rf/wire_ch_adr1_dewe 0.393647 1.553704 1.106494 0.845371 0.433240 1.380406 -0.596544 0.873166 -1.136693 -1.095542 0.255139 -0.730343 0.295943 1.539037 -0.779051 1.567883 1.301081 0.315564 1.045178 0.181234
wb_dma_ch_rf/always_17/if_1 1.711389 2.460939 0.102268 -1.740300 -1.882480 1.155352 0.330816 0.430347 -2.543271 -0.263478 -2.435303 5.891065 -1.975483 0.522573 0.879966 0.150948 2.215879 -0.562718 -0.054515 1.606997
wb_dma_de/assign_71_de_csr 1.859309 0.341477 -0.863995 -0.591396 2.357897 -1.157609 3.201939 0.041718 1.091252 -0.542808 3.133351 2.499670 -0.101662 -1.690788 1.531475 -2.882089 -1.392791 1.781153 -3.871462 -0.819351
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.181537 -0.506130 0.125718 -0.905789 -1.040096 2.200072 -0.994317 -0.307398 -2.600982 -0.859131 -1.906632 -0.016244 -0.863188 -0.085904 0.412429 -0.905246 -0.337947 1.217301 0.225209 1.497551
wb_dma_ch_sel/always_42/case_1 2.893766 -1.229784 -2.030173 -3.591031 3.296407 -1.336513 -3.951219 -0.588005 -0.235435 -0.239802 -0.563604 -2.192469 1.195491 -0.054649 0.956741 -3.270357 -2.073813 -2.253728 -3.464776 2.993989
wb_dma_ch_sel/always_1/stmt_1/expr_1 -0.456995 1.587482 -0.384890 0.351734 1.129922 -1.851792 3.769451 0.899506 0.865084 -1.577960 4.786075 0.516102 -2.237582 -0.890303 -0.249167 -3.116057 -2.430537 0.085396 -3.184447 -1.495396
wb_dma_ch_sel/always_6/stmt_1 -1.336480 3.088315 -0.135124 0.637112 -0.943776 -1.300007 4.146684 1.241476 1.003657 -0.175090 5.384427 0.240308 -3.350543 -1.045049 -0.881872 -0.723747 -0.829457 0.355362 -1.559435 -0.536723
wb_dma_ch_rf/reg_ch_chk_sz_r 0.875401 0.444340 -0.254966 -2.447131 -0.228224 0.224611 -1.071918 0.288955 -1.738391 1.703356 -3.752588 2.003900 -2.919760 -0.648376 0.929331 0.212496 1.058148 -1.558966 -1.166830 -0.687509
wb_dma_ch_sel/always_3/stmt_1 3.201178 0.509852 -0.556939 -0.745507 -0.075643 -1.846156 2.479704 1.039138 0.996251 0.906039 0.524198 4.497808 0.518668 -2.867892 -0.072105 2.066406 3.973457 1.291889 -0.539981 -1.541345
wb_dma/wire_pointer2_s 0.794730 1.134123 0.852634 1.238965 -1.053632 0.011417 -1.386044 0.741906 -0.413959 -1.910171 0.436700 0.591067 2.625401 1.438622 0.084905 -1.240511 -0.020601 0.591586 -1.900659 -0.005689
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.201408 -0.412120 -0.255342 -0.629542 -0.874638 1.058319 1.313689 0.709144 -2.637252 0.620872 -0.085507 1.335347 -2.449270 -1.978620 0.351549 -1.469212 -0.614582 2.595356 -0.642566 -0.932116
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 1.792194 -1.443240 2.707448 0.695775 1.480480 0.700608 -0.026417 -3.456147 -1.659363 -4.954203 -0.449522 1.862319 0.979038 1.790323 0.310224 0.588253 -1.910478 -1.066758 -2.134326 3.146621
wb_dma_ch_rf/input_de_txsz 2.047464 1.648462 -0.217708 -2.641869 1.213716 -0.372592 0.565782 -1.593602 3.233512 1.689519 -1.361791 3.749803 -0.362780 -0.339072 2.392924 2.587391 2.601558 -2.923954 -1.752891 0.641763
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.195549 -0.323021 1.291359 1.532289 -0.980866 -1.346554 1.020021 0.776648 -0.976550 0.396703 2.266493 1.639703 -0.199688 -1.622993 -0.870981 0.252657 -1.465069 1.715531 -1.205768 -2.847168
wb_dma_wb_if/input_pt_sel_i 5.033805 1.959195 -0.054837 -2.741964 -1.741900 1.276094 -3.499897 -0.720743 -1.289434 -3.916742 0.128123 0.807217 2.533217 -0.337291 0.425442 -0.701520 -1.672055 0.577918 -3.895197 4.452497
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.131073 -0.335323 -0.168200 -0.629295 0.367626 -2.526955 -0.151062 0.893230 1.734963 0.652852 -0.515475 -2.936262 -1.409900 -1.802999 -1.883156 2.536850 2.009346 -2.555843 -0.125656 -2.592846
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -0.150414 0.022599 -0.449396 0.239270 0.277011 -1.108083 2.546899 1.030759 0.159447 1.823642 1.869082 1.436264 -1.767613 -2.162149 0.024527 -0.325087 -0.101448 1.378852 -0.760056 -2.720224
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 3.589184 4.025636 0.800830 2.877374 -0.405202 -1.961011 4.498657 0.438078 2.021367 1.122020 4.532282 2.853148 -0.444497 0.161139 1.642318 2.071448 0.247105 2.696786 -4.842007 0.187563
wb_dma/wire_mast0_go -0.188499 -0.482241 0.150671 -0.895601 -1.037431 2.227559 -1.072954 -0.367532 -2.618036 -0.939499 -1.961476 -0.032534 -0.800332 -0.001850 0.427133 -0.953618 -0.342109 1.204307 0.213471 1.584617
wb_dma_ch_rf/always_1/stmt_1 -2.158476 0.471601 0.495001 0.812472 0.469117 -0.179003 -1.015265 -1.346785 0.666201 0.100327 0.134742 -1.734761 -0.477212 2.857299 0.339542 -0.977219 -3.429950 -2.671774 -0.441620 0.792757
wb_dma_ch_rf/always_10/if_1 -0.318911 -0.755461 -0.362607 -1.189604 -0.516246 -1.483674 1.217176 1.588655 -0.762808 1.239893 -0.529427 -1.371851 -3.706672 -3.769683 -1.407329 1.087002 1.422203 -0.061553 -0.770933 -3.670645
wb_dma_ch_sel/assign_165_req_p1 -0.161134 -0.502667 0.156189 -0.897329 -1.060314 2.236932 -1.019949 -0.356243 -2.640808 -0.928721 -1.927773 -0.032973 -0.859541 -0.007143 0.440457 -0.971119 -0.334521 1.242195 0.199986 1.568512
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.000585 0.301183 -0.291974 -2.460819 -0.415877 0.258194 -1.050095 0.269822 -1.712723 1.728061 -3.818817 2.333932 -2.820690 -0.819856 1.075588 0.280821 1.099523 -1.571129 -1.174302 -0.950464
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.939483 0.788599 -0.200751 -0.760293 0.706964 0.449462 2.957619 -1.137984 2.479984 0.640882 2.378814 2.954064 0.149488 -1.644553 1.748995 1.033041 1.055989 1.206419 -1.191493 0.433124
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -1.484834 3.032587 -0.083649 0.840110 -0.978654 -1.396361 4.188392 1.332268 1.026124 -0.182104 5.594521 0.046280 -3.307328 -1.001524 -0.996692 -0.767568 -1.010835 0.389178 -1.553196 -0.692636
wb_dma_de/always_23/block_1/case_1/block_8/if_1 1.046287 1.712435 -0.585976 -0.329778 0.255167 -0.694030 3.505152 0.263745 1.414492 0.725863 3.783842 2.289114 -0.968468 -1.877342 0.893124 -0.514074 0.160636 2.018962 -2.324746 0.130484
wb_dma_ch_sel/always_2/stmt_1 1.435985 -0.732072 -0.359777 -1.970794 0.819740 -1.629205 1.156449 0.568080 2.093541 2.375564 -1.730339 1.897501 -1.383548 -3.524992 0.092848 3.680318 4.343981 -1.587494 0.043922 -3.932190
wb_dma_ch_sel/assign_115_valid -0.536828 0.463926 -0.206768 -0.483856 0.675067 -2.891261 0.569823 0.612520 1.565736 2.281664 -0.098018 -0.344122 -2.624947 -0.777851 -0.405958 0.893859 -0.364013 -3.313846 -1.594366 -3.441017
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.240148 -2.542102 -2.090535 -4.394462 -0.413127 -0.766793 -1.471546 -0.578534 1.447044 0.541501 -6.601057 2.824412 1.360616 -1.305984 3.024060 -5.940518 0.430280 -1.081276 -3.111315 0.191411
wb_dma/wire_de_txsz 1.342223 3.572975 0.095183 -2.634727 -0.166085 -0.125213 0.819798 -0.511079 2.129277 0.894460 -1.057392 4.516783 -2.374901 0.524789 1.712386 2.246483 2.986688 -4.127666 -1.383624 0.858737
wb_dma_wb_slv/input_slv_pt_in 1.611741 0.562174 2.512745 0.477267 0.687966 0.894805 -0.132506 -1.002299 -1.168167 -3.990443 0.608384 1.877784 0.500941 1.498057 0.262644 -0.204415 -0.343271 -0.688389 -2.690206 1.286507
assert_wb_dma_ch_sel/input_ch0_csr -0.164517 -0.802478 -0.046109 -0.239256 0.650224 0.011915 1.926564 -0.401519 1.211303 1.568557 0.494774 2.039572 -0.602387 -1.833500 0.882434 1.144096 0.744164 0.505589 0.203763 -2.260373
wb_dma_de/always_23/block_1/case_1/block_7/if_1 2.857413 5.493205 1.043113 2.761937 -1.687550 -1.885262 4.468541 1.393637 0.934889 0.254822 4.486804 3.408472 -2.085747 0.844878 0.835713 1.644827 0.539359 1.446779 -4.270539 0.213738
wb_dma_ch_sel/assign_149_req_p0 -0.247972 1.786746 0.819338 0.273367 1.258191 -1.471460 0.130317 1.427640 0.555703 1.529451 0.048392 -1.052714 -2.385357 0.543886 -1.113755 2.566436 1.113757 -2.817601 -0.321369 -3.284074
wb_dma_de/wire_adr0_cnt_next 1.033157 -2.087347 -1.390861 0.064622 -6.637457 -1.317590 -2.808619 0.469819 1.292112 -1.484801 0.550218 -1.733161 3.676167 -0.112242 -0.148993 -1.044240 -0.406750 -2.148507 -0.901033 -0.185528
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 3.440021 1.295105 -2.161938 -0.386591 -0.839122 -2.778884 0.283050 1.773701 1.274244 -0.613243 -1.575609 -0.684252 1.216887 0.491928 -0.028600 -1.044385 2.420449 -0.668074 -2.027324 1.036520
wb_dma_ch_rf/always_23/if_1/block_1 1.097830 0.428031 1.314695 1.867495 0.001483 1.603370 -0.613948 0.859948 -2.189449 -1.452942 -0.702942 1.794064 2.191504 1.914266 -0.875709 1.685385 1.889382 1.489764 2.729115 -0.119379
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.191914 -0.346714 1.303667 1.579511 -1.009029 -1.363123 1.016632 0.828497 -0.975203 0.306129 2.350560 1.629063 -0.145601 -1.639573 -0.942157 0.243667 -1.460994 1.764710 -1.213079 -2.911071
wb_dma_rf/wire_ch0_txsz 0.383275 5.173465 1.639720 -0.674234 -1.437679 0.996987 0.462969 0.971249 -0.276938 0.486552 0.150086 5.416113 -2.394157 2.654665 0.573960 -0.523424 1.305496 -1.837926 -1.596196 0.874586
wb_dma_ch_sel/assign_134_req_p0/expr_1 1.484051 -0.064431 1.257221 0.941276 0.556915 -1.217831 -1.132188 0.361122 -1.320102 -1.031499 -0.025772 0.796948 1.441123 0.021480 -2.542993 4.225506 1.649318 -1.037186 1.819896 -1.731762
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -1.565991 0.107758 -0.160330 1.062919 0.965031 -2.192065 2.797899 1.709477 -0.480242 -0.730030 3.040242 -0.308353 -2.977523 -0.962115 -1.131153 -3.078177 -2.843371 -0.492642 -1.782654 -4.066465
wb_dma_de/always_6/if_1/if_1 1.735525 2.640184 0.081145 -1.815511 -1.871860 1.175364 0.526251 0.318243 -2.216259 -0.052398 -2.331937 6.174653 -2.076387 0.568803 1.205854 0.239629 2.301130 -0.724564 -0.219939 1.587302
wb_dma_ch_sel/assign_128_req_p0 2.530019 1.062871 -0.252323 -2.733856 2.136286 0.489018 -1.346894 -0.572877 0.872606 0.098170 -2.625103 1.285414 0.088415 -0.140756 0.119218 4.896019 4.602006 -3.240059 1.214545 0.305073
wb_dma_de/assign_77_read_hold/expr_1 -0.122088 -0.495507 0.123935 -0.890208 -1.060848 2.124763 -1.036946 -0.299921 -2.520945 -0.938749 -1.882733 -0.104189 -0.805974 -0.043545 0.407169 -0.883116 -0.323172 1.165144 0.230148 1.489125
wb_dma_de/wire_de_adr0 0.075712 -1.898358 0.382195 1.140972 -3.146417 -4.575874 -3.631344 0.648449 -0.191400 -1.240467 -0.643175 -3.667913 2.195832 0.424778 -2.939890 -1.698501 -2.875962 -2.518238 -2.023017 -0.684246
wb_dma_de/wire_de_adr1 0.750618 -1.090734 0.279403 1.088511 -0.517317 0.414275 -0.054913 -0.103224 -1.122135 -0.541694 -1.003342 2.622997 2.057391 0.403835 -0.066790 0.217525 0.616350 1.310324 1.789440 -0.168565
wb_dma_wb_mast/always_4 -0.102772 -0.516307 0.145175 -0.905204 -1.122239 2.202860 -1.145868 -0.344852 -2.660497 -1.057238 -1.996899 -0.060050 -0.763681 0.007013 0.402403 -0.967118 -0.339642 1.204152 0.224288 1.634840
wb_dma_wb_mast/always_1 3.309722 1.865331 1.588751 -0.375979 1.632158 -0.450011 -2.296053 0.535754 0.094055 -3.931589 0.380018 0.121594 3.012908 2.311188 -0.183401 -3.265665 -1.306000 -1.051136 -4.566646 1.470251
wb_dma_rf/wire_ch3_csr 3.725470 2.235703 -1.300618 0.125108 -1.307700 -0.380773 -2.832579 1.506592 0.505909 -0.593951 2.163203 -1.587441 1.301814 2.741215 1.790085 -0.972642 -0.757701 -2.577714 -2.938967 2.385713
wb_dma_ch_rf/reg_ptr_valid 1.468360 -2.362431 -0.399292 1.085234 1.746556 -1.199959 2.085984 0.662007 -1.324689 -0.252689 0.271260 4.245325 1.324751 -1.378575 0.498552 -2.531872 -1.127166 2.354823 -0.604772 -3.660338
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.220103 -0.372768 -0.261859 -0.580774 -0.789659 1.025697 1.299399 0.716287 -2.544924 0.653560 -0.058819 1.265504 -2.424035 -1.884919 0.347637 -1.406377 -0.575129 2.510014 -0.630627 -0.940921
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.329162 0.642830 -0.495225 -1.444686 1.337416 -1.313866 -0.878341 1.085008 0.752317 -1.566650 -0.010098 -4.357886 -0.426881 -1.557839 -3.114139 4.705352 4.345139 -2.295059 1.423926 -0.375448
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 1.262125 0.742010 -0.411797 -1.379640 1.389256 -1.197189 -0.770882 1.107684 0.696426 -1.520177 0.081229 -4.274225 -0.540242 -1.503112 -3.073430 4.682991 4.300359 -2.215440 1.460872 -0.421131
wb_dma_ch_sel/always_9/stmt_1 -0.126943 0.050930 -0.460205 0.263224 0.224732 -1.159805 2.553849 1.110751 0.056961 1.775733 1.950898 1.373207 -1.791573 -2.132697 -0.025950 -0.451445 -0.200506 1.471004 -0.838403 -2.684731
wb_dma_rf/assign_6_csr_we/expr_1 -1.609898 0.184553 0.931112 -1.194819 2.777196 -0.749474 -1.320156 1.122256 -2.254562 -0.832117 -3.582655 -0.600592 -3.652740 0.128935 -0.084319 -3.458146 -2.477023 -2.071785 -2.687885 -3.456999
wb_dma_ch_sel/assign_154_req_p0 -0.026493 1.825510 0.840540 0.265333 1.138733 -1.427402 -0.071980 1.416637 0.481187 1.342773 -0.135096 -0.905257 -2.182436 0.664656 -1.036231 2.520081 1.173776 -2.945179 -0.428496 -3.210096
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.120539 2.923171 -0.386565 -2.784731 3.320487 0.551587 1.538200 -1.730329 3.015421 3.303267 -0.491361 1.474966 -2.604177 0.458340 1.833436 2.664464 2.287738 -2.247498 -0.467818 2.050683
wb_dma/wire_ch5_csr 4.025318 1.057207 0.049914 0.647678 -1.972598 -1.008477 -2.879523 0.833779 -0.301987 -1.891750 0.806464 0.191048 2.867303 2.140457 0.741107 -0.294911 -0.802232 -1.736760 -3.026264 1.254322
wb_dma_ch_pri_enc/wire_pri10_out -0.236564 -0.442917 -0.248730 -0.637068 -0.826228 1.110968 1.378756 0.704379 -2.576477 0.723377 -0.041865 1.391708 -2.480313 -2.018063 0.454774 -1.396456 -0.546439 2.619163 -0.628950 -1.020064
wb_dma_ch_rf/assign_20_ch_done_we 0.319225 1.549602 -0.277299 -1.872182 -0.198512 -0.287922 0.703843 -0.441282 0.260515 0.628833 -0.099298 0.307416 -2.795099 -0.743511 0.828023 -0.015407 -0.287331 -1.268352 -2.658154 0.698365
wb_dma_wb_mast/input_wb_ack_i 4.914861 2.538147 4.136182 1.384105 1.071326 0.240730 -1.237533 -0.021797 -1.688811 -5.635269 -0.965077 1.421494 1.402843 3.243416 0.330028 -1.218490 0.111953 -0.380198 -6.715664 1.896585
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.844915 2.679727 0.071865 -1.805811 -1.853626 1.028602 0.404020 0.393070 -2.185574 -0.141910 -2.336241 5.962526 -2.011909 0.564908 1.031292 0.313612 2.339294 -0.769525 -0.308962 1.609717
wb_dma_rf/input_dma_rest 0.807843 -1.394253 -0.269696 -0.235942 1.962854 -0.495613 -0.139016 -0.281429 -0.240654 -1.359906 -0.365098 0.397359 0.904720 0.044674 0.681558 -2.542134 -1.708530 -0.050463 -1.679520 -0.968898
wb_dma_ch_sel/always_5/stmt_1 -1.156300 2.905165 -1.270005 -2.104013 -4.175625 0.790164 0.959377 1.388702 0.742785 -0.230795 0.997974 1.194112 -4.135677 -0.495893 1.156440 -0.601674 0.633919 -3.512068 -0.592523 -0.156485
wb_dma_ch_sel/always_40/case_1 1.471978 -2.081754 -0.419490 0.999500 1.743931 -1.285894 1.975886 0.768695 -1.291235 -0.250779 0.268298 4.018111 1.119901 -1.233553 0.439329 -2.613634 -1.098290 2.139660 -0.731421 -3.460502
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.728202 -1.044045 0.258978 1.094183 -0.496529 0.336927 -0.054015 -0.079507 -1.153189 -0.532466 -1.022637 2.655936 2.069221 0.476108 -0.088985 0.202582 0.561626 1.278526 1.772871 -0.195778
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.142196 -0.316908 -0.162284 -0.651712 0.405185 -2.523959 -0.187687 0.943040 1.692286 0.655977 -0.583080 -2.964291 -1.365036 -1.768891 -1.911609 2.557112 2.054268 -2.589854 -0.051677 -2.584951
wb_dma/wire_de_csr 1.803541 0.442294 -0.865562 -0.600938 2.224515 -1.260681 3.204886 0.115014 1.044406 -0.519973 3.216260 2.348731 -0.224563 -1.703286 1.364157 -2.878079 -1.456790 1.758640 -3.855979 -0.825109
wb_dma_de/always_23/block_1/case_1/block_1/if_1 3.471260 1.402809 -2.105698 -0.191710 -1.155257 -2.818195 0.137226 1.949817 1.094412 -0.875028 -1.453825 -0.767703 1.316277 0.673768 -0.148432 -1.054676 2.298651 -0.716606 -1.972133 1.018229
wb_dma_ch_sel/always_37/if_1/if_1 -0.063688 -2.346977 -1.686440 -1.927442 -3.050191 -2.589536 -1.649139 -1.089317 -1.930379 -4.228004 -2.410041 0.694941 -0.029948 -0.154577 -1.635606 -2.979838 -2.294407 -4.382521 -0.715129 0.661822
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.230218 -0.516123 0.172115 -0.905455 -1.080691 2.293791 -1.060584 -0.349384 -2.679883 -0.919306 -2.013569 0.004930 -0.894829 -0.021680 0.410993 -1.000987 -0.378560 1.260334 0.255450 1.566168
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -0.091179 0.050739 -0.445950 0.251506 0.246006 -1.200751 2.526210 1.101101 0.113793 1.732814 1.967855 1.380837 -1.754872 -2.096596 -0.054778 -0.435648 -0.143446 1.407421 -0.879039 -2.694321
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -1.286487 3.167815 -0.136099 0.710051 -1.066687 -1.323013 4.153670 1.306192 0.993306 -0.295600 5.534354 0.311780 -3.291655 -0.912097 -0.842950 -0.865105 -0.957776 0.313560 -1.714186 -0.476987
wb_dma_ch_rf/always_10/if_1/if_1 -0.460436 -0.743671 -0.389686 -1.284855 -0.410056 -1.332350 1.267567 1.572512 -0.834872 1.379717 -0.570423 -1.507924 -3.844250 -3.783993 -1.381610 1.155422 1.476013 0.064094 -0.622109 -3.577687
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -0.234851 -0.417013 -0.282393 -0.652341 -0.803628 1.013225 1.480232 0.788778 -2.478055 0.797776 0.033787 1.350085 -2.567502 -2.134420 0.390976 -1.353096 -0.504324 2.612241 -0.643284 -1.138854
wb_dma_ch_sel/input_ch3_adr0 0.350546 -1.559079 2.775722 0.864544 -2.016763 -0.137314 -1.070710 -1.338604 -1.314453 -4.609622 -0.765162 1.953161 2.458703 -0.520935 -1.038383 -0.233022 -2.134793 0.239267 -1.839507 -1.229912
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -0.445611 1.710776 -0.398482 0.447662 1.000098 -1.801769 3.755469 0.970991 0.796605 -1.567217 4.807580 0.509704 -2.295356 -0.782326 -0.266662 -3.091984 -2.415285 0.088881 -3.092659 -1.332491
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -0.151453 0.079112 -0.451442 0.261729 0.268287 -1.150283 2.547137 1.101994 0.051846 1.794130 1.936341 1.359664 -1.795016 -2.113731 -0.018366 -0.455893 -0.186112 1.467229 -0.810271 -2.732892
wb_dma_de/wire_de_txsz 1.283498 3.401828 0.133737 -2.518676 -0.075412 -0.149993 0.868385 -0.632055 2.259577 0.953979 -0.947194 4.393829 -2.158526 0.497748 1.739890 2.248677 2.863447 -3.943979 -1.313746 0.780729
wb_dma_rf/input_de_adr1 0.748553 -1.019995 0.231850 1.034693 -0.502491 0.258946 -0.024558 0.000625 -1.093089 -0.455277 -0.965806 2.617361 1.950094 0.372100 -0.095908 0.200335 0.614455 1.171862 1.689158 -0.286609
wb_dma_rf/input_de_adr0 -1.362121 -2.322914 2.060649 1.002705 -3.226777 -3.119879 -3.482703 -1.117985 0.339132 -1.904123 -2.651691 -2.643296 1.904935 0.967631 -1.490003 -2.502452 -4.016972 -2.584976 -3.168413 -0.537853
wb_dma_de/always_2/if_1 -0.730830 -2.009259 -0.759858 0.770482 -5.522872 -3.940668 -3.237535 1.621971 1.260224 -1.169951 0.051797 -3.560630 1.998520 -0.368301 -1.974304 -2.171622 -2.249863 -3.536819 -1.105044 -2.073329
wb_dma_ch_sel/assign_102_valid -0.635612 0.565874 -0.203353 -0.568323 0.864312 -2.814557 0.465877 0.574876 1.591921 2.471152 -0.265482 -0.564230 -2.683781 -0.624485 -0.440227 1.007734 -0.200881 -3.359327 -1.360654 -3.210514
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 2.926267 0.381278 -1.737121 0.410288 -3.723484 -3.977962 0.077520 0.883043 -0.325762 -4.711108 -1.057798 -1.970464 2.666841 -0.272684 -2.373102 0.059326 2.483185 -0.280959 -1.503643 1.932434
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.163899 -0.409462 1.319555 1.609025 -0.982962 -1.300748 1.088785 0.799358 -1.015258 0.390933 2.372469 1.747272 -0.230975 -1.747020 -0.864482 0.223147 -1.462814 1.863680 -1.213105 -2.968707
wb_dma_wb_mast/assign_4_mast_err -0.230203 -0.819430 -0.360384 -1.173874 -0.633471 -1.476312 1.108144 1.611558 -0.839024 1.157522 -0.611257 -1.399744 -3.572483 -3.710418 -1.393036 1.034939 1.385038 -0.026082 -0.770255 -3.560254
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -0.706146 1.371936 -0.437496 0.723886 0.352950 -1.615614 4.163268 0.355744 2.045800 0.587167 5.481989 -0.532684 -1.707848 -1.975713 -0.260023 -0.591354 -1.384101 1.592168 -2.191696 -0.856545
wb_dma_ch_rf/always_2/if_1 1.418521 -2.173738 -0.363632 1.047001 1.664239 -1.268874 1.874254 0.745158 -1.403439 -0.366252 0.268248 3.931901 1.182144 -1.165942 0.392869 -2.659855 -1.220768 2.217323 -0.683086 -3.391069
wb_dma/input_wb1_err_i -0.308858 -0.790915 -0.351750 -1.119040 -0.565816 -1.509929 1.104481 1.636176 -0.849509 1.163974 -0.543868 -1.549811 -3.577672 -3.675482 -1.451774 1.025100 1.319518 0.004647 -0.767544 -3.561787
wb_dma_ch_sel/assign_133_req_p0/expr_1 1.518728 -0.058982 1.221354 0.985254 0.520149 -1.368315 -1.177012 0.438125 -1.329960 -0.922565 -0.012901 0.773157 1.377135 -0.053104 -2.544807 4.210520 1.544710 -1.034167 1.758783 -1.836306
wb_dma_ch_sel/assign_136_req_p0/expr_1 -0.114814 1.960200 0.879287 0.388372 1.169004 -1.571321 -0.243342 1.380479 0.448100 1.125826 -0.014700 -1.073850 -2.144371 0.966444 -1.126949 2.336443 0.836497 -3.060230 -0.571530 -2.982306
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.058970 -0.397871 -0.130185 -0.559129 0.218387 -2.589414 -0.200276 0.919378 1.666135 0.533560 -0.534212 -2.854687 -1.215783 -1.757938 -1.837830 2.459454 1.918465 -2.633228 -0.152346 -2.686241
wb_dma_ch_sel/assign_121_valid -0.492945 0.633469 -0.217328 -0.592252 0.765615 -2.870467 0.436124 0.683618 1.503584 2.278187 -0.267010 -0.556330 -2.687051 -0.691055 -0.458491 0.996584 -0.138775 -3.346517 -1.497913 -3.193909
wb_dma_ch_sel/assign_4_pri1 -0.214159 -1.310519 0.154520 -1.060917 -0.513852 2.229442 0.650760 -0.713434 -1.523506 0.386371 -1.484530 1.961161 -1.228574 -1.650382 1.272965 0.098686 0.303066 1.701382 0.382571 -0.506051
wb_dma_de/always_2/if_1/cond -2.561280 -0.657164 -1.069898 0.868005 -2.586753 -0.197513 0.863746 1.062798 2.036422 -0.298677 2.681526 -2.633388 -0.627613 -0.829631 -0.200153 -0.519760 -1.132175 -1.618426 1.344980 -2.396127
wb_dma_ch_rf/reg_ch_csr_r 3.659739 -1.431865 -1.390039 0.375487 -2.742979 -3.086553 0.800123 -0.841950 -0.697574 -3.045768 -0.412710 -0.794923 1.573519 0.213250 -1.537855 0.081534 0.381768 -0.810186 -2.349053 1.787219
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.190954 -0.475885 -0.242246 -0.631070 -0.851523 1.013854 1.338423 0.746797 -2.483190 0.697525 -0.131145 1.302183 -2.431399 -2.002501 0.371178 -1.281609 -0.456896 2.481737 -0.555190 -1.054512
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.249331 0.574646 -0.521269 -1.479328 1.378921 -1.283002 -0.832413 1.072724 0.756703 -1.513185 0.028883 -4.445107 -0.464966 -1.599328 -3.181764 4.749201 4.336538 -2.257887 1.543882 -0.372057
wb_dma_wb_if/wire_slv_we 0.806292 3.085016 0.894885 1.163376 -3.337541 -0.908510 -2.021260 2.900161 -1.166244 -5.229800 -1.733804 -0.596523 3.267193 2.409230 -1.892410 -3.462349 2.423122 0.909407 -2.525596 0.293372
wb_dma_de/assign_70_de_adr1 0.767531 -1.041781 0.300235 1.096670 -0.501565 0.369287 -0.046156 -0.100646 -1.136404 -0.516526 -1.031294 2.671625 2.099537 0.523336 -0.086946 0.168861 0.587167 1.283219 1.771392 -0.147436
wb_dma_ch_sel/always_38/case_1/stmt_4 1.014155 1.682175 -0.576281 -0.319638 0.282588 -0.717096 3.523154 0.336221 1.369236 0.852776 3.732360 2.234094 -1.015728 -1.921378 0.857215 -0.454304 0.189722 2.058388 -2.233117 0.039264
wb_dma_ch_sel/reg_ch_sel_r -0.086828 -2.492775 -1.710127 -1.938042 -2.812781 -2.721394 -1.451370 -1.121412 -1.780274 -4.274800 -2.248971 0.613415 -0.108076 -0.275149 -1.669873 -2.904689 -2.341510 -4.540616 -0.860941 0.273422
wb_dma_ch_sel/always_38/case_1/stmt_1 -0.790513 4.681510 -0.267878 -0.298220 -2.940868 0.202186 1.183919 2.585163 1.845355 -0.470306 2.953861 0.717608 -2.964583 1.215412 0.161237 1.315804 1.842783 -4.287093 0.233498 -1.552548
wb_dma_ch_sel/always_38/case_1/stmt_3 0.946667 1.663066 -0.601657 -0.234852 0.259533 -0.789104 3.501042 0.393631 1.282632 0.865579 3.772884 2.146496 -1.090318 -1.875368 0.779637 -0.552621 0.080315 2.022819 -2.199146 -0.085597
wb_dma_ch_sel/always_38/case_1/stmt_2 0.981297 1.207892 -0.469263 -1.159638 -0.804010 1.360299 2.384902 0.008662 -1.223944 -0.144893 1.828246 2.214514 -1.702681 -1.840708 1.218028 -1.386553 -0.143108 3.182201 -2.072064 1.602452
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.174230 -0.502706 0.170149 -0.913151 -1.069732 2.171561 -1.076622 -0.322098 -2.596147 -0.977364 -1.935231 -0.095046 -0.820743 -0.002308 0.397254 -0.968280 -0.363487 1.217957 0.216130 1.553670
wb_dma_ch_pri_enc/wire_pri30_out -0.265912 -0.427135 -0.267601 -0.626964 -0.765386 1.064376 1.441730 0.718858 -2.538085 0.768830 -0.012648 1.278826 -2.535740 -2.068304 0.421160 -1.386700 -0.570943 2.654937 -0.604948 -1.065778
wb_dma_ch_sel/reg_ch_sel_d 3.534458 -1.830561 -1.308101 -0.678975 -1.917408 -1.080107 0.550508 2.170784 -1.789645 -5.640642 2.595483 0.384455 2.650402 -4.209504 -2.784623 1.039347 2.226987 1.325181 0.465988 -2.477302
wb_dma_ch_rf/assign_14_ch_adr0_we -0.017673 -2.082269 0.266961 1.174457 -3.222792 -4.804185 -3.669825 0.616411 0.097193 -1.257458 -0.692542 -3.937153 2.430471 0.350796 -2.979822 -1.796960 -2.876053 -2.535147 -1.975003 -0.657460
wb_dma_rf/wire_ch1_csr 3.721978 2.080697 -1.425118 -0.009320 -1.062203 -0.615546 -2.786714 1.452089 0.814003 -0.251478 2.082704 -1.971861 1.252532 2.595219 1.777550 -0.756893 -0.621715 -2.737929 -3.031120 2.250563
wb_dma_inc30r/always_1/stmt_1/expr_1 1.203611 -0.300934 -2.859055 2.099128 -4.672855 -0.792179 -0.182336 3.105124 -0.220691 -0.112521 3.669355 0.531700 2.666637 0.157284 -1.118854 0.334215 1.477524 -0.091880 4.015359 -1.041161
wb_dma_rf/wire_pause_req -0.832525 -1.944927 0.593004 -1.862507 2.087163 -1.049510 -0.168327 -1.897319 -3.244892 -3.832846 -4.160561 0.346409 -3.411357 0.056017 -0.570178 -2.745104 -3.516264 -3.461183 -3.238801 -2.241613
wb_dma_ch_sel/assign_95_valid 2.523199 4.050427 -2.258385 0.921821 -4.963167 -2.521391 -1.230537 2.755427 1.753876 1.817647 1.560385 -3.151978 -1.077482 2.042770 -0.054962 2.484889 2.361334 -3.419709 -0.774742 2.354141
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.640760 -1.864007 0.235890 0.830357 0.099793 0.374415 1.758951 -0.496463 0.049441 0.934847 -0.639746 4.692011 1.549743 -1.271245 0.754103 1.390013 1.424237 1.729300 2.021407 -2.394660
wb_dma_ch_rf/reg_ch_stop -0.219394 -0.752812 -0.381689 -1.295592 -0.544909 -1.384404 1.186029 1.613263 -0.888487 1.241069 -0.645630 -1.325810 -3.705288 -3.798753 -1.365289 1.094287 1.460219 0.061948 -0.766250 -3.586168
wb_dma_ch_sel/assign_146_req_p0 -0.266254 1.862102 0.852812 0.318456 1.296128 -1.388559 0.007566 1.384954 0.471936 1.383647 0.048297 -1.072095 -2.330971 0.743158 -1.094370 2.446171 1.016582 -2.880171 -0.370021 -3.172433
wb_dma_ch_sel/always_45/case_1/stmt_1 0.375535 1.494889 1.143899 0.869260 0.458952 1.369336 -0.631967 0.882175 -1.097964 -1.054626 0.264630 -0.752004 0.291680 1.537766 -0.805102 1.563198 1.310416 0.297574 1.067000 0.116281
wb_dma_de/input_dma_abort -0.309424 -0.734289 -0.404837 -1.230996 -0.590427 -1.369316 0.971741 1.576747 -0.939986 1.104773 -0.718418 -1.640489 -3.684381 -3.627582 -1.474435 1.058075 1.366240 -0.049850 -0.730732 -3.376975
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.179052 -0.465417 -0.273647 -0.665905 -0.895135 1.071747 1.299787 0.717722 -2.623998 0.655430 -0.155278 1.316084 -2.471518 -2.063239 0.351981 -1.383137 -0.483230 2.569545 -0.611142 -1.034479
wb_dma_de/input_adr1 0.378364 1.388351 1.013426 0.777330 0.378428 1.261814 -0.546115 0.837948 -1.078316 -1.010601 0.243345 -0.649802 0.252252 1.405145 -0.681342 1.373005 1.202316 0.313287 0.887916 0.144903
wb_dma_de/input_adr0 -0.413523 -0.593729 1.332583 3.110807 -2.519152 -4.923533 -2.108053 2.119064 -1.711253 -3.254598 2.409668 -2.607762 1.593080 -0.117638 -4.985848 -0.788487 -3.615756 -1.298220 -0.700225 -2.551874
wb_dma_ch_arb/reg_next_state 3.350004 -1.692595 -1.297666 -0.777009 -1.916515 -0.956651 0.536020 2.170212 -1.718645 -5.733437 2.633716 0.220135 2.545032 -4.152228 -2.899602 1.246399 2.390573 1.155442 0.722526 -2.393025
wb_dma_wb_mast/input_wb_err_i -0.314737 -0.731704 -0.360130 -1.168400 -0.502105 -1.506555 1.230539 1.577055 -0.785665 1.218861 -0.471042 -1.466419 -3.591077 -3.656917 -1.389626 1.024397 1.341265 -0.000250 -0.809478 -3.534271
wb_dma_wb_if/wire_wbs_data_o 1.680269 2.361920 -1.470741 -2.034034 1.693071 0.236022 2.022547 -0.189304 1.770364 0.478459 2.370697 -0.204657 0.478210 -0.672761 0.743788 -1.588642 1.670717 2.696918 -2.287380 4.146705
wb_dma_de/assign_73_dma_busy -1.174974 -0.681913 0.925756 -1.033503 0.837618 -0.056780 0.612830 -3.096699 -1.367421 -2.932596 -3.073297 3.179705 -1.718163 1.591148 0.463449 -0.610462 -2.447620 -3.671366 -1.371965 -0.710882
wb_dma_de/always_22/if_1 1.929111 0.000952 -1.634960 -0.473057 -0.082669 -2.433592 1.141410 -0.499370 -0.144883 -2.697122 -3.119370 -0.221971 0.072466 1.319220 -0.420372 -1.389534 0.616110 -1.761160 -2.035384 1.093355
wb_dma_rf/wire_ch2_csr 3.696089 2.251306 -1.405872 0.074384 -1.235747 -0.654947 -2.910748 1.501006 0.708348 -0.422387 1.862765 -2.131224 1.261595 2.886707 1.694413 -1.019014 -0.687392 -2.765160 -3.163323 2.467304
wb_dma_de/input_de_start -1.065476 4.050691 -0.209169 -1.119208 -3.869284 2.173897 0.487698 2.258437 -0.429903 -1.242970 1.344030 0.465907 -3.854971 0.823188 0.442332 0.693234 1.653248 -2.948859 0.525016 -0.263878
wb_dma_pri_enc_sub/always_3/if_1 -0.259573 -0.437592 -0.269172 -0.616322 -0.784214 1.089608 1.466344 0.749398 -2.478885 0.824650 -0.046221 1.339053 -2.552789 -2.089827 0.387253 -1.320148 -0.507461 2.612049 -0.592471 -1.143891
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -1.055591 1.279110 0.179612 -1.369315 1.819375 0.676814 -1.476450 -1.116490 0.380238 1.652142 -2.374033 -0.170912 -1.557710 2.250658 0.808657 0.603469 -0.083162 -2.987919 0.401369 1.422086
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.395800 0.666277 -0.458242 -1.404880 1.337691 -1.271634 -0.809329 1.072665 0.696377 -1.621281 0.054887 -4.251490 -0.436917 -1.540663 -3.069552 4.598836 4.247964 -2.230773 1.299440 -0.388446
wb_dma_ch_sel/assign_132_req_p0/expr_1 1.648090 0.040493 1.215050 0.922343 0.383628 -1.463761 -1.214118 0.479615 -1.421129 -1.088107 -0.019040 0.817785 1.387459 0.034422 -2.540557 3.981479 1.480902 -1.173676 1.491473 -1.692237
wb_dma_ch_rf/always_25/if_1/if_1 -0.498665 0.157967 -0.201252 -0.411489 -3.459984 2.111986 -1.358923 1.920326 0.793077 -2.276875 0.830054 0.765329 0.669403 -0.034901 1.284360 -1.704762 -0.066497 -1.892035 0.855093 -2.036285
wb_dma_ch_sel/assign_98_valid/expr_1 2.411899 1.630966 0.090222 3.288424 -5.464431 -4.638656 -2.301507 2.567816 0.681864 -0.135257 -0.291744 -0.677267 2.198834 2.340396 -2.265096 2.820359 1.302033 -3.515473 -0.018399 -1.323490
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 3.385275 -1.035729 -1.612244 0.383011 -2.591564 -3.039779 0.528868 -1.349432 -0.325492 -2.457734 -0.657320 -0.353885 1.600629 1.355073 -0.841679 -0.039133 -0.412270 -1.841685 -2.383498 2.030954
wb_dma_ch_sel/reg_pointer 1.532531 -2.313703 -0.399179 1.097531 1.657368 -1.320897 2.025187 0.717437 -1.294526 -0.299131 0.302745 4.186878 1.343013 -1.310782 0.473369 -2.597546 -1.155236 2.306640 -0.631588 -3.583991
wb_dma_wb_if/input_wb_err_i -0.189394 -0.812786 -0.360548 -1.212280 -0.666141 -1.457329 1.076354 1.595537 -0.857516 1.112121 -0.648318 -1.348564 -3.509519 -3.701191 -1.391291 1.054411 1.422016 -0.019447 -0.801864 -3.594517
wb_dma_rf/input_de_csr 1.851187 0.320702 -0.822105 -0.583679 2.342173 -1.168425 3.215015 0.019330 1.174177 -0.494462 3.152675 2.490225 -0.084256 -1.714848 1.463091 -2.786577 -1.358384 1.761859 -3.792874 -0.803643
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.209879 -0.529621 0.130715 -0.895917 -0.993868 2.210735 -0.999614 -0.359833 -2.577611 -0.840426 -1.903023 -0.033820 -0.906243 -0.094184 0.456643 -0.900544 -0.306438 1.202277 0.270017 1.456956
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.703195 0.998710 0.935539 1.283752 -0.825779 0.202592 -1.283775 0.530326 -0.419615 -1.693109 0.466223 0.804195 2.620913 1.400506 0.352330 -1.289779 -0.232870 0.793310 -1.961376 -0.008175
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.239186 -0.405446 -0.281734 -0.633686 -0.790119 1.011767 1.362686 0.768317 -2.455260 0.741069 -0.069950 1.272475 -2.493536 -2.000261 0.337680 -1.273440 -0.477809 2.485798 -0.599855 -1.073617
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.150662 -0.480525 0.124044 -0.888224 -1.060963 2.239395 -1.057381 -0.338935 -2.686919 -0.980334 -1.949877 -0.052112 -0.840694 -0.042559 0.408120 -0.993832 -0.371408 1.262190 0.230343 1.593808
wb_dma_ch_rf/input_de_adr0_we -1.733295 -0.326933 0.163619 1.066691 0.126865 -0.902752 0.674156 0.030820 0.708190 -0.211538 1.786703 -2.789986 -0.688870 -0.062624 -1.107190 -0.103010 -1.581717 -0.445324 0.037799 -0.980224
wb_dma_ch_sel/assign_161_req_p1 -0.237003 -0.527589 0.164976 -0.868004 -0.985569 2.238795 -0.942124 -0.346769 -2.596718 -0.858815 -1.905000 0.041898 -0.866550 -0.058706 0.464721 -0.963410 -0.353935 1.264389 0.284610 1.456130
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 3.734278 -1.609897 -1.504683 0.353541 -2.445709 -3.241698 0.832760 -0.794961 -0.560004 -2.762951 -0.447430 -0.986143 1.681788 0.038071 -1.583044 0.141654 0.497162 -0.631072 -2.316262 1.551847
wb_dma_ch_sel/assign_129_req_p0 2.247775 0.923144 -0.368570 -2.823646 2.244595 0.427983 -1.284735 -0.661407 1.117722 0.500570 -2.708738 1.045667 -0.147726 -0.343961 0.098080 5.215910 4.873118 -3.436316 1.522388 0.072020
wb_dma_de/wire_de_ack -0.480659 1.667068 -0.363292 0.469069 0.918650 -1.830071 3.707845 1.028493 0.648689 -1.716517 4.845921 0.480365 -2.294036 -0.824276 -0.321783 -3.268731 -2.587874 0.126344 -3.201159 -1.450939
wb_dma_ch_arb 2.898166 -1.214764 -1.257735 -1.018582 -1.421995 -0.382758 -0.495215 0.983320 -1.559560 -4.739325 1.384512 1.172210 2.511254 -2.004735 -1.500034 0.753744 0.943917 -0.494917 0.437471 -1.312283
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.138962 -0.419088 1.275797 1.532485 -0.903260 -1.279598 1.202643 0.786691 -0.880595 0.530096 2.331999 1.820829 -0.284495 -1.844336 -0.787459 0.407624 -1.311123 1.797603 -1.142938 -3.087792
wb_dma_pri_enc_sub/always_3/if_1/cond -0.164637 -0.510885 0.158933 -0.916722 -1.024720 2.243440 -1.027249 -0.366408 -2.655059 -0.952923 -1.949580 -0.043348 -0.815028 -0.008226 0.444366 -0.994168 -0.354854 1.246022 0.226929 1.578561
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.544836 -1.862785 0.269713 0.861139 0.124249 0.345989 1.757520 -0.482076 0.035133 0.911006 -0.539265 4.553993 1.542355 -1.233090 0.763458 1.196668 1.233688 1.706916 1.936222 -2.339294
wb_dma/wire_de_txsz_we -0.188210 2.870471 -0.417145 -2.812593 3.408062 0.564879 1.662059 -1.715334 2.990089 3.499055 -0.443602 1.477156 -2.747767 0.292523 1.799654 2.724474 2.376972 -2.142378 -0.440652 1.945319
wb_dma_ch_pri_enc/wire_pri16_out -0.261889 -0.422038 -0.304679 -0.656032 -0.791562 1.013805 1.490006 0.754392 -2.458078 0.877091 -0.012742 1.344168 -2.642065 -2.169214 0.380038 -1.266508 -0.432105 2.609745 -0.555802 -1.191432
wb_dma_ch_pri_enc -0.238288 -0.458899 -0.281499 -0.608673 -0.810238 1.047724 1.384462 0.692741 -2.471678 0.783683 -0.055211 1.334412 -2.507981 -2.023538 0.404110 -1.302070 -0.486026 2.557314 -0.587041 -1.100120
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -0.096419 -0.790210 -0.003649 -0.183739 0.604210 0.030751 1.805326 -0.396209 1.118343 1.425085 0.481964 1.977460 -0.507654 -1.704125 0.870799 1.052900 0.674174 0.467472 0.206065 -2.125813
wb_dma_ch_rf/always_11/if_1/if_1/cond 1.358384 -1.309069 -0.195087 -2.768672 -0.278708 0.570140 -0.052407 0.167125 -0.535581 1.278634 -3.729316 1.849154 -1.964894 -3.452024 0.511667 2.725532 3.900568 -0.405910 0.297407 -2.238475
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.378074 0.702231 -0.494365 -1.465209 1.429985 -1.159939 -0.865591 1.027619 0.689586 -1.643547 0.076342 -4.285058 -0.409662 -1.525786 -3.104664 4.643573 4.311883 -2.237188 1.430847 -0.237620
wb_dma_ch_pri_enc/wire_pri7_out -0.229674 -0.425515 -0.248115 -0.564746 -0.816999 0.976376 1.426630 0.710600 -2.414988 0.723157 0.015322 1.334853 -2.446079 -1.998557 0.374017 -1.335185 -0.534533 2.525141 -0.656397 -1.106801
wb_dma_ch_sel/always_6/stmt_1/expr_1 -1.465027 3.063547 -0.153377 0.762223 -0.942759 -1.343306 4.292163 1.266442 1.156878 -0.150530 5.667599 0.096812 -3.428713 -1.103143 -0.902785 -0.692733 -0.944483 0.385810 -1.620995 -0.691109
wb_dma_wb_if/wire_mast_err -0.267879 -0.742731 -0.369768 -1.200910 -0.540415 -1.394935 1.053423 1.533359 -0.882566 1.114405 -0.670143 -1.434016 -3.544276 -3.561910 -1.418769 1.020662 1.398729 -0.027310 -0.700815 -3.430873
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.895706 3.120123 -0.021639 -0.904117 -1.073853 -0.929603 1.320477 0.806583 -0.086113 0.627405 -0.514309 6.148168 -1.332258 0.654320 0.606003 0.940640 2.500926 -1.815103 -0.413223 0.150169
wb_dma_wb_if/input_wb_cyc_i 3.691730 3.595427 1.933254 -1.827662 1.077877 0.718039 -3.377155 -1.010931 0.172231 -5.704818 0.264404 -1.457036 2.644669 0.907041 -1.099568 2.632229 0.492608 -0.908721 -2.274985 4.985692
wb_dma_ch_sel/assign_97_valid 2.163285 3.594393 -2.082232 2.093343 -4.167656 -4.473092 -1.743903 3.661538 2.466904 2.571170 1.396232 -3.396757 -0.567324 2.699492 -1.104258 2.920354 2.226681 -5.158926 -0.030917 -0.299846
wb_dma/wire_mast0_drdy 3.295968 3.297686 1.133447 2.390648 -2.079812 -1.483916 1.954966 -0.538695 0.789584 0.235524 1.552047 1.887289 -0.906306 1.553037 2.155492 1.508866 -1.570610 0.347400 -5.769294 0.779372
wb_dma_ch_pri_enc/wire_pri8_out -0.256453 -0.444086 -0.303999 -0.655783 -0.792700 1.064656 1.470423 0.753695 -2.502267 0.860565 0.014327 1.315486 -2.559042 -2.151048 0.407172 -1.337057 -0.495590 2.633439 -0.597138 -1.143179
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.231075 -0.431427 -0.263245 -0.620709 -0.768519 1.036345 1.478319 0.755428 -2.451590 0.803454 0.019458 1.416765 -2.552595 -2.136970 0.414084 -1.316399 -0.474482 2.591964 -0.626854 -1.154544
wb_dma_wb_if/wire_pt_sel_o 5.070476 1.997176 -0.019219 -2.643780 -1.858782 1.241918 -3.643929 -0.771829 -1.237785 -3.950381 0.140459 0.903991 2.729119 -0.129751 0.486080 -0.714172 -1.735980 0.546644 -3.796241 4.571229
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.179728 -0.482948 0.122191 -0.924251 -1.073387 2.203397 -1.020344 -0.316753 -2.606395 -0.885153 -1.954640 -0.056100 -0.903229 -0.071290 0.412944 -0.917241 -0.301710 1.189523 0.238757 1.498211
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.097178 -0.332402 1.318300 1.492662 -0.942331 -1.279369 1.140827 0.778370 -0.965479 0.505867 2.295856 1.758805 -0.368914 -1.786617 -0.854322 0.375078 -1.403000 1.756498 -1.176562 -2.984776
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.246297 -0.471113 -0.307762 -0.599202 -0.795690 1.029389 1.531703 0.740569 -2.413410 0.861210 0.056999 1.396046 -2.544504 -2.161736 0.408085 -1.295378 -0.469509 2.604791 -0.579874 -1.227572
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 1.150121 0.403333 1.342095 1.875336 -0.074368 1.618484 -0.603673 0.831743 -2.176128 -1.420492 -0.799421 1.830303 2.250774 1.845557 -0.882998 1.786409 1.970616 1.539930 2.755888 -0.162235
wb_dma_ch_pri_enc/wire_pri22_out -0.257925 -0.404052 -0.278297 -0.604531 -0.806675 1.008804 1.444600 0.801605 -2.457340 0.803733 0.044301 1.287967 -2.515131 -2.060515 0.345905 -1.359541 -0.532162 2.604458 -0.615454 -1.153931
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.203656 -0.319166 1.330234 1.544926 -0.921095 -1.358287 0.940120 0.760427 -0.962198 0.357917 2.216558 1.724075 -0.127430 -1.608126 -0.867695 0.303787 -1.454276 1.662863 -1.203113 -2.860196
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.148065 -0.412415 -0.130349 -0.573858 0.229791 -2.504005 -0.136106 0.884194 1.672379 0.546802 -0.446057 -2.773248 -1.259978 -1.786552 -1.818348 2.410689 1.871437 -2.497573 -0.159784 -2.703645
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.149580 1.904660 0.857756 0.372705 1.240590 -1.492314 -0.062145 1.461410 0.512884 1.327313 0.083899 -1.102043 -2.233821 0.786711 -1.107597 2.433259 0.982917 -2.937547 -0.417804 -3.123582
wb_dma_ch_sel/assign_135_req_p0 -0.217192 1.823494 0.858264 0.442291 1.162860 -1.541670 -0.108578 1.424296 0.530493 1.356618 0.035914 -1.113693 -2.142734 0.829420 -1.091502 2.403406 0.860431 -2.979124 -0.417210 -3.222689
wb_dma_ch_sel/wire_gnt_p0_d 3.695421 -1.221178 -1.310901 0.048374 -0.954006 -2.701966 1.252527 2.235768 0.374862 -5.230311 4.101290 0.620011 3.677484 -3.770708 -3.098933 1.729524 2.491678 0.205415 0.385079 -3.219237
wb_dma_de/assign_20_adr0_cnt_next 0.193019 -0.474125 -1.163331 -0.904126 0.243146 -0.998113 0.156386 -0.916964 1.580290 2.718769 -1.095237 -2.556535 0.339469 0.132625 0.560728 -0.298223 0.638525 0.480629 -1.807514 1.293247
wb_dma_wb_if/inst_check_wb_dma_wb_if 3.557253 1.044329 1.085841 -0.520422 -1.752294 0.894296 -3.256250 -0.505583 -0.693024 -2.477244 -0.068201 1.677337 2.469480 0.560654 0.820965 0.295415 -2.499517 -0.322916 -2.350440 1.195263
wb_dma_ch_sel/assign_153_req_p0 -0.079034 1.812305 0.897767 0.375949 1.129791 -1.361544 -0.017820 1.438671 0.453696 1.191670 0.062922 -0.788454 -2.138007 0.708148 -1.002324 2.427920 0.996186 -2.774174 -0.448699 -3.242056
wb_dma_de/assign_82_rd_ack/expr_1 1.934938 1.926274 -0.435217 -2.930517 -0.136674 0.550115 0.165426 -0.457009 -0.332424 1.045798 -1.813683 3.015889 -2.254173 -0.662726 1.872618 0.278671 1.455064 -0.898539 -2.547935 1.587212
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.322818 1.475138 -0.240961 -1.915605 -0.205291 -0.149207 0.595683 -0.487944 0.251418 0.606289 -0.249769 0.399110 -2.754463 -0.691008 0.897311 0.054737 -0.246811 -1.296996 -2.539640 0.784429
wb_dma_de/reg_de_csr_we 3.705364 0.929117 -2.115877 -3.463812 4.153443 -2.556686 2.990625 1.223003 2.287548 1.126661 1.322670 1.330344 -0.609390 -3.743806 0.604990 -2.009697 2.906551 1.737958 -4.518510 -0.647901
wb_dma/wire_wb0_ack_o 1.442924 0.573377 2.468847 0.547053 0.741315 0.851132 -0.011971 -0.898661 -1.174722 -3.862401 0.738099 1.632450 0.369984 1.422091 0.117638 -0.214324 -0.362271 -0.570854 -2.527242 1.156658
wb_dma_ch_sel/always_9/stmt_1/expr_1 -0.065216 0.074887 -0.418614 0.236161 0.228979 -1.153150 2.508121 1.078010 0.123439 1.746060 1.885384 1.395433 -1.713881 -2.058163 -0.017054 -0.415294 -0.145119 1.373178 -0.843301 -2.666742
wb_dma_ch_pri_enc/wire_pri23_out -0.215424 -0.381322 -0.269666 -0.638954 -0.893553 1.030111 1.310530 0.822308 -2.594915 0.630823 -0.078327 1.219458 -2.492175 -2.013782 0.343820 -1.413458 -0.501123 2.523687 -0.670331 -0.966163
wb_dma_ch_sel/assign_103_valid -0.505744 0.403824 -0.250232 -0.530202 0.755015 -2.927093 0.646513 0.625640 1.691980 2.470486 -0.213162 -0.349649 -2.618012 -0.954877 -0.384733 1.194890 -0.041831 -3.318326 -1.406627 -3.578365
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -2.162634 0.436944 0.461302 0.839136 0.435166 -0.167092 -1.015429 -1.293851 0.604098 0.044537 0.170724 -1.797014 -0.488808 2.806284 0.314138 -0.942482 -3.371977 -2.567554 -0.404052 0.737644
wb_dma_rf/wire_ch1_txsz 0.929424 1.962345 -0.487849 -1.002399 -1.286630 1.458880 0.750362 0.351588 -2.231407 -1.402264 1.399472 0.158689 -1.379153 -0.267529 0.448878 -2.359165 -0.753959 2.744055 -2.145142 3.677209
wb_dma_de/always_23/block_1/stmt_13 -2.562471 4.158066 -1.214940 0.453774 -4.076337 0.109405 1.191088 1.482898 1.319593 -1.237895 4.595041 -0.645628 -2.645151 2.449716 0.579811 -2.946927 -2.743267 -3.317784 -0.684673 1.452392
wb_dma_de/always_23/block_1/stmt_14 0.633550 -3.397324 0.781092 -2.170866 0.036499 -2.534470 -3.211309 -2.056438 1.608622 1.827539 -9.302682 4.040683 1.923982 0.095217 1.318353 -0.150553 1.156710 -4.306393 -0.711626 -2.172868
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 2.382838 0.727980 -0.192908 -1.739829 -0.653491 1.008633 0.143850 -0.564212 -1.473694 0.606202 -2.708590 5.321017 -0.228116 -0.273138 1.669200 0.423419 1.883422 0.538081 -0.549669 1.362931
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.763882 -0.357649 0.191965 1.065123 0.150300 -0.938207 0.612147 0.018137 0.707325 -0.150386 1.687003 -2.848692 -0.665689 -0.053591 -1.139032 -0.077296 -1.521267 -0.466550 0.078859 -0.957465
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -0.228592 -0.466066 -0.291518 -0.673880 -0.881314 1.050827 1.430907 0.745847 -2.603425 0.751929 -0.066765 1.377952 -2.550281 -2.155566 0.375476 -1.403688 -0.486743 2.630414 -0.599921 -1.125378
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 1.096014 0.850531 -0.441576 -1.603599 0.781458 -1.973218 0.040938 0.633405 0.893931 2.748623 -1.861900 2.229147 -2.119387 -0.814726 0.604362 1.239031 1.534197 -2.749733 -1.379154 -2.493155
wb_dma_ch_rf/input_ch_sel -1.140162 -0.319919 0.218533 -0.533626 2.830246 -1.803991 2.523133 -2.937650 -0.366989 -4.192290 0.713914 1.103340 -1.912472 1.229033 0.295082 -3.946191 -5.540318 -2.717504 -4.468230 -0.250929
wb_dma_ch_sel/always_45/case_1/stmt_2 0.772618 -1.172961 0.259095 1.142152 -0.533264 0.374242 0.044796 -0.082653 -1.201394 -0.467646 -1.012101 2.857525 2.155168 0.349872 -0.097827 0.287913 0.681936 1.430549 1.961057 -0.331814
wb_dma_ch_pri_enc/wire_pri4_out -0.178000 -0.372225 -0.264804 -0.613424 -0.820828 0.915979 1.361022 0.767767 -2.452541 0.687795 0.023764 1.263396 -2.434300 -1.986440 0.327040 -1.352283 -0.495166 2.476568 -0.696375 -1.059478
wb_dma_ch_rf/wire_ch_txsz_we 1.987721 2.999720 -0.035054 -0.955796 -0.969939 -0.944039 1.287958 0.694946 0.087271 0.689729 -0.643624 6.168461 -1.144590 0.627644 0.667980 1.210418 2.689472 -1.892171 -0.311483 0.157537
wb_dma_de/assign_70_de_adr1/expr_1 0.693195 -1.103968 0.308973 1.139110 -0.556735 0.413279 -0.074686 -0.116895 -1.162681 -0.586024 -1.021739 2.644403 2.119183 0.474748 -0.073299 0.158769 0.539263 1.300383 1.806769 -0.168527
wb_dma_ch_sel/assign_116_valid -0.552714 0.539313 -0.243765 -0.507452 0.713857 -2.909621 0.568325 0.668922 1.552133 2.389999 -0.138427 -0.449060 -2.657271 -0.806961 -0.413626 0.953459 -0.227426 -3.280902 -1.484307 -3.343149
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -2.491815 1.587806 0.045718 1.310923 -0.997304 -1.802685 3.279821 2.106242 -0.188871 0.768362 3.782672 -0.607133 -4.232696 -1.246100 -1.781966 -0.661686 -1.236609 -0.303127 -0.237435 -3.430225
wb_dma_ch_rf/always_22/if_1/if_1/cond 0.170985 -0.439507 -1.165017 -0.923908 0.249381 -0.906217 0.174676 -0.913667 1.584811 2.712430 -1.098222 -2.469784 0.341762 0.120252 0.620870 -0.317062 0.649107 0.504380 -1.752801 1.256592
wb_dma_wb_mast/wire_wb_addr_o 1.327217 0.983541 -0.425653 -0.984603 1.306432 1.220609 -0.639263 0.270047 -0.781290 -1.915834 0.532499 -1.933679 0.710041 -0.035335 -1.499601 2.698214 2.782466 0.223175 1.868272 2.114633
wb_dma_ch_rf/reg_ch_csr_r2 1.314827 -1.285255 -0.136375 -2.750832 -0.281933 0.617167 -0.045490 0.091951 -0.524831 1.286361 -3.752885 1.890383 -1.924177 -3.428032 0.560043 2.713360 3.912553 -0.398978 0.256997 -2.208724
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.278843 0.066223 -0.131724 -0.380213 -3.392058 1.997397 -1.495994 1.802657 0.738399 -2.437173 0.831508 0.813357 0.948357 0.027180 1.253427 -1.722184 -0.134023 -1.824546 0.732531 -1.927099
wb_dma_ch_sel/assign_11_pri3 -0.113974 -0.774607 -0.016770 -0.224512 0.604972 0.035585 1.817211 -0.351580 1.150918 1.463372 0.446729 2.010737 -0.546810 -1.717190 0.849624 1.044441 0.664437 0.516376 0.205821 -2.154710
wb_dma_de 1.883307 0.070730 -0.770512 0.453823 -1.786170 -2.416261 -0.167335 -0.212437 -1.065993 -3.032995 -1.711878 -0.349613 0.718936 1.624181 -1.207246 -1.080172 -0.452727 -1.753938 -2.032454 1.040860
wb_dma_wb_slv/wire_wb_data_o 0.114494 -2.009022 -0.254894 -0.458176 -0.056081 -1.069002 -1.709993 -3.071924 -0.937792 -4.133235 -3.492870 -1.669671 2.303785 0.457279 -1.078497 1.721208 -0.210826 -1.105778 2.200256 4.942625
wb_dma_inc30r/always_1/stmt_1 1.748785 -2.010831 -4.354745 -0.590115 -4.749157 -0.351925 -2.116580 1.912876 0.596823 -0.758440 1.542794 -0.254871 3.300154 -0.811239 -0.484291 0.373631 2.687664 -2.166919 5.132067 1.289640
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.154248 -0.484822 0.107656 -0.918025 -1.062356 2.186663 -1.052230 -0.299118 -2.638575 -0.958724 -1.971042 -0.083417 -0.847164 -0.067235 0.385093 -0.892545 -0.312654 1.166798 0.253210 1.515294
wb_dma_ch_sel/assign_127_req_p0 1.510500 -0.784208 -0.323464 -1.901556 0.771305 -1.604818 0.984020 0.486385 2.038736 2.205384 -1.853363 1.913116 -1.136567 -3.383799 0.075300 3.645335 4.245239 -1.623242 0.064664 -3.828621
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -0.163976 -0.404476 -0.241493 -0.586762 -0.905995 0.959427 1.282126 0.780654 -2.589512 0.577808 -0.041357 1.265754 -2.407241 -1.927490 0.325949 -1.447759 -0.608365 2.549293 -0.676797 -0.979190
wb_dma_ch_sel/assign_94_valid -0.799430 4.230112 -0.115662 -1.223439 -3.658571 2.130160 0.477713 2.290640 -0.485839 -1.189841 1.184367 0.634937 -3.933240 0.844325 0.435012 0.848450 1.923401 -3.005069 0.401864 -0.240719
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.808038 2.628503 0.077761 -1.808768 -1.939650 1.116378 0.394518 0.390081 -2.417142 -0.176617 -2.475389 6.057335 -2.066463 0.605845 1.024143 0.313876 2.376179 -0.753476 -0.102697 1.675757
wb_dma_ch_pri_enc/wire_pri12_out -0.215785 -0.483064 -0.313701 -0.627066 -0.825780 1.001880 1.464604 0.753525 -2.359740 0.841755 -0.043287 1.352604 -2.519286 -2.151833 0.385100 -1.213741 -0.374774 2.505480 -0.587304 -1.247032
wb_dma_ch_rf/always_20/if_1/block_1 0.034747 -1.997373 0.326234 1.141440 -3.234917 -4.699089 -3.713879 0.596961 0.053186 -1.218490 -0.711189 -3.954421 2.407706 0.470374 -3.008515 -1.633964 -2.760623 -2.554652 -2.026109 -0.553288
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.158563 -0.352438 1.354015 1.572432 -0.988114 -1.333542 1.042580 0.763885 -0.968996 0.364290 2.302715 1.735309 -0.211895 -1.677606 -0.827161 0.289699 -1.489274 1.708451 -1.216468 -2.929449
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.358655 -0.484519 -0.551006 -2.224613 -0.685474 -0.487768 0.497720 1.540768 -1.682349 1.403549 -2.340654 1.216268 -3.035608 -3.631304 -0.346383 1.103839 2.879009 0.548198 -0.749101 -2.575640
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -0.431734 0.820819 0.326626 -0.277375 0.347367 0.828126 -1.703153 -1.409352 -0.041346 0.312629 -1.704245 1.135885 0.196775 3.006651 1.537230 -0.897308 -1.912148 -2.225157 -0.459292 1.787271
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 0.736881 -1.297640 -0.666301 -0.062603 2.336570 -1.588205 2.130570 0.783206 -0.225034 0.311217 1.257313 1.653977 -0.811360 -1.869257 0.607121 -2.869350 -1.793774 1.139598 -2.416378 -3.517046
wb_dma_wb_if/input_slv_din 0.213625 -1.920228 -0.145181 -0.363115 -0.133317 -1.111880 -1.794371 -3.047593 -1.078447 -4.339342 -3.588565 -1.596290 2.311074 0.616991 -1.158840 1.678861 -0.280790 -1.205805 2.124995 5.022818
wb_dma_ch_sel/assign_94_valid/expr_1 -0.874888 4.220867 -0.212589 -1.195494 -3.703572 2.128740 0.482967 2.232831 -0.311731 -1.173868 1.314473 0.541334 -3.854357 0.879879 0.505961 0.801942 1.789088 -3.083196 0.353737 -0.209430
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -1.068922 2.887155 -0.596871 -1.590601 2.365256 -1.001776 -0.673602 0.775929 -0.446650 3.087012 -1.434751 -1.939564 -3.929147 1.647799 -0.734887 0.275543 0.475103 -2.465491 -0.241451 1.056567
wb_dma_de/always_21 -0.710066 1.378589 -0.420799 0.723639 0.380819 -1.595136 4.040602 0.344871 2.086966 0.540842 5.468641 -0.639527 -1.593190 -1.880109 -0.290032 -0.537227 -1.368182 1.555164 -2.185084 -0.792417
wb_dma_de/always_22 1.956517 0.296808 -1.539482 -0.556748 0.360845 -2.522993 0.918154 -0.288334 -0.294726 -2.826029 -3.171595 -0.518002 -0.077984 1.488260 -0.621538 -1.572449 0.587143 -1.931691 -2.185228 1.051051
wb_dma_de/always_23 2.050388 -0.005098 -1.801811 -0.575254 0.013859 -2.711762 1.102401 -0.329622 -0.102987 -2.770961 -3.130213 -0.389120 0.075465 1.206047 -0.622248 -1.607953 0.643328 -1.932218 -2.177386 0.989618
wb_dma_ch_pri_enc/wire_pri1_out -0.217410 -0.451397 -0.294809 -0.676354 -0.826053 0.968508 1.399707 0.789371 -2.401223 0.797719 -0.047405 1.293574 -2.545496 -2.134873 0.344875 -1.227317 -0.399101 2.453660 -0.585938 -1.186495
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.114386 -0.462275 0.133437 -0.869982 -1.030176 2.090842 -1.095261 -0.314475 -2.550683 -0.977988 -1.897721 -0.112651 -0.747893 0.042826 0.375639 -0.894859 -0.330534 1.103564 0.191662 1.550752
wb_dma_de/assign_78_mast0_go -0.143069 -0.507884 0.155825 -0.897073 -1.084186 2.177485 -1.078575 -0.315974 -2.615307 -0.946397 -1.974763 -0.054319 -0.812459 -0.037118 0.371570 -0.951697 -0.334854 1.168336 0.226019 1.570836
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.420001 1.446300 1.060005 0.841898 0.433984 1.272445 -0.629852 0.853198 -1.104184 -1.026485 0.211259 -0.738668 0.251151 1.491677 -0.748177 1.472876 1.229693 0.273107 0.933438 0.163381
wb_dma_de/wire_dma_done -0.500506 1.677075 -1.587889 -2.412591 -2.295571 0.588830 0.815323 1.264145 0.445167 -1.264482 0.524249 1.479022 -3.507844 -0.477045 1.859625 -2.747050 -0.590536 -3.576716 -1.790035 -1.122629
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.169036 1.960849 0.865080 0.285546 1.264750 -1.500911 0.001835 1.377387 0.538603 1.359389 0.062840 -1.062559 -2.330291 0.767730 -1.064668 2.489885 1.040968 -2.953293 -0.459174 -3.114293
wb_dma_rf/input_wb_rf_adr 1.048002 2.899669 -0.275120 -1.476706 -0.370043 -1.877667 -5.243557 1.748601 -5.140065 -3.523454 -2.216830 -2.238744 -1.061616 3.987166 -3.723598 -3.812509 -1.684369 -3.368323 -0.361476 5.765407
wb_dma_wb_if 4.616158 1.598540 2.480495 0.544788 -0.601204 -0.128330 -3.706036 0.068760 -1.402447 -5.655335 -1.107252 0.798379 4.194827 2.371444 -0.793554 -1.761379 -1.346388 -0.046650 -4.101532 2.420010
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 3.737305 0.903196 -2.164142 -3.434049 3.957229 -2.625765 2.926702 1.206710 2.424074 1.152979 1.279032 1.224207 -0.494976 -3.720637 0.591146 -1.816074 3.062915 1.611744 -4.411350 -0.651355
wb_dma_ch_pri_enc/wire_pri25_out -0.245236 -0.391663 -0.279644 -0.641521 -0.846033 1.011935 1.409011 0.811127 -2.504125 0.785982 -0.029424 1.272665 -2.548533 -2.059348 0.356292 -1.365721 -0.499931 2.555506 -0.582079 -1.090631
wb_dma_wb_mast/reg_mast_cyc -0.182516 -0.519072 0.152834 -0.927653 -1.094772 2.278290 -1.109639 -0.383964 -2.723281 -0.989091 -1.984298 -0.030806 -0.833642 0.018806 0.462773 -1.008800 -0.390446 1.264685 0.226498 1.609306
wb_dma_ch_rf/input_wb_rf_we 1.755192 2.751566 -0.106812 0.932288 -4.228881 -1.371063 -1.933341 1.925884 -0.618814 -4.694951 -1.162930 -0.684274 3.850924 3.018201 -1.617783 -2.344937 2.286859 -0.285873 -2.420407 1.476281
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.180187 -1.921115 0.183565 1.162254 -3.328170 -4.788463 -3.686673 0.649891 -0.022917 -1.226462 -0.602933 -3.938306 2.410546 0.514446 -2.989867 -1.785831 -2.769556 -2.566188 -2.089954 -0.513020
wb_dma_de/always_6/if_1 1.774280 2.684998 0.030684 -1.692389 -1.874102 1.007311 0.453351 0.454630 -2.314461 -0.065921 -2.300640 5.987533 -2.055583 0.568447 0.938416 0.342539 2.378001 -0.692371 -0.082411 1.523384
wb_dma_wb_slv/always_4/stmt_1 2.059936 6.509008 0.663576 2.688761 2.110974 -4.907144 -2.688525 3.309961 -2.976731 -0.224516 0.274366 -3.804704 -0.402437 4.236600 -4.440640 -0.340639 -0.359213 0.712365 -1.366665 5.510720
wb_dma_de/assign_3_ptr_valid 1.405926 -2.264087 -0.400105 1.066477 1.709803 -1.179289 2.094154 0.665344 -1.260700 -0.192424 0.316347 4.224472 1.242972 -1.392598 0.505447 -2.469170 -1.016016 2.341771 -0.476284 -3.595214
wb_dma_wb_mast/input_pt_sel 2.218038 1.335034 -2.596026 -4.423608 1.467470 2.348678 1.019591 -1.078900 -0.486971 -1.193039 0.803436 -1.412051 -0.097891 -2.195662 0.403349 -1.145574 2.756341 3.762903 -0.982903 7.250033
wb_dma_ch_pri_enc/wire_pri15_out -0.227253 -0.468066 -0.302587 -0.649821 -0.791114 1.010989 1.446776 0.759091 -2.420691 0.824762 -0.003660 1.292848 -2.513405 -2.119326 0.361965 -1.263301 -0.443193 2.573898 -0.586529 -1.198653
wb_dma_wb_slv/input_wb_we_i -1.326197 2.103890 -1.197760 -2.975840 3.635621 0.907542 0.434540 0.760100 -0.366522 3.777258 -1.697150 -8.532367 -3.791060 -0.202133 -2.067893 0.919537 3.945653 2.343554 -0.425965 3.140899
wb_dma_de/reg_tsz_cnt_is_0_r 2.122187 1.533832 -0.135470 -2.596654 1.065761 -0.196170 0.368599 -1.652630 2.994417 1.457196 -1.519698 3.927548 -0.181786 -0.232290 2.477927 2.314499 2.394851 -2.833073 -1.862541 0.747537
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.850415 -0.453806 -2.872091 -4.224727 -1.374848 -0.846713 -1.542137 0.852294 1.533730 4.718029 -5.747399 1.955997 -0.553151 -1.141378 2.656112 -3.521789 2.664914 -0.827218 -0.941729 1.491771
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -0.251983 -0.429965 -0.275292 -0.641812 -0.761122 1.059184 1.432494 0.688640 -2.437673 0.811680 -0.075609 1.305357 -2.527715 -2.038962 0.400822 -1.272717 -0.446417 2.507058 -0.553928 -1.096129
wb_dma/wire_mast1_drdy 1.658705 -0.433150 -0.180370 -1.357194 -2.264042 -0.039122 -1.483873 1.536880 -3.009172 -1.298081 -2.256841 0.384785 -1.197341 -1.612720 -0.556601 -1.074528 0.815767 0.449178 -1.353529 -0.468571
wb_dma_ch_rf/wire_ch_csr_we 2.950663 0.988288 -1.874951 0.187987 -3.772372 -3.922668 -0.389804 0.341332 -0.182082 -4.529465 -1.481702 -1.497936 2.729821 0.999465 -1.891636 0.190549 1.949083 -1.631781 -1.761685 2.554837
wb_dma_ch_pri_enc/inst_u9 -0.258756 -0.428967 -0.325981 -0.644081 -0.836761 1.018717 1.434679 0.757066 -2.493776 0.811316 -0.019117 1.286710 -2.587214 -2.106968 0.404597 -1.331276 -0.471566 2.572653 -0.614298 -1.157670
wb_dma_ch_rf/assign_8_ch_csr 2.658014 0.281347 -0.253585 0.196963 -1.313442 -2.672018 -2.192726 -1.183297 -1.252984 -5.908077 -1.986447 -0.963550 2.775896 2.058370 -0.714988 -0.056058 -0.921724 -2.744552 -2.468177 2.935479
wb_dma_ch_rf/wire_this_ptr_set 0.771001 -1.296364 -0.677705 -0.029181 2.232638 -1.644819 2.086213 0.782657 -0.183156 0.239769 1.312186 1.606778 -0.731589 -1.840770 0.551530 -2.797903 -1.734114 1.092861 -2.414858 -3.473104
wb_dma_ch_pri_enc/inst_u5 -0.190599 -0.421292 -0.242398 -0.618343 -0.819316 1.050012 1.414902 0.712336 -2.454801 0.702575 -0.046219 1.411226 -2.403607 -2.026978 0.424419 -1.360101 -0.502640 2.545053 -0.621983 -1.057799
wb_dma_ch_pri_enc/inst_u4 -0.273085 -0.384630 -0.321372 -0.639447 -0.809737 0.987590 1.401664 0.758781 -2.453860 0.781137 0.033411 1.237001 -2.504278 -2.042580 0.350774 -1.348080 -0.488163 2.534693 -0.581144 -1.096905
wb_dma_ch_pri_enc/inst_u7 -0.239719 -0.431577 -0.265680 -0.620708 -0.771813 1.019458 1.415662 0.717393 -2.340301 0.814534 -0.011924 1.336832 -2.436991 -2.043852 0.400974 -1.211644 -0.445392 2.502983 -0.544904 -1.131370
wb_dma_ch_pri_enc/inst_u6 -0.179899 -0.417383 -0.272202 -0.619786 -0.863671 1.055972 1.321972 0.721947 -2.507716 0.687269 -0.095035 1.307348 -2.424241 -1.995999 0.346292 -1.298955 -0.484230 2.475809 -0.578036 -0.999085
wb_dma_ch_pri_enc/inst_u1 -0.229498 -0.403874 -0.286701 -0.642803 -0.843300 1.015462 1.336228 0.745208 -2.488564 0.701291 -0.099423 1.243427 -2.454972 -1.993709 0.348359 -1.304424 -0.489765 2.486347 -0.626516 -1.010158
wb_dma_ch_pri_enc/inst_u0 -0.302986 -0.478312 -0.263987 -0.599097 -0.800338 1.098385 1.406660 0.762318 -2.557773 0.802679 -0.054977 1.253296 -2.551555 -2.102681 0.377528 -1.349682 -0.493112 2.623968 -0.532791 -1.081261
wb_dma_ch_pri_enc/inst_u3 -0.187400 -0.461169 -0.269595 -0.627100 -0.802379 1.012266 1.347467 0.680870 -2.462411 0.683422 -0.088295 1.329166 -2.434273 -2.011255 0.374481 -1.302576 -0.475069 2.441237 -0.626596 -1.066194
wb_dma_ch_pri_enc/inst_u2 -0.235690 -0.421622 -0.264223 -0.656946 -0.824083 1.065138 1.408147 0.775081 -2.569351 0.796437 -0.092344 1.349138 -2.565407 -2.130720 0.379590 -1.333942 -0.489178 2.566270 -0.592964 -1.141791
wb_dma/wire_de_start -1.001575 4.183186 -0.247462 -1.131104 -3.737617 2.070557 0.669221 2.361454 -0.255519 -0.973366 1.551310 0.466980 -3.990377 0.756984 0.535734 0.722777 1.709056 -2.952264 0.392811 -0.438413
wb_dma_ch_sel/assign_130_req_p0/expr_1 2.295927 0.876822 -0.343783 -2.848480 2.270596 0.399653 -1.254435 -0.653536 1.152861 0.519114 -2.727132 1.191309 -0.117394 -0.369495 0.176027 5.140185 4.797833 -3.407173 1.398204 0.033063
wb_dma_rf/wire_ch_stop -0.428000 -0.766836 -0.399914 -1.178680 -0.450788 -1.527730 1.260535 1.589502 -0.771722 1.331729 -0.434434 -1.631883 -3.742254 -3.743857 -1.489509 1.071211 1.375892 -0.010297 -0.724334 -3.679072
wb_dma/wire_mast0_dout 3.229893 1.739877 1.546367 -0.386947 1.635550 -0.518298 -2.352466 0.470108 0.184636 -3.990991 0.411997 -0.077887 3.124923 2.257430 -0.206981 -3.380251 -1.396661 -0.998779 -4.544690 1.540867
wb_dma_ch_rf/input_de_adr0 -1.391809 -2.397232 1.995245 1.047358 -3.170103 -3.304598 -3.349280 -1.098796 0.457244 -1.648206 -2.551752 -2.749074 1.835589 0.738372 -1.668857 -2.162941 -3.856551 -2.587159 -3.032717 -0.841144
wb_dma_ch_rf/input_de_adr1 0.751826 -1.109301 0.262426 1.048323 -0.525464 0.389209 -0.004277 -0.097992 -1.133593 -0.465319 -1.019009 2.705975 2.059035 0.388549 -0.072023 0.211833 0.664039 1.301340 1.784620 -0.239437
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.154182 -0.521552 0.157153 -0.863662 -1.059493 2.228937 -1.066949 -0.367922 -2.649899 -0.993121 -1.932529 -0.043707 -0.784905 0.031906 0.449795 -0.981493 -0.382074 1.257132 0.246636 1.621461
wb_dma_wb_if/input_wbs_data_i 3.302117 1.808806 1.692762 -0.315606 1.443565 -0.345706 -2.487968 0.581780 -0.042194 -3.925385 0.177957 -0.003642 3.087490 2.300678 -0.333926 -3.159400 -1.226204 -0.955347 -4.380548 1.585293
wb_dma_de/reg_tsz_dec 2.162740 2.472070 -0.182561 -2.430866 0.651811 -0.345619 -1.178538 -1.240079 2.133513 0.295733 -1.757174 1.698023 0.099772 1.404248 1.560125 1.529582 1.948415 -3.417082 -2.022628 2.871344
wb_dma_ch_sel/input_ch0_am0 0.191787 -0.509179 -1.169355 -0.915161 0.273979 -0.998637 0.134831 -0.874319 1.537343 2.646236 -1.073750 -2.422041 0.340798 0.052672 0.565271 -0.327620 0.618701 0.482227 -1.752707 1.190798
wb_dma_ch_sel/input_ch0_am1 -0.896136 -0.350216 -1.398498 -0.280980 -3.016509 0.832071 0.223192 1.170739 1.449553 -0.075935 1.027254 0.210217 0.123461 -0.849872 1.015751 -0.434852 0.591082 -1.234763 1.521051 -1.523674
wb_dma_ch_sel/assign_162_req_p1 -0.206946 -0.494029 0.127950 -0.894515 -1.005216 2.204144 -0.947042 -0.349239 -2.562630 -0.844324 -1.865159 -0.027130 -0.856673 -0.073461 0.452172 -0.937793 -0.339970 1.231678 0.246724 1.483811
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.023544 0.863079 -0.198747 -0.768536 0.633784 0.448922 2.882196 -1.122666 2.435687 0.548490 2.362803 2.911796 0.209964 -1.513498 1.780796 0.998775 1.016964 1.155178 -1.244633 0.558239
wb_dma_rf/wire_ch5_csr 4.108620 1.021472 0.000930 0.696768 -2.048443 -1.109315 -2.832893 0.797812 -0.144629 -1.983464 0.876399 0.411203 3.164669 2.141706 0.756021 -0.398279 -0.738311 -1.732320 -3.032085 1.342104
wb_dma_ch_rf/wire_ch_am1_we -0.384489 0.151461 -0.134680 -0.396283 -3.512556 2.092568 -1.497384 1.893188 0.707200 -2.466368 0.832390 0.812642 0.838622 0.053498 1.248355 -1.769350 -0.087351 -1.919191 0.808702 -1.976840
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.196842 -0.528265 0.151146 -0.945028 -1.089876 2.331182 -1.088657 -0.351487 -2.733042 -1.005040 -2.056481 -0.064293 -0.823062 0.004577 0.432764 -0.994258 -0.382262 1.252080 0.226702 1.615584
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.511267 -2.205142 -0.440235 1.053816 1.669154 -1.283643 2.082546 0.737601 -1.271873 -0.181948 0.343514 4.066777 1.231665 -1.369815 0.426303 -2.427920 -1.012693 2.352060 -0.579355 -3.552128
wb_dma_inc30r/wire_out 2.650514 -3.055400 -2.594870 -0.871806 -5.728077 -1.495102 -2.693274 -0.035384 0.562398 -2.311114 -0.221190 -0.717395 5.108551 -1.052580 -0.986090 0.234067 1.595218 -1.370875 0.998799 1.382470
wb_dma_ch_pri_enc/reg_pri_out -0.228661 -0.373420 -0.293467 -0.604801 -0.830864 0.993392 1.341076 0.776634 -2.518628 0.699321 -0.040379 1.229252 -2.503639 -1.994409 0.341132 -1.358905 -0.512658 2.520138 -0.618198 -1.001853
wb_dma/input_wb0_we_i -1.254596 2.099532 -1.274684 -3.015540 3.543911 0.999822 0.403610 0.807954 -0.435922 3.807079 -1.729451 -8.533621 -3.751098 -0.195819 -2.082958 1.049521 4.141219 2.449623 -0.299030 3.213913
wb_dma_de/always_2/if_1/if_1/stmt_1 1.087248 -2.253175 -1.734625 -0.056895 -6.784765 -1.505413 -2.842941 0.609988 1.400276 -1.156044 0.565378 -1.796306 3.683935 -0.236281 -0.123384 -1.124034 -0.310602 -2.269220 -0.753482 -0.243027
wb_dma_ch_rf/wire_ch_txsz_dewe -0.122517 2.916035 -0.333603 -2.787943 3.413699 0.536386 1.583169 -1.767961 3.024024 3.363104 -0.458728 1.533266 -2.607045 0.401334 1.883024 2.700816 2.339914 -2.195888 -0.497615 2.086768
wb_dma_de/always_22/if_1/stmt_2 1.951766 -0.178031 -1.692460 -0.546761 0.221768 -2.480641 1.113210 -0.537529 -0.253049 -2.741923 -3.228240 -0.239621 0.033395 1.312346 -0.509877 -1.423588 0.580187 -1.942011 -1.952836 0.857015
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -0.718082 1.282914 -0.490926 -1.866029 2.492196 -0.689215 0.321158 0.729698 0.741756 2.654044 -1.334572 -2.483052 -3.101773 -0.992271 -1.356002 2.733962 3.268249 -1.284178 1.292652 -0.283437
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.285428 -0.449172 -0.280900 -0.708850 -0.795087 1.097949 1.418644 0.712068 -2.465037 0.819439 -0.147310 1.352204 -2.614466 -2.150865 0.403200 -1.273377 -0.406660 2.536439 -0.528202 -1.160047
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.561470 0.192598 -0.163504 -0.400215 -3.469002 2.214805 -1.410414 1.967468 0.722480 -2.350096 0.897691 0.755530 0.659624 -0.039589 1.246488 -1.746011 -0.037538 -1.857941 0.917910 -2.025832
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.218228 2.002447 0.813824 0.260366 1.257052 -1.596528 0.004871 1.463141 0.527866 1.381619 0.069972 -1.195211 -2.464064 0.756606 -1.155779 2.426406 0.987518 -3.049406 -0.545534 -3.185363
wb_dma/wire_de_ack -0.607701 1.626528 -0.318622 0.481228 1.059622 -1.842624 3.756968 1.015813 0.695548 -1.634833 4.781590 0.435362 -2.412142 -0.787615 -0.338096 -3.166114 -2.512000 -0.003356 -3.130179 -1.606584
wb_dma_wb_mast/always_1/if_1 2.929641 1.521991 1.553459 -0.391088 1.547987 -0.385705 -2.306098 0.477647 0.098480 -3.609391 0.190078 0.017024 2.933564 2.103703 -0.208278 -3.189427 -1.283687 -0.954419 -4.149064 1.259048
wb_dma_wb_if/wire_wb_cyc_o -0.133394 -0.523184 0.138030 -0.929544 -1.127648 2.271544 -1.071194 -0.299638 -2.687103 -0.962196 -1.961396 -0.051571 -0.873563 -0.034728 0.383854 -0.948203 -0.351856 1.260340 0.247691 1.573533
wb_dma_ch_sel/assign_143_req_p0 -0.077973 1.922321 0.892685 0.242221 1.197285 -1.381826 -0.130654 1.304823 0.438808 1.247618 -0.096515 -0.856413 -2.186160 0.804437 -0.987320 2.362795 0.949195 -2.934233 -0.505405 -3.007741
wb_dma_wb_mast/wire_mast_err -0.271501 -0.817774 -0.364609 -1.087303 -0.573469 -1.518177 1.144295 1.579748 -0.759740 1.152173 -0.473340 -1.461845 -3.552460 -3.651840 -1.409387 1.019681 1.281754 -0.037656 -0.815120 -3.661668
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -0.094080 -0.791956 -0.005427 -0.196818 0.618682 0.020547 1.888839 -0.368189 1.189764 1.490396 0.480880 2.071104 -0.536263 -1.780429 0.887487 1.094306 0.714448 0.533610 0.186262 -2.253205
wb_dma/wire_slv0_dout 2.092791 7.258605 0.342639 2.580878 1.713976 -5.209529 -3.324577 3.261378 -2.821724 -0.117854 -0.057540 -3.606680 -0.213298 5.655598 -4.167343 -0.713666 -0.823879 -0.663658 -1.711416 6.045567
wb_dma_ch_sel/reg_am1 -0.861833 -0.337311 -1.374133 -0.247526 -2.908292 0.777000 0.225398 1.126301 1.414885 -0.064347 1.016440 0.195034 0.075172 -0.826609 0.995278 -0.435341 0.538103 -1.176352 1.451128 -1.464550
wb_dma_ch_sel/input_next_ch -0.545788 1.566083 -1.554313 -2.315807 -2.208327 0.456498 0.958701 1.176458 0.627469 -1.218268 0.637262 1.455900 -3.402770 -0.550022 1.818964 -2.705325 -0.695845 -3.564517 -1.907411 -1.195813
wb_dma_de/always_9 2.276132 2.324355 -0.177963 -2.493488 0.555545 -0.427937 -1.268216 -1.183317 2.140980 0.275599 -1.952140 1.861716 0.108694 1.189250 1.555391 1.634470 2.079381 -3.536564 -2.019598 2.615582
wb_dma_de/always_8 0.888230 0.280340 -0.218505 -2.446835 -0.347543 0.371178 -1.051899 0.216854 -1.800321 1.671105 -3.784062 2.294391 -2.786904 -0.737594 1.105455 0.091803 0.954101 -1.421064 -1.184272 -0.828438
wb_dma_wb_mast/always_1/if_1/cond 3.233998 1.772921 1.689279 -0.383352 1.696739 -0.458118 -2.418377 0.451384 0.114366 -4.070017 0.249702 -0.081875 3.074481 2.311783 -0.286962 -3.269129 -1.364933 -1.101834 -4.514761 1.528092
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.493648 0.624377 -0.532274 -1.482851 1.263124 -1.283111 -0.886693 1.056301 0.715079 -1.668259 0.018714 -4.150696 -0.334110 -1.605253 -3.013299 4.660968 4.358986 -2.220479 1.377716 -0.342627
wb_dma_rf/always_1/case_1/stmt_12 2.541085 -0.330825 0.928875 0.979450 0.797425 -0.456513 -1.752854 -0.982501 -1.153531 -0.353026 0.485964 3.373628 2.045033 1.466124 1.698437 -1.813473 -3.919559 -0.084263 -2.445621 1.518094
wb_dma_rf/always_1/case_1/stmt_13 0.323928 0.433014 1.034536 -0.204645 -0.957065 1.380907 -1.610503 0.957602 -0.589686 -2.391076 0.007282 0.716749 0.617682 0.687384 0.307429 -1.371191 -0.513305 -0.859409 -0.435401 -0.755847
wb_dma_de/always_3 1.170375 -0.264875 -1.482168 -0.230504 -1.943182 2.123747 -0.403812 1.310552 -0.535625 -2.360612 0.551021 0.757556 2.404168 -0.429490 -0.611546 2.227333 3.680882 0.159289 4.631356 0.285540
wb_dma_de/always_2 -0.595381 -1.773197 -0.834046 0.811380 -5.501175 -3.954900 -3.518124 1.832574 1.034797 -1.168106 -0.051508 -3.603102 2.004323 -0.051260 -2.112525 -2.181164 -2.156363 -3.688435 -0.958691 -1.741152
wb_dma_de/always_5 1.184842 0.767778 -0.378688 -1.607173 0.718374 -1.954716 -0.058171 0.526625 0.932892 2.680301 -2.008991 2.508392 -1.967024 -0.764752 0.787422 1.206235 1.430628 -2.859378 -1.462465 -2.448889
wb_dma_de/always_4 0.968926 0.268797 -0.248823 -2.461559 -0.280242 0.247925 -1.084105 0.220582 -1.636237 1.777978 -3.865465 2.289501 -2.824122 -0.815814 1.111774 0.342511 1.145085 -1.610154 -1.154603 -0.949710
wb_dma_de/always_7 2.114374 1.659102 -0.167111 -2.674653 1.207017 -0.300114 0.445000 -1.712818 3.344609 1.676766 -1.475616 3.809711 -0.189628 -0.191977 2.499885 2.618062 2.626605 -3.056706 -1.804381 0.791298
wb_dma_de/always_6 1.714274 2.422286 0.078584 -1.733370 -1.872243 1.085652 0.516686 0.426389 -2.356964 -0.086622 -2.364719 5.958908 -2.067288 0.367054 0.932646 0.339932 2.413763 -0.557679 -0.052407 1.325739
wb_dma_ch_sel/input_ch3_txsz -0.079123 0.003469 -0.438967 0.265901 0.253078 -1.145901 2.625857 1.074244 0.130274 1.835274 1.955772 1.506164 -1.773353 -2.230803 0.004087 -0.373913 -0.111265 1.465889 -0.820095 -2.819700
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -0.382889 0.802861 0.307390 -0.287301 0.330993 0.771782 -1.675102 -1.379316 -0.098296 0.300542 -1.640353 1.071460 0.187356 2.936693 1.493003 -0.913681 -1.842560 -2.217155 -0.483241 1.791667
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.139228 -0.481284 0.169527 -0.896406 -1.105867 2.198709 -1.139560 -0.308534 -2.645862 -1.013211 -1.997116 -0.102320 -0.793344 0.030559 0.397684 -0.968492 -0.347085 1.190831 0.183506 1.621597
wb_dma_ch_rf/always_11/if_1 1.298563 -1.346726 -0.145231 -2.713222 -0.299998 0.689900 -0.049856 0.112623 -0.585999 1.242392 -3.720633 1.904210 -1.887291 -3.345805 0.609320 2.584736 3.766529 -0.282409 0.246821 -2.177419
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.192697 1.812447 0.842003 0.351895 1.293362 -1.441959 0.046178 1.394788 0.559692 1.402136 0.076694 -0.998821 -2.233495 0.637164 -1.055730 2.462238 1.006965 -2.797162 -0.372794 -3.250979
wb_dma_ch_sel/always_45/case_1/cond 1.155597 0.404562 1.339393 1.912957 -0.080615 1.687424 -0.626528 0.808602 -2.260856 -1.584142 -0.814380 1.889732 2.337300 1.922889 -0.846586 1.691321 1.874378 1.568147 2.734393 -0.041294
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.356893 1.445929 1.099371 0.837746 0.433934 1.287590 -0.586530 0.863634 -1.106890 -1.007959 0.207896 -0.745878 0.229959 1.474744 -0.729954 1.489927 1.228013 0.326631 0.967345 0.120458
wb_dma_de/assign_68_de_txsz 1.393265 3.211545 0.075762 -2.617910 -0.111970 -0.206133 0.649405 -0.607714 2.140875 0.865005 -1.201606 4.263768 -2.050839 0.394163 1.637669 2.289549 2.965449 -3.998553 -1.278574 0.741559
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -1.299093 3.092331 -0.118851 0.747674 -1.026202 -1.383042 4.100158 1.289561 0.968767 -0.271671 5.542280 0.210788 -3.239698 -0.974753 -0.915847 -0.836717 -0.991078 0.394779 -1.652674 -0.576385
wb_dma_ch_rf/always_20/if_1 0.096199 -2.024350 0.301994 1.195239 -3.304540 -4.791751 -3.610487 0.710345 -0.065110 -1.256498 -0.705920 -3.673872 2.259897 0.287516 -2.989387 -1.803465 -2.815870 -2.452989 -2.149014 -0.803790
wb_dma/input_wb0s_data_i 3.175743 1.878101 1.817844 -0.304058 1.434062 -0.232474 -2.478625 0.544985 -0.026865 -3.987503 0.181319 0.133374 2.996584 2.369334 -0.239994 -3.054551 -1.226655 -1.107113 -4.315324 1.459918
wb_dma_de/reg_dma_done_d 0.371108 1.876298 -0.241877 -2.074098 0.769438 -0.547836 0.731329 0.104877 -0.651513 -1.240743 -0.339480 1.399322 -3.445976 0.261789 0.903652 -2.434000 -1.312414 -2.581458 -3.471347 -0.049082
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.869175 -0.401554 0.212003 1.175238 0.124563 -1.003826 0.655606 0.051773 0.729431 -0.200347 1.842672 -3.024537 -0.719068 -0.059871 -1.219427 -0.098137 -1.700153 -0.521204 0.075128 -1.060978
wb_dma_wb_slv/assign_1_rf_sel -0.900824 1.564205 4.609933 1.089935 4.153163 1.493564 -0.542964 -1.051830 -1.711309 -4.515884 -0.674276 -1.859185 -2.137425 2.689620 -1.721004 2.417251 -0.221380 -2.239498 -0.858799 0.370782
wb_dma_ch_rf/assign_23_ch_csr_dewe 3.740348 0.955265 -2.169029 -3.487101 4.142735 -2.613863 3.200583 1.284455 2.347779 1.340722 1.426598 1.422563 -0.784299 -3.903753 0.658737 -1.971186 3.055115 1.867766 -4.613622 -0.812392
wb_dma_de/always_4/if_1/if_1/cond 0.955806 0.381985 -0.237847 -2.433205 -0.307179 0.248279 -1.104792 0.180008 -1.693415 1.671879 -3.831084 2.242935 -2.780732 -0.673525 1.095462 0.230512 1.045920 -1.587955 -1.173957 -0.768611
wb_dma_ch_sel/assign_376_gnt_p1 -0.202110 -0.489632 0.158461 -0.815988 -0.965460 2.165799 -0.922624 -0.317181 -2.514593 -0.820324 -1.784824 -0.000962 -0.808767 -0.065738 0.434083 -0.944036 -0.341121 1.272224 0.206484 1.460933
wb_dma_de/wire_wr_ack 1.982121 1.912206 -0.453008 -3.015009 -0.263532 0.657111 0.033670 -0.510779 -0.430225 0.949416 -1.952115 3.028942 -2.247701 -0.679995 1.892731 0.204910 1.386215 -0.897882 -2.552599 1.709997
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.001509 0.819978 -0.198101 -0.802795 0.709485 0.473007 2.947381 -1.211114 2.566827 0.679572 2.364381 2.954911 0.224900 -1.577241 1.810429 1.099845 1.113206 1.186587 -1.192645 0.510559
wb_dma_ch_arb/always_1 3.359070 -1.821035 -1.372878 -0.659866 -2.003730 -0.935605 0.605569 2.153029 -1.740404 -5.623328 2.676479 0.277695 2.680604 -4.140223 -2.805438 1.158803 2.407277 1.354605 0.793472 -2.424448
wb_dma_ch_arb/always_2 3.536375 -1.673668 -1.392763 -0.718667 -2.025427 -1.106104 0.557060 2.218216 -1.535914 -5.643621 2.741002 0.231061 2.668075 -4.118208 -2.759134 1.150424 2.397675 1.072016 0.517185 -2.434489
wb_dma/wire_ch0_txsz 1.432742 4.137382 -0.303962 -2.126769 -0.578621 -1.283652 1.423486 0.831865 1.223264 1.081684 0.387946 3.891513 -3.193135 0.066202 0.846075 0.945202 2.206979 -3.180471 -2.223032 0.266807
wb_dma_de/always_19 -1.505202 -2.045183 -1.206928 -1.186690 -2.531903 -0.083991 1.074239 -0.623010 1.820725 -4.372207 1.701942 -1.738095 0.774282 -2.930244 -0.950006 -0.297853 -0.601470 -1.583593 0.660699 -1.337030
wb_dma_de/always_18 3.217716 3.869961 2.374548 4.034966 -0.252292 -0.343164 0.856500 1.004200 -0.148484 -0.625840 1.363300 0.027920 0.697448 3.188810 0.076637 4.024423 1.315970 1.050113 -2.078501 0.071710
wb_dma_de/always_15 2.140576 2.437065 -0.601041 -2.200815 0.836967 -1.510400 1.109285 -0.181265 2.284619 1.892481 -0.035356 3.053126 -1.401057 -0.613177 1.512776 1.262854 1.850813 -2.168105 -2.732324 0.292488
wb_dma_de/always_14 -0.338373 -0.781284 -0.361100 -1.075521 -0.581033 -1.467602 1.220429 1.598750 -0.865279 1.143376 -0.451651 -1.420381 -3.622871 -3.664448 -1.437679 0.952518 1.196135 0.030560 -0.801457 -3.628541
wb_dma_de/always_11 0.386198 1.551446 1.133916 0.849879 0.477913 1.383370 -0.575693 0.926493 -1.095251 -1.021969 0.280583 -0.765157 0.273537 1.565759 -0.792438 1.560685 1.319862 0.293081 1.060611 0.127425
wb_dma_de/always_13 -0.414541 1.421028 -1.589305 -2.169280 -2.225388 0.343578 0.775715 1.169096 0.604055 -1.444688 0.634584 1.370350 -3.092492 -0.447590 1.792392 -2.863229 -0.870202 -3.572144 -1.950092 -1.250167
wb_dma_de/always_12 0.861326 0.366441 -0.236643 -2.401873 -0.212631 0.214670 -0.991286 0.240416 -1.634341 1.854423 -3.758209 2.203807 -2.889223 -0.711519 1.081557 0.249530 0.993640 -1.608013 -1.117538 -0.864379
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -4.324866 3.591843 0.954254 -1.095313 2.291568 0.366072 -1.751391 1.875708 -3.348254 0.715368 -2.717782 -4.885339 -6.602769 2.161181 -2.187024 -2.071748 -1.725956 -1.887905 -0.263188 0.500762
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.269009 1.946823 0.803359 0.302205 1.243223 -1.470427 -0.020563 1.450738 0.469357 1.380230 0.115765 -1.202299 -2.333427 0.717567 -1.156541 2.402242 1.011209 -2.856442 -0.377342 -3.082162
wb_dma_ch_pri_enc/wire_pri13_out -0.212575 -0.449652 -0.265234 -0.654513 -0.826232 1.112244 1.409976 0.694705 -2.496420 0.716291 -0.076135 1.423902 -2.440025 -2.037790 0.423495 -1.336065 -0.478397 2.561615 -0.618477 -1.050254
wb_dma_de/reg_read_r 2.093447 2.403286 -0.558699 -2.130168 0.870346 -1.408715 1.012156 -0.210245 2.124290 1.881906 -0.094557 3.071707 -1.426396 -0.492953 1.546662 1.054284 1.667277 -2.071335 -2.724809 0.344417
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 2.325758 1.165827 -0.716590 -2.880197 -0.559602 -0.015749 1.707026 0.814804 -0.327819 0.683878 -0.376185 2.046626 -2.517619 -3.570467 0.486271 1.165426 3.337755 1.222928 -2.064669 -0.008551
wb_dma/assign_9_slv0_pt_in 1.408270 0.422663 2.527354 0.386477 0.899215 0.951514 0.093718 -1.169998 -1.185150 -3.966846 0.514939 1.858792 0.223339 1.383250 0.272512 -0.217806 -0.355078 -0.715776 -2.665510 1.190900
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -1.436417 3.120681 -0.083386 0.782811 -1.089872 -1.378281 4.182040 1.310699 0.993692 -0.296099 5.607905 0.149572 -3.368957 -1.017433 -0.976214 -0.790217 -1.016855 0.317133 -1.617613 -0.662014
wb_dma_ch_rf/always_17/if_1/block_1 1.697380 2.618889 0.043829 -1.812023 -1.738742 1.008527 0.585251 0.474633 -2.267912 0.033016 -2.282128 5.947281 -2.252999 0.360798 0.980862 0.345301 2.402117 -0.664349 -0.129978 1.387709
wb_dma_ch_rf/assign_10_ch_enable/expr_1 3.369011 -1.768700 -0.799568 1.441978 -3.809109 -3.258575 0.377915 -1.194839 -0.955129 -3.374770 -0.612911 -0.262250 1.310373 0.678227 -1.369924 1.351039 -0.526732 -2.159819 -1.850461 0.825544
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 1.033289 0.855891 -0.409062 -1.640240 0.806961 -1.898997 0.032406 0.561605 0.866049 2.776288 -1.916160 2.278501 -2.152601 -0.777996 0.672683 1.214608 1.473862 -2.717323 -1.362800 -2.436663
wb_dma_de/assign_20_adr0_cnt_next/expr_1 0.147983 -0.517010 -1.182460 -0.894123 0.236218 -0.929888 0.157139 -0.886157 1.569177 2.682120 -1.003973 -2.477966 0.342172 0.102544 0.607472 -0.301565 0.618479 0.521984 -1.705895 1.258998
wb_dma_ch_pri_enc/wire_pri2_out -0.272587 -0.430395 -0.312795 -0.627757 -0.796688 1.006283 1.491684 0.762547 -2.401834 0.851344 0.035686 1.358360 -2.560501 -2.138702 0.403106 -1.291397 -0.485008 2.603981 -0.592673 -1.197779
wb_dma_de/always_11/stmt_1 0.312254 1.423613 1.058969 0.793635 0.445374 1.245915 -0.545720 0.839968 -1.016555 -0.920463 0.239988 -0.779071 0.191388 1.434888 -0.732869 1.514182 1.261695 0.255929 1.009367 0.090924
wb_dma_ch_rf/wire_ch_adr1_we 1.132509 0.437679 1.295621 1.806592 -0.073355 1.608967 -0.506517 0.821217 -2.164919 -1.414287 -0.724923 1.917388 2.112412 1.793295 -0.826934 1.692093 1.881855 1.539472 2.656409 -0.200872
wb_dma_ch_sel_checker/input_ch_sel -0.002065 0.823101 -0.414671 0.472754 -0.347682 -1.146692 0.659378 1.480871 -1.042502 0.274748 1.418796 -0.664197 -1.243019 -0.318583 -0.906108 -1.442050 -0.855329 0.896578 -0.966004 -0.487337
wb_dma_ch_sel/input_ch1_adr1 0.795968 -1.194664 0.296599 1.139185 -0.549796 0.437892 -0.037842 -0.115805 -1.192618 -0.579039 -1.095820 2.773269 2.208614 0.438476 -0.115194 0.210644 0.592126 1.390730 1.900609 -0.186686
wb_dma/wire_slv0_pt_in 1.554881 0.461612 2.523405 0.494211 0.745156 0.954648 -0.036580 -1.099691 -1.180355 -4.029209 0.565050 1.916806 0.423724 1.494247 0.324216 -0.260017 -0.389428 -0.681044 -2.715102 1.275355
wb_dma_rf/always_2/if_1/if_1/cond -1.588972 0.067668 0.845707 -1.207416 2.867721 -0.714365 -1.290832 1.023402 -2.169672 -0.768232 -3.524642 -0.615128 -3.573158 0.150948 -0.062870 -3.384884 -2.450594 -2.066331 -2.578734 -3.377737
wb_dma_pri_enc_sub/reg_pri_out_d -0.261202 -0.421090 -0.311823 -0.618072 -0.792844 0.990692 1.507513 0.737293 -2.407704 0.817795 0.053739 1.297972 -2.542549 -2.128048 0.389492 -1.333589 -0.504650 2.610093 -0.569374 -1.178749
wb_dma_ch_pri_enc/always_4/case_1 -0.254896 -0.455440 -0.287189 -0.642196 -0.770292 0.998961 1.537121 0.752241 -2.465547 0.860180 0.050718 1.403111 -2.584395 -2.202990 0.379668 -1.298182 -0.452026 2.631642 -0.621811 -1.265885
wb_dma_ch_pri_enc/wire_pri29_out -0.213329 -0.386304 -0.309241 -0.602867 -0.846122 0.965274 1.351481 0.774049 -2.480361 0.718696 -0.031477 1.234763 -2.499138 -2.041053 0.325898 -1.306370 -0.466737 2.487681 -0.616864 -1.077646
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.009115 1.666359 -0.594851 -0.359946 0.307566 -0.689852 3.625236 0.314279 1.416705 0.926423 3.783226 2.345686 -1.044539 -1.961935 0.911947 -0.409739 0.250136 2.087140 -2.199061 -0.002556
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.690971 2.509772 0.060274 -1.823897 -1.867404 1.074213 0.445966 0.396693 -2.309812 -0.047482 -2.442182 5.904100 -2.108524 0.390255 0.969383 0.445318 2.420376 -0.698843 -0.097995 1.393090
wb_dma_de/wire_read_hold -0.164678 -0.499407 0.146344 -0.900422 -1.063450 2.250621 -1.040601 -0.328461 -2.621444 -0.956741 -1.936859 -0.012576 -0.828427 -0.034073 0.434306 -0.973251 -0.371457 1.228245 0.200869 1.543307
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 1.100536 0.359553 1.319842 1.892349 -0.030708 1.577665 -0.576226 0.791810 -2.197623 -1.388450 -0.778205 1.918462 2.234932 1.819189 -0.830957 1.691227 1.838524 1.574684 2.717443 -0.158527
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.141384 -0.813295 0.005979 -0.212171 0.569623 0.030938 1.884593 -0.398954 1.179982 1.474901 0.489225 2.086194 -0.546987 -1.772043 0.887230 1.051335 0.666711 0.528020 0.182340 -2.219523
wb_dma_ch_rf/wire_sw_pointer 0.013312 2.744359 0.457893 -1.147773 -2.351367 2.853433 -1.233657 2.662612 -0.701941 -4.100635 1.021170 0.961500 -1.703729 1.589138 1.346031 -2.522016 -0.256602 -3.383323 -0.922937 -1.766332
wb_dma/wire_slv0_din 0.946486 -0.886848 1.486813 0.271561 1.101144 -3.710131 -5.861002 -0.642390 -3.154136 -4.594277 -6.581646 0.747015 1.964985 1.914042 -1.218517 -2.645489 -3.580095 -3.069582 -0.061916 4.219466
wb_dma_ch_rf/input_dma_err -0.199269 -0.768919 -0.332132 -1.128652 -0.697554 -1.433362 0.991922 1.555856 -0.932652 0.937366 -0.603442 -1.405865 -3.477810 -3.546553 -1.422272 0.921406 1.179740 -0.079378 -0.881741 -3.453058
wb_dma_ch_sel/assign_158_req_p1 -0.132883 -0.506050 0.171673 -0.863140 -1.008365 2.193216 -1.096869 -0.323943 -2.564125 -0.960830 -1.908575 -0.072657 -0.766041 0.042091 0.419633 -0.924565 -0.337567 1.147131 0.205735 1.573161
wb_dma_ch_rf/assign_17_ch_am1_we -0.332254 0.210380 -0.179501 -0.344166 -3.447756 1.962402 -1.455892 1.901695 0.646639 -2.400776 0.818129 0.803111 0.825673 0.029873 1.187629 -1.768414 -0.068874 -1.819149 0.770408 -1.857797
wb_dma_ch_rf/assign_7_pointer_s 0.632322 0.937922 0.919045 1.361978 -0.816602 0.196736 -1.306680 0.507752 -0.391051 -1.684476 0.455455 0.624902 2.688107 1.470150 0.226417 -1.292008 -0.287861 0.764433 -1.762170 0.140562
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -0.242651 -0.480624 -0.253496 -0.637250 -0.894133 1.136167 1.328692 0.732309 -2.621455 0.657124 -0.142332 1.344569 -2.487962 -2.059196 0.383445 -1.401629 -0.534542 2.606843 -0.626607 -1.050660
wb_dma_wb_slv/always_5/stmt_1 -2.090485 2.314216 0.791764 0.189364 2.893399 -0.293589 0.309261 1.571791 0.315815 1.312016 0.687858 -5.849664 -3.284951 0.575498 -3.134673 3.887753 2.691784 -1.380753 2.217637 -1.023019
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.168193 -0.518476 0.152371 -0.879156 -1.037740 2.201710 -1.068508 -0.346150 -2.613230 -0.971294 -1.916603 -0.017278 -0.790521 -0.009785 0.435244 -0.962544 -0.374536 1.227380 0.233536 1.570902
wb_dma_wb_mast/assign_1 2.669606 2.761509 -1.540262 -3.638574 1.864238 3.352814 0.497617 -0.180497 -1.495782 -2.311618 1.097589 -1.896520 0.153662 -0.731804 -0.297768 0.171437 3.795633 3.893897 -0.281761 7.147414
wb_dma_ch_sel/input_de_ack -0.395932 1.613126 -0.367916 0.402558 1.050778 -1.764353 3.732312 0.905742 0.803589 -1.568765 4.722523 0.571702 -2.194638 -0.838589 -0.229380 -3.056419 -2.332356 0.115383 -3.042094 -1.335240
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.202461 0.621400 -0.540141 -1.428600 1.460284 -1.172572 -0.770811 1.008610 0.708320 -1.476901 0.124843 -4.386859 -0.477403 -1.570623 -3.061334 4.573131 4.229907 -2.105495 1.521376 -0.234150
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 1.551142 -0.849858 -0.326909 -1.893748 0.697715 -1.649219 0.940972 0.498883 2.063816 2.197612 -1.850087 1.983078 -1.128219 -3.469202 0.079592 3.621010 4.279329 -1.672872 0.024041 -3.896506
wb_dma_ch_sel/reg_valid_sel -1.119183 4.123144 -0.225315 -1.240524 -3.500646 2.205769 0.773931 2.142119 -0.203206 -0.827479 1.357129 0.586168 -4.137374 0.686418 0.576927 0.893005 1.838253 -2.951470 0.579470 -0.357289
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.815139 0.335992 -0.273420 -2.487442 -0.203815 0.314015 -1.022681 0.196226 -1.659063 1.854258 -3.868980 2.192873 -2.903816 -0.716346 1.118578 0.272812 1.081754 -1.592446 -1.124052 -0.854648
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.564661 0.798526 -0.149440 -1.760266 -0.647179 0.875319 0.149420 -0.517045 -1.401961 0.551310 -2.740930 5.454558 -0.159553 -0.265340 1.677597 0.526159 2.045344 0.452506 -0.626146 1.378669
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.619990 1.023333 0.889701 1.324288 -0.895565 0.159624 -1.270094 0.671262 -0.398928 -1.754948 0.487689 0.638822 2.622164 1.382044 0.200151 -1.272206 -0.161034 0.779080 -1.856986 -0.082381
wb_dma_wb_mast/always_4/stmt_1 -0.153340 -0.491678 0.172553 -0.838366 -1.017992 2.166605 -1.082219 -0.334091 -2.594814 -0.974974 -1.930600 -0.055578 -0.758339 0.046913 0.415731 -0.991520 -0.391948 1.223082 0.224048 1.591628
wb_dma_ch_sel/assign_375_gnt_p0 3.647037 -1.323774 -1.510329 -0.128422 -0.969333 -2.642239 1.178416 2.354604 0.471885 -5.313728 4.119815 0.425350 3.715131 -3.833539 -3.089184 1.567150 2.609418 0.118676 0.472709 -3.285935
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.204093 -0.500123 0.152446 -0.851841 -1.008896 2.147675 -0.945552 -0.345025 -2.565312 -0.858286 -1.838979 -0.033575 -0.870294 -0.039771 0.436036 -0.916638 -0.374562 1.244354 0.221983 1.470294
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.278250 0.619166 -0.464935 -1.433741 1.328364 -1.220563 -0.862154 1.030489 0.702358 -1.518726 -0.013324 -4.288203 -0.393506 -1.517027 -3.054482 4.582443 4.235745 -2.210094 1.467803 -0.333273
wb_dma/inst_u2 2.025894 0.127231 -0.876758 0.559226 -1.576359 -2.627488 -0.144401 -0.266325 -0.786143 -2.766863 -1.650568 -0.652632 0.858023 1.772099 -1.127465 -1.013076 -0.458175 -1.695414 -2.245365 1.149012
wb_dma/inst_u1 2.812058 -0.042189 -0.021050 0.385098 -1.175285 -1.564505 -1.708426 -0.978462 -1.135409 -3.789721 -0.559514 0.038833 1.799183 2.444954 -0.070402 -0.768920 -1.880153 -2.853245 -3.287662 1.244110
wb_dma/inst_u0 3.037191 1.657748 0.922808 0.893869 -1.525819 -1.371507 -3.802568 0.085905 -2.118862 -5.185766 -0.979804 0.969773 3.882453 3.711200 -0.482252 -1.863907 -1.447701 -2.084569 -3.254499 2.636544
wb_dma/inst_u4 4.433404 1.658040 2.216010 -1.770350 0.376360 2.060992 -2.347271 -0.492781 -1.402937 -4.433390 1.148001 0.590496 1.440357 -0.431249 -0.219618 1.340580 -0.186022 0.535564 -3.703429 2.046422
wb_dma_ch_rf/assign_2_ch_adr1 1.260612 2.450736 2.834818 2.115598 -1.125804 2.814099 -1.158854 1.626587 -3.197117 -2.076399 -0.871174 3.993190 1.803088 3.740684 -1.040679 0.313773 1.848270 1.408810 1.551243 -0.327204
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.139741 -0.317914 1.296225 1.511916 -0.975236 -1.277017 1.024964 0.788675 -1.008263 0.383197 2.230625 1.665625 -0.254612 -1.611096 -0.858149 0.270884 -1.405184 1.735006 -1.180889 -2.803476
wb_dma_ch_rf/wire_pointer_s 0.769479 1.008698 0.903987 1.294889 -0.828790 0.095532 -1.388857 0.503894 -0.415010 -1.720882 0.465522 0.704904 2.713078 1.508858 0.272793 -1.295449 -0.350371 0.658627 -1.955996 0.149682
wb_dma_ch_sel/always_40/case_1/stmt_1 0.680642 -0.998577 -0.136688 1.369965 -0.258362 -0.762129 2.307048 0.937356 -1.051838 1.135897 0.773376 3.940197 0.489361 -1.518767 -0.162901 -0.145128 0.499529 2.616631 1.050311 -2.713981
wb_dma_ch_sel/always_40/case_1/stmt_2 -0.118333 -0.011694 -0.444780 0.215187 0.291532 -1.089348 2.532361 1.030084 0.157604 1.806430 1.873734 1.478869 -1.739807 -2.160762 0.032364 -0.333240 -0.119668 1.424651 -0.760837 -2.730490
wb_dma_ch_sel/always_40/case_1/stmt_3 0.019664 0.859316 -0.401367 0.472957 -0.342080 -1.184105 0.716312 1.493469 -1.058119 0.307698 1.447311 -0.685442 -1.237988 -0.383108 -0.908019 -1.484453 -0.834976 0.927121 -0.990990 -0.537572
wb_dma_ch_sel/always_40/case_1/stmt_4 0.756313 -1.261370 -0.654636 -0.032874 2.222068 -1.552815 2.058338 0.754037 -0.149733 0.269103 1.214041 1.596580 -0.716570 -1.777565 0.592505 -2.655822 -1.608693 1.056739 -2.282357 -3.430117
wb_dma_pri_enc_sub -0.162954 -0.412110 -0.269018 -0.580765 -0.838317 0.895186 1.433411 0.778518 -2.387220 0.746852 0.043085 1.286139 -2.431947 -2.076100 0.338873 -1.299713 -0.442167 2.493449 -0.658305 -1.162572
wb_dma_ch_rf/reg_ch_am1_r -0.290489 0.213166 -0.109526 -0.355272 -3.393923 1.945132 -1.439036 1.901497 0.673668 -2.476423 0.837477 0.832510 0.774084 -0.027101 1.155124 -1.682800 -0.106148 -1.833283 0.626806 -1.948836
wb_dma_de/assign_72_dma_err -0.303740 -0.821658 -0.309003 -1.136927 -0.584107 -1.372620 1.129035 1.539685 -0.882329 1.078388 -0.575460 -1.388567 -3.522863 -3.621075 -1.369189 0.976883 1.245796 0.071510 -0.739540 -3.532925
wb_dma_de/reg_ptr_adr_low 2.697799 2.500680 1.351612 3.271730 -0.631631 -1.513214 1.393096 0.175959 0.915417 0.523895 1.113385 0.555373 0.385269 1.832632 0.776755 2.713215 0.181460 0.796053 -2.874994 -0.049671
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.174407 -0.294062 1.283108 1.552300 -0.928349 -1.358366 1.076894 0.761704 -0.915784 0.426034 2.299360 1.701832 -0.220775 -1.674979 -0.813508 0.247384 -1.443780 1.706879 -1.280956 -2.889428
wb_dma_de/reg_state 1.827297 0.200539 -1.594319 -0.440242 0.173671 -2.725033 1.034923 -0.244419 -0.141262 -2.565232 -3.247315 -0.359650 -0.156137 1.448053 -0.609878 -1.554239 0.575449 -2.048834 -2.109121 0.741799
wb_dma_ch_rf/always_26/if_1 -0.028382 2.631717 0.403145 -1.218456 -2.187768 2.898563 -1.123911 2.638159 -0.689640 -3.929101 0.969680 0.874815 -1.789923 1.441755 1.376680 -2.500512 -0.239870 -3.310692 -0.849243 -1.799651
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.185347 -2.679731 -2.070493 -4.318582 -0.242979 -0.807851 -1.211784 -0.407003 1.344808 0.592024 -6.376095 2.885271 1.219483 -1.711011 2.891261 -5.967220 0.408257 -0.757579 -3.024065 -0.157847
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -1.347393 3.012448 -0.102560 0.731435 -0.882974 -1.395166 4.096869 1.208648 1.109017 -0.221090 5.495384 0.106747 -3.243313 -1.062580 -0.881661 -0.746081 -0.963524 0.353714 -1.658601 -0.598733
wb_dma_ch_sel/assign_113_valid -0.549855 0.431477 -0.245098 -0.600635 0.806704 -2.874519 0.696158 0.606157 1.668749 2.474650 -0.217695 -0.288743 -2.711978 -0.944864 -0.353305 1.186823 -0.052906 -3.319977 -1.407831 -3.526847
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.782558 -0.334889 0.200854 1.142431 0.115137 -0.979298 0.557269 0.023104 0.736622 -0.313741 1.756748 -2.950888 -0.599240 0.033999 -1.175406 -0.153020 -1.700866 -0.537071 0.021902 -0.940015
wb_dma_inc30r/always_1 1.928966 -1.917020 -4.286833 -0.585884 -4.799433 -0.315911 -2.106509 1.936516 0.443734 -0.899924 1.534236 -0.108666 3.336218 -0.758407 -0.498325 0.423384 2.722812 -2.112422 5.022485 1.324571
wb_dma_de/always_23/block_1/case_1/cond 2.054013 0.094787 -1.527671 -0.592552 0.307492 -2.399577 0.971205 -0.442057 -0.374754 -2.941602 -3.259549 -0.283533 -0.009531 1.350761 -0.500631 -1.561364 0.539670 -1.813432 -2.180617 1.093028
wb_dma_ch_sel/assign_128_req_p0/expr_1 2.326647 0.976540 -0.399178 -2.911437 2.314030 0.489252 -1.323648 -0.641873 0.964839 0.360032 -2.708141 0.951991 -0.132187 -0.214279 0.094917 5.042716 4.730093 -3.318452 1.386361 0.327761
wb_dma_de/always_8/stmt_1/expr_1/expr_1 1.137532 0.851630 -0.362158 -1.640391 0.754566 -1.871344 -0.193637 0.467715 0.852112 2.611896 -2.084341 2.410340 -1.924588 -0.587999 0.769583 1.129263 1.349022 -2.922031 -1.465886 -2.243506
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -0.096905 0.019792 -0.420118 0.205273 0.227918 -1.143725 2.543334 1.074289 0.136976 1.750804 1.908957 1.429945 -1.764807 -2.131930 -0.016739 -0.398376 -0.121795 1.398788 -0.822400 -2.722553
wb_dma_de/always_9/stmt_1/expr_1/expr_1 2.935586 1.159276 0.214669 -0.751167 -1.770344 0.292488 -1.379066 -1.898020 1.504725 -2.139077 -0.553475 4.279949 3.019659 2.050402 2.936670 -0.930235 -1.023828 -2.168124 -3.234998 2.900248
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 2.113297 -0.646417 1.126427 1.189075 0.093399 -1.946145 0.026235 1.715178 -1.545582 -1.800748 1.344818 -0.278872 1.397232 -2.401623 -3.976814 4.819704 3.202020 0.929391 1.972393 -3.027665
wb_dma_ch_sel/assign_148_req_p0 -0.143624 1.895015 0.898513 0.337390 1.260237 -1.444685 -0.110968 1.397173 0.553995 1.314121 0.043569 -1.141201 -2.137652 0.825931 -1.122694 2.616081 1.098439 -2.948223 -0.309779 -3.065008
wb_dma/wire_ndr 1.524968 -0.791052 -0.331073 -1.902179 0.751508 -1.639278 1.016088 0.502757 2.078964 2.233547 -1.814005 1.906000 -1.143577 -3.466520 0.086948 3.613968 4.248709 -1.607366 0.033661 -3.823622
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -0.090337 0.010254 -0.433322 0.228604 0.225414 -1.129389 2.470962 1.047830 0.122934 1.699148 1.894831 1.402943 -1.697930 -2.079953 0.021910 -0.354387 -0.113168 1.374106 -0.821987 -2.676018
wb_dma_pri_enc_sub/always_3/if_1/if_1 -0.263916 -0.415979 -0.295014 -0.648832 -0.814536 0.969172 1.476489 0.760752 -2.484351 0.846674 -0.003811 1.309012 -2.566982 -2.141051 0.360180 -1.320713 -0.469756 2.578965 -0.639258 -1.188632
wb_dma_ch_sel/always_8/stmt_1/expr_1 0.745436 -1.319468 -0.652133 -0.028653 2.325796 -1.580056 2.181937 0.752948 -0.148733 0.338364 1.284013 1.699919 -0.752574 -1.887625 0.637453 -2.830544 -1.742079 1.162656 -2.410647 -3.466806
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.943857 -1.280819 1.434479 2.431657 -1.441367 -1.109592 1.064430 0.753848 -1.942306 -0.060531 1.221237 4.131641 1.569374 -1.307925 -1.002503 0.633030 -0.659514 2.758542 0.456628 -3.180420
wb_dma_rf/input_dma_done_all 2.033763 2.376625 -0.582603 -2.219988 0.845213 -1.486873 1.125204 -0.156086 2.211602 2.019140 -0.082184 3.106377 -1.562141 -0.707946 1.542288 1.191620 1.835060 -2.142568 -2.720096 0.096940
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.731272 0.914753 0.981165 1.336461 -0.777243 0.221442 -1.374719 0.472024 -0.400889 -1.648885 0.442095 0.767710 2.710506 1.479399 0.340747 -1.301697 -0.356242 0.721817 -1.921204 0.067813
wb_dma_de/assign_66_dma_done -0.467619 1.398916 -1.558480 -2.243446 -2.397853 0.499992 0.750103 1.118914 0.569189 -1.485641 0.489850 1.499552 -3.129920 -0.460456 1.908598 -2.923067 -0.880695 -3.554492 -1.883569 -1.203713
wb_dma/wire_ch4_csr 4.213891 0.972811 0.070792 0.920826 -2.148302 -1.241333 -2.955892 0.937598 -0.363567 -2.202739 1.051737 0.292416 3.317411 2.195285 0.603060 -0.562648 -0.947699 -1.574137 -3.151623 1.305098
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.168545 -0.466591 0.190613 -0.834032 -1.036663 2.221501 -1.042136 -0.355722 -2.607341 -0.938125 -1.872580 -0.008579 -0.821599 -0.010644 0.419277 -0.987159 -0.387292 1.232803 0.211876 1.556361
wb_dma_ch_sel/input_ch3_csr 3.861512 2.038465 -1.693211 -0.186849 -1.009501 -0.812990 -2.865373 1.477735 1.046387 -0.417617 1.957375 -2.124430 1.487528 2.605324 1.778224 -1.206831 -0.574604 -2.720308 -3.184246 2.516615
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.260546 -0.360252 1.331769 1.563291 -0.976639 -1.302839 1.016914 0.752485 -0.989220 0.303947 2.268894 1.800813 -0.116372 -1.661545 -0.855878 0.310404 -1.416590 1.702720 -1.259670 -2.891926
wb_dma_de/wire_adr1_cnt_next 0.813883 -1.662332 -2.596536 -1.041826 -2.437696 0.981464 0.229049 0.453187 0.538914 -1.282417 0.237776 1.600341 2.205874 -1.873140 0.144859 0.946356 2.673145 -0.082297 3.944699 0.245658
wb_dma/wire_de_adr0 0.084043 -1.976578 0.347171 1.208311 -3.239290 -4.716588 -3.719767 0.588605 0.068943 -1.381528 -0.649621 -3.927704 2.438807 0.501831 -3.021456 -1.645926 -2.749491 -2.636741 -2.072097 -0.587894
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.261618 -0.458641 -0.266610 -0.595321 -0.722239 0.997358 1.544957 0.727322 -2.354759 0.867871 0.065873 1.411002 -2.484641 -2.162874 0.464947 -1.273994 -0.456644 2.576578 -0.609796 -1.220772
wb_dma_de/reg_adr0_cnt -0.702730 -1.834965 -0.675658 0.906157 -5.483740 -3.833765 -3.140660 1.686362 1.029760 -1.260172 0.237188 -3.344650 1.944444 -0.209563 -1.994734 -2.221208 -2.354865 -3.427147 -1.116895 -2.068967
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -0.202279 -0.407847 -0.290092 -0.596850 -0.809106 0.962656 1.327360 0.739980 -2.468567 0.679526 -0.105456 1.255533 -2.410147 -1.987593 0.317453 -1.315682 -0.479607 2.442270 -0.593015 -1.074167
wb_dma/wire_am0 0.251636 -0.452136 -1.183019 -0.983130 0.264861 -0.944597 0.159287 -0.909921 1.594567 2.696883 -1.112868 -2.470100 0.341853 0.139227 0.604425 -0.313249 0.698768 0.507915 -1.834954 1.293035
wb_dma/wire_am1 -0.915986 -0.308531 -1.356711 -0.259081 -2.902232 0.832673 0.198062 1.095803 1.346094 -0.064454 1.016186 0.235133 0.083916 -0.777859 0.958358 -0.439593 0.543631 -1.170331 1.506281 -1.464888
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.082274 1.926437 0.842724 0.352130 1.210588 -1.524816 -0.058051 1.432226 0.426971 1.248354 0.049451 -1.110690 -2.187711 0.797924 -1.135981 2.401324 0.984761 -2.911965 -0.519445 -3.075039
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.209794 1.774042 0.837170 0.336345 1.198408 -1.405224 -0.068338 1.384618 0.496820 1.419989 -0.045571 -0.953244 -2.203215 0.710088 -1.007689 2.450388 0.994054 -2.905561 -0.383529 -3.177438
wb_dma_ch_rf/always_22/if_1/if_1 0.129911 -0.547992 -1.190464 -0.919393 0.265428 -1.004075 0.107204 -0.947134 1.608598 2.780794 -1.122025 -2.622212 0.402868 0.152645 0.548086 -0.335046 0.622259 0.487938 -1.709898 1.311914
wb_dma_de/assign_69_de_adr0 0.145581 -2.019050 0.178779 0.997070 -3.149558 -4.742803 -3.593822 0.589622 0.104259 -1.106573 -0.747248 -3.897336 2.301683 0.317247 -2.912642 -1.684087 -2.611272 -2.521468 -2.118114 -0.560877
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.132549 -0.414147 -0.134477 -0.553663 0.274433 -2.564167 -0.138506 0.869278 1.720249 0.539775 -0.459410 -2.894392 -1.262915 -1.764896 -1.847535 2.449776 1.878178 -2.542504 -0.098855 -2.675747
wb_dma_de/wire_mast0_go -0.234157 -0.477426 0.167807 -0.876014 -0.998657 2.252204 -0.918738 -0.357485 -2.580714 -0.828857 -1.832061 0.042764 -0.894554 -0.077034 0.491522 -0.978729 -0.358191 1.274444 0.233713 1.485990
wb_dma_wb_slv/input_slv_din 0.049887 -2.059285 -0.199899 -0.399236 -0.062210 -1.028840 -1.687839 -3.164288 -1.019609 -4.166603 -3.534772 -1.608746 2.224190 0.506475 -1.021194 1.735247 -0.312441 -1.121809 2.213844 5.033116
wb_dma_de/always_3/if_1/if_1 1.185162 -0.372568 -1.480316 -0.144035 -1.943637 2.138083 -0.359142 1.265205 -0.703675 -2.255735 0.388060 1.082860 2.513159 -0.367863 -0.515249 2.099223 3.640734 0.358698 4.686667 0.345378
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.182876 -0.296457 1.304051 1.499432 -0.879985 -1.307222 1.102059 0.799653 -0.952142 0.464597 2.240205 1.720194 -0.360608 -1.678795 -0.816909 0.306714 -1.396961 1.705197 -1.223125 -2.920699
wb_dma_ch_sel/always_47/case_1 -0.880171 -0.271380 -1.367353 -0.287087 -2.902963 0.854922 0.201818 1.083144 1.357176 -0.049029 0.962818 0.213177 0.063143 -0.748391 0.998725 -0.471082 0.495244 -1.207298 1.444883 -1.417857
wb_dma_ch_sel/assign_152_req_p0 -0.082422 1.834821 0.848714 0.275564 1.201343 -1.413664 0.048273 1.448119 0.495637 1.364486 0.019519 -0.802406 -2.257393 0.639121 -1.011009 2.496442 1.103246 -2.829532 -0.430895 -3.275772
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -1.404819 3.117169 -0.156061 0.697480 -0.910492 -1.439875 4.335370 1.306329 1.121971 -0.168425 5.620872 0.176567 -3.424173 -1.135755 -0.913634 -0.757710 -0.898130 0.330656 -1.659516 -0.663888
wb_dma_de/reg_de_adr0_we -1.771613 -0.370824 0.195091 1.108970 0.148500 -0.946955 0.614185 0.041548 0.742634 -0.174966 1.719416 -2.859723 -0.674423 -0.078135 -1.152609 -0.068224 -1.588661 -0.473951 0.049167 -0.983210
wb_dma_ch_sel/assign_114_valid -0.547951 0.374452 -0.241882 -0.556608 0.774019 -2.884132 0.486962 0.599387 1.700769 2.432631 -0.289107 -0.398960 -2.544961 -0.846873 -0.391851 1.151400 -0.091993 -3.331362 -1.361589 -3.399021
wb_dma_ch_rf/assign_4_ch_am1 -0.495134 0.179954 -0.179130 -0.388486 -3.450094 2.013572 -1.422148 1.918302 0.681718 -2.312692 0.801158 0.660592 0.712056 0.039765 1.123308 -1.740099 -0.075826 -1.875961 0.910398 -1.988730
wb_dma_de/wire_dma_done_all 2.079726 2.369820 -0.585488 -2.172519 0.815081 -1.472968 1.090275 -0.080677 2.067701 1.896514 -0.013861 2.993914 -1.468868 -0.736746 1.395701 1.155531 1.816666 -1.983959 -2.675248 0.168940
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.343899 0.620278 -0.467001 -1.444926 1.284449 -1.321755 -0.804859 1.089910 0.696434 -1.682052 0.090770 -4.304447 -0.457538 -1.610802 -3.105422 4.590988 4.229266 -2.257389 1.369280 -0.396594
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -0.970874 4.122275 -0.178974 -1.180158 -3.773650 2.099701 0.345552 2.183292 -0.340333 -1.111137 1.123558 0.538605 -3.829432 0.966165 0.535054 0.789658 1.700569 -3.208330 0.466573 -0.237792
wb_dma_wb_slv/input_wb_data_i 2.314201 6.538392 0.573580 2.786925 1.981248 -5.078801 -2.763119 3.322125 -2.718385 -0.172287 0.536153 -3.884815 -0.070998 4.373584 -4.470865 -0.169544 -0.200750 0.598405 -1.451753 5.596933
wb_dma_de/input_nd 1.509400 -0.756309 -0.353798 -1.925248 0.828405 -1.670733 1.087865 0.533348 2.125954 2.324127 -1.763592 1.911046 -1.223449 -3.508985 0.059998 3.724108 4.336842 -1.646915 0.029172 -3.855542
wb_dma_ch_sel/assign_126_ch_sel 0.284656 -1.503927 -0.914788 -1.227732 -2.471568 -2.049689 -2.196170 -0.248326 -2.621259 -4.630779 -2.469090 0.072655 0.247078 0.970427 -2.162752 -2.175831 -1.581432 -4.256887 -0.293329 0.166047
wb_dma/wire_mast1_err -0.301301 -0.889352 -0.361312 -1.149618 -0.602571 -1.512624 1.078916 1.525196 -0.766874 1.158813 -0.629837 -1.561057 -3.519280 -3.674211 -1.457450 1.134158 1.366977 -0.129584 -0.678877 -3.598858
wb_dma_de/wire_ptr_valid 1.456192 -2.254793 -0.462025 1.062294 1.689584 -1.223603 2.195218 0.708906 -1.237633 -0.154377 0.428774 4.225996 1.178314 -1.503076 0.516283 -2.474970 -1.051497 2.410110 -0.600184 -3.699688
wb_dma/wire_ch_sel -1.106762 -0.207625 0.097415 -0.645534 2.657772 -1.849947 2.571936 -2.763435 -0.277894 -4.343632 0.875148 0.965927 -1.815213 1.172518 0.182920 -4.047069 -5.334250 -2.688077 -4.565303 -0.308397
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.964244 -1.229224 1.579908 2.515248 -1.483845 -1.030453 0.808777 0.684176 -2.118147 -0.180357 1.096907 4.127926 1.725446 -1.122244 -1.010712 0.609874 -0.734588 2.687754 0.447677 -2.925680
wb_dma_de/always_12/stmt_1/expr_1 1.002022 0.399193 -0.267330 -2.450890 -0.261464 0.200686 -1.165124 0.267700 -1.671886 1.677613 -3.884005 2.102136 -2.782881 -0.680416 1.021447 0.254552 1.089208 -1.628374 -1.169297 -0.760754
wb_dma/wire_dma_req -0.402805 1.755336 -0.435611 0.272170 1.062026 -1.792827 3.901883 1.017940 0.734651 -1.509392 4.816281 0.678091 -2.526348 -0.953241 -0.192811 -3.163143 -2.348556 0.147031 -3.195136 -1.471843
wb_dma_ch_sel/assign_136_req_p0 -0.149571 1.990988 0.872811 0.259756 1.308257 -1.384023 -0.005881 1.395608 0.462170 1.382863 -0.028419 -0.968682 -2.347629 0.797897 -1.039700 2.505456 1.080344 -2.915554 -0.395173 -3.098122
wb_dma_ch_rf/assign_5_sw_pointer 0.012695 2.621760 0.443481 -1.285371 -1.983989 2.976785 -1.130685 2.497764 -0.712977 -3.880052 0.917958 1.011013 -1.733015 1.527540 1.480297 -2.504972 -0.300153 -3.304375 -0.888696 -1.722615
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.073336 1.790687 -0.613247 -0.322593 0.291357 -0.742224 3.584897 0.316531 1.421644 0.779964 3.910602 2.208169 -0.991087 -1.861807 0.867388 -0.514662 0.192882 2.086101 -2.306809 0.264889
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.506666 0.158161 -0.080790 -0.314393 -3.352773 2.063559 -1.445608 1.870913 0.604869 -2.392985 0.779359 0.713231 0.693983 0.017380 1.161791 -1.733994 -0.143197 -1.755852 0.830616 -1.938844
wb_dma_ch_sel/assign_97_valid/expr_1 2.232236 3.720073 -1.998379 2.163313 -3.999728 -4.497633 -1.771349 3.568549 2.520588 2.783875 1.289938 -3.483385 -0.647680 2.758368 -0.980286 2.998582 2.272566 -5.098413 -0.205782 -0.211029
wb_dma_de/always_9/stmt_1 2.212096 2.428985 -0.219283 -2.520714 0.642902 -0.346181 -1.174060 -1.246382 2.178026 0.407927 -1.888788 1.914611 0.052665 1.242435 1.674627 1.575472 1.983092 -3.411967 -2.062207 2.702330
wb_dma_de/input_pause_req -0.608056 -2.107437 0.363889 -2.011449 2.006108 -1.273949 -0.132294 -1.850643 -3.272699 -3.865317 -4.183227 0.290847 -3.455805 -0.148682 -0.621962 -2.771291 -3.460238 -3.510730 -3.395594 -2.322068
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -1.347758 3.128152 -0.118672 0.665133 -1.055783 -1.329921 4.152390 1.287839 1.021176 -0.245875 5.491864 0.300714 -3.368045 -1.010836 -0.885801 -0.726277 -0.845161 0.287488 -1.610398 -0.588039
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.827864 0.306399 -0.858586 -0.657284 2.371910 -1.112489 3.305496 -0.021265 1.071738 -0.549900 3.198487 2.589708 -0.149010 -1.769692 1.586161 -3.010748 -1.463506 1.869259 -3.922741 -0.817878
wb_dma_de/wire_dma_busy -0.987954 -0.645618 0.852563 -1.148955 0.744585 -0.279144 0.570900 -3.003490 -1.241188 -2.950658 -3.113247 3.351448 -1.686116 1.369110 0.453390 -0.436385 -2.234428 -3.893480 -1.507575 -0.890033
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.040478 1.689713 -0.607325 -0.318592 0.313542 -0.692553 3.592991 0.346957 1.354565 0.913705 3.798542 2.247539 -1.082973 -1.937866 0.850534 -0.456251 0.213287 2.043742 -2.233933 0.001108
wb_dma_ch_pri_enc/always_2/if_1 -0.205162 -0.448708 -0.283794 -0.620877 -0.813281 1.013701 1.423445 0.760296 -2.450205 0.745790 -0.006416 1.328525 -2.489742 -2.048945 0.388845 -1.311432 -0.464606 2.555510 -0.590820 -1.097998
wb_dma_de/always_6/if_1/stmt_1 1.977560 2.140390 0.306588 -1.350349 -0.567639 0.113484 0.888002 -0.694635 1.104236 0.429755 -1.826720 6.701956 0.012328 0.714390 1.472533 2.497401 3.497690 -2.483498 0.610645 0.547809
wb_dma_ch_rf/input_de_txsz_we -0.192934 2.863986 -0.410930 -2.831235 3.361476 0.496737 1.507616 -1.730475 3.043963 3.438136 -0.586915 1.436938 -2.740026 0.354765 1.791654 2.784961 2.386258 -2.338643 -0.415507 1.914845
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.168595 -0.475227 0.164410 -0.854084 -1.050175 2.198100 -1.087361 -0.376365 -2.614416 -0.985027 -1.924712 -0.039793 -0.760134 0.030291 0.435375 -0.987011 -0.418628 1.212741 0.205994 1.587162
wb_dma_wb_if/input_wb_addr_i 1.918731 1.522198 1.525047 -0.770257 0.561243 -0.588757 -4.055975 1.009421 -4.474592 -4.682364 -0.949087 -0.927233 -0.196306 3.286666 -2.876075 -2.926821 -0.508234 -2.370742 -1.247460 4.993519
wb_dma_ch_sel/always_7/stmt_1 1.001490 1.679327 -0.646351 -0.404226 0.340269 -0.631313 3.566372 0.295132 1.445749 0.945860 3.714044 2.351058 -1.034076 -1.941163 0.920296 -0.409972 0.266501 2.053150 -2.192956 0.063986
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 3.420418 -1.755118 -0.765739 1.446287 -3.964873 -3.201947 0.523367 -1.139949 -0.907195 -3.539649 -0.623067 -0.051048 1.368736 0.574576 -1.362899 1.450516 -0.313211 -2.121557 -1.813345 0.713785
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.494656 0.376950 -2.040071 -4.161967 2.971678 -0.729686 1.984257 0.996446 -0.024058 0.312200 -0.423725 1.067217 -1.382624 -3.771499 0.891979 -2.761148 2.651398 2.657211 -4.276203 0.543984
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.298975 0.748242 -0.479704 -1.449286 1.468268 -1.184893 -0.837982 1.052307 0.657709 -1.574280 0.048431 -4.398990 -0.460876 -1.471768 -3.151373 4.667171 4.292027 -2.216384 1.485528 -0.206998
wb_dma_ch_rf/always_4/if_1/block_1 3.239779 0.929739 1.492062 1.876861 -0.470049 -0.679552 -3.164403 -0.032650 -1.561585 -2.309333 0.694712 3.472546 4.264911 2.728847 1.419266 -2.709897 -3.415566 -0.029659 -3.979684 1.501377
wb_dma_de/reg_dma_abort_r -0.336714 -0.777695 -0.380802 -1.157141 -0.506736 -1.482707 1.160656 1.553957 -0.778814 1.195854 -0.545265 -1.561904 -3.571300 -3.683261 -1.465654 1.088333 1.353971 -0.058519 -0.709007 -3.614959
wb_dma_ch_sel/input_ch2_txsz 1.041610 1.630872 -0.569713 -0.283988 0.255307 -0.696754 3.463962 0.290071 1.304558 0.768503 3.675001 2.289021 -0.991831 -1.857184 0.896233 -0.489503 0.172971 2.023237 -2.257926 0.046356
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.185824 -0.493104 0.143597 -0.896970 -1.080410 2.220366 -1.060617 -0.343807 -2.652470 -0.919189 -1.957725 -0.044428 -0.825669 -0.014624 0.412666 -0.955060 -0.355333 1.244430 0.237580 1.545484
wb_dma_ch_sel/input_ch5_csr 4.129480 1.228295 0.000510 0.700063 -1.902452 -1.266283 -2.760828 0.960825 -0.236845 -1.994597 1.053601 0.240889 3.012474 2.142941 0.619780 -0.672901 -0.874610 -1.563204 -3.244285 1.358973
wb_dma_ch_sel/assign_150_req_p0 -0.042564 1.834526 0.870858 0.258509 1.140774 -1.480145 -0.055294 1.442186 0.507965 1.312081 -0.049333 -0.842211 -2.166185 0.610343 -1.057635 2.602564 1.192881 -2.909195 -0.400841 -3.293562
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.204051 -0.492407 0.137724 -0.908506 -1.024040 2.263716 -1.028276 -0.377138 -2.615323 -0.934842 -1.933328 -0.027390 -0.844922 0.001917 0.442655 -0.989972 -0.366679 1.251545 0.257786 1.568827
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.752884 -0.341562 0.219156 1.115798 0.113681 -0.973712 0.593349 0.044890 0.705214 -0.235154 1.778539 -2.839394 -0.661736 -0.041713 -1.182151 -0.091799 -1.646445 -0.477411 0.016865 -0.977161
wb_dma_ch_sel/assign_155_req_p0 -0.029811 1.858169 0.858359 0.302500 1.181126 -1.509014 -0.076875 1.417176 0.579754 1.330193 -0.052731 -0.878519 -2.160019 0.710315 -1.020236 2.550464 1.097992 -2.972792 -0.454793 -3.200838
wb_dma_ch_sel/always_43/case_1/stmt_4 -0.140471 0.015417 -0.419206 0.217346 0.269333 -1.118256 2.531417 1.070580 0.172161 1.811752 1.897374 1.421534 -1.770237 -2.146526 -0.017526 -0.323081 -0.066782 1.379165 -0.797712 -2.738927
wb_dma_ch_sel/always_43/case_1/stmt_3 0.970461 1.663155 -0.630665 -0.302216 0.366390 -0.681936 3.596429 0.270995 1.492539 0.951431 3.767739 2.220444 -1.009182 -1.933701 0.894700 -0.368930 0.254148 2.033302 -2.159520 0.002773
wb_dma_ch_sel/always_43/case_1/stmt_2 0.956457 1.978583 -0.489990 -0.929373 -1.345807 1.371597 0.755181 0.510102 -2.404500 -1.387102 1.490951 0.136232 -1.422971 -0.254764 0.331836 -2.482560 -0.874072 2.794471 -2.223344 3.571729
wb_dma_ch_sel/always_43/case_1/stmt_1 1.474721 4.150196 -0.261517 -2.117129 -0.474115 -1.275591 1.213467 0.739348 1.092511 0.869160 0.224323 3.684822 -3.075699 0.255938 0.822204 0.772865 2.029026 -3.189835 -2.361335 0.537784
wb_dma_de/always_19/stmt_1/expr_1 -1.548894 -2.077815 -1.307698 -1.242971 -2.620187 -0.060616 1.064276 -0.612536 1.966660 -4.397799 1.757918 -1.895362 0.791460 -2.993559 -1.016446 -0.104891 -0.423713 -1.755643 0.884356 -1.344485
wb_dma_ch_rf/wire_ch_err_we -0.382129 -0.789177 -0.359259 -1.176619 -0.492569 -1.532606 1.069270 1.597520 -0.759835 1.204629 -0.614924 -1.711951 -3.628666 -3.622605 -1.558071 1.200509 1.419231 -0.120116 -0.674365 -3.577177
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -0.647045 -0.821606 0.920886 -0.712749 0.219048 -0.407091 0.084545 -1.918740 -2.225463 -4.386551 -2.260649 0.943986 -1.250639 0.787546 -1.084239 -0.999954 -1.888672 -2.428490 -1.395672 -0.094795
wb_dma_rf/wire_ch1_adr1 0.755049 -1.123479 0.242745 1.089750 -0.512069 0.344092 0.025900 -0.081307 -1.125497 -0.507958 -1.005666 2.692370 2.030632 0.339245 -0.103569 0.205770 0.618038 1.284300 1.793361 -0.261979
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 4.208790 0.487910 -1.128129 1.526338 2.436586 -4.139356 -1.514292 2.458731 -0.539292 4.080055 -3.780030 -1.827604 0.886987 2.289831 -0.110093 -0.733331 1.436291 0.513901 -2.686761 -0.823165
assert_wb_dma_wb_if/input_pt_sel_i 3.459580 1.028721 1.055861 -0.496294 -1.804805 0.900424 -3.242345 -0.468724 -0.617032 -2.468658 0.049035 1.536373 2.428048 0.458926 0.732055 0.325780 -2.533662 -0.303820 -2.310116 1.013512
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 0.880916 -0.771143 -1.500413 -2.169425 0.977934 -2.504770 -0.315355 0.263701 1.777269 -0.456553 -0.216108 -3.769848 -0.655058 -2.925475 -2.443060 3.294452 3.105180 -2.518538 0.625015 -0.496257
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.182024 -0.494870 0.139722 -0.868391 -1.007349 2.211548 -1.002739 -0.327852 -2.583178 -0.925556 -1.900815 -0.012944 -0.843584 -0.034532 0.438285 -0.942408 -0.384850 1.220247 0.238863 1.504472
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -0.081095 0.099054 -0.438923 0.237339 0.217926 -1.172733 2.512115 1.145727 0.057535 1.718766 1.960351 1.369812 -1.775247 -2.103467 -0.065240 -0.450288 -0.198723 1.423131 -0.846277 -2.674302
wb_dma/wire_mast0_adr 3.280470 4.000867 2.330508 3.996705 -0.181629 -0.423162 0.784060 0.995609 -0.078478 -0.530034 1.291493 -0.113019 0.692488 3.296522 0.082357 4.149874 1.419504 0.950897 -2.115888 0.153149
wb_dma_ch_pri_enc/inst_u8 -0.248586 -0.416313 -0.276152 -0.616632 -0.777584 1.002339 1.389104 0.739007 -2.385381 0.770662 0.005979 1.270621 -2.471718 -2.037596 0.381003 -1.246887 -0.453716 2.461207 -0.606814 -1.122732
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.188167 1.823799 0.833450 0.338539 1.224412 -1.465883 0.039554 1.405810 0.503862 1.375309 0.064817 -0.987191 -2.266743 0.698807 -1.026574 2.416890 0.978787 -2.868310 -0.444308 -3.227801
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.959898 1.287141 0.219679 -1.334363 1.768511 0.709749 -1.678757 -1.172889 0.316972 1.386434 -2.415112 -0.183185 -1.338291 2.425054 0.781643 0.499050 -0.148555 -2.932049 0.331087 1.742461
wb_dma_ch_arb/always_2/block_1 3.472476 -1.691091 -1.387762 -0.820439 -1.759805 -0.984097 0.609093 2.095823 -1.512887 -5.450544 2.643998 0.401637 2.624411 -4.213935 -2.738814 1.371589 2.581819 1.164992 0.739631 -2.358130
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 2.069166 2.305980 -0.582772 -2.236963 0.885020 -1.435453 1.152536 -0.175325 2.199357 1.970906 -0.110733 3.103285 -1.493296 -0.825718 1.507404 1.244072 1.879703 -2.037707 -2.678918 0.088458
wb_dma_ch_sel/always_40/case_1/cond 1.500085 -2.263037 -0.406440 0.946627 1.743916 -1.189002 2.094397 0.685385 -1.234474 -0.135816 0.189669 4.241537 1.186276 -1.448097 0.515488 -2.424705 -0.951272 2.295702 -0.544286 -3.615297
wb_dma_ch_rf/assign_22_ch_err_we -0.378064 -0.816191 -0.333680 -1.117670 -0.508057 -1.431466 1.051409 1.549133 -0.897191 1.173285 -0.620191 -1.628574 -3.605342 -3.622527 -1.470075 1.031926 1.309254 0.012872 -0.697048 -3.550491
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.380221 0.673382 -0.451420 -1.490552 1.352946 -1.195047 -0.854976 1.022087 0.642767 -1.570058 -0.054056 -4.174810 -0.395468 -1.482220 -3.018806 4.599067 4.299911 -2.210222 1.431543 -0.321619
wb_dma_ch_rf/wire_pointer 3.703703 -2.384931 0.325677 1.542051 2.463456 -1.556373 -0.052507 -0.436708 -2.264924 -0.516977 0.479192 6.633144 2.855214 0.209643 1.964756 -3.757345 -4.596160 1.518528 -2.639273 -1.561814
wb_dma_ch_pri_enc/always_2/if_1/if_1 -0.186232 -0.428980 -0.246186 -0.572889 -0.840545 0.959291 1.371693 0.792230 -2.531620 0.690628 -0.028878 1.277950 -2.450211 -2.039714 0.324408 -1.384502 -0.537199 2.569118 -0.644549 -1.063740
wb_dma_ch_pri_enc/wire_pri19_out -0.215194 -0.405549 -0.234073 -0.574380 -0.802407 0.987483 1.387510 0.752745 -2.477570 0.685196 -0.015873 1.355023 -2.419166 -1.994142 0.384263 -1.384921 -0.520768 2.506182 -0.659714 -1.057716
wb_dma_ch_sel/assign_5_pri1 -0.307473 -1.270910 0.140202 -1.092528 -0.444128 2.196541 0.790653 -0.732469 -1.410259 0.512958 -1.421959 2.004860 -1.305768 -1.705816 1.324625 0.061092 0.276855 1.715305 0.374890 -0.630246
wb_dma_rf/inst_u26 -0.302477 -0.878716 -0.378830 -1.173274 -0.636767 -1.339018 1.081066 1.522545 -0.917058 1.165532 -0.674568 -1.426338 -3.599231 -3.732360 -1.381296 1.039513 1.381585 0.042415 -0.729078 -3.571698
wb_dma_rf/inst_u27 -0.309437 -0.701679 -0.326604 -1.236193 -0.560067 -1.396149 1.009474 1.562769 -0.910931 1.063418 -0.680948 -1.566897 -3.622012 -3.575168 -1.451194 1.060113 1.340153 -0.119531 -0.726305 -3.395880
wb_dma_de/always_23/block_1/case_1/block_10 -1.318666 3.090022 -0.106381 0.724400 -0.917416 -1.366779 4.224061 1.227609 1.084357 -0.173517 5.589258 0.271887 -3.235182 -1.002034 -0.842816 -0.748512 -0.909455 0.389833 -1.647136 -0.576426
wb_dma_de/always_23/block_1/case_1/block_11 -0.644805 1.330519 -0.385638 0.713882 0.355586 -1.586472 3.993750 0.299889 2.052079 0.529103 5.322547 -0.516424 -1.549004 -1.845398 -0.215203 -0.541257 -1.395768 1.497303 -2.208239 -0.823854
wb_dma_rf/inst_u22 -0.421980 -0.796500 -0.332290 -1.137544 -0.567644 -1.401290 1.182306 1.585269 -0.830474 1.200756 -0.475211 -1.562436 -3.663568 -3.691715 -1.408407 1.008583 1.286881 0.041639 -0.705918 -3.544969
wb_dma_rf/inst_u23 -0.253766 -0.801051 -0.345191 -1.069656 -0.545518 -1.528043 1.134835 1.574645 -0.775973 1.089715 -0.484442 -1.492849 -3.468755 -3.616696 -1.430187 0.974827 1.234052 -0.037609 -0.829284 -3.579637
wb_dma_rf/inst_u20 -0.244143 -0.781102 -0.388587 -1.275835 -0.628980 -1.327805 1.140697 1.630880 -1.032349 1.155785 -0.649759 -1.392713 -3.723879 -3.761655 -1.392886 0.947590 1.385328 0.068800 -0.759202 -3.504266
wb_dma_de/assign_86_de_ack -0.399572 1.737604 -0.365197 0.385588 1.022996 -1.805032 3.715977 0.989881 0.673570 -1.672964 4.734802 0.534905 -2.341381 -0.788998 -0.286791 -3.254131 -2.492701 0.051435 -3.231536 -1.392425
wb_dma_rf/inst_u28 -0.338756 -0.887307 -0.377101 -1.215752 -0.549866 -1.304449 1.270094 1.531030 -0.866030 1.300587 -0.574962 -1.260535 -3.724537 -3.850894 -1.314532 1.053938 1.387678 0.106020 -0.703003 -3.735535
wb_dma_rf/inst_u29 -0.381702 -0.838897 -0.364472 -1.181721 -0.536872 -1.342918 1.151672 1.492446 -0.832057 1.231723 -0.565196 -1.494973 -3.621930 -3.672255 -1.397313 1.063799 1.333495 0.034056 -0.642261 -3.526929
wb_dma_ch_sel/always_1/stmt_1 -0.497556 1.641060 -0.426328 0.481451 0.979079 -1.866325 3.729989 1.054732 0.674772 -1.581471 4.795274 0.361323 -2.338587 -0.831663 -0.348297 -3.176028 -2.438294 0.106394 -3.103615 -1.476533
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.701680 2.453985 0.104363 -0.848887 0.385600 1.169364 -0.419412 -2.046981 1.237694 -0.481511 0.335801 1.936083 0.774907 2.926125 2.315890 -0.897301 -1.422748 -1.425042 -1.885843 4.344763
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.131845 1.962260 0.901858 0.325651 1.237927 -1.505220 -0.050283 1.466430 0.574335 1.235184 0.004921 -1.114086 -2.255311 0.709698 -1.139479 2.623298 1.136958 -3.032746 -0.403825 -3.219765
wb_dma_rf/inst_check_wb_dma_rf 0.343604 2.473598 2.627898 0.355404 -2.095963 2.758557 -2.250767 1.687075 -1.808204 -3.028265 -0.257783 2.657231 0.463524 2.845725 -0.062545 -2.506453 -0.434081 -0.666507 -0.918144 -0.538846
wb_dma_rf/reg_wb_rf_dout 0.923788 1.337039 3.135722 0.333179 -0.576108 -1.270458 -6.790333 0.792961 -4.120803 -6.345826 -5.953989 2.219263 1.707539 4.036889 -1.515490 -4.132981 -3.279029 -3.500772 -0.222273 3.980687
wb_dma/input_dma_req_i -0.448233 1.647722 -0.382507 0.401982 0.993513 -1.781823 3.809252 0.873716 0.829686 -1.621358 4.826266 0.508616 -2.228553 -0.880090 -0.264872 -3.099536 -2.440217 0.180693 -3.129612 -1.286031
wb_dma_de/input_am1 -0.883223 -0.348770 -1.367154 -0.269603 -2.948004 0.867203 0.205528 1.105923 1.380960 -0.078635 1.027998 0.221365 0.151461 -0.821835 0.988611 -0.428366 0.552939 -1.184525 1.559053 -1.474129
wb_dma_de/input_am0 0.242154 -0.383610 -1.106889 -0.968226 0.286716 -0.938150 0.099174 -0.908722 1.526639 2.599900 -1.074404 -2.337128 0.307105 0.154078 0.614726 -0.335420 0.604527 0.420031 -1.812969 1.292301
wb_dma_ch_sel/reg_next_start -1.274493 2.738102 -1.293171 -2.081475 -4.318052 0.787217 0.812261 1.457404 0.745329 -0.252419 0.894998 1.066668 -4.074303 -0.543669 1.117624 -0.520598 0.737100 -3.624587 -0.395152 -0.339994
wb_dma_ch_sel/input_ch4_csr 4.144720 0.999009 -0.069263 0.584083 -1.977381 -1.227808 -2.968573 0.813931 -0.141664 -1.964577 0.750008 0.184133 3.084072 2.277503 0.882516 -0.788245 -1.002940 -1.883145 -3.352767 1.448096
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.119435 -0.805966 -0.017941 -0.199337 0.625395 -0.018467 1.868593 -0.351058 1.175024 1.474026 0.505997 2.060026 -0.519842 -1.750147 0.893525 1.048283 0.681649 0.523290 0.186467 -2.237602
wb_dma_ch_sel/assign_107_valid -0.625178 0.457831 -0.261810 -0.528850 0.838625 -2.869850 0.652916 0.655147 1.633335 2.553119 -0.178988 -0.513182 -2.729795 -0.925378 -0.505711 1.190096 -0.036515 -3.256003 -1.324978 -3.491484
wb_dma/wire_next_ch -0.569607 1.685784 -1.550795 -2.311466 -2.174745 0.458352 0.897072 1.217803 0.643741 -1.264057 0.659238 1.445738 -3.503138 -0.405285 1.872459 -2.798212 -0.796539 -3.705010 -1.937029 -1.269005
wb_dma_rf/wire_ch2_txsz 1.034521 1.703573 -0.648111 -0.368067 0.260372 -0.768879 3.563461 0.386865 1.355773 0.880642 3.796404 2.239805 -1.102326 -1.965364 0.836809 -0.418662 0.269176 2.067397 -2.262529 0.016442
wb_dma_ch_rf/wire_ch_am0 0.224202 -0.446112 -1.138183 -0.935652 0.226121 -0.917233 0.169203 -0.895682 1.585822 2.651391 -1.050718 -2.471115 0.331428 0.137247 0.626289 -0.299447 0.697455 0.476754 -1.777739 1.247481
wb_dma_ch_rf/wire_ch_am1 -0.429925 0.137947 -0.167653 -0.366949 -3.585086 2.168715 -1.391778 1.974707 0.717171 -2.416270 0.957670 0.934198 0.834965 -0.092920 1.297297 -1.757576 -0.076079 -1.819093 0.877337 -2.154643
wb_dma/wire_ch6_csr 4.066348 1.243269 -0.013729 0.825938 -2.193883 -1.155975 -2.843809 1.003613 -0.255785 -1.778515 0.979243 0.114431 2.896854 2.349237 0.718531 -0.500507 -0.792166 -1.748584 -3.127554 1.343295
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.202873 -0.438582 -0.269308 -0.647992 -0.782192 1.005422 1.464759 0.724718 -2.353400 0.810668 0.015022 1.396154 -2.449486 -2.114448 0.447076 -1.220590 -0.406144 2.509871 -0.617832 -1.225230
wb_dma_de/input_csr 2.866420 -1.671966 -4.998701 -5.192282 3.532807 -4.902890 -0.326025 1.625383 1.731684 2.602997 -0.890926 -5.038324 -1.026202 -4.866630 -1.454819 -2.936785 2.571231 0.124967 -2.742979 1.663352
wb_dma_de/reg_read 1.849653 1.892896 -0.465496 -3.033611 -0.127328 0.600386 0.154202 -0.511900 -0.199063 1.135831 -1.838879 2.958146 -2.296289 -0.737114 1.914708 0.327907 1.521180 -0.902748 -2.459917 1.607656
wb_dma/input_wb1_cyc_i 3.395144 1.047025 1.254521 -0.334895 -1.738741 0.857216 -3.296955 -0.567165 -0.724373 -2.794529 0.066245 1.344765 2.397499 0.640217 0.611634 0.435136 -2.693203 -0.447781 -2.367741 1.118577
wb_dma_ch_rf/wire_ch_adr0_we 0.066738 -2.063637 0.442644 1.320891 -3.249694 -4.790666 -3.690896 0.599231 -0.140243 -1.476894 -0.656300 -3.866298 2.446746 0.450228 -3.128830 -1.737839 -2.972173 -2.500355 -2.114184 -0.676136
wb_dma_ch_sel/assign_140_req_p0 -0.307003 1.873737 0.830162 0.324913 1.321280 -1.527208 0.041710 1.429249 0.528915 1.476645 0.089567 -1.177589 -2.376081 0.643439 -1.146181 2.472278 0.995058 -2.895097 -0.380528 -3.257252
wb_dma_rf/wire_ch3_txsz -0.124798 0.022166 -0.444785 0.260915 0.275136 -1.124740 2.589324 1.054761 0.134677 1.808449 1.933959 1.455175 -1.772106 -2.170356 0.029248 -0.378175 -0.129174 1.438705 -0.804949 -2.772465
wb_dma_rf/input_wb_rf_din 2.084598 7.015662 0.148740 2.580295 1.904131 -5.259383 -3.203590 3.126612 -2.607374 0.084353 -0.001098 -3.841712 -0.176333 5.466004 -4.147357 -0.322439 -0.619747 -0.678803 -1.449770 5.865746
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.035976 -2.013174 0.428222 1.210841 -3.171295 -4.706974 -3.574509 0.625319 -0.029543 -1.330148 -0.667057 -3.721848 2.252387 0.287632 -2.992155 -1.814527 -2.948727 -2.505187 -2.053089 -0.792192
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.378828 1.424692 1.033548 0.792828 0.401176 1.283620 -0.531897 0.853970 -1.093754 -0.968250 0.254892 -0.673846 0.210012 1.432483 -0.731031 1.399225 1.205451 0.328941 0.912438 0.085474
wb_dma_pri_enc_sub/reg_pri_out_d1 -0.186729 -0.427460 -0.257045 -0.670091 -0.816284 1.073436 1.334946 0.662482 -2.461073 0.671756 -0.108961 1.350811 -2.410756 -2.005697 0.419210 -1.264390 -0.450436 2.482027 -0.634484 -1.023677
wb_dma_ch_rf/always_19/if_1/block_1 -0.426481 0.823020 0.273612 -0.310404 0.354340 0.766067 -1.633150 -1.376097 -0.081499 0.370085 -1.643902 1.092164 0.108830 2.924093 1.493617 -0.880596 -1.855406 -2.238060 -0.450248 1.748546
wb_dma_ch_rf/always_2 1.495473 -2.242684 -0.393046 1.095717 1.683466 -1.242351 1.982873 0.692598 -1.328127 -0.350505 0.336174 4.078032 1.362900 -1.234241 0.435137 -2.664987 -1.236129 2.299630 -0.693479 -3.484729
wb_dma_ch_rf/always_1 -2.185663 0.456128 0.460092 0.807696 0.450489 -0.178984 -0.973138 -1.303501 0.709756 0.100603 0.168224 -1.799407 -0.489449 2.852659 0.333221 -0.971081 -3.426658 -2.697280 -0.412207 0.689908
wb_dma_de/input_mast0_drdy 3.412905 3.262071 1.101404 2.333623 -2.101313 -1.556604 1.943403 -0.495350 0.802482 0.281975 1.404207 1.982817 -0.836619 1.450759 2.177693 1.629229 -1.398893 0.317682 -5.738901 0.739264
wb_dma_ch_rf/always_6 3.405060 -1.446738 -1.345163 0.722183 -2.717340 -2.989262 1.139879 -0.842517 -0.568021 -2.677532 -0.173309 -0.767936 1.384732 0.101086 -1.392711 0.220637 0.156513 -0.519330 -2.190257 1.547596
wb_dma_ch_rf/always_5 0.678736 0.931462 0.877732 1.304508 -0.880572 0.141381 -1.279534 0.585782 -0.399959 -1.651518 0.463852 0.675255 2.611368 1.440219 0.205074 -1.241534 -0.213372 0.717155 -1.796599 -0.016653
wb_dma_ch_rf/always_4 3.136941 0.646196 1.600639 1.911294 -0.310140 -0.438297 -3.014929 -0.293717 -1.411518 -2.104141 0.709363 3.668917 4.339039 2.602221 1.673198 -2.647154 -3.539164 0.165271 -3.904388 1.402848
wb_dma_ch_rf/always_9 -0.241114 -0.745441 -0.348342 -1.263265 -0.514140 -1.489451 1.106596 1.558792 -0.780090 1.183027 -0.643261 -1.426092 -3.605572 -3.680677 -1.401522 1.123390 1.480503 -0.134688 -0.790755 -3.582848
wb_dma_ch_rf/always_8 -0.791426 0.121061 0.832141 -1.012422 0.140223 -0.407453 -0.950193 -2.573822 -2.353844 -4.240081 -3.457081 1.584011 -1.517992 2.899428 -0.365098 -1.538870 -2.963825 -4.467597 -1.955004 0.864743
assert_wb_dma_rf/input_wb_rf_dout 0.509425 2.360483 2.623987 0.416652 -2.115422 2.584839 -2.260340 1.603645 -1.686580 -2.954354 -0.276145 2.852679 0.644573 2.829982 -0.014425 -2.488416 -0.492703 -0.680147 -1.082545 -0.554720
wb_dma/wire_wb1_addr_o 0.888494 -0.488782 -1.493365 -1.735029 0.835621 -0.079870 -0.037482 -0.610451 0.292674 -0.818431 0.270907 -1.182052 0.399350 -1.437521 -0.693413 1.204922 1.526065 -0.107510 0.934377 1.912469
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.206883 -0.390397 -0.258655 -0.600673 -0.863594 0.989250 1.373372 0.795356 -2.541536 0.680682 0.014240 1.283866 -2.524173 -2.037501 0.335996 -1.397758 -0.550110 2.571566 -0.690094 -1.083845
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.184809 -0.418201 -0.092053 -0.521751 0.296554 -2.486706 -0.133296 0.853414 1.681068 0.581353 -0.474408 -2.844215 -1.278477 -1.738285 -1.805072 2.413386 1.820298 -2.496686 -0.126116 -2.632534
wb_dma_wb_slv/always_5/stmt_1/expr_1 -1.934948 2.415668 0.802444 0.166486 2.914768 -0.311916 0.308894 1.569081 0.282662 1.232231 0.698260 -5.789410 -3.264210 0.613765 -3.134863 3.891349 2.716683 -1.430556 2.105841 -0.985298
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.897041 2.622742 0.754198 0.960887 -3.494312 -1.029718 -2.103938 2.652866 -1.070517 -5.803303 -1.933470 -0.558179 3.485069 2.005401 -1.853794 -3.382966 2.352072 0.660923 -2.472519 0.299729
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -2.016940 1.935946 0.876323 -0.816236 1.808858 1.857291 -0.585276 1.281654 -2.252098 0.332113 -1.139415 -5.516054 -4.134538 0.412114 -2.620314 2.938912 2.425452 -0.156356 2.193162 0.438686
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -0.109372 -0.778588 -0.000183 -0.180863 0.578941 0.028935 1.812914 -0.391424 1.117158 1.436089 0.480332 2.009824 -0.528888 -1.742399 0.854821 1.035370 0.659031 0.491053 0.165150 -2.198054
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.199023 -0.498020 0.141858 -0.891341 -1.085380 2.281103 -1.068413 -0.330127 -2.665879 -0.950582 -1.948840 -0.021540 -0.847469 -0.028509 0.443181 -1.022817 -0.383402 1.260435 0.205514 1.577603
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.150083 -0.322783 1.334783 1.555604 -0.927690 -1.396542 1.043612 0.804876 -0.953029 0.462143 2.288420 1.702825 -0.234825 -1.671644 -0.913399 0.358497 -1.433658 1.752560 -1.216837 -2.964265
wb_dma_wb_slv/reg_slv_dout 2.011485 6.344793 0.686471 2.759973 1.988376 -4.735584 -2.709303 3.194767 -2.861932 -0.282494 0.443472 -3.926478 -0.124104 4.299428 -4.373241 -0.168417 -0.297829 0.643743 -1.202408 5.425260
wb_dma_ch_pri_enc/always_2 -0.175384 -0.467956 -0.257742 -0.644751 -0.864539 1.104678 1.343134 0.708021 -2.540614 0.697042 -0.133616 1.429247 -2.466551 -2.053691 0.415500 -1.368322 -0.489880 2.566695 -0.610290 -1.064226
wb_dma_ch_pri_enc/always_4 -0.299581 -0.446878 -0.294038 -0.600008 -0.747938 0.993658 1.505152 0.735971 -2.392599 0.891974 0.062182 1.347478 -2.556219 -2.151093 0.384462 -1.319484 -0.466741 2.606098 -0.562388 -1.214029
wb_dma/inst_u3 4.581094 1.529669 2.479705 0.427971 -0.725505 0.071295 -3.658759 -0.063770 -1.334687 -5.804248 -1.166836 0.713892 4.221602 2.381418 -0.733074 -1.865322 -1.184211 0.010243 -4.100738 2.785235
wb_dma_wb_slv/always_1/stmt_1 1.329609 2.351771 0.022766 -1.521170 0.060806 -1.737606 -4.834562 1.945519 -5.060754 -3.475816 -1.900659 -2.755567 -1.083977 2.793292 -3.902142 -3.476350 -1.028912 -2.136369 -0.408342 5.539183
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.388383 0.671977 -0.442324 -1.480909 1.324991 -1.257375 -0.860204 1.052373 0.715862 -1.696960 0.021289 -4.326916 -0.377206 -1.509562 -3.065711 4.597991 4.251892 -2.258956 1.349202 -0.280470
wb_dma_rf/wire_ch0_am0 0.135497 -0.511216 -1.173559 -0.919888 0.266063 -1.026134 0.141956 -0.926122 1.617396 2.707785 -1.068737 -2.551292 0.361133 0.109883 0.559204 -0.324845 0.608618 0.501555 -1.724724 1.219487
wb_dma_rf/wire_ch0_am1 -0.438529 0.119657 -0.211353 -0.383747 -3.481605 2.056289 -1.299686 1.893223 0.773721 -2.265716 0.920147 0.852005 0.689393 -0.118576 1.261148 -1.718078 -0.052903 -1.810542 0.802562 -2.059179
wb_dma_wb_mast/wire_mast_drdy 3.156634 3.180919 1.017017 1.759298 -0.993807 -2.018640 3.295289 0.679635 1.260947 0.680564 2.351129 -0.072846 -2.040036 -1.207797 0.328300 3.455455 1.539632 1.714312 -4.591586 -0.351522
wb_dma_wb_if/wire_mast_pt_out 1.629245 0.411725 2.612808 0.501657 0.639644 0.901740 -0.120336 -1.146462 -1.166480 -4.217899 0.516773 2.063685 0.537014 1.556644 0.309934 -0.259626 -0.435421 -0.842546 -2.850668 1.178337
wb_dma_ch_sel/assign_95_valid/expr_1 2.545691 4.157349 -2.310044 0.917575 -4.877591 -2.557679 -1.292856 2.721590 1.736641 1.628768 1.627116 -3.463199 -0.998490 2.140593 -0.198003 2.322948 2.309165 -3.310304 -0.930100 2.750238
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.211502 -0.422711 -0.258785 -0.620792 -0.842675 1.023947 1.316852 0.720864 -2.519017 0.639228 -0.095248 1.294186 -2.412206 -1.987441 0.380846 -1.333923 -0.490410 2.483188 -0.596298 -1.015434
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.242847 -0.429907 -0.260148 -0.588565 -0.825581 1.029011 1.411783 0.716635 -2.450065 0.759685 0.021807 1.319605 -2.429367 -2.041540 0.407679 -1.312059 -0.493726 2.548321 -0.604250 -1.120452
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -0.176983 -0.407385 -0.289998 -0.622679 -0.852761 0.996266 1.304974 0.734928 -2.479944 0.699193 -0.081920 1.242201 -2.380048 -1.949873 0.355500 -1.314772 -0.509775 2.490564 -0.638826 -0.959747
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.954741 -0.662206 0.945772 1.067365 0.278289 -2.093128 0.241341 1.690755 -1.325177 -1.407465 1.419327 -0.428788 1.184678 -2.631557 -4.018228 4.934972 3.337028 0.847633 2.049711 -3.170365
wb_dma/constraint_slv0_din -1.700405 1.642819 1.185271 0.212380 1.046735 0.193464 -0.793088 1.250539 -1.246933 -1.071423 -1.366204 -0.544825 -1.627579 0.931584 -0.790762 -1.455065 -0.534962 -0.445338 -0.297505 -0.980718
wb_dma_de/always_4/if_1/if_1 0.924431 0.335112 -0.241368 -2.443461 -0.231406 0.205940 -0.996230 0.225528 -1.575846 1.847172 -3.770089 2.382601 -2.867207 -0.743881 1.153988 0.250737 1.075115 -1.636905 -1.182715 -0.970746
wb_dma_rf/always_2 -1.552160 0.246744 0.892368 -1.238040 2.876523 -0.765408 -1.349255 1.099018 -2.083200 -0.682238 -3.630223 -0.578062 -3.606763 0.178707 -0.078049 -3.291291 -2.347447 -2.166838 -2.624269 -3.435481
wb_dma_rf/inst_u24 -0.376192 -0.772386 -0.333796 -1.195361 -0.492947 -1.378974 1.164035 1.521712 -0.869466 1.244496 -0.608513 -1.540482 -3.628732 -3.641849 -1.440053 1.053902 1.338812 0.042935 -0.654151 -3.504064
wb_dma_rf/always_1 0.861314 1.413892 3.163363 0.278878 -0.540247 -1.468310 -7.011609 0.955171 -4.226355 -6.494648 -6.171404 1.945315 1.627465 4.031130 -1.739574 -4.057622 -3.132190 -3.680182 -0.142854 3.871713
wb_dma_ch_sel/always_38 -0.796623 4.099069 -0.211473 -1.090307 -3.945552 2.020205 0.500208 2.264275 -0.309494 -1.283415 1.410904 0.680561 -3.667957 0.868189 0.507427 0.676238 1.634290 -3.032016 0.334291 -0.238159
wb_dma_ch_sel/always_39 1.548373 -0.861742 -0.353857 -1.879710 0.715237 -1.576184 1.037816 0.481513 2.084444 2.239528 -1.776256 2.022286 -1.089430 -3.459846 0.134705 3.640009 4.219736 -1.548615 0.041828 -3.865696
wb_dma_ch_sel/always_37 -0.195385 -2.551188 -1.703910 -1.921045 -2.892986 -2.888747 -1.739662 -1.148480 -1.841974 -4.216831 -2.589047 0.349446 -0.148684 -0.179714 -1.841975 -2.862920 -2.310074 -4.725083 -0.781831 0.411203
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.138729 -0.337048 -0.153157 -0.529223 0.311982 -2.594256 -0.136285 0.923073 1.693691 0.608265 -0.408946 -2.915943 -1.323717 -1.753174 -1.910170 2.432380 1.880309 -2.591173 -0.181693 -2.660951
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 2.230992 -1.454357 -4.159523 -4.995405 -1.250368 -2.068071 -1.317725 0.645047 1.301446 1.249854 -3.866723 0.433301 1.148909 -3.122925 0.127485 -2.143405 3.474072 -0.763711 -0.068614 2.375949
wb_dma_ch_sel/assign_10_pri3 -0.172401 -0.858693 -0.044433 -0.230543 0.614417 0.028602 1.947608 -0.419199 1.175304 1.565311 0.495513 2.111665 -0.572882 -1.811665 0.900777 1.122631 0.726104 0.538896 0.237622 -2.288295
wb_dma_rf/inst_u21 -0.256845 -0.805052 -0.313277 -1.162358 -0.565094 -1.399700 1.073033 1.543405 -0.866141 1.081002 -0.629520 -1.399056 -3.521501 -3.590669 -1.401954 0.984795 1.284207 -0.024693 -0.751125 -3.518072
wb_dma_rf/wire_ch3_adr0 0.519747 -1.540482 2.775365 0.892343 -2.030401 -0.202805 -1.042261 -1.324358 -1.346366 -4.565181 -0.725212 2.150303 2.480195 -0.574299 -0.977046 -0.199836 -2.093483 0.264101 -1.918857 -1.316937
wb_dma_ch_rf/input_dma_busy -0.818183 0.143903 0.821912 -1.025870 0.159838 -0.353099 -1.079749 -2.670172 -2.397455 -4.429487 -3.593678 1.352368 -1.403632 3.072609 -0.421817 -1.574391 -3.000595 -4.552269 -1.928411 1.165215
wb_dma_ch_sel/assign_134_req_p0 1.406696 -0.061582 1.238136 0.991395 0.563382 -1.303650 -1.099105 0.431396 -1.372814 -0.927346 0.103493 0.706856 1.341330 -0.058776 -2.566139 4.085470 1.471044 -0.916943 1.729055 -1.765032
wb_dma/wire_wb0m_data_o 0.177047 -1.969376 -0.169100 -0.349300 -0.075906 -1.131217 -1.653002 -3.040329 -1.013487 -4.180815 -3.482458 -1.529858 2.225562 0.474754 -1.073023 1.703885 -0.319493 -1.132752 2.110682 4.847039
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.110212 -0.285670 -0.135737 -0.655430 0.374075 -2.501897 -0.163868 0.891156 1.655057 0.622573 -0.536494 -2.874317 -1.356245 -1.715898 -1.845756 2.461907 1.983531 -2.553977 -0.111654 -2.544669
wb_dma_ch_rf/always_6/if_1 3.682094 -1.552593 -1.224341 0.607798 -2.694461 -2.764485 0.856184 -0.932091 -0.803982 -2.978046 -0.494544 -0.596975 1.702984 0.200133 -1.315911 0.144828 0.306328 -0.349460 -2.223775 1.726177
wb_dma 4.864753 2.038641 2.245392 0.201484 -0.292217 0.024678 -4.256292 -0.237499 -1.658952 -5.868622 -0.698130 0.658756 4.104480 3.065722 -0.258405 -1.362224 -1.726164 -1.063014 -4.648667 2.966748
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 2.485826 0.741537 -0.187323 -1.850833 -0.633959 1.008456 0.130106 -0.565499 -1.456909 0.750309 -2.919150 5.532446 -0.286292 -0.293344 1.737213 0.617553 2.081248 0.442964 -0.479217 1.344586
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -0.418161 0.782141 0.308104 -0.293400 0.376638 0.742731 -1.567479 -1.326775 -0.031621 0.360421 -1.615922 1.042653 0.139503 2.863526 1.435581 -0.841808 -1.782647 -2.127415 -0.435426 1.723684
assert_wb_dma_rf/input_wb_rf_adr 0.243509 2.191731 2.450185 0.286482 -2.068534 2.644495 -2.143571 1.597668 -1.693161 -2.910438 -0.266330 2.640059 0.429895 2.609740 -0.018158 -2.446007 -0.459414 -0.732623 -0.911703 -0.668629
wb_dma_ch_rf/always_6/if_1/if_1 3.665595 -1.500947 -1.221639 0.536126 -2.689606 -2.730974 0.902748 -0.879644 -0.721810 -2.854210 -0.450102 -0.548117 1.776959 0.164382 -1.339378 0.158389 0.440361 -0.360875 -2.217712 1.606352
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.312793 -0.460112 -0.278049 -0.603374 -0.696517 1.038078 1.537528 0.715055 -2.423008 0.933680 0.054277 1.344382 -2.562755 -2.126651 0.405095 -1.303522 -0.476510 2.623448 -0.518218 -1.214368
wb_dma_ch_arb/wire_gnt 3.552071 -1.697754 -1.327716 -0.841645 -1.899483 -1.113294 0.484604 2.056133 -1.662987 -5.613131 2.513784 0.266253 2.705745 -4.142517 -2.871759 1.279188 2.437944 1.176186 0.510051 -2.117024
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -0.281447 -0.856423 -0.394239 -1.190472 -0.605028 -1.447555 1.156316 1.571696 -0.900937 1.180766 -0.596864 -1.399464 -3.687823 -3.788952 -1.396417 1.008907 1.350519 0.042514 -0.769921 -3.652042
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 1.508618 -0.822610 -0.325417 -1.858603 0.738825 -1.605017 1.018709 0.482699 2.061425 2.197812 -1.773251 1.932539 -1.114786 -3.420346 0.092760 3.575657 4.196112 -1.556308 -0.002068 -3.817893
wb_dma_rf/always_1/case_1/cond 0.920597 1.309582 3.219195 0.402785 -0.353699 -1.423931 -6.893720 0.743842 -4.349722 -6.417154 -6.013408 2.199868 1.584000 4.068915 -1.585085 -4.041257 -3.470853 -3.619192 -0.165102 3.977999
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.240709 -0.383728 -0.263802 -0.612108 -0.768896 1.024421 1.421551 0.767326 -2.457228 0.779772 0.015331 1.285508 -2.528060 -2.037407 0.382267 -1.323517 -0.484620 2.576808 -0.576418 -1.093344
wb_dma_wb_slv/assign_4/expr_1 2.211985 -0.713258 2.030591 0.094360 0.480153 -0.685075 -1.368605 -3.168293 -1.670600 -7.460131 -2.234600 0.486530 2.519113 1.610215 -0.767049 1.366879 -0.065685 -1.627113 -1.124945 5.464987
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.960445 1.706715 -0.581791 -0.295740 0.306160 -0.687935 3.539025 0.333252 1.370569 0.880358 3.743984 2.209877 -1.091432 -1.904969 0.824260 -0.465200 0.207421 2.081268 -2.195596 0.005893
wb_dma_de/always_3/if_1/stmt_1 0.373520 1.523979 1.092117 0.833729 0.448002 1.368439 -0.599478 0.900766 -1.114226 -1.076982 0.223288 -0.743663 0.237670 1.533762 -0.776299 1.558327 1.300388 0.296253 1.055871 0.163477
wb_dma_ch_sel/assign_104_valid -0.469142 0.437964 -0.237608 -0.556895 0.726895 -2.804879 0.564839 0.622180 1.551464 2.307837 -0.241898 -0.315849 -2.563797 -0.861418 -0.401612 1.028895 -0.103146 -3.222445 -1.410991 -3.367615
wb_dma_ch_rf/always_9/stmt_1 -0.330154 -0.760347 -0.383785 -1.089159 -0.528957 -1.542409 1.145507 1.565576 -0.791592 1.202092 -0.458880 -1.543538 -3.598682 -3.640459 -1.479828 1.011519 1.313012 0.009379 -0.767413 -3.563848
wb_dma_wb_if/input_mast_adr 1.261050 0.948848 -0.502081 -1.009106 1.221809 1.118316 -0.501860 0.249767 -0.772118 -1.783684 0.551367 -1.843184 0.500191 -0.132887 -1.431328 2.530039 2.637052 0.158287 1.766467 1.953604
assert_wb_dma_ch_arb/input_req 1.674662 -0.037524 -0.321603 -1.711370 0.148314 -1.644251 -0.815381 0.900051 0.992095 0.806897 -2.311890 -0.055235 -0.611826 -1.762471 -0.740278 2.613594 3.606112 -2.157405 -0.163437 -1.688404
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.144899 -0.281280 1.249224 1.477004 -0.888511 -1.252517 1.085643 0.781110 -0.974774 0.411104 2.208358 1.741717 -0.317454 -1.628415 -0.795213 0.241851 -1.381529 1.708786 -1.204537 -2.840229
wb_dma_wb_if/input_wbm_data_i 1.988973 6.461483 0.653330 2.805722 2.096616 -4.928518 -2.769537 3.368340 -2.770314 -0.080550 0.555048 -4.039932 -0.279548 4.374693 -4.479883 -0.317850 -0.399822 0.613729 -1.366429 5.311246
wb_dma_de/wire_tsz_cnt_is_0_d 2.449029 0.821872 -0.160099 -1.805682 -0.615699 0.954687 0.097427 -0.601130 -1.381226 0.627766 -2.778944 5.347245 -0.338227 -0.222437 1.744851 0.517110 1.907216 0.269061 -0.668237 1.371609
wb_dma/wire_dma_err -0.251721 -0.840889 -0.338745 -1.158445 -0.642097 -1.463201 1.138852 1.544800 -0.865564 1.133832 -0.600765 -1.376732 -3.576338 -3.689923 -1.380904 0.997020 1.353990 -0.042182 -0.813049 -3.586884
wb_dma_ch_sel_checker/input_ch_sel_r -0.000312 0.823899 -0.448119 0.442944 -0.314658 -1.116883 0.699897 1.431479 -1.049813 0.320759 1.451096 -0.603400 -1.240077 -0.406483 -0.848715 -1.425509 -0.816063 0.916108 -0.957176 -0.498248
wb_dma_ch_sel/assign_119_valid -0.565200 0.455936 -0.201402 -0.557029 0.857882 -2.814364 0.621791 0.621397 1.635554 2.407493 -0.211346 -0.410711 -2.679013 -0.847909 -0.389407 1.084486 -0.097019 -3.231687 -1.364945 -3.379755
wb_dma_inc30r/input_in 1.617926 -1.503502 -0.442950 2.646031 -6.419409 -1.256180 -1.085917 2.020991 -1.354425 -4.010139 2.922677 2.231610 4.547631 -0.411845 -2.056329 0.042500 -0.425974 -0.057271 1.863724 -2.284656
wb_dma_ch_pri_enc/inst_u15 -0.167313 -0.364980 -0.238256 -0.591373 -0.918784 1.011984 1.258329 0.782978 -2.555095 0.570463 -0.079593 1.213695 -2.445580 -1.942384 0.292716 -1.398373 -0.563152 2.494969 -0.668549 -0.943514
wb_dma_ch_pri_enc/inst_u14 -0.201581 -0.443210 -0.264555 -0.609994 -0.809003 0.985250 1.427984 0.758389 -2.471685 0.758454 -0.031047 1.306870 -2.515694 -2.080702 0.373961 -1.331912 -0.506715 2.583029 -0.602032 -1.155800
wb_dma_ch_pri_enc/inst_u17 -0.251307 -0.433047 -0.263033 -0.661647 -0.840316 1.145344 1.374606 0.726050 -2.563254 0.740023 -0.097739 1.272613 -2.537352 -2.014557 0.386540 -1.333835 -0.504340 2.601785 -0.560469 -1.015336
wb_dma_de/wire_dma_err -0.324309 -0.768264 -0.382919 -1.233545 -0.504378 -1.423199 1.233249 1.565371 -0.854553 1.271927 -0.625147 -1.457200 -3.793427 -3.732885 -1.433428 1.097298 1.421252 -0.012543 -0.749928 -3.571954
wb_dma_ch_pri_enc/inst_u11 -0.290814 -0.463956 -0.280131 -0.679210 -0.770443 1.062758 1.502683 0.708134 -2.416619 0.893923 -0.028714 1.412992 -2.594393 -2.171662 0.456402 -1.270733 -0.399766 2.619011 -0.558820 -1.204708
wb_dma_ch_pri_enc/inst_u10 -0.197730 -0.378277 -0.235070 -0.568659 -0.826535 1.039448 1.319599 0.711608 -2.461080 0.652528 -0.024668 1.274451 -2.400672 -1.962671 0.395715 -1.382325 -0.580195 2.546206 -0.648987 -0.992644
wb_dma_ch_pri_enc/inst_u13 -0.250650 -0.441182 -0.290093 -0.579598 -0.788378 1.002451 1.426756 0.718877 -2.375364 0.806503 -0.014027 1.329298 -2.453696 -2.095162 0.395879 -1.286213 -0.437872 2.538914 -0.592689 -1.135337
wb_dma_ch_pri_enc/inst_u12 -0.201956 -0.441098 -0.257900 -0.608842 -0.858561 1.109239 1.274265 0.705900 -2.535675 0.623364 -0.158043 1.316668 -2.361934 -1.966043 0.400572 -1.352811 -0.542086 2.534382 -0.578869 -0.947280
wb_dma_ch_pri_enc/inst_u19 -0.229465 -0.486356 -0.218468 -0.622356 -0.848081 1.133061 1.318416 0.656771 -2.497780 0.690612 -0.143218 1.350932 -2.417596 -1.981685 0.443999 -1.343793 -0.531755 2.529783 -0.571338 -0.992882
wb_dma_ch_pri_enc/inst_u18 -0.174117 -0.413151 -0.281025 -0.614378 -0.833609 0.914831 1.428176 0.798198 -2.414847 0.763460 -0.005434 1.323595 -2.505890 -2.105642 0.342429 -1.307552 -0.460946 2.494969 -0.638439 -1.178844
wb_dma_ch_sel/assign_110_valid -0.619123 0.442607 -0.229147 -0.504643 0.805920 -2.803952 0.591919 0.592699 1.563688 2.435100 -0.191371 -0.402182 -2.657152 -0.824767 -0.418078 1.049451 -0.171540 -3.245712 -1.366473 -3.425291
wb_dma_rf/inst_u30 -0.406551 -0.810988 -0.372300 -1.201045 -0.473833 -1.363090 1.181028 1.569072 -0.866728 1.325786 -0.610431 -1.500850 -3.732842 -3.736176 -1.423081 1.147003 1.436524 0.069957 -0.650589 -3.597066
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -2.526001 1.573696 0.084351 1.321488 -1.035319 -1.790971 3.206862 2.043109 -0.222975 0.683246 3.749823 -0.644754 -4.103983 -1.187991 -1.751538 -0.661580 -1.284759 -0.362671 -0.263262 -3.366875
wb_dma/wire_pointer3 0.820279 -1.228395 -0.676850 -0.000717 2.194900 -1.718238 2.078141 0.825101 -0.203676 0.281160 1.321445 1.553753 -0.764003 -1.848615 0.515056 -2.793359 -1.718821 1.073007 -2.467947 -3.433396
wb_dma_ch_pri_enc/wire_pri6_out -0.248629 -0.448050 -0.291443 -0.621806 -0.842196 1.002976 1.423331 0.742290 -2.490180 0.768664 0.017955 1.304003 -2.489106 -2.058327 0.379195 -1.363477 -0.533966 2.571333 -0.628261 -1.123190
wb_dma_rf/assign_6_csr_we -1.550809 0.114080 0.860250 -1.218422 2.865391 -0.686076 -1.315843 1.125952 -2.222455 -0.766518 -3.582511 -0.635881 -3.564213 0.097395 -0.079713 -3.442216 -2.331557 -1.913601 -2.597889 -3.431413
wb_dma_de/assign_82_rd_ack 2.042323 1.948531 -0.462016 -2.980704 -0.238269 0.608709 0.087096 -0.493799 -0.338425 0.927424 -1.804038 3.048653 -2.148509 -0.676007 1.924742 0.203451 1.412646 -0.865882 -2.622217 1.769573
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 0.809084 -1.217928 -0.649706 -0.026021 2.248782 -1.654722 2.012231 0.815260 -0.235147 0.204805 1.246687 1.535294 -0.720732 -1.754580 0.564380 -2.913117 -1.774131 1.081607 -2.462541 -3.377011
wb_dma_ch_sel/assign_96_valid 2.729975 1.910253 -2.622174 1.178985 -3.154900 -3.252857 -2.134813 3.339450 0.434139 1.403964 -0.325657 -3.527621 -0.900341 2.116180 -0.195225 0.550728 1.138299 -3.912561 -0.938357 -0.315183
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.258110 -0.431558 -0.255214 -0.636829 -0.904025 1.184532 1.321679 0.739199 -2.645341 0.677352 -0.097514 1.297205 -2.488913 -2.024071 0.384515 -1.452801 -0.551285 2.635291 -0.594955 -0.945705
wb_dma_de/reg_next_ch -0.336651 1.624318 -1.515884 -2.277071 -2.084293 0.342547 0.858184 1.233678 0.402822 -1.343798 0.579130 1.361400 -3.370584 -0.546993 1.655350 -2.706604 -0.674909 -3.408925 -1.991371 -1.095243
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.227519 -0.557074 0.128483 -0.914965 -1.068597 2.272453 -0.938257 -0.320539 -2.685983 -0.888205 -1.953729 0.012059 -0.945983 -0.124198 0.417374 -0.948331 -0.309493 1.293406 0.277885 1.470359
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.165608 -0.498641 0.164343 -0.888486 -1.047199 2.259937 -1.102045 -0.364358 -2.672030 -1.004109 -1.968788 -0.029798 -0.759167 0.072783 0.456649 -1.016287 -0.414007 1.249436 0.221529 1.684568
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 0.788036 -1.238841 -0.714026 -0.093835 2.258081 -1.580724 2.116910 0.813590 -0.184664 0.296067 1.227847 1.661412 -0.820143 -1.824091 0.594583 -2.796168 -1.642001 1.074181 -2.420662 -3.438600
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.173234 2.856230 -0.361715 -2.694380 3.269866 0.507084 1.542380 -1.714336 2.988006 3.295383 -0.441240 1.461851 -2.563480 0.388236 1.752478 2.729612 2.280244 -2.138604 -0.419737 1.955990
assert_wb_dma_ch_arb 1.691530 -0.003160 -0.327298 -1.722792 0.122024 -1.700982 -0.856584 0.916950 0.960135 0.712142 -2.297450 -0.136954 -0.577687 -1.727034 -0.779871 2.607998 3.588487 -2.197686 -0.197316 -1.660550
wb_dma/wire_csr 2.679867 -1.244670 -1.785841 -3.340925 3.278658 -1.250871 -3.849526 -0.752089 -0.109314 -0.209961 -0.365460 -2.111164 1.257308 0.050542 1.085581 -3.123995 -2.277987 -2.279478 -3.508949 2.834785
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.170693 -0.502559 0.135355 -0.878428 -1.016291 2.196573 -1.012686 -0.318202 -2.555509 -0.892973 -1.916024 -0.068489 -0.845607 -0.055690 0.430226 -0.917665 -0.333148 1.236824 0.259449 1.496593
wb_dma_wb_if/input_mast_din 1.651008 2.383756 -1.438441 -2.040875 1.697160 0.275362 2.068582 -0.188642 1.793987 0.422841 2.426463 -0.200305 0.517146 -0.689493 0.728066 -1.606287 1.677201 2.741624 -2.244184 4.269516
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.783090 -0.327033 0.175250 1.122110 0.151740 -0.964325 0.695243 0.075876 0.728580 -0.188714 1.799198 -2.891700 -0.718740 -0.107433 -1.138789 -0.105136 -1.632835 -0.442398 0.051150 -1.047768
wb_dma_ch_rf/reg_sw_pointer_r -0.049586 2.822999 0.433280 -1.269794 -2.032640 2.906417 -1.061227 2.580760 -0.632154 -3.847139 0.998294 0.913948 -1.908116 1.569822 1.406649 -2.403001 -0.196909 -3.422619 -0.926135 -1.674912
wb_dma_ch_sel/assign_142_req_p0 -0.121850 1.870517 0.885929 0.303215 1.189756 -1.504430 -0.069009 1.354441 0.521205 1.315259 -0.027567 -0.862223 -2.264209 0.775866 -0.981489 2.391179 0.884936 -3.007304 -0.536121 -3.237547
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.359026 0.651505 -0.408513 -1.412726 1.372641 -1.164708 -0.936366 1.041799 0.584919 -1.748119 0.005123 -4.235542 -0.277423 -1.407302 -3.138130 4.595606 4.245165 -2.223701 1.469706 -0.246934
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -0.112393 -0.785417 -0.036578 -0.203754 0.620155 -0.007969 1.832423 -0.374681 1.171338 1.445129 0.465937 2.048948 -0.530021 -1.757821 0.873213 1.091447 0.693479 0.481931 0.205009 -2.183958
wb_dma_rf 3.171554 1.767361 0.989299 0.943981 -1.610296 -1.378989 -3.729584 0.209013 -2.338912 -5.407475 -1.019619 1.000325 3.689402 3.664654 -0.611162 -1.679466 -1.308896 -2.067628 -3.147424 2.580084
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -0.192724 -1.418787 -0.212999 -1.063544 -1.033567 0.560152 -2.105011 -0.573009 0.519523 0.207508 -2.689270 0.371768 0.493361 0.404627 1.229037 -0.925712 0.063280 -2.032968 0.675565 0.588470
wb_dma_de/reg_chunk_cnt 0.951689 0.353917 -0.295901 -2.500085 -0.255971 0.146055 -0.925569 0.310805 -1.626333 1.893318 -3.732843 2.189997 -3.000118 -0.928478 1.003087 0.330413 1.201127 -1.543574 -1.205468 -1.005921
wb_dma_de/always_23/block_1/case_1/block_4/if_1 2.448490 -1.415296 -4.104408 -4.954172 -1.333625 -2.113755 -1.427346 0.649111 1.030658 0.787303 -3.689550 0.326233 1.290950 -3.069629 -0.039170 -2.226920 3.407380 -0.694766 -0.243705 2.595717
wb_dma_de/always_23/block_1/case_1/block_3/if_1 2.611487 -0.263162 -3.254710 -4.124053 -0.960756 -1.060351 -1.974358 1.562873 0.320772 0.306358 -3.621003 -0.223481 1.588590 -1.691380 -0.499852 -1.175214 4.394593 -0.516262 0.639281 2.329570
wb_dma/input_wb0m_data_i 2.201974 6.375838 0.607454 2.604261 2.025726 -4.862648 -2.685837 3.379321 -2.754604 -0.149358 0.459873 -3.825452 -0.204854 4.077085 -4.484187 -0.092901 -0.054733 0.660241 -1.226276 5.315843
wb_dma_de/always_15/stmt_1 2.167010 2.414736 -0.629934 -2.233970 0.844675 -1.441990 1.135719 -0.216961 2.245026 1.921501 -0.017140 3.129890 -1.421070 -0.687454 1.562407 1.216397 1.864703 -2.026113 -2.755143 0.253480
wb_dma/wire_ch7_csr 4.145946 1.148254 0.134918 0.719494 -1.870189 -1.079044 -2.867056 0.745820 -0.186851 -1.889145 0.955269 0.300811 3.164118 2.265522 0.782954 -0.436553 -0.826879 -1.548632 -3.287025 1.465286
wb_dma/input_wb0_ack_i 5.437919 2.934819 2.557908 1.388767 -0.395582 -0.521194 -1.453609 0.554921 -1.013097 -4.550394 -0.713948 1.595324 2.364219 2.894107 0.751139 -1.906213 -0.836899 0.069203 -6.590232 1.601565
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.456390 0.589931 -0.490687 -1.426008 1.198069 -1.244682 -0.870956 1.107900 0.665530 -1.575520 -0.006417 -4.165808 -0.289846 -1.549607 -3.023033 4.586152 4.315918 -2.131061 1.370130 -0.425045
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 1.350773 0.667938 -0.426321 -1.377009 1.319857 -1.167727 -0.863472 1.092499 0.722021 -1.578399 0.031434 -4.266698 -0.358250 -1.476577 -3.052402 4.728405 4.350754 -2.195006 1.468862 -0.405012
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.390343 0.579029 -0.432915 -1.379449 1.270353 -1.191233 -0.869785 1.030377 0.670865 -1.633328 0.029945 -4.171910 -0.295939 -1.507967 -3.014510 4.514438 4.152951 -2.130872 1.320210 -0.362929
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -0.671299 1.313675 -0.556820 -1.872536 2.454618 -0.743103 0.333713 0.734787 0.736030 2.659448 -1.291333 -2.429981 -3.120058 -1.031869 -1.327799 2.762856 3.329365 -1.297640 1.213631 -0.307518
wb_dma_ch_sel/assign_125_de_start -0.861871 4.169305 -0.236434 -1.249437 -3.779950 2.180610 0.673780 2.271649 -0.291971 -1.132515 1.353712 0.678674 -3.933181 0.704707 0.581040 0.832461 1.854975 -3.011044 0.420770 -0.328734
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 0.819471 -1.262501 -0.671256 0.014302 2.224267 -1.727581 2.099392 0.804789 -0.182569 0.221564 1.368921 1.555413 -0.696380 -1.844563 0.541033 -2.974148 -1.893795 1.158605 -2.524971 -3.444057
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.125378 -0.468359 0.161784 -0.882957 -1.021072 2.193917 -1.032642 -0.316624 -2.583536 -0.920058 -1.888212 -0.067669 -0.781184 0.025744 0.387378 -0.943498 -0.337404 1.205855 0.222448 1.585426
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -1.316535 3.013849 -0.105431 0.745783 -1.038876 -1.350715 4.143614 1.304171 0.966705 -0.302385 5.497488 0.205411 -3.272669 -1.034750 -0.944245 -0.799161 -0.931463 0.392650 -1.605716 -0.613328
wb_dma_ch_sel/input_dma_busy -0.140388 -0.808611 -0.010895 -0.196412 0.577442 0.029649 1.885399 -0.404434 1.181082 1.478727 0.492498 2.076340 -0.524258 -1.776141 0.871536 1.087676 0.728485 0.494686 0.216864 -2.219820
wb_dma_inc30r 2.591958 -3.093531 -2.476249 -0.698429 -5.853861 -1.348351 -2.502859 -0.030359 0.395661 -2.473489 -0.110560 -0.445079 5.137355 -1.070503 -1.000222 0.167891 1.527104 -1.172422 1.039585 1.226149
wb_dma_ch_sel/always_45/case_1 1.076095 0.379626 1.315045 1.864646 -0.068447 1.633251 -0.562394 0.798548 -2.170923 -1.389460 -0.764896 1.867897 2.199509 1.832715 -0.852504 1.721614 1.910074 1.515043 2.741963 -0.141536
wb_dma_ch_sel/assign_117_valid -0.356927 0.450327 -0.216470 -0.641948 0.703392 -2.859549 0.533429 0.622672 1.631598 2.362009 -0.367204 -0.085199 -2.551330 -0.813118 -0.299423 1.088120 -0.050318 -3.379766 -1.520326 -3.424869
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -1.306050 3.050231 -0.153474 0.652609 -0.958215 -1.333427 4.096919 1.204365 1.062766 -0.201627 5.384338 0.253831 -3.251424 -1.072739 -0.862450 -0.694098 -0.808589 0.321546 -1.575686 -0.536452
wb_dma/wire_ch3_adr0 0.362889 -1.597155 2.700590 0.940677 -2.012884 -0.233628 -0.966653 -1.231978 -1.248341 -4.324680 -0.629502 1.971827 2.429185 -0.612561 -0.969520 -0.161969 -2.067396 0.376212 -1.759634 -1.376782
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.432364 1.595883 1.143497 0.832344 0.442119 1.391648 -0.572111 0.951348 -1.146884 -1.112057 0.286143 -0.742423 0.253092 1.530975 -0.775271 1.565690 1.364112 0.302314 1.016388 0.149525
wb_dma_de/always_6/if_1/if_1/cond 2.250743 2.347798 -0.180928 -2.470191 0.563409 -0.310846 -1.246820 -1.248250 2.129386 0.259839 -1.854212 1.943699 0.210649 1.293469 1.666129 1.537624 1.967922 -3.408620 -2.025791 2.752688
wb_dma/wire_mast1_pt_out 1.465055 0.528155 2.396425 0.522036 0.597484 0.881577 -0.002304 -0.819659 -1.215861 -3.751131 0.743785 1.749922 0.296733 1.298384 0.196242 -0.300204 -0.353180 -0.530230 -2.572745 1.060746
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.256182 -0.370575 -0.101223 -0.506711 0.327578 -2.542335 -0.076908 0.931317 1.693725 0.637577 -0.347974 -3.022103 -1.400732 -1.791488 -1.876796 2.446851 1.866308 -2.515533 -0.098665 -2.706785
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.731193 -0.331513 0.201558 1.049428 0.147369 -0.946105 0.649563 0.076126 0.683272 -0.239250 1.757713 -2.816110 -0.706831 -0.099694 -1.151580 -0.092686 -1.570935 -0.470386 0.041480 -1.037580
wb_dma_ch_sel/always_48 3.437805 -1.553912 -1.411422 -0.783402 -1.747681 -1.114667 0.520224 2.193048 -1.571908 -5.477143 2.531115 -0.026387 2.512928 -3.961344 -2.859046 1.234258 2.484564 1.058845 0.676753 -2.290329
wb_dma_ch_sel/always_43 1.733143 2.662694 0.133121 -1.740327 -1.828953 1.105379 0.287418 0.331292 -2.359136 -0.208816 -2.457170 5.912214 -2.023904 0.723782 1.068396 0.180618 2.201025 -0.815564 -0.213517 1.685590
wb_dma_ch_sel/always_42 2.934856 -1.261786 -1.821386 -3.455940 3.267350 -1.248977 -3.961035 -0.768025 -0.205059 -0.608257 -0.523443 -2.069284 1.396393 0.068929 0.987660 -3.109756 -2.163867 -2.329751 -3.503886 3.093456
wb_dma_ch_sel/always_40 1.559210 -2.277088 -0.413656 0.967126 1.717857 -1.259391 1.962458 0.700511 -1.302384 -0.270746 0.188842 4.082116 1.265424 -1.365373 0.472103 -2.496733 -1.022568 2.237241 -0.607659 -3.556180
wb_dma_ch_sel/always_47 -0.908373 -0.311933 -1.326796 -0.235093 -2.840152 0.844226 0.260154 1.115176 1.351641 -0.017076 0.980415 0.236000 0.019443 -0.789760 0.977571 -0.380346 0.565096 -1.145122 1.451989 -1.498731
wb_dma_ch_sel/always_46 0.203254 -0.422021 -1.128203 -0.914091 0.259681 -0.900105 0.161187 -0.861359 1.502794 2.551319 -1.029469 -2.378710 0.343912 0.121742 0.572818 -0.299351 0.634426 0.480998 -1.758190 1.247000
wb_dma_ch_sel/always_45 1.037970 0.393184 1.317384 1.894541 -0.001580 1.619524 -0.585659 0.792214 -2.157739 -1.426075 -0.769811 1.735216 2.255724 1.902971 -0.917069 1.780233 1.924115 1.542883 2.815296 -0.149650
wb_dma_ch_sel/always_44 -0.399129 -0.649640 1.261140 3.070382 -2.493360 -5.007190 -2.055424 2.167938 -1.640148 -3.146543 2.461255 -2.670862 1.585951 -0.250187 -5.051121 -0.757983 -3.507176 -1.296141 -0.646021 -2.685285
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.183595 1.929963 0.858647 0.319753 1.222362 -1.411980 0.143512 1.468760 0.502149 1.390777 0.168498 -0.821664 -2.321802 0.605722 -1.015821 2.536424 1.065285 -2.801169 -0.392805 -3.344642
wb_dma_ch_rf/input_ndnr 3.177083 0.584116 -0.616865 -0.829417 0.030969 -1.868270 2.560509 1.016791 1.160823 1.125250 0.495541 4.411744 0.409114 -2.972987 -0.064166 2.275478 4.111670 1.186316 -0.533014 -1.599480
wb_dma_de/always_4/if_1/stmt_1 1.052924 0.876892 -0.436460 -1.621321 0.777533 -1.963921 -0.087198 0.538078 0.882708 2.751512 -2.014220 2.198756 -2.099376 -0.655419 0.643931 1.249796 1.474404 -2.880844 -1.327052 -2.339935
wb_dma_wb_if/wire_wb_addr_o 1.378541 1.049697 -0.397673 -1.007393 1.212215 1.186440 -0.634656 0.310722 -0.861360 -1.905800 0.495260 -1.765745 0.550283 0.059619 -1.375060 2.524032 2.709177 0.189222 1.671620 2.092626
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.328540 1.401497 1.042461 0.810529 0.421028 1.283975 -0.577072 0.845645 -1.080413 -0.943244 0.198053 -0.692255 0.194389 1.425691 -0.717519 1.392013 1.191536 0.282620 0.928597 0.099647
wb_dma_ch_sel/assign_111_valid -0.689937 0.431180 -0.224843 -0.489349 0.873079 -2.794503 0.589504 0.597390 1.584232 2.443056 -0.153458 -0.540790 -2.679436 -0.776871 -0.450080 1.028766 -0.246981 -3.223307 -1.344002 -3.351488
wb_dma_wb_slv/assign_2_pt_sel 6.139733 1.047188 1.294114 -2.366252 -1.118220 0.152759 -4.037660 -3.149650 -2.281930 -9.031093 -2.054039 0.916895 4.164707 0.683230 -0.281609 0.760705 -1.294093 -0.692130 -4.113723 8.104935
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -0.654772 4.573708 -0.345709 -0.382187 -2.777513 -0.010463 1.314689 2.494373 2.027553 -0.454612 3.003951 0.582652 -2.854113 0.984071 0.030548 1.526731 2.044122 -4.194373 0.233816 -1.483209
wb_dma_ch_sel/assign_144_req_p0 -0.037349 1.986664 0.932086 0.249438 1.239160 -1.352856 -0.198899 1.415303 0.365485 1.158956 -0.118645 -0.970244 -2.203156 0.870107 -1.098414 2.461953 1.095051 -2.956709 -0.452478 -3.010064
wb_dma_de/input_pointer 1.490525 -2.180888 -0.435028 1.006483 1.707686 -1.189729 2.118097 0.736923 -1.298736 -0.178683 0.310406 4.162978 1.198067 -1.389596 0.468325 -2.527855 -1.041531 2.359881 -0.579982 -3.568059
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.759733 1.263705 -0.420266 0.799269 0.436939 -1.648177 4.020020 0.329950 2.148758 0.644602 5.431378 -0.748809 -1.537275 -1.848587 -0.337307 -0.502886 -1.372429 1.503531 -2.046544 -0.853765
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -1.547552 0.228949 -0.160294 1.035418 0.976526 -2.289872 2.738546 1.734367 -0.456277 -0.752648 2.983619 -0.417947 -2.982926 -0.890514 -1.177838 -3.018764 -2.760491 -0.613261 -1.733772 -3.993740
wb_dma_ch_rf/input_wb_rf_adr 0.042979 5.421743 -2.593463 -2.274301 -1.313707 0.068561 -0.064582 2.840286 -3.463210 0.798547 2.707643 -4.902522 -4.067891 3.213722 -4.335952 -1.884921 2.447630 -0.722890 -0.906751 3.870661
wb_dma_ch_sel/input_pointer0 0.602149 -0.943412 -0.205999 1.265153 -0.236636 -0.815315 2.394325 1.008954 -1.014437 1.201218 0.921204 3.827114 0.219354 -1.591310 -0.135927 -0.234819 0.447419 2.574067 0.897849 -2.788941
wb_dma_ch_sel/input_pointer1 -0.111996 0.044070 -0.444609 0.262112 0.242432 -1.177012 2.542591 1.119397 0.056954 1.790922 1.941946 1.358859 -1.826673 -2.154133 -0.043449 -0.429492 -0.153246 1.443983 -0.806977 -2.710361
wb_dma_ch_sel/input_pointer2 -0.003091 0.824919 -0.412076 0.479913 -0.349099 -1.146247 0.712002 1.449888 -1.000635 0.345199 1.436829 -0.638079 -1.231548 -0.413019 -0.874481 -1.449792 -0.849694 0.929502 -0.977115 -0.550229
wb_dma_ch_sel/input_pointer3 0.791679 -1.268814 -0.681800 -0.025555 2.260975 -1.602530 2.160917 0.790363 -0.155523 0.284448 1.361936 1.693024 -0.762265 -1.901480 0.654161 -2.891387 -1.793029 1.145492 -2.487077 -3.523618
wb_dma_de/reg_chunk_0 0.897706 0.261642 -0.212912 -2.477674 -0.248869 0.333622 -1.062870 0.156241 -1.596538 1.777856 -3.883230 2.347435 -2.814159 -0.779660 1.157230 0.269654 1.094332 -1.568430 -1.160826 -0.888904
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -0.137662 -0.829066 -0.008539 -0.176342 0.567831 0.002412 1.830484 -0.377087 1.145629 1.483529 0.494124 2.035975 -0.530891 -1.780707 0.847206 1.083396 0.669538 0.509819 0.189024 -2.208728
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.274831 1.910641 0.931492 0.419172 1.302560 -1.360313 -0.080173 1.361181 0.384252 1.311117 0.061518 -1.122748 -2.224778 0.908963 -1.094667 2.312974 0.828259 -2.825346 -0.361935 -3.002512
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.037164 2.003397 0.852780 0.264516 1.138068 -1.501625 -0.146296 1.425649 0.519833 1.230590 -0.007000 -0.893841 -2.182922 0.823716 -1.072972 2.523952 1.073988 -3.030400 -0.490302 -3.121253
wb_dma_ch_sel/reg_am0 0.168042 -0.475111 -1.157530 -0.871298 0.264610 -0.982223 0.123899 -0.876419 1.543821 2.603090 -1.042297 -2.481695 0.352309 0.155149 0.544724 -0.308667 0.598104 0.436226 -1.688084 1.235404
wb_dma/assign_2_dma_req -0.406943 1.720299 -0.378277 0.379757 1.013292 -1.720910 3.794159 0.897687 0.840240 -1.698911 4.868621 0.592063 -2.200725 -0.845956 -0.226591 -3.147573 -2.400017 0.170345 -3.153593 -1.301116
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.851013 -1.856857 1.596126 1.712750 -2.517503 1.014521 -0.030297 0.485557 -4.663282 -1.025674 -0.610502 4.030629 0.938749 -1.318316 -0.660711 -0.386246 -1.077498 4.121119 0.707066 -1.645550
wb_dma_ch_rf/wire_ch_csr 2.494745 0.341867 -0.474192 0.149142 -1.282494 -2.599277 -1.916888 -1.031313 -1.254167 -5.557397 -1.703216 -1.090208 2.494226 1.889218 -0.774649 0.029115 -0.756207 -2.538239 -2.194490 2.900654
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 1.117357 0.675371 -1.933895 1.585306 -1.724007 -1.805241 -0.406514 2.095344 -0.419731 0.405279 3.991538 -2.314994 0.994827 0.446072 -1.994337 0.545449 0.226721 -0.001602 1.379757 0.528351
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.136528 -0.515469 0.126351 -0.882867 -1.068166 2.183763 -1.075332 -0.313657 -2.602145 -0.970010 -1.934430 -0.072843 -0.765762 -0.016425 0.391042 -0.964238 -0.327824 1.180111 0.194825 1.524731
wb_dma_ch_sel/assign_118_valid -0.553194 0.524173 -0.248730 -0.572733 0.845970 -2.852483 0.507685 0.590550 1.597567 2.407244 -0.285174 -0.484744 -2.668540 -0.731062 -0.409371 1.057482 -0.114813 -3.295542 -1.424489 -3.257629
wb_dma_ch_rf/input_de_adr1_we 0.394472 1.481225 1.114938 0.829573 0.456174 1.310075 -0.604698 0.884415 -1.128631 -1.081334 0.209415 -0.715814 0.298771 1.542952 -0.762924 1.447429 1.182707 0.304117 0.936116 0.191243
wb_dma_wb_mast/input_mast_din 1.559133 2.360534 -1.419635 -2.065253 1.747336 0.285813 2.048072 -0.198051 1.857813 0.650316 2.349209 -0.190545 0.387029 -0.676456 0.768410 -1.502318 1.698302 2.682761 -2.163301 4.116202
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.808576 3.035952 0.722282 1.188866 -2.448873 -1.796620 -1.749922 2.717007 0.193593 -5.343718 -1.089839 -0.348191 4.221931 2.410159 -2.105317 -3.255243 2.598484 0.194619 -2.239074 -0.059732
wb_dma_de/always_2/if_1/stmt_1 -0.286586 -0.649307 1.172766 3.124333 -2.528795 -5.020133 -2.140244 2.129094 -1.698904 -3.158691 2.475706 -2.701745 1.691459 -0.126743 -4.989401 -0.875631 -3.649861 -1.203651 -0.649557 -2.430387
wb_dma_de/assign_65_done/expr_1 1.894794 1.913079 -0.414622 -3.022917 -0.185656 0.625542 0.075356 -0.478771 -0.381137 1.009909 -1.860173 2.987256 -2.286563 -0.700333 1.874182 0.207163 1.441781 -0.882547 -2.520243 1.668392
wb_dma_ch_sel/reg_de_start_r -0.776160 4.286202 -0.176427 -1.268300 -3.600705 2.108519 0.537083 2.250576 -0.355611 -1.175481 1.329248 0.496792 -3.914386 0.813062 0.444336 0.849941 1.835545 -2.952484 0.276116 -0.111637
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.187178 -0.514093 0.160861 -0.895686 -1.029386 2.255477 -0.987065 -0.314011 -2.629423 -0.876255 -1.888824 -0.028150 -0.844839 -0.065639 0.438735 -0.973881 -0.347112 1.258129 0.218688 1.507858
wb_dma_ch_rf/input_dma_rest 0.860855 -1.396849 -0.270882 -0.261622 2.032604 -0.514641 -0.205041 -0.301222 -0.241522 -1.391543 -0.480948 0.355778 0.911716 0.131151 0.653447 -2.545429 -1.697766 -0.125755 -1.693208 -0.968697
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.433227 -2.283104 -0.422014 1.028304 1.720228 -1.187032 2.057303 0.665959 -1.173884 -0.155500 0.259293 4.099731 1.214587 -1.420757 0.483025 -2.415970 -0.975365 2.287159 -0.496055 -3.568629
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.257490 -0.273179 1.324857 1.523127 -0.969114 -1.313058 0.972943 0.778050 -0.968829 0.329092 2.239194 1.733604 -0.201598 -1.599593 -0.845585 0.323249 -1.370491 1.659274 -1.261144 -2.824842
wb_dma_de/wire_de_csr 1.944409 0.426486 -0.858339 -0.631603 2.180306 -1.192337 3.089545 0.023593 1.124598 -0.617890 3.097129 2.482941 -0.052242 -1.651236 1.454569 -2.825002 -1.329144 1.700349 -3.825812 -0.647260
wb_dma_ch_sel/reg_ndnr 3.142468 0.588265 -0.593045 -0.810903 0.038240 -1.837355 2.586211 1.013926 1.151071 1.086310 0.545029 4.521074 0.429904 -2.971781 -0.036947 2.222047 4.106271 1.237527 -0.465660 -1.605206
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.411557 1.531656 1.084371 0.844118 0.444051 1.357796 -0.637347 0.891160 -1.123861 -1.061330 0.235023 -0.760464 0.325546 1.565233 -0.749634 1.468905 1.248392 0.278366 0.986893 0.185741
wb_dma_ch_sel/reg_txsz 1.692102 2.586456 0.090135 -1.672523 -1.902246 1.130291 0.523833 0.416598 -2.385978 -0.188421 -2.228818 5.970578 -2.043542 0.519119 0.992595 0.253241 2.302463 -0.563365 -0.058200 1.599090
wb_dma_rf/always_1/case_1/stmt_10 -0.052281 2.256456 1.848762 0.778892 -1.260138 1.672599 -0.651472 0.894267 -1.323167 -0.733879 -0.048590 2.252768 -0.074192 2.399079 -0.328826 -1.213494 0.071570 0.470399 -0.499234 0.168804
wb_dma_ch_pri_enc/inst_u28 -0.235371 -0.450498 -0.317191 -0.639711 -0.843728 1.001511 1.464930 0.740426 -2.386644 0.828168 0.023594 1.386382 -2.520157 -2.164116 0.403783 -1.264794 -0.418882 2.575628 -0.601232 -1.223238
wb_dma_ch_pri_enc/inst_u29 -0.244052 -0.393494 -0.296400 -0.609360 -0.834803 0.950115 1.432791 0.821155 -2.545603 0.778770 0.045270 1.269436 -2.560634 -2.078075 0.304467 -1.372043 -0.516514 2.573029 -0.633067 -1.149332
wb_dma/wire_de_adr1 0.752017 -1.197476 0.276908 1.151314 -0.575814 0.362556 0.057054 -0.090509 -1.175819 -0.494010 -0.974900 2.781906 2.176448 0.325100 -0.085540 0.242564 0.639753 1.403359 1.893475 -0.338233
wb_dma_ch_arb/always_2/block_1/case_1 3.472972 -1.875463 -1.406986 -0.843730 -1.875014 -0.896856 0.551543 2.090108 -1.734064 -5.577034 2.476994 0.268102 2.618813 -4.234286 -2.718707 1.111849 2.407307 1.329539 0.596343 -2.315323
wb_dma_de/always_18/stmt_1/expr_1 3.185917 3.851171 2.317315 3.925625 -0.149588 -0.362749 0.752862 1.038663 -0.145263 -0.524575 1.203207 -0.141947 0.641596 3.162136 0.021344 4.128606 1.455108 0.904008 -1.972335 0.010809
wb_dma_ch_arb/always_1/if_1 3.411078 -1.844437 -1.426121 -0.758395 -1.957896 -1.110421 0.489232 2.182400 -1.562282 -5.454277 2.529823 0.294298 2.684644 -4.190693 -2.823184 1.317579 2.487275 1.060419 0.754295 -2.574534
wb_dma_ch_pri_enc/inst_u20 -0.256246 -0.437794 -0.262396 -0.616656 -0.850813 1.067143 1.396459 0.729901 -2.550302 0.729660 -0.030013 1.314759 -2.494682 -2.063980 0.391552 -1.403567 -0.507481 2.627334 -0.599091 -1.075020
wb_dma_ch_pri_enc/inst_u21 -0.234578 -0.394073 -0.264535 -0.622324 -0.816694 1.011797 1.317052 0.752389 -2.536645 0.665342 -0.047363 1.201108 -2.423512 -1.955131 0.299727 -1.352080 -0.492213 2.519217 -0.627606 -0.974669
wb_dma_ch_pri_enc/inst_u22 -0.232018 -0.421426 -0.273969 -0.676316 -0.883862 1.089396 1.398211 0.725151 -2.617416 0.714917 -0.090680 1.378835 -2.545375 -2.082621 0.414712 -1.405297 -0.526713 2.638357 -0.632409 -1.069602
wb_dma_ch_pri_enc/inst_u23 -0.222624 -0.460531 -0.273819 -0.651299 -0.854502 1.077746 1.369388 0.720787 -2.511245 0.740554 -0.105387 1.358618 -2.498921 -2.046487 0.426870 -1.302043 -0.492536 2.563221 -0.581707 -1.086140
wb_dma_ch_pri_enc/inst_u24 -0.207269 -0.396816 -0.264793 -0.644296 -0.832329 0.961385 1.417297 0.749801 -2.414180 0.753836 0.013903 1.320946 -2.490858 -2.080990 0.350268 -1.314252 -0.473022 2.488357 -0.651739 -1.123826
wb_dma_ch_pri_enc/inst_u25 -0.259828 -0.438800 -0.280727 -0.613686 -0.781416 1.078691 1.391742 0.689805 -2.512803 0.790578 -0.093337 1.330293 -2.510977 -2.072300 0.400965 -1.328737 -0.475595 2.565572 -0.572019 -1.086849
wb_dma_ch_pri_enc/inst_u26 -0.193307 -0.441745 -0.288238 -0.644988 -0.862997 1.012076 1.342327 0.755366 -2.493583 0.666600 -0.093209 1.286837 -2.460286 -2.034921 0.355768 -1.296135 -0.482210 2.523236 -0.601294 -1.041281
wb_dma_ch_pri_enc/inst_u27 -0.205752 -0.440691 -0.280264 -0.660864 -0.840879 1.079618 1.330714 0.731249 -2.570725 0.706593 -0.138433 1.306571 -2.514353 -2.045306 0.395272 -1.363953 -0.503326 2.561823 -0.630847 -1.045210
wb_dma/wire_dma_busy -1.040455 -0.672352 0.998002 -0.996082 0.713815 -0.183689 0.540442 -3.043533 -1.364474 -3.149868 -3.103393 3.347774 -1.606395 1.549122 0.459745 -0.629655 -2.479978 -3.826920 -1.544352 -0.802970
wb_dma_ch_sel/reg_ack_o -0.332952 1.717306 -0.425116 0.432302 1.124243 -1.904258 3.785512 0.918745 0.890479 -1.607817 4.841748 0.428738 -2.173925 -0.822493 -0.285755 -3.125364 -2.407259 0.098149 -3.208356 -1.260880
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -0.117528 -0.790390 0.008144 -0.228040 0.593813 0.012004 1.809696 -0.366062 1.157335 1.430644 0.436346 2.020843 -0.484679 -1.732476 0.846309 1.055283 0.703528 0.495775 0.201553 -2.181236
wb_dma_rf/reg_csr_r -1.599301 0.355308 0.891464 -1.125522 2.717393 -0.758808 -1.389408 1.290593 -2.322107 -0.886052 -3.571209 -0.640941 -3.695245 0.223430 -0.146580 -3.445222 -2.367954 -2.040928 -2.677925 -3.453792
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.041799 -0.309309 -0.130828 -0.622291 0.262100 -2.543746 -0.232260 0.888847 1.687136 0.533672 -0.550971 -2.807891 -1.246190 -1.697826 -1.872167 2.475814 1.965758 -2.604195 -0.132190 -2.600829
assert_wb_dma_ch_sel -0.125835 -0.838311 -0.032019 -0.233052 0.607896 0.035703 1.861786 -0.420486 1.181546 1.518535 0.482607 2.056095 -0.551220 -1.784578 0.890904 1.101681 0.722993 0.504996 0.210679 -2.231275
wb_dma_ch_rf/always_27/stmt_1/expr_1 -0.006796 2.679420 -0.579493 -1.526270 -1.533795 1.577203 0.233786 1.939718 -0.427880 -2.163688 0.565962 0.736899 -2.890365 0.843993 1.081666 -1.328603 0.505973 -3.174439 -0.938276 -1.159914
wb_dma_ch_sel/inst_ch2 -0.011669 0.883970 -0.441790 0.467120 -0.338493 -1.200808 0.746153 1.464826 -1.037277 0.361916 1.445543 -0.635094 -1.270225 -0.390695 -0.915206 -1.449577 -0.821896 0.896190 -1.020114 -0.551623
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -0.112662 -0.786345 -0.007447 -0.196880 0.586138 -0.020493 1.877951 -0.348931 1.134893 1.465042 0.518060 2.054051 -0.498527 -1.767269 0.856813 1.055219 0.722519 0.546342 0.172199 -2.199797
wb_dma_ch_sel/assign_122_valid -0.465386 0.347428 -0.239913 -0.507907 0.761977 -2.899322 0.566311 0.607750 1.632193 2.344604 -0.226823 -0.318034 -2.472751 -0.890672 -0.393823 1.125175 -0.094040 -3.237682 -1.375724 -3.466825
wb_dma_rf/wire_dma_abort -0.305153 -0.834747 -0.313469 -1.161630 -0.493228 -1.383290 1.155921 1.502862 -0.815348 1.144746 -0.550413 -1.418251 -3.563838 -3.653853 -1.349360 1.029064 1.322251 0.035689 -0.730190 -3.510285
wb_dma_de/assign_67_dma_done_all/expr_1 2.113067 2.446681 -0.599281 -2.211231 0.889237 -1.431079 1.102174 -0.205983 2.185339 1.916159 0.003502 3.105998 -1.421740 -0.608909 1.559554 1.135006 1.813366 -2.037781 -2.717312 0.342349
wb_dma_de/always_4/if_1/cond 0.972216 0.287259 -0.252490 -2.455826 -0.315674 0.207433 -1.013578 0.250807 -1.578093 1.754062 -3.755776 2.290579 -2.775163 -0.839351 1.101140 0.292147 1.102766 -1.571028 -1.142973 -0.988733
wb_dma_de/always_3/if_1/if_1/stmt_1 0.729983 -1.730439 -2.544460 -0.936464 -2.448957 0.965708 0.218236 0.487469 0.456707 -1.273265 0.236295 1.592303 2.236055 -1.821085 0.104510 0.900371 2.607980 -0.040998 3.975031 0.186639
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.962916 2.818093 0.877570 1.142437 -3.290645 -1.193913 -2.128382 2.822974 -1.161509 -5.678585 -1.875652 -0.625387 3.568446 2.135131 -2.058074 -3.303858 2.365886 0.846722 -2.504048 0.282880
wb_dma_ch_sel/assign_156_req_p0 -0.049189 1.898283 0.887263 0.401576 1.178346 -1.502464 -0.101447 1.434963 0.438695 1.242152 0.015645 -1.028877 -2.079760 0.851819 -1.099000 2.387437 0.966085 -2.872782 -0.462380 -3.025929
assert_wb_dma_ch_arb/input_advance 1.585351 0.089700 -0.337642 -1.743826 0.252497 -1.643549 -0.768631 0.910037 0.973454 0.914868 -2.245648 -0.244325 -0.819472 -1.698671 -0.803211 2.647735 3.644142 -2.141130 -0.120123 -1.618198
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.743419 -0.333410 0.171499 1.066930 0.139698 -0.947171 0.597903 0.032383 0.700948 -0.182591 1.711467 -2.805687 -0.661465 -0.063808 -1.147760 -0.088464 -1.587008 -0.475777 0.050922 -0.987332
wb_dma_ch_rf/reg_ch_tot_sz_r 2.068692 2.284885 0.298286 -1.442790 -0.541346 0.051013 0.809431 -0.664106 1.170274 0.447860 -1.881947 6.717197 -0.053126 0.861572 1.528743 2.393957 3.437478 -2.696630 0.350176 0.631940
wb_dma_ch_rf/wire_ch_adr0 -0.006565 -2.006845 0.249080 1.204858 -3.135688 -4.895914 -3.668333 0.752781 0.041404 -1.136293 -0.670588 -4.000190 2.192388 0.392693 -3.107233 -1.786409 -2.826804 -2.599412 -1.976237 -0.756211
wb_dma_ch_rf/wire_ch_adr1 1.284264 2.631211 2.885780 2.135357 -1.190657 2.898249 -1.244205 1.740136 -3.224013 -2.151297 -0.840104 3.920999 1.767775 3.901114 -1.064151 0.254360 1.844359 1.378335 1.469111 -0.230776
wb_dma/wire_ch0_adr0 -0.460379 0.736614 -2.112853 1.560052 -0.384339 -5.542179 -0.884538 2.589030 0.857919 2.929995 2.518641 -6.790896 -0.581916 0.543215 -3.536981 -0.767319 -1.148843 -1.190773 -0.782758 -0.249438
wb_dma/wire_ch0_adr1 0.417370 1.488005 1.117800 0.846525 0.451983 1.342979 -0.642664 0.862878 -1.116292 -1.102018 0.245298 -0.678857 0.292835 1.548184 -0.764348 1.474210 1.250537 0.288891 0.973000 0.201220
wb_dma_ch_pri_enc/wire_pri24_out -0.227312 -0.408549 -0.310737 -0.618542 -0.797040 0.982992 1.445794 0.778543 -2.437566 0.827271 -0.034872 1.277866 -2.550284 -2.096330 0.357413 -1.275550 -0.455459 2.588269 -0.587065 -1.101823
wb_dma/input_dma_rest_i 0.845080 -1.342890 -0.233386 -0.255384 1.985496 -0.498566 -0.202941 -0.289385 -0.244510 -1.386572 -0.471276 0.347333 0.918666 0.108213 0.647528 -2.490973 -1.635702 -0.160811 -1.624786 -0.942904
wb_dma_inc30r/assign_1_out 0.198424 -0.467713 -1.200788 -0.923738 0.307268 -0.950418 0.118389 -0.930572 1.614930 2.753326 -1.110955 -2.576863 0.361224 0.170918 0.600429 -0.303721 0.655229 0.498173 -1.762247 1.300725
wb_dma_ch_sel/assign_133_req_p0 1.481011 0.001769 1.208323 0.899143 0.573787 -1.464636 -1.091504 0.503828 -1.390660 -0.899677 0.027462 0.654134 1.188164 -0.085896 -2.638559 4.080542 1.514908 -1.017441 1.610963 -1.808880
wb_dma_ch_rf/always_23 1.136653 0.358514 1.298815 1.881407 -0.021234 1.646391 -0.518620 0.863027 -2.225707 -1.393039 -0.769450 1.977657 2.254650 1.775943 -0.860934 1.825879 2.026774 1.634004 2.879514 -0.243257
wb_dma_inc30r/reg_out_r 1.808623 -1.862855 -4.170689 -0.431822 -4.750689 -0.178337 -2.231892 1.918047 0.323556 -0.932673 1.506243 -0.175909 3.279050 -0.558175 -0.511361 0.377398 2.595478 -2.051145 5.124016 1.397852
wb_dma/wire_pointer2 0.024335 0.862441 -0.420673 0.511221 -0.369311 -1.216600 0.694366 1.499604 -1.101424 0.255577 1.477208 -0.676170 -1.241780 -0.372605 -0.940419 -1.529146 -0.868606 0.909982 -1.047579 -0.498045
wb_dma_ch_rf/always_20 0.073939 -2.093965 0.260879 1.088518 -3.200995 -4.718393 -3.526322 0.551656 0.166231 -1.161293 -0.751812 -3.899156 2.438447 0.258306 -2.947647 -1.677539 -2.663670 -2.430811 -2.111384 -0.714312
wb_dma/wire_pointer0 0.611572 -0.987965 -0.186570 1.345459 -0.222635 -0.814321 2.401511 0.987095 -1.035473 1.217160 0.870944 3.937552 0.329261 -1.573595 -0.125818 -0.246972 0.390231 2.623414 0.934479 -2.827223
wb_dma/wire_pointer1 -0.083747 0.011491 -0.409822 0.258588 0.239852 -1.157623 2.483262 1.033422 0.134335 1.740859 1.848145 1.410485 -1.682815 -2.097446 0.003720 -0.363123 -0.143947 1.325236 -0.823890 -2.687157
wb_dma/wire_mast0_err -0.345132 -0.782046 -0.379285 -1.235436 -0.535620 -1.393415 1.143811 1.585792 -0.889620 1.217395 -0.614769 -1.524661 -3.741390 -3.720497 -1.414474 1.082114 1.420406 0.008046 -0.700390 -3.532651
wb_dma_ch_rf/always_26 -0.059863 2.707006 0.544482 -1.202403 -2.060714 2.981036 -1.137106 2.623563 -0.731280 -3.984027 0.966437 0.911388 -1.817312 1.531723 1.351865 -2.529227 -0.243313 -3.268217 -0.920625 -1.768339
wb_dma_de/always_23/block_1/case_1/block_5 1.337369 -2.250296 -2.068947 -4.325459 -0.059284 -0.848429 -1.208583 -0.379833 1.289385 0.640520 -6.503685 2.910653 1.167104 -1.329749 2.903329 -6.066446 0.486522 -0.786943 -3.255921 0.246440
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.179593 1.883492 0.847349 0.375192 1.200112 -1.501101 -0.190866 1.323026 0.474139 1.212355 -0.008054 -1.199129 -2.086401 0.955080 -1.093510 2.310162 0.840505 -2.936612 -0.468836 -2.909903
wb_dma_ch_rf/wire_ch_am0_we 0.244913 -0.438082 -1.158266 -0.949258 0.276851 -0.938329 0.177206 -0.918690 1.563756 2.699255 -1.095760 -2.436525 0.337465 0.093299 0.625189 -0.341359 0.661801 0.490430 -1.834343 1.287344
wb_dma_ch_rf/always_25 -0.515109 0.050590 -0.154454 -0.388366 -3.597885 2.272252 -1.410440 1.906318 0.709885 -2.419452 0.869147 0.931822 0.783564 -0.048525 1.325404 -1.797699 -0.119508 -1.851792 0.907014 -2.130570
wb_dma/wire_dma_rest 0.847501 -1.367464 -0.294672 -0.268386 2.085091 -0.531022 -0.116409 -0.246343 -0.244368 -1.334988 -0.410265 0.400716 0.786291 0.045693 0.691833 -2.577641 -1.671579 -0.179736 -1.721643 -1.095291
wb_dma_wb_mast/input_mast_adr 1.359110 0.961057 -0.423242 -0.951762 1.227079 1.187076 -0.683450 0.261293 -0.827597 -1.923116 0.537023 -1.841518 0.692690 0.028901 -1.428888 2.512693 2.687343 0.227024 1.760696 2.098295
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.168948 -0.257775 1.261453 1.488256 -0.902192 -1.329440 1.016571 0.765294 -0.943570 0.357944 2.201701 1.603022 -0.228759 -1.567114 -0.853380 0.281974 -1.390117 1.646639 -1.246612 -2.827484
wb_dma_ch_sel/always_44/case_1 -0.381162 -0.816661 1.180695 3.066966 -2.458907 -5.068719 -2.194782 2.127035 -1.630672 -3.255516 2.270353 -2.706741 1.726620 -0.235486 -5.018293 -0.907514 -3.582479 -1.291088 -0.579190 -2.560828
wb_dma/wire_ch0_am0 0.189208 -0.511510 -1.156268 -0.926456 0.248100 -0.942402 0.137276 -0.890442 1.587062 2.679808 -1.076207 -2.483404 0.351623 0.091123 0.590356 -0.287675 0.690493 0.509059 -1.765364 1.226237
wb_dma/wire_ch0_am1 -0.934263 -0.390599 -1.361893 -0.279018 -2.950456 0.876580 0.264720 1.109015 1.368917 -0.049540 1.034187 0.239912 0.081189 -0.824400 1.012367 -0.413345 0.552228 -1.171700 1.545023 -1.504413
wb_dma_ch_rf/always_19/if_1 -0.395197 0.768730 0.278551 -0.287080 0.374877 0.720948 -1.630057 -1.352561 -0.036739 0.346198 -1.625260 1.027650 0.129869 2.865179 1.413255 -0.827341 -1.760034 -2.224093 -0.435965 1.717845
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.066732 -2.003286 0.328918 1.143518 -3.141218 -4.757521 -3.512434 0.574275 -0.002633 -1.155083 -0.712969 -3.836056 2.174030 0.326343 -2.965829 -1.763840 -2.896488 -2.471247 -2.117627 -0.801093
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 4.139931 0.464284 -1.054414 1.618039 2.302512 -4.268816 -1.574643 2.470541 -0.417695 4.164196 -3.784074 -1.860362 0.889522 2.363612 -0.147163 -0.578113 1.392810 0.217352 -2.672365 -1.116265
wb_dma_de/always_18/stmt_1/expr_1/expr_1 2.682016 2.520233 1.348558 3.282061 -0.541484 -1.419473 1.375462 0.146231 0.914447 0.498063 1.130999 0.582981 0.416736 1.879763 0.774330 2.602075 0.100213 0.807019 -2.888150 0.063959
wb_dma_de/always_3/if_1 1.141406 -0.225549 -1.517265 -0.206841 -2.022056 2.149460 -0.361347 1.384922 -0.514095 -2.267039 0.515987 0.859333 2.338188 -0.369969 -0.548455 2.237763 3.692251 0.089158 4.638742 0.243722
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.173492 -0.496803 0.146320 -0.877554 -1.029734 2.158279 -1.039332 -0.318398 -2.553561 -0.923970 -1.921698 -0.043393 -0.838814 -0.032271 0.432833 -0.921676 -0.314535 1.166808 0.208648 1.539159
wb_dma_ch_rf/assign_16_ch_adr1_we 1.071579 0.344287 1.292468 1.834619 0.016315 1.595349 -0.496741 0.869243 -2.131752 -1.313999 -0.777046 1.775017 2.091604 1.715378 -0.888625 1.865498 2.041040 1.530967 2.824642 -0.332887
wb_dma_wb_if/wire_wbm_data_o 0.130409 -1.836681 -0.177192 -0.337929 -0.158257 -1.177270 -1.797531 -2.838790 -0.958104 -4.142324 -3.483131 -1.616224 2.246866 0.551017 -1.118481 1.631568 -0.223099 -1.208723 2.109870 4.782976
wb_dma_ch_pri_enc/wire_pri_out_tmp -0.216643 -0.458708 -0.257605 -0.566671 -0.778078 1.064794 1.427617 0.683419 -2.449365 0.734105 -0.021008 1.430999 -2.406527 -2.038831 0.407348 -1.360568 -0.560703 2.594521 -0.588563 -1.069690
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.552056 -0.846443 -0.336258 -1.895290 0.737454 -1.615795 0.978459 0.522572 2.109148 2.225142 -1.854840 2.004624 -1.123333 -3.471855 0.131556 3.677368 4.301679 -1.630454 0.009185 -3.846694
wb_dma_ch_sel/always_48/case_1/stmt_1 3.723359 -1.267959 -1.363306 0.080792 -0.873925 -2.813563 1.204461 2.420157 0.375768 -5.082956 4.198192 0.466599 3.645976 -3.871258 -3.253111 1.954837 2.680142 0.259871 0.569551 -3.412223
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.215739 -0.523834 0.157627 -0.898903 -1.037171 2.245828 -1.013911 -0.355778 -2.641806 -0.882835 -1.957103 -0.016037 -0.882299 -0.023890 0.418649 -0.990021 -0.386402 1.236792 0.250976 1.524108
assert_wb_dma_ch_arb/input_grant0 1.646824 -0.054107 -0.314838 -1.720032 0.196920 -1.614733 -0.783566 0.877020 0.969887 0.843033 -2.295439 -0.054869 -0.640503 -1.760280 -0.700743 2.593470 3.611819 -2.060548 -0.114597 -1.669943
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.124415 -0.446847 0.137375 -0.895900 -1.078154 2.164381 -1.059503 -0.307697 -2.606688 -0.960767 -1.897627 -0.064726 -0.819807 0.008431 0.413704 -0.987657 -0.355771 1.208322 0.202505 1.587226
wb_dma_ch_pri_enc/wire_pri18_out -0.273493 -0.453658 -0.296213 -0.596212 -0.797698 1.067527 1.427296 0.723533 -2.474065 0.813808 0.009859 1.337231 -2.468680 -2.055945 0.424571 -1.337366 -0.520108 2.583335 -0.582920 -1.077948
wb_dma_de/assign_6_adr0_cnt_next -0.177074 -1.415040 -0.263284 -1.055455 -1.049984 0.536132 -2.014169 -0.530707 0.544470 0.216845 -2.524916 0.347504 0.566654 0.333361 1.197134 -0.823738 0.126884 -1.940665 0.675502 0.530820
wb_dma_ch_rf/reg_ch_err -0.422327 -0.827122 -0.275997 -1.055684 -0.467644 -1.418382 1.256735 1.522869 -0.779027 1.204469 -0.407029 -1.453452 -3.560914 -3.649135 -1.406532 0.935581 1.174137 0.117027 -0.724110 -3.612160
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.180580 -0.835648 -0.047236 -0.242102 0.624595 0.017216 1.951768 -0.367848 1.167090 1.561159 0.515672 2.134204 -0.587964 -1.860222 0.934024 1.111620 0.741226 0.583452 0.226359 -2.303640
wb_dma_wb_slv/input_wb_addr_i 2.050839 1.674908 1.529312 -0.755123 0.561331 -0.678340 -4.067122 1.111987 -4.443620 -4.633482 -0.989558 -1.100129 -0.147427 3.359721 -2.922170 -3.024184 -0.478277 -2.213313 -1.542595 5.014457
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.137224 -0.489630 0.162025 -0.877575 -1.114352 2.190901 -1.154980 -0.308554 -2.697740 -1.027447 -1.987114 -0.058687 -0.787897 0.026874 0.400434 -0.989989 -0.343958 1.197975 0.188620 1.656394
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.144673 -0.493075 0.163627 -0.845004 -1.017753 2.160875 -1.079222 -0.367407 -2.561406 -0.952507 -1.913434 -0.041113 -0.770087 0.032006 0.388719 -0.971898 -0.380235 1.166372 0.194390 1.557285
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.155419 -0.472307 0.172528 -0.876219 -1.076508 2.228655 -1.101912 -0.334202 -2.644925 -0.968661 -1.968147 -0.075426 -0.799466 -0.008356 0.403598 -0.985800 -0.370800 1.217751 0.202577 1.592513
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 2.088349 2.460049 -0.595109 -2.139106 0.841155 -1.405358 1.115299 -0.189672 2.158389 1.854903 0.074580 3.150424 -1.432475 -0.557761 1.551837 1.050440 1.666613 -2.026711 -2.779459 0.334287
