

================================================================
== Vivado HLS Report for 'clock_generator'
================================================================
* Date:           Thu May  9 13:54:20 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        clock_generator-vhls
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.498 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     93|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|      -|    -|
|Register         |        -|      -|     34|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|     34|     93|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |next_counter_fu_52_p2  |     +    |      0|  0|  39|          32|           2|
    |icmp_ln33_fu_46_p2     |   icmp   |      0|  0|  18|          32|           1|
    |select_ln21_fu_72_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln33_fu_58_p3   |  select  |      0|  0|  32|           1|           4|
    |xor_ln33_fu_66_p2      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  93|          67|          10|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   1|   0|    1|          0|
    |counter    |  32|   0|   32|          0|
    |state      |   1|   0|    1|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  34|   0|   34|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+--------------+-----------------+--------------+
| RTL Ports | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+-----------+-----+-----+--------------+-----------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_none | clock_generator | return value |
|ap_rst     |  in |    1| ap_ctrl_none | clock_generator | return value |
|out_clock  | out |    1|    ap_none   |    out_clock    |    pointer   |
+-----------+-----+-----+--------------+-----------------+--------------+

