#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue May 20 09:50:06 2014
# Process ID: 12695
# Log file: /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.runs/synth_1/zynq_system_wrapper.rds
# Journal file: /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /opt/Xilinx/2013.4/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/2013.4/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source zynq_system_wrapper.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z045ffg900-2
# set_property target_language Verilog [current_project]
# set_property board xilinx.com:zynq:zc706:1.1 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj [current_fileset]
# add_files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/zynq_system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2013.4/Vivado/2013.4/data/ip'.
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/zynq_system_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/constraints/vivado_activity_thread_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/zynq_system_rst_processing_system7_0_50M_0.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/zynq_system_rst_processing_system7_0_50M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/zynq_system_rst_processing_system7_0_50M_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/zynq_system_auto_pc_4_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_38/zynq_system_auto_pc_38_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_39/zynq_system_auto_pc_39_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/zynq_system_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/zynq_system.bd]
# read_verilog /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system_wrapper.v
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.data/wt [current_project]
# set_property parent.project_dir /home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj [current_project]
# synth_design -top zynq_system_wrapper -part xc7z045ffg900-2
Command: synth_design -top zynq_system_wrapper -part xc7z045ffg900-2

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 834.742 ; gain = 220.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'zynq_system_wrapper' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system_wrapper.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system_wrapper.v:69]
INFO: [Synth 8-638] synthesizing module 'zynq_system' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:699]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/2013.4/Vivado/2013.4/scripts/rt/data/unisim_comp.v:4176]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/opt/Xilinx/2013.4/Vivado/2013.4/scripts/rt/data/unisim_comp.v:4176]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/2013.4/Vivado/2013.4/scripts/rt/data/unisim_comp.v:35748]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/opt/Xilinx/2013.4/Vivado/2013.4/scripts/rt/data/unisim_comp.v:35748]
INFO: [Synth 8-638] synthesizing module 'zynq_system_axi_mem_intercon_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:1222]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_5VZGPS' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:298]
INFO: [Synth 8-638] synthesizing module 'zynq_system_auto_pc_38' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_38/synth/zynq_system_auto_pc_38.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_synth' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/fifo_generator_top.vhd:271]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:228]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:229]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:234]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (3#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (4#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/dmem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'dmem' (5#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (6#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/rd_logic.vhd:239]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (7#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_compare' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_compare' (8#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (9#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (10#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (11#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/rd_logic.vhd:239]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (12#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (13#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (14#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (15#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (16#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (17#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/fifo_generator_top.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_synth' (18#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0' (19#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
WARNING: [Synth 8-350] instance 'fifo_gen_inst' of module 'fifo_generator_v11_0' requires 230 connections, but only 228 given [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:292]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (20#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (21#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (22#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_w_axi3_conv' (23#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b_downsizer' (24#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_synth__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/fifo_generator_top.vhd:271]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (24#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (24#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (24#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (24#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (24#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (24#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/fifo_generator_top.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_synth__parameterized0' (24#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0__parameterized0' (24#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
WARNING: [Synth 8-350] instance 'fifo_gen_inst' of module 'fifo_generator_v11_0' requires 230 connections, but only 228 given [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:292]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (24#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (24#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv__parameterized0' (24#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (25#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (26#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (27#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_auto_pc_38' (28#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_38/synth/zynq_system_auto_pc_38.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_5VZGPS' (29#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:298]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_axi_mem_intercon_0' (30#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:1222]
INFO: [Synth 8-638] synthesizing module 'zynq_system_processing_system7_0_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/synth/zynq_system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_3_processing_system7' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/2013.4/Vivado/2013.4/scripts/rt/data/unisim_comp.v:612]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (31#1) [/opt/Xilinx/2013.4/Vivado/2013.4/scripts/rt/data/unisim_comp.v:612]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/2013.4/Vivado/2013.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (32#1) [/opt/Xilinx/2013.4/Vivado/2013.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/2013.4/Vivado/2013.4/scripts/rt/data/unisim_comp.v:26737]
INFO: [Synth 8-256] done synthesizing module 'PS7' (33#1) [/opt/Xilinx/2013.4/Vivado/2013.4/scripts/rt/data/unisim_comp.v:26737]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_3_processing_system7' (34#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_3_processing_system7' requires 673 connections, but only 660 given [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/synth/zynq_system_processing_system7_0_0.v:426]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_processing_system7_0_0' (35#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_0_0/synth/zynq_system_processing_system7_0_0.v:57]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_GP0_ARID' does not match port width (6) of module 'zynq_system_processing_system7_0_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:1054]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_GP0_AWID' does not match port width (6) of module 'zynq_system_processing_system7_0_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:1065]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_GP0_WID' does not match port width (6) of module 'zynq_system_processing_system7_0_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:1084]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'zynq_system_processing_system7_0_0' requires 110 connections, but only 105 given [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:987]
INFO: [Synth 8-638] synthesizing module 'zynq_system_processing_system7_0_axi_periph_1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:1627]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_156Q4UY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:3]
INFO: [Synth 8-638] synthesizing module 'zynq_system_auto_pc_39' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_39/synth/zynq_system_auto_pc_39.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (36#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (37#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (37#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (37#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (37#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (38#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (39#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (40#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (41#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (42#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (43#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (44#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (45#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (45#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (46#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (47#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (48#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (48#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (48#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (49#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (49#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (49#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (49#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (49#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (49#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (49#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (49#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (50#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (50#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_4_0/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_auto_pc_39' (51#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_39/synth/zynq_system_auto_pc_39.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'zynq_system_auto_pc_39' requires 59 connections, but only 57 given [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:238]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_156Q4UY' (52#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:3]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_processing_system7_0_axi_periph_1' (53#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:1627]
INFO: [Synth 8-638] synthesizing module 'zynq_system_rst_processing_system7_0_50M_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/synth/zynq_system_rst_processing_system7_0_50M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/synth/zynq_system_rst_processing_system7_0_50M_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/2013.4/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34784' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:188]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/2013.4/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34784]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (54#1) [/opt/Xilinx/2013.4/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34784]
INFO: [Synth 8-256] done synthesizing module 'lpf' (55#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (56#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence' (57#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (58#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_rst_processing_system7_0_50M_0' (59#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_rst_processing_system7_0_50M_0_1/synth/zynq_system_rst_processing_system7_0_50M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_50M' of module 'zynq_system_rst_processing_system7_0_50M_0' requires 10 connections, but only 7 given [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:1155]
INFO: [Synth 8-638] synthesizing module 'zynq_system_vivado_activity_thread_0_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/synth/zynq_system_vivado_activity_thread_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_top' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_top.v:9]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread.v:12]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_thread_result_buff' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_thread_result_buff.v:46]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_thread_result_buff_ram' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_thread_result_buff.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_thread_result_buff.v:22]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_thread_result_buff_ram' (60#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_thread_result_buff.v:9]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_thread_result_buff' (61#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_thread_result_buff.v:46]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_faddfsub_2_full_dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp.vhd:199]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (62#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_add' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_add/flt_add.vhd:243]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:235]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (62#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (63#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd:186]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (63#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (63#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (63#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (63#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (63#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (63#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (64#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (65#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (66#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (66#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (66#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (66#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (66#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (66#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (66#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (67#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/align_add_dsp48e1_sgl.vhd:186]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd:177]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:170]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (67#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (67#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:238]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:238]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:238]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:238]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:238]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:238]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:238]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:228]
INFO: [Synth 8-113] binding component instance 'CARRY_FD' to cell 'FDE' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:238]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:326]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:338]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (67#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (67#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (68#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/lead_zero_encode_shift.vhd:170]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (68#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (68#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (68#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (68#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (68#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (69#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/norm_and_round_dsp48e1_sgl.vhd:177]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:268]
INFO: [Synth 8-638] synthesizing module 'special_detect' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (69#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (69#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized1 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (69#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (69#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (70#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_compare' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare.vhd:161]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:307]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (70#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized2 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (70#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (71#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_compare' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare.vhd:161]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized26' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized26' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized27' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized27' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized28' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized28' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized29' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized29' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized30' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized30' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized31' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized31' (72#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (73#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_add/flt_add_exp.vhd:268]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (74#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (75#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (76#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_add/flt_add.vhd:243]
INFO: [Synth 8-63] RTL assertion: "****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         2Maximum latency of core = 11AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 2" [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:1690]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized32' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (76#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized32' (76#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:760]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (77#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (78#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_ap_faddfsub_2_full_dsp' (79#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_faddfsub_2_full_dsp.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp' (80#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_faddfsub_32ns_32ns_32_4_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fmul_1_max_dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fmul_1_max_dsp.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fmul_1_max_dsp.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' (80#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd:224]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized33' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' (80#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized33' (80#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (80#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (80#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (81#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_sgl.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (82#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized34' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' (82#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized34' (82#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (82#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized5 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (82#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (82#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (82#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized35' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized35' (82#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized36' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized36' (82#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized37' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' (82#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized37' (82#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized38' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' (82#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized38' (82#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (83#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:185]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized39' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' (83#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized39' (83#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized40' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' (83#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized40' (83#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:485]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (83#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (84#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (85#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (86#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (87#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd:224]
INFO: [Synth 8-63] RTL assertion: "****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         1Maximum latency of core = 6AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 1" [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:1690]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:760]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (87#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (87#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_ap_fmul_1_max_dsp' (88#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fmul_1_max_dsp.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp' (89#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_fmul_32ns_32ns_32_3_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fdiv_32ns_32ns_32_12' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_fdiv_32ns_32ns_32_12.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fdiv_10_no_dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fdiv_10_no_dsp.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fdiv_10_no_dsp.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized4' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized4' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (89#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_div' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_div/flt_div.vhd:231]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_div/flt_div_mant.vhd:275]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized41' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (89#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized41' (89#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd:162]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:294]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:284]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized42' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' (89#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized42' (89#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (89#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (90#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd:162]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized43' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (90#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized43' (90#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd:162]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized44' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized44' (90#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized45' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (90#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized45' (90#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (90#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (90#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_div/flt_div_mant_addsub.vhd:162]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized46' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (90#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized46' (90#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_div/flt_div_mant.vhd:275]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_div/flt_div_exp.vhd:226]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized47' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized47' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized48' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized48' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized49' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized49' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized50' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized50' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized51' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized51' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized52' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized52' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized53' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized53' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized54' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized54' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized55' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized55' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized56' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized56' (91#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (92#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_div/flt_div_exp.vhd:226]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:410]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized57' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' (92#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized57' (92#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized58' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized58' (92#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized8 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (92#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (93#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized59' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' (93#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized59' (93#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (93#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (93#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized60' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized60' (93#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (93#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (94#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized0' (94#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (95#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_div/flt_div.vhd:231]
INFO: [Synth 8-63] RTL assertion: "****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         10Maximum latency of core = 28AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 10" [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:1690]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:760]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized4' (95#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized4' (95#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_ap_fdiv_10_no_dsp' (96#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fdiv_10_no_dsp.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fdiv_32ns_32ns_32_12' (97#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_fdiv_32ns_32ns_32_12.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fptrunc_64ns_32_3' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_fptrunc_64ns_32_3.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fptrunc_1_no_dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized6' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized6' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv.vhd:209]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv_exp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv_exp.vhd:201]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized2' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized12 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (97#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (97#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized2' (97#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv_exp' (98#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv_exp.vhd:201]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:171]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized61' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized61' (98#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized13 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (98#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im' (99#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:171]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:410]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized14 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (99#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized0' (99#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_round_bit.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (99#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (99#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv' (100#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv.vhd:209]
INFO: [Synth 8-63] RTL assertion: "****** INFORMATION ONLY ******C_A_WIDTH =               64C_A_FRACTION_WIDTH =      53C_RESULT_WIDTH =          32C_RESULT_FRACTION_WIDTH = 24Latency of core =         1Maximum latency of core = 3AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 1" [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:1690]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:760]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized6 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized6' (100#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized6' (100#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_ap_fptrunc_1_no_dsp' (101#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fptrunc_1_no_dsp.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fptrunc_64ns_32_3' (102#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_fptrunc_64ns_32_3.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fpext_32ns_64_3' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_fpext_32ns_64_3.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fpext_1_no_dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fpext_1_no_dsp.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fpext_1_no_dsp.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized8' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized8' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv.vhd:209]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv_exp__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv_exp.vhd:201]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized3' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized3' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized15 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (102#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized3 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized3' (102#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized3' (102#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv_exp__parameterized0' (102#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv_exp.vhd:201]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized1' (102#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv__parameterized0' (102#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_to_flt_conv/flt_to_flt_conv.vhd:209]
INFO: [Synth 8-63] RTL assertion: "****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          64C_RESULT_FRACTION_WIDTH = 53Latency of core =         1Maximum latency of core = 2AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 1" [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:1690]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized62' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' (102#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized62' (102#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:760]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized8 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized8' (102#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized8' (102#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_ap_fpext_1_no_dsp' (103#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fpext_1_no_dsp.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fpext_32ns_64_3' (104#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_fpext_32ns_64_3.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fcmp_32ns_32ns_1_3' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_fcmp_32ns_32ns_1_3.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fcmp_1_no_dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fcmp_1_no_dsp.vhd:74]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fcmp_1_no_dsp.vhd:199]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized10' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized10' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-638] synthesizing module 'fp_cmp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_cmp/flt_cmp.vhd:226]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized4' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized16 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (104#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized4 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized4' (104#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:171]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im__parameterized0 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im__parameterized0' (104#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:171]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized63' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized63' (104#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized17 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (104#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized5 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized5' (104#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'compare_eq' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq.vhd:159]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized64' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' (104#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized64' (104#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized18 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (104#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_eq' (105#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq.vhd:159]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized19 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (105#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized0' (105#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'fp_cmp' (106#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_cmp/flt_cmp.vhd:226]
INFO: [Synth 8-63] RTL assertion: "****** INFORMATION ONLY ******C_A_WIDTH =               32C_A_FRACTION_WIDTH =      24C_RESULT_WIDTH =          1C_RESULT_FRACTION_WIDTH = 0Latency of core =         1Maximum latency of core = 2AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 1" [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:1690]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized10 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:760]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized10 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized10' (106#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized10' (106#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_ap_fcmp_1_no_dsp' (107#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_fcmp_1_no_dsp.vhd:74]
WARNING: [Synth 8-3848] Net op_tvalid in module/entity vivado_activity_thread_fcmp_32ns_32ns_1_3 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_fcmp_32ns_32ns_1_3.v:53]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fcmp_32ns_32ns_1_3' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_fcmp_32ns_32ns_1_3.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_dmul_3_max_dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_dmul_3_max_dsp.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_dmul_3_max_dsp.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized12' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized12' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized102' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized102' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_mult__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd:224]
INFO: [Synth 8-638] synthesizing module 'fix_mult__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_dbl' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_dbl.vhd:176]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized4' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized4' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized5' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized6' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized6' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized7' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized65' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized104' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized104' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized65' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized7' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized8' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized8' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized9' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized9' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized10' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized10' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized66' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized106' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized106' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized66' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized11' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized11' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized12' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized12' (108#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_dbl' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult_dsp48e1_dbl.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'fix_mult__parameterized0' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/fix_mult/fix_mult.vhd:186]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized67' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized108' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized108' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized67' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized4' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized6' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized21 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized6 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized6' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized4' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized68' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized110' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized110' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized68' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized69' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized112' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized112' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized69' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized70' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized114' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized114' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized70' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized71' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized116' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized116' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized71' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized72' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized118' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized118' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized72' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp__parameterized0' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_exp.vhd:225]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized73' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized120' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized120' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized73' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized74' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized122' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized122' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized74' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized75' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized124' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized124' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized75' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:410]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized76' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized76' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized13' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized13' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized77' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized77' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized1' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round__parameterized0' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_mult_round.vhd:216]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized1' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/flt_dec_op_lat.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'flt_mult__parameterized0' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult.vhd:224]
INFO: [Synth 8-63] RTL assertion: "****** INFORMATION ONLY ******C_A_WIDTH =               64C_A_FRACTION_WIDTH =      53C_RESULT_WIDTH =          64C_RESULT_FRACTION_WIDTH = 53Latency of core =         3Maximum latency of core = 16AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 3" [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:1690]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized12 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:760]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized12 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized12' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized12' (109#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_ap_dmul_3_max_dsp' (110#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_dmul_3_max_dsp.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp' (111#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_dmul_64ns_64ns_64_5_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_dexp_13_full_dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_dexp_13_full_dsp.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:108' bound to instance 'U0' of component 'floating_point_v7_0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_dexp_13_full_dsp.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized14' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:298' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:233]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized14' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' (111#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-638] synthesizing module 'flt_exp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:183]
INFO: [Synth 8-3919] null assignment ignored [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd:8875]
INFO: [Synth 8-638] synthesizing module 'flt_exp_specialcase' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_specialcase.vhd:208]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized5' (111#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/special_detect.vhd:176]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized78' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' (111#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized78' (111#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized79' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' (111#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized79' (111#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized23 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (111#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized1' (111#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized80' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at '/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:106' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:192]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' (111#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized80' (111#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized81' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' (111#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized81' (111#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_specialcase' (112#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_specialcase.vhd:208]
INFO: [Synth 8-638] synthesizing module 'flt_to_fix_conv' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_to_fix_conv/flt_to_fix_conv.vhd:234]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized82' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' (112#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized82' (112#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'delay_s' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:234]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized83' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized83' (112#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay_s' (113#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:234]
INFO: [Synth 8-638] synthesizing module 'delay_s__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:234]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized84' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized84' (113#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'delay_s__parameterized0' (113#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:234]
INFO: [Synth 8-638] synthesizing module 'zero_det_sel' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/zero_det_sel.vhd:220]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized7' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized85' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized85' (113#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized24 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (113#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized7' (113#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'zero_det_sel' (114#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/zero_det_sel.vhd:220]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized86' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' (114#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized86' (114#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized87' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' (114#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized87' (114#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (115#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/shift_msb_first.vhd:188]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized25' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized88' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' (115#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized88' (115#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized25' (115#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'flt_to_fix_conv' (116#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_to_fix_conv/flt_to_fix_conv.vhd:234]
INFO: [Synth 8-638] synthesizing module 'flt_exp_ccm' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd:141]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized14' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized14' (116#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub' (117#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized15' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized15' (117#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized0' (117#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized89' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' (117#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized89' (117#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3919] null assignment ignored [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd:295]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized16' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized16' (117#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/dsp48e1_wrapper.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized1' (117#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_ccm' (118#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd:141]
INFO: [Synth 8-638] synthesizing module 'flt_exp_ccm__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd:141]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized90' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized90' (118#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized2' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized2' (118#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-3919] null assignment ignored [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd:295]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized3' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized91' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' (118#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized91' (118#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized3' (118#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_ccm__parameterized0' (118#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_ccm.vhd:141]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized92' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' (118#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized92' (118#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3919] null assignment ignored [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:470]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized4' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized4' (118#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'flt_exp_e2A' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd:132]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized93' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' (118#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized93' (118#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-3919] null assignment ignored [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_e2A' (119#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_e2A.vhd:132]
INFO: [Synth 8-638] synthesizing module 'flt_exp_e2zmzm1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'flt_exp_dp_poly' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd:187]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized94' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' (119#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized94' (119#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-226] default block is never used [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/floating_point_v7_0_exp_table_pkg.vhd:3633]
INFO: [Synth 8-226] default block is never used [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/floating_point_v7_0_exp_table_pkg.vhd:2551]
INFO: [Synth 8-226] default block is never used [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/floating_point_v7_0_exp_table_pkg.vhd:3092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized95' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' (119#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized95' (119#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'multadd' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/multadd.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized96' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' (119#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized96' (119#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-638] synthesizing module 'op_resize' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (120#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-638] synthesizing module 'delay_line' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (121#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-3919] null assignment ignored [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/dsp.vhd:1107]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (121#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized1' (121#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized2' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized2' (121#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized3' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized3' (121#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'dsp' (122#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized97' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' (122#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized97' (122#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized98' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' (122#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized98' (122#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized99' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' (122#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized99' (122#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized100' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' (122#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized100' (122#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'multadd' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/multadd.vhd:191]
INFO: [Synth 8-638] synthesizing module 'multadd__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/multadd.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized101' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized101' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized4' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized4' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized5' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized6' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized6' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized0' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized102' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized167' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized167' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized102' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized103' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized169' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized169' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized103' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized104' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized104' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized105' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized171' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized171' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized105' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'multadd__parameterized0' (123#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/multadd.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_dp_poly' (124#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_dp_poly.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_e2zmzm1' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_e2zmzm1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized106' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized173' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized173' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized106' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized5' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized5' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized107' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized175' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized175' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized107' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'multadd__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/multadd.vhd:191]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized1' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized7' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized7' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized8' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized8' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized1' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized108' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized177' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized177' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized108' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized109' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized179' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized179' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized109' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized110' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized181' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized181' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized110' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'multadd__parameterized1' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/multadd.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized111' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized183' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized183' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized111' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized112' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized185' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized185' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized112' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized2' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:410]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized26' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized26' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized2' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd:283]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized6' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-4472] Detected and applied attribute use_dsp48 = no [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized6' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_log/flt_log_addsub.vhd:148]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized8' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized8 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized8' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_eq_im.vhd:186]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im__parameterized1' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:171]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im__parameterized1 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im__parameterized1' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_ne_im.vhd:171]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized2' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized27' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
WARNING: [Synth 8-3848] Net q_int in module/entity carry_chain__parameterized27 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized27' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized2' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/compare_gt.vhd:163]
INFO: [Synth 8-638] synthesizing module 'flt_exp_recomb' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_recomb.vhd:141]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized113' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized187' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized187' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized113' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized114' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized189' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized189' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized114' (125#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/delay.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_recomb' (126#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp_recomb.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'flt_exp' (127#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_exp/flt_exp.vhd:183]
INFO: [Synth 8-63] RTL assertion: "****** INFORMATION ONLY ******C_A_WIDTH =               64C_A_FRACTION_WIDTH =      53C_RESULT_WIDTH =          64C_RESULT_FRACTION_WIDTH = 53Latency of core =         13Maximum latency of core = 56AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 13" [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:1690]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized14 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:760]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized14 does not have driver. [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:762]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized14' (127#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized14' (127#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/floating_point_v7_0.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_ap_dexp_13_full_dsp' (128#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/ip/vivado_activity_thread_ap_dexp_13_full_dsp.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp' (129#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_dexp_64ns_64ns_64_15_full_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread' (130#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread.v:12]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_a_if' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:10]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_a_request_preprocessor' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:221]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_a_fifo' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:1267]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_a_fifo' (131#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:1267]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_a_request_preprocessor' (132#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:221]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_a_write' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:334]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_a_write' (133#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:334]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_a_read' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:722]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_a_read_data_align' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:959]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_a_reg_slice' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:1339]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_a_reg_slice' (134#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:1339]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_a_fifo__parameterized0' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:1267]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_a_fifo__parameterized0' (134#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:1267]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_a_read_data_align' (135#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:959]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_a_read' (136#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:722]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_a_if' (137#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_a_if.v:10]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_CORE_IO_if' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_CORE_IO_if.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_CORE_IO_if.v:370]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_CORE_IO_if' (138#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_CORE_IO_if.v:9]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_rst_if' [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_ap_rst_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_ap_rst_if' (139#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_ap_rst_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_top' (140#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/hdl/verilog/vivado_activity_thread_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_vivado_activity_thread_0_0' (141#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/synth/zynq_system_vivado_activity_thread_0_0.v:56]
WARNING: [Synth 8-350] instance 'vivado_activity_thread_0' of module 'zynq_system_vivado_activity_thread_0_0' requires 57 connections, but only 56 given [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:1163]
INFO: [Synth 8-256] done synthesizing module 'zynq_system' (142#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system.v:699]
INFO: [Synth 8-256] done synthesizing module 'zynq_system_wrapper' (143#1) [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/hdl/zynq_system_wrapper.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1021.559 ; gain = 407.344
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[3] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[2] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[15] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[14] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[13] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[12] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[11] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[10] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[9] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[8] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[7] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[6] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[5] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[4] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[3] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[2] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[6] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[5] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[4] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[3] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[2] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[1] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:400]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_add/flt_add_dsp.vhd:400]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[3] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[2] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin MANT_DEL:D[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:351]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[31] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[30] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[29] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[28] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[27] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[26] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[25] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[24] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[23] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[22] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[21] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[20] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[19] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[18] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[17] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[16] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[15] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[14] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[13] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[12] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[11] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[10] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[9] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[8] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[6] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[5] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[4] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[3] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[2] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[1] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/flt_mult/flt_mult_round/flt_round_dsp_opt_full.vhd:259]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:375]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[2] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[8] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[7] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[6] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[5] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[4] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[3] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[2] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[4] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[3] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[2] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[3] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[2] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[2] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[1] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[0] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[10] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[9] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[8] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[7] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[6] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[5] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Synth 8-3295] tying undriven pin Q_DEL:D[4] to constant 0 [/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/ipi_prj/ipi_prj.srcs/sources_1/bd/zynq_system/ip/zynq_system_vivado_activity_thread_0_0_0/floating_point_v7_0/hdl/shared/carry_chain.vhd:391]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
