xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx9-tqg144-3 LOGIC.ngc LOGIC.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o LOGIC_map.ncd LOGIC.ngd LOGIC.pcf 
par -w -intstyle ise -ol high -mt off LOGIC_map.ncd LOGIC.ncd LOGIC.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml LOGIC.twx LOGIC.ncd -o LOGIC.twr LOGIC.pcf 
bitgen -intstyle ise -f LOGIC.ut LOGIC.ncd 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
xst -intstyle ise -ifn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.xst" -ofn "C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ816/LOGIC.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx9-tqg144-3 LOGIC.ngc LOGIC.ngd  
map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o LOGIC_map.ncd LOGIC.ngd LOGIC.pcf 
par -w -intstyle ise -ol high -mt off LOGIC_map.ncd LOGIC.ncd LOGIC.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml LOGIC.twx LOGIC.ncd -o LOGIC.twr LOGIC.pcf 
bitgen -intstyle ise -f LOGIC.ut LOGIC.ncd 
