#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue May  9 17:25:49 2017
# Process ID: 7528
# Current directory: /home/rodralez/my/docencia/control/github
# Command line: vivado
# Log file: /home/rodralez/my/docencia/control/github/vivado.log
# Journal file: /home/rodralez/my/docencia/control/github/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_spi_test /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/project_spi_test -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 5821.117 ; gain = 31.141 ; free physical = 179 ; free virtual = 6591
set_property board_part em.avnet.com:zed:part0:0.9 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "design_1"
Wrote  : </home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/project_spi_test/project_spi_test.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5911.125 ; gain = 44.914 ; free physical = 210 ; free virtual = 6550
endgroup
startgroup
set_property -dict [list CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5985.809 ; gain = 0.000 ; free physical = 232 ; free virtual = 6460
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1} CONFIG.PCW_SPI1_SPI1_IO {MIO 10 .. 15}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins processing_system7_0/SPI0_SS_I]
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/SPI0_SS_I is being overridden by the user. This pin will not be connected as a part of interface connection SPI_0
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
regenerate_bd_layout -routing
validate_bd_design
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6011.426 ; gain = 0.000 ; free physical = 254 ; free virtual = 6379
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
regenerate_bd_layout
save_bd_design
Wrote  : </home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/project_spi_test/project_spi_test.srcs/sources_1/bd/design_1/design_1.bd> 
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/project_spi_test/project_spi_test.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May  9 18:03:20 2017...
close_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 6058.703 ; gain = 43.277 ; free physical = 212 ; free virtual = 6078
create_project project_1 /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6058.703 ; gain = 0.000 ; free physical = 156 ; free virtual = 6060
set_property board_part em.avnet.com:zed:part0:0.9 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "design_1"
Wrote  : </home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6080.746 ; gain = 0.000 ; free physical = 209 ; free virtual = 6092
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/ZedboardOLED-v1.0-IP-master [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/ZedboardOLED-v1.0-IP-master'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/tamu.edu_user_ZedboardOLED_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/tamu.edu_user_ZedboardOLED_1.0'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv tamu.edu:user:ZedboardOLED:1.0 ZedboardOLED_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins ZedboardOLED_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</ZedboardOLED_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
apply_bd_automation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6105.855 ; gain = 0.000 ; free physical = 145 ; free virtual = 5953
regenerate_bd_layout
regenerate_bd_layout -routing
startgroup
create_bd_port -dir O SDIN
connect_bd_net [get_bd_pins /ZedboardOLED_0/SDIN] [get_bd_ports SDIN]
endgroup
startgroup
create_bd_port -dir O SCLK
connect_bd_net [get_bd_pins /ZedboardOLED_0/SCLK] [get_bd_ports SCLK]
endgroup
startgroup
create_bd_port -dir O DC
connect_bd_net [get_bd_pins /ZedboardOLED_0/DC] [get_bd_ports DC]
endgroup
startgroup
create_bd_port -dir O RES
connect_bd_net [get_bd_pins /ZedboardOLED_0/RES] [get_bd_ports RES]
endgroup
startgroup
create_bd_port -dir O VBAT
connect_bd_net [get_bd_pins /ZedboardOLED_0/VBAT] [get_bd_ports VBAT]
endgroup
startgroup
create_bd_port -dir O VDD
connect_bd_net [get_bd_pins /ZedboardOLED_0/VDD] [get_bd_ports VDD]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
VHDL Output written to : /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : </home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/ZedboardOLED-v1.0-IP-master/oled_constraints.xdc
import_files -fileset constrs_1 /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/ZedboardOLED-v1.0-IP-master/oled_constraints.xdc
save_bd_design
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : </home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Synthesis' target for IP 'design_1_processing_system7_0_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
validate_bd_design -force
save_bd_design
Wrote  : </home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : </home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1972] Upgraded charLib from Block Memory Generator 8.2 to Block Memory Generator 8.3
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Tue May  9 18:16:10 2017] Launched synth_1...
Run output will be captured here: /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.runs/synth_1/runme.log
[Tue May  9 18:16:10 2017] Launched impl_1...
Run output will be captured here: /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 6307.223 ; gain = 101.949 ; free physical = 276 ; free virtual = 5714
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
Wrote  : </home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : </home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ZedboardOLED_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [HDL 9-1061] Parsing VHDL file "/home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib [/home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib [/home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1]
[Tue May  9 19:30:15 2017] Launched synth_1...
Run output will be captured here: /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 6373.398 ; gain = 0.000 ; free physical = 165 ; free virtual = 4376
launch_runs impl_1
[Tue May  9 19:46:47 2017] Launched impl_1...
Run output will be captured here: /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue May  9 19:52:27 2017] Launched impl_1...
Run output will be captured here: /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rodralez/my/docencia/control/github/.Xil/Vivado-7528-lenovo-16/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/rodralez/my/docencia/control/github/.Xil/Vivado-7528-lenovo-16/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/rodralez/my/docencia/control/github/.Xil/Vivado-7528-lenovo-16/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [/home/rodralez/my/docencia/control/github/.Xil/Vivado-7528-lenovo-16/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 6429.395 ; gain = 2.000 ; free physical = 913 ; free virtual = 4464
Restored from archive | CPU: 1.300000 secs | Memory: 3.431633 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 6429.395 ; gain = 2.000 ; free physical = 913 ; free virtual = 4464
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 6551.910 ; gain = 178.512 ; free physical = 788 ; free virtual = 4371
file mkdir /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk
file copy -force /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk -hwspec /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk -hwspec /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk -hwspec /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk -hwspec /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk -hwspec /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk -hwspec /home/rodralez/my/investigacion/proyectos/2015_NAVEGO/vivado/zedboard_oled/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  9 20:02:58 2017...
