// Seed: 4205424429
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply1 id_2,
    output supply1 id_3
);
  wire id_5, id_6, id_7;
  wire id_8;
  parameter id_9 = 1;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd4,
    parameter id_1 = 32'd18,
    parameter id_2 = 32'd28,
    parameter id_7 = 32'd88
) (
    input wor void _id_0,
    input wire _id_1,
    input tri0 _id_2,
    output wire id_3,
    input tri0 id_4
);
  logic [7:0][id_0 : 1] id_6, _id_7;
  wire id_8, id_9;
  assign id_6 = id_6[id_1][id_7.id_2*-1];
  wire id_10, id_11, id_12;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_3
  );
  parameter id_13 = 1;
endmodule
