Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 14 19:55:22 2019
| Host         : lenovo running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file Top_level_timing_summary_routed.rpt -pb Top_level_timing_summary_routed.pb -rpx Top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.097        0.000                      0                   30        0.227        0.000                      0                   30        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.097        0.000                      0                   30        0.227        0.000                      0                   30        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 uart/br_g/ciclos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.839ns (34.398%)  route 1.600ns (65.602%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  uart/br_g/ciclos_reg[1]/Q
                         net (fo=7, routed)           0.880     6.446    uart/br_g/ciclos[1]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.296     6.742 f  uart/br_g/ciclos[7]_i_3/O
                         net (fo=2, routed)           0.182     6.924    uart/br_g/ciclos[7]_i_3_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  uart/br_g/ciclos[7]_i_1/O
                         net (fo=8, routed)           0.538     7.586    uart/br_g/ciclos[7]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.850    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[1]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X3Y56          FDRE (Setup_fdre_C_R)       -0.429    14.683    uart/br_g/ciclos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 uart/br_g/ciclos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.839ns (34.398%)  route 1.600ns (65.602%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  uart/br_g/ciclos_reg[1]/Q
                         net (fo=7, routed)           0.880     6.446    uart/br_g/ciclos[1]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.296     6.742 f  uart/br_g/ciclos[7]_i_3/O
                         net (fo=2, routed)           0.182     6.924    uart/br_g/ciclos[7]_i_3_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  uart/br_g/ciclos[7]_i_1/O
                         net (fo=8, routed)           0.538     7.586    uart/br_g/ciclos[7]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.850    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[2]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X3Y56          FDRE (Setup_fdre_C_R)       -0.429    14.683    uart/br_g/ciclos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 uart/br_g/ciclos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.839ns (34.398%)  route 1.600ns (65.602%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  uart/br_g/ciclos_reg[1]/Q
                         net (fo=7, routed)           0.880     6.446    uart/br_g/ciclos[1]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.296     6.742 f  uart/br_g/ciclos[7]_i_3/O
                         net (fo=2, routed)           0.182     6.924    uart/br_g/ciclos[7]_i_3_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  uart/br_g/ciclos[7]_i_1/O
                         net (fo=8, routed)           0.538     7.586    uart/br_g/ciclos[7]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.850    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[3]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X3Y56          FDRE (Setup_fdre_C_R)       -0.429    14.683    uart/br_g/ciclos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 uart/br_g/ciclos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.839ns (34.398%)  route 1.600ns (65.602%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  uart/br_g/ciclos_reg[1]/Q
                         net (fo=7, routed)           0.880     6.446    uart/br_g/ciclos[1]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.296     6.742 f  uart/br_g/ciclos[7]_i_3/O
                         net (fo=2, routed)           0.182     6.924    uart/br_g/ciclos[7]_i_3_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  uart/br_g/ciclos[7]_i_1/O
                         net (fo=8, routed)           0.538     7.586    uart/br_g/ciclos[7]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.850    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[4]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X3Y56          FDRE (Setup_fdre_C_R)       -0.429    14.683    uart/br_g/ciclos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 uart/br_g/ciclos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.839ns (34.398%)  route 1.600ns (65.602%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  uart/br_g/ciclos_reg[1]/Q
                         net (fo=7, routed)           0.880     6.446    uart/br_g/ciclos[1]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.296     6.742 f  uart/br_g/ciclos[7]_i_3/O
                         net (fo=2, routed)           0.182     6.924    uart/br_g/ciclos[7]_i_3_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  uart/br_g/ciclos[7]_i_1/O
                         net (fo=8, routed)           0.538     7.586    uart/br_g/ciclos[7]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.850    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[5]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X3Y56          FDRE (Setup_fdre_C_R)       -0.429    14.683    uart/br_g/ciclos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 uart/br_g/ciclos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.839ns (34.398%)  route 1.600ns (65.602%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  uart/br_g/ciclos_reg[1]/Q
                         net (fo=7, routed)           0.880     6.446    uart/br_g/ciclos[1]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.296     6.742 f  uart/br_g/ciclos[7]_i_3/O
                         net (fo=2, routed)           0.182     6.924    uart/br_g/ciclos[7]_i_3_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  uart/br_g/ciclos[7]_i_1/O
                         net (fo=8, routed)           0.538     7.586    uart/br_g/ciclos[7]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.850    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[6]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X3Y56          FDRE (Setup_fdre_C_R)       -0.429    14.683    uart/br_g/ciclos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 uart/br_g/ciclos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.839ns (34.398%)  route 1.600ns (65.602%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.626     5.147    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  uart/br_g/ciclos_reg[1]/Q
                         net (fo=7, routed)           0.880     6.446    uart/br_g/ciclos[1]
    SLICE_X2Y56          LUT3 (Prop_lut3_I0_O)        0.296     6.742 f  uart/br_g/ciclos[7]_i_3/O
                         net (fo=2, routed)           0.182     6.924    uart/br_g/ciclos[7]_i_3_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.048 r  uart/br_g/ciclos[7]_i_1/O
                         net (fo=8, routed)           0.538     7.586    uart/br_g/ciclos[7]_i_1_n_0
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.850    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[7]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X3Y56          FDRE (Setup_fdre_C_R)       -0.429    14.683    uart/br_g/ciclos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 uart/tx_mod/s_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/n_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.828ns (30.290%)  route 1.906ns (69.710%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     5.130    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  uart/tx_mod/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.456     5.586 r  uart/tx_mod/s_reg_reg[1]/Q
                         net (fo=4, routed)           0.824     6.410    uart/tx_mod/s_reg[1]
    SLICE_X0Y71          LUT4 (Prop_lut4_I2_O)        0.124     6.534 r  uart/tx_mod/FSM_sequential_state_reg[1]_i_3__0/O
                         net (fo=5, routed)           0.649     7.183    uart/tx_mod/FSM_sequential_state_reg[1]_i_3__0_n_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I0_O)        0.124     7.307 r  uart/tx_mod/n_reg[1]_i_2/O
                         net (fo=2, routed)           0.433     7.739    uart/tx_mod/n_next
    SLICE_X0Y68          LUT3 (Prop_lut3_I1_O)        0.124     7.863 r  uart/tx_mod/n_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.863    uart/tx_mod/n_reg[0]_i_1_n_0
    SLICE_X0Y68          FDCE                                         r  uart/tx_mod/n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.499    14.840    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  uart/tx_mod/n_reg_reg[0]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.031    15.108    uart/tx_mod/n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 uart/tx_mod/s_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.828ns (30.330%)  route 1.902ns (69.670%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.609     5.130    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  uart/tx_mod/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.456     5.586 r  uart/tx_mod/s_reg_reg[1]/Q
                         net (fo=4, routed)           0.824     6.410    uart/tx_mod/s_reg[1]
    SLICE_X0Y71          LUT4 (Prop_lut4_I2_O)        0.124     6.534 r  uart/tx_mod/FSM_sequential_state_reg[1]_i_3__0/O
                         net (fo=5, routed)           0.649     7.183    uart/tx_mod/FSM_sequential_state_reg[1]_i_3__0_n_0
    SLICE_X0Y69          LUT6 (Prop_lut6_I0_O)        0.124     7.307 r  uart/tx_mod/n_reg[1]_i_2/O
                         net (fo=2, routed)           0.429     7.736    uart/tx_mod/n_next
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.860 r  uart/tx_mod/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.860    uart/tx_mod/n_reg[1]_i_1_n_0
    SLICE_X0Y68          FDCE                                         r  uart/tx_mod/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.499    14.840    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  uart/tx_mod/n_reg_reg[1]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.029    15.106    uart/tx_mod/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 uart/tx_mod/n_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.940ns (34.313%)  route 1.800ns (65.687%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.614     5.135    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  uart/tx_mod/n_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.456     5.591 r  uart/tx_mod/n_reg_reg[2]/Q
                         net (fo=3, routed)           0.976     6.567    uart/tx_mod/sel0__0[2]
    SLICE_X0Y68          LUT3 (Prop_lut3_I2_O)        0.152     6.719 f  uart/tx_mod/FSM_sequential_state_reg[1]_i_2__0/O
                         net (fo=1, routed)           0.824     7.542    uart/tx_mod/FSM_sequential_state_reg[1]_i_2__0_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I1_O)        0.332     7.874 r  uart/tx_mod/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.874    uart/tx_mod/FSM_sequential_state_reg[0]_i_1__0_n_0
    SLICE_X0Y69          FDCE                                         r  uart/tx_mod/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.498    14.839    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  uart/tx_mod/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.296    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.029    15.129    uart/tx_mod/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -7.874    
  -------------------------------------------------------------------
                         slack                                  7.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart/br_g/ciclos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.383%)  route 0.133ns (41.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593     1.476    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart/br_g/ciclos_reg[5]/Q
                         net (fo=3, routed)           0.133     1.750    uart/br_g/ciclos[5]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  uart/br_g/ciclos[6]_i_1/O
                         net (fo=1, routed)           0.000     1.795    uart/br_g/data0[6]
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     1.991    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.092     1.568    uart/br_g/ciclos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart/br_g/ciclos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.229ns (66.567%)  route 0.115ns (33.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593     1.476    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  uart/br_g/ciclos_reg[2]/Q
                         net (fo=7, routed)           0.115     1.719    uart/br_g/ciclos[2]
    SLICE_X3Y56          LUT5 (Prop_lut5_I2_O)        0.101     1.820 r  uart/br_g/ciclos[4]_i_1/O
                         net (fo=1, routed)           0.000     1.820    uart/br_g/data0[4]
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     1.991    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.107     1.583    uart/br_g/ciclos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart/tx_mod/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/n_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.458%)  route 0.169ns (47.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  uart/tx_mod/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  uart/tx_mod/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=12, routed)          0.169     1.778    uart/tx_mod/state_reg[1]
    SLICE_X0Y68          LUT3 (Prop_lut3_I0_O)        0.045     1.823 r  uart/tx_mod/n_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    uart/tx_mod/n_reg[0]_i_1_n_0
    SLICE_X0Y68          FDCE                                         r  uart/tx_mod/n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.982    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  uart/tx_mod/n_reg_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.092     1.575    uart/tx_mod/n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uart/br_g/ciclos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.272%)  route 0.115ns (33.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593     1.476    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  uart/br_g/ciclos_reg[2]/Q
                         net (fo=7, routed)           0.115     1.719    uart/br_g/ciclos[2]
    SLICE_X3Y56          LUT4 (Prop_lut4_I2_O)        0.098     1.817 r  uart/br_g/ciclos[3]_i_1/O
                         net (fo=1, routed)           0.000     1.817    uart/br_g/data0[3]
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     1.991    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.091     1.567    uart/br_g/ciclos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 uart/tx_mod/s_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  uart/tx_mod/s_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  uart/tx_mod/s_reg_reg[3]/Q
                         net (fo=2, routed)           0.173     1.780    uart/tx_mod/s_reg[3]
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  uart/tx_mod/s_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.825    uart/tx_mod/s_reg[3]_i_2__0_n_0
    SLICE_X0Y72          FDCE                                         r  uart/tx_mod/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.978    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  uart/tx_mod/s_reg_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y72          FDCE (Hold_fdce_C_D)         0.092     1.558    uart/tx_mod/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 uart/br_g/ciclos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.317%)  route 0.176ns (48.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593     1.476    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart/br_g/ciclos_reg[3]/Q
                         net (fo=6, routed)           0.176     1.794    uart/br_g/ciclos[3]
    SLICE_X3Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  uart/br_g/ciclos[5]_i_1/O
                         net (fo=1, routed)           0.000     1.839    uart/br_g/data0[5]
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     1.991    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.092     1.568    uart/br_g/ciclos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 uart/br_g/ciclos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/br_g/ciclos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.317%)  route 0.176ns (48.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593     1.476    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart/br_g/ciclos_reg[3]/Q
                         net (fo=6, routed)           0.176     1.794    uart/br_g/ciclos[3]
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  uart/br_g/ciclos[7]_i_2/O
                         net (fo=1, routed)           0.000     1.839    uart/br_g/data0[7]
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     1.991    uart/br_g/clk_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  uart/br_g/ciclos_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.092     1.568    uart/br_g/ciclos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 uart/tx_mod/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.586     1.469    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  uart/tx_mod/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart/tx_mod/n_reg_reg[1]/Q
                         net (fo=3, routed)           0.184     1.794    uart/tx_mod/sel0__0[1]
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.045     1.839 r  uart/tx_mod/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    uart/tx_mod/n_reg[1]_i_1_n_0
    SLICE_X0Y68          FDCE                                         r  uart/tx_mod/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.982    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  uart/tx_mod/n_reg_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.091     1.560    uart/tx_mod/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 uart/tx_mod/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  uart/tx_mod/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  uart/tx_mod/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.185     1.794    uart/tx_mod/state_reg[0]
    SLICE_X0Y69          LUT4 (Prop_lut4_I2_O)        0.045     1.839 r  uart/tx_mod/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.839    uart/tx_mod/FSM_sequential_state_reg[1]_i_1__0_n_0
    SLICE_X0Y69          FDCE                                         r  uart/tx_mod/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.981    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  uart/tx_mod/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.092     1.560    uart/tx_mod/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 uart/tx_mod/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_mod/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  uart/tx_mod/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  uart/tx_mod/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=10, routed)          0.196     1.805    uart/tx_mod/state_reg[0]
    SLICE_X0Y69          LUT5 (Prop_lut5_I3_O)        0.045     1.850 r  uart/tx_mod/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.850    uart/tx_mod/FSM_sequential_state_reg[0]_i_1__0_n_0
    SLICE_X0Y69          FDCE                                         r  uart/tx_mod/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.981    uart/tx_mod/clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  uart/tx_mod/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.091     1.559    uart/tx_mod/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y56    uart/br_g/ciclos_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    uart/br_g/ciclos_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    uart/br_g/ciclos_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    uart/br_g/ciclos_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    uart/br_g/ciclos_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    uart/br_g/ciclos_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    uart/br_g/ciclos_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    uart/br_g/ciclos_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y56    uart/br_g/tick_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    uart/tx_mod/tx_reg_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    uart/tx_mod/s_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    uart/tx_mod/s_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    uart/tx_mod/s_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    uart/tx_mod/s_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    uart/br_g/ciclos_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    uart/br_g/ciclos_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    uart/br_g/ciclos_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    uart/br_g/ciclos_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    uart/br_g/ciclos_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    uart/br_g/ciclos_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    uart/br_g/ciclos_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    uart/br_g/ciclos_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    uart/br_g/ciclos_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    uart/br_g/ciclos_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    uart/br_g/ciclos_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    uart/br_g/ciclos_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56    uart/br_g/ciclos_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y56    uart/br_g/tick_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    uart/tx_mod/FSM_sequential_state_reg_reg[0]/C



