<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>mvsatareg.h source code [netbsd/sys/dev/ic/mvsatareg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="crpb,crqb,crqb_gen2e,eprd "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/mvsatareg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='mvsatareg.h.html'>mvsatareg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: mvsatareg.h,v 1.4 2017/10/07 16:05:32 jdolecek Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2008 KIYOHARA Takashi</i></td></tr>
<tr><th id="4">4</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</i></td></tr>
<tr><th id="17">17</th><td><i> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</i></td></tr>
<tr><th id="18">18</th><td><i> * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,</i></td></tr>
<tr><th id="19">19</th><td><i> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</i></td></tr>
<tr><th id="20">20</th><td><i> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</i></td></tr>
<tr><th id="21">21</th><td><i> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="22">22</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</i></td></tr>
<tr><th id="23">23</th><td><i> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</i></td></tr>
<tr><th id="24">24</th><td><i> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="25">25</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#<span data-ppcond="28">ifndef</span> <span class="macro" data-ref="_M/_MVSATAREG_H_">_MVSATAREG_H_</span></u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/_MVSATAREG_H_" data-ref="_M/_MVSATAREG_H_">_MVSATAREG_H_</dfn></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/*</i></td></tr>
<tr><th id="32">32</th><td><i> * SATAHC Arbiter Registers</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/SATAHC_REGISTER_SIZE" data-ref="_M/SATAHC_REGISTER_SIZE">SATAHC_REGISTER_SIZE</dfn>		0x10000</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/SATAHC" data-ref="_M/SATAHC">SATAHC</dfn>(hc)			((hc) * SATAHC_REGISTER_SIZE)</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/SATAHC_C" data-ref="_M/SATAHC_C">SATAHC_C</dfn>		0x000	/* Configuration */</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/SATAHC_C_TIMEOUT_MASK" data-ref="_M/SATAHC_C_TIMEOUT_MASK">SATAHC_C_TIMEOUT_MASK</dfn>		(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/SATAHC_C_TIMEOUTEN" data-ref="_M/SATAHC_C_TIMEOUTEN">SATAHC_C_TIMEOUTEN</dfn>		(1 &lt;&lt; 16)	/* Timer Enable */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/SATAHC_C_COALDIS" data-ref="_M/SATAHC_C_COALDIS">SATAHC_C_COALDIS</dfn>(p)		(1 &lt;&lt; ((p) + 24))/* Coalescing Disable*/</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/SATAHC_RQOP" data-ref="_M/SATAHC_RQOP">SATAHC_RQOP</dfn>		0x004	/* Request Queue Out-Pointer */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/SATAHC_RQIP" data-ref="_M/SATAHC_RQIP">SATAHC_RQIP</dfn>		0x008	/* Response Queue In-Pointer */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/SATAHC_RQP_ERPQP" data-ref="_M/SATAHC_RQP_ERPQP">SATAHC_RQP_ERPQP</dfn>(p, x)	(((x) &gt;&gt; ((p) * 8)) &amp; 0x7f)</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/SATAHC_ICT" data-ref="_M/SATAHC_ICT">SATAHC_ICT</dfn>		0x00c	/* Interrupt Coalescing Threshold */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/SATAHC_ICT_SAICOALT_MASK" data-ref="_M/SATAHC_ICT_SAICOALT_MASK">SATAHC_ICT_SAICOALT_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/SATAHC_ITT" data-ref="_M/SATAHC_ITT">SATAHC_ITT</dfn>		0x010	/* Interrupt Time Threshold */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/SATAHC_ITT_SAITMTH" data-ref="_M/SATAHC_ITT_SAITMTH">SATAHC_ITT_SAITMTH</dfn>		0x00ffffff</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/SATAHC_IC" data-ref="_M/SATAHC_IC">SATAHC_IC</dfn>		0x014	/* Interrupt Cause */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/SATAHC_IC_DONE" data-ref="_M/SATAHC_IC_DONE">SATAHC_IC_DONE</dfn>(p)		(1 &lt;&lt; (p))	/* SaCrpb/DMA Done */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/SATAHC_IC_SAINTCOAL" data-ref="_M/SATAHC_IC_SAINTCOAL">SATAHC_IC_SAINTCOAL</dfn>		(1 &lt;&lt; 4)	/* Intr Coalescing */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/SATAHC_IC_SADEVINTERRUPT" data-ref="_M/SATAHC_IC_SADEVINTERRUPT">SATAHC_IC_SADEVINTERRUPT</dfn>(p)	(1 &lt;&lt; ((p) + 8))/* Device Intr */</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/*</i></td></tr>
<tr><th id="54">54</th><td><i> * Physical Registers for Generation I</i></td></tr>
<tr><th id="55">55</th><td><i> */</i></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/SATAHC_I_R02" data-ref="_M/SATAHC_I_R02">SATAHC_I_R02</dfn>(p)		((p) * 0x100 + 0x108)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/SATAHC_I_PHYCONTROL" data-ref="_M/SATAHC_I_PHYCONTROL">SATAHC_I_PHYCONTROL</dfn>(p)	((p) * 0x100 + 0x10c)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/SATAHC_I_LTMODE" data-ref="_M/SATAHC_I_LTMODE">SATAHC_I_LTMODE</dfn>(p)	((p) * 0x100 + 0x130)</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/SATAHC_I_PHYMODE" data-ref="_M/SATAHC_I_PHYMODE">SATAHC_I_PHYMODE</dfn>(p)	((p) * 0x100 + 0x174)</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/*</i></td></tr>
<tr><th id="63">63</th><td><i> * EDMA Registers</i></td></tr>
<tr><th id="64">64</th><td><i> */</i></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/EDMA_REGISTERS_OFFSET" data-ref="_M/EDMA_REGISTERS_OFFSET">EDMA_REGISTERS_OFFSET</dfn>		0x2000</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/EDMA_REGISTERS_SIZE" data-ref="_M/EDMA_REGISTERS_SIZE">EDMA_REGISTERS_SIZE</dfn>		0x2000</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG" data-ref="_M/EDMA_CFG">EDMA_CFG</dfn>		0x000	/* Configuration */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_RESERVED" data-ref="_M/EDMA_CFG_RESERVED">EDMA_CFG_RESERVED</dfn>		(0x1f &lt;&lt; 0)	/* Queue len ? */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_ESATANATVCMDQUE" data-ref="_M/EDMA_CFG_ESATANATVCMDQUE">EDMA_CFG_ESATANATVCMDQUE</dfn>	(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_ERDBSZ" data-ref="_M/EDMA_CFG_ERDBSZ">EDMA_CFG_ERDBSZ</dfn>			(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_EQUE" data-ref="_M/EDMA_CFG_EQUE">EDMA_CFG_EQUE</dfn>			(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_ERDBSZEXT" data-ref="_M/EDMA_CFG_ERDBSZEXT">EDMA_CFG_ERDBSZEXT</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_RESERVED2" data-ref="_M/EDMA_CFG_RESERVED2">EDMA_CFG_RESERVED2</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_EWRBUFFERLEN" data-ref="_M/EDMA_CFG_EWRBUFFERLEN">EDMA_CFG_EWRBUFFERLEN</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_EDEVERR" data-ref="_M/EDMA_CFG_EDEVERR">EDMA_CFG_EDEVERR</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_EEDMAFBS" data-ref="_M/EDMA_CFG_EEDMAFBS">EDMA_CFG_EEDMAFBS</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_ECUTTHROUGHEN" data-ref="_M/EDMA_CFG_ECUTTHROUGHEN">EDMA_CFG_ECUTTHROUGHEN</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_EEARLYCOMPLETIONEN" data-ref="_M/EDMA_CFG_EEARLYCOMPLETIONEN">EDMA_CFG_EEARLYCOMPLETIONEN</dfn>	(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_EEDMAQUELEN" data-ref="_M/EDMA_CFG_EEDMAQUELEN">EDMA_CFG_EEDMAQUELEN</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_EHOSTQUEUECACHEEN" data-ref="_M/EDMA_CFG_EHOSTQUEUECACHEEN">EDMA_CFG_EHOSTQUEUECACHEEN</dfn>	(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_EMASKRXPM" data-ref="_M/EDMA_CFG_EMASKRXPM">EDMA_CFG_EMASKRXPM</dfn>		(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_RESUMEDIS" data-ref="_M/EDMA_CFG_RESUMEDIS">EDMA_CFG_RESUMEDIS</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/EDMA_CFG_EDMAFBS" data-ref="_M/EDMA_CFG_EDMAFBS">EDMA_CFG_EDMAFBS</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/EDMA_T" data-ref="_M/EDMA_T">EDMA_T</dfn>			0x004	/* Timer */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/EDMA_IEC" data-ref="_M/EDMA_IEC">EDMA_IEC</dfn>		0x008	/* Interrupt Error Cause */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/EDMA_IEM" data-ref="_M/EDMA_IEM">EDMA_IEM</dfn>		0x00c	/* Interrupt Error Mask */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/EDMA_IE_EDEVERR" data-ref="_M/EDMA_IE_EDEVERR">EDMA_IE_EDEVERR</dfn>			(1 &lt;&lt; 2)	/* EDMA Device Error */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/EDMA_IE_EDEVDIS" data-ref="_M/EDMA_IE_EDEVDIS">EDMA_IE_EDEVDIS</dfn>			(1 &lt;&lt; 3)	/* EDMA Dev Disconn */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/EDMA_IE_EDEVCON" data-ref="_M/EDMA_IE_EDEVCON">EDMA_IE_EDEVCON</dfn>			(1 &lt;&lt; 4)	/* EDMA Dev Conn */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/EDMA_IE_SERRINT" data-ref="_M/EDMA_IE_SERRINT">EDMA_IE_SERRINT</dfn>			(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/EDMA_IE_ESELFDIS" data-ref="_M/EDMA_IE_ESELFDIS">EDMA_IE_ESELFDIS</dfn>		(1 &lt;&lt; 7)	/* EDMA Self Disable */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/EDMA_IE_ETRANSINT" data-ref="_M/EDMA_IE_ETRANSINT">EDMA_IE_ETRANSINT</dfn>		(1 &lt;&lt; 8)	/* Transport Layer */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/EDMA_IE_EIORDYERR" data-ref="_M/EDMA_IE_EIORDYERR">EDMA_IE_EIORDYERR</dfn>		(1 &lt;&lt; 12)	/* EDMA IORdy Error */</u></td></tr>
<tr><th id="95">95</th><td><u>#   define <dfn class="macro" id="_M/EDMA_IE_LINKXERR_SATACRC" data-ref="_M/EDMA_IE_LINKXERR_SATACRC">EDMA_IE_LINKXERR_SATACRC</dfn>	    (1 &lt;&lt; 0)	/* SATA CRC error */</u></td></tr>
<tr><th id="96">96</th><td><u>#   define <dfn class="macro" id="_M/EDMA_IE_LINKXERR_INTERNALFIFO" data-ref="_M/EDMA_IE_LINKXERR_INTERNALFIFO">EDMA_IE_LINKXERR_INTERNALFIFO</dfn>    (1 &lt;&lt; 1)	/* internal FIFO err */</u></td></tr>
<tr><th id="97">97</th><td><u>#   define <dfn class="macro" id="_M/EDMA_IE_LINKXERR_LINKLAYERRESET" data-ref="_M/EDMA_IE_LINKXERR_LINKLAYERRESET">EDMA_IE_LINKXERR_LINKLAYERRESET</dfn>  (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="98">98</th><td>	<i>/* Link Layer is reset by the reception of SYNC primitive from device */</i></td></tr>
<tr><th id="99">99</th><td><u>#   define <dfn class="macro" id="_M/EDMA_IE_LINKXERR_OTHERERRORS" data-ref="_M/EDMA_IE_LINKXERR_OTHERERRORS">EDMA_IE_LINKXERR_OTHERERRORS</dfn>	    (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="100">100</th><td>	<i>/*</i></td></tr>
<tr><th id="101">101</th><td><i>	 * Link state errors, coding errors, or running disparity errors occur</i></td></tr>
<tr><th id="102">102</th><td><i>	 * during FIS reception.</i></td></tr>
<tr><th id="103">103</th><td><i>	 */</i></td></tr>
<tr><th id="104">104</th><td><u>#   define <dfn class="macro" id="_M/EDMA_IE_LINKTXERR_FISTXABORTED" data-ref="_M/EDMA_IE_LINKTXERR_FISTXABORTED">EDMA_IE_LINKTXERR_FISTXABORTED</dfn>   (1 &lt;&lt; 4)	/* FIS Tx is aborted */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/EDMA_IE_LINKCTLRXERR" data-ref="_M/EDMA_IE_LINKCTLRXERR">EDMA_IE_LINKCTLRXERR</dfn>(x)		((x) &lt;&lt; 13)	/* Link Ctrl Recv Err */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/EDMA_IE_LINKDATARXERR" data-ref="_M/EDMA_IE_LINKDATARXERR">EDMA_IE_LINKDATARXERR</dfn>(x)	((x) &lt;&lt; 17)	/* Link Data Recv Err */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/EDMA_IE_LINKCTLTXERR" data-ref="_M/EDMA_IE_LINKCTLTXERR">EDMA_IE_LINKCTLTXERR</dfn>(x)		((x) &lt;&lt; 21)	/* Link Ctrl Tx Error */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/EDMA_IE_LINKDATATXERR" data-ref="_M/EDMA_IE_LINKDATATXERR">EDMA_IE_LINKDATATXERR</dfn>(x)	((x) &lt;&lt; 26)	/* Link Data Tx Error */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/EDMA_IE_TRANSPROTERR" data-ref="_M/EDMA_IE_TRANSPROTERR">EDMA_IE_TRANSPROTERR</dfn>		(1 &lt;&lt; 31)	/* Transport Proto E */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/EDMA_REQQBAH" data-ref="_M/EDMA_REQQBAH">EDMA_REQQBAH</dfn>		0x010	/* Request Queue Base Address High */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/EDMA_REQQIP" data-ref="_M/EDMA_REQQIP">EDMA_REQQIP</dfn>		0x014	/* Request Queue In-Pointer */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/EDMA_REQQOP" data-ref="_M/EDMA_REQQOP">EDMA_REQQOP</dfn>		0x018	/* Request Queue Out-Pointer */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/EDMA_REQQP_ERQQP_SHIFT" data-ref="_M/EDMA_REQQP_ERQQP_SHIFT">EDMA_REQQP_ERQQP_SHIFT</dfn>		5</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/EDMA_REQQP_ERQQP_MASK" data-ref="_M/EDMA_REQQP_ERQQP_MASK">EDMA_REQQP_ERQQP_MASK</dfn>		0x000003e0</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/EDMA_REQQP_ERQQBAP_MASK" data-ref="_M/EDMA_REQQP_ERQQBAP_MASK">EDMA_REQQP_ERQQBAP_MASK</dfn>		0x00000c00</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/EDMA_REQQP_ERQQBA_MASK" data-ref="_M/EDMA_REQQP_ERQQBA_MASK">EDMA_REQQP_ERQQBA_MASK</dfn>		0xfffff000</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/EDMA_RESQBAH" data-ref="_M/EDMA_RESQBAH">EDMA_RESQBAH</dfn>		0x01c	/* Response Queue Base Address High */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/EDMA_RESQIP" data-ref="_M/EDMA_RESQIP">EDMA_RESQIP</dfn>		0x020	/* Response Queue In-Pointer */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/EDMA_RESQOP" data-ref="_M/EDMA_RESQOP">EDMA_RESQOP</dfn>		0x024	/* Response Queue Out-Pointer */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/EDMA_RESQP_ERPQP_SHIFT" data-ref="_M/EDMA_RESQP_ERPQP_SHIFT">EDMA_RESQP_ERPQP_SHIFT</dfn>		3</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/EDMA_RESQP_ERPQP_MASK" data-ref="_M/EDMA_RESQP_ERPQP_MASK">EDMA_RESQP_ERPQP_MASK</dfn>		0x000000f8</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/EDMA_RESQP_ERPQBAP_MASK" data-ref="_M/EDMA_RESQP_ERPQBAP_MASK">EDMA_RESQP_ERPQBAP_MASK</dfn>		0x00000300</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/EDMA_RESQP_ERPQBA_MASK" data-ref="_M/EDMA_RESQP_ERPQBA_MASK">EDMA_RESQP_ERPQBA_MASK</dfn>		0xfffffc00</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/EDMA_CMD" data-ref="_M/EDMA_CMD">EDMA_CMD</dfn>		0x028	/* Command */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/EDMA_CMD_EENEDMA" data-ref="_M/EDMA_CMD_EENEDMA">EDMA_CMD_EENEDMA</dfn>		(1 &lt;&lt; 0)	/* Enable EDMA */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/EDMA_CMD_EDSEDMA" data-ref="_M/EDMA_CMD_EDSEDMA">EDMA_CMD_EDSEDMA</dfn>		(1 &lt;&lt; 1)	/* Disable EDMA */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/EDMA_CMD_EATARST" data-ref="_M/EDMA_CMD_EATARST">EDMA_CMD_EATARST</dfn>		(1 &lt;&lt; 2)	/* ATA Device Reset */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/EDMA_CMD_EEDMAFRZ" data-ref="_M/EDMA_CMD_EEDMAFRZ">EDMA_CMD_EEDMAFRZ</dfn>		(1 &lt;&lt; 4)	/* EDMA Freeze */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/EDMA_TC" data-ref="_M/EDMA_TC">EDMA_TC</dfn>			0x02c	/* Test Control */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/EDMA_S" data-ref="_M/EDMA_S">EDMA_S</dfn>			0x030	/* Status */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/EDMA_S_EDEVQUETAG" data-ref="_M/EDMA_S_EDEVQUETAG">EDMA_S_EDEVQUETAG</dfn>(s)		((s) &amp; 0x0000001f)</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/EDMA_S_EDEVDIR_WRITE" data-ref="_M/EDMA_S_EDEVDIR_WRITE">EDMA_S_EDEVDIR_WRITE</dfn>		(0 &lt;&lt; 5)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/EDMA_S_EDEVDIR_READ" data-ref="_M/EDMA_S_EDEVDIR_READ">EDMA_S_EDEVDIR_READ</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/EDMA_S_ECACHEEMPTY" data-ref="_M/EDMA_S_ECACHEEMPTY">EDMA_S_ECACHEEMPTY</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/EDMA_S_EDMAIDLE" data-ref="_M/EDMA_S_EDMAIDLE">EDMA_S_EDMAIDLE</dfn>			(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/EDMA_S_ESTATE" data-ref="_M/EDMA_S_ESTATE">EDMA_S_ESTATE</dfn>(s)		(((s) &amp; 0x0000ff00) &gt;&gt; 8)</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/EDMA_S_EIOID" data-ref="_M/EDMA_S_EIOID">EDMA_S_EIOID</dfn>(s)			(((s) &amp; 0x003f0000) &gt;&gt; 16)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/EDMA_IORT" data-ref="_M/EDMA_IORT">EDMA_IORT</dfn>		0x034	/* IORdy Timeout */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/EDMA_CDT" data-ref="_M/EDMA_CDT">EDMA_CDT</dfn>		0x040	/* Command Delay Threshold */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/EDMA_HC" data-ref="_M/EDMA_HC">EDMA_HC</dfn>			0x060	/* Halt Condition */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/EDMA_CQDCQOS" data-ref="_M/EDMA_CQDCQOS">EDMA_CQDCQOS</dfn>(x)		(0x090 + ((x) &lt;&lt; 2)</u></td></tr>
<tr><th id="142">142</th><td>					<i>/* NCQ Done/TCQ Outstanding Status */</i></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><i>/*</i></td></tr>
<tr><th id="145">145</th><td><i> * Shadow Register Block Registers</i></td></tr>
<tr><th id="146">146</th><td><i> */</i></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/SHADOW_REG_BLOCK_OFFSET" data-ref="_M/SHADOW_REG_BLOCK_OFFSET">SHADOW_REG_BLOCK_OFFSET</dfn>	0x100</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/SHADOW_REG_BLOCK_SIZE" data-ref="_M/SHADOW_REG_BLOCK_SIZE">SHADOW_REG_BLOCK_SIZE</dfn>	0x100</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/SRB_PIOD" data-ref="_M/SRB_PIOD">SRB_PIOD</dfn>		0x000	/* PIO Data */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/SRB_FE" data-ref="_M/SRB_FE">SRB_FE</dfn>			0x004	/* Feature/Error */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/SRB_SC" data-ref="_M/SRB_SC">SRB_SC</dfn>			0x008	/* Sector Count */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/SRB_LBAL" data-ref="_M/SRB_LBAL">SRB_LBAL</dfn>		0x00c	/* LBA Low */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/SRB_LBAM" data-ref="_M/SRB_LBAM">SRB_LBAM</dfn>		0x010	/* LBA Mid */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/SRB_LBAH" data-ref="_M/SRB_LBAH">SRB_LBAH</dfn>		0x014	/* LBA High */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/SRB_H" data-ref="_M/SRB_H">SRB_H</dfn>			0x018	/* Head */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/SRB_CS" data-ref="_M/SRB_CS">SRB_CS</dfn>			0x01c	/* Command/Status */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/SRB_CAS" data-ref="_M/SRB_CAS">SRB_CAS</dfn>			0x020	/* Control/Alternate Status */</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><i>/*</i></td></tr>
<tr><th id="161">161</th><td><i> * Basic DMA Registers</i></td></tr>
<tr><th id="162">162</th><td><i> *   Does support for this registers only 88Sx6xxx?</i></td></tr>
<tr><th id="163">163</th><td><i> */</i></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/DMA_C" data-ref="_M/DMA_C">DMA_C</dfn>			0x224	/* Basic DMA Command */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/DMA_C_START" data-ref="_M/DMA_C_START">DMA_C_START</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/DMA_C_READ" data-ref="_M/DMA_C_READ">DMA_C_READ</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/DMA_C_DREGIONVALID" data-ref="_M/DMA_C_DREGIONVALID">DMA_C_DREGIONVALID</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/DMA_C_DREGIONLAST" data-ref="_M/DMA_C_DREGIONLAST">DMA_C_DREGIONLAST</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/DMA_C_CONTFROMPREV" data-ref="_M/DMA_C_CONTFROMPREV">DMA_C_CONTFROMPREV</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/DMA_C_DRBC" data-ref="_M/DMA_C_DRBC">DMA_C_DRBC</dfn>(n)			(((n) &amp; 0xffff) &lt;&lt; 16)</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/DMA_S" data-ref="_M/DMA_S">DMA_S</dfn>			0x228	/* Basic DMA Status */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/DMA_DTLBA" data-ref="_M/DMA_DTLBA">DMA_DTLBA</dfn>		0x22c	/* Descriptor Table Low Base Address */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/DMA_DTLBA_MASK" data-ref="_M/DMA_DTLBA_MASK">DMA_DTLBA_MASK</dfn>			0xfffffff0</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/DMA_DTHBA" data-ref="_M/DMA_DTHBA">DMA_DTHBA</dfn>		0x230	/* Descriptor Table High Base Address */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/DMA_DRLA" data-ref="_M/DMA_DRLA">DMA_DRLA</dfn>		0x234	/* Data Region Low Address */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/DMA_DRHA" data-ref="_M/DMA_DRHA">DMA_DRHA</dfn>		0x238	/* Data Region High Address */</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><i>/*</i></td></tr>
<tr><th id="179">179</th><td><i> * Serial-ATA Registers</i></td></tr>
<tr><th id="180">180</th><td><i> */</i></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/SATA_SS" data-ref="_M/SATA_SS">SATA_SS</dfn>			0x300	/* SStatus */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/SATA_SE" data-ref="_M/SATA_SE">SATA_SE</dfn>			0x304	/* SError */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/SATA_SEIM" data-ref="_M/SATA_SEIM">SATA_SEIM</dfn>		0x340	/* SError Interrupt Mask */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/SATA_SC" data-ref="_M/SATA_SC">SATA_SC</dfn>			0x308	/* SControl */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/SATA_LTM" data-ref="_M/SATA_LTM">SATA_LTM</dfn>		0x30c	/* LTMode */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/SATA_PHYM3" data-ref="_M/SATA_PHYM3">SATA_PHYM3</dfn>		0x310	/* PHY Mode 3 */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/SATA_PHYM4" data-ref="_M/SATA_PHYM4">SATA_PHYM4</dfn>		0x314	/* PHY Mode 4 */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/SATA_PHYM1" data-ref="_M/SATA_PHYM1">SATA_PHYM1</dfn>		0x32c	/* PHY Mode 1 */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/SATA_PHYM2" data-ref="_M/SATA_PHYM2">SATA_PHYM2</dfn>		0x330	/* PHY Mode 2 */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/SATA_BISTC" data-ref="_M/SATA_BISTC">SATA_BISTC</dfn>		0x334	/* BIST Control */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/SATA_BISTDW1" data-ref="_M/SATA_BISTDW1">SATA_BISTDW1</dfn>		0x338	/* BIST DW1 */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/SATA_BISTDW2" data-ref="_M/SATA_BISTDW2">SATA_BISTDW2</dfn>		0x33c	/* BIST DW2 */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG" data-ref="_M/SATA_SATAICFG">SATA_SATAICFG</dfn>		0x050	/* Serial-ATA Interface Configuration */</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKCNF_20MHZ" data-ref="_M/SATA_SATAICFG_REFCLKCNF_20MHZ">SATA_SATAICFG_REFCLKCNF_20MHZ</dfn>	(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKCNF_25MHZ" data-ref="_M/SATA_SATAICFG_REFCLKCNF_25MHZ">SATA_SATAICFG_REFCLKCNF_25MHZ</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKCNF_30MHZ" data-ref="_M/SATA_SATAICFG_REFCLKCNF_30MHZ">SATA_SATAICFG_REFCLKCNF_30MHZ</dfn>	(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKCNF_40MHZ" data-ref="_M/SATA_SATAICFG_REFCLKCNF_40MHZ">SATA_SATAICFG_REFCLKCNF_40MHZ</dfn>	(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKCNF_MASK" data-ref="_M/SATA_SATAICFG_REFCLKCNF_MASK">SATA_SATAICFG_REFCLKCNF_MASK</dfn>	(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKDIV_1" data-ref="_M/SATA_SATAICFG_REFCLKDIV_1">SATA_SATAICFG_REFCLKDIV_1</dfn>	(0 &lt;&lt; 2)</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKDIV_2" data-ref="_M/SATA_SATAICFG_REFCLKDIV_2">SATA_SATAICFG_REFCLKDIV_2</dfn>	(1 &lt;&lt; 2)	/* Used 20 or 25MHz */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKDIV_4" data-ref="_M/SATA_SATAICFG_REFCLKDIV_4">SATA_SATAICFG_REFCLKDIV_4</dfn>	(2 &lt;&lt; 2)	/* Used 40MHz */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKDIV_3" data-ref="_M/SATA_SATAICFG_REFCLKDIV_3">SATA_SATAICFG_REFCLKDIV_3</dfn>	(3 &lt;&lt; 2)	/* Used 30MHz */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKDIV_MASK" data-ref="_M/SATA_SATAICFG_REFCLKDIV_MASK">SATA_SATAICFG_REFCLKDIV_MASK</dfn>	(3 &lt;&lt; 2)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKFEEDDIV_50" data-ref="_M/SATA_SATAICFG_REFCLKFEEDDIV_50">SATA_SATAICFG_REFCLKFEEDDIV_50</dfn>	(0 &lt;&lt; 4)	/* or 100, when Gen2En is 1 */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKFEEDDIV_60" data-ref="_M/SATA_SATAICFG_REFCLKFEEDDIV_60">SATA_SATAICFG_REFCLKFEEDDIV_60</dfn>	(1 &lt;&lt; 4)	/* or 120. Used 25MHz */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKFEEDDIV_75" data-ref="_M/SATA_SATAICFG_REFCLKFEEDDIV_75">SATA_SATAICFG_REFCLKFEEDDIV_75</dfn>	(2 &lt;&lt; 4)	/* or 150. Used 20MHz */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKFEEDDIV_90" data-ref="_M/SATA_SATAICFG_REFCLKFEEDDIV_90">SATA_SATAICFG_REFCLKFEEDDIV_90</dfn>	(3 &lt;&lt; 4)	/* or 180 */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_REFCLKFEEDDIV_MASK" data-ref="_M/SATA_SATAICFG_REFCLKFEEDDIV_MASK">SATA_SATAICFG_REFCLKFEEDDIV_MASK</dfn> (3 &lt;&lt; 4)</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_PHYSSCEN" data-ref="_M/SATA_SATAICFG_PHYSSCEN">SATA_SATAICFG_PHYSSCEN</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_GEN2EN" data-ref="_M/SATA_SATAICFG_GEN2EN">SATA_SATAICFG_GEN2EN</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_COMMEN" data-ref="_M/SATA_SATAICFG_COMMEN">SATA_SATAICFG_COMMEN</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_PHYSHUTDOWN" data-ref="_M/SATA_SATAICFG_PHYSHUTDOWN">SATA_SATAICFG_PHYSHUTDOWN</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_TARGETMODE" data-ref="_M/SATA_SATAICFG_TARGETMODE">SATA_SATAICFG_TARGETMODE</dfn>	(1 &lt;&lt; 10)	/* 1 = Initiator */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_COMCHANNEL" data-ref="_M/SATA_SATAICFG_COMCHANNEL">SATA_SATAICFG_COMCHANNEL</dfn>	(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_IGNOREBSY" data-ref="_M/SATA_SATAICFG_IGNOREBSY">SATA_SATAICFG_IGNOREBSY</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_LINKRSTEN" data-ref="_M/SATA_SATAICFG_LINKRSTEN">SATA_SATAICFG_LINKRSTEN</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICFG_CMDRETXDS" data-ref="_M/SATA_SATAICFG_CMDRETXDS">SATA_SATAICFG_CMDRETXDS</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAICTL" data-ref="_M/SATA_SATAICTL">SATA_SATAICTL</dfn>		0x344	/* Serial-ATA Interface Control */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAITC" data-ref="_M/SATA_SATAITC">SATA_SATAITC</dfn>		0x348	/* Serial-ATA Interface Test Control */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/SATA_SATAIS" data-ref="_M/SATA_SATAIS">SATA_SATAIS</dfn>		0x34c	/* Serial-ATA Interface Status */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/SATA_VU" data-ref="_M/SATA_VU">SATA_VU</dfn>			0x35c	/* Vendor Unique */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC" data-ref="_M/SATA_FISC">SATA_FISC</dfn>		0x360	/* FIS Configuration */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4RDYEN_B0" data-ref="_M/SATA_FISC_FISWAIT4RDYEN_B0">SATA_FISC_FISWAIT4RDYEN_B0</dfn>	(1 &lt;&lt; 0) /* Device to Host FIS */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4RDYEN_B1" data-ref="_M/SATA_FISC_FISWAIT4RDYEN_B1">SATA_FISC_FISWAIT4RDYEN_B1</dfn>	(1 &lt;&lt; 1) /* SDB FIS rcv with &lt;N&gt;bit 0 */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4RDYEN_B2" data-ref="_M/SATA_FISC_FISWAIT4RDYEN_B2">SATA_FISC_FISWAIT4RDYEN_B2</dfn>	(1 &lt;&lt; 2) /* DMA Activate FIS */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4RDYEN_B3" data-ref="_M/SATA_FISC_FISWAIT4RDYEN_B3">SATA_FISC_FISWAIT4RDYEN_B3</dfn>	(1 &lt;&lt; 3) /* DMA Setup FIS */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4RDYEN_B4" data-ref="_M/SATA_FISC_FISWAIT4RDYEN_B4">SATA_FISC_FISWAIT4RDYEN_B4</dfn>	(1 &lt;&lt; 4) /* Data FIS first DW */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4RDYEN_B5" data-ref="_M/SATA_FISC_FISWAIT4RDYEN_B5">SATA_FISC_FISWAIT4RDYEN_B5</dfn>	(1 &lt;&lt; 5) /* Data FIS entire FIS */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B0" data-ref="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B0">SATA_FISC_FISWAIT4HOSTRDYEN_B0</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="230">230</th><td>				<i>/* Device to Host FIS with &lt;ERR&gt; or &lt;DF&gt; */</i></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B1" data-ref="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B1">SATA_FISC_FISWAIT4HOSTRDYEN_B1</dfn>	(1 &lt;&lt; 9) /* SDB FIS rcv with &lt;N&gt;bit */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B2" data-ref="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B2">SATA_FISC_FISWAIT4HOSTRDYEN_B2</dfn>	(1 &lt;&lt; 10) /* SDB FIS rcv with &lt;ERR&gt; */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B3" data-ref="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B3">SATA_FISC_FISWAIT4HOSTRDYEN_B3</dfn>	(1 &lt;&lt; 11) /* BIST Acivate FIS */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B4" data-ref="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B4">SATA_FISC_FISWAIT4HOSTRDYEN_B4</dfn>	(1 &lt;&lt; 12) /* PIO Setup FIS */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B5" data-ref="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B5">SATA_FISC_FISWAIT4HOSTRDYEN_B5</dfn>	(1 &lt;&lt; 13) /* Data FIS with Link error */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B6" data-ref="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B6">SATA_FISC_FISWAIT4HOSTRDYEN_B6</dfn>	(1 &lt;&lt; 14) /* Unrecognized FIS type */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B7" data-ref="_M/SATA_FISC_FISWAIT4HOSTRDYEN_B7">SATA_FISC_FISWAIT4HOSTRDYEN_B7</dfn>	(1 &lt;&lt; 15) /* Any FIS */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISDMAACTIVATESYNCRESP" data-ref="_M/SATA_FISC_FISDMAACTIVATESYNCRESP">SATA_FISC_FISDMAACTIVATESYNCRESP</dfn> (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/SATA_FISC_FISUNRECTYPECONT" data-ref="_M/SATA_FISC_FISUNRECTYPECONT">SATA_FISC_FISUNRECTYPECONT</dfn>	(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/SATA_FISIC" data-ref="_M/SATA_FISIC">SATA_FISIC</dfn>		0x364	/* FIS Interrupt Cause */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/SATA_FISIM" data-ref="_M/SATA_FISIM">SATA_FISIM</dfn>		0x368	/* FIS Interrupt Mask */</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/SATA_FISDW0" data-ref="_M/SATA_FISDW0">SATA_FISDW0</dfn>		0x370	/* FIS DW0 */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/SATA_FISDW1" data-ref="_M/SATA_FISDW1">SATA_FISDW1</dfn>		0x374	/* FIS DW1 */</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/SATA_FISDW2" data-ref="_M/SATA_FISDW2">SATA_FISDW2</dfn>		0x378	/* FIS DW2 */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/SATA_FISDW3" data-ref="_M/SATA_FISDW3">SATA_FISDW3</dfn>		0x37c	/* FIS DW3 */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/SATA_FISDW4" data-ref="_M/SATA_FISDW4">SATA_FISDW4</dfn>		0x380	/* FIS DW4 */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/SATA_FISDW5" data-ref="_M/SATA_FISDW5">SATA_FISDW5</dfn>		0x384	/* FIS DW5 */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/SATA_FISDW6" data-ref="_M/SATA_FISDW6">SATA_FISDW6</dfn>		0x388	/* FIS DW6 */</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i>/* EDMA Command Request Block (CRQB) Data */</i></td></tr>
<tr><th id="252">252</th><td><b>struct</b> <dfn class="type def" id="crqb" title='crqb' data-ref="crqb" data-ref-filename="crqb">crqb</dfn> {</td></tr>
<tr><th id="253">253</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="crqb::cprdbl" title='crqb::cprdbl' data-ref="crqb::cprdbl" data-ref-filename="crqb..cprdbl">cprdbl</dfn>;	<i>/* cPRD Desriptor Table Base Low Address */</i></td></tr>
<tr><th id="254">254</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="crqb::cprdbh" title='crqb::cprdbh' data-ref="crqb::cprdbh" data-ref-filename="crqb..cprdbh">cprdbh</dfn>;	<i>/* cPRD Desriptor Table Base High Address */</i></td></tr>
<tr><th id="255">255</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="crqb::ctrlflg" title='crqb::ctrlflg' data-ref="crqb::ctrlflg" data-ref-filename="crqb..ctrlflg">ctrlflg</dfn>;	<i>/* Control Flags */</i></td></tr>
<tr><th id="256">256</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="crqb::atacommand" title='crqb::atacommand' data-ref="crqb::atacommand" data-ref-filename="crqb..atacommand">atacommand</dfn>[<var>11</var>];</td></tr>
<tr><th id="257">257</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><b>struct</b> <dfn class="type def" id="crqb_gen2e" title='crqb_gen2e' data-ref="crqb_gen2e" data-ref-filename="crqb_gen2e">crqb_gen2e</dfn> {</td></tr>
<tr><th id="260">260</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="crqb_gen2e::cprdbl" title='crqb_gen2e::cprdbl' data-ref="crqb_gen2e::cprdbl" data-ref-filename="crqb_gen2e..cprdbl">cprdbl</dfn>;	<i>/* cPRD Desriptor Table Base Low Address */</i></td></tr>
<tr><th id="261">261</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="crqb_gen2e::cprdbh" title='crqb_gen2e::cprdbh' data-ref="crqb_gen2e::cprdbh" data-ref-filename="crqb_gen2e..cprdbh">cprdbh</dfn>;	<i>/* cPRD Desriptor Table Base High Address */</i></td></tr>
<tr><th id="262">262</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="crqb_gen2e::ctrlflg" title='crqb_gen2e::ctrlflg' data-ref="crqb_gen2e::ctrlflg" data-ref-filename="crqb_gen2e..ctrlflg">ctrlflg</dfn>;	<i>/* Control Flags */</i></td></tr>
<tr><th id="263">263</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="crqb_gen2e::drbc" title='crqb_gen2e::drbc' data-ref="crqb_gen2e::drbc" data-ref-filename="crqb_gen2e..drbc">drbc</dfn>;		<i>/* Data Region Byte Count */</i></td></tr>
<tr><th id="264">264</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="crqb_gen2e::atacommand" title='crqb_gen2e::atacommand' data-ref="crqb_gen2e::atacommand" data-ref-filename="crqb_gen2e..atacommand">atacommand</dfn>[<var>16</var>];</td></tr>
<tr><th id="265">265</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/CRQB_CRQBL_EPRD_MASK" data-ref="_M/CRQB_CRQBL_EPRD_MASK">CRQB_CRQBL_EPRD_MASK</dfn>	0xfffffff0</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/CRQB_CRQBL_SDR_MASK" data-ref="_M/CRQB_CRQBL_SDR_MASK">CRQB_CRQBL_SDR_MASK</dfn>	0xfffffffe	/* Single data region mask */</u></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i>/* Control Flags */</i></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/CRQB_CDIR_WRITE" data-ref="_M/CRQB_CDIR_WRITE">CRQB_CDIR_WRITE</dfn>		(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/CRQB_CDIR_READ" data-ref="_M/CRQB_CDIR_READ">CRQB_CDIR_READ</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/CRQB_CDEVICEQUETAG" data-ref="_M/CRQB_CDEVICEQUETAG">CRQB_CDEVICEQUETAG</dfn>(x)	(((x) &amp; 0x1f) &lt;&lt; 1)	/* CRQB Dev Queue Tag */</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/CRQB_CHOSTQUETAG" data-ref="_M/CRQB_CHOSTQUETAG">CRQB_CHOSTQUETAG</dfn>(x)	(((x) &amp; 0x7f) &lt;&lt; 1)	/* CRQB Host Q Tag */</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/CRQB_CPMPORT" data-ref="_M/CRQB_CPMPORT">CRQB_CPMPORT</dfn>(x)		(((x) &amp; 0xf) &lt;&lt; 12)	/* PM Port Transmit */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/CRQB_CPRDMODE_EPRD" data-ref="_M/CRQB_CPRDMODE_EPRD">CRQB_CPRDMODE_EPRD</dfn>	(0 &lt;&lt; 16)		/* PRD table */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/CRQB_CPRDMODE_SDR" data-ref="_M/CRQB_CPRDMODE_SDR">CRQB_CPRDMODE_SDR</dfn>	(1 &lt;&lt; 16)		/* Single data region */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/CRQB_CHOSTQUETAG_GEN2" data-ref="_M/CRQB_CHOSTQUETAG_GEN2">CRQB_CHOSTQUETAG_GEN2</dfn>(x) (((x) &amp; 0x7f) &lt;&lt; 17)	/* CRQB Host Q Tag G2 */</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><i>/* Data Region Byte Count */</i></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/CRQB_CDRBC" data-ref="_M/CRQB_CDRBC">CRQB_CDRBC</dfn>(x)		(((x) &amp; 0xfffe) &lt;&lt; 0)</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/CRQB_ATACOMMAND" data-ref="_M/CRQB_ATACOMMAND">CRQB_ATACOMMAND</dfn>(reg, val) \</u></td></tr>
<tr><th id="285">285</th><td><u>				((reg &lt;&lt; 8) | (val &amp; 0xff))</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/CRQB_ATACOMMAND_LAST" data-ref="_M/CRQB_ATACOMMAND_LAST">CRQB_ATACOMMAND_LAST</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/CRQB_ATACOMMAND_REG" data-ref="_M/CRQB_ATACOMMAND_REG">CRQB_ATACOMMAND_REG</dfn>(reg)	(((reg) &gt;&gt; 2) + 0x10)</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/CRQB_ATACOMMAND_FEATURES" data-ref="_M/CRQB_ATACOMMAND_FEATURES">CRQB_ATACOMMAND_FEATURES</dfn>	CRQB_ATACOMMAND_REG(SRB_FE)</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/CRQB_ATACOMMAND_SECTORCOUNT" data-ref="_M/CRQB_ATACOMMAND_SECTORCOUNT">CRQB_ATACOMMAND_SECTORCOUNT</dfn>	CRQB_ATACOMMAND_REG(SRB_SC)</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/CRQB_ATACOMMAND_LBALOW" data-ref="_M/CRQB_ATACOMMAND_LBALOW">CRQB_ATACOMMAND_LBALOW</dfn>		CRQB_ATACOMMAND_REG(SRB_LBAL)</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/CRQB_ATACOMMAND_LBAMID" data-ref="_M/CRQB_ATACOMMAND_LBAMID">CRQB_ATACOMMAND_LBAMID</dfn>		CRQB_ATACOMMAND_REG(SRB_LBAM)</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/CRQB_ATACOMMAND_LBAHIGH" data-ref="_M/CRQB_ATACOMMAND_LBAHIGH">CRQB_ATACOMMAND_LBAHIGH</dfn>		CRQB_ATACOMMAND_REG(SRB_LBAH)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/CRQB_ATACOMMAND_DEVICE" data-ref="_M/CRQB_ATACOMMAND_DEVICE">CRQB_ATACOMMAND_DEVICE</dfn>		CRQB_ATACOMMAND_REG(SRB_H)</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/CRQB_ATACOMMAND_COMMAND" data-ref="_M/CRQB_ATACOMMAND_COMMAND">CRQB_ATACOMMAND_COMMAND</dfn>		CRQB_ATACOMMAND_REG(SRB_CS)</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>/* EDMA Phisical Region Descriptors (ePRD) Table Data Structure */</i></td></tr>
<tr><th id="298">298</th><td><b>struct</b> <dfn class="type def" id="eprd" title='eprd' data-ref="eprd" data-ref-filename="eprd">eprd</dfn> {</td></tr>
<tr><th id="299">299</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="eprd::prdbal" title='eprd::prdbal' data-ref="eprd::prdbal" data-ref-filename="eprd..prdbal">prdbal</dfn>;	<i>/* address bits[31:1] */</i></td></tr>
<tr><th id="300">300</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="eprd::bytecount" title='eprd::bytecount' data-ref="eprd::bytecount" data-ref-filename="eprd..bytecount">bytecount</dfn>;	<i>/* Byte Count */</i></td></tr>
<tr><th id="301">301</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="eprd::eot" title='eprd::eot' data-ref="eprd::eot" data-ref-filename="eprd..eot">eot</dfn>;		<i>/* End Of Table */</i></td></tr>
<tr><th id="302">302</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="eprd::prdbah" title='eprd::prdbah' data-ref="eprd::prdbah" data-ref-filename="eprd..prdbah">prdbah</dfn>;	<i>/* address bits[63:32] */</i></td></tr>
<tr><th id="303">303</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="eprd::resv" title='eprd::resv' data-ref="eprd::resv" data-ref-filename="eprd..resv">resv</dfn>;</td></tr>
<tr><th id="304">304</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/EPRD_PRDBAL_MASK" data-ref="_M/EPRD_PRDBAL_MASK">EPRD_PRDBAL_MASK</dfn>	0xfffffffe	/* phy memory region mask */</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/EPRD_BYTECOUNT" data-ref="_M/EPRD_BYTECOUNT">EPRD_BYTECOUNT</dfn>(x)	(((x) &amp; 0xffff) &lt;&lt; 0)</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/EPRD_EOT" data-ref="_M/EPRD_EOT">EPRD_EOT</dfn>		(1 &lt;&lt; 15)	/* End Of Table */</u></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i>/* EDMA Command Response Block (CRPB) Data */</i></td></tr>
<tr><th id="313">313</th><td><b>struct</b> <dfn class="type def" id="crpb" title='crpb' data-ref="crpb" data-ref-filename="crpb">crpb</dfn> {</td></tr>
<tr><th id="314">314</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="crpb::id" title='crpb::id' data-ref="crpb::id" data-ref-filename="crpb..id">id</dfn>;		<i>/* CRPB ID */</i></td></tr>
<tr><th id="315">315</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="crpb::rspflg" title='crpb::rspflg' data-ref="crpb::rspflg" data-ref-filename="crpb..rspflg">rspflg</dfn>;	<i>/* CPRB Response Flags */</i></td></tr>
<tr><th id="316">316</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="crpb::ts" title='crpb::ts' data-ref="crpb::ts" data-ref-filename="crpb..ts">ts</dfn>;		<i>/* CPRB Time Stamp */</i></td></tr>
<tr><th id="317">317</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><i>/* ID */</i></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/CRPB_CHOSTQUETAG" data-ref="_M/CRPB_CHOSTQUETAG">CRPB_CHOSTQUETAG</dfn>(x)	(((x) &gt;&gt; 0) &amp; 0x7f)	/* CRPB Host Q Tag */</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i>/* Response Flags */</i></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/CRPB_CEDMASTS" data-ref="_M/CRPB_CEDMASTS">CRPB_CEDMASTS</dfn>(x)	(((x) &gt;&gt; 0) &amp; 0x7f)	/* CRPB EDMA Status */</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/CRPB_CDEVSTS" data-ref="_M/CRPB_CDEVSTS">CRPB_CDEVSTS</dfn>(x)		(((x) &gt;&gt; 8) &amp; 0xff)	/* CRPB Device Status */</u></td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><u>#<span data-ppcond="28">endif</span>	/* _MVSATAREG_H_ */</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='mvsata.c.html'>netbsd/sys/dev/ic/mvsata.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
