    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC_cy_psoc4_sarmux_8
ADC_cy_psoc4_sarmux_8__CH_0_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_1_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_cy_psoc4_sarmux_8__CH_2_PORT EQU 1
ADC_cy_psoc4_sarmux_8__CH_3_PIN EQU 5
ADC_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_cy_psoc4_sarmux_8__CH_4_PIN EQU 0
ADC_cy_psoc4_sarmux_8__CH_4_PORT EQU 7
ADC_cy_psoc4_sarmux_8__CH_5_PIN EQU 3
ADC_cy_psoc4_sarmux_8__CH_5_PORT EQU 7
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

; Opamp_cy_psoc4_abuf
Opamp_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Opamp_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Opamp_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Opamp_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Opamp_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Opamp_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA0_COMP_TRIM
Opamp_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA0_OFFSET_TRIM
Opamp_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES0_CTRL
Opamp_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM

; IDAC_cy_psoc4_idac
IDAC_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
IDAC_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
IDAC_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
IDAC_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_cy_psoc4_idac__IDAC_NUMBER EQU 1
IDAC_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
IDAC_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; Display_SPI_BSPIM
Display_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Display_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
Display_SPI_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_01
Display_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Display_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Display_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Display_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Display_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Display_SPI_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_01
Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
Display_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
Display_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
Display_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
Display_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
Display_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
Display_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
Display_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Display_SPI_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
Display_SPI_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Display_SPI_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_01
Display_SPI_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Display_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Display_SPI_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
Display_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Display_SPI_BSPIM_RxStsReg__4__MASK EQU 0x10
Display_SPI_BSPIM_RxStsReg__4__POS EQU 4
Display_SPI_BSPIM_RxStsReg__5__MASK EQU 0x20
Display_SPI_BSPIM_RxStsReg__5__POS EQU 5
Display_SPI_BSPIM_RxStsReg__6__MASK EQU 0x40
Display_SPI_BSPIM_RxStsReg__6__POS EQU 6
Display_SPI_BSPIM_RxStsReg__MASK EQU 0x70
Display_SPI_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_03
Display_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Display_SPI_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_03
Display_SPI_BSPIM_TxStsReg__0__MASK EQU 0x01
Display_SPI_BSPIM_TxStsReg__0__POS EQU 0
Display_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Display_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
Display_SPI_BSPIM_TxStsReg__1__MASK EQU 0x02
Display_SPI_BSPIM_TxStsReg__1__POS EQU 1
Display_SPI_BSPIM_TxStsReg__2__MASK EQU 0x04
Display_SPI_BSPIM_TxStsReg__2__POS EQU 2
Display_SPI_BSPIM_TxStsReg__3__MASK EQU 0x08
Display_SPI_BSPIM_TxStsReg__3__POS EQU 3
Display_SPI_BSPIM_TxStsReg__4__MASK EQU 0x10
Display_SPI_BSPIM_TxStsReg__4__POS EQU 4
Display_SPI_BSPIM_TxStsReg__MASK EQU 0x1F
Display_SPI_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_02
Display_SPI_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Display_SPI_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Display_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Display_SPI_BSPIM_TxStsReg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Display_SPI_BSPIM_TxStsReg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Display_SPI_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_02
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
Display_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
Display_SPI_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_01
Display_SPI_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_01
Display_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
Display_SPI_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_01
Display_SPI_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_01
Display_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Display_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
Display_SPI_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_01
Display_SPI_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_01
Display_SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Display_SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

; ADC_cy_psoc4_sar
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET

; Display_SS_Reg
Display_SS_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Display_SS_Reg_Sync_ctrl_reg__0__POS EQU 0
Display_SS_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Display_SS_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Display_SS_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Display_SS_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Display_SS_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Display_SS_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
Display_SS_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Display_SS_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
Display_SS_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Display_SS_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Display_SS_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
Display_SS_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Display_SS_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
Display_SS_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Display_SS_Reg_Sync_ctrl_reg__MASK EQU 0x01
Display_SS_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Display_SS_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
Display_SS_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02

; Gate_Sense_Low
Gate_Sense_Low__0__DM__MASK EQU 0x38000
Gate_Sense_Low__0__DM__SHIFT EQU 15
Gate_Sense_Low__0__DR EQU CYREG_PRT2_DR
Gate_Sense_Low__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Gate_Sense_Low__0__HSIOM_MASK EQU 0x00F00000
Gate_Sense_Low__0__HSIOM_SHIFT EQU 20
Gate_Sense_Low__0__INTCFG EQU CYREG_PRT2_INTCFG
Gate_Sense_Low__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Gate_Sense_Low__0__MASK EQU 0x20
Gate_Sense_Low__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Gate_Sense_Low__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Gate_Sense_Low__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Gate_Sense_Low__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Gate_Sense_Low__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Gate_Sense_Low__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Gate_Sense_Low__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Gate_Sense_Low__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Gate_Sense_Low__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Gate_Sense_Low__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Gate_Sense_Low__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Gate_Sense_Low__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Gate_Sense_Low__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Gate_Sense_Low__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Gate_Sense_Low__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Gate_Sense_Low__0__PC EQU CYREG_PRT2_PC
Gate_Sense_Low__0__PC2 EQU CYREG_PRT2_PC2
Gate_Sense_Low__0__PORT EQU 2
Gate_Sense_Low__0__PS EQU CYREG_PRT2_PS
Gate_Sense_Low__0__SHIFT EQU 5
Gate_Sense_Low__DR EQU CYREG_PRT2_DR
Gate_Sense_Low__INTCFG EQU CYREG_PRT2_INTCFG
Gate_Sense_Low__INTSTAT EQU CYREG_PRT2_INTSTAT
Gate_Sense_Low__MASK EQU 0x20
Gate_Sense_Low__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Gate_Sense_Low__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Gate_Sense_Low__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Gate_Sense_Low__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Gate_Sense_Low__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Gate_Sense_Low__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Gate_Sense_Low__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Gate_Sense_Low__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Gate_Sense_Low__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Gate_Sense_Low__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Gate_Sense_Low__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Gate_Sense_Low__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Gate_Sense_Low__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Gate_Sense_Low__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Gate_Sense_Low__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Gate_Sense_Low__PC EQU CYREG_PRT2_PC
Gate_Sense_Low__PC2 EQU CYREG_PRT2_PC2
Gate_Sense_Low__PORT EQU 2
Gate_Sense_Low__PS EQU CYREG_PRT2_PS
Gate_Sense_Low__SHIFT EQU 5

; Opamp_In_Sense
Opamp_In_Sense__0__DM__MASK EQU 0x07
Opamp_In_Sense__0__DM__SHIFT EQU 0
Opamp_In_Sense__0__DR EQU CYREG_PRT1_DR
Opamp_In_Sense__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Opamp_In_Sense__0__HSIOM_MASK EQU 0x0000000F
Opamp_In_Sense__0__HSIOM_SHIFT EQU 0
Opamp_In_Sense__0__INTCFG EQU CYREG_PRT1_INTCFG
Opamp_In_Sense__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Opamp_In_Sense__0__MASK EQU 0x01
Opamp_In_Sense__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Opamp_In_Sense__0__OUT_SEL_SHIFT EQU 0
Opamp_In_Sense__0__OUT_SEL_VAL EQU 1
Opamp_In_Sense__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Opamp_In_Sense__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Opamp_In_Sense__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Opamp_In_Sense__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Opamp_In_Sense__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Opamp_In_Sense__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Opamp_In_Sense__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Opamp_In_Sense__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Opamp_In_Sense__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Opamp_In_Sense__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Opamp_In_Sense__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Opamp_In_Sense__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Opamp_In_Sense__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Opamp_In_Sense__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Opamp_In_Sense__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Opamp_In_Sense__0__PC EQU CYREG_PRT1_PC
Opamp_In_Sense__0__PC2 EQU CYREG_PRT1_PC2
Opamp_In_Sense__0__PORT EQU 1
Opamp_In_Sense__0__PS EQU CYREG_PRT1_PS
Opamp_In_Sense__0__SHIFT EQU 0
Opamp_In_Sense__DR EQU CYREG_PRT1_DR
Opamp_In_Sense__INTCFG EQU CYREG_PRT1_INTCFG
Opamp_In_Sense__INTSTAT EQU CYREG_PRT1_INTSTAT
Opamp_In_Sense__MASK EQU 0x01
Opamp_In_Sense__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Opamp_In_Sense__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Opamp_In_Sense__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Opamp_In_Sense__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Opamp_In_Sense__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Opamp_In_Sense__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Opamp_In_Sense__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Opamp_In_Sense__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Opamp_In_Sense__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Opamp_In_Sense__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Opamp_In_Sense__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Opamp_In_Sense__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Opamp_In_Sense__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Opamp_In_Sense__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Opamp_In_Sense__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Opamp_In_Sense__PC EQU CYREG_PRT1_PC
Opamp_In_Sense__PC2 EQU CYREG_PRT1_PC2
Opamp_In_Sense__PORT EQU 1
Opamp_In_Sense__PS EQU CYREG_PRT1_PS
Opamp_In_Sense__SHIFT EQU 0

; Opamp_Pos_High
Opamp_Pos_High__0__DM__MASK EQU 0x07
Opamp_Pos_High__0__DM__SHIFT EQU 0
Opamp_Pos_High__0__DR EQU CYREG_PRT3_DR
Opamp_Pos_High__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Opamp_Pos_High__0__HSIOM_MASK EQU 0x0000000F
Opamp_Pos_High__0__HSIOM_SHIFT EQU 0
Opamp_Pos_High__0__INTCFG EQU CYREG_PRT3_INTCFG
Opamp_Pos_High__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Opamp_Pos_High__0__MASK EQU 0x01
Opamp_Pos_High__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Opamp_Pos_High__0__OUT_SEL_SHIFT EQU 0
Opamp_Pos_High__0__OUT_SEL_VAL EQU 1
Opamp_Pos_High__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Opamp_Pos_High__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Opamp_Pos_High__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Opamp_Pos_High__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Opamp_Pos_High__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Opamp_Pos_High__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Opamp_Pos_High__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Opamp_Pos_High__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Opamp_Pos_High__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Opamp_Pos_High__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Opamp_Pos_High__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Opamp_Pos_High__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Opamp_Pos_High__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Opamp_Pos_High__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Opamp_Pos_High__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Opamp_Pos_High__0__PC EQU CYREG_PRT3_PC
Opamp_Pos_High__0__PC2 EQU CYREG_PRT3_PC2
Opamp_Pos_High__0__PORT EQU 3
Opamp_Pos_High__0__PS EQU CYREG_PRT3_PS
Opamp_Pos_High__0__SHIFT EQU 0
Opamp_Pos_High__DR EQU CYREG_PRT3_DR
Opamp_Pos_High__INTCFG EQU CYREG_PRT3_INTCFG
Opamp_Pos_High__INTSTAT EQU CYREG_PRT3_INTSTAT
Opamp_Pos_High__MASK EQU 0x01
Opamp_Pos_High__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Opamp_Pos_High__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Opamp_Pos_High__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Opamp_Pos_High__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Opamp_Pos_High__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Opamp_Pos_High__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Opamp_Pos_High__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Opamp_Pos_High__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Opamp_Pos_High__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Opamp_Pos_High__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Opamp_Pos_High__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Opamp_Pos_High__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Opamp_Pos_High__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Opamp_Pos_High__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Opamp_Pos_High__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Opamp_Pos_High__PC EQU CYREG_PRT3_PC
Opamp_Pos_High__PC2 EQU CYREG_PRT3_PC2
Opamp_Pos_High__PORT EQU 3
Opamp_Pos_High__PS EQU CYREG_PRT3_PS
Opamp_Pos_High__SHIFT EQU 0

; Current_Sense
Current_Sense__0__DM__MASK EQU 0x1C0
Current_Sense__0__DM__SHIFT EQU 6
Current_Sense__0__DR EQU CYREG_PRT2_DR
Current_Sense__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Current_Sense__0__HSIOM_MASK EQU 0x00000F00
Current_Sense__0__HSIOM_SHIFT EQU 8
Current_Sense__0__INTCFG EQU CYREG_PRT2_INTCFG
Current_Sense__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Current_Sense__0__MASK EQU 0x04
Current_Sense__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Current_Sense__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Current_Sense__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Current_Sense__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Current_Sense__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Current_Sense__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Current_Sense__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Current_Sense__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Current_Sense__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Current_Sense__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Current_Sense__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Current_Sense__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Current_Sense__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Current_Sense__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Current_Sense__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Current_Sense__0__PC EQU CYREG_PRT2_PC
Current_Sense__0__PC2 EQU CYREG_PRT2_PC2
Current_Sense__0__PORT EQU 2
Current_Sense__0__PS EQU CYREG_PRT2_PS
Current_Sense__0__SHIFT EQU 2
Current_Sense__DR EQU CYREG_PRT2_DR
Current_Sense__INTCFG EQU CYREG_PRT2_INTCFG
Current_Sense__INTSTAT EQU CYREG_PRT2_INTSTAT
Current_Sense__MASK EQU 0x04
Current_Sense__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Current_Sense__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Current_Sense__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Current_Sense__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Current_Sense__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Current_Sense__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Current_Sense__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Current_Sense__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Current_Sense__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Current_Sense__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Current_Sense__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Current_Sense__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Current_Sense__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Current_Sense__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Current_Sense__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Current_Sense__PC EQU CYREG_PRT2_PC
Current_Sense__PC2 EQU CYREG_PRT2_PC2
Current_Sense__PORT EQU 2
Current_Sense__PS EQU CYREG_PRT2_PS
Current_Sense__SHIFT EQU 2

; Opamp_Pos_Low
Opamp_Pos_Low__0__DM__MASK EQU 0x1C0000
Opamp_Pos_Low__0__DM__SHIFT EQU 18
Opamp_Pos_Low__0__DR EQU CYREG_PRT2_DR
Opamp_Pos_Low__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Opamp_Pos_Low__0__HSIOM_MASK EQU 0x0F000000
Opamp_Pos_Low__0__HSIOM_SHIFT EQU 24
Opamp_Pos_Low__0__INTCFG EQU CYREG_PRT2_INTCFG
Opamp_Pos_Low__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Opamp_Pos_Low__0__MASK EQU 0x40
Opamp_Pos_Low__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Opamp_Pos_Low__0__OUT_SEL_SHIFT EQU 12
Opamp_Pos_Low__0__OUT_SEL_VAL EQU 2
Opamp_Pos_Low__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Opamp_Pos_Low__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Opamp_Pos_Low__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Opamp_Pos_Low__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Opamp_Pos_Low__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Opamp_Pos_Low__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Opamp_Pos_Low__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Opamp_Pos_Low__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Opamp_Pos_Low__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Opamp_Pos_Low__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Opamp_Pos_Low__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Opamp_Pos_Low__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Opamp_Pos_Low__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Opamp_Pos_Low__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Opamp_Pos_Low__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Opamp_Pos_Low__0__PC EQU CYREG_PRT2_PC
Opamp_Pos_Low__0__PC2 EQU CYREG_PRT2_PC2
Opamp_Pos_Low__0__PORT EQU 2
Opamp_Pos_Low__0__PS EQU CYREG_PRT2_PS
Opamp_Pos_Low__0__SHIFT EQU 6
Opamp_Pos_Low__DR EQU CYREG_PRT2_DR
Opamp_Pos_Low__INTCFG EQU CYREG_PRT2_INTCFG
Opamp_Pos_Low__INTSTAT EQU CYREG_PRT2_INTSTAT
Opamp_Pos_Low__MASK EQU 0x40
Opamp_Pos_Low__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Opamp_Pos_Low__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Opamp_Pos_Low__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Opamp_Pos_Low__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Opamp_Pos_Low__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Opamp_Pos_Low__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Opamp_Pos_Low__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Opamp_Pos_Low__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Opamp_Pos_Low__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Opamp_Pos_Low__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Opamp_Pos_Low__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Opamp_Pos_Low__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Opamp_Pos_Low__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Opamp_Pos_Low__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Opamp_Pos_Low__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Opamp_Pos_Low__PC EQU CYREG_PRT2_PC
Opamp_Pos_Low__PC2 EQU CYREG_PRT2_PC2
Opamp_Pos_Low__PORT EQU 2
Opamp_Pos_Low__PS EQU CYREG_PRT2_PS
Opamp_Pos_Low__SHIFT EQU 6

; QuadButtonISR
QuadButtonISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
QuadButtonISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
QuadButtonISR__INTC_MASK EQU 0x10
QuadButtonISR__INTC_NUMBER EQU 4
QuadButtonISR__INTC_PRIOR_MASK EQU 0xC0
QuadButtonISR__INTC_PRIOR_NUM EQU 3
QuadButtonISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
QuadButtonISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
QuadButtonISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; QuadratureISR
QuadratureISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
QuadratureISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
QuadratureISR__INTC_MASK EQU 0x01
QuadratureISR__INTC_NUMBER EQU 0
QuadratureISR__INTC_PRIOR_MASK EQU 0xC0
QuadratureISR__INTC_PRIOR_NUM EQU 3
QuadratureISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
QuadratureISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
QuadratureISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Voltage_Sense
Voltage_Sense__0__DM__MASK EQU 0xE00
Voltage_Sense__0__DM__SHIFT EQU 9
Voltage_Sense__0__DR EQU CYREG_PRT2_DR
Voltage_Sense__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Voltage_Sense__0__HSIOM_MASK EQU 0x0000F000
Voltage_Sense__0__HSIOM_SHIFT EQU 12
Voltage_Sense__0__INTCFG EQU CYREG_PRT2_INTCFG
Voltage_Sense__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Voltage_Sense__0__MASK EQU 0x08
Voltage_Sense__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Voltage_Sense__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Voltage_Sense__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Voltage_Sense__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Voltage_Sense__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Voltage_Sense__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Voltage_Sense__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Voltage_Sense__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Voltage_Sense__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Voltage_Sense__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Voltage_Sense__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Voltage_Sense__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Voltage_Sense__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Voltage_Sense__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Voltage_Sense__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Voltage_Sense__0__PC EQU CYREG_PRT2_PC
Voltage_Sense__0__PC2 EQU CYREG_PRT2_PC2
Voltage_Sense__0__PORT EQU 2
Voltage_Sense__0__PS EQU CYREG_PRT2_PS
Voltage_Sense__0__SHIFT EQU 3
Voltage_Sense__DR EQU CYREG_PRT2_DR
Voltage_Sense__INTCFG EQU CYREG_PRT2_INTCFG
Voltage_Sense__INTSTAT EQU CYREG_PRT2_INTSTAT
Voltage_Sense__MASK EQU 0x08
Voltage_Sense__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Voltage_Sense__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Voltage_Sense__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Voltage_Sense__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Voltage_Sense__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Voltage_Sense__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Voltage_Sense__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Voltage_Sense__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Voltage_Sense__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Voltage_Sense__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Voltage_Sense__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Voltage_Sense__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Voltage_Sense__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Voltage_Sense__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Voltage_Sense__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Voltage_Sense__PC EQU CYREG_PRT2_PC
Voltage_Sense__PC2 EQU CYREG_PRT2_PC2
Voltage_Sense__PORT EQU 2
Voltage_Sense__PS EQU CYREG_PRT2_PS
Voltage_Sense__SHIFT EQU 3

; ADC_intClock
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B00

; ADC_Bypass
ADC_Bypass__0__DM__MASK EQU 0xE00000
ADC_Bypass__0__DM__SHIFT EQU 21
ADC_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_Bypass__0__HSIOM_SHIFT EQU 28
ADC_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__0__MASK EQU 0x80
ADC_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__0__PORT EQU 1
ADC_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_Bypass__0__SHIFT EQU 7
ADC_Bypass__DR EQU CYREG_PRT1_DR
ADC_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_Bypass__MASK EQU 0x80
ADC_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_Bypass__PC EQU CYREG_PRT1_PC
ADC_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_Bypass__PORT EQU 1
ADC_Bypass__PS EQU CYREG_PRT1_PS
ADC_Bypass__SHIFT EQU 7

; disp_reset
disp_reset__0__DM__MASK EQU 0x1C0
disp_reset__0__DM__SHIFT EQU 6
disp_reset__0__DR EQU CYREG_PRT4_DR
disp_reset__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
disp_reset__0__HSIOM_MASK EQU 0x00000F00
disp_reset__0__HSIOM_SHIFT EQU 8
disp_reset__0__INTCFG EQU CYREG_PRT4_INTCFG
disp_reset__0__INTSTAT EQU CYREG_PRT4_INTSTAT
disp_reset__0__MASK EQU 0x04
disp_reset__0__PC EQU CYREG_PRT4_PC
disp_reset__0__PC2 EQU CYREG_PRT4_PC2
disp_reset__0__PORT EQU 4
disp_reset__0__PS EQU CYREG_PRT4_PS
disp_reset__0__SHIFT EQU 2
disp_reset__DR EQU CYREG_PRT4_DR
disp_reset__INTCFG EQU CYREG_PRT4_INTCFG
disp_reset__INTSTAT EQU CYREG_PRT4_INTSTAT
disp_reset__MASK EQU 0x04
disp_reset__PC EQU CYREG_PRT4_PC
disp_reset__PC2 EQU CYREG_PRT4_PC2
disp_reset__PORT EQU 4
disp_reset__PS EQU CYREG_PRT4_PS
disp_reset__SHIFT EQU 2

; QuadButton
QuadButton__0__DM__MASK EQU 0xE00
QuadButton__0__DM__SHIFT EQU 9
QuadButton__0__DR EQU CYREG_PRT4_DR
QuadButton__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
QuadButton__0__HSIOM_MASK EQU 0x0000F000
QuadButton__0__HSIOM_SHIFT EQU 12
QuadButton__0__INTCFG EQU CYREG_PRT4_INTCFG
QuadButton__0__INTSTAT EQU CYREG_PRT4_INTSTAT
QuadButton__0__MASK EQU 0x08
QuadButton__0__PC EQU CYREG_PRT4_PC
QuadButton__0__PC2 EQU CYREG_PRT4_PC2
QuadButton__0__PORT EQU 4
QuadButton__0__PS EQU CYREG_PRT4_PS
QuadButton__0__SHIFT EQU 3
QuadButton__DR EQU CYREG_PRT4_DR
QuadButton__INTCFG EQU CYREG_PRT4_INTCFG
QuadButton__INTSTAT EQU CYREG_PRT4_INTSTAT
QuadButton__MASK EQU 0x08
QuadButton__PC EQU CYREG_PRT4_PC
QuadButton__PC2 EQU CYREG_PRT4_PC2
QuadButton__PORT EQU 4
QuadButton__PS EQU CYREG_PRT4_PS
QuadButton__SHIFT EQU 3
QuadButton__SNAP EQU CYREG_PRT4_INTSTAT

; Quadrature
Quadrature__0__DM__MASK EQU 0x07
Quadrature__0__DM__SHIFT EQU 0
Quadrature__0__DR EQU CYREG_PRT0_DR
Quadrature__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Quadrature__0__HSIOM_MASK EQU 0x0000000F
Quadrature__0__HSIOM_SHIFT EQU 0
Quadrature__0__INTCFG EQU CYREG_PRT0_INTCFG
Quadrature__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Quadrature__0__MASK EQU 0x01
Quadrature__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Quadrature__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Quadrature__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Quadrature__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Quadrature__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Quadrature__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Quadrature__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Quadrature__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Quadrature__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Quadrature__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Quadrature__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Quadrature__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Quadrature__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Quadrature__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Quadrature__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Quadrature__0__PC EQU CYREG_PRT0_PC
Quadrature__0__PC2 EQU CYREG_PRT0_PC2
Quadrature__0__PORT EQU 0
Quadrature__0__PS EQU CYREG_PRT0_PS
Quadrature__0__SHIFT EQU 0
Quadrature__1__DM__MASK EQU 0x38
Quadrature__1__DM__SHIFT EQU 3
Quadrature__1__DR EQU CYREG_PRT0_DR
Quadrature__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Quadrature__1__HSIOM_MASK EQU 0x000000F0
Quadrature__1__HSIOM_SHIFT EQU 4
Quadrature__1__INTCFG EQU CYREG_PRT0_INTCFG
Quadrature__1__INTSTAT EQU CYREG_PRT0_INTSTAT
Quadrature__1__MASK EQU 0x02
Quadrature__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Quadrature__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Quadrature__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Quadrature__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Quadrature__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Quadrature__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Quadrature__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Quadrature__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Quadrature__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Quadrature__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Quadrature__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Quadrature__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Quadrature__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Quadrature__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Quadrature__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Quadrature__1__PC EQU CYREG_PRT0_PC
Quadrature__1__PC2 EQU CYREG_PRT0_PC2
Quadrature__1__PORT EQU 0
Quadrature__1__PS EQU CYREG_PRT0_PS
Quadrature__1__SHIFT EQU 1
Quadrature__DR EQU CYREG_PRT0_DR
Quadrature__INTCFG EQU CYREG_PRT0_INTCFG
Quadrature__INTSTAT EQU CYREG_PRT0_INTSTAT
Quadrature__MASK EQU 0x03
Quadrature__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Quadrature__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Quadrature__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Quadrature__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Quadrature__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Quadrature__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Quadrature__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Quadrature__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Quadrature__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Quadrature__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Quadrature__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Quadrature__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Quadrature__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Quadrature__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Quadrature__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Quadrature__PC EQU CYREG_PRT0_PC
Quadrature__PC2 EQU CYREG_PRT0_PC2
Quadrature__PORT EQU 0
Quadrature__PS EQU CYREG_PRT0_PS
Quadrature__SHIFT EQU 0
Quadrature__SNAP EQU CYREG_PRT0_INTSTAT

; UART_Clock
UART_Clock__DIVIDER_MASK EQU 0x0000FFFF
UART_Clock__ENABLE EQU CYREG_CLK_DIVIDER_FRAC_A00
UART_Clock__ENABLE_MASK EQU 0x80000000
UART_Clock__FRAC_MASK EQU 0x001F0000
UART_Clock__MASK EQU 0x80000000
UART_Clock__REGISTER EQU CYREG_CLK_DIVIDER_FRAC_A00

; Backlight
Backlight__0__DM__MASK EQU 0xE00000
Backlight__0__DM__SHIFT EQU 21
Backlight__0__DR EQU CYREG_PRT0_DR
Backlight__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Backlight__0__HSIOM_MASK EQU 0xF0000000
Backlight__0__HSIOM_SHIFT EQU 28
Backlight__0__INTCFG EQU CYREG_PRT0_INTCFG
Backlight__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Backlight__0__MASK EQU 0x80
Backlight__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Backlight__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Backlight__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Backlight__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Backlight__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Backlight__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Backlight__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Backlight__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Backlight__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Backlight__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Backlight__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Backlight__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Backlight__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Backlight__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Backlight__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Backlight__0__PC EQU CYREG_PRT0_PC
Backlight__0__PC2 EQU CYREG_PRT0_PC2
Backlight__0__PORT EQU 0
Backlight__0__PS EQU CYREG_PRT0_PS
Backlight__0__SHIFT EQU 7
Backlight__DR EQU CYREG_PRT0_DR
Backlight__INTCFG EQU CYREG_PRT0_INTCFG
Backlight__INTSTAT EQU CYREG_PRT0_INTSTAT
Backlight__MASK EQU 0x80
Backlight__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Backlight__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Backlight__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Backlight__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Backlight__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Backlight__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Backlight__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Backlight__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Backlight__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Backlight__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Backlight__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Backlight__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Backlight__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Backlight__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Backlight__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Backlight__PC EQU CYREG_PRT0_PC
Backlight__PC2 EQU CYREG_PRT0_PC2
Backlight__PORT EQU 0
Backlight__PS EQU CYREG_PRT0_PS
Backlight__SHIFT EQU 7

; disp_mosi
disp_mosi__0__DM__MASK EQU 0x1C0000
disp_mosi__0__DM__SHIFT EQU 18
disp_mosi__0__DR EQU CYREG_PRT0_DR
disp_mosi__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
disp_mosi__0__HSIOM_MASK EQU 0x0F000000
disp_mosi__0__HSIOM_SHIFT EQU 24
disp_mosi__0__INTCFG EQU CYREG_PRT0_INTCFG
disp_mosi__0__INTSTAT EQU CYREG_PRT0_INTSTAT
disp_mosi__0__MASK EQU 0x40
disp_mosi__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
disp_mosi__0__OUT_SEL_SHIFT EQU 12
disp_mosi__0__OUT_SEL_VAL EQU 2
disp_mosi__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
disp_mosi__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
disp_mosi__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
disp_mosi__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
disp_mosi__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
disp_mosi__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
disp_mosi__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
disp_mosi__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
disp_mosi__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
disp_mosi__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
disp_mosi__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
disp_mosi__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
disp_mosi__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
disp_mosi__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
disp_mosi__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
disp_mosi__0__PC EQU CYREG_PRT0_PC
disp_mosi__0__PC2 EQU CYREG_PRT0_PC2
disp_mosi__0__PORT EQU 0
disp_mosi__0__PS EQU CYREG_PRT0_PS
disp_mosi__0__SHIFT EQU 6
disp_mosi__DR EQU CYREG_PRT0_DR
disp_mosi__INTCFG EQU CYREG_PRT0_INTCFG
disp_mosi__INTSTAT EQU CYREG_PRT0_INTSTAT
disp_mosi__MASK EQU 0x40
disp_mosi__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
disp_mosi__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
disp_mosi__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
disp_mosi__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
disp_mosi__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
disp_mosi__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
disp_mosi__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
disp_mosi__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
disp_mosi__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
disp_mosi__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
disp_mosi__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
disp_mosi__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
disp_mosi__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
disp_mosi__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
disp_mosi__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
disp_mosi__PC EQU CYREG_PRT0_PC
disp_mosi__PC2 EQU CYREG_PRT0_PC2
disp_mosi__PORT EQU 0
disp_mosi__PS EQU CYREG_PRT0_PS
disp_mosi__SHIFT EQU 6

; disp_sclk
disp_sclk__0__DM__MASK EQU 0xE00
disp_sclk__0__DM__SHIFT EQU 9
disp_sclk__0__DR EQU CYREG_PRT0_DR
disp_sclk__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
disp_sclk__0__HSIOM_MASK EQU 0x0000F000
disp_sclk__0__HSIOM_SHIFT EQU 12
disp_sclk__0__INTCFG EQU CYREG_PRT0_INTCFG
disp_sclk__0__INTSTAT EQU CYREG_PRT0_INTSTAT
disp_sclk__0__MASK EQU 0x08
disp_sclk__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
disp_sclk__0__OUT_SEL_SHIFT EQU 6
disp_sclk__0__OUT_SEL_VAL EQU 1
disp_sclk__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
disp_sclk__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
disp_sclk__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
disp_sclk__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
disp_sclk__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
disp_sclk__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
disp_sclk__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
disp_sclk__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
disp_sclk__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
disp_sclk__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
disp_sclk__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
disp_sclk__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
disp_sclk__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
disp_sclk__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
disp_sclk__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
disp_sclk__0__PC EQU CYREG_PRT0_PC
disp_sclk__0__PC2 EQU CYREG_PRT0_PC2
disp_sclk__0__PORT EQU 0
disp_sclk__0__PS EQU CYREG_PRT0_PS
disp_sclk__0__SHIFT EQU 3
disp_sclk__DR EQU CYREG_PRT0_DR
disp_sclk__INTCFG EQU CYREG_PRT0_INTCFG
disp_sclk__INTSTAT EQU CYREG_PRT0_INTSTAT
disp_sclk__MASK EQU 0x08
disp_sclk__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
disp_sclk__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
disp_sclk__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
disp_sclk__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
disp_sclk__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
disp_sclk__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
disp_sclk__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
disp_sclk__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
disp_sclk__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
disp_sclk__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
disp_sclk__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
disp_sclk__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
disp_sclk__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
disp_sclk__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
disp_sclk__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
disp_sclk__PC EQU CYREG_PRT0_PC
disp_sclk__PC2 EQU CYREG_PRT0_PC2
disp_sclk__PORT EQU 0
disp_sclk__PS EQU CYREG_PRT0_PS
disp_sclk__SHIFT EQU 3

; Idac_High
Idac_High__0__DM__MASK EQU 0x38
Idac_High__0__DM__SHIFT EQU 3
Idac_High__0__DR EQU CYREG_PRT3_DR
Idac_High__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Idac_High__0__HSIOM_MASK EQU 0x000000F0
Idac_High__0__HSIOM_SHIFT EQU 4
Idac_High__0__INTCFG EQU CYREG_PRT3_INTCFG
Idac_High__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Idac_High__0__MASK EQU 0x02
Idac_High__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Idac_High__0__OUT_SEL_SHIFT EQU 2
Idac_High__0__OUT_SEL_VAL EQU 1
Idac_High__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Idac_High__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Idac_High__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Idac_High__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Idac_High__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Idac_High__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Idac_High__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Idac_High__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Idac_High__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Idac_High__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Idac_High__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Idac_High__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Idac_High__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Idac_High__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Idac_High__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Idac_High__0__PC EQU CYREG_PRT3_PC
Idac_High__0__PC2 EQU CYREG_PRT3_PC2
Idac_High__0__PORT EQU 3
Idac_High__0__PS EQU CYREG_PRT3_PS
Idac_High__0__SHIFT EQU 1
Idac_High__DR EQU CYREG_PRT3_DR
Idac_High__INTCFG EQU CYREG_PRT3_INTCFG
Idac_High__INTSTAT EQU CYREG_PRT3_INTSTAT
Idac_High__MASK EQU 0x02
Idac_High__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Idac_High__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Idac_High__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Idac_High__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Idac_High__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Idac_High__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Idac_High__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Idac_High__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Idac_High__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Idac_High__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Idac_High__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Idac_High__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Idac_High__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Idac_High__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Idac_High__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Idac_High__PC EQU CYREG_PRT3_PC
Idac_High__PC2 EQU CYREG_PRT3_PC2
Idac_High__PORT EQU 3
Idac_High__PS EQU CYREG_PRT3_PS
Idac_High__SHIFT EQU 1

; opamp_neg
opamp_neg__0__DM__MASK EQU 0x38
opamp_neg__0__DM__SHIFT EQU 3
opamp_neg__0__DR EQU CYREG_PRT1_DR
opamp_neg__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
opamp_neg__0__HSIOM_MASK EQU 0x000000F0
opamp_neg__0__HSIOM_SHIFT EQU 4
opamp_neg__0__INTCFG EQU CYREG_PRT1_INTCFG
opamp_neg__0__INTSTAT EQU CYREG_PRT1_INTSTAT
opamp_neg__0__MASK EQU 0x02
opamp_neg__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
opamp_neg__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
opamp_neg__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
opamp_neg__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
opamp_neg__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
opamp_neg__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
opamp_neg__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
opamp_neg__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
opamp_neg__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
opamp_neg__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
opamp_neg__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
opamp_neg__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
opamp_neg__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
opamp_neg__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
opamp_neg__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
opamp_neg__0__PC EQU CYREG_PRT1_PC
opamp_neg__0__PC2 EQU CYREG_PRT1_PC2
opamp_neg__0__PORT EQU 1
opamp_neg__0__PS EQU CYREG_PRT1_PS
opamp_neg__0__SHIFT EQU 1
opamp_neg__DR EQU CYREG_PRT1_DR
opamp_neg__INTCFG EQU CYREG_PRT1_INTCFG
opamp_neg__INTSTAT EQU CYREG_PRT1_INTSTAT
opamp_neg__MASK EQU 0x02
opamp_neg__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
opamp_neg__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
opamp_neg__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
opamp_neg__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
opamp_neg__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
opamp_neg__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
opamp_neg__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
opamp_neg__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
opamp_neg__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
opamp_neg__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
opamp_neg__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
opamp_neg__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
opamp_neg__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
opamp_neg__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
opamp_neg__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
opamp_neg__PC EQU CYREG_PRT1_PC
opamp_neg__PC2 EQU CYREG_PRT1_PC2
opamp_neg__PORT EQU 1
opamp_neg__PS EQU CYREG_PRT1_PS
opamp_neg__SHIFT EQU 1

; Opamp_Out
Opamp_Out__0__DM__MASK EQU 0x1C0
Opamp_Out__0__DM__SHIFT EQU 6
Opamp_Out__0__DR EQU CYREG_PRT1_DR
Opamp_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Opamp_Out__0__HSIOM_MASK EQU 0x00000F00
Opamp_Out__0__HSIOM_SHIFT EQU 8
Opamp_Out__0__INTCFG EQU CYREG_PRT1_INTCFG
Opamp_Out__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Opamp_Out__0__MASK EQU 0x04
Opamp_Out__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Opamp_Out__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Opamp_Out__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Opamp_Out__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Opamp_Out__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Opamp_Out__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Opamp_Out__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Opamp_Out__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Opamp_Out__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Opamp_Out__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Opamp_Out__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Opamp_Out__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Opamp_Out__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Opamp_Out__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Opamp_Out__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Opamp_Out__0__PC EQU CYREG_PRT1_PC
Opamp_Out__0__PC2 EQU CYREG_PRT1_PC2
Opamp_Out__0__PORT EQU 1
Opamp_Out__0__PS EQU CYREG_PRT1_PS
Opamp_Out__0__SHIFT EQU 2
Opamp_Out__DR EQU CYREG_PRT1_DR
Opamp_Out__INTCFG EQU CYREG_PRT1_INTCFG
Opamp_Out__INTSTAT EQU CYREG_PRT1_INTSTAT
Opamp_Out__MASK EQU 0x04
Opamp_Out__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Opamp_Out__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Opamp_Out__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Opamp_Out__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Opamp_Out__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Opamp_Out__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Opamp_Out__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Opamp_Out__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Opamp_Out__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Opamp_Out__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Opamp_Out__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Opamp_Out__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Opamp_Out__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Opamp_Out__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Opamp_Out__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Opamp_Out__PC EQU CYREG_PRT1_PC
Opamp_Out__PC2 EQU CYREG_PRT1_PC2
Opamp_Out__PORT EQU 1
Opamp_Out__PS EQU CYREG_PRT1_PS
Opamp_Out__SHIFT EQU 2

; Idac_Low
Idac_Low__0__DM__MASK EQU 0xE00000
Idac_Low__0__DM__SHIFT EQU 21
Idac_Low__0__DR EQU CYREG_PRT2_DR
Idac_Low__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Idac_Low__0__HSIOM_MASK EQU 0xF0000000
Idac_Low__0__HSIOM_SHIFT EQU 28
Idac_Low__0__INTCFG EQU CYREG_PRT2_INTCFG
Idac_Low__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Idac_Low__0__MASK EQU 0x80
Idac_Low__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Idac_Low__0__OUT_SEL_SHIFT EQU 14
Idac_Low__0__OUT_SEL_VAL EQU 2
Idac_Low__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Idac_Low__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Idac_Low__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Idac_Low__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Idac_Low__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Idac_Low__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Idac_Low__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Idac_Low__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Idac_Low__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Idac_Low__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Idac_Low__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Idac_Low__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Idac_Low__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Idac_Low__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Idac_Low__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Idac_Low__0__PC EQU CYREG_PRT2_PC
Idac_Low__0__PC2 EQU CYREG_PRT2_PC2
Idac_Low__0__PORT EQU 2
Idac_Low__0__PS EQU CYREG_PRT2_PS
Idac_Low__0__SHIFT EQU 7
Idac_Low__DR EQU CYREG_PRT2_DR
Idac_Low__INTCFG EQU CYREG_PRT2_INTCFG
Idac_Low__INTSTAT EQU CYREG_PRT2_INTSTAT
Idac_Low__MASK EQU 0x80
Idac_Low__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Idac_Low__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Idac_Low__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Idac_Low__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Idac_Low__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Idac_Low__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Idac_Low__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Idac_Low__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Idac_Low__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Idac_Low__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Idac_Low__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Idac_Low__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Idac_Low__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Idac_Low__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Idac_Low__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Idac_Low__PC EQU CYREG_PRT2_PC
Idac_Low__PC2 EQU CYREG_PRT2_PC2
Idac_Low__PORT EQU 2
Idac_Low__PS EQU CYREG_PRT2_PS
Idac_Low__SHIFT EQU 7

; UART_ISR
UART_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_ISR__INTC_MASK EQU 0x400
UART_ISR__INTC_NUMBER EQU 10
UART_ISR__INTC_PRIOR_MASK EQU 0xC00000
UART_ISR__INTC_PRIOR_NUM EQU 3
UART_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; UART_SCB
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Clock_2
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_B01
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_B01

; Clock_3
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_A00

; disp_ss
disp_ss__0__DM__MASK EQU 0x1C0
disp_ss__0__DM__SHIFT EQU 6
disp_ss__0__DR EQU CYREG_PRT0_DR
disp_ss__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
disp_ss__0__HSIOM_MASK EQU 0x00000F00
disp_ss__0__HSIOM_SHIFT EQU 8
disp_ss__0__INTCFG EQU CYREG_PRT0_INTCFG
disp_ss__0__INTSTAT EQU CYREG_PRT0_INTSTAT
disp_ss__0__MASK EQU 0x04
disp_ss__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
disp_ss__0__OUT_SEL_SHIFT EQU 4
disp_ss__0__OUT_SEL_VAL EQU 0
disp_ss__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
disp_ss__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
disp_ss__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
disp_ss__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
disp_ss__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
disp_ss__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
disp_ss__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
disp_ss__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
disp_ss__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
disp_ss__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
disp_ss__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
disp_ss__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
disp_ss__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
disp_ss__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
disp_ss__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
disp_ss__0__PC EQU CYREG_PRT0_PC
disp_ss__0__PC2 EQU CYREG_PRT0_PC2
disp_ss__0__PORT EQU 0
disp_ss__0__PS EQU CYREG_PRT0_PS
disp_ss__0__SHIFT EQU 2
disp_ss__DR EQU CYREG_PRT0_DR
disp_ss__INTCFG EQU CYREG_PRT0_INTCFG
disp_ss__INTSTAT EQU CYREG_PRT0_INTSTAT
disp_ss__MASK EQU 0x04
disp_ss__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
disp_ss__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
disp_ss__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
disp_ss__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
disp_ss__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
disp_ss__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
disp_ss__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
disp_ss__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
disp_ss__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
disp_ss__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
disp_ss__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
disp_ss__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
disp_ss__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
disp_ss__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
disp_ss__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
disp_ss__PC EQU CYREG_PRT0_PC
disp_ss__PC2 EQU CYREG_PRT0_PC2
disp_ss__PORT EQU 0
disp_ss__PS EQU CYREG_PRT0_PS
disp_ss__SHIFT EQU 2

; UART_rx
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0

; UART_tx
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04A61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x000
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0xFF
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
