// Seed: 39142623
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_4 | id_1;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri   id_1,
    output uwire id_2
    , id_6,
    output uwire id_3,
    output tri1  id_4
);
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6, id_6
  );
endmodule
