read -sv run_verilog_mid/adder_32b_9_99_0df48bb0c60ed891ebe26666449e9afd.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_99_0df48bb0c60ed891ebe26666449e9afd_yosys.v
