Archive Project report for Fpga
Fri Oct 17 08:59:46 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Archive Project Summary
  3. Archive Project Messages
  4. Files Archived



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------+
; Archive Project Summary                                        ;
+------------------------+---------------------------------------+
; Archive Project Status ; Successful - Fri Oct 17 08:59:46 2014 ;
; Revision Name          ; Fpga                                  ;
; Top-level Entity Name  ; Fpga                                  ;
; Family                 ; Arria GX                              ;
+------------------------+---------------------------------------+


+--------------------------+
; Archive Project Messages ;
+--------------------------+
Info: File Set 'Source control' contains:
    Info: Project source and settings files
    Info: Automatically detected source files
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated archive 'C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd4/Fpga4_Mpd4.qar'
Info: ----------------------------------------------------------
Info: ----------------------------------------------------------
Info: Generated report 'Fpga.archive.rpt'
Info (23030): Evaluation of Tcl script c:/programs/altera/13.0sp1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus II 64-Bit Shell was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 431 megabytes
    Info: Processing ended: Fri Oct 17 08:59:46 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------------------------------------------------------------+
; Files Archived                                                                                 ;
+------------------------------------------------------------------------------------------------+
; File Name                                                                                      ;
+------------------------------------------------------------------------------------------------+
; ../Mpd_Common/AdcConfig.v                                                                      ;
; ../Mpd_Common/AdcDeser.v                                                                       ;
; ../Mpd_Common/AdcHisto.v                                                                       ;
; ../Mpd_Common/Adder12.bsf                                                                      ;
; ../Mpd_Common/Adder12.qip                                                                      ;
; ../Mpd_Common/Adder12.v                                                                        ;
; ../Mpd_Common/Adder12_bb.v                                                                     ;
; ../Mpd_Common/ApvDataFifo_1024x12.bsf                                                          ;
; ../Mpd_Common/ApvDataFifo_1024x12.qip                                                          ;
; ../Mpd_Common/ApvDataFifo_1024x12.v                                                            ;
; ../Mpd_Common/ApvDataFifo_1024x12_bb.v                                                         ;
; ../Mpd_Common/ApvDataFifo_1024x13.bsf                                                          ;
; ../Mpd_Common/ApvDataFifo_1024x13.qip                                                          ;
; ../Mpd_Common/ApvDataFifo_1024x13.v                                                            ;
; ../Mpd_Common/ApvDataFifo_1024x13_bb.v                                                         ;
; ../Mpd_Common/ApvDataFifo_2048x12.bsf                                                          ;
; ../Mpd_Common/ApvDataFifo_2048x12.qip                                                          ;
; ../Mpd_Common/ApvDataFifo_2048x12.v                                                            ;
; ../Mpd_Common/ApvDataFifo_2048x12_bb.v                                                         ;
; ../Mpd_Common/ApvReadout.v                                                                     ;
; ../Mpd_Common/ChannelProcessor.v                                                               ;
; ../Mpd_Common/DcFifo_32x12.bsf                                                                 ;
; ../Mpd_Common/DcFifo_32x12.qip                                                                 ;
; ../Mpd_Common/DcFifo_32x12.v                                                                   ;
; ../Mpd_Common/DcFifo_32x12_bb.v                                                                ;
; ../Mpd_Common/DdrIn.bsf                                                                        ;
; ../Mpd_Common/DdrIn.ppf                                                                        ;
; ../Mpd_Common/DdrIn.qip                                                                        ;
; ../Mpd_Common/DdrIn.v                                                                          ;
; ../Mpd_Common/DdrIn_bb.v                                                                       ;
; ../Mpd_Common/DpRam128x12.bsf                                                                  ;
; ../Mpd_Common/DpRam128x12.qip                                                                  ;
; ../Mpd_Common/DpRam128x12.v                                                                    ;
; ../Mpd_Common/DpRam128x12_bb.v                                                                 ;
; ../Mpd_Common/EventBuilder.v                                                                   ;
; ../Mpd_Common/Fifo_16x20.v                                                                     ;
; ../Mpd_Common/Fifo_16x24.bsf                                                                   ;
; ../Mpd_Common/Fifo_16x24.qip                                                                   ;
; ../Mpd_Common/Fifo_16x24.v                                                                     ;
; ../Mpd_Common/Fifo_16x24_bb.v                                                                  ;
; ../Mpd_Common/Fifo_16x48.bsf                                                                   ;
; ../Mpd_Common/Fifo_16x48.qip                                                                   ;
; ../Mpd_Common/Fifo_16x48.v                                                                     ;
; ../Mpd_Common/Fifo_16x48_bb.v                                                                  ;
; ../Mpd_Common/Fifo_256x13.bsf                                                                  ;
; ../Mpd_Common/Fifo_256x13.qip                                                                  ;
; ../Mpd_Common/Fifo_256x13.v                                                                    ;
; ../Mpd_Common/Fifo_256x13_bb.v                                                                 ;
; ../Mpd_Common/Fifo_2048x21.bsf                                                                 ;
; ../Mpd_Common/Fifo_2048x21.qip                                                                 ;
; ../Mpd_Common/Fifo_2048x21.v                                                                   ;
; ../Mpd_Common/Fifo_2048x21_bb.v                                                                ;
; ../Mpd_Common/Fifo_2048x24.bsf                                                                 ;
; ../Mpd_Common/Fifo_2048x24.qip                                                                 ;
; ../Mpd_Common/Fifo_2048x24.v                                                                   ;
; ../Mpd_Common/Fifo_2048x24_bb.v                                                                ;
; ../Mpd_Common/Fifo_2048x32.v                                                                   ;
; ../Mpd_Common/Fifo_8192x64.qip                                                                 ;
; ../Mpd_Common/Fifo_8192x64.v                                                                   ;
; ../Mpd_Common/Fifo_8192x64_bb.v                                                                ;
; ../Mpd_Common/Gxb.qip                                                                          ;
; ../Mpd_Common/Gxb.v                                                                            ;
; ../Mpd_Common/i2c_master_bit_ctrl.v                                                            ;
; ../Mpd_Common/i2c_master_byte_ctrl.v                                                           ;
; ../Mpd_Common/i2c_master_top.v                                                                 ;
; ../Mpd_Common/IntDivide.v                                                                      ;
; ../Mpd_Common/OneShot.v                                                                        ;
; ../Mpd_Common/SdramFifoHandler.v                                                               ;
; ../Mpd_Common/SpRam_4096x32.qip                                                                ;
; ../Mpd_Common/SpRam_4096x32.v                                                                  ;
; ../Mpd_Common/Sub13.bsf                                                                        ;
; ../Mpd_Common/Sub13.qip                                                                        ;
; ../Mpd_Common/Sub13.v                                                                          ;
; ../Mpd_Common/Sub13_bb.v                                                                       ;
; ../Mpd_Common/SyncReset.v                                                                      ;
; ../Mpd_Common/Tdc.v                                                                            ;
; ../Mpd_Common/TdcFifo_1024x8.qip                                                               ;
; ../Mpd_Common/TdcFifo_1024x8.v                                                                 ;
; ../Mpd_Common/TdcFifo_1024x8_bb.v                                                              ;
; ../Mpd_Common/TestModule.v                                                                     ;
; ../Mpd_Common/TrigGen.v                                                                        ;
; ../Mpd_Common/TrigMeas.v                                                                       ;
; ./Fpga.sdc                                                                                     ;
; ./GlobalPll.ppf                                                                                ;
; ./GlobalPll.qip                                                                                ;
; ./GlobalPll.v                                                                                  ;
; ./GlobalPll_bb.v                                                                               ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/AdcConfig.v             ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/AdcDeser.v              ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/AdcHisto.v              ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Adder12.qip             ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Adder12.v               ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/ApvDataFifo_1024x12.qip ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/ApvDataFifo_1024x12.v   ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/ApvDataFifo_1024x13.qip ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/ApvDataFifo_1024x13.v   ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/ApvDataFifo_2048x12.qip ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/ApvDataFifo_2048x12.v   ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/ApvReadout.v            ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/ChannelProcessor.v      ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/DcFifo_32x12.qip        ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/DcFifo_32x12.v          ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/DdrIn.qip               ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/DdrIn.v                 ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/DpRam128x12.qip         ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/DpRam128x12.v           ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/EventBuilder.v          ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_16x20.v            ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_16x24.qip          ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_16x24.v            ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_16x48.qip          ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_16x48.v            ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_256x13.qip         ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_256x13.v           ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_2048x21.qip        ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_2048x21.v          ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_2048x24.qip        ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_2048x24.v          ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_2048x32.v          ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_8192x64.qip        ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Fifo_8192x64.v          ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Gxb.qip                 ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Gxb.v                   ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/i2c_master_bit_ctrl.v   ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/i2c_master_byte_ctrl.v  ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/i2c_master_defines.v    ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/i2c_master_top.v        ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/IntDivide.v             ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/OneShot.v               ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/SdramFifoHandler.v      ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/SpRam_4096x32.qip       ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/SpRam_4096x32.v         ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Sub13.qip               ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Sub13.v                 ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/SyncReset.v             ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/Tdc.v                   ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/TdcFifo_1024x8.qip      ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/TdcFifo_1024x8.v        ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/TestModule.v            ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/TrigGen.v               ;
; C:/Users/musico/Documents/INFN/Jlab12/Fpga_Mpd3_Mpd4/Fpga_4/Mpd_Common/TrigMeas.v              ;
; CK40_MUX.qip                                                                                   ;
; CK40_MUX.v                                                                                     ;
; CK40_MUX_bb.v                                                                                  ;
; CompileTime.v                                                                                  ;
; Ddr2SdramIf/alt_mem_ddrx_addr_cmd.v                                                            ;
; Ddr2SdramIf/alt_mem_ddrx_addr_cmd_wrap.v                                                       ;
; Ddr2SdramIf/alt_mem_ddrx_arbiter.v                                                             ;
; Ddr2SdramIf/alt_mem_ddrx_buffer.v                                                              ;
; Ddr2SdramIf/alt_mem_ddrx_buffer_manager.v                                                      ;
; Ddr2SdramIf/alt_mem_ddrx_burst_gen.v                                                           ;
; Ddr2SdramIf/alt_mem_ddrx_burst_tracking.v                                                      ;
; Ddr2SdramIf/alt_mem_ddrx_cmd_gen.v                                                             ;
; Ddr2SdramIf/alt_mem_ddrx_controller.v                                                          ;
; Ddr2SdramIf/alt_mem_ddrx_controller_st_top.v                                                   ;
; Ddr2SdramIf/alt_mem_ddrx_csr.v                                                                 ;
; Ddr2SdramIf/alt_mem_ddrx_dataid_manager.v                                                      ;
; Ddr2SdramIf/alt_mem_ddrx_ddr2_odt_gen.v                                                        ;
; Ddr2SdramIf/alt_mem_ddrx_ddr3_odt_gen.v                                                        ;
; Ddr2SdramIf/alt_mem_ddrx_define.iv                                                             ;
; Ddr2SdramIf/alt_mem_ddrx_ecc_decoder.v                                                         ;
; Ddr2SdramIf/alt_mem_ddrx_ecc_decoder_32_syn.v                                                  ;
; Ddr2SdramIf/alt_mem_ddrx_ecc_decoder_64_syn.v                                                  ;
; Ddr2SdramIf/alt_mem_ddrx_ecc_encoder.v                                                         ;
; Ddr2SdramIf/alt_mem_ddrx_ecc_encoder_32_syn.v                                                  ;
; Ddr2SdramIf/alt_mem_ddrx_ecc_encoder_64_syn.v                                                  ;
; Ddr2SdramIf/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v                                         ;
; Ddr2SdramIf/alt_mem_ddrx_fifo.v                                                                ;
; Ddr2SdramIf/alt_mem_ddrx_input_if.v                                                            ;
; Ddr2SdramIf/alt_mem_ddrx_list.v                                                                ;
; Ddr2SdramIf/alt_mem_ddrx_lpddr2_addr_cmd.v                                                     ;
; Ddr2SdramIf/alt_mem_ddrx_mm_st_converter.v                                                     ;
; Ddr2SdramIf/alt_mem_ddrx_odt_gen.v                                                             ;
; Ddr2SdramIf/alt_mem_ddrx_rank_timer.v                                                          ;
; Ddr2SdramIf/alt_mem_ddrx_rdata_path.v                                                          ;
; Ddr2SdramIf/alt_mem_ddrx_rdwr_data_tmg.v                                                       ;
; Ddr2SdramIf/alt_mem_ddrx_sideband.v                                                            ;
; Ddr2SdramIf/alt_mem_ddrx_tbp.v                                                                 ;
; Ddr2SdramIf/alt_mem_ddrx_timing_param.v                                                        ;
; Ddr2SdramIf/alt_mem_ddrx_wdata_path.v                                                          ;
; Ddr2SdramIf/alt_mem_phy_defines.v                                                              ;
; Ddr2SdramIf/altmemphy-library/auk_ddr_hp_controller.ocp                                        ;
; Ddr2SdramIf/ddr2_high_performance_controller-library/auk_ddr_hp_controller.ocp                 ;
; Ddr2SdramIf/Ddr2SdramIf.bsf                                                                    ;
; Ddr2SdramIf/Ddr2SdramIf.html                                                                   ;
; Ddr2SdramIf/Ddr2SdramIf.qip                                                                    ;
; Ddr2SdramIf/Ddr2SdramIf.v                                                                      ;
; Ddr2SdramIf/Ddr2SdramIf_advisor.ipa                                                            ;
; Ddr2SdramIf/Ddr2SdramIf_alt_mem_ddrx_controller_top.v                                          ;
; Ddr2SdramIf/Ddr2SdramIf_bb.v                                                                   ;
; Ddr2SdramIf/Ddr2SdramIf_controller_phy.v                                                       ;
; Ddr2SdramIf/Ddr2SdramIf_ex_lfsr8.v                                                             ;
; Ddr2SdramIf/Ddr2SdramIf_example_driver.v                                                       ;
; Ddr2SdramIf/Ddr2SdramIf_example_top.sdc                                                        ;
; Ddr2SdramIf/Ddr2SdramIf_example_top.v                                                          ;
; Ddr2SdramIf/Ddr2SdramIf_phy.bsf                                                                ;
; Ddr2SdramIf/Ddr2SdramIf_phy.html                                                               ;
; Ddr2SdramIf/Ddr2SdramIf_phy.qip                                                                ;
; Ddr2SdramIf/Ddr2SdramIf_phy.v                                                                  ;
; Ddr2SdramIf/Ddr2SdramIf_phy_alt_mem_phy.v                                                      ;
; Ddr2SdramIf/Ddr2SdramIf_phy_alt_mem_phy_pll.mif                                                ;
; Ddr2SdramIf/Ddr2SdramIf_phy_alt_mem_phy_pll.qip                                                ;
; Ddr2SdramIf/Ddr2SdramIf_phy_alt_mem_phy_pll.v                                                  ;
; Ddr2SdramIf/Ddr2SdramIf_phy_alt_mem_phy_pll_bb.v                                               ;
; Ddr2SdramIf/Ddr2SdramIf_phy_alt_mem_phy_reconfig.qip                                           ;
; Ddr2SdramIf/Ddr2SdramIf_phy_alt_mem_phy_reconfig.v                                             ;
; Ddr2SdramIf/Ddr2SdramIf_phy_alt_mem_phy_reconfig_bb.v                                          ;
; Ddr2SdramIf/Ddr2SdramIf_phy_alt_mem_phy_seq.vhd                                                ;
; Ddr2SdramIf/Ddr2SdramIf_phy_alt_mem_phy_seq_wrapper.v                                          ;
; Ddr2SdramIf/Ddr2SdramIf_phy_alt_mem_phy_seq_wrapper.vo                                         ;
; Ddr2SdramIf/Ddr2SdramIf_phy_bb.v                                                               ;
; Ddr2SdramIf/Ddr2SdramIf_phy_ddr_pins.tcl                                                       ;
; Ddr2SdramIf/Ddr2SdramIf_phy_ddr_timing.sdc                                                     ;
; Ddr2SdramIf/Ddr2SdramIf_phy_report_timing.tcl                                                  ;
; Ddr2SdramIf/Ddr2SdramIf_pin_assignments.tcl                                                    ;
; Ddr2SdramIf/testbench/Ddr2SdramIf_example_top_tb.v                                             ;
; Ddr2SdramIf/testbench/Ddr2SdramIf_full_mem_model.v                                             ;
; Ddr2SdramIf/testbench/Ddr2SdramIf_mem_model.v                                                  ;
; Ddr2SdramIf_phy_autodetectedpins.tcl                                                           ;
; Fpga.qpf                                                                                       ;
; Fpga.qsf                                                                                       ;
; Fpga.sdc                                                                                       ;
; Fpga_4.v                                                                                       ;
; Fpga_assignment_defaults.qdf                                                                   ;
; GlobalPll.qip                                                                                  ;
; GlobalPll.v                                                                                    ;
; incremental_db/compiled_partitions/Fpga.db_info                                                ;
; P0CK_Pll.ppf                                                                                   ;
; P0CK_Pll.qip                                                                                   ;
; P0CK_Pll.v                                                                                     ;
; P0CK_Pll_bb.v                                                                                  ;
; SaveCompileTime.tcl                                                                            ;
; VmeSlaveIf.v                                                                                   ;
+------------------------------------------------------------------------------------------------+


