/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_xpt_xmemif.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 7:11p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:18 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_xpt_xmemif.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 7:11p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_XPT_XMEMIF_H__
#define BCHP_XPT_XMEMIF_H__

/***************************************************************************
 *XPT_XMEMIF - XPT XMEMIF Control Registers
 ***************************************************************************/
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF    0x00940100 /* SCB Write Client select register for RSBUFF */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF    0x00940104 /* SCB Write Client select register for XCBUFF */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB  0x00940108 /* SCB Write Client select register for RAVE CDB */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB  0x0094010c /* SCB Write Client select register for RAVE ITB */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG       0x00940110 /* SCB Write Client select register for MESSAGE */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF    0x00940114 /* SCB Read Client select register for RSBUFF */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_MPOD 0x00940118 /* SCB Read Client select register for RSBUFF */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE 0x0094011c /* SCB Read Client select register for XCBUFF RAVE */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0 0x00940120 /* SCB Read Client select register for XCBUFF RMX0 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1 0x00940124 /* SCB Read Client select register for XCBUFF RMX1 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG 0x00940128 /* SCB Read Client select register for XCBUFF MSG */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0       0x0094012c /* SCB Read Client select register for Playback0 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1       0x00940130 /* SCB Read Client select register for Playback1 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2       0x00940134 /* SCB Read Client select register for Playback2 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3       0x00940138 /* SCB Read Client select register for Playback3 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB4       0x0094013c /* SCB Read Client select register for Playback4 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB5       0x00940140 /* SCB Read Client select register for Playback5 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB6       0x00940144 /* SCB Read Client select register for Playback6 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB7       0x00940148 /* SCB Read Client select register for Playback7 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB8       0x0094014c /* SCB Read Client select register for Playback8 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB9       0x00940150 /* SCB Read Client select register for Playback9 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB10      0x00940154 /* SCB Read Client select register for Playback10 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB11      0x00940158 /* SCB Read Client select register for Playback11 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB12      0x0094015c /* SCB Read Client select register for Playback12 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB13      0x00940160 /* SCB Read Client select register for Playback13 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB14      0x00940164 /* SCB Read Client select register for Playback14 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB15      0x00940168 /* SCB Read Client select register for Playback15 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB16      0x0094016c /* SCB Read Client select register for Playback16 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB17      0x00940170 /* SCB Read Client select register for Playback17 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB18      0x00940174 /* SCB Read Client select register for Playback18 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB19      0x00940178 /* SCB Read Client select register for Playback19 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB20      0x0094017c /* SCB Read Client select register for Playback20 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB21      0x00940180 /* SCB Read Client select register for Playback21 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB      0x00940184 /* SCB Read Client select register for PSUB */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE          0x0094018c /* SCB Write Client Arbiter Mode Control */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE          0x00940190 /* SCB Read Client Arbiter Mode Control */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG          0x00940194 /* Interrupt Status Register */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN       0x00940198 /* Interrupt Status Enable Register */
#define BCHP_XPT_XMEMIF_SEC_REGION_LO            0x0094019c /* DRAM Secured Address Range Low */
#define BCHP_XPT_XMEMIF_SEC_REGION_HI            0x009401a0 /* DRAM Secured Address Range High */
#define BCHP_XPT_XMEMIF_WR_DEBUG                 0x009401a4 /* Debug and Test register for XMEMIF write */
#define BCHP_XPT_XMEMIF_RD_DEBUG0                0x009401a8 /* Debug and Test register for XMEMIF read */
#define BCHP_XPT_XMEMIF_RD_DEBUG1                0x009401ac /* Debug and Test register for XMEMIF read */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS     0x009401b0 /* Ready Accept Status On the Wr XMEM interface */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6 0x009401b4 /* Ready Accept Status On the RD XMEM interface for CL0_6 */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM 0x009401b8 /* Ready Accept Status on the RD XMEM interface for Playback LC to xmem */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC 0x009401bc /* Ready Accept Status On the RD XMEM interface for Playback xmem to LC */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2 0x009401c0 /* Ready Accept Status on the RD XMEM interface for Playback LC to xmem */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2 0x009401c4 /* Ready Accept Status On the RD XMEM interface for Playback xmem to LC */

/***************************************************************************
 *SCB_WR_ARB_SEL_RSBUFF - SCB Write Client select register for RSBUFF
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RSBUFF :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_reserved0_MASK       0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_reserved0_SHIFT      2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RSBUFF :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_SCB_WR_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RSBUFF_SCB_WR_CLIENT_SEL_DEFAULT 0x00000000

/***************************************************************************
 *SCB_WR_ARB_SEL_XCBUFF - SCB Write Client select register for XCBUFF
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_XCBUFF :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_reserved0_MASK       0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_reserved0_SHIFT      2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_XCBUFF :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_SCB_WR_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_XCBUFF_SCB_WR_CLIENT_SEL_DEFAULT 0x00000002

/***************************************************************************
 *SCB_WR_ARB_SEL_RAVE_CDB - SCB Write Client select register for RAVE CDB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_CDB :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_reserved0_MASK     0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_reserved0_SHIFT    2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_CDB :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_SCB_WR_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_SCB_WR_CLIENT_SEL_DEFAULT 0x00000001

/***************************************************************************
 *SCB_WR_ARB_SEL_RAVE_ITB - SCB Write Client select register for RAVE ITB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_ITB :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_reserved0_MASK     0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_reserved0_SHIFT    2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_ITB :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_SCB_WR_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_SCB_WR_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_WR_ARB_SEL_MSG - SCB Write Client select register for MESSAGE
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_MSG :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_MSG :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_SCB_WR_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_SCB_WR_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_SCB_WR_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_RSBUFF - SCB Read Client select register for RSBUFF
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_RSBUFF :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_reserved0_MASK       0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_reserved0_SHIFT      2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_RSBUFF :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_SCB_RD_CLIENT_SEL_DEFAULT 0x00000000

/***************************************************************************
 *SCB_RD_ARB_SEL_RSBUFF_MPOD - SCB Read Client select register for RSBUFF
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_RSBUFF_MPOD :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_MPOD_reserved0_MASK  0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_MPOD_reserved0_SHIFT 2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_RSBUFF_MPOD :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_MPOD_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_MPOD_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_RSBUFF_MPOD_SCB_RD_CLIENT_SEL_DEFAULT 0x00000000

/***************************************************************************
 *SCB_RD_ARB_SEL_XCBUFF_RAVE - SCB Read Client select register for XCBUFF RAVE
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RAVE :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_reserved0_MASK  0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_reserved0_SHIFT 2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RAVE :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RAVE_SCB_RD_CLIENT_SEL_DEFAULT 0x00000001

/***************************************************************************
 *SCB_RD_ARB_SEL_XCBUFF_RMX0 - SCB Read Client select register for XCBUFF RMX0
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RMX0 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_reserved0_MASK  0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_reserved0_SHIFT 2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RMX0 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX0_SCB_RD_CLIENT_SEL_DEFAULT 0x00000002

/***************************************************************************
 *SCB_RD_ARB_SEL_XCBUFF_RMX1 - SCB Read Client select register for XCBUFF RMX1
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RMX1 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_reserved0_MASK  0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_reserved0_SHIFT 2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_RMX1 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_RMX1_SCB_RD_CLIENT_SEL_DEFAULT 0x00000002

/***************************************************************************
 *SCB_RD_ARB_SEL_XCBUFF_MSG - SCB Read Client select register for XCBUFF MSG
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_MSG :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_reserved0_MASK   0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_reserved0_SHIFT  2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_XCBUFF_MSG :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_XCBUFF_MSG_SCB_RD_CLIENT_SEL_DEFAULT 0x00000002

/***************************************************************************
 *SCB_RD_ARB_SEL_PB0 - SCB Read Client select register for Playback0
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB0 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB0 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB1 - SCB Read Client select register for Playback1
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB1 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB1 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB2 - SCB Read Client select register for Playback2
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB2 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB2 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB3 - SCB Read Client select register for Playback3
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB3 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB3 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB3_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB4 - SCB Read Client select register for Playback4
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB4 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB4_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB4_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB4 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB4_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB4_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB4_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB5 - SCB Read Client select register for Playback5
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB5 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB5_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB5_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB5 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB5_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB5_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB5_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB6 - SCB Read Client select register for Playback6
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB6 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB6_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB6_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB6 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB6_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB6_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB6_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB7 - SCB Read Client select register for Playback7
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB7 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB7_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB7_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB7 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB7_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB7_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB7_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB8 - SCB Read Client select register for Playback8
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB8 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB8_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB8_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB8 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB8_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB8_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB8_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB9 - SCB Read Client select register for Playback9
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB9 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB9_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB9_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB9 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB9_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB9_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB9_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB10 - SCB Read Client select register for Playback10
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB10 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB10_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB10_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB10 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB10_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB10_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB10_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB11 - SCB Read Client select register for Playback11
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB11 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB11_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB11_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB11 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB11_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB11_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB11_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB12 - SCB Read Client select register for Playback12
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB12 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB12_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB12_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB12 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB12_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB12_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB12_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB13 - SCB Read Client select register for Playback13
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB13 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB13_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB13_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB13 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB13_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB13_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB13_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB14 - SCB Read Client select register for Playback14
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB14 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB14_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB14_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB14 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB14_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB14_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB14_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB15 - SCB Read Client select register for Playback15
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB15 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB15_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB15_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB15 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB15_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB15_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB15_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB16 - SCB Read Client select register for Playback16
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB16 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB16_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB16_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB16 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB16_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB16_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB16_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB17 - SCB Read Client select register for Playback17
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB17 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB17_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB17_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB17 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB17_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB17_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB17_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB18 - SCB Read Client select register for Playback18
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB18 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB18_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB18_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB18 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB18_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB18_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB18_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB19 - SCB Read Client select register for Playback19
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB19 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB19_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB19_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB19 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB19_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB19_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB19_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB20 - SCB Read Client select register for Playback20
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB20 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB20_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB20_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB20 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB20_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB20_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB20_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PB21 - SCB Read Client select register for Playback21
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB21 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB21_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB21_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB21 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB21_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB21_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB21_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_RD_ARB_SEL_PSUB - SCB Read Client select register for PSUB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PSUB :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PSUB :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_SCB_RD_CLIENT_SEL_DEFAULT 0x00000003

/***************************************************************************
 *SCB_WR_ARB_MODE - SCB Write Client Arbiter Mode Control
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved0 [31:26] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved0_MASK             0xfc000000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved0_SHIFT            26

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_3_ARB_MODE [25:24] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_3_ARB_MODE_MASK     0x03000000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_3_ARB_MODE_SHIFT    24
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_3_ARB_MODE_DEFAULT  0x00000000

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved1 [23:18] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved1_MASK             0x00fc0000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved1_SHIFT            18

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_2_ARB_MODE [17:16] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_2_ARB_MODE_MASK     0x00030000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_2_ARB_MODE_SHIFT    16
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_2_ARB_MODE_DEFAULT  0x00000000

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved2 [15:10] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved2_MASK             0x0000fc00
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved2_SHIFT            10

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_1_ARB_MODE [09:08] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_1_ARB_MODE_MASK     0x00000300
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_1_ARB_MODE_SHIFT    8
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_1_ARB_MODE_DEFAULT  0x00000000

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved3 [07:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved3_MASK             0x000000fc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved3_SHIFT            2

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_0_ARB_MODE [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_MASK     0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_SHIFT    0
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_DEFAULT  0x00000000

/***************************************************************************
 *SCB_RD_ARB_MODE - SCB Read Client Arbiter Mode Control
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved0 [31:26] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved0_MASK             0xfc000000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved0_SHIFT            26

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_3_ARB_MODE [25:24] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_3_ARB_MODE_MASK     0x03000000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_3_ARB_MODE_SHIFT    24
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_3_ARB_MODE_DEFAULT  0x00000000

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved1 [23:18] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved1_MASK             0x00fc0000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved1_SHIFT            18

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_2_ARB_MODE [17:16] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_2_ARB_MODE_MASK     0x00030000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_2_ARB_MODE_SHIFT    16
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_2_ARB_MODE_DEFAULT  0x00000000

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved2 [15:10] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved2_MASK             0x0000fc00
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved2_SHIFT            10

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_1_ARB_MODE [09:08] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_1_ARB_MODE_MASK     0x00000300
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_1_ARB_MODE_SHIFT    8
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_1_ARB_MODE_DEFAULT  0x00000000

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved3 [07:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved3_MASK             0x000000fc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved3_SHIFT            2

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_0_ARB_MODE [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_MASK     0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_SHIFT    0
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_DEFAULT  0x00000000

/***************************************************************************
 *INTR_STATUS_REG - Interrupt Status Register
 ***************************************************************************/
/* XPT_XMEMIF :: INTR_STATUS_REG :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_reserved0_MASK             0xfffffffc
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_reserved0_SHIFT            2

/* XPT_XMEMIF :: INTR_STATUS_REG :: XMEMIF_WRITE_ERROR [01:01] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_MASK    0x00000002
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_SHIFT   1
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_DEFAULT 0x00000000

/* XPT_XMEMIF :: INTR_STATUS_REG :: XMEMIF_READ_ERROR [00:00] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_MASK     0x00000001
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_SHIFT    0
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_DEFAULT  0x00000000

/***************************************************************************
 *INTR_STATUS_REG_EN - Interrupt Status Enable Register
 ***************************************************************************/
/* XPT_XMEMIF :: INTR_STATUS_REG_EN :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_reserved0_SHIFT         2

/* XPT_XMEMIF :: INTR_STATUS_REG_EN :: INTR_STATUS_REG_EN [01:00] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_MASK 0x00000003
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_SHIFT 0
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_DEFAULT 0x00000000

/***************************************************************************
 *SEC_REGION_LO - DRAM Secured Address Range Low
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION_LO :: SEC_REGION_LO [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_SEC_REGION_LO_MASK           0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_SEC_REGION_LO_SHIFT          8

/* XPT_XMEMIF :: SEC_REGION_LO :: reserved0 [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_reserved0_MASK               0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_reserved0_SHIFT              0

/***************************************************************************
 *SEC_REGION_HI - DRAM Secured Address Range High
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION_HI :: SEC_REGION_HI [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_SEC_REGION_HI_MASK           0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_SEC_REGION_HI_SHIFT          8

/* XPT_XMEMIF :: SEC_REGION_HI :: reserved0 [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_reserved0_MASK               0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_reserved0_SHIFT              0

/***************************************************************************
 *WR_DEBUG - Debug and Test register for XMEMIF write
 ***************************************************************************/
/* XPT_XMEMIF :: WR_DEBUG :: reserved0 [31:21] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved0_MASK                    0xffe00000
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved0_SHIFT                   21

/* XPT_XMEMIF :: WR_DEBUG :: WR_LCIF_DATA_RDY [20:16] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_MASK             0x001f0000
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_SHIFT            16
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_DEFAULT          0x00000000

/* XPT_XMEMIF :: WR_DEBUG :: reserved1 [15:05] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved1_MASK                    0x0000ffe0
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved1_SHIFT                   5

/* XPT_XMEMIF :: WR_DEBUG :: WR_LCIF_ERROR [04:00] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_MASK                0x0000001f
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_SHIFT               0
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_DEFAULT             0x00000000

/***************************************************************************
 *RD_DEBUG0 - Debug and Test register for XMEMIF read
 ***************************************************************************/
/* XPT_XMEMIF :: RD_DEBUG0 :: reserved0 [31:29] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_reserved0_MASK                   0xe0000000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_reserved0_SHIFT                  29

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR28 [28:28] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR28_MASK             0x10000000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR28_SHIFT            28
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR28_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR27 [27:27] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR27_MASK             0x08000000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR27_SHIFT            27
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR27_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR26 [26:26] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR26_MASK             0x04000000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR26_SHIFT            26
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR26_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR25 [25:25] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR25_MASK             0x02000000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR25_SHIFT            25
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR25_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR24 [24:24] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR24_MASK             0x01000000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR24_SHIFT            24
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR24_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR23 [23:23] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR23_MASK             0x00800000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR23_SHIFT            23
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR23_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR22 [22:22] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR22_MASK             0x00400000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR22_SHIFT            22
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR22_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR21 [21:21] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR21_MASK             0x00200000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR21_SHIFT            21
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR21_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR20 [20:20] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR20_MASK             0x00100000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR20_SHIFT            20
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR20_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR19 [19:19] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR19_MASK             0x00080000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR19_SHIFT            19
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR19_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR18 [18:18] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR18_MASK             0x00040000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR18_SHIFT            18
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR18_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR17 [17:17] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR17_MASK             0x00020000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR17_SHIFT            17
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR17_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR16 [16:16] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR16_MASK             0x00010000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR16_SHIFT            16
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR16_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR15 [15:15] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR15_MASK             0x00008000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR15_SHIFT            15
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR15_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR14 [14:14] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR14_MASK             0x00004000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR14_SHIFT            14
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR14_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR13 [13:13] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR13_MASK             0x00002000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR13_SHIFT            13
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR13_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR12 [12:12] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR12_MASK             0x00001000
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR12_SHIFT            12
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR12_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR11 [11:11] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR11_MASK             0x00000800
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR11_SHIFT            11
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR11_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR10 [10:10] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR10_MASK             0x00000400
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR10_SHIFT            10
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR10_DEFAULT          0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR9 [09:09] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR9_MASK              0x00000200
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR9_SHIFT             9
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR9_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR8 [08:08] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR8_MASK              0x00000100
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR8_SHIFT             8
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR8_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR7 [07:07] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR7_MASK              0x00000080
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR7_SHIFT             7
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR7_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR6 [06:06] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR6_MASK              0x00000040
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR6_SHIFT             6
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR6_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR5 [05:05] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR5_MASK              0x00000020
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR5_SHIFT             5
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR5_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR4 [04:04] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR4_MASK              0x00000010
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR4_SHIFT             4
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR4_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR3 [03:03] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR3_MASK              0x00000008
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR3_SHIFT             3
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR3_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR2 [02:02] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR2_MASK              0x00000004
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR2_SHIFT             2
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR2_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR1 [01:01] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR1_MASK              0x00000002
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR1_SHIFT             1
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR1_DEFAULT           0x00000000

/* XPT_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR0 [00:00] */
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR0_MASK              0x00000001
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR0_SHIFT             0
#define BCHP_XPT_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR0_DEFAULT           0x00000000

/***************************************************************************
 *RD_DEBUG1 - Debug and Test register for XMEMIF read
 ***************************************************************************/
/* XPT_XMEMIF :: RD_DEBUG1 :: reserved0 [31:29] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_reserved0_MASK                   0xe0000000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_reserved0_SHIFT                  29

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY28 [28:28] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY28_MASK          0x10000000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY28_SHIFT         28
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY28_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY27 [27:27] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY27_MASK          0x08000000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY27_SHIFT         27
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY27_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY26 [26:26] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY26_MASK          0x04000000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY26_SHIFT         26
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY26_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY25 [25:25] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY25_MASK          0x02000000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY25_SHIFT         25
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY25_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY24 [24:24] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY24_MASK          0x01000000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY24_SHIFT         24
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY24_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY23 [23:23] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY23_MASK          0x00800000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY23_SHIFT         23
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY23_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY22 [22:22] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY22_MASK          0x00400000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY22_SHIFT         22
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY22_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY21 [21:21] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY21_MASK          0x00200000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY21_SHIFT         21
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY21_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY20 [20:20] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY20_MASK          0x00100000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY20_SHIFT         20
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY20_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY19 [19:19] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY19_MASK          0x00080000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY19_SHIFT         19
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY19_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY18 [18:18] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY18_MASK          0x00040000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY18_SHIFT         18
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY18_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY17 [17:17] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY17_MASK          0x00020000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY17_SHIFT         17
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY17_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY16 [16:16] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY16_MASK          0x00010000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY16_SHIFT         16
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY16_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY15 [15:15] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY15_MASK          0x00008000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY15_SHIFT         15
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY15_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY14 [14:14] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY14_MASK          0x00004000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY14_SHIFT         14
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY14_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY13 [13:13] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY13_MASK          0x00002000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY13_SHIFT         13
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY13_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY12 [12:12] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY12_MASK          0x00001000
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY12_SHIFT         12
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY12_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY11 [11:11] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY11_MASK          0x00000800
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY11_SHIFT         11
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY11_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY10 [10:10] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY10_MASK          0x00000400
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY10_SHIFT         10
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY10_DEFAULT       0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY9 [09:09] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY9_MASK           0x00000200
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY9_SHIFT          9
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY9_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY8 [08:08] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY8_MASK           0x00000100
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY8_SHIFT          8
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY8_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY7 [07:07] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY7_MASK           0x00000080
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY7_SHIFT          7
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY7_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY6 [06:06] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY6_MASK           0x00000040
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY6_SHIFT          6
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY6_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY5 [05:05] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY5_MASK           0x00000020
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY5_SHIFT          5
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY5_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY4 [04:04] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY4_MASK           0x00000010
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY4_SHIFT          4
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY4_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY3 [03:03] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY3_MASK           0x00000008
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY3_SHIFT          3
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY3_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY2 [02:02] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY2_MASK           0x00000004
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY2_SHIFT          2
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY2_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY1 [01:01] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY1_MASK           0x00000002
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY1_SHIFT          1
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY1_DEFAULT        0x00000000

/* XPT_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY0 [00:00] */
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY0_MASK           0x00000001
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY0_SHIFT          0
#define BCHP_XPT_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY0_DEFAULT        0x00000000

/***************************************************************************
 *WR_RDY_ACCEPT_STATUS - Ready Accept Status On the Wr XMEM interface
 ***************************************************************************/
/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: reserved0 [31:20] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved0_MASK        0xfff00000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved0_SHIFT       20

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL0 [19:19] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL0_MASK       0x00080000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL0_SHIFT      19

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL1 [18:18] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL1_MASK       0x00040000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL1_SHIFT      18

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL2 [17:17] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL2_MASK       0x00020000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL2_SHIFT      17

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL3 [16:16] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL3_MASK       0x00010000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL3_SHIFT      16

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL4 [15:15] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL4_MASK       0x00008000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL4_SHIFT      15

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL0 [14:14] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL0_MASK      0x00004000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL0_SHIFT     14

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL1 [13:13] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL1_MASK      0x00002000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL1_SHIFT     13

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL2 [12:12] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL2_MASK      0x00001000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL2_SHIFT     12

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL3 [11:11] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL3_MASK      0x00000800
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL3_SHIFT     11

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL4 [10:10] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL4_MASK      0x00000400
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL4_SHIFT     10

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL0 [09:09] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL0_MASK   0x00000200
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL0_SHIFT  9

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL1 [08:08] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL1_MASK   0x00000100
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL1_SHIFT  8

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL2 [07:07] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL2_MASK   0x00000080
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL2_SHIFT  7

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL3 [06:06] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL3_MASK   0x00000040
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL3_SHIFT  6

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL4 [05:05] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL4_MASK   0x00000020
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL4_SHIFT  5

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL0 [04:04] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL0_MASK  0x00000010
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL0_SHIFT 4

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL1 [03:03] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL1_MASK  0x00000008
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL1_SHIFT 3

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL2 [02:02] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL2_MASK  0x00000004
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL2_SHIFT 2

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL3 [01:01] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL3_MASK  0x00000002
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL3_SHIFT 1

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL4 [00:00] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL4_MASK  0x00000001
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL4_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_STATUS_CL0_6 - Ready Accept Status On the RD XMEM interface for CL0_6
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: reserved0 [31:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_reserved0_MASK  0xf0000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_reserved0_SHIFT 28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_CL0 [27:27] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL0_MASK 0x08000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL0_SHIFT 27

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_CL1 [26:26] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL1_MASK 0x04000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL1_SHIFT 26

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_CL2 [25:25] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL2_MASK 0x02000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL2_SHIFT 25

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_CL3 [24:24] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL3_MASK 0x01000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL3_SHIFT 24

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_CL4 [23:23] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL4_MASK 0x00800000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL4_SHIFT 23

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_CL5 [22:22] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL5_MASK 0x00400000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL5_SHIFT 22

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_CL6 [21:21] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL6_MASK 0x00200000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_CL6_SHIFT 21

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_CL0 [20:20] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL0_MASK 0x00100000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL0_SHIFT 20

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_CL1 [19:19] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL1_MASK 0x00080000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL1_SHIFT 19

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_CL2 [18:18] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL2_MASK 0x00040000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL2_SHIFT 18

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_CL3 [17:17] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL3_MASK 0x00020000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL3_SHIFT 17

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_CL4 [16:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL4_MASK 0x00010000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL4_SHIFT 16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_CL5 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL5_MASK 0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL5_SHIFT 15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_CL6 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL6_MASK 0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_CL6_SHIFT 14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_ACK_CL0 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL0_MASK 0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL0_SHIFT 13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_ACK_CL1 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL1_MASK 0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL1_SHIFT 12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_ACK_CL2 [11:11] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL2_MASK 0x00000800
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL2_SHIFT 11

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_ACK_CL3 [10:10] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL3_MASK 0x00000400
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL3_SHIFT 10

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_ACK_CL4 [09:09] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL4_MASK 0x00000200
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL4_SHIFT 9

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_ACK_CL5 [08:08] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL5_MASK 0x00000100
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL5_SHIFT 8

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: RDY_RD_ACK_CL6 [07:07] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL6_MASK 0x00000080
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_RDY_RD_ACK_CL6_SHIFT 7

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_ACK_CL0 [06:06] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL0_MASK 0x00000040
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL0_SHIFT 6

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_ACK_CL1 [05:05] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL1_MASK 0x00000020
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL1_SHIFT 5

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_ACK_CL2 [04:04] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL2_MASK 0x00000010
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL2_SHIFT 4

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_ACK_CL3 [03:03] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL3_MASK 0x00000008
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL3_SHIFT 3

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_ACK_CL4 [02:02] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL4_MASK 0x00000004
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL4_SHIFT 2

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_ACK_CL5 [01:01] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL5_MASK 0x00000002
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL5_SHIFT 1

/* XPT_XMEMIF :: RD_RDY_ACCEPT_STATUS_CL0_6 :: ACPT_RD_ACK_CL6 [00:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL6_MASK 0x00000001
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6_ACPT_RD_ACK_CL6_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_PB_LCTOXMEM - Ready Accept Status on the RD XMEM interface for Playback LC to xmem
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL6 [31:31] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL6_MASK  0x80000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL6_SHIFT 31

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL7 [30:30] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL7_MASK  0x40000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL7_SHIFT 30

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL8 [29:29] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL8_MASK  0x20000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL8_SHIFT 29

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL9 [28:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL9_MASK  0x10000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL9_SHIFT 28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL10 [27:27] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL10_MASK 0x08000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL10_SHIFT 27

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL11 [26:26] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL11_MASK 0x04000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL11_SHIFT 26

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL12 [25:25] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL12_MASK 0x02000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL12_SHIFT 25

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL13 [24:24] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL13_MASK 0x01000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL13_SHIFT 24

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL14 [23:23] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL14_MASK 0x00800000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL14_SHIFT 23

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL15 [22:22] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL15_MASK 0x00400000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL15_SHIFT 22

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL16 [21:21] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL16_MASK 0x00200000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL16_SHIFT 21

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL17 [20:20] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL17_MASK 0x00100000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL17_SHIFT 20

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL18 [19:19] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL18_MASK 0x00080000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL18_SHIFT 19

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL19 [18:18] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL19_MASK 0x00040000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL19_SHIFT 18

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL20 [17:17] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL20_MASK 0x00020000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL20_SHIFT 17

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL21 [16:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL21_MASK 0x00010000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL21_SHIFT 16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL6 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL6_MASK 0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL6_SHIFT 15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL7 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL7_MASK 0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL7_SHIFT 14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL8 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL8_MASK 0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL8_SHIFT 13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL9 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL9_MASK 0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL9_SHIFT 12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL10 [11:11] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL10_MASK 0x00000800
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL10_SHIFT 11

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL11 [10:10] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL11_MASK 0x00000400
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL11_SHIFT 10

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL12 [09:09] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL12_MASK 0x00000200
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL12_SHIFT 9

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL13 [08:08] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL13_MASK 0x00000100
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL13_SHIFT 8

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL14 [07:07] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL14_MASK 0x00000080
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL14_SHIFT 7

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL15 [06:06] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL15_MASK 0x00000040
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL15_SHIFT 6

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL16 [05:05] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL16_MASK 0x00000020
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL16_SHIFT 5

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL17 [04:04] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL17_MASK 0x00000010
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL17_SHIFT 4

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL18 [03:03] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL18_MASK 0x00000008
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL18_SHIFT 3

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL19 [02:02] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL19_MASK 0x00000004
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL19_SHIFT 2

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL20 [01:01] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL20_MASK 0x00000002
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL20_SHIFT 1

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL21 [00:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL21_MASK 0x00000001
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL21_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_PB_XMEMTOLC - Ready Accept Status On the RD XMEM interface for Playback xmem to LC
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL6 [31:31] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL6_MASK 0x80000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL6_SHIFT 31

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL7 [30:30] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL7_MASK 0x40000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL7_SHIFT 30

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL8 [29:29] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL8_MASK 0x20000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL8_SHIFT 29

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL9 [28:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL9_MASK 0x10000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL9_SHIFT 28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL10 [27:27] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL10_MASK 0x08000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL10_SHIFT 27

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL11 [26:26] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL11_MASK 0x04000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL11_SHIFT 26

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL12 [25:25] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL12_MASK 0x02000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL12_SHIFT 25

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL13 [24:24] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL13_MASK 0x01000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL13_SHIFT 24

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL14 [23:23] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL14_MASK 0x00800000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL14_SHIFT 23

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL15 [22:22] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL15_MASK 0x00400000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL15_SHIFT 22

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL16 [21:21] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL16_MASK 0x00200000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL16_SHIFT 21

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL17 [20:20] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL17_MASK 0x00100000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL17_SHIFT 20

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL18 [19:19] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL18_MASK 0x00080000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL18_SHIFT 19

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL19 [18:18] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL19_MASK 0x00040000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL19_SHIFT 18

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL20 [17:17] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL20_MASK 0x00020000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL20_SHIFT 17

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL21 [16:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL21_MASK 0x00010000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL21_SHIFT 16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL6 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL6_MASK 0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL6_SHIFT 15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL7 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL7_MASK 0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL7_SHIFT 14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL8 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL8_MASK 0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL8_SHIFT 13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL9 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL9_MASK 0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL9_SHIFT 12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL10 [11:11] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL10_MASK 0x00000800
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL10_SHIFT 11

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL11 [10:10] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL11_MASK 0x00000400
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL11_SHIFT 10

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL12 [09:09] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL12_MASK 0x00000200
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL12_SHIFT 9

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL13 [08:08] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL13_MASK 0x00000100
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL13_SHIFT 8

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL14 [07:07] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL14_MASK 0x00000080
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL14_SHIFT 7

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL15 [06:06] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL15_MASK 0x00000040
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL15_SHIFT 6

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL16 [05:05] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL16_MASK 0x00000020
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL16_SHIFT 5

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL17 [04:04] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL17_MASK 0x00000010
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL17_SHIFT 4

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL18 [03:03] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL18_MASK 0x00000008
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL18_SHIFT 3

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL19 [02:02] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL19_MASK 0x00000004
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL19_SHIFT 2

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL20 [01:01] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL20_MASK 0x00000002
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL20_SHIFT 1

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL21 [00:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL21_MASK 0x00000001
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL21_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_PB_LCTOXMEM_2 - Ready Accept Status on the RD XMEM interface for Playback LC to xmem
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: RDY_RD_CL23 [31:31] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_RDY_RD_CL23_MASK 0x80000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_RDY_RD_CL23_SHIFT 31

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: RDY_RD_CL24 [30:30] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_RDY_RD_CL24_MASK 0x40000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_RDY_RD_CL24_SHIFT 30

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: RDY_RD_CL25 [29:29] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_RDY_RD_CL25_MASK 0x20000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_RDY_RD_CL25_SHIFT 29

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: RDY_RD_CL26 [28:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_RDY_RD_CL26_MASK 0x10000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_RDY_RD_CL26_SHIFT 28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: RDY_RD_CL27 [27:27] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_RDY_RD_CL27_MASK 0x08000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_RDY_RD_CL27_SHIFT 27

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: RDY_RD_CL28 [26:26] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_RDY_RD_CL28_MASK 0x04000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_RDY_RD_CL28_SHIFT 26

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: reserved0 [25:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_reserved0_MASK 0x03ff0000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_reserved0_SHIFT 16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: ACPT_RD_CL23 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_ACPT_RD_CL23_MASK 0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_ACPT_RD_CL23_SHIFT 15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: ACPT_RD_CL24 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_ACPT_RD_CL24_MASK 0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_ACPT_RD_CL24_SHIFT 14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: ACPT_RD_CL25 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_ACPT_RD_CL25_MASK 0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_ACPT_RD_CL25_SHIFT 13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: ACPT_RD_CL26 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_ACPT_RD_CL26_MASK 0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_ACPT_RD_CL26_SHIFT 12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: ACPT_RD_CL27 [11:11] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_ACPT_RD_CL27_MASK 0x00000800
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_ACPT_RD_CL27_SHIFT 11

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: ACPT_RD_CL28 [10:10] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_ACPT_RD_CL28_MASK 0x00000400
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_ACPT_RD_CL28_SHIFT 10

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM_2 :: reserved1 [09:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_reserved1_MASK 0x000003ff
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_2_reserved1_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_PB_XMEMTOLC_2 - Ready Accept Status On the RD XMEM interface for Playback xmem to LC
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: RDY_RD_ACK_CL23 [31:31] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_RDY_RD_ACK_CL23_MASK 0x80000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_RDY_RD_ACK_CL23_SHIFT 31

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: RDY_RD_ACK_CL24 [30:30] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_RDY_RD_ACK_CL24_MASK 0x40000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_RDY_RD_ACK_CL24_SHIFT 30

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: RDY_RD_ACK_CL25 [29:29] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_RDY_RD_ACK_CL25_MASK 0x20000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_RDY_RD_ACK_CL25_SHIFT 29

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: RDY_RD_ACK_CL26 [28:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_RDY_RD_ACK_CL26_MASK 0x10000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_RDY_RD_ACK_CL26_SHIFT 28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: RDY_RD_ACK_CL27 [27:27] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_RDY_RD_ACK_CL27_MASK 0x08000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_RDY_RD_ACK_CL27_SHIFT 27

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: RDY_RD_ACK_CL28 [26:26] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_RDY_RD_ACK_CL28_MASK 0x04000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_RDY_RD_ACK_CL28_SHIFT 26

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: reserved0 [25:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_reserved0_MASK 0x03ff0000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_reserved0_SHIFT 16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: ACPT_RD_ACK_CL23 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_ACPT_RD_ACK_CL23_MASK 0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_ACPT_RD_ACK_CL23_SHIFT 15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: ACPT_RD_ACK_CL24 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_ACPT_RD_ACK_CL24_MASK 0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_ACPT_RD_ACK_CL24_SHIFT 14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: ACPT_RD_ACK_CL25 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_ACPT_RD_ACK_CL25_MASK 0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_ACPT_RD_ACK_CL25_SHIFT 13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: ACPT_RD_ACK_CL26 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_ACPT_RD_ACK_CL26_MASK 0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_ACPT_RD_ACK_CL26_SHIFT 12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: ACPT_RD_ACK_CL27 [11:11] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_ACPT_RD_ACK_CL27_MASK 0x00000800
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_ACPT_RD_ACK_CL27_SHIFT 11

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: ACPT_RD_ACK_CL28 [10:10] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_ACPT_RD_ACK_CL28_MASK 0x00000400
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_ACPT_RD_ACK_CL28_SHIFT 10

/* XPT_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC_2 :: reserved1 [09:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_reserved1_MASK 0x000003ff
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_2_reserved1_SHIFT 0

#endif /* #ifndef BCHP_XPT_XMEMIF_H__ */

/* End of File */
