/*
 * File: LogicOP_private.h
 *
 * Code generated for Simulink model 'LogicOP'.
 *
 * Model version                  : 1.8
 * Simulink Coder version         : 9.3 (R2020a) 18-Nov-2019
 * C/C++ source code generated on : Thu Mar 24 14:59:05 2022
 *
 * Target selection: ert.tlc
 * Embedded hardware selection: Intel->x86-64 (Windows64)
 * Code generation objectives: Unspecified
 * Validation result: Not run
 */

#ifndef RTW_HEADER_LogicOP_private_h_
#define RTW_HEADER_LogicOP_private_h_
#include "rtwtypes.h"
#endif                                 /* RTW_HEADER_LogicOP_private_h_ */

/*
 * File trailer for generated code.
 *
 * [EOF]
 */
