-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
-- Date        : Wed Jan 10 19:47:21 2024
-- Host        : DELL running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               E:/szlj/vivado_save/bigwork/bigwork.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3_sim_netlist.vhdl
-- Design      : blk_mem_gen_3
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_3_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(9),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(10),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(11),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(12),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(13),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(14),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      O => douta(15)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(15),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      O => douta(16)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOPADOP(1),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      O => douta(17)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      O => douta(18)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1),
      O => douta(19)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(1),
      O => douta(1)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2),
      O => douta(20)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3),
      O => douta(21)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4),
      O => douta(22)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5),
      O => douta(23)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6),
      O => douta(24)
    );
\douta[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7),
      O => douta(25)
    );
\douta[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(8),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0),
      O => douta(26)
    );
\douta[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(9),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0),
      O => douta(27)
    );
\douta[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(10),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1),
      O => douta(28)
    );
\douta[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(11),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2),
      O => douta(29)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(2),
      O => douta(2)
    );
\douta[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(12),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3),
      O => douta(30)
    );
\douta[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(13),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4),
      O => douta(31)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(8),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(8),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_3_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"404091C9565040E020021088800001C1545207212C425895882769CFDA888748",
      INITP_01 => X"5284D140222410244A00905111080391C50398427289940E624528845A28A14B",
      INITP_02 => X"A84AA389B2868D01114144594346808894346288B694268241012084244A0090",
      INITP_03 => X"9AA08F9080200452BFD7FAB1562AC54A2AD5047CA026A823E420400488424446",
      INITP_04 => X"25CA026A823E5012C55E07F8A128210462000000010020040094D193C0897280",
      INITP_05 => X"944A8804CA002A094AA04A3D557168A88B08CA4AF5ABFD7FAD56B55AC3528AAD",
      INITP_06 => X"A247D30D128915555144809944AA8044A25454440A8904C0144026514C825009",
      INITP_07 => X"1257240D49929ABAE44E41528908B39ABAE8834913902C7118BD2B5A4274EBD3",
      INITP_08 => X"89C9013884072390A67270D111328A0A028E10044E69028140004805146802B5",
      INITP_09 => X"24000FC0A551C5751C5754A2110814A1094A1094A50916915201225140480843",
      INITP_0A => X"000010E2094CC471541040008C562512994D200057D40844D46A38AC4A251089",
      INITP_0B => X"191000A299A8E2B1581002253351C562B12894FC1645229040C070180C88523E",
      INITP_0C => X"4C20C214954C20CA5F1C7FC20C214914C20CA54154D28CA54154D294A00AA002",
      INITP_0D => X"21A252021F9E411098A4023E821910550582191000853083297D754D28CA5411",
      INITP_0E => X"000A256F4A96952D2A5A40412140102E081FA51FA50050008404005000002500",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4083194700310000594B5D007F0079C021FE00040003304C6F72FF0054010664",
      INIT_01 => X"87314B4880484B314B4A804A4B3140810D63000D4030000F9080504F31408131",
      INIT_02 => X"0C40810D630031404E803C3E314E900C40810D630031404F803E3F314F900040",
      INIT_03 => X"5690004081404F5D0C4081404056802B0040523900470031404A803A3C314A90",
      INIT_04 => X"90244051404081194083405D000D405240408140522B005790802E000D404A40",
      INIT_05 => X"43569000408142462E0040834056900C40810D630040405B8026000D4051405D",
      INIT_06 => X"539024404F4B4081194083485B000D40504740814650320057908035000D404A",
      INIT_07 => X"57802B000D4048505490004024504A57803000504059003F9080292F4D40814C",
      INIT_08 => X"0D404556408154453100404C5025005040578033305057900C40810D63005040",
      INIT_09 => X"39604081810040810D6300605B000D40515E40815C512C0063005A4055803400",
      INIT_0A => X"0D6390803739605B000D404F803E436040810D630060404F5440810D6390803E",
      INIT_0B => X"9080454A6040328045426040810D639080363232802D2A602A007F4E5B004081",
      INIT_0C => X"37000059402400401D003F00502100501A2D0040810D63908036396040810D63",
      INIT_0D => X"37802B00403240265C00408140324037803A006D00408140324032802B000059",
      INIT_0E => X"3900630040834032403790390063004083402E402600402E4039803C007D0040",
      INIT_0F => X"324032802B004032902B00402D401F0040401F401F2B004032401F004081401F",
      INIT_10 => X"4081403C007D004037802B00403240265C00408140324037803A006D00408140",
      INIT_11 => X"004081401F3C00630040834037403A903C006300408340374026004037401F00",
      INIT_12 => X"504270900040403E802B00503E902B004037401F0040401F401F2B004037401F",
      INIT_13 => X"900C81403E5046008119404042802B005050401F46006300503E1F2B58004081",
      INIT_14 => X"3E5046008119404042802B005050402664004081501F0050401F480063005045",
      INIT_15 => X"1F42006300503E900063000D40430C5700503E1F2B58004081504270900C8140",
      INIT_16 => X"634270900C81403E5C46008119404042802B005654402664004081501F005040",
      INIT_17 => X"6400403E702600704390008140426D1F006D401F46006300693E1F2B58004081",
      INIT_18 => X"708340458026007045900C814043802B00703E1F2B5800403C70480070704026",
      INIT_19 => X"809080005E401F004043701FFD0070469002404A00401A704A00194046804F00",
      INIT_1A => X"402B805B5C5C5D2B000D401F5E405E405E1F900C4081077107715E5F5E005790",
      INIT_1B => X"000D40585E1F9006405E405E1F900C4081077107715E5B5A005790809080005E",
      INIT_1C => X"1F9012405E405E405E405E1F9012405E405E405E405E1F9000404A004700704A",
      INIT_1D => X"9012405E405E405E405E1F9012405E405E405E405E1F9012405E405E405E405E",
      INIT_1E => X"701F00704343006B07715E4343005F0771077107715E432B004047802B007047",
      INIT_1F => X"401F5E405E405E1F900C4081077107715E5F5E005790809080005E401F004043",
      INIT_20 => X"405E595A006B07715E5B2B0063005E402B809080005E402B805B5C5C5D2B000D",
      INIT_21 => X"43433E3E372B0019404F004083704F0070401F802B0007405E592B800007405E",
      INIT_22 => X"535454562B0007401F3E43433E3E372B0007401F3E43433E3E372B0007401F3E",
      INIT_23 => X"8090802B0005401F3E4040414143434545474748484A4A4C4C4D4D4F4F515153",
      INIT_24 => X"5E1F9000404B0057000D408170500070402B8090809080908090809080908090",
      INIT_25 => X"5E704A000D40435E1F900A405E405E405E405E405E405E405E405E405E405E40",
      INIT_26 => X"4081077107715E6160005790809080005E402B80616262632B000D404F004081",
      INIT_27 => X"1F2B80005E402B809080005E402B805D5E5E5F2B000D401F5E405E405E1F900C",
      INIT_28 => X"405E405E405E405E1F9000404A004700704A000D405B5E1F900C405E405E405E",
      INIT_29 => X"5E1F9006405E405E1F9006405E405E1F9006405E405E1F9006405E405E1F9012",
      INIT_2A => X"405E405E1F9006405E405E1F9012405E405E405E405E1F9012405E405E405E40",
      INIT_2B => X"5E442B0047005E401F0040435E1F4F0070401F0040445E1F2B802B0070479006",
      INIT_2C => X"2B000D4046691F9000408167432B00470062401F802B001940415E1F90004083",
      INIT_2D => X"00704B52805290004045701F0019408370401F00470070432B0063006D401F80",
      INIT_2E => X"70401F004083705B000D408170404C704C5780579000630019408370401F0047",
      INIT_2F => X"401F004083705B00194059004700705690004056802B0070502B00404F701F00",
      INIT_30 => X"59802B0070401F00630070505E0C4081704056802B00704F2B00404F701F0070",
      INIT_31 => X"710771705690004056802B0070502B00404F701F0070401F004083705B000D40",
      INIT_32 => X"704E2B004081705B9000404F802B00704A2B00404F701F00704059005F077107",
      INIT_33 => X"4083705B0019405B00470070569000404F802B90006300704F90004056802B00",
      INIT_34 => X"83705B0019405B004700705690004056802B00704D2B004050701F0070401F00",
      INIT_35 => X"00404D701F000D405C802B0070401F00630070522B00404F701F0070401F0040",
      INIT_36 => X"1F0070401F004083705D0019405C004700705690004056802B90006300705690",
      INIT_37 => X"70629000405B802B0070561F0040704070401F701F0070401F00408170401F70",
      INIT_38 => X"2B802B00705E9006407040706690064070407064900640704070639006407040",
      INIT_39 => X"3EFE19404062001F0019408321401F211F2B802B9000470019408354401F5E1F",
      INIT_3A => X"41350040810D639080352D40480019408340403940404046002F908037FE0040",
      INIT_3B => X"900C5790803E90184B90803A90184046803E2E404B0040404D404D3580353940",
      INIT_3C => X"80373C4040810D630040434A804A48404081404047003F90803B354040814043",
      INIT_3D => X"4B90803E3540463A0040810D6390802E0040404F404F378037900063000D4048",
      INIT_3E => X"00403E438043454040810D63000D40458034314040814045900C5790803A9018",
      INIT_3F => X"004046803A37803700604A90182F9080363940422D802D3240452D0057900063",
      INIT_40 => X"48350040484040810D6390006300405100194046405290004081404043404F90",
      INIT_41 => X"00404A3E00404B40402E402E00404B350040810D6300404D350040810D630040",
      INIT_42 => X"0D404F003F90803B3544402F402F0040473A0040810D63004048350040811947",
      INIT_43 => X"408160483700404B6040810D6390803000604F90004083584048544853803E00",
      INIT_44 => X"4968559024405580373D6440810D630060580019404B8037000D404A60569000",
      INIT_45 => X"403E803E377040810D639080322D70705B007F405B487F006C4058803D000D40",
      INIT_46 => X"4081817F5B000140560C40810D6390803E397040810D6390802D26007F515B00",
      INIT_47 => X"80393E7040810D639080322D707062007F405B0040267040810D639080373270",
      INIT_48 => X"263C004081503E40438046006D004081503E4043802B00504390004056540F90",
      INIT_49 => X"3E40428045006D004081781F00508140480063005045902B00403E501F005040",
      INIT_4A => X"603E902B00403E501F0050814046006300504390004040428045006D00408150",
      INIT_4B => X"2B0060419000814040802B006040900081403F802B00603F900081403E802B00",
      INIT_4C => X"004081644C0064401F00403F621F00623F2B004041802B006041900081404180",
      INIT_4D => X"0C4046809080006A46900C40458090800068459000404A006300664A000D404C",
      INIT_4E => X"402670262B802B90004700610C4048809080006E48900C4047809080006C4790",
      INIT_4F => X"404F802B0070466A006F90809080908090809080908090809080680019408370",
      INIT_50 => X"70405400630070482E70405200630070462E7040810D4052802E007040810140",
      INIT_51 => X"63900040477053000D63900040487054000D6390802130004081704E90802130",
      INIT_52 => X"00630070549080908090004056802F00704D327040810D40538032007040810D",
      INIT_53 => X"8024007040810D4054802400704030703030640040817054000D408170402457",
      INIT_54 => X"63007052908033240040817057908033247040540063007048247040810D4057",
      INIT_55 => X"817051900063000D404A0057007070222E640040817052000D40817040225600",
      INIT_56 => X"7F1E007040810D40518021007040810D63900040457051000D63908031210040",
      INIT_57 => X"404E1E2A2A00704070407040704070401E0040817F56000D6390801E2A0C404A",
      INIT_58 => X"4081704F90802E1F7040520C4081704A2B900063000D4046704F908090809006",
      INIT_59 => X"518021007040810D63900040457051000D6390803021004081705190802E1F00",
      INIT_5A => X"6B0771705690803223704056006300704A237040810D404F8023007040810D40",
      INIT_5B => X"7054908033247040540063007048247040810D40548024007040704070405900",
      INIT_5C => X"24007040810D63900040487054000D6390803324004081705790803324004081",
      INIT_5D => X"8170569080322270405D0063007051227040810D405B8022007040810D405780",
      INIT_5E => X"801E007040810D63900040567062000D6390802D1E004081705A908032220040",
      INIT_5F => X"405A006300705690004056802600704E260C404E7F1A0070405B802D000D405A",
      INIT_60 => X"404A80520070405D006B0771705A9000405A802600705126004051701A007081",
      INIT_61 => X"0063000D404F006300704A900063000D639000404A005700704A2B900063000D",
      INIT_62 => X"00704E900063000D639000404E006300704E000D63900081404E802D00704E90",
      INIT_63 => X"63900040530063007053000D63900081404A802F00704A900063000D40510063",
      INIT_64 => X"704F000D63900081404F803000704F900063000D40560063007053900063000D",
      INIT_65 => X"007054908090809006404F80908000704F90809080908090809000404F006300",
      INIT_66 => X"40570063007054900063000D639000404F006300704F000D6390008140548030",
      INIT_67 => X"0063000D639000404F006300704F000D63900081404F802E00704F900063000D",
      INIT_68 => X"4C006300704C000D63900081404C802D00704C900063000D4052006300704F90",
      INIT_69 => X"0081404E802A00704E908090809006404C80908000704C900063000D63900040",
      INIT_6A => X"1E1E2A2A2A004051802A007051900063000D63900040510063007051000D6390",
      INIT_6B => X"1F0070462E802E90801F2E00404F802E00704F90801F2B64004046701F007046",
      INIT_6C => X"70213000404880300070489080212D6400404870210070482E802E9000404A80",
      INIT_6D => X"704A237040235300408170530070402D702D2100404870540070407040704021",
      INIT_6E => X"705700704070407040590040704070590070402F702F2370402F00404A702F00",
      INIT_6F => X"5700408170570070403070302470403000404870300070482470402457004081",
      INIT_70 => X"817040810D405400408170540070408119404057006300705700077107710D40",
      INIT_71 => X"4081705D007040811940405B006300705B000D408170405B0040817057000D40",
      INIT_72 => X"9000405A0063007E5A000D408170405B0040817056000D40817040810D405D00",
      INIT_73 => X"7E4F1E00407E407E5D000D63908090809000405A0063007E5A000D6390809080",
      INIT_74 => X"5A006D00405B0040817E1A007E4F40210040518026007E560007405680908000",
      INIT_75 => X"1F2B802B90004700194083764026802B007E56000771077107405A006B07717E",
      INIT_76 => X"1F211F2B802B9000470019408332401F3B1F2B802B9000470019408354401F5D",
      INIT_77 => X"0000000000000000000000002F2B0000404F211F2B802B900047001940832140",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1 downto 0) => DOPADOP(1 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"1228211229A49005545148341345221A28808008B41148200A08A01069100570",
      INITP_01 => X"04292295552AA40A10402806604024261048024485C228909CAC8080201008A4",
      INITP_02 => X"522405054D3860A408B282869C10521469C1050508214914AA2945204A104028",
      INITP_03 => X"414F1AC52BD7F80040280500A0140294D50A78D6151053C6B1444A654A308090",
      INITP_04 => X"B5615D05446B0AE51AA0000051D2AAAA942082082ED5DABB57290A5C2F1D5854",
      INITP_05 => X"2984482914D205A289401410A8A38F551C5114010A14028050A1428500A53540",
      INITP_06 => X"12A8245245108828A2014522994480914CA20A251442294FE24148A600450452",
      INITP_07 => X"928841128A20204108A09004248A4024012424820022909222D237A451000408",
      INITP_08 => X"2213048228504C3028848108884832D041108A4110920C028240000008005008",
      INITP_09 => X"1880001A40A1485096A588D4A4142110040184610212882A054A50A420140204",
      INITP_0A => X"64001305000008000B2829A140808048240210508020261329040101008A4C26",
      INITP_0B => X"388C520C22530502820130904820080004024004E08A4C200008000141142D01",
      INITP_0C => X"B253308028000010808200000108B00B2533080000000000B28B250B0A710025",
      INITP_0D => X"4248A48420A092292149048100002008401080A54422C94CC200000000000B28",
      INITP_0E => X"000144B489E91AD227A3BF8E82B08DCB50B546B546A8A699498A680689480840",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2798A0C1981280007F480020036058007F81040209A83CAFBB23808026000034",
      INIT_01 => X"1818C80C97C8C01FC8129FC8C0252698A0C098A0200020C006B1C8C027269826",
      INIT_02 => X"20291820C018291E00ABC8C01F8006A02A9820C0982A1F00ABC8C01F80182025",
      INIT_03 => X"0006A027A02DC800A00FA0282F00B100202BC800A0C118281D00ABC8C01E8006",
      INIT_04 => X"06A02BC0150F20200F200F00A0202FC01113202FC806204006B10020A02BC015",
      INIT_05 => X"19800620232129C800202520110006202720A04020271300B100A0202EC01900",
      INIT_06 => X"0006A029C01A1DA5A011A41100A4A02EC01417232EC806A0C006B100A2202BC0",
      INIT_07 => X"00B100A8202AC01200062018C02BC800B100A8251300A0C006B1C8C01719262C",
      INIT_08 => X"A028C01812AA28C800202AC01800A8261900ABC8C0180006A027A82040A82715",
      INIT_09 => X"C01C1BB0302016B0A040B01380BF202EC01A18AE2EC80020402D261A00B100AC",
      INIT_0A => X"204006B1C8C01C80BF202B009FC8C02122B0204030272B062013B0A04006B1C8",
      INIT_0B => X"06B1C8C025220087C8C0211F30A04006B1B84806B1C8C019003F2BC800A016B0",
      INIT_0C => X"002000FF1300A00F00204E281100A80EC82A2027B0204006B1C8C01C1F302040",
      INIT_0D => X"00B100201BC81500412019A01BC81D00B10020412019A01BC81B00B100A0007F",
      INIT_0E => X"0020402019201BC01D00B60020402019A019C01500A019C81E00B1002040A01D",
      INIT_0F => X"C81B00B100A01B00BE002019C01500201615C015C800201BC01500A019A0132E",
      INIT_10 => X"1BA00F002040A01D00B100201BC81500412019A01BC81D00B10020412019A01B",
      INIT_11 => X"201BA0132E002040A01B201DC01F00B6002040A01B201DC01500201DC81500A0",
      INIT_12 => X"2200400C200F2100B100A82100BE00201DC01500201B15C015C800201DC01500",
      INIT_13 => X"0CA02021C0150028A8A00F2200B100281F0F15AC0020402821B8C80640201FA8",
      INIT_14 => X"C0150028A8A00F2200B100281F0F150040201DA81300281D15B2002040A82400",
      INIT_15 => X"B200A040A8210006A040A8A02300A0402821B8C80640201FA82200400CA02021",
      INIT_16 => X"2280C00CA02021C015002EADA00F2200B1002B1F0F150040201DA81300281D15",
      INIT_17 => X"402021C015003823000CA02022C01580B62115AC0020C03421B8C80640201FB1",
      INIT_18 => X"21202500A3003825000CA0202300B1003821B8C80640A021C01500381E0F1500",
      INIT_19 => X"380338AF3015002023C0154881B8250000AC27002013C0270038A02500A30038",
      INIT_1A => X"2D00ABC8C0C8C000AF2015C02E2E2E2F150006A00FAF202FA0AF0FC806A04003",
      INIT_1B => X"B8A00FC0150003A00F2C2D150006A00FAF202FA0AF0FC806A04003380338AF2E",
      INIT_1C => X"0003A00F292727252523150003A00F2321211F1F1D15000CA02700A041B82700",
      INIT_1D => X"03A00F212121212121150003A00F212121212127150003A00F2F2D2D2B2B2915",
      INIT_1E => X"15003823C803A0AFA0AF0FC809A0AFA0AFA0AFA0AF0FC800202500B100382500",
      INIT_1F => X"15C02E2E2E2F150006A00FAF202FA0AF0FC806A04003380338AF3015002023C0",
      INIT_20 => X"1515C803A02FA0AF0FC8002040AF2D2D00350338AF2E2D00ABC8C0C8C000AF20",
      INIT_21 => X"C0C8C0C8C000AFA00F002021B80F0038211500B1002FA02C0FC800382FA02C0F",
      INIT_22 => X"4840C840002F2015C0C8C0C8C0C8C000AF2015C0C8C0C8C0C8C000AF2015C0C8",
      INIT_23 => X"0706B1002F2015404840C840C8404840C840C8404840C840C8404840C840C840",
      INIT_24 => X"150006A028002040AFA00FB80F00B82224002F01080207010701070207010701",
      INIT_25 => X"0F2700B8A00FC0150001A00F22232324242525262626262727282829292A2A2B",
      INIT_26 => X"0FAF202FA0AF0FC806A04003380338AF313000ABC8C0C8C000AFA00F002021AF",
      INIT_27 => X"C80038AF2E2E00350338AF2F2E00ABC8C0C8C000AF2015C02F2F2F30150006A0",
      INIT_28 => X"0F211F1F1D1D1B15000CA02700A041B82700B8A00FC0150003A00F2E2E2E2E15",
      INIT_29 => X"150003A00F2D2B150003A00F2927150003A00F2725150003A00F2321150003A0",
      INIT_2A => X"0F2121150003A00F2125150003A00F212121212121150003A00F212121212127",
      INIT_2B => X"0FC800A041AF2115062023C015B80038211506A023C015C800B10038250003A0",
      INIT_2C => X"8035A00FC0158006A021B30FC800A041B1211500A300AFA00FC015000CA022AF",
      INIT_2D => X"B82BC800A3000CA028C01500B8202238221500A041B827C800A0C0B6201500B1",
      INIT_2E => X"2715002027B80F00B8202738272CC02CC800B10006204038202538251500A041",
      INIT_2F => X"15002027B80F00B8A00F00A041B82C000CA02E00A300382BC800A02BC0150038",
      INIT_30 => X"00B100B82615002040B82EC800A00F38292D00B100B82BC800A02BC015003827",
      INIT_31 => X"B8A0B82C000CA02E00A300382BC800A02BC01500382715002027B80F00B8A00F",
      INIT_32 => X"2BC800A027B80F0006A02B00B1003827C800A02BC0150038270F00A0B8A0B8A0",
      INIT_33 => X"27B80F00B8A00F00A041B82D0006A02B00AB0006A040B82B000CA02D00A30038",
      INIT_34 => X"B80F00B8A00F00A041B82D000CA02C00A300B82BC800202BC015003828150020",
      INIT_35 => X"A02CC01500B8A00F00B100382815002040B82FC800A02BC01500382715002027",
      INIT_36 => X"00382915002028B80F00B8A00F002041B82E0006A02D00AB0006A040B82D0006",
      INIT_37 => X"15000CA03100A300382DC809A02B0F151515C01500B82B15062029B80F15C015",
      INIT_38 => X"00A300B8310003202D0F15150003202C0F15150003A02B0F15150003202B0F15",
      INIT_39 => X"4881A00F3300A0C190A00F900F15C015C800A3000CA0C1A1A00FAA0F15C015C8",
      INIT_3A => X"C812A020A0204006B1C8C01600A02023202322C0221C1D0020410CA348812021",
      INIT_3B => X"06204006B1000620400CA30006A02400A5C8C0170020201AC01AC806ABC8C01C",
      INIT_3C => X"9FC8C01E1BA02040A024C80C97C8C0242320231A00A04006B1C8C01A17A02300",
      INIT_3D => X"4006B1C8C01AC80C202020A04006B10020201EC01EC800B10006204020A02500",
      INIT_3E => X"2021C8069DC8C01E1CA0A040A0202400A5C8C01816A0240006204006B1000620",
      INIT_3F => X"A0250CA3C800A3003027000C204106B1C8C01CC806ABC8C019C8062040062040",
      INIT_40 => X"C812A026C01A1E20A04006A040A02A00202029C01D0006A01CA02227C01C0000",
      INIT_41 => X"2026C80C2029C01F1DC01D002029C8062026A02040A02AC806A024A0A040A026",
      INIT_42 => X"A02900A04006B1C8C01A1DC01D00A026C806A0242020402026C80CA025A02041",
      INIT_43 => X"24B02AC8122027C01B1E30A04006B100B02A000C201F2C252AC02AC800B100A8",
      INIT_44 => X"C0200006A02C009FC8C01E1BB1A040B02D00B0A02B243F00B0A02BC01B000620",
      INIT_45 => X"27243FC8C01B1CB8A04006B1C8C0161380BF271B00A041B6271E00B10035202A",
      INIT_46 => X"16B83830803FA02D00201338A04006B1C8C01C1B38204006B1B8803F2BC800A0",
      INIT_47 => X"B1C8C01F1CB8204006B1C8C01613803F2B3000201FC01F1BB8A04006B1C8C019",
      INIT_48 => X"0041201FA821C82300B1002841201FA821C82300B100BC230000A02D06204006",
      INIT_49 => X"C82200B1002841A01FBC1300A81FA00F002040A82400BE002021C01500A81F15",
      INIT_4A => X"2100BE002022C01500A81FA00F002040A8230018200F2200B1002841A01F2821",
      INIT_4B => X"00B023000CA0202200B1003022000CA0A02200B100B022000CA0202100B10030",
      INIT_4C => X"A020B20F00B22015002021C015003121C800202300B1003023000CA0A02300B1",
      INIT_4D => X"A02600B500BBB5260000202500B500BB34250006A02600A040B32600B3A00F00",
      INIT_4E => X"15C015C800B1000C20413841A02700B500BBB7270000202600B500BB36260000",
      INIT_4F => X"2900B1803827C81E2042032D032D032D032D032D0338033803384138A013B813",
      INIT_50 => X"18100020403828C8C0170F0020403827C8C0170FB8202B00B10038250FB8A00F",
      INIT_51 => X"4006A027C01100B82040062028C0100038204006B1C800202238280006B1C8C0",
      INIT_52 => X"A040382B000338033806A02C00B100B82BC8C01911B8202B00B100B82511B820",
      INIT_53 => X"B100B82719B8202B00B100382519C019C80040A02438120038A018B81818B200",
      INIT_54 => X"40382B0006B1C800A027382D0006B1C8C012190020403827C8C01219B8202D00",
      INIT_55 => X"B82A00062040382029062040382517C80040A023381100382017381717B20020",
      INIT_56 => X"1500B82518B8A02A00B100B82418B8A04006A026C01800B8A04006B1C800A024",
      INIT_57 => X"2BC0C8C00038270F0F15150F0F15151506A0253F0F0038204006B1C8002028C0",
      INIT_58 => X"23B8290006B1C8C00F2B00A00F3829B80006A040B82027C02900033803380320",
      INIT_59 => X"00B100B8241838A04006A027C01800B8A04006B1C800A024B82A0006B1C800A0",
      INIT_5A => X"B8A0B82C0006B1C8C011190020403829C8C0111938A02900B100B8231838A02A",
      INIT_5B => X"2B0006B1C8C012190020403827C8C01219B8202B00B1003825111117171100A0",
      INIT_5C => X"00B82719B82040062027C0190038204006B1C800A027382D0006B1C800202538",
      INIT_5D => X"382D0006B1C8C0111900A040B82DC8C0111938202F00B100B82919B8202D00B1",
      INIT_5E => X"B100382816B8204006202EC0160038204006B1C8002028382E0006B1C8002027",
      INIT_5F => X"0D0020C03F2D003C202D00B180382BC800202BC0130038271600B100B8202E00",
      INIT_60 => X"2700B10038230D00A03820382E0006202E00B100B82DC800A02DC01300382820",
      INIT_61 => X"A040B8A02900204038270006A040B8A04006202706A0403827B80006A040B820",
      INIT_62 => X"38280006A040B8A04006A02800A040B82800B8A0400CA0202800B10038280006",
      INIT_63 => X"4006A02B002040B82B0038A0400CA0A02700B100B8270006A040B8A02A002040",
      INIT_64 => X"2A003820400C20A02A00B100B82A0006A040B8A02C00A040B82B0006A040B8A0",
      INIT_65 => X"B82B000338033803A02A00350338B82A00033803380338033806202A00204038",
      INIT_66 => X"2D00A040B82B0006204038204006202A002040382A003820400C20A02B00B100",
      INIT_67 => X"20403820400620290020403829003820400C20202900B1003829000620403820",
      INIT_68 => X"00A040B82800B8A0400CA0A02800B100B8280006204038202B00204038290006",
      INIT_69 => X"20202800B1003828000338033803A02800350338B8280006A040B8A04006A028",
      INIT_6A => X"C0C8C0C800202B00B100382B0006204038204006202B002040382B003820400C",
      INIT_6B => X"00B825C800B10006B1C800202900B10038290006B1C80040A025C01500B825C8",
      INIT_6C => X"16C800A02700B100B8270006B1C80040A027C01600B827C800B10006202700B1",
      INIT_6D => X"27C8C01117B2002023B81100382318C018C800A027C0100038241010161616C0",
      INIT_6E => X"1200B825111117171100A02611171700B82619C019C8C0111900A027C01900B8",
      INIT_6F => X"00A025381200B82519C019C8C0121900A025C01900B825C8C01218B200A02538",
      INIT_70 => X"B8181238A01800A024B81800B824123820122D00A040382D00B8203820382012",
      INIT_71 => X"283817003828113820112F002040382F0038A018B81812002027382D00B8A018",
      INIT_72 => X"06202E00A0403F2E00BF2017381711002027382D00B820173817113820170020",
      INIT_73 => X"2BC80320280F151500BF20400338033806202E00A0403F2E00BF204003380338",
      INIT_74 => X"00BF41A00D0020273F10003F29C81300202B00B1003F2D003F202D00350338BF",
      INIT_75 => X"C800A3800CA041B7A00FBB0F1500A300BF2D00BF203F203F202E00A03F203F2E",
      INIT_76 => X"C015C800A3800CA04195A00F990F15C015C800A3800CA041A6A00FAA0F15C015",
      INIT_77 => X"0000000000000000000000007F00412029C015C800A3800CA0C190A00F900F15",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[16]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[17]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \douta[25]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"20605149C4424860002095000894808040511101420294051044510882005901",
      INITP_01 => X"29428400881108402100402800A411108A2110AC23410144441A48A292810042",
      INITP_02 => X"04A200586089C20040040C3004A10020004A0018604214210142284200210040",
      INITP_03 => X"2BA08E08402005293546AED51ABB5421085104096B4AE8238208908000040821",
      INITP_04 => X"4B96B4AA8200B58221488888D40147E1F555555558AB1562AC10988540A2A5AD",
      INITP_05 => X"1221044009080A441402208A82140C22A28882A450A3546AC58B9528D58842B5",
      INITP_06 => X"450682A88A440A82002A080122114420910A200A210440A008220048AA02A880",
      INITP_07 => X"00220808111010A2C00C005410112210128800001309402444205042A2448932",
      INITP_08 => X"110622111862212A44418AA01320450208891528A840522010104820444105A0",
      INITP_09 => X"713333250A02D8B60C03023012004A5294A508421020211022148508C0881480",
      INITP_0A => X"02A880C8D028020400500200800850211028610101C810280200001080542050",
      INITP_0B => X"53B009405184C8002100814222090088028102AA084021102802041018888072",
      INITP_0C => X"00006000520800A5391066000A10002008464204000006014134C22054020008",
      INITP_0D => X"8505080855494142021420542521081201001200094D32928418300000600040",
      INITP_0E => X"00040A0814102821704740A1A4483258A59F119F118500400414850842141080",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E013120C0A24C8BF4000C0022C00004000D686D6173F595C59C3EE9A78000055",
      INIT_01 => X"0F4006906006D14003D060035864E01313CC13130CD0094C1060035864E01064",
      INIT_02 => X"15E00F0E8C15640390600358408CD015E00F0F0C156403D060035840CC100CE0",
      INIT_03 => X"90D016E0070003500AE01764009020D017000610144C15640390600358408C90",
      INIT_04 => X"9017004F64E0070AE00A00901408005564E00900039011D0902090110A005800",
      INIT_05 => X"C0909014E00880069015E00B00909016E00C0B50166400D020D0130C00580050",
      INIT_06 => X"535016004F64E00E0BE00B00D2130A005564E00B8003501391502051130C0058",
      INIT_07 => X"D020D4120900580014901200550003D02014156409D0139350A0035864E00C00",
      INIT_08 => X"0C005564E0090006501600D10014156403D020035800D4D016E00A0C14166400",
      INIT_09 => X"5864E00D0C4CE00B0A980AC09F130D005564E00C000310131616640050205612",
      INIT_0A => X"0C98D0200358C09F130F00D020035864E0111298156400500CE01110D8902003",
      INIT_0B => X"5020035864159020035864E00F0E589020200050200358009816C0009013E00B",
      INIT_0C => X"900BBF5000D008001006940900D40700039015E00B0C989020035864E00F1098",
      INIT_0D => X"9020D00E004400D0500DE00E00DB009020D00C500DE00E00DB0090209007BF00",
      INIT_0E => X"900C500D640E0058009020900C500D640D005800D00D005F009020500DD00700",
      INIT_0F => X"DB0090209007009020D00D005800900C6400580003D00E005800900D640A0020",
      INIT_10 => X"E00A00500DD007009020D00E004400D0500DE00E00DB009020D00C500DE00E00",
      INIT_11 => X"0E640A0020500D100E640F005800D020500D100E640F005800D00F005F00100E",
      INIT_12 => X"0094D4D009590090209407009420D00F005800900E6400580003D00F00580090",
      INIT_13 => X"D00711005800D40F070A5600902054105C640320D00FD411002006D05010E00A",
      INIT_14 => X"5800D40F070A5600902054105C6400D0D00FE00A00D40F6400205010D4070094",
      INIT_15 => X"20900ED4070054D007D4070A009007D411002006D05010E00A0094D4D0071100",
      INIT_16 => X"C098D8D00711005800D70F070A560090A055105C6400D0D00FE00A00D40F6400",
      INIT_17 => X"9011005800DC12009CD007120058401B11640320D00FDA1140E006D05010E00A",
      INIT_18 => X"64130090209C13009CD007120090209C11002006D010110058005C105C6400D0",
      INIT_19 => X"D710D7076400D01200D10000D61300DC407F005010009F005C101300D0209C11",
      INIT_1A => X"03D0A0019C019CD717170055E460E4608097500AE0171717170A8003D00797D0",
      INIT_1B => X"100A00588017500AE0E4608097500AE0161616160A8003D00797D0D710D70764",
      INIT_1C => X"97900AE0E460E460E4608097900AE0E460E460E4608097D007009010DC07009C",
      INIT_1D => X"D00AE0E460E460E46080D7D00AE0E460E460E46080D7900AE0E460E460E46080",
      INIT_1E => X"00DC120001D00710100A8001D0071010101010100A8003D014001020DC14001C",
      INIT_1F => X"0055E460E4608097500AE0171717170A8003D00797D0D710D7076400D01200D1",
      INIT_20 => X"608001D00716160A8003D016D707E401D0D710D7076403D0A0019C019CD71717",
      INIT_21 => X"9C019C019CD70D0A009011E00A009C11640010A0D7160760800190D71687E0E4",
      INIT_22 => X"01870087D7158F0097019C019C019CD70D8F0097019C019C019CD70D8F009701",
      INIT_23 => X"1710A0D70F0F0082018700870187018700870187018700870187018700870187",
      INIT_24 => X"8097D00700D011D7070AE00A00DC11E404D017909710175057D0D75057D0D710",
      INIT_25 => X"5C009C100A005880D7500A6024A0A4A024A0A4A024A0A4A024A0A4A024A0A4A0",
      INIT_26 => X"E0171818180A8003D00717505790D7076403D0A0019C019CD7180A039011E00A",
      INIT_27 => X"01D0D707E401D05790D7076403D0A0019C019CD717170055E460E4608017D00A",
      INIT_28 => X"E0E460E460E46080D7D007009010DC07009C100A005880D7100A60E46064E080",
      INIT_29 => X"80D7D00AE0E4608097900AE0E46080D7D00AE0E4608097900AE0E46080D7D00A",
      INIT_2A => X"E0E46080D7D00AE0E4608097D00AE0E460E460E46080D7D00AE0E460E460E460",
      INIT_2B => X"8006D010D7076400D012005580209C116400101200558003D020DC14001CD00A",
      INIT_2C => X"DA110A0058409AD007E00AC006D010D8076400D0A0D7100A00D18057D007E00A",
      INIT_2D => X"07000690209CD00700D1005C1114E0146400D010DC070003D010DB07640010E0",
      INIT_2E => X"6400D015E00A009C1316E0166400580003D020DC90129C1215E0156400D012DC",
      INIT_2F => X"00D015E00A009C130A009013DC07005CD007001020DC170006D01600D100DC15",
      INIT_30 => X"5020DC1664001014DC070003900AE0176400D020DC160006D01600D100DC1564",
      INIT_31 => X"070A0A005CD007001020DC170006D01600D100DC156400D015E00A009C130A00",
      INIT_32 => X"0003D016E00A00DCD007009020DC150006D01600D100DC15E4049013070A0A07",
      INIT_33 => X"E00A009C130A009013DC0700DCD007009020DCD007DC07009CD007009020DC16",
      INIT_34 => X"0A009C130A009013DC0700DCD007005020DC160006D01700D1001C156400D015",
      INIT_35 => X"070058005C130A001020DC1764009014DC070003D016005800DC156400D015E0",
      INIT_36 => X"9C1564005015E00A009C140A009014DC07001CD00700D020DCD007DC0700DCD0",
      INIT_37 => X"009CD007009020DC180001D016E0E46064005800DC1664009015E00A64005800",
      INIT_38 => X"D020DC1900DCD019E0E460009CD019E0E460001CD018E0E46000DCD018E0E460",
      INIT_39 => X"00D60A4A009016C8070AE00A6400D14006D0A0CCD007D0070AE00A6400D18006",
      INIT_3A => X"031011E00D0F10502003580050100EE00E6403555C6406D00F90D02000D61100",
      INIT_3B => X"901290902010501250902090901200502006D10010116400D100035020035800",
      INIT_3C => X"20035864E00D0C101200069020035864E00F6409D01050D020035864E00B0050",
      INIT_3D => X"509020035800039011E00E0D50902090116400D10003D020D0D012D0120D00D0",
      INIT_3E => X"0900065020095264E00E0DD0110D001020035864E00B00105012509020905011",
      INIT_3F => X"1300902006D020D0140098901090902003580003502003580003D00F50900990",
      INIT_40 => X"031014004F64E00F0D50500B500B0050120E00D100905011E01464005800D090",
      INIT_41 => X"150003D01500526400D100D01500035015E00D0F101600035013E00D0E501400",
      INIT_42 => X"0D00501153D020035864005800D01300031013E00E0F901500039013E00D0E90",
      INIT_43 => X"E00F0003D015004F64E00F0DD81020181500D89012E0156400580003D020D411",
      INIT_44 => X"58005AD01600D0A0035864E00D0C58090058130D001020D8120D00580098D015",
      INIT_45 => X"069020035864E00E0DDC902003585CC09F146400D009DB16640010A01A131000",
      INIT_46 => X"E00B09C09F151700500CE00C0E5C9020035864E00D0C9C5020205F16C0009014",
      INIT_47 => X"20035864E00E0D9C902003585CC05F1664009015129F64E00D0E5CD020035864",
      INIT_48 => X"D05010E01100DB009020D40F5010E01100DB0090209E07009490170090099C50",
      INIT_49 => X"DB009020940F9010E00A009410640A00500FD407009420D01100580094106400",
      INIT_4A => X"009820D0120058001411640A00D00FD4070094D009CF009020940F9010E01100",
      INIT_4B => X"D8120058D00712001020D8120018D0071100D020D81100D8D00711009020D811",
      INIT_4C => X"10E00A0059106400D012005880D8128003D012009020D8120098D00712005020",
      INIT_4D => X"1300D0DFD0DF1380DAD0130090DFD0DF13009AD007001010D9078019100A0050",
      INIT_4E => X"0058000390209CD009DC09D0140050DFD0DF14805BD0140010DFD0DF14001BD0",
      INIT_4F => X"0090E0DF14000990069CD0DC909C909CD0DC909C909CD0DC909C9C060AE00A64",
      INIT_50 => X"640050125C150003586400D011DC1400035864E0070B0090209C1464E0070A5F",
      INIT_51 => X"9CD014005800DC110C1C50150058005C120C1C5020035013E00C005C50200358",
      INIT_52 => X"121C0900DCD0DCD0DCD008005020DC1600035864E0080C0090209C1464E0080C",
      INIT_53 => X"20DC1564E00C0900D020DC156400580006101013E00C00DC120CE00C64002010",
      INIT_54 => X"9C08009CD02003D015E00900DCD02003586400D012DC1500035864E00C0900D0",
      INIT_55 => X"08005C900B9C0B150090089C145C0006909013E00B00DC110CE00C6400209012",
      INIT_56 => X"C09C1464E00C080050205C1464E00C085C50140058001C11085C5020035014E0",
      INIT_57 => X"001A011C9C15E460E460E460E46064009014E00A005C12079C90200090150058",
      INIT_58 => X"E007009C902003586400900AE0150020DCD007DC07140058009C909C909C9016",
      INIT_59 => X"10201C1464E00C085C10140058009C11085C1020031014E008001C9020039013",
      INIT_5A => X"080B0B005C902003586400D0129C1500035864E00C0800D020DC1364E00C0800",
      INIT_5B => X"00DCD02003586400D012DC1500035864E00C0900D020DC15E460E460E4019013",
      INIT_5C => X"DC1564E00C091CD015005800DC12091CD02003D015E00900DCD02003D015E009",
      INIT_5D => X"0800DC90200358640090149C1700035864E00C080090209C1664E00C0900D020",
      INIT_5E => X"205C1664E00B079C50180058005C15079C5020035016E007005C902003D015E0",
      INIT_5F => X"0390139F06009C90060090E09F16001E90160058C09C156400D020DC13070050",
      INIT_60 => X"009020DC12E4019014060909005C90060050209C17000390170058005C166409",
      INIT_61 => X"0A9C0A07009011DC14009C900A9C0A07DC901400D0079C140020DCD007DC0714",
      INIT_62 => X"15001C100B1C0B085C100B0010111C0B001C11085C5008150010205C15001C90",
      INIT_63 => X"DC900B00D0129C0B00DC1208DCD0081400D020DC1400DC100B1C0B080090125C",
      INIT_64 => X"00DC12091C10091500D0201C1500DC900B9C0B0800D013DC16005C900B9C0B08",
      INIT_65 => X"1600DC101C101C101500D01C101C1500DC101C101C101C101CD00C00D012DC0C",
      INIT_66 => X"0010131C1600DCD00CDC0C091CD00C00D012DC0C00DC12091C10091600D0201C",
      INIT_67 => X"0B9C0B089C900B0090119C0B009C11089C9008150090209C15009CD00CDC0C09",
      INIT_68 => X"50115C0B005C11085C5008150050205C15005C900B9C0B0800D0129C15009C90",
      INIT_69 => X"07150090209C15009C505C505C501500505C505C15005C500B5C0B085C500B00",
      INIT_6A => X"1C011C0390160090209C16009C500A5C0A079C500A0090125C0A009C12079C90",
      INIT_6B => X"9C130003D020DCD02003D015009020DC15009CD02006D090130058009C130001",
      INIT_6C => X"000350140050205C14005C5020065010140058001C140003D020DCD014009020",
      INIT_6D => X"000358640020D012E00B00DC12640058000310140058005C13E460E460640058",
      INIT_6E => X"001C13E460E460E4019014E0E460009C14640058000358640090140058009C14",
      INIT_6F => X"1013E00C001C13640058000358640010130058001C130003586400201013E00C",
      INIT_70 => X"0C64E0090C00D012E00C00DC1264E0090C590010131C09001C1309090C0C0C00",
      INIT_71 => X"E00C009C1564E0080B590090149C08009C140CE00C6400D015E009001C130CE0",
      INIT_72 => X"90070090149F07809F140CE00C64009014E008009C130CE00C64E0080C009015",
      INIT_73 => X"80015015E0E460809F14099F909F909F90070090149F07809F14099F909F909F",
      INIT_74 => X"9F149008009014E00980DF1580DB0090160090A05F06805F138700D09F909F16",
      INIT_75 => X"06D060D9D007DB070AE00A6400D0A09F07809F13060609098600901406090980",
      INIT_76 => X"D14006D060C8D007CA070AE00A6400D1C006D0E0D0D007D3070AE00A6400D140",
      INIT_77 => X"00000000000000000000000000D0D015004F4006D060C8D007C8070AE00A6400",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[25]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[26]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    \addra[11]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_37\,
      DOADO(14 downto 8) => \douta[31]\(13 downto 7),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6 downto 0) => \douta[31]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[11]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_47\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0812100600001F0006000B0000000000001F001F00000C0E0D00070E00000009",
      INIT_01 => X"00060807060810060807060810010C1210071204080510090A060810010C0003",
      INIT_02 => X"000A12100700010809060810060907000A121007000108090608100609070001",
      INIT_03 => X"0903000C0008080A000A0001080A08030008080A100700010808060810060807",
      INIT_04 => X"05000810010C12000800080A12010810010C0008080A100505080A1200081008",
      INIT_05 => X"080904000C00080804000800080906000A12100500010809080B12000810080A",
      INIT_06 => X"0906000810010C12000800090A12010810010C0008080B100606080B12000810",
      INIT_07 => X"090A0A120008100A090A0108100A08090A040001080A100405090810010C0009",
      INIT_08 => X"010810010C000A08040008100A0B000108090A08100A0905000A121006000108",
      INIT_09 => X"10010C0E12010C121006000F0A12010810010C000B080B1005000108090B0A12",
      INIT_0A => X"1006060C08100F0A1204080B0C0810010C121009000008080001121008070C08",
      INIT_0B => X"080C08100108040C0810010C121007060C0C08050C08100C04000F080A010C12",
      INIT_0C => X"0612001008040008031004000A03000A080B0001121006060C0810010C121008",
      INIT_0D => X"060803000810080307000C000810080608061207000C00081008050804120008",
      INIT_0E => X"061007000D000810080608061007000D00081008030008100806080712050008",
      INIT_0F => X"1008050804000805080300081008060001081008080300081008070002000808",
      INIT_10 => X"0C00080712050008060803000810080307000C000810080608061207000C0008",
      INIT_11 => X"0002000808071007000D000810080608071007000D0008100803000810080700",
      INIT_12 => X"0A070305001008070A04000A0708030008100807000108100808030008100807",
      INIT_13 => X"050B0008100A080E12011008070A080010030808081005000A0A080308000C00",
      INIT_14 => X"100A080E12011008070A08001003080308000C000A0800030808081005000A08",
      INIT_15 => X"08071005000A07051005120008071005000A0A080308000C000A0703050B0008",
      INIT_16 => X"0C0703050B0008100B080E12011008070A08001003080308000C000A08000308",
      INIT_17 => X"090008100E03000E07050C0008100D0900030808081005000D0C080308000C00",
      INIT_18 => X"0F0008080E03000E08050B0008070E09000E0E0803090008100E080010030803",
      INIT_19 => X"0B0C05000308090008100E001F000E081F0308080908100E08120008080E0900",
      INIT_1A => X"08030B080B080B0312010810000E000E0B0B0B000A12101210000B0805100B0B",
      INIT_1B => X"120008100B0B0B000D000E0B0B0B000A12101210000B0805100B0B0B0B050001",
      INIT_1C => X"0A0A000B000E000E000E0B0808000B000E000E000E0B07050008081005000E08",
      INIT_1D => X"08000B000E000E000E0B0808000B000E000E000E0B090B000B000E000E000E0B",
      INIT_1E => X"0E09000E0805101210000B080510121012101210000B08030008080E03000E08",
      INIT_1F => X"0810000E000E0B0B0B000A12101210000B0805100B0B0B0C0500030809000810",
      INIT_20 => X"0E0B0805101210000B08031005000008030B0B05000108030B080B080B031201",
      INIT_21 => X"0B080B080B03120008090008000E090001080B0B0312000E0B080B0512000D00",
      INIT_22 => X"080B080B031202080B080B080B080B031202080B080B080B080B031202080B08",
      INIT_23 => X"0A070B031202080B080B080B080B080B080B080B080B080B080B080B080B080B",
      INIT_24 => X"0B0A05010808100512000C000E09000008030909090909090909090A0A0A0A0A",
      INIT_25 => X"100E08120008100B080800020002000200020002000200020002000200020002",
      INIT_26 => X"0A12101210000B0805100C0C0C0C05000108030B080B080B0312000809000A00",
      INIT_27 => X"080305000008030B0B05000108030B080B080B0312010810000E000E0B0C0B00",
      INIT_28 => X"0B000E000E000E0B06050008081005000E08120008100B0B0B000C000E010D0B",
      INIT_29 => X"0B090B000D000E0B0A0A000D000E0B0909000D000E0B0908000D000E0B080800",
      INIT_2A => X"0D000E0B0808000D000E0B0908000B000E000E000E0B0808000B000E000E000E",
      INIT_2B => X"0B08031005000108090008100B0E090001080A0008100B08030E03000E080800",
      INIT_2C => X"03120008100D0805000C000C08031005000308080B03120008100B0805000800",
      INIT_2D => X"000E08080E08050008100E0A120008000308091005000E08031005000108080D",
      INIT_2E => X"03080B0008000E0A12000C000108100E08090E090A100A1200080003080A1005",
      INIT_2F => X"080B0008000E0A1200080A1005000E090500080A0E03000E08030008100E0B00",
      INIT_30 => X"090E030001080B1005000E080A000A000108090E03000E08030008100E0B0003",
      INIT_31 => X"1210000E090500080A0E03000E08030008100E0B0003080B0008000E0A120008",
      INIT_32 => X"0E0803000C000E09050008090E03000E08030008100E0B0000080A1012101210",
      INIT_33 => X"08000E0A1200080A1005000E09050108090E03051005000E09050008090E0300",
      INIT_34 => X"000E0A1200080A1005000E09050008090E03000E08030008100E0B0003080B00",
      INIT_35 => X"0008100E0B1200080A0E030001080B1005000E08030008100E0B0003080B0008",
      INIT_36 => X"0B0003080B0008000E0A1200080A1005000E0A050108090E03051005000E0905",
      INIT_37 => X"0E0A0500080A0E03000E080C000B000E0108100E0C0001080B000A000108100E",
      INIT_38 => X"030E03000E0B03000D000E0E0B03000D000E0E0B03000D000E0E0A03000D000E",
      INIT_39 => X"001F0010080B1005120008000308100408030603051005120008000308100B08",
      INIT_3A => X"08090007121007060808100808120008000108101003080810070608001F0008",
      INIT_3B => X"0710070708090610060708090700080808081008090003081008080808081008",
      INIT_3C => X"080810010C12100600080807080810010C00010808100607080810010C000808",
      INIT_3D => X"0607080810080809000912100605080900030810080809080907100712040808",
      INIT_3E => X"00080807080810010C12100612030808080810010C0008080610060708090610",
      INIT_3F => X"0008070808050805000C08061006060808100808080808100808081005061006",
      INIT_40 => X"080A000810010C1210060710070008091200081008080A010A0001081008080A",
      INIT_41 => X"0008080A000810030810080A0008080B000A1210070008080A000A1210070008",
      INIT_42 => X"040809100607090810010810080A0008080A000A1210070008080A0009121007",
      INIT_43 => X"0C000C080A000810010C121006060C04000C090A0305000108100A08080A0A12",
      INIT_44 => X"100D09060008090C0810010C121006000C0A120008040C0A120008100C090700",
      INIT_45 => X"08040E0810010C121006060E0810100F0A000308091006000108090D0B120008",
      INIT_46 => X"0C0E000F0A1200080A0A01121007070E0810010C121006050E0E0B000F080A00",
      INIT_47 => X"0E0810010C121006060E0810100F0B0000080A030810010C121007060E081001",
      INIT_48 => X"0308000C000A1008070A081208000C000A1008070F04000A070C000806100607",
      INIT_49 => X"1008070A081208000C000F08000F0008081005000A0708030008100A08000608",
      INIT_4A => X"0C0708030008100A09000F0008081005000A0705001008070A081208000C000A",
      INIT_4B => X"03000C07050C0008070C03000C07050C0008070C03000C07050C0008070C0300",
      INIT_4C => X"000C000C09000108090008100C09000C08030008070C03000C07050C0008070C",
      INIT_4D => X"000808050303000D0805000808050303000D08050008081005000C0812000809",
      INIT_4E => X"08100E08040E040510051205000808050303000D0805000808050303000D0805",
      INIT_4F => X"08080F03000E0804100D0C0C0C0C0B0B0B0B0A0A0A0A09090909041200080001",
      INIT_50 => X"01080A1004000E08100108091003000E0810010C120008090E0A00010C120010",
      INIT_51 => X"06040008100E09121006040008100E0A121006040E080A000C000E08040E0810",
      INIT_52 => X"1006000E0904040505050008090E04000E0810010C120008090E0A00010C1210",
      INIT_53 => X"0E0B00010C120008090E0A000108100E08040A000C000E0912000C000308080A",
      INIT_54 => X"05000E09060E080B000C000E09060E08100108091006000E0810010C12000809",
      INIT_55 => X"000E0906100612000805100A00100E08040A000C000E0912000C000308080A10",
      INIT_56 => X"0F0A00010C120008090E0A00010C121004060008100E09121004060E080A000C",
      INIT_57 => X"080E080E0B00000E000E000E000E00080A000C000E0A121003030E0803000810",
      INIT_58 => X"0C000E08050E0810010809000A000E0E03051005120008100E08030305050300",
      INIT_59 => X"090E0A00010C121004060008100E09121004060E080A000C000E09050E080A00",
      INIT_5A => X"1210000E09060E081001080A1006000E0810010C120008080E0A00010C120008",
      INIT_5B => X"0E09060E08100108091006000E0810010C120008090E0A00000E000E00080A10",
      INIT_5C => X"0B00010C121004060008100E09121004060E080B000C000E09060E080A000C00",
      INIT_5D => X"000E09060E081001080B1006000E0810010C1200080A0E0B00010C120008090E",
      INIT_5E => X"0E0B00010C121003050008100E0B121003050E080B000C000E0A060E080B000C",
      INIT_5F => X"080A1004000E09040108090F03000E08030008100F0B000108090E0B1200080A",
      INIT_60 => X"08080E090000080B101210000E0A0400080A0E03000E08030008100E0B000E00",
      INIT_61 => X"1005120008091003000E080510051210030A000805100A000E0E030510051200",
      INIT_62 => X"000E09061006121004060008091006000E09121004050C0008090E04000E0905",
      INIT_63 => X"04060008091006000E09121004050C0008080E04000E08061006120008091004",
      INIT_64 => X"0E09121004060C0008090E04000E090610061200080A1004000E090610061210",
      INIT_65 => X"000E090404060604000809040606000E09040406060404060606000809100600",
      INIT_66 => X"080A1004000E09061006121004060008091006000E09121004060C0008090E04",
      INIT_67 => X"1006121004060008091006000E09121004050C0008090E04000E090610061200",
      INIT_68 => X"091006000E09121004050C0008090E04000E09061006120008091004000E0906",
      INIT_69 => X"0C0008090E03000E090404050504000809040505000E09061006121004060008",
      INIT_6A => X"0E080E08030008090E03000E09051005121003050008091005000E0912100305",
      INIT_6B => X"0A000E08050E05030E08050008090E05000E09030E08030A0008100E0A000E08",
      INIT_6C => X"0E08050008080E05000E08040E08040A0008100E0A000E08050E05030008080E",
      INIT_6D => X"0E081003080809000C000E09000108100E080A0008100E0A00000E000E010810",
      INIT_6E => X"0E0A00000E000E00080A000D000E0E0A000108100E081001080A0008100E0A00",
      INIT_6F => X"0A000C000E0A000108100E081001080A0008100E0A000E08100308080A000C00",
      INIT_70 => X"00010C12000809000C000E0900010C120010080A1006000E0A12101210120008",
      INIT_71 => X"0C000E0B00010C120010080A1005000E0A12000C0001080A000C000E0A12000C",
      INIT_72 => X"0500080A1005000F0A12000C0001080A000C000E0A12000C00010C1200080B00",
      INIT_73 => X"0F080B000D000E0F0A121004030304040500080A1005000F0A12100403030404",
      INIT_74 => X"0A120400080A000C000F0B000F1008030008090F04000F0A1200080903050500",
      INIT_75 => X"08030C03051005120008000308030F04000F0A121012101200080A101210000F",
      INIT_76 => X"100408030403051005120008000308100708030803051005120008000308100B",
      INIT_77 => X"00000000000000000000000008030B0008130408030403051005120008000308",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_47\,
      DOADO(4 downto 0) => \douta[31]\(4 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_3_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_3_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOPADOP(1 downto 0) => DOPADOP(1 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      \douta[16]\(7 downto 0) => \douta[16]\(7 downto 0),
      \douta[17]\(0) => \douta[17]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \douta[25]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      \douta[25]\(7 downto 0) => \douta[25]\(7 downto 0),
      \douta[26]\(0) => \douta[26]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    \addra[11]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      \addra[11]\ => \addra[11]\,
      clka => clka,
      \douta[31]\(13 downto 0) => \douta[31]\(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      \douta[31]\(4 downto 0) => \douta[31]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_3_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.blk_mem_gen_3_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(13) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(12) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(11) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(10) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(9) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(8) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[4].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[4].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[4].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[4].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[4].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[4].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[5].ram.r_n_4\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      DOPADOP(1) => \ramloop[1].ram.r_n_16\,
      DOPADOP(0) => \ramloop[1].ram.r_n_17\,
      addra(1 downto 0) => addra(12 downto 11),
      clka => clka,
      douta(31 downto 0) => douta(31 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_3_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[3].ram.r_n_9\,
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[1].ram.r_n_18\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      DOPADOP(1) => \ramloop[1].ram.r_n_16\,
      DOPADOP(0) => \ramloop[1].ram.r_n_17\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[3].ram.r_n_9\,
      clka => clka,
      \douta[16]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[16]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[16]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[16]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[16]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[16]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[16]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[16]\(0) => \ramloop[2].ram.r_n_7\,
      \douta[17]\(0) => \ramloop[2].ram.r_n_8\
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[3].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      \douta[25]\(7) => \ramloop[3].ram.r_n_0\,
      \douta[25]\(6) => \ramloop[3].ram.r_n_1\,
      \douta[25]\(5) => \ramloop[3].ram.r_n_2\,
      \douta[25]\(4) => \ramloop[3].ram.r_n_3\,
      \douta[25]\(3) => \ramloop[3].ram.r_n_4\,
      \douta[25]\(2) => \ramloop[3].ram.r_n_5\,
      \douta[25]\(1) => \ramloop[3].ram.r_n_6\,
      \douta[25]\(0) => \ramloop[3].ram.r_n_7\,
      \douta[26]\(0) => \ramloop[3].ram.r_n_8\
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      \addra[11]\ => \ramloop[1].ram.r_n_18\,
      clka => clka,
      \douta[31]\(13) => \ramloop[4].ram.r_n_0\,
      \douta[31]\(12) => \ramloop[4].ram.r_n_1\,
      \douta[31]\(11) => \ramloop[4].ram.r_n_2\,
      \douta[31]\(10) => \ramloop[4].ram.r_n_3\,
      \douta[31]\(9) => \ramloop[4].ram.r_n_4\,
      \douta[31]\(8) => \ramloop[4].ram.r_n_5\,
      \douta[31]\(7) => \ramloop[4].ram.r_n_6\,
      \douta[31]\(6) => \ramloop[4].ram.r_n_7\,
      \douta[31]\(5) => \ramloop[4].ram.r_n_8\,
      \douta[31]\(4) => \ramloop[4].ram.r_n_9\,
      \douta[31]\(3) => \ramloop[4].ram.r_n_10\,
      \douta[31]\(2) => \ramloop[4].ram.r_n_11\,
      \douta[31]\(1) => \ramloop[4].ram.r_n_12\,
      \douta[31]\(0) => \ramloop[4].ram.r_n_13\
    );
\ramloop[5].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[3].ram.r_n_9\,
      clka => clka,
      \douta[31]\(4) => \ramloop[5].ram.r_n_0\,
      \douta[31]\(3) => \ramloop[5].ram.r_n_1\,
      \douta[31]\(2) => \ramloop[5].ram.r_n_2\,
      \douta[31]\(1) => \ramloop[5].ram.r_n_3\,
      \douta[31]\(0) => \ramloop[5].ram.r_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_3_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_3_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(31 downto 0) => douta(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_v8_3_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_v8_3_3_synth : entity is "blk_mem_gen_v8_3_3_synth";
end blk_mem_gen_3_blk_mem_gen_v8_3_3_synth;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_v8_3_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_3_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(31 downto 0) => douta(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_v8_3_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "6";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "Estimated Power for IP     :     7.898385 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 6000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 6000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 6000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 6000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_v8_3_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "yes";
end blk_mem_gen_3_blk_mem_gen_v8_3_3;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_v8_3_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_3_blk_mem_gen_v8_3_3_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(31 downto 0) => douta(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_3 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_3 : entity is "blk_mem_gen_3,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_3 : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end blk_mem_gen_3;

architecture STRUCTURE of blk_mem_gen_3 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "6";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     7.898385 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 6000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 6000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 6000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 6000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.blk_mem_gen_3_blk_mem_gen_v8_3_3
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => B"00000000000000000000000000000000",
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => NLW_U0_doutb_UNCONNECTED(31 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
