#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x965130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x95f200 .scope module, "tb" "tb" 3 79;
 .timescale -12 -12;
L_0x937170 .functor NOT 1, L_0x98dde0, C4<0>, C4<0>, C4<0>;
L_0x98d050 .functor XOR 1, L_0x98da90, L_0x98db30, C4<0>, C4<0>;
L_0x9377e0 .functor XOR 1, L_0x98d050, L_0x98dc70, C4<0>, C4<0>;
v0x98afc0_0 .net "A", 0 0, v0x9860d0_0;  1 drivers
v0x98b080_0 .net "B", 0 0, v0x986170_0;  1 drivers
v0x98b140_0 .net "C", 0 0, v0x986210_0;  1 drivers
v0x98b1e0_0 .net "S", 0 0, v0x9862b0_0;  1 drivers
v0x98b280_0 .net "Z_dut", 0 0, v0x98a2c0_0;  1 drivers
v0x98b320_0 .net "Z_ref", 0 0, L_0x98c240;  1 drivers
v0x98b3c0_0 .net *"_ivl_10", 0 0, L_0x98dc70;  1 drivers
v0x98b460_0 .net *"_ivl_12", 0 0, L_0x9377e0;  1 drivers
v0x98b500_0 .net *"_ivl_2", 0 0, L_0x98d9f0;  1 drivers
v0x98b670_0 .net *"_ivl_4", 0 0, L_0x98da90;  1 drivers
v0x98b750_0 .net *"_ivl_6", 0 0, L_0x98db30;  1 drivers
v0x98b830_0 .net *"_ivl_8", 0 0, L_0x98d050;  1 drivers
v0x98b910_0 .var "clk", 0 0;
v0x98b9b0_0 .net "enable", 0 0, v0x986440_0;  1 drivers
v0x98ba50_0 .var/2u "stats1", 159 0;
v0x98bb30_0 .var/2u "strobe", 0 0;
v0x98bbf0_0 .net "tb_match", 0 0, L_0x98dde0;  1 drivers
v0x98bdc0_0 .net "tb_mismatch", 0 0, L_0x937170;  1 drivers
v0x98be80_0 .net "wavedrom_enable", 0 0, v0x986510_0;  1 drivers
v0x98bf20_0 .net "wavedrom_title", 511 0, v0x9865b0_0;  1 drivers
L_0x98d9f0 .concat [ 1 0 0 0], L_0x98c240;
L_0x98da90 .concat [ 1 0 0 0], L_0x98c240;
L_0x98db30 .concat [ 1 0 0 0], v0x98a2c0_0;
L_0x98dc70 .concat [ 1 0 0 0], L_0x98c240;
L_0x98dde0 .cmp/eeq 1, L_0x98d9f0, L_0x9377e0;
S_0x95a760 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0x95f200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
v0x936ca0_0 .net "A", 0 0, v0x9860d0_0;  alias, 1 drivers
v0x936f90_0 .net "B", 0 0, v0x986170_0;  alias, 1 drivers
v0x937280_0 .net "C", 0 0, v0x986210_0;  alias, 1 drivers
v0x9378f0_0 .net "S", 0 0, v0x9862b0_0;  alias, 1 drivers
v0x937c80_0 .net "Z", 0 0, L_0x98c240;  alias, 1 drivers
v0x938010_0 .net *"_ivl_0", 2 0, L_0x98c020;  1 drivers
v0x9383a0_0 .net "clk", 0 0, v0x98b910_0;  1 drivers
v0x985710_0 .net "enable", 0 0, v0x986440_0;  alias, 1 drivers
v0x9857d0_0 .var "q", 7 0;
E_0x943a60 .event posedge, v0x9383a0_0;
L_0x98c020 .concat [ 1 1 1 0], v0x986210_0, v0x986170_0, v0x9860d0_0;
L_0x98c240 .part/v v0x9857d0_0, L_0x98c020, 1;
S_0x985990 .scope module, "stim1" "stimulus_gen" 3 118, 3 25 0, S_0x95f200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /OUTPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "A";
    .port_info 4 /OUTPUT 1 "B";
    .port_info 5 /OUTPUT 1 "C";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x9860d0_0 .var "A", 0 0;
v0x986170_0 .var "B", 0 0;
v0x986210_0 .var "C", 0 0;
v0x9862b0_0 .var "S", 0 0;
v0x986350_0 .net "clk", 0 0, v0x98b910_0;  alias, 1 drivers
v0x986440_0 .var "enable", 0 0;
v0x986510_0 .var "wavedrom_enable", 0 0;
v0x9865b0_0 .var "wavedrom_title", 511 0;
E_0x943f80/0 .event negedge, v0x9383a0_0;
E_0x943f80/1 .event posedge, v0x9383a0_0;
E_0x943f80 .event/or E_0x943f80/0, E_0x943f80/1;
E_0x9279f0 .event negedge, v0x9383a0_0;
S_0x985bd0 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0x985990;
 .timescale -12 -12;
v0x985dd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x985ed0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0x985990;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x986720 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x95f200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
v0x989d40_0 .net "A", 0 0, v0x9860d0_0;  alias, 1 drivers
v0x989e50_0 .net "B", 0 0, v0x986170_0;  alias, 1 drivers
v0x989f60_0 .net "C", 0 0, v0x986210_0;  alias, 1 drivers
v0x98a050_0 .net "MUX_inputs", 7 0, L_0x98d3b0;  1 drivers
v0x98a0f0_0 .net "Q", 7 0, L_0x98c930;  1 drivers
v0x98a220_0 .net "S", 0 0, v0x9862b0_0;  alias, 1 drivers
v0x98a2c0_0 .var "Z", 0 0;
v0x98a380_0 .net *"_ivl_34", 0 0, L_0x98ccb0;  1 drivers
v0x98a460_0 .net *"_ivl_38", 0 0, L_0x98cd80;  1 drivers
v0x98a540_0 .net *"_ivl_42", 0 0, L_0x98ceb0;  1 drivers
v0x98a620_0 .net *"_ivl_46", 0 0, L_0x98cf80;  1 drivers
v0x98a700_0 .net *"_ivl_50", 0 0, L_0x98d0c0;  1 drivers
v0x98a7e0_0 .net *"_ivl_54", 0 0, L_0x98d190;  1 drivers
v0x98a8c0_0 .net *"_ivl_58", 0 0, L_0x98d2e0;  1 drivers
v0x98a9a0_0 .net *"_ivl_63", 0 0, L_0x98d6f0;  1 drivers
v0x98aa80_0 .net "clk", 0 0, v0x98b910_0;  alias, 1 drivers
v0x98ab20_0 .net "enable", 0 0, v0x986440_0;  alias, 1 drivers
E_0x96ac40 .event anyedge, v0x937280_0, v0x936f90_0, v0x936ca0_0;
L_0x98c2e0 .part L_0x98c930, 0, 1;
L_0x98c3b0 .part L_0x98c930, 1, 1;
L_0x98c480 .part L_0x98c930, 2, 1;
L_0x98c520 .part L_0x98c930, 3, 1;
L_0x98c6b0 .part L_0x98c930, 4, 1;
L_0x98c780 .part L_0x98c930, 5, 1;
L_0x98c890 .part L_0x98c930, 6, 1;
LS_0x98c930_0_0 .concat8 [ 1 1 1 1], v0x986dc0_0, v0x987410_0, v0x987a00_0, v0x9880e0_0;
LS_0x98c930_0_4 .concat8 [ 1 1 1 1], v0x9886f0_0, v0x988cd0_0, v0x9892e0_0, v0x989a80_0;
L_0x98c930 .concat8 [ 4 4 0 0], LS_0x98c930_0_0, LS_0x98c930_0_4;
L_0x98ccb0 .part L_0x98c930, 0, 1;
L_0x98cd80 .part L_0x98c930, 1, 1;
L_0x98ceb0 .part L_0x98c930, 2, 1;
L_0x98cf80 .part L_0x98c930, 3, 1;
L_0x98d0c0 .part L_0x98c930, 4, 1;
L_0x98d190 .part L_0x98c930, 5, 1;
L_0x98d2e0 .part L_0x98c930, 6, 1;
LS_0x98d3b0_0_0 .concat8 [ 1 1 1 1], L_0x98ccb0, L_0x98cd80, L_0x98ceb0, L_0x98cf80;
LS_0x98d3b0_0_4 .concat8 [ 1 1 1 1], L_0x98d0c0, L_0x98d190, L_0x98d2e0, L_0x98d6f0;
L_0x98d3b0 .concat8 [ 4 4 0 0], LS_0x98d3b0_0_0, LS_0x98d3b0_0_4;
L_0x98d6f0 .part L_0x98c930, 7, 1;
S_0x9869f0 .scope module, "DFF0" "D_FF" 4 14, 4 47 0, S_0x986720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Q";
v0x986cb0_0 .net "D", 0 0, v0x9862b0_0;  alias, 1 drivers
v0x986dc0_0 .var "Q", 0 0;
v0x986e80_0 .net "clk", 0 0, v0x98b910_0;  alias, 1 drivers
v0x986f70_0 .net "enable", 0 0, v0x986440_0;  alias, 1 drivers
S_0x9870c0 .scope module, "DFF1" "D_FF" 4 15, 4 47 0, S_0x986720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Q";
v0x987350_0 .net "D", 0 0, L_0x98c2e0;  1 drivers
v0x987410_0 .var "Q", 0 0;
v0x9874d0_0 .net "clk", 0 0, v0x98b910_0;  alias, 1 drivers
v0x987570_0 .net "enable", 0 0, v0x986440_0;  alias, 1 drivers
S_0x9876a0 .scope module, "DFF2" "D_FF" 4 16, 4 47 0, S_0x986720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Q";
v0x987940_0 .net "D", 0 0, L_0x98c3b0;  1 drivers
v0x987a00_0 .var "Q", 0 0;
v0x987ac0_0 .net "clk", 0 0, v0x98b910_0;  alias, 1 drivers
v0x987c20_0 .net "enable", 0 0, v0x986440_0;  alias, 1 drivers
S_0x987de0 .scope module, "DFF3" "D_FF" 4 17, 4 47 0, S_0x986720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Q";
v0x988000_0 .net "D", 0 0, L_0x98c480;  1 drivers
v0x9880e0_0 .var "Q", 0 0;
v0x9881a0_0 .net "clk", 0 0, v0x98b910_0;  alias, 1 drivers
v0x988270_0 .net "enable", 0 0, v0x986440_0;  alias, 1 drivers
S_0x9883a0 .scope module, "DFF4" "D_FF" 4 18, 4 47 0, S_0x986720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Q";
v0x988610_0 .net "D", 0 0, L_0x98c520;  1 drivers
v0x9886f0_0 .var "Q", 0 0;
v0x9887b0_0 .net "clk", 0 0, v0x98b910_0;  alias, 1 drivers
v0x988850_0 .net "enable", 0 0, v0x986440_0;  alias, 1 drivers
S_0x988980 .scope module, "DFF5" "D_FF" 4 19, 4 47 0, S_0x986720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Q";
v0x988bf0_0 .net "D", 0 0, L_0x98c6b0;  1 drivers
v0x988cd0_0 .var "Q", 0 0;
v0x988d90_0 .net "clk", 0 0, v0x98b910_0;  alias, 1 drivers
v0x988e60_0 .net "enable", 0 0, v0x986440_0;  alias, 1 drivers
S_0x988f90 .scope module, "DFF6" "D_FF" 4 20, 4 47 0, S_0x986720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Q";
v0x989200_0 .net "D", 0 0, L_0x98c780;  1 drivers
v0x9892e0_0 .var "Q", 0 0;
v0x9893a0_0 .net "clk", 0 0, v0x98b910_0;  alias, 1 drivers
v0x989580_0 .net "enable", 0 0, v0x986440_0;  alias, 1 drivers
S_0x9897c0 .scope module, "DFF7" "D_FF" 4 21, 4 47 0, S_0x986720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "Q";
v0x9899a0_0 .net "D", 0 0, L_0x98c890;  1 drivers
v0x989a80_0 .var "Q", 0 0;
v0x989b40_0 .net "clk", 0 0, v0x98b910_0;  alias, 1 drivers
v0x989c10_0 .net "enable", 0 0, v0x986440_0;  alias, 1 drivers
S_0x98adf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 146, 3 146 0, S_0x95f200;
 .timescale -12 -12;
E_0x96a920 .event anyedge, v0x98bb30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x98bb30_0;
    %nor/r;
    %assign/vec4 v0x98bb30_0, 0;
    %wait E_0x96a920;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x985990;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x986440_0, 0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x986210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x986170_0, 0;
    %assign/vec4 v0x9860d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x9862b0_0, 0;
    %wait E_0x9279f0;
    %wait E_0x943a60;
    %wait E_0x943a60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x986440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9862b0_0, 0;
    %wait E_0x943a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9862b0_0, 0;
    %wait E_0x943a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9862b0_0, 0;
    %wait E_0x943a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9862b0_0, 0;
    %wait E_0x943a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9862b0_0, 0;
    %wait E_0x943a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9862b0_0, 0;
    %wait E_0x943a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9862b0_0, 0;
    %wait E_0x943a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9862b0_0, 0;
    %wait E_0x943a60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x986440_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x9862b0_0, 0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x986210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x986170_0, 0;
    %assign/vec4 v0x9860d0_0, 0;
    %wait E_0x943a60;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x986210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x986170_0, 0;
    %assign/vec4 v0x9860d0_0, 0;
    %wait E_0x943a60;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x986210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x986170_0, 0;
    %assign/vec4 v0x9860d0_0, 0;
    %wait E_0x943a60;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x986210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x986170_0, 0;
    %assign/vec4 v0x9860d0_0, 0;
    %wait E_0x943a60;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x986210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x986170_0, 0;
    %assign/vec4 v0x9860d0_0, 0;
    %wait E_0x9279f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x985ed0;
    %join;
    %pushi/vec4 500, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x943f80;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9862b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x986210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x986170_0, 0;
    %assign/vec4 v0x9860d0_0, 0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x986440_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x95a760;
T_4 ;
    %wait E_0x943a60;
    %load/vec4 v0x985710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x9857d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x9378f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x9857d0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x9869f0;
T_5 ;
    %wait E_0x943a60;
    %load/vec4 v0x986f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x986cb0_0;
    %assign/vec4 v0x986dc0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x9870c0;
T_6 ;
    %wait E_0x943a60;
    %load/vec4 v0x987570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x987350_0;
    %assign/vec4 v0x987410_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x9876a0;
T_7 ;
    %wait E_0x943a60;
    %load/vec4 v0x987c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x987940_0;
    %assign/vec4 v0x987a00_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x987de0;
T_8 ;
    %wait E_0x943a60;
    %load/vec4 v0x988270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x988000_0;
    %assign/vec4 v0x9880e0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x9883a0;
T_9 ;
    %wait E_0x943a60;
    %load/vec4 v0x988850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x988610_0;
    %assign/vec4 v0x9886f0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x988980;
T_10 ;
    %wait E_0x943a60;
    %load/vec4 v0x988e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x988bf0_0;
    %assign/vec4 v0x988cd0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x988f90;
T_11 ;
    %wait E_0x943a60;
    %load/vec4 v0x989580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x989200_0;
    %assign/vec4 v0x9892e0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x9897c0;
T_12 ;
    %wait E_0x943a60;
    %load/vec4 v0x989c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x9899a0_0;
    %assign/vec4 v0x989a80_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x986720;
T_13 ;
    %wait E_0x96ac40;
    %load/vec4 v0x989d40_0;
    %load/vec4 v0x989e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x989f60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %jmp T_13.8;
T_13.0 ;
    %load/vec4 v0x98a050_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x98a2c0_0, 0, 1;
    %jmp T_13.8;
T_13.1 ;
    %load/vec4 v0x98a050_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x98a2c0_0, 0, 1;
    %jmp T_13.8;
T_13.2 ;
    %load/vec4 v0x98a050_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x98a2c0_0, 0, 1;
    %jmp T_13.8;
T_13.3 ;
    %load/vec4 v0x98a050_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x98a2c0_0, 0, 1;
    %jmp T_13.8;
T_13.4 ;
    %load/vec4 v0x98a050_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x98a2c0_0, 0, 1;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v0x98a050_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x98a2c0_0, 0, 1;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v0x98a050_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x98a2c0_0, 0, 1;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v0x98a050_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x98a2c0_0, 0, 1;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x95f200;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98b910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x98bb30_0, 0, 1;
    %end;
    .thread T_14, $init;
    .scope S_0x95f200;
T_15 ;
T_15.0 ;
    %delay 5, 0;
    %load/vec4 v0x98b910_0;
    %inv;
    %store/vec4 v0x98b910_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0x95f200;
T_16 ;
    %vpi_call/w 3 110 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 111 "$dumpvars", 32'sb00000000000000000000000000000001, v0x986350_0, v0x98bdc0_0, v0x98b910_0, v0x98b9b0_0, v0x98b1e0_0, v0x98afc0_0, v0x98b080_0, v0x98b140_0, v0x98b320_0, v0x98b280_0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x95f200;
T_17 ;
    %load/vec4 v0x98ba50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x98ba50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x98ba50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_17.1;
T_17.0 ;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has no mismatches.", "Z" {0 0 0};
T_17.1 ;
    %load/vec4 v0x98ba50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x98ba50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 158 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 159 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x98ba50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x98ba50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 160 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_17, $final;
    .scope S_0x95f200;
T_18 ;
    %wait E_0x943f80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x98ba50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98ba50_0, 4, 32;
    %load/vec4 v0x98bbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x98ba50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98ba50_0, 4, 32;
T_18.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x98ba50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98ba50_0, 4, 32;
T_18.0 ;
    %load/vec4 v0x98b320_0;
    %load/vec4 v0x98b320_0;
    %load/vec4 v0x98b280_0;
    %xor;
    %load/vec4 v0x98b320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_18.4, 6;
    %load/vec4 v0x98ba50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.6, 4;
    %vpi_func 3 175 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98ba50_0, 4, 32;
T_18.6 ;
    %load/vec4 v0x98ba50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x98ba50_0, 4, 32;
T_18.4 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q12/ece241_2013_q12_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/ece241_2013_q12/iter0/response4/top_module.sv";
