Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Apr 19 15:44:31 2024
| Host         : Jorbis-Zenbook running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab6pong_timing_summary_routed.rpt -pb lab6pong_timing_summary_routed.pb -rpx lab6pong_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               34          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (106)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: aP_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: lP_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: mover_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pP_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: qP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yLeft_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yLeft_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yLeft_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yLeft_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yLeft_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yLeft_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yLeft_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yLeft_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.201        0.000                      0                  181        0.114        0.000                      0                  181        4.020        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              1.201        0.000                      0                  181        0.114        0.000                      0                  181        4.020        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        1.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mover_reg/S
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 3.989ns (49.045%)  route 4.144ns (50.955%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.719     6.323    pulseGen.count_reg_n_0_[5]
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.960 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.179 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.604     7.783    count1[9]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.295     8.078 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.078    pulseGen.count[11]_i_5_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.628 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.628    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.850 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.481     9.331    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X1Y52          LUT1 (Prop_lut1_I0_O)        0.299     9.630 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.630    pulseGen.count[14]_i_5_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.180 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.180    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.514 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.783    11.297    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X0Y52          LUT6 (Prop_lut6_I1_O)        0.303    11.600 r  pulseGen.count[20]_i_6/O
                         net (fo=1, routed)           0.739    12.339    pulseGen.count[20]_i_6_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.124    12.463 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.819    13.281    count
    SLICE_X2Y49          FDSE                                         r  mover_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X2Y49          FDSE                                         r  mover_reg/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X2Y49          FDSE (Setup_fdse_C_S)       -0.524    14.482    mover_reg
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 3.989ns (49.045%)  route 4.144ns (50.955%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.719     6.323    pulseGen.count_reg_n_0_[5]
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.960 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.179 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.604     7.783    count1[9]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.295     8.078 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.078    pulseGen.count[11]_i_5_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.628 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.628    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.850 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.481     9.331    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X1Y52          LUT1 (Prop_lut1_I0_O)        0.299     9.630 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.630    pulseGen.count[14]_i_5_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.180 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.180    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.514 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.783    11.297    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X0Y52          LUT6 (Prop_lut6_I1_O)        0.303    11.600 r  pulseGen.count[20]_i_6/O
                         net (fo=1, routed)           0.739    12.339    pulseGen.count[20]_i_6_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.124    12.463 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.819    13.281    count
    SLICE_X3Y49          FDRE                                         r  pulseGen.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  pulseGen.count_reg[0]/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X3Y49          FDRE (Setup_fdre_C_R)       -0.429    14.577    pulseGen.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 3.989ns (49.045%)  route 4.144ns (50.955%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.719     6.323    pulseGen.count_reg_n_0_[5]
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.960 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.179 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.604     7.783    count1[9]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.295     8.078 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.078    pulseGen.count[11]_i_5_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.628 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.628    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.850 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.481     9.331    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X1Y52          LUT1 (Prop_lut1_I0_O)        0.299     9.630 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.630    pulseGen.count[14]_i_5_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.180 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.180    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.514 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.783    11.297    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X0Y52          LUT6 (Prop_lut6_I1_O)        0.303    11.600 r  pulseGen.count[20]_i_6/O
                         net (fo=1, routed)           0.739    12.339    pulseGen.count[20]_i_6_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.124    12.463 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.819    13.281    count
    SLICE_X3Y49          FDRE                                         r  pulseGen.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  pulseGen.count_reg[1]/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X3Y49          FDRE (Setup_fdre_C_R)       -0.429    14.577    pulseGen.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 3.989ns (49.045%)  route 4.144ns (50.955%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.719     6.323    pulseGen.count_reg_n_0_[5]
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.960 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.179 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.604     7.783    count1[9]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.295     8.078 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.078    pulseGen.count[11]_i_5_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.628 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.628    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.850 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.481     9.331    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X1Y52          LUT1 (Prop_lut1_I0_O)        0.299     9.630 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.630    pulseGen.count[14]_i_5_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.180 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.180    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.514 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.783    11.297    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X0Y52          LUT6 (Prop_lut6_I1_O)        0.303    11.600 r  pulseGen.count[20]_i_6/O
                         net (fo=1, routed)           0.739    12.339    pulseGen.count[20]_i_6_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.124    12.463 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.819    13.281    count
    SLICE_X3Y49          FDRE                                         r  pulseGen.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  pulseGen.count_reg[2]/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X3Y49          FDRE (Setup_fdre_C_R)       -0.429    14.577    pulseGen.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 3.989ns (49.045%)  route 4.144ns (50.955%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.719     6.323    pulseGen.count_reg_n_0_[5]
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.960 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.179 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.604     7.783    count1[9]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.295     8.078 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.078    pulseGen.count[11]_i_5_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.628 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.628    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.850 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.481     9.331    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X1Y52          LUT1 (Prop_lut1_I0_O)        0.299     9.630 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.630    pulseGen.count[14]_i_5_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.180 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.180    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.514 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.783    11.297    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X0Y52          LUT6 (Prop_lut6_I1_O)        0.303    11.600 r  pulseGen.count[20]_i_6/O
                         net (fo=1, routed)           0.739    12.339    pulseGen.count[20]_i_6_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.124    12.463 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.819    13.281    count
    SLICE_X3Y49          FDRE                                         r  pulseGen.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  pulseGen.count_reg[3]/C
                         clock pessimism              0.180    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X3Y49          FDRE (Setup_fdre_C_R)       -0.429    14.577    pulseGen.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.059ns  (logic 3.989ns (49.499%)  route 4.070ns (50.501%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.719     6.323    pulseGen.count_reg_n_0_[5]
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.960 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.179 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.604     7.783    count1[9]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.295     8.078 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.078    pulseGen.count[11]_i_5_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.628 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.628    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.850 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.481     9.331    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X1Y52          LUT1 (Prop_lut1_I0_O)        0.299     9.630 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.630    pulseGen.count[14]_i_5_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.180 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.180    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.514 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.783    11.297    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X0Y52          LUT6 (Prop_lut6_I1_O)        0.303    11.600 r  pulseGen.count[20]_i_6/O
                         net (fo=1, routed)           0.739    12.339    pulseGen.count[20]_i_6_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.124    12.463 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.744    13.207    count
    SLICE_X2Y54          FDRE                                         r  pulseGen.count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  pulseGen.count_reg[19]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y54          FDRE (Setup_fdre_C_R)       -0.524    14.563    pulseGen.count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -13.207    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.059ns  (logic 3.989ns (49.499%)  route 4.070ns (50.501%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.719     6.323    pulseGen.count_reg_n_0_[5]
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.960 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.179 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.604     7.783    count1[9]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.295     8.078 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.078    pulseGen.count[11]_i_5_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.628 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.628    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.850 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.481     9.331    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X1Y52          LUT1 (Prop_lut1_I0_O)        0.299     9.630 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.630    pulseGen.count[14]_i_5_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.180 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.180    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.514 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.783    11.297    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X0Y52          LUT6 (Prop_lut6_I1_O)        0.303    11.600 r  pulseGen.count[20]_i_6/O
                         net (fo=1, routed)           0.739    12.339    pulseGen.count[20]_i_6_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.124    12.463 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.744    13.207    count
    SLICE_X2Y54          FDRE                                         r  pulseGen.count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  pulseGen.count_reg[20]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y54          FDRE (Setup_fdre_C_R)       -0.524    14.563    pulseGen.count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -13.207    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.047ns  (logic 3.989ns (49.571%)  route 4.058ns (50.429%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.719     6.323    pulseGen.count_reg_n_0_[5]
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.960 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.179 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.604     7.783    count1[9]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.295     8.078 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.078    pulseGen.count[11]_i_5_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.628 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.628    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.850 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.481     9.331    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X1Y52          LUT1 (Prop_lut1_I0_O)        0.299     9.630 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.630    pulseGen.count[14]_i_5_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.180 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.180    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.514 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.783    11.297    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X0Y52          LUT6 (Prop_lut6_I1_O)        0.303    11.600 r  pulseGen.count[20]_i_6/O
                         net (fo=1, routed)           0.739    12.339    pulseGen.count[20]_i_6_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.124    12.463 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.732    13.195    count
    SLICE_X0Y53          FDRE                                         r  pulseGen.count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  pulseGen.count_reg[17]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y53          FDRE (Setup_fdre_C_R)       -0.429    14.658    pulseGen.count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -13.195    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.047ns  (logic 3.989ns (49.571%)  route 4.058ns (50.429%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.719     6.323    pulseGen.count_reg_n_0_[5]
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.960 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.179 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.604     7.783    count1[9]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.295     8.078 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.078    pulseGen.count[11]_i_5_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.628 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.628    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.850 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.481     9.331    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X1Y52          LUT1 (Prop_lut1_I0_O)        0.299     9.630 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.630    pulseGen.count[14]_i_5_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.180 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.180    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.514 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.783    11.297    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X0Y52          LUT6 (Prop_lut6_I1_O)        0.303    11.600 r  pulseGen.count[20]_i_6/O
                         net (fo=1, routed)           0.739    12.339    pulseGen.count[20]_i_6_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.124    12.463 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.732    13.195    count
    SLICE_X0Y53          FDRE                                         r  pulseGen.count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y53          FDRE                                         r  pulseGen.count_reg[18]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y53          FDRE (Setup_fdre_C_R)       -0.429    14.658    pulseGen.count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -13.195    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 3.989ns (50.007%)  route 3.988ns (49.993%))
  Logic Levels:           10  (CARRY4=6 LUT1=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.627     5.148    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  pulseGen.count_reg[5]/Q
                         net (fo=1, routed)           0.719     6.323    pulseGen.count_reg_n_0_[5]
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.960 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.179 f  pulseGen.count_reg[15]_i_3/O[0]
                         net (fo=2, routed)           0.604     7.783    count1[9]
    SLICE_X3Y51          LUT1 (Prop_lut1_I0_O)        0.295     8.078 r  pulseGen.count[11]_i_5/O
                         net (fo=1, routed)           0.000     8.078    pulseGen.count[11]_i_5_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.628 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.628    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.850 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.481     9.331    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X1Y52          LUT1 (Prop_lut1_I0_O)        0.299     9.630 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.630    pulseGen.count[14]_i_5_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.180 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.180    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.514 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           0.783    11.297    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X0Y52          LUT6 (Prop_lut6_I1_O)        0.303    11.600 r  pulseGen.count[20]_i_6/O
                         net (fo=1, routed)           0.739    12.339    pulseGen.count[20]_i_6_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.124    12.463 r  pulseGen.count[20]_i_1/O
                         net (fo=22, routed)          0.662    13.125    count
    SLICE_X0Y52          FDRE                                         r  pulseGen.count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  pulseGen.count_reg[13]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y52          FDRE (Setup_fdre_C_R)       -0.429    14.659    pulseGen.count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -13.125    
  -------------------------------------------------------------------
                         slack                                  1.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2ClkEdgeDetector/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2ClkEdgeDetector/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.725%)  route 0.244ns (62.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.448    ps2KeyboardInterface/ps2ClkEdgeDetector/clk_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  ps2KeyboardInterface/ps2ClkEdgeDetector/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.148     1.596 r  ps2KeyboardInterface/ps2ClkEdgeDetector/aux_reg[0]/Q
                         net (fo=2, routed)           0.244     1.841    ps2KeyboardInterface/ps2ClkEdgeDetector/aux_reg_n_0_[0]
    SLICE_X8Y49          FDRE                                         r  ps2KeyboardInterface/ps2ClkEdgeDetector/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.837     1.964    ps2KeyboardInterface/ps2ClkEdgeDetector/clk_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  ps2KeyboardInterface/ps2ClkEdgeDetector/aux_reg[1]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.006     1.726    ps2KeyboardInterface/ps2ClkEdgeDetector/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X7Y49          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDSE (Prop_fdse_C_Q)         0.128     1.605 r  ps2KeyboardInterface/ps2DataShf_reg[6]/Q
                         net (fo=3, routed)           0.059     1.664    ps2KeyboardInterface/p_3_in
    SLICE_X6Y49          FDRE                                         r  ps2KeyboardInterface/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  ps2KeyboardInterface/data_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.009     1.499    ps2KeyboardInterface/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pulseGen.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.369ns (68.754%)  route 0.168ns (31.246%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  pulseGen.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  pulseGen.count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.787    pulseGen.count_reg_n_0_[0]
    SLICE_X3Y49          LUT1 (Prop_lut1_I0_O)        0.042     1.829 r  pulseGen.count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.829    count1[0]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.961 r  pulseGen.count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    pulseGen.count_reg[3]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  pulseGen.count_reg[6]_i_1/O[0]
                         net (fo=3, routed)           0.000     2.016    pulseGen.count_reg[6]_i_1_n_7
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     1.992    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[4]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.102     1.850    pulseGen.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 pulseGen.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.380ns (69.382%)  route 0.168ns (30.618%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  pulseGen.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  pulseGen.count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.787    pulseGen.count_reg_n_0_[0]
    SLICE_X3Y49          LUT1 (Prop_lut1_I0_O)        0.042     1.829 r  pulseGen.count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.829    count1[0]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.961 r  pulseGen.count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    pulseGen.count_reg[3]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  pulseGen.count_reg[6]_i_1/O[2]
                         net (fo=3, routed)           0.000     2.027    pulseGen.count_reg[6]_i_1_n_5
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     1.992    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[6]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.102     1.850    pulseGen.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (62.981%)  route 0.075ns (37.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X7Y49          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDSE (Prop_fdse_C_Q)         0.128     1.605 r  ps2KeyboardInterface/ps2DataShf_reg[7]/Q
                         net (fo=3, routed)           0.075     1.680    ps2KeyboardInterface/p_2_in
    SLICE_X6Y49          FDRE                                         r  ps2KeyboardInterface/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  ps2KeyboardInterface/data_reg[6]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.010     1.500    ps2KeyboardInterface/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.846%)  route 0.136ns (49.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X7Y49          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDSE (Prop_fdse_C_Q)         0.141     1.618 r  ps2KeyboardInterface/ps2DataShf_reg[3]/Q
                         net (fo=3, routed)           0.136     1.754    ps2KeyboardInterface/p_6_in
    SLICE_X6Y48          FDRE                                         r  ps2KeyboardInterface/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  ps2KeyboardInterface/data_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.063     1.556    ps2KeyboardInterface/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.212ns (66.588%)  route 0.106ns (33.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.595     1.478    screenInteface/CLK
    SLICE_X2Y43          FDRE                                         r  screenInteface/lineCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  screenInteface/lineCnt_reg[0]/Q
                         net (fo=9, routed)           0.106     1.749    screenInteface/lineCnt_reg_n_0_[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.048     1.797 r  screenInteface/lineCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.797    screenInteface/p_1_in[3]
    SLICE_X3Y43          FDRE                                         r  screenInteface/lineCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.866     1.993    screenInteface/CLK
    SLICE_X3Y43          FDRE                                         r  screenInteface/lineCnt_reg[3]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.107     1.598    screenInteface/lineCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pulseGen.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.405ns (70.718%)  route 0.168ns (29.282%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.479    clk_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  pulseGen.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  pulseGen.count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.787    pulseGen.count_reg_n_0_[0]
    SLICE_X3Y49          LUT1 (Prop_lut1_I0_O)        0.042     1.829 r  pulseGen.count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.829    count1[0]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.961 r  pulseGen.count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.962    pulseGen.count_reg[3]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  pulseGen.count_reg[6]_i_1/O[1]
                         net (fo=3, routed)           0.000     2.052    pulseGen.count_reg[6]_i_1_n_6
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     1.992    clk_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  pulseGen.count_reg[5]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.102     1.850    pulseGen.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.014%)  route 0.130ns (47.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X7Y49          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDSE (Prop_fdse_C_Q)         0.141     1.618 r  ps2KeyboardInterface/ps2DataShf_reg[5]/Q
                         net (fo=3, routed)           0.130     1.748    ps2KeyboardInterface/p_4_in
    SLICE_X6Y49          FDRE                                         r  ps2KeyboardInterface/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  ps2KeyboardInterface/data_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.052     1.542    ps2KeyboardInterface/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.595     1.478    screenInteface/CLK
    SLICE_X2Y43          FDRE                                         r  screenInteface/lineCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  screenInteface/lineCnt_reg[0]/Q
                         net (fo=9, routed)           0.106     1.749    screenInteface/lineCnt_reg_n_0_[0]
    SLICE_X3Y43          LUT4 (Prop_lut4_I1_O)        0.045     1.794 r  screenInteface/lineCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    screenInteface/p_1_in[2]
    SLICE_X3Y43          FDRE                                         r  screenInteface/lineCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.866     1.993    screenInteface/CLK
    SLICE_X3Y43          FDRE                                         r  screenInteface/lineCnt_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.091     1.582    screenInteface/lineCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y48    aP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y48    keyboardScanner.state_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y48    lP_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X2Y49    mover_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y48    pP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y49    pulseGen.count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y51    pulseGen.count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y51    pulseGen.count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y51    pulseGen.count_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y48    aP_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y48    aP_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y48    keyboardScanner.state_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y48    keyboardScanner.state_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y48    lP_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y48    lP_reg/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X2Y49    mover_reg/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X2Y49    mover_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y51   ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y48    aP_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y48    aP_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y48    keyboardScanner.state_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y48    keyboardScanner.state_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y48    lP_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y48    lP_reg/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X2Y49    mover_reg/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X2Y49    mover_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yLeft_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            xBallRegister.dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.432ns  (logic 1.339ns (30.214%)  route 3.093ns (69.786%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          LDCE                         0.000     0.000 r  yLeft_reg[0]/G
    SLICE_X7Y45          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[0]/Q
                         net (fo=12, routed)          1.741     2.300    yLeft[0]
    SLICE_X4Y47          LUT4 (Prop_lut4_I1_O)        0.124     2.424 r  xBallRegister.dir_reg_i_23/O
                         net (fo=1, routed)           0.000     2.424    xBallRegister.dir_reg_i_23_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.956 r  xBallRegister.dir_reg_i_4/CO[3]
                         net (fo=2, routed)           0.881     3.837    dir29_in
    SLICE_X3Y46          LUT3 (Prop_lut3_I1_O)        0.124     3.961 r  xBallRegister.dir_reg_i_1/O
                         net (fo=1, routed)           0.471     4.432    dir012_out
    SLICE_X3Y46          LDCE                                         r  xBallRegister.dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.394ns  (logic 1.833ns (41.715%)  route 2.561ns (58.285%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          LDCE                         0.000     0.000 r  yLeft_reg[3]/G
    SLICE_X6Y45          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yLeft_reg[3]/Q
                         net (fo=13, routed)          1.160     1.785    yLeft[3]
    SLICE_X7Y44          LUT5 (Prop_lut5_I4_O)        0.124     1.909 r  yLeft_reg[7]_i_8/O
                         net (fo=2, routed)           0.807     2.717    yLeft_reg[7]_i_8_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.124     2.841 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.593     3.434    yLeft_reg[4]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.071 r  yLeft_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.071    yLeft_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.394 r  yLeft_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.394    yLeft_reg[7]_i_1_n_6
    SLICE_X6Y46          LDCE                                         r  yLeft_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.310ns  (logic 1.749ns (40.579%)  route 2.561ns (59.421%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          LDCE                         0.000     0.000 r  yLeft_reg[3]/G
    SLICE_X6Y45          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yLeft_reg[3]/Q
                         net (fo=13, routed)          1.160     1.785    yLeft[3]
    SLICE_X7Y44          LUT5 (Prop_lut5_I4_O)        0.124     1.909 r  yLeft_reg[7]_i_8/O
                         net (fo=2, routed)           0.807     2.717    yLeft_reg[7]_i_8_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.124     2.841 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.593     3.434    yLeft_reg[4]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.071 r  yLeft_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.071    yLeft_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.310 r  yLeft_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.310    yLeft_reg[7]_i_1_n_5
    SLICE_X6Y46          LDCE                                         r  yLeft_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.290ns  (logic 1.729ns (40.302%)  route 2.561ns (59.698%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          LDCE                         0.000     0.000 r  yLeft_reg[3]/G
    SLICE_X6Y45          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yLeft_reg[3]/Q
                         net (fo=13, routed)          1.160     1.785    yLeft[3]
    SLICE_X7Y44          LUT5 (Prop_lut5_I4_O)        0.124     1.909 r  yLeft_reg[7]_i_8/O
                         net (fo=2, routed)           0.807     2.717    yLeft_reg[7]_i_8_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.124     2.841 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.593     3.434    yLeft_reg[4]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.071 r  yLeft_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.071    yLeft_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.290 r  yLeft_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.290    yLeft_reg[7]_i_1_n_7
    SLICE_X6Y46          LDCE                                         r  yLeft_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.166ns  (logic 1.605ns (38.525%)  route 2.561ns (61.475%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          LDCE                         0.000     0.000 r  yLeft_reg[3]/G
    SLICE_X6Y45          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yLeft_reg[3]/Q
                         net (fo=13, routed)          1.160     1.785    yLeft[3]
    SLICE_X7Y44          LUT5 (Prop_lut5_I4_O)        0.124     1.909 r  yLeft_reg[7]_i_8/O
                         net (fo=2, routed)           0.807     2.717    yLeft_reg[7]_i_8_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.124     2.841 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.593     3.434    yLeft_reg[4]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.166 r  yLeft_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.166    yLeft_reg[4]_i_1_n_4
    SLICE_X6Y45          LDCE                                         r  yLeft_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.131ns  (logic 2.065ns (49.990%)  route 2.066ns (50.010%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          LDCE                         0.000     0.000 r  yRight_reg[2]/G
    SLICE_X6Y43          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[2]/Q
                         net (fo=13, routed)          0.899     1.524    yRight[2]
    SLICE_X7Y44          LUT5 (Prop_lut5_I3_O)        0.153     1.677 r  yRight_reg[7]_i_8/O
                         net (fo=2, routed)           0.647     2.324    yRight_reg[7]_i_8_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.327     2.651 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.520     3.171    yRight_reg[4]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.808 r  yRight_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    yRight_reg[4]_i_1_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.131 r  yRight_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.131    yRight_reg[7]_i_1_n_6
    SLICE_X6Y44          LDCE                                         r  yRight_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.102ns  (logic 1.541ns (37.566%)  route 2.561ns (62.434%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          LDCE                         0.000     0.000 r  yLeft_reg[3]/G
    SLICE_X6Y45          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yLeft_reg[3]/Q
                         net (fo=13, routed)          1.160     1.785    yLeft[3]
    SLICE_X7Y44          LUT5 (Prop_lut5_I4_O)        0.124     1.909 r  yLeft_reg[7]_i_8/O
                         net (fo=2, routed)           0.807     2.717    yLeft_reg[7]_i_8_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.124     2.841 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.593     3.434    yLeft_reg[4]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     4.102 r  yLeft_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.102    yLeft_reg[4]_i_1_n_5
    SLICE_X6Y45          LDCE                                         r  yLeft_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.047ns  (logic 1.981ns (48.952%)  route 2.066ns (51.048%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          LDCE                         0.000     0.000 r  yRight_reg[2]/G
    SLICE_X6Y43          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[2]/Q
                         net (fo=13, routed)          0.899     1.524    yRight[2]
    SLICE_X7Y44          LUT5 (Prop_lut5_I3_O)        0.153     1.677 r  yRight_reg[7]_i_8/O
                         net (fo=2, routed)           0.647     2.324    yRight_reg[7]_i_8_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.327     2.651 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.520     3.171    yRight_reg[4]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.808 r  yRight_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    yRight_reg[4]_i_1_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.047 r  yRight_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.047    yRight_reg[7]_i_1_n_5
    SLICE_X6Y44          LDCE                                         r  yRight_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.027ns  (logic 1.961ns (48.698%)  route 2.066ns (51.302%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          LDCE                         0.000     0.000 r  yRight_reg[2]/G
    SLICE_X6Y43          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[2]/Q
                         net (fo=13, routed)          0.899     1.524    yRight[2]
    SLICE_X7Y44          LUT5 (Prop_lut5_I3_O)        0.153     1.677 r  yRight_reg[7]_i_8/O
                         net (fo=2, routed)           0.647     2.324    yRight_reg[7]_i_8_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.327     2.651 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.520     3.171    yRight_reg[4]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     3.808 r  yRight_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    yRight_reg[4]_i_1_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.027 r  yRight_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.027    yRight_reg[7]_i_1_n_7
    SLICE_X6Y44          LDCE                                         r  yRight_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.985ns  (logic 1.424ns (35.733%)  route 2.561ns (64.267%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          LDCE                         0.000     0.000 r  yLeft_reg[3]/G
    SLICE_X6Y45          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yLeft_reg[3]/Q
                         net (fo=13, routed)          1.160     1.785    yLeft[3]
    SLICE_X7Y44          LUT5 (Prop_lut5_I4_O)        0.124     1.909 r  yLeft_reg[7]_i_8/O
                         net (fo=2, routed)           0.807     2.717    yLeft_reg[7]_i_8_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.124     2.841 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.593     3.434    yLeft_reg[4]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551     3.985 r  yLeft_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.985    yLeft_reg[4]_i_1_n_6
    SLICE_X6Y45          LDCE                                         r  yLeft_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xBall_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            xBall_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.266ns (57.538%)  route 0.196ns (42.462%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          LDCE                         0.000     0.000 r  xBall_reg[4]/G
    SLICE_X0Y46          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[4]/Q
                         net (fo=6, routed)           0.196     0.354    xBall[4]
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.045     0.399 r  xBall_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.399    xBall_reg[4]_i_3_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.462 r  xBall_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.462    xBall_reg[4]_i_1_n_4
    SLICE_X0Y46          LDCE                                         r  xBall_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.288ns (62.165%)  route 0.175ns (37.835%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          LDCE                         0.000     0.000 r  yLeft_reg[2]/G
    SLICE_X6Y45          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  yLeft_reg[2]/Q
                         net (fo=13, routed)          0.175     0.353    yLeft[2]
    SLICE_X6Y45          LUT2 (Prop_lut2_I0_O)        0.045     0.398 r  yLeft_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     0.398    yLeft_reg[4]_i_4_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.463 r  yLeft_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.463    yLeft_reg[4]_i_1_n_5
    SLICE_X6Y45          LDCE                                         r  yLeft_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xBall_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            xBall_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.268ns (57.628%)  route 0.197ns (42.372%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          LDCE                         0.000     0.000 r  xBall_reg[5]/G
    SLICE_X0Y47          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[5]/Q
                         net (fo=6, routed)           0.197     0.355    xBall[5]
    SLICE_X0Y47          LUT2 (Prop_lut2_I0_O)        0.045     0.400 r  xBall_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     0.400    xBall_reg[7]_i_3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.465 r  xBall_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.465    xBall_reg[7]_i_1_n_6
    SLICE_X0Y47          LDCE                                         r  xBall_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yBall_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yBall_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.287ns (60.714%)  route 0.186ns (39.286%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          LDCE                         0.000     0.000 r  yBall_reg[4]/G
    SLICE_X2Y45          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  yBall_reg[4]/Q
                         net (fo=14, routed)          0.186     0.364    yBall[4]
    SLICE_X2Y45          LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  yBall_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.409    yBall_reg[4]_i_2_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.473 r  yBall_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.473    yBall_reg[4]_i_1_n_4
    SLICE_X2Y45          LDCE                                         r  yBall_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.287ns (60.706%)  route 0.186ns (39.294%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          LDCE                         0.000     0.000 r  yLeft_reg[4]/G
    SLICE_X6Y45          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  yLeft_reg[4]/Q
                         net (fo=18, routed)          0.186     0.364    yLeft[4]
    SLICE_X6Y45          LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  yLeft_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.409    yLeft_reg[4]_i_3_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.473 r  yLeft_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.473    yLeft_reg[4]_i_1_n_4
    SLICE_X6Y45          LDCE                                         r  yLeft_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.316ns (66.790%)  route 0.157ns (33.210%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          LDCE                         0.000     0.000 r  yRight_reg[0]/G
    SLICE_X5Y44          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yRight_reg[0]/Q
                         net (fo=12, routed)          0.157     0.315    yRight[0]
    SLICE_X6Y43          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.473 r  yRight_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.473    yRight_reg[4]_i_1_n_7
    SLICE_X6Y43          LDCE                                         r  yRight_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yBall_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            yBall_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.289ns (60.790%)  route 0.186ns (39.210%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          LDCE                         0.000     0.000 r  yBall_reg[1]/G
    SLICE_X2Y45          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  yBall_reg[1]/Q
                         net (fo=14, routed)          0.186     0.364    yBall[1]
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.045     0.409 r  yBall_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     0.409    yBall_reg[4]_i_4_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.475 r  yBall_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.475    yBall_reg[4]_i_1_n_6
    SLICE_X2Y45          LDCE                                         r  yBall_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yBall_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            yBall_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.293ns (61.117%)  route 0.186ns (38.883%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          LDCE                         0.000     0.000 r  yBall_reg[1]/G
    SLICE_X2Y45          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  yBall_reg[1]/Q
                         net (fo=14, routed)          0.186     0.364    yBall[1]
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.045     0.409 r  yBall_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     0.409    yBall_reg[4]_i_5_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.479 r  yBall_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.479    yBall_reg[4]_i_1_n_7
    SLICE_X2Y45          LDCE                                         r  yBall_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xBall_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            xBall_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.273ns (56.760%)  route 0.208ns (43.240%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          LDCE                         0.000     0.000 r  xBall_reg[5]/G
    SLICE_X0Y47          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[5]/Q
                         net (fo=6, routed)           0.208     0.366    xBall[5]
    SLICE_X0Y47          LUT2 (Prop_lut2_I1_O)        0.045     0.411 r  xBall_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     0.411    xBall_reg[7]_i_4_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.481 r  xBall_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.481    xBall_reg[7]_i_1_n_7
    SLICE_X0Y47          LDCE                                         r  xBall_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.287ns (59.440%)  route 0.196ns (40.560%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          LDCE                         0.000     0.000 r  yRight_reg[4]/G
    SLICE_X6Y43          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  yRight_reg[4]/Q
                         net (fo=18, routed)          0.196     0.374    yRight[4]
    SLICE_X6Y43          LUT2 (Prop_lut2_I1_O)        0.045     0.419 r  yRight_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.419    yRight_reg[4]_i_3_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.483 r  yRight_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.483    yRight_reg[4]_i_1_n_4
    SLICE_X6Y43          LDCE                                         r  yRight_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.095ns  (logic 3.959ns (64.963%)  route 2.135ns (35.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.638     5.159    screenInteface/CLK
    SLICE_X1Y44          FDSE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDSE (Prop_fdse_C_Q)         0.456     5.615 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           2.135     7.751    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.254 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.254    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.892ns  (logic 3.953ns (67.086%)  route 1.939ns (32.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.637     5.158    screenInteface/CLK
    SLICE_X1Y42          FDSE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDSE (Prop_fdse_C_Q)         0.456     5.614 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           1.939     7.553    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.050 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.050    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.871ns  (logic 3.958ns (67.423%)  route 1.913ns (32.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.636     5.157    screenInteface/CLK
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  screenInteface/RGB_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           1.913     7.526    lopt_2
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.028 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.028    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.845ns  (logic 3.981ns (68.105%)  route 1.864ns (31.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.636     5.157    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  screenInteface/RGB_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           1.864     7.478    lopt_5
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.002 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.002    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.842ns  (logic 3.986ns (68.234%)  route 1.856ns (31.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.638     5.159    screenInteface/CLK
    SLICE_X0Y43          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  screenInteface/RGB_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           1.856     7.471    lopt_9
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.002 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.002    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.818ns  (logic 3.959ns (68.055%)  route 1.858ns (31.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.636     5.157    screenInteface/CLK
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  screenInteface/RGB_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           1.858     7.472    lopt_3
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.975 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.975    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.810ns  (logic 3.951ns (68.008%)  route 1.859ns (31.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.636     5.157    screenInteface/CLK
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  screenInteface/RGB_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           1.859     7.472    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.967 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.967    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.790ns  (logic 3.977ns (68.687%)  route 1.813ns (31.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.636     5.157    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  screenInteface/RGB_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           1.813     7.426    lopt_6
    J17                  OBUF (Prop_obuf_I_O)         3.521    10.947 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.947    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.713ns  (logic 3.975ns (69.579%)  route 1.738ns (30.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.636     5.157    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  screenInteface/RGB_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.738     7.351    lopt_4
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.870 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.870    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.668ns  (logic 3.980ns (70.212%)  route 1.688ns (29.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.637     5.158    screenInteface/CLK
    SLICE_X0Y41          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  screenInteface/RGB_reg[11]_lopt_replica_11/Q
                         net (fo=1, routed)           1.688     7.303    lopt_10
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.826 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.826    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.341ns (38.614%)  route 0.542ns (61.386%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  qP_reg/Q
                         net (fo=3, routed)           0.347     1.952    qP_reg_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.098     2.050 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.195     2.245    yLeft_reg[4]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.360 r  yLeft_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.360    yLeft_reg[4]_i_1_n_7
    SLICE_X6Y45          LDCE                                         r  yLeft_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.918ns  (logic 0.376ns (40.955%)  route 0.542ns (59.045%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  qP_reg/Q
                         net (fo=3, routed)           0.347     1.952    qP_reg_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.098     2.050 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.195     2.245    yLeft_reg[4]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.395 r  yLeft_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.395    yLeft_reg[4]_i_1_n_6
    SLICE_X6Y45          LDCE                                         r  yLeft_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.958ns  (logic 0.416ns (43.420%)  route 0.542ns (56.580%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  qP_reg/Q
                         net (fo=3, routed)           0.347     1.952    qP_reg_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.098     2.050 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.195     2.245    yLeft_reg[4]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190     2.435 r  yLeft_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.435    yLeft_reg[4]_i_1_n_5
    SLICE_X6Y45          LDCE                                         r  yLeft_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.978ns  (logic 0.436ns (44.577%)  route 0.542ns (55.423%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  qP_reg/Q
                         net (fo=3, routed)           0.347     1.952    qP_reg_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.098     2.050 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.195     2.245    yLeft_reg[4]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.210     2.455 r  yLeft_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.455    yLeft_reg[4]_i_1_n_4
    SLICE_X6Y45          LDCE                                         r  yLeft_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 0.469ns (46.386%)  route 0.542ns (53.614%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  qP_reg/Q
                         net (fo=3, routed)           0.347     1.952    qP_reg_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.098     2.050 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.195     2.245    yLeft_reg[4]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     2.435 r  yLeft_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.435    yLeft_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.488 r  yLeft_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.488    yLeft_reg[7]_i_1_n_7
    SLICE_X6Y46          LDCE                                         r  yLeft_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 0.301ns (29.534%)  route 0.718ns (70.466%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pP_reg/Q
                         net (fo=3, routed)           0.556     2.174    pP_reg_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.045     2.219 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.162     2.381    yRight_reg[4]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.496 r  yRight_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.496    yRight_reg[4]_i_1_n_7
    SLICE_X6Y43          LDCE                                         r  yRight_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 0.482ns (47.066%)  route 0.542ns (52.934%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  qP_reg/Q
                         net (fo=3, routed)           0.347     1.952    qP_reg_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.098     2.050 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.195     2.245    yLeft_reg[4]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     2.435 r  yLeft_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.435    yLeft_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.501 r  yLeft_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.501    yLeft_reg[7]_i_1_n_5
    SLICE_X6Y46          LDCE                                         r  yLeft_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.047ns  (logic 0.505ns (48.229%)  route 0.542ns (51.771%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  qP_reg/Q
                         net (fo=3, routed)           0.347     1.952    qP_reg_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I1_O)        0.098     2.050 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.195     2.245    yLeft_reg[4]_i_6_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     2.435 r  yLeft_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.435    yLeft_reg[4]_i_1_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.524 r  yLeft_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.524    yLeft_reg[7]_i_1_n_6
    SLICE_X6Y46          LDCE                                         r  yLeft_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.054ns  (logic 0.336ns (31.874%)  route 0.718ns (68.126%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pP_reg/Q
                         net (fo=3, routed)           0.556     2.174    pP_reg_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.045     2.219 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.162     2.381    yRight_reg[4]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.531 r  yRight_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.531    yRight_reg[4]_i_1_n_6
    SLICE_X6Y43          LDCE                                         r  yRight_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.094ns  (logic 0.376ns (34.364%)  route 0.718ns (65.636%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X5Y48          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pP_reg/Q
                         net (fo=3, routed)           0.556     2.174    pP_reg_n_0
    SLICE_X7Y43          LUT6 (Prop_lut6_I1_O)        0.045     2.219 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.162     2.381    yRight_reg[4]_i_6_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190     2.571 r  yRight_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.571    yRight_reg[4]_i_1_n_5
    SLICE_X6Y43          LDCE                                         r  yRight_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yRight_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.940ns  (logic 1.382ns (23.265%)  route 4.558ns (76.735%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          LDCE                         0.000     0.000 r  yRight_reg[7]/G
    SLICE_X6Y44          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[7]/Q
                         net (fo=11, routed)          1.227     1.852    screenInteface/RGB_reg[11]_i_7_0[7]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  screenInteface/RGB[11]_i_19/O
                         net (fo=1, routed)           0.552     2.529    screenInteface/RGB[11]_i_19_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.914 r  screenInteface/RGB_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           1.472     4.386    screenInteface/R4
    SLICE_X2Y44          LUT6 (Prop_lut6_I3_O)        0.124     4.510 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.304     4.814    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.002     5.940    screenInteface/Bint[3]
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.517     4.858    screenInteface/CLK
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_4/C

Slack:                    inf
  Source:                 yRight_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.789ns  (logic 1.382ns (23.871%)  route 4.407ns (76.129%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          LDCE                         0.000     0.000 r  yRight_reg[7]/G
    SLICE_X6Y44          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[7]/Q
                         net (fo=11, routed)          1.227     1.852    screenInteface/RGB_reg[11]_i_7_0[7]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  screenInteface/RGB[11]_i_19/O
                         net (fo=1, routed)           0.552     2.529    screenInteface/RGB[11]_i_19_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.914 r  screenInteface/RGB_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           1.472     4.386    screenInteface/R4
    SLICE_X2Y44          LUT6 (Prop_lut6_I3_O)        0.124     4.510 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.304     4.814    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.851     5.789    screenInteface/Bint[3]
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.517     4.858    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/C

Slack:                    inf
  Source:                 yRight_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.751ns  (logic 1.382ns (24.030%)  route 4.369ns (75.970%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          LDCE                         0.000     0.000 r  yRight_reg[7]/G
    SLICE_X6Y44          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[7]/Q
                         net (fo=11, routed)          1.227     1.852    screenInteface/RGB_reg[11]_i_7_0[7]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  screenInteface/RGB[11]_i_19/O
                         net (fo=1, routed)           0.552     2.529    screenInteface/RGB[11]_i_19_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.914 r  screenInteface/RGB_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           1.472     4.386    screenInteface/R4
    SLICE_X2Y44          LUT6 (Prop_lut6_I3_O)        0.124     4.510 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.304     4.814    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.813     5.751    screenInteface/Bint[3]
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.517     4.858    screenInteface/CLK
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/C

Slack:                    inf
  Source:                 yRight_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.624ns  (logic 1.382ns (24.575%)  route 4.242ns (75.425%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          LDCE                         0.000     0.000 r  yRight_reg[7]/G
    SLICE_X6Y44          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[7]/Q
                         net (fo=11, routed)          1.227     1.852    screenInteface/RGB_reg[11]_i_7_0[7]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  screenInteface/RGB[11]_i_19/O
                         net (fo=1, routed)           0.552     2.529    screenInteface/RGB[11]_i_19_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.914 r  screenInteface/RGB_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           1.472     4.386    screenInteface/R4
    SLICE_X2Y44          LUT6 (Prop_lut6_I3_O)        0.124     4.510 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.304     4.814    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.685     5.624    screenInteface/Bint[3]
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.517     4.858    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/C

Slack:                    inf
  Source:                 yRight_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.618ns  (logic 1.382ns (24.598%)  route 4.236ns (75.402%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          LDCE                         0.000     0.000 r  yRight_reg[7]/G
    SLICE_X6Y44          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[7]/Q
                         net (fo=11, routed)          1.227     1.852    screenInteface/RGB_reg[11]_i_7_0[7]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  screenInteface/RGB[11]_i_19/O
                         net (fo=1, routed)           0.552     2.529    screenInteface/RGB[11]_i_19_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.914 r  screenInteface/RGB_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           1.472     4.386    screenInteface/R4
    SLICE_X2Y44          LUT6 (Prop_lut6_I3_O)        0.124     4.510 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.304     4.814    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.680     5.618    screenInteface/Bint[3]
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.517     4.858    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/C

Slack:                    inf
  Source:                 yRight_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.616ns  (logic 1.382ns (24.608%)  route 4.234ns (75.392%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          LDCE                         0.000     0.000 r  yRight_reg[7]/G
    SLICE_X6Y44          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[7]/Q
                         net (fo=11, routed)          1.227     1.852    screenInteface/RGB_reg[11]_i_7_0[7]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  screenInteface/RGB[11]_i_19/O
                         net (fo=1, routed)           0.552     2.529    screenInteface/RGB[11]_i_19_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.914 r  screenInteface/RGB_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           1.472     4.386    screenInteface/R4
    SLICE_X2Y44          LUT6 (Prop_lut6_I3_O)        0.124     4.510 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.304     4.814    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.678     5.616    screenInteface/Bint[3]
    SLICE_X0Y40          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.517     4.858    screenInteface/CLK
    SLICE_X0Y40          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/C

Slack:                    inf
  Source:                 yRight_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.612ns  (logic 1.382ns (24.624%)  route 4.230ns (75.376%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          LDCE                         0.000     0.000 r  yRight_reg[7]/G
    SLICE_X6Y44          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[7]/Q
                         net (fo=11, routed)          1.227     1.852    screenInteface/RGB_reg[11]_i_7_0[7]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  screenInteface/RGB[11]_i_19/O
                         net (fo=1, routed)           0.552     2.529    screenInteface/RGB[11]_i_19_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.914 r  screenInteface/RGB_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           1.472     4.386    screenInteface/R4
    SLICE_X2Y44          LUT6 (Prop_lut6_I3_O)        0.124     4.510 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.304     4.814    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.674     5.612    screenInteface/Bint[3]
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.517     4.858    screenInteface/CLK
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 yRight_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.597ns  (logic 1.382ns (24.691%)  route 4.215ns (75.309%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          LDCE                         0.000     0.000 r  yRight_reg[7]/G
    SLICE_X6Y44          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[7]/Q
                         net (fo=11, routed)          1.227     1.852    screenInteface/RGB_reg[11]_i_7_0[7]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  screenInteface/RGB[11]_i_19/O
                         net (fo=1, routed)           0.552     2.529    screenInteface/RGB[11]_i_19_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.914 r  screenInteface/RGB_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           1.472     4.386    screenInteface/R4
    SLICE_X2Y44          LUT6 (Prop_lut6_I3_O)        0.124     4.510 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.304     4.814    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.659     5.597    screenInteface/Bint[3]
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.517     4.858    screenInteface/CLK
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 yRight_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.597ns  (logic 1.382ns (24.691%)  route 4.215ns (75.309%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          LDCE                         0.000     0.000 r  yRight_reg[7]/G
    SLICE_X6Y44          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[7]/Q
                         net (fo=11, routed)          1.227     1.852    screenInteface/RGB_reg[11]_i_7_0[7]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  screenInteface/RGB[11]_i_19/O
                         net (fo=1, routed)           0.552     2.529    screenInteface/RGB[11]_i_19_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.914 r  screenInteface/RGB_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           1.472     4.386    screenInteface/R4
    SLICE_X2Y44          LUT6 (Prop_lut6_I3_O)        0.124     4.510 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.304     4.814    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.659     5.597    screenInteface/Bint[3]
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.517     4.858    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/C

Slack:                    inf
  Source:                 yRight_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.465ns  (logic 1.382ns (25.287%)  route 4.083ns (74.713%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          LDCE                         0.000     0.000 r  yRight_reg[7]/G
    SLICE_X6Y44          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  yRight_reg[7]/Q
                         net (fo=11, routed)          1.227     1.852    screenInteface/RGB_reg[11]_i_7_0[7]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.124     1.976 r  screenInteface/RGB[11]_i_19/O
                         net (fo=1, routed)           0.552     2.529    screenInteface/RGB[11]_i_19_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.914 r  screenInteface/RGB_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           1.472     4.386    screenInteface/R4
    SLICE_X2Y44          LUT6 (Prop_lut6_I3_O)        0.124     4.510 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.304     4.814    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.124     4.938 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.527     5.465    screenInteface/Bint[3]
    SLICE_X0Y41          FDRE                                         r  screenInteface/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.518     4.859    screenInteface/CLK
    SLICE_X0Y41          FDRE                                         r  screenInteface/RGB_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.222ns (21.382%)  route 0.816ns (78.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           0.816     1.038    rstSynchronizer/D[0]
    SLICE_X4Y48          FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    rstSynchronizer/CLK
    SLICE_X4Y48          FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 xBall_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.383ns (32.001%)  route 0.814ns (67.999%))
  Logic Levels:           6  (LDCE=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          LDCE                         0.000     0.000 r  xBall_reg[2]/G
    SLICE_X0Y46          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[2]/Q
                         net (fo=6, routed)           0.201     0.359    screenInteface/RGB[11]_i_4_1[2]
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.404 r  screenInteface/RGB[11]_i_41/O
                         net (fo=1, routed)           0.050     0.454    screenInteface/RGB[11]_i_41_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I5_O)        0.045     0.499 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.182     0.682    screenInteface/R2
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.727 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.140     0.867    screenInteface/RGB[11]_i_4_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.110     1.022    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.130     1.197    screenInteface/Bint[3]
    SLICE_X0Y43          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.866     1.993    screenInteface/CLK
    SLICE_X0Y43          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/C

Slack:                    inf
  Source:                 xBall_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.383ns (30.543%)  route 0.871ns (69.457%))
  Logic Levels:           6  (LDCE=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          LDCE                         0.000     0.000 r  xBall_reg[2]/G
    SLICE_X0Y46          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[2]/Q
                         net (fo=6, routed)           0.201     0.359    screenInteface/RGB[11]_i_4_1[2]
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.404 r  screenInteface/RGB[11]_i_41/O
                         net (fo=1, routed)           0.050     0.454    screenInteface/RGB[11]_i_41_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I5_O)        0.045     0.499 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.182     0.682    screenInteface/R2
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.727 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.140     0.867    screenInteface/RGB[11]_i_4_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.110     1.022    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.187     1.254    screenInteface/Bint[3]
    SLICE_X0Y41          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    screenInteface/CLK
    SLICE_X0Y41          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/C

Slack:                    inf
  Source:                 xBall_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.287ns  (logic 0.383ns (29.755%)  route 0.904ns (70.245%))
  Logic Levels:           6  (LDCE=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          LDCE                         0.000     0.000 r  xBall_reg[2]/G
    SLICE_X0Y46          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[2]/Q
                         net (fo=6, routed)           0.201     0.359    screenInteface/RGB[11]_i_4_1[2]
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.404 r  screenInteface/RGB[11]_i_41/O
                         net (fo=1, routed)           0.050     0.454    screenInteface/RGB[11]_i_41_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I5_O)        0.045     0.499 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.182     0.682    screenInteface/R2
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.727 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.140     0.867    screenInteface/RGB[11]_i_4_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.110     1.022    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.220     1.287    screenInteface/Bint[3]
    SLICE_X0Y41          FDRE                                         r  screenInteface/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    screenInteface/CLK
    SLICE_X0Y41          FDRE                                         r  screenInteface/RGB_reg[11]/C

Slack:                    inf
  Source:                 xBall_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.383ns (28.970%)  route 0.939ns (71.030%))
  Logic Levels:           6  (LDCE=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          LDCE                         0.000     0.000 r  xBall_reg[2]/G
    SLICE_X0Y46          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[2]/Q
                         net (fo=6, routed)           0.201     0.359    screenInteface/RGB[11]_i_4_1[2]
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.404 r  screenInteface/RGB[11]_i_41/O
                         net (fo=1, routed)           0.050     0.454    screenInteface/RGB[11]_i_41_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I5_O)        0.045     0.499 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.182     0.682    screenInteface/R2
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.727 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.140     0.867    screenInteface/RGB[11]_i_4_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.110     1.022    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.255     1.322    screenInteface/Bint[3]
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     1.991    screenInteface/CLK
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 xBall_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.383ns (28.970%)  route 0.939ns (71.030%))
  Logic Levels:           6  (LDCE=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          LDCE                         0.000     0.000 r  xBall_reg[2]/G
    SLICE_X0Y46          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[2]/Q
                         net (fo=6, routed)           0.201     0.359    screenInteface/RGB[11]_i_4_1[2]
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.404 r  screenInteface/RGB[11]_i_41/O
                         net (fo=1, routed)           0.050     0.454    screenInteface/RGB[11]_i_41_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I5_O)        0.045     0.499 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.182     0.682    screenInteface/R2
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.727 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.140     0.867    screenInteface/RGB[11]_i_4_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.110     1.022    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.255     1.322    screenInteface/Bint[3]
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     1.991    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/C

Slack:                    inf
  Source:                 xBall_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.383ns (28.638%)  route 0.954ns (71.362%))
  Logic Levels:           6  (LDCE=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          LDCE                         0.000     0.000 r  xBall_reg[2]/G
    SLICE_X0Y46          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[2]/Q
                         net (fo=6, routed)           0.201     0.359    screenInteface/RGB[11]_i_4_1[2]
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.404 r  screenInteface/RGB[11]_i_41/O
                         net (fo=1, routed)           0.050     0.454    screenInteface/RGB[11]_i_41_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I5_O)        0.045     0.499 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.182     0.682    screenInteface/R2
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.727 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.140     0.867    screenInteface/RGB[11]_i_4_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.110     1.022    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.270     1.337    screenInteface/Bint[3]
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     1.991    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/C

Slack:                    inf
  Source:                 xBall_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.383ns (28.365%)  route 0.967ns (71.635%))
  Logic Levels:           6  (LDCE=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          LDCE                         0.000     0.000 r  xBall_reg[2]/G
    SLICE_X0Y46          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[2]/Q
                         net (fo=6, routed)           0.201     0.359    screenInteface/RGB[11]_i_4_1[2]
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.404 r  screenInteface/RGB[11]_i_41/O
                         net (fo=1, routed)           0.050     0.454    screenInteface/RGB[11]_i_41_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I5_O)        0.045     0.499 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.182     0.682    screenInteface/R2
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.727 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.140     0.867    screenInteface/RGB[11]_i_4_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.110     1.022    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.283     1.350    screenInteface/Bint[3]
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     1.991    screenInteface/CLK
    SLICE_X1Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 xBall_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.383ns (28.351%)  route 0.968ns (71.649%))
  Logic Levels:           6  (LDCE=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          LDCE                         0.000     0.000 r  xBall_reg[2]/G
    SLICE_X0Y46          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[2]/Q
                         net (fo=6, routed)           0.201     0.359    screenInteface/RGB[11]_i_4_1[2]
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.404 r  screenInteface/RGB[11]_i_41/O
                         net (fo=1, routed)           0.050     0.454    screenInteface/RGB[11]_i_41_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I5_O)        0.045     0.499 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.182     0.682    screenInteface/R2
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.727 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.140     0.867    screenInteface/RGB[11]_i_4_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.110     1.022    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.284     1.351    screenInteface/Bint[3]
    SLICE_X0Y40          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    screenInteface/CLK
    SLICE_X0Y40          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/C

Slack:                    inf
  Source:                 xBall_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.356ns  (logic 0.383ns (28.243%)  route 0.973ns (71.757%))
  Logic Levels:           6  (LDCE=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          LDCE                         0.000     0.000 r  xBall_reg[2]/G
    SLICE_X0Y46          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[2]/Q
                         net (fo=6, routed)           0.201     0.359    screenInteface/RGB[11]_i_4_1[2]
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.404 r  screenInteface/RGB[11]_i_41/O
                         net (fo=1, routed)           0.050     0.454    screenInteface/RGB[11]_i_41_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I5_O)        0.045     0.499 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.182     0.682    screenInteface/R2
    SLICE_X2Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.727 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.140     0.867    screenInteface/RGB[11]_i_4_n_0
    SLICE_X2Y44          LUT6 (Prop_lut6_I0_O)        0.045     0.912 r  screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.110     1.022    screenInteface/RGB[11]_i_2_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.067 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.289     1.356    screenInteface/Bint[3]
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.864     1.991    screenInteface/CLK
    SLICE_X0Y39          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/C





