-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "11/25/2019 10:56:32"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK3_50	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ENET0_INT_N	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_LINK100	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ENET0_MDIO	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_CLK	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_COL	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_CRS	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DATA[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DATA[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DATA[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DATA[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_DV	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_RX_ER	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET0_TX_CLK	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_INT_N	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_LINK100	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ENET1_MDIO	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_CLK	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_COL	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_CRS	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DATA[0]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DATA[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DATA[2]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DATA[3]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_DV	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_RX_ER	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENET1_TX_CLK	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ENETCLK_25	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- FL_RY	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- HSMC_CLKIN0	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IRDA_RXD	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_INT	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SD_WP_N	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SMA_CLKIN	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_CLK27	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[0]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[4]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[5]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[6]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_HS	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_VS	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- UART_RTS	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \AUD_ADCDAT~padout\ : std_logic;
SIGNAL \CLOCK2_50~padout\ : std_logic;
SIGNAL \CLOCK3_50~padout\ : std_logic;
SIGNAL \ENET0_INT_N~padout\ : std_logic;
SIGNAL \ENET0_LINK100~padout\ : std_logic;
SIGNAL \ENET0_MDIO~padout\ : std_logic;
SIGNAL \ENET0_RX_CLK~padout\ : std_logic;
SIGNAL \ENET0_RX_COL~padout\ : std_logic;
SIGNAL \ENET0_RX_CRS~padout\ : std_logic;
SIGNAL \ENET0_RX_DATA[0]~padout\ : std_logic;
SIGNAL \ENET0_RX_DATA[1]~padout\ : std_logic;
SIGNAL \ENET0_RX_DATA[2]~padout\ : std_logic;
SIGNAL \ENET0_RX_DATA[3]~padout\ : std_logic;
SIGNAL \ENET0_RX_DV~padout\ : std_logic;
SIGNAL \ENET0_RX_ER~padout\ : std_logic;
SIGNAL \ENET0_TX_CLK~padout\ : std_logic;
SIGNAL \ENET1_INT_N~padout\ : std_logic;
SIGNAL \ENET1_LINK100~padout\ : std_logic;
SIGNAL \ENET1_MDIO~padout\ : std_logic;
SIGNAL \ENET1_RX_CLK~padout\ : std_logic;
SIGNAL \ENET1_RX_COL~padout\ : std_logic;
SIGNAL \ENET1_RX_CRS~padout\ : std_logic;
SIGNAL \ENET1_RX_DATA[0]~padout\ : std_logic;
SIGNAL \ENET1_RX_DATA[1]~padout\ : std_logic;
SIGNAL \ENET1_RX_DATA[2]~padout\ : std_logic;
SIGNAL \ENET1_RX_DATA[3]~padout\ : std_logic;
SIGNAL \ENET1_RX_DV~padout\ : std_logic;
SIGNAL \ENET1_RX_ER~padout\ : std_logic;
SIGNAL \ENET1_TX_CLK~padout\ : std_logic;
SIGNAL \ENETCLK_25~padout\ : std_logic;
SIGNAL \FL_RY~padout\ : std_logic;
SIGNAL \HSMC_CLKIN0~padout\ : std_logic;
SIGNAL \IRDA_RXD~padout\ : std_logic;
SIGNAL \OTG_INT~padout\ : std_logic;
SIGNAL \SD_WP_N~padout\ : std_logic;
SIGNAL \SMA_CLKIN~padout\ : std_logic;
SIGNAL \TD_CLK27~padout\ : std_logic;
SIGNAL \TD_DATA[0]~padout\ : std_logic;
SIGNAL \TD_DATA[1]~padout\ : std_logic;
SIGNAL \TD_DATA[2]~padout\ : std_logic;
SIGNAL \TD_DATA[3]~padout\ : std_logic;
SIGNAL \TD_DATA[4]~padout\ : std_logic;
SIGNAL \TD_DATA[5]~padout\ : std_logic;
SIGNAL \TD_DATA[6]~padout\ : std_logic;
SIGNAL \TD_DATA[7]~padout\ : std_logic;
SIGNAL \TD_HS~padout\ : std_logic;
SIGNAL \TD_VS~padout\ : std_logic;
SIGNAL \UART_RTS~padout\ : std_logic;
SIGNAL \UART_RXD~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \AUD_ADCDAT~ibuf_o\ : std_logic;
SIGNAL \CLOCK2_50~ibuf_o\ : std_logic;
SIGNAL \CLOCK3_50~ibuf_o\ : std_logic;
SIGNAL \ENET0_INT_N~ibuf_o\ : std_logic;
SIGNAL \ENET0_LINK100~ibuf_o\ : std_logic;
SIGNAL \ENET0_MDIO~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_CLK~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_COL~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_CRS~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_DATA[0]~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_DATA[1]~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_DATA[2]~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_DATA[3]~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_DV~ibuf_o\ : std_logic;
SIGNAL \ENET0_RX_ER~ibuf_o\ : std_logic;
SIGNAL \ENET0_TX_CLK~ibuf_o\ : std_logic;
SIGNAL \ENET1_INT_N~ibuf_o\ : std_logic;
SIGNAL \ENET1_LINK100~ibuf_o\ : std_logic;
SIGNAL \ENET1_MDIO~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_CLK~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_COL~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_CRS~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_DATA[0]~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_DATA[1]~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_DATA[2]~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_DATA[3]~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_DV~ibuf_o\ : std_logic;
SIGNAL \ENET1_RX_ER~ibuf_o\ : std_logic;
SIGNAL \ENET1_TX_CLK~ibuf_o\ : std_logic;
SIGNAL \ENETCLK_25~ibuf_o\ : std_logic;
SIGNAL \FL_RY~ibuf_o\ : std_logic;
SIGNAL \HSMC_CLKIN0~ibuf_o\ : std_logic;
SIGNAL \IRDA_RXD~ibuf_o\ : std_logic;
SIGNAL \OTG_INT~ibuf_o\ : std_logic;
SIGNAL \SD_WP_N~ibuf_o\ : std_logic;
SIGNAL \SMA_CLKIN~ibuf_o\ : std_logic;
SIGNAL \TD_CLK27~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[0]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[1]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[2]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[3]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[4]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[5]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[6]~ibuf_o\ : std_logic;
SIGNAL \TD_DATA[7]~ibuf_o\ : std_logic;
SIGNAL \TD_HS~ibuf_o\ : std_logic;
SIGNAL \TD_VS~ibuf_o\ : std_logic;
SIGNAL \UART_RTS~ibuf_o\ : std_logic;
SIGNAL \UART_RXD~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS_SingleCycle IS
    PORT (
	\global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\ : OUT std_logic;
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(17 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0)
	);
END MIPS_SingleCycle;

-- Design Ports Information
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF MIPS_SingleCycle IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\ : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \debnc|s_pulsedOut~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \banco_reg|debug_mem|readData[0]~95_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \instmem|Mux11~0_wirecell_combout\ : std_logic;
SIGNAL \instmem|Mux14~0_wirecell_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \debnc|s_debounceCnt[0]~23_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \debnc|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debnc|s_dirtyIn~q\ : std_logic;
SIGNAL \debnc|s_debounceCnt[4]~37\ : std_logic;
SIGNAL \debnc|s_debounceCnt[5]~38_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[5]~39\ : std_logic;
SIGNAL \debnc|s_debounceCnt[6]~40_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[6]~41\ : std_logic;
SIGNAL \debnc|s_debounceCnt[7]~42_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[7]~43\ : std_logic;
SIGNAL \debnc|s_debounceCnt[8]~44_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[8]~45\ : std_logic;
SIGNAL \debnc|s_debounceCnt[9]~46_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[9]~47\ : std_logic;
SIGNAL \debnc|s_debounceCnt[10]~48_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[10]~49\ : std_logic;
SIGNAL \debnc|s_debounceCnt[11]~50_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[11]~51\ : std_logic;
SIGNAL \debnc|s_debounceCnt[12]~52_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[12]~53\ : std_logic;
SIGNAL \debnc|s_debounceCnt[13]~54_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[13]~55\ : std_logic;
SIGNAL \debnc|s_debounceCnt[14]~56_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[14]~57\ : std_logic;
SIGNAL \debnc|s_debounceCnt[15]~58_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[15]~59\ : std_logic;
SIGNAL \debnc|s_debounceCnt[16]~60_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[16]~61\ : std_logic;
SIGNAL \debnc|s_debounceCnt[17]~62_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[17]~63\ : std_logic;
SIGNAL \debnc|s_debounceCnt[18]~64_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[18]~65\ : std_logic;
SIGNAL \debnc|s_debounceCnt[19]~66_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[19]~67\ : std_logic;
SIGNAL \debnc|s_debounceCnt[20]~68_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[20]~69\ : std_logic;
SIGNAL \debnc|s_debounceCnt[21]~70_combout\ : std_logic;
SIGNAL \debnc|Equal0~5_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[21]~71\ : std_logic;
SIGNAL \debnc|s_debounceCnt[22]~72_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[1]~25_combout\ : std_logic;
SIGNAL \debnc|Equal0~4_combout\ : std_logic;
SIGNAL \debnc|Equal0~3_combout\ : std_logic;
SIGNAL \debnc|Equal0~7_combout\ : std_logic;
SIGNAL \debnc|Equal0~2_combout\ : std_logic;
SIGNAL \debnc|Equal0~0_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[1]~26_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[1]~27_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[1]~28_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[1]~29_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[0]~24\ : std_logic;
SIGNAL \debnc|s_debounceCnt[1]~30_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[1]~31\ : std_logic;
SIGNAL \debnc|s_debounceCnt[2]~32_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[2]~33\ : std_logic;
SIGNAL \debnc|s_debounceCnt[3]~34_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[3]~35\ : std_logic;
SIGNAL \debnc|s_debounceCnt[4]~36_combout\ : std_logic;
SIGNAL \debnc|Equal0~1_combout\ : std_logic;
SIGNAL \debnc|Equal0~6_combout\ : std_logic;
SIGNAL \debnc|Equal0~8_combout\ : std_logic;
SIGNAL \debnc|Equal0~9_combout\ : std_logic;
SIGNAL \debnc|Equal0~10_combout\ : std_logic;
SIGNAL \debnc|s_pulsedOut~q\ : std_logic;
SIGNAL \debnc|s_pulsedOut~clkctrl_outclk\ : std_logic;
SIGNAL \pcupdt|s_pc[2]~30_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \displ|s_count[0]~31_combout\ : std_logic;
SIGNAL \displ|s_count[20]~33_combout\ : std_logic;
SIGNAL \displ|s_count[0]~32\ : std_logic;
SIGNAL \displ|s_count[1]~34_combout\ : std_logic;
SIGNAL \displ|s_count[1]~35\ : std_logic;
SIGNAL \displ|s_count[2]~36_combout\ : std_logic;
SIGNAL \displ|s_count[2]~37\ : std_logic;
SIGNAL \displ|s_count[3]~38_combout\ : std_logic;
SIGNAL \displ|s_count[3]~39\ : std_logic;
SIGNAL \displ|s_count[4]~40_combout\ : std_logic;
SIGNAL \displ|s_count[4]~41\ : std_logic;
SIGNAL \displ|s_count[5]~42_combout\ : std_logic;
SIGNAL \displ|s_count[5]~43\ : std_logic;
SIGNAL \displ|s_count[6]~44_combout\ : std_logic;
SIGNAL \displ|s_count[6]~45\ : std_logic;
SIGNAL \displ|s_count[7]~46_combout\ : std_logic;
SIGNAL \displ|s_count[7]~47\ : std_logic;
SIGNAL \displ|s_count[8]~48_combout\ : std_logic;
SIGNAL \displ|s_count[8]~49\ : std_logic;
SIGNAL \displ|s_count[9]~50_combout\ : std_logic;
SIGNAL \displ|s_count[9]~51\ : std_logic;
SIGNAL \displ|s_count[10]~52_combout\ : std_logic;
SIGNAL \displ|s_count[10]~53\ : std_logic;
SIGNAL \displ|s_count[11]~54_combout\ : std_logic;
SIGNAL \displ|s_count[11]~55\ : std_logic;
SIGNAL \displ|s_count[12]~56_combout\ : std_logic;
SIGNAL \displ|s_count[12]~57\ : std_logic;
SIGNAL \displ|s_count[13]~58_combout\ : std_logic;
SIGNAL \displ|s_count[13]~59\ : std_logic;
SIGNAL \displ|s_count[14]~60_combout\ : std_logic;
SIGNAL \displ|s_count[14]~61\ : std_logic;
SIGNAL \displ|s_count[15]~62_combout\ : std_logic;
SIGNAL \displ|s_count[15]~63\ : std_logic;
SIGNAL \displ|s_count[16]~64_combout\ : std_logic;
SIGNAL \displ|Equal1~9_combout\ : std_logic;
SIGNAL \displ|s_count[16]~65\ : std_logic;
SIGNAL \displ|s_count[17]~66_combout\ : std_logic;
SIGNAL \displ|s_count[17]~67\ : std_logic;
SIGNAL \displ|s_count[18]~68_combout\ : std_logic;
SIGNAL \displ|s_count[18]~69\ : std_logic;
SIGNAL \displ|s_count[19]~70_combout\ : std_logic;
SIGNAL \displ|Equal1~8_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[0]~31_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[0]~32\ : std_logic;
SIGNAL \displ|s_repeatCount[1]~33_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[1]~34\ : std_logic;
SIGNAL \displ|s_repeatCount[2]~35_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[2]~36\ : std_logic;
SIGNAL \displ|s_repeatCount[3]~37_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[3]~38\ : std_logic;
SIGNAL \displ|s_repeatCount[4]~39_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[4]~40\ : std_logic;
SIGNAL \displ|s_repeatCount[5]~41_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[5]~42\ : std_logic;
SIGNAL \displ|s_repeatCount[6]~43_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[6]~44\ : std_logic;
SIGNAL \displ|s_repeatCount[7]~45_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[7]~46\ : std_logic;
SIGNAL \displ|s_repeatCount[8]~47_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[8]~48\ : std_logic;
SIGNAL \displ|s_repeatCount[9]~49_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[9]~50\ : std_logic;
SIGNAL \displ|s_repeatCount[10]~51_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[10]~52\ : std_logic;
SIGNAL \displ|s_repeatCount[11]~53_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[11]~54\ : std_logic;
SIGNAL \displ|s_repeatCount[12]~55_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[12]~56\ : std_logic;
SIGNAL \displ|s_repeatCount[13]~57_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[13]~58\ : std_logic;
SIGNAL \displ|s_repeatCount[14]~59_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[14]~60\ : std_logic;
SIGNAL \displ|s_repeatCount[15]~61_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[15]~62\ : std_logic;
SIGNAL \displ|s_repeatCount[16]~63_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[16]~64\ : std_logic;
SIGNAL \displ|s_repeatCount[17]~65_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[17]~66\ : std_logic;
SIGNAL \displ|s_repeatCount[18]~67_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[18]~68\ : std_logic;
SIGNAL \displ|s_repeatCount[19]~69_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~5_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[19]~70\ : std_logic;
SIGNAL \displ|s_repeatCount[20]~71_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[20]~72\ : std_logic;
SIGNAL \displ|s_repeatCount[21]~73_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[21]~74\ : std_logic;
SIGNAL \displ|s_repeatCount[22]~75_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[22]~76\ : std_logic;
SIGNAL \displ|s_repeatCount[23]~77_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~6_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~2_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~0_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~1_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~3_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~4_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[23]~78\ : std_logic;
SIGNAL \displ|s_repeatCount[24]~79_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[24]~80\ : std_logic;
SIGNAL \displ|s_repeatCount[25]~81_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[25]~82\ : std_logic;
SIGNAL \displ|s_repeatCount[26]~83_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[26]~84\ : std_logic;
SIGNAL \displ|s_repeatCount[27]~85_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[27]~86\ : std_logic;
SIGNAL \displ|s_repeatCount[28]~87_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[28]~88\ : std_logic;
SIGNAL \displ|s_repeatCount[29]~89_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[29]~90\ : std_logic;
SIGNAL \displ|s_repeatCount[30]~91_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~7_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~8_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~9_combout\ : std_logic;
SIGNAL \displ|Equal1~10_combout\ : std_logic;
SIGNAL \displ|s_count[19]~71\ : std_logic;
SIGNAL \displ|s_count[20]~72_combout\ : std_logic;
SIGNAL \displ|s_count[20]~73\ : std_logic;
SIGNAL \displ|s_count[21]~74_combout\ : std_logic;
SIGNAL \displ|s_count[21]~75\ : std_logic;
SIGNAL \displ|s_count[22]~76_combout\ : std_logic;
SIGNAL \displ|s_count[22]~77\ : std_logic;
SIGNAL \displ|s_count[23]~78_combout\ : std_logic;
SIGNAL \displ|s_count[23]~79\ : std_logic;
SIGNAL \displ|s_count[24]~80_combout\ : std_logic;
SIGNAL \displ|s_count[24]~81\ : std_logic;
SIGNAL \displ|s_count[25]~82_combout\ : std_logic;
SIGNAL \displ|s_count[25]~83\ : std_logic;
SIGNAL \displ|s_count[26]~84_combout\ : std_logic;
SIGNAL \displ|s_count[26]~85\ : std_logic;
SIGNAL \displ|s_count[27]~86_combout\ : std_logic;
SIGNAL \displ|s_count[27]~87\ : std_logic;
SIGNAL \displ|s_count[28]~88_combout\ : std_logic;
SIGNAL \displ|s_count[28]~89\ : std_logic;
SIGNAL \displ|s_count[29]~90_combout\ : std_logic;
SIGNAL \displ|s_count[29]~91\ : std_logic;
SIGNAL \displ|s_count[30]~92_combout\ : std_logic;
SIGNAL \displ|Equal1~1_combout\ : std_logic;
SIGNAL \displ|Equal1~3_combout\ : std_logic;
SIGNAL \displ|Equal1~2_combout\ : std_logic;
SIGNAL \displ|Equal1~0_combout\ : std_logic;
SIGNAL \displ|Equal1~4_combout\ : std_logic;
SIGNAL \displ|Equal1~5_combout\ : std_logic;
SIGNAL \displ|Equal1~6_combout\ : std_logic;
SIGNAL \displ|Equal1~7_combout\ : std_logic;
SIGNAL \displ|Equal1~11_combout\ : std_logic;
SIGNAL \displ|s_dec~0_combout\ : std_logic;
SIGNAL \displ|s_dec~q\ : std_logic;
SIGNAL \displ|s_inc~0_combout\ : std_logic;
SIGNAL \displ|s_inc~q\ : std_logic;
SIGNAL \displ|Decoder0~2_combout\ : std_logic;
SIGNAL \displ|Decoder0~4_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[0][3]~q\ : std_logic;
SIGNAL \displ|Mux2~0_combout\ : std_logic;
SIGNAL \displ|Decoder0~3_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~14_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[3][3]~q\ : std_logic;
SIGNAL \displ|Decoder0~1_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~1_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[1][3]~q\ : std_logic;
SIGNAL \displ|Mux40~0_combout\ : std_logic;
SIGNAL \displ|Mux2~1_combout\ : std_logic;
SIGNAL \displ|Add0~0_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~11_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[3][0]~q\ : std_logic;
SIGNAL \displ|s_addrCounters~5_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[1][0]~q\ : std_logic;
SIGNAL \displ|Mux5~0_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[0][0]~q\ : std_logic;
SIGNAL \displ|s_addrCounters~7_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[2][0]~q\ : std_logic;
SIGNAL \displ|Mux5~1_combout\ : std_logic;
SIGNAL \displ|Add0~1\ : std_logic;
SIGNAL \displ|Add0~2_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~6_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[2][1]~q\ : std_logic;
SIGNAL \displ|s_addrCounters[0][1]~q\ : std_logic;
SIGNAL \displ|s_addrCounters~4_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[1][1]~q\ : std_logic;
SIGNAL \displ|s_addrCounters~12_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[3][1]~q\ : std_logic;
SIGNAL \displ|Mux4~0_combout\ : std_logic;
SIGNAL \displ|Mux4~1_combout\ : std_logic;
SIGNAL \displ|Add0~3\ : std_logic;
SIGNAL \displ|Add0~4_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~0_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[1][2]~q\ : std_logic;
SIGNAL \displ|s_addrCounters~13_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[3][2]~q\ : std_logic;
SIGNAL \displ|Mux3~0_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[0][2]~q\ : std_logic;
SIGNAL \displ|s_addrCounters~9_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[2][2]~q\ : std_logic;
SIGNAL \displ|Mux3~1_combout\ : std_logic;
SIGNAL \displ|Add0~5\ : std_logic;
SIGNAL \displ|Add0~6_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~8_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[2][3]~q\ : std_logic;
SIGNAL \banco_reg|debug_mem|Equal0~0_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \pcupdt|s_pc[2]~31\ : std_logic;
SIGNAL \pcupdt|s_pc[3]~32_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[3]~33\ : std_logic;
SIGNAL \pcupdt|s_pc[4]~34_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[4]~35\ : std_logic;
SIGNAL \pcupdt|s_pc[5]~36_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[5]~37\ : std_logic;
SIGNAL \pcupdt|s_pc[6]~38_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[6]~39\ : std_logic;
SIGNAL \pcupdt|s_pc[7]~40_combout\ : std_logic;
SIGNAL \instmem|Mux4~0_combout\ : std_logic;
SIGNAL \instmem|Mux5~0_combout\ : std_logic;
SIGNAL \instmem|Mux4~1_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \instmem|Mux7~0_combout\ : std_logic;
SIGNAL \instmem|Mux7~1_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1074_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~296_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1075_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~328_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[2]~101_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[2]~102_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~72feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1073_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~72_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1072_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~40_q\ : std_logic;
SIGNAL \instmem|Mux4~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[2]~100_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[2]~103_combout\ : std_logic;
SIGNAL \ALU|Equal0~0_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \MUX2|y[2]~84_combout\ : std_logic;
SIGNAL \MUX2|y[0]~80_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~296_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1141_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~328_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~72feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~72_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~40_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1142_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1143_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~61_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~71feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~71_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~295_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[1]~104_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[1]~105_combout\ : std_logic;
SIGNAL \MUX2|y[0]~82_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~326feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~326_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~294feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~294_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1064_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~38feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~38_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~70_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1146_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1147_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~60_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~101_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~357_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~325feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~325_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~69_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1062_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1063_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~91_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~324feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~324_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~68_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[30]~5_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~100_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~356_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[30]~3_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[30]~4_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[30]~6_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~67_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~99_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1069_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~323feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~323_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1068_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~355_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1070_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~89_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~98_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~354_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[28]~11_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[28]~12_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~322_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~66_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[28]~13_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[28]~14_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~353feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~353_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~97_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1074_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~321feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~321_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~65_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1073_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1075_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~87_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~320_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1076_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~352_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~96_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~64_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1077_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1078_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~86_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~63feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~63_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~319_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[25]~25_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~95_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~351_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[25]~23_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[25]~24_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[25]~26_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~62feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~62_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~318_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[24]~29_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~350_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~94_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[24]~27_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[24]~28_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[24]~30_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~61feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~61_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~317_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[23]~33_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~93_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~349_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[23]~31_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[23]~32_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[23]~34_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~92_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~348_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[22]~35_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[22]~36_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~60feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~60_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~316_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[22]~37_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[22]~38_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~59_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~315_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[21]~41_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~91_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~347_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[21]~39_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[21]~40_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[21]~42_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~314_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~58feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~58_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[20]~45_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~90_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~346_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[20]~43_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[20]~44_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[20]~46_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~313_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~57feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~57_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[19]~49_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~89feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~89_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~345_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[19]~47_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[19]~48_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[19]~50_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~312_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~56feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~56_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[18]~53_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~88_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~344_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[18]~51_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[18]~52_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[18]~54_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~87_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~343_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[17]~55_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[17]~56_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~55_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~311_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[17]~57_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[17]~58_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~86_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~342_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~54feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~54_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~310_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1103_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1104_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~76_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~309_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~341_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[15]~60_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[15]~61_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~53feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~53_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~85_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[15]~62_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[15]~63_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~84_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~52_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[14]~66_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~308_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~340_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[14]~64_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[14]~65_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[14]~67_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~83feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~83_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~339_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~307feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~307_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~51_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1111_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1112_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~73_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~306_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~338_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[12]~69_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[12]~70_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~50feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~50_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~82_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[12]~71_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[12]~72_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~81feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~81_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~49_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[11]~75_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~305_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~337_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[11]~73_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[11]~74_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[11]~76_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~80_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~336_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~304feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~304_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~48_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1119_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1120_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~70_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~335_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~79_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1122_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~303_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~47_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1121_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1123_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~69_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~302_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1124_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~334_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~46feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~46_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~78_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1125_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1126_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~68_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~77feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~77_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~333_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~301feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~301_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~45_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1127_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1128_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~67_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1129_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~300feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~300_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~332_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[6]~88_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[6]~89_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~76_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~44_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[6]~87_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[6]~90_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~299_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1133_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~331_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~75feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~75_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~43_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1134_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1135_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~65_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~74feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~74_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~330_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~298feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~298_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~42_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1136_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1137_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~64_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~73feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~73_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~41_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1138_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~329_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~297_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1139_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1140_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~63_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \ALU|Mux28~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~297feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~297_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~329_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[3]~97_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[3]~98_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~73feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~73_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~41_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[3]~96_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[3]~99_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \ALU|Mux27~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~330feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~330_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~74_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~298feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~298_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~42_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1070_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1071_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[4]~95_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \ALU|Mux26~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~331_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~299_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[5]~92_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[5]~93_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~75_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~43_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[5]~91_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[5]~94_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \ALU|Mux25~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~300_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~332_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1130_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~44_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~76feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~76_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1131_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1132_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~66_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \ALU|Mux24~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~77feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~77_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~333_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~45feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~45_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~301_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1068_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1069_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[7]~86_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \ALU|Mux23~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~302_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~334_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[8]~82_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[8]~83_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~78feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~78_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~46_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[8]~84_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[8]~85_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \ALU|Mux22~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~303_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~335_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[9]~78_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[9]~79_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~47feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~47_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~79_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[9]~80_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[9]~81_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \ALU|Mux21~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~336_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~304_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~80feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~80_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~48_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1066_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1067_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[10]~77_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \ALU|Mux20~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~305_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1116_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~337_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~81feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~81_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~49_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1117_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1118_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~71_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \ALU|Mux19~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~306feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~306_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~50_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1113_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~338feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~338_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~82_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1114_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1115_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~72_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \ALU|Mux18~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~83_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~51feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~51_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1064_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~307_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~339_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1065_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[13]~68_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \ALU|Mux17~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~308_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1108_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~340_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~84_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~52_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1109_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1110_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~74_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \ALU|Mux16~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~341feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~341_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~85_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1106_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~309feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~309_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~53_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1105_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1107_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~75_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \ALU|Mux15~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~342feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~342_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~310_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~86feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~86_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~54_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1062_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~1063_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[16]~59_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[17]~35\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[18]~36_combout\ : std_logic;
SIGNAL \ALU|Mux14~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~311_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1100_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~343_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~55feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~55_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~87feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~87_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1101_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1102_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~77_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[18]~37\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[19]~38_combout\ : std_logic;
SIGNAL \ALU|Mux13~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~344feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~344_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~88_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1098_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~312feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~312_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~56_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1097_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1099_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~78_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[19]~39\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[20]~40_combout\ : std_logic;
SIGNAL \ALU|Mux12~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~89feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~89_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~345_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~313_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~57feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~57_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1095_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1096_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~79_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[20]~41\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[21]~42_combout\ : std_logic;
SIGNAL \ALU|Mux11~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~90feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~90_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~58_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1093_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~346_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~314_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1092_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1094_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~80_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[21]~43\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[22]~44_combout\ : std_logic;
SIGNAL \ALU|Mux10~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~347feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~347_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~91_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1090_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~315feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~315_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~59_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1089_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1091_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~81_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[22]~45\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[23]~46_combout\ : std_logic;
SIGNAL \ALU|Mux9~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~92_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~348_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~316feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~316_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~60feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~60_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1087_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1088_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~82_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[23]~47\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[24]~48_combout\ : std_logic;
SIGNAL \ALU|Mux8~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~317_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1084_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~349_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~93_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~61_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1085_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1086_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~83_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[24]~49\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[25]~50_combout\ : std_logic;
SIGNAL \ALU|Mux7~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~318_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~62_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1081_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~350feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~350_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~94_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1082_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1083_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~84_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[25]~51\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[26]~52_combout\ : std_logic;
SIGNAL \ALU|Mux6~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~95_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~351_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~319feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~319_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~63_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1079_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1080_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~85_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[26]~53\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[27]~54_combout\ : std_logic;
SIGNAL \ALU|Mux5~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~320feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~320_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~64_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[26]~21_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~96_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~352_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[26]~19_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[26]~20_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[26]~22_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[27]~55\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[28]~56_combout\ : std_logic;
SIGNAL \ALU|Mux4~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~97feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~97_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~353feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~353_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[27]~15_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[27]~16_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~65feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~65_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~321_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[27]~17_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[27]~18_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[28]~57\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[29]~58_combout\ : std_logic;
SIGNAL \ALU|Mux3~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~354feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~354_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~98_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~66feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~66_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~322_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1071_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1072_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~88_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[29]~59\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[30]~60_combout\ : std_logic;
SIGNAL \ALU|Mux2~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~99_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~355_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[29]~7_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[29]~8_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~67_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~323_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[29]~9_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[29]~10_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[30]~61\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[31]~62_combout\ : std_logic;
SIGNAL \ALU|Mux1~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~324feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~324_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~68_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1065_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~356feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~356_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~100_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1066_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1067_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~90_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[31]~63\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[32]~64_combout\ : std_logic;
SIGNAL \ALU|Mux0~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~101_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[31]~0_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~357feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~357_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~325_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[31]~1_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[31]~2_combout\ : std_logic;
SIGNAL \MUX2|y[31]~85_combout\ : std_logic;
SIGNAL \MUX2|y[30]~86_combout\ : std_logic;
SIGNAL \MUX2|y[29]~87_combout\ : std_logic;
SIGNAL \MUX2|y[28]~88_combout\ : std_logic;
SIGNAL \MUX2|y[27]~89_combout\ : std_logic;
SIGNAL \MUX2|y[26]~90_combout\ : std_logic;
SIGNAL \MUX2|y[25]~91_combout\ : std_logic;
SIGNAL \MUX2|y[24]~92_combout\ : std_logic;
SIGNAL \MUX2|y[23]~93_combout\ : std_logic;
SIGNAL \MUX2|y[22]~94_combout\ : std_logic;
SIGNAL \MUX2|y[21]~95_combout\ : std_logic;
SIGNAL \MUX2|y[20]~96_combout\ : std_logic;
SIGNAL \MUX2|y[19]~97_combout\ : std_logic;
SIGNAL \MUX2|y[18]~98_combout\ : std_logic;
SIGNAL \MUX2|y[17]~99_combout\ : std_logic;
SIGNAL \MUX2|y[16]~100_combout\ : std_logic;
SIGNAL \MUX2|y[15]~101_combout\ : std_logic;
SIGNAL \MUX2|y[14]~102_combout\ : std_logic;
SIGNAL \MUX2|y[13]~103_combout\ : std_logic;
SIGNAL \MUX2|y[12]~104_combout\ : std_logic;
SIGNAL \MUX2|y[11]~105_combout\ : std_logic;
SIGNAL \MUX2|y[10]~106_combout\ : std_logic;
SIGNAL \MUX2|y[9]~107_combout\ : std_logic;
SIGNAL \MUX2|y[8]~108_combout\ : std_logic;
SIGNAL \MUX2|y[7]~109_combout\ : std_logic;
SIGNAL \MUX2|y[6]~110_combout\ : std_logic;
SIGNAL \MUX2|y[5]~111_combout\ : std_logic;
SIGNAL \MUX2|y[4]~112_combout\ : std_logic;
SIGNAL \MUX2|y[3]~113_combout\ : std_logic;
SIGNAL \MUX2|y[2]~114_combout\ : std_logic;
SIGNAL \MUX2|y[1]~81_combout\ : std_logic;
SIGNAL \MUX2|y[0]~83_combout\ : std_logic;
SIGNAL \ALU|LessThan0~1_cout\ : std_logic;
SIGNAL \ALU|LessThan0~3_cout\ : std_logic;
SIGNAL \ALU|LessThan0~5_cout\ : std_logic;
SIGNAL \ALU|LessThan0~7_cout\ : std_logic;
SIGNAL \ALU|LessThan0~9_cout\ : std_logic;
SIGNAL \ALU|LessThan0~11_cout\ : std_logic;
SIGNAL \ALU|LessThan0~13_cout\ : std_logic;
SIGNAL \ALU|LessThan0~15_cout\ : std_logic;
SIGNAL \ALU|LessThan0~17_cout\ : std_logic;
SIGNAL \ALU|LessThan0~19_cout\ : std_logic;
SIGNAL \ALU|LessThan0~21_cout\ : std_logic;
SIGNAL \ALU|LessThan0~23_cout\ : std_logic;
SIGNAL \ALU|LessThan0~25_cout\ : std_logic;
SIGNAL \ALU|LessThan0~27_cout\ : std_logic;
SIGNAL \ALU|LessThan0~29_cout\ : std_logic;
SIGNAL \ALU|LessThan0~31_cout\ : std_logic;
SIGNAL \ALU|LessThan0~33_cout\ : std_logic;
SIGNAL \ALU|LessThan0~35_cout\ : std_logic;
SIGNAL \ALU|LessThan0~37_cout\ : std_logic;
SIGNAL \ALU|LessThan0~39_cout\ : std_logic;
SIGNAL \ALU|LessThan0~41_cout\ : std_logic;
SIGNAL \ALU|LessThan0~43_cout\ : std_logic;
SIGNAL \ALU|LessThan0~45_cout\ : std_logic;
SIGNAL \ALU|LessThan0~47_cout\ : std_logic;
SIGNAL \ALU|LessThan0~49_cout\ : std_logic;
SIGNAL \ALU|LessThan0~51_cout\ : std_logic;
SIGNAL \ALU|LessThan0~53_cout\ : std_logic;
SIGNAL \ALU|LessThan0~55_cout\ : std_logic;
SIGNAL \ALU|LessThan0~57_cout\ : std_logic;
SIGNAL \ALU|LessThan0~59_cout\ : std_logic;
SIGNAL \ALU|LessThan0~61_cout\ : std_logic;
SIGNAL \ALU|LessThan0~62_combout\ : std_logic;
SIGNAL \ALU|Mux31~2_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~294feeder_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~294_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~326_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[0]~107_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[0]~108_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~70_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|s_memory~38_q\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[0]~106_combout\ : std_logic;
SIGNAL \banco_reg|rs_mem|readData[0]~109_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \ALU|Mux30~2_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~71feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~71_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~327_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~295feeder_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~295_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~39_q\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1144_combout\ : std_logic;
SIGNAL \banco_reg|rt_mem|s_memory~1145_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|_~62_combout\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \ALU|Add0|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \ALU|Mux29~2_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~328_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~296_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1069_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~72_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~40feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~40_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1068_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1070_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[0][4]~q\ : std_logic;
SIGNAL \displ|Mux1~0_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~15_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[3][4]~q\ : std_logic;
SIGNAL \displ|s_addrCounters~2_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[1][4]~q\ : std_logic;
SIGNAL \displ|Mux39~0_combout\ : std_logic;
SIGNAL \displ|Mux1~1_combout\ : std_logic;
SIGNAL \displ|Add0~7\ : std_logic;
SIGNAL \displ|Add0~8_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~10_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[2][4]~q\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[2]~65_combout\ : std_logic;
SIGNAL \displ|Mux35~0_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[0][5]~q\ : std_logic;
SIGNAL \displ|s_addrCounters[2][5]~17_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[2][5]~q\ : std_logic;
SIGNAL \displ|Mux0~0_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~16_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[3][5]~q\ : std_logic;
SIGNAL \displ|Mux38~0_combout\ : std_logic;
SIGNAL \displ|Mux0~1_combout\ : std_logic;
SIGNAL \displ|Add0~9\ : std_logic;
SIGNAL \displ|Add0~10_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~3_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[1][5]~q\ : std_logic;
SIGNAL \instmem|Mux10~0_combout\ : std_logic;
SIGNAL \instmem|Mux14~0_combout\ : std_logic;
SIGNAL \displ|Mux35~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~327_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~295_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1066_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~71_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~39feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~39_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1065_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1067_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[1]~64_combout\ : std_logic;
SIGNAL \displ|Mux36~0_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~297_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~329_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1072_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~73_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~41feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~41_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1071_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1073_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[3]~66_combout\ : std_logic;
SIGNAL \displ|Mux34~0_combout\ : std_logic;
SIGNAL \displ|Mux34~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~38_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~70_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1062_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~326_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~294_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1063_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1064_combout\ : std_logic;
SIGNAL \displ|Mux37~1_combout\ : std_logic;
SIGNAL \displ|Mux37~2_combout\ : std_logic;
SIGNAL \instmem|Mux12~0_combout\ : std_logic;
SIGNAL \displ|Mux37~0_combout\ : std_logic;
SIGNAL \displ|Mux52~0_combout\ : std_logic;
SIGNAL \displ|Mux51~0_combout\ : std_logic;
SIGNAL \displ|Mux50~0_combout\ : std_logic;
SIGNAL \displ|Mux49~0_combout\ : std_logic;
SIGNAL \displ|Mux48~0_combout\ : std_logic;
SIGNAL \displ|Mux47~0_combout\ : std_logic;
SIGNAL \displ|Mux46~0_combout\ : std_logic;
SIGNAL \ALU_Control|Mux5~0_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~44_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~76_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1080_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~300_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~332_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1081_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1082_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[6]~69_combout\ : std_logic;
SIGNAL \displ|Mux31~0_combout\ : std_logic;
SIGNAL \displ|Mux31~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~333_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~301_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1084_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~77_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~45_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1083_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1085_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[7]~70_combout\ : std_logic;
SIGNAL \displ|Mux30~0_combout\ : std_logic;
SIGNAL \displ|Mux30~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~74_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~42feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~42_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1074_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~298_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~330_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1075_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1076_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[4]~67_combout\ : std_logic;
SIGNAL \displ|Mux33~0_combout\ : std_logic;
SIGNAL \displ|Mux33~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~331_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~299_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1078_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~75_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~43feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~43_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1077_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1079_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[5]~68_combout\ : std_logic;
SIGNAL \displ|Mux32~0_combout\ : std_logic;
SIGNAL \displ|Mux32~1_combout\ : std_logic;
SIGNAL \displ|Mux59~0_combout\ : std_logic;
SIGNAL \displ|Mux58~0_combout\ : std_logic;
SIGNAL \displ|Mux57~0_combout\ : std_logic;
SIGNAL \displ|Mux56~0_combout\ : std_logic;
SIGNAL \displ|Mux55~0_combout\ : std_logic;
SIGNAL \displ|Mux54~0_combout\ : std_logic;
SIGNAL \displ|Mux53~0_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[7]~41\ : std_logic;
SIGNAL \pcupdt|s_pc[8]~42_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[8]~43\ : std_logic;
SIGNAL \pcupdt|s_pc[9]~44_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[9]~45\ : std_logic;
SIGNAL \pcupdt|s_pc[10]~46_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~48feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~48_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~80_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1092_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~304_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~336_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1093_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1094_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[10]~73_combout\ : std_logic;
SIGNAL \displ|Mux27~0_combout\ : std_logic;
SIGNAL \displ|Mux27~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~78_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~46_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1086_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~334_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~302_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1087_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1088_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[8]~71_combout\ : std_logic;
SIGNAL \displ|Mux29~0_combout\ : std_logic;
SIGNAL \displ|Mux29~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~337_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~305_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1096_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~81_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~49feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~49_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1095_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1097_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[11]~74_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[10]~47\ : std_logic;
SIGNAL \pcupdt|s_pc[11]~48_combout\ : std_logic;
SIGNAL \displ|Mux26~0_combout\ : std_logic;
SIGNAL \displ|Mux26~1_combout\ : std_logic;
SIGNAL \displ|Mux28~0_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~335_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~303_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1090_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~47feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~47_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~79_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1089_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1091_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[9]~72_combout\ : std_logic;
SIGNAL \displ|Mux28~1_combout\ : std_logic;
SIGNAL \displ|Mux66~0_combout\ : std_logic;
SIGNAL \displ|Mux65~0_combout\ : std_logic;
SIGNAL \displ|Mux64~0_combout\ : std_logic;
SIGNAL \displ|Mux63~0_combout\ : std_logic;
SIGNAL \displ|Mux62~0_combout\ : std_logic;
SIGNAL \displ|Mux61~0_combout\ : std_logic;
SIGNAL \displ|Mux60~0_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~340_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~308_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1105_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~84_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~52feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~52_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1104_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1106_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[14]~77_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[11]~49\ : std_logic;
SIGNAL \pcupdt|s_pc[12]~50_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[12]~51\ : std_logic;
SIGNAL \pcupdt|s_pc[13]~52_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[13]~53\ : std_logic;
SIGNAL \pcupdt|s_pc[14]~54_combout\ : std_logic;
SIGNAL \displ|Mux23~0_combout\ : std_logic;
SIGNAL \displ|Mux23~1_combout\ : std_logic;
SIGNAL \displ|Mux24~0_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~307_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~339_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1102_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~83_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~51feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~51_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1101_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1103_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[13]~76_combout\ : std_logic;
SIGNAL \displ|Mux24~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~306_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~338_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1099_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~82_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~50feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~50_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1098_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1100_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[12]~75_combout\ : std_logic;
SIGNAL \displ|Mux25~0_combout\ : std_logic;
SIGNAL \displ|Mux25~1_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[14]~55\ : std_logic;
SIGNAL \pcupdt|s_pc[15]~56_combout\ : std_logic;
SIGNAL \displ|Mux22~0_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~309_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~341_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1108_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~53feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~53_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~85_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1107_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1109_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[15]~78_combout\ : std_logic;
SIGNAL \displ|Mux22~1_combout\ : std_logic;
SIGNAL \displ|Mux73~0_combout\ : std_logic;
SIGNAL \displ|Mux72~0_combout\ : std_logic;
SIGNAL \displ|Mux71~0_combout\ : std_logic;
SIGNAL \displ|Mux70~0_combout\ : std_logic;
SIGNAL \displ|Mux69~0_combout\ : std_logic;
SIGNAL \displ|Mux68~0_combout\ : std_logic;
SIGNAL \displ|Mux67~0_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~56feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~56_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~88_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1116_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~344_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~312_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1117_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1118_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[18]~81_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[15]~57\ : std_logic;
SIGNAL \pcupdt|s_pc[16]~58_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[16]~59\ : std_logic;
SIGNAL \pcupdt|s_pc[17]~60_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[17]~61\ : std_logic;
SIGNAL \pcupdt|s_pc[18]~62_combout\ : std_logic;
SIGNAL \displ|Mux19~0_combout\ : std_logic;
SIGNAL \displ|Mux19~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~310_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~342_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1111_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~54feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~54_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~86_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1110_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1112_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[16]~79_combout\ : std_logic;
SIGNAL \displ|Mux21~0_combout\ : std_logic;
SIGNAL \displ|Mux21~1_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[18]~63\ : std_logic;
SIGNAL \pcupdt|s_pc[19]~64_combout\ : std_logic;
SIGNAL \displ|Mux18~0_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~57feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~57_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~89_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1119_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~345_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~313_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1120_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1121_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[19]~82_combout\ : std_logic;
SIGNAL \displ|Mux18~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~87_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~55feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~55_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1113_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~343_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~311_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1114_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1115_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[17]~80_combout\ : std_logic;
SIGNAL \displ|Mux20~0_combout\ : std_logic;
SIGNAL \displ|Mux20~1_combout\ : std_logic;
SIGNAL \displ|Mux80~0_combout\ : std_logic;
SIGNAL \displ|Mux45~0_combout\ : std_logic;
SIGNAL \displ|Mux44~0_combout\ : std_logic;
SIGNAL \displ|Mux42~0_combout\ : std_logic;
SIGNAL \displ|Mux42~1_combout\ : std_logic;
SIGNAL \displ|Mux43~0_combout\ : std_logic;
SIGNAL \displ|Mux43~1_combout\ : std_logic;
SIGNAL \displ|Mux122~0_combout\ : std_logic;
SIGNAL \displ|Decoder0~0_combout\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \displ|disp4[0]~0_combout\ : std_logic;
SIGNAL \displ|Mux79~0_combout\ : std_logic;
SIGNAL \displ|Mux121~0_combout\ : std_logic;
SIGNAL \displ|disp4[1]~1_combout\ : std_logic;
SIGNAL \displ|Mux78~0_combout\ : std_logic;
SIGNAL \displ|Mux120~0_combout\ : std_logic;
SIGNAL \displ|disp4[2]~2_combout\ : std_logic;
SIGNAL \displ|Mux77~0_combout\ : std_logic;
SIGNAL \displ|Mux119~0_combout\ : std_logic;
SIGNAL \displ|disp4[3]~3_combout\ : std_logic;
SIGNAL \displ|Mux118~0_combout\ : std_logic;
SIGNAL \displ|Mux76~0_combout\ : std_logic;
SIGNAL \displ|disp4[4]~4_combout\ : std_logic;
SIGNAL \displ|Mux75~0_combout\ : std_logic;
SIGNAL \displ|Mux117~0_combout\ : std_logic;
SIGNAL \displ|disp4[5]~5_combout\ : std_logic;
SIGNAL \displ|Mux74~0_combout\ : std_logic;
SIGNAL \displ|Mux116~0_combout\ : std_logic;
SIGNAL \displ|disp4[6]~6_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~316_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~348_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1129_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~92_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~60feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~60_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1128_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1130_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[22]~85_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[19]~65\ : std_logic;
SIGNAL \pcupdt|s_pc[20]~66_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[20]~67\ : std_logic;
SIGNAL \pcupdt|s_pc[21]~68_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[21]~69\ : std_logic;
SIGNAL \pcupdt|s_pc[22]~70_combout\ : std_logic;
SIGNAL \displ|Mux15~0_combout\ : std_logic;
SIGNAL \displ|Mux15~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~91_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~59feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~59_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1125_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~347_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~315_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1126_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1127_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[21]~84_combout\ : std_logic;
SIGNAL \instmem|Mux13~0_combout\ : std_logic;
SIGNAL \displ|Mux16~0_combout\ : std_logic;
SIGNAL \displ|Mux16~1_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[22]~71\ : std_logic;
SIGNAL \pcupdt|s_pc[23]~72_combout\ : std_logic;
SIGNAL \displ|Mux14~0_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~61_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~93_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1131_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~317_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~349_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1132_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1133_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[23]~86_combout\ : std_logic;
SIGNAL \displ|Mux14~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~346_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~314_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1123_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~90_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~58_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1122_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1124_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[20]~83_combout\ : std_logic;
SIGNAL \displ|Mux17~0_combout\ : std_logic;
SIGNAL \displ|Mux17~1_combout\ : std_logic;
SIGNAL \displ|Mux87~0_combout\ : std_logic;
SIGNAL \displ|Mux41~0_combout\ : std_logic;
SIGNAL \displ|Mux41~1_combout\ : std_logic;
SIGNAL \displ|Mux115~0_combout\ : std_logic;
SIGNAL \displ|disp5[0]~0_combout\ : std_logic;
SIGNAL \displ|Mux86~0_combout\ : std_logic;
SIGNAL \displ|Mux114~0_combout\ : std_logic;
SIGNAL \displ|disp5[1]~1_combout\ : std_logic;
SIGNAL \displ|Mux113~0_combout\ : std_logic;
SIGNAL \displ|Mux85~0_combout\ : std_logic;
SIGNAL \displ|disp5[2]~2_combout\ : std_logic;
SIGNAL \displ|Mux112~0_combout\ : std_logic;
SIGNAL \displ|Mux84~0_combout\ : std_logic;
SIGNAL \displ|disp5[3]~3_combout\ : std_logic;
SIGNAL \displ|Mux111~0_combout\ : std_logic;
SIGNAL \displ|Mux83~0_combout\ : std_logic;
SIGNAL \displ|disp5[4]~4_combout\ : std_logic;
SIGNAL \displ|Mux82~0_combout\ : std_logic;
SIGNAL \displ|Mux110~0_combout\ : std_logic;
SIGNAL \displ|disp5[5]~5_combout\ : std_logic;
SIGNAL \displ|Mux81~0_combout\ : std_logic;
SIGNAL \displ|Mux109~0_combout\ : std_logic;
SIGNAL \displ|disp5[6]~6_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~97_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~65feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~65_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1143_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~353_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~321_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1144_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1145_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[27]~90_combout\ : std_logic;
SIGNAL \instmem|Mux10~1_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[23]~73\ : std_logic;
SIGNAL \pcupdt|s_pc[24]~74_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[24]~75\ : std_logic;
SIGNAL \pcupdt|s_pc[25]~76_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[25]~77\ : std_logic;
SIGNAL \pcupdt|s_pc[26]~78_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[26]~79\ : std_logic;
SIGNAL \pcupdt|s_pc[27]~80_combout\ : std_logic;
SIGNAL \displ|Mux10~0_combout\ : std_logic;
SIGNAL \displ|Mux10~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~352_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~320_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1141_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~96_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~64feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~64_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1140_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1142_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[26]~89_combout\ : std_logic;
SIGNAL \displ|Mux11~0_combout\ : std_logic;
SIGNAL \displ|Mux11~1_combout\ : std_logic;
SIGNAL \displ|Mux12~0_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~351_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~319_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1138_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~95_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~63feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~63_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1137_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1139_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[25]~88_combout\ : std_logic;
SIGNAL \displ|Mux12~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~94_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~62feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~62_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1134_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~350_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~318_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1135_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1136_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[24]~87_combout\ : std_logic;
SIGNAL \displ|Mux13~0_combout\ : std_logic;
SIGNAL \displ|Mux13~1_combout\ : std_logic;
SIGNAL \displ|Mux94~0_combout\ : std_logic;
SIGNAL \displ|disp6[0]~0_combout\ : std_logic;
SIGNAL \displ|Mux93~0_combout\ : std_logic;
SIGNAL \displ|disp6[1]~1_combout\ : std_logic;
SIGNAL \displ|Mux92~0_combout\ : std_logic;
SIGNAL \displ|disp6[2]~2_combout\ : std_logic;
SIGNAL \displ|Mux91~0_combout\ : std_logic;
SIGNAL \displ|disp6[3]~3_combout\ : std_logic;
SIGNAL \displ|Mux90~0_combout\ : std_logic;
SIGNAL \displ|disp6[4]~4_combout\ : std_logic;
SIGNAL \displ|Mux89~0_combout\ : std_logic;
SIGNAL \displ|disp6[5]~5_combout\ : std_logic;
SIGNAL \displ|Mux88~0_combout\ : std_logic;
SIGNAL \displ|disp6[6]~6_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~323_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~355_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1150_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~99_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~67feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~67_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1149_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1151_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[29]~92_combout\ : std_logic;
SIGNAL \instmem|Mux11~0_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[27]~81\ : std_logic;
SIGNAL \pcupdt|s_pc[28]~82_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[28]~83\ : std_logic;
SIGNAL \pcupdt|s_pc[29]~84_combout\ : std_logic;
SIGNAL \displ|Mux8~0_combout\ : std_logic;
SIGNAL \displ|Mux8~1_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[29]~85\ : std_logic;
SIGNAL \pcupdt|s_pc[30]~86_combout\ : std_logic;
SIGNAL \pcupdt|s_pc[30]~87\ : std_logic;
SIGNAL \pcupdt|s_pc[31]~88_combout\ : std_logic;
SIGNAL \displ|Mux6~0_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~357_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~325_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1156_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~101_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~69feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~69_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1155_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1157_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[31]~94_combout\ : std_logic;
SIGNAL \displ|Mux6~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~354_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~322_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1147_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~66feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~66_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~98_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1146_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1148_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[28]~91_combout\ : std_logic;
SIGNAL \displ|Mux9~0_combout\ : std_logic;
SIGNAL \displ|Mux9~1_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~100_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~68feeder_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~68_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1152_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~356_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~324_q\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1153_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|s_memory~1154_combout\ : std_logic;
SIGNAL \banco_reg|debug_mem|readData[30]~93_combout\ : std_logic;
SIGNAL \displ|Mux7~0_combout\ : std_logic;
SIGNAL \displ|Mux7~1_combout\ : std_logic;
SIGNAL \displ|Mux101~0_combout\ : std_logic;
SIGNAL \displ|disp7[0]~0_combout\ : std_logic;
SIGNAL \displ|Mux100~0_combout\ : std_logic;
SIGNAL \displ|disp7[1]~1_combout\ : std_logic;
SIGNAL \displ|Mux99~0_combout\ : std_logic;
SIGNAL \displ|disp7[2]~2_combout\ : std_logic;
SIGNAL \displ|Mux98~0_combout\ : std_logic;
SIGNAL \displ|disp7[3]~3_combout\ : std_logic;
SIGNAL \displ|Mux97~0_combout\ : std_logic;
SIGNAL \displ|disp7[4]~4_combout\ : std_logic;
SIGNAL \displ|Mux96~0_combout\ : std_logic;
SIGNAL \displ|disp7[5]~5_combout\ : std_logic;
SIGNAL \displ|Mux95~0_combout\ : std_logic;
SIGNAL \displ|disp7[6]~6_combout\ : std_logic;
SIGNAL \pcupdt|s_pc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \displ|s_count\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \displ|s_repeatCount\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \debnc|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \debnc|ALT_INV_s_dirtyIn~q\ : std_logic;
SIGNAL \displ|ALT_INV_disp7[6]~6_combout\ : std_logic;
SIGNAL \displ|ALT_INV_Mux67~0_combout\ : std_logic;
SIGNAL \displ|ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \displ|ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \displ|ALT_INV_Mux46~0_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

\global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\;
ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
ww_KEY <= KEY;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\debnc|s_pulsedOut~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \debnc|s_pulsedOut~q\);
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\debnc|ALT_INV_s_dirtyIn~q\ <= NOT \debnc|s_dirtyIn~q\;
\displ|ALT_INV_disp7[6]~6_combout\ <= NOT \displ|disp7[6]~6_combout\;
\displ|ALT_INV_Mux67~0_combout\ <= NOT \displ|Mux67~0_combout\;
\displ|ALT_INV_Mux60~0_combout\ <= NOT \displ|Mux60~0_combout\;
\displ|ALT_INV_Mux53~0_combout\ <= NOT \displ|Mux53~0_combout\;
\displ|ALT_INV_Mux46~0_combout\ <= NOT \displ|Mux46~0_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux52~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux51~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux50~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux49~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux48~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux47~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|ALT_INV_Mux46~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux59~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux58~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux57~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux56~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux55~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux54~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|ALT_INV_Mux53~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux66~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux65~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux64~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux63~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux62~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux61~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|ALT_INV_Mux60~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux73~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux72~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux71~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux70~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux69~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux68~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|ALT_INV_Mux67~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp7[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp7[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp7[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp7[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp7[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp7[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|ALT_INV_disp7[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X27_Y34_N10
\debnc|s_debounceCnt[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[0]~23_combout\ = \debnc|s_debounceCnt\(0) $ (VCC)
-- \debnc|s_debounceCnt[0]~24\ = CARRY(\debnc|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(0),
	datad => VCC,
	combout => \debnc|s_debounceCnt[0]~23_combout\,
	cout => \debnc|s_debounceCnt[0]~24\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X26_Y34_N2
\debnc|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_dirtyIn~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[0]~input_o\,
	combout => \debnc|s_dirtyIn~0_combout\);

-- Location: FF_X26_Y34_N3
\debnc|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_dirtyIn~q\);

-- Location: LCCOMB_X27_Y34_N18
\debnc|s_debounceCnt[4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[4]~36_combout\ = (\debnc|s_debounceCnt\(4) & (\debnc|s_debounceCnt[3]~35\ $ (GND))) # (!\debnc|s_debounceCnt\(4) & (!\debnc|s_debounceCnt[3]~35\ & VCC))
-- \debnc|s_debounceCnt[4]~37\ = CARRY((\debnc|s_debounceCnt\(4) & !\debnc|s_debounceCnt[3]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(4),
	datad => VCC,
	cin => \debnc|s_debounceCnt[3]~35\,
	combout => \debnc|s_debounceCnt[4]~36_combout\,
	cout => \debnc|s_debounceCnt[4]~37\);

-- Location: LCCOMB_X27_Y34_N20
\debnc|s_debounceCnt[5]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[5]~38_combout\ = (\debnc|s_debounceCnt\(5) & (!\debnc|s_debounceCnt[4]~37\)) # (!\debnc|s_debounceCnt\(5) & ((\debnc|s_debounceCnt[4]~37\) # (GND)))
-- \debnc|s_debounceCnt[5]~39\ = CARRY((!\debnc|s_debounceCnt[4]~37\) # (!\debnc|s_debounceCnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(5),
	datad => VCC,
	cin => \debnc|s_debounceCnt[4]~37\,
	combout => \debnc|s_debounceCnt[5]~38_combout\,
	cout => \debnc|s_debounceCnt[5]~39\);

-- Location: FF_X27_Y34_N21
\debnc|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[5]~38_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(5));

-- Location: LCCOMB_X27_Y34_N22
\debnc|s_debounceCnt[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[6]~40_combout\ = (\debnc|s_debounceCnt\(6) & (\debnc|s_debounceCnt[5]~39\ $ (GND))) # (!\debnc|s_debounceCnt\(6) & (!\debnc|s_debounceCnt[5]~39\ & VCC))
-- \debnc|s_debounceCnt[6]~41\ = CARRY((\debnc|s_debounceCnt\(6) & !\debnc|s_debounceCnt[5]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(6),
	datad => VCC,
	cin => \debnc|s_debounceCnt[5]~39\,
	combout => \debnc|s_debounceCnt[6]~40_combout\,
	cout => \debnc|s_debounceCnt[6]~41\);

-- Location: FF_X27_Y34_N23
\debnc|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[6]~40_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(6));

-- Location: LCCOMB_X27_Y34_N24
\debnc|s_debounceCnt[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[7]~42_combout\ = (\debnc|s_debounceCnt\(7) & (!\debnc|s_debounceCnt[6]~41\)) # (!\debnc|s_debounceCnt\(7) & ((\debnc|s_debounceCnt[6]~41\) # (GND)))
-- \debnc|s_debounceCnt[7]~43\ = CARRY((!\debnc|s_debounceCnt[6]~41\) # (!\debnc|s_debounceCnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(7),
	datad => VCC,
	cin => \debnc|s_debounceCnt[6]~41\,
	combout => \debnc|s_debounceCnt[7]~42_combout\,
	cout => \debnc|s_debounceCnt[7]~43\);

-- Location: FF_X27_Y34_N25
\debnc|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[7]~42_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(7));

-- Location: LCCOMB_X27_Y34_N26
\debnc|s_debounceCnt[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[8]~44_combout\ = (\debnc|s_debounceCnt\(8) & (\debnc|s_debounceCnt[7]~43\ $ (GND))) # (!\debnc|s_debounceCnt\(8) & (!\debnc|s_debounceCnt[7]~43\ & VCC))
-- \debnc|s_debounceCnt[8]~45\ = CARRY((\debnc|s_debounceCnt\(8) & !\debnc|s_debounceCnt[7]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(8),
	datad => VCC,
	cin => \debnc|s_debounceCnt[7]~43\,
	combout => \debnc|s_debounceCnt[8]~44_combout\,
	cout => \debnc|s_debounceCnt[8]~45\);

-- Location: FF_X27_Y34_N27
\debnc|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[8]~44_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(8));

-- Location: LCCOMB_X27_Y34_N28
\debnc|s_debounceCnt[9]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[9]~46_combout\ = (\debnc|s_debounceCnt\(9) & (!\debnc|s_debounceCnt[8]~45\)) # (!\debnc|s_debounceCnt\(9) & ((\debnc|s_debounceCnt[8]~45\) # (GND)))
-- \debnc|s_debounceCnt[9]~47\ = CARRY((!\debnc|s_debounceCnt[8]~45\) # (!\debnc|s_debounceCnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(9),
	datad => VCC,
	cin => \debnc|s_debounceCnt[8]~45\,
	combout => \debnc|s_debounceCnt[9]~46_combout\,
	cout => \debnc|s_debounceCnt[9]~47\);

-- Location: FF_X27_Y34_N29
\debnc|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[9]~46_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(9));

-- Location: LCCOMB_X27_Y34_N30
\debnc|s_debounceCnt[10]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[10]~48_combout\ = (\debnc|s_debounceCnt\(10) & (\debnc|s_debounceCnt[9]~47\ $ (GND))) # (!\debnc|s_debounceCnt\(10) & (!\debnc|s_debounceCnt[9]~47\ & VCC))
-- \debnc|s_debounceCnt[10]~49\ = CARRY((\debnc|s_debounceCnt\(10) & !\debnc|s_debounceCnt[9]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(10),
	datad => VCC,
	cin => \debnc|s_debounceCnt[9]~47\,
	combout => \debnc|s_debounceCnt[10]~48_combout\,
	cout => \debnc|s_debounceCnt[10]~49\);

-- Location: FF_X27_Y34_N31
\debnc|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[10]~48_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(10));

-- Location: LCCOMB_X27_Y33_N0
\debnc|s_debounceCnt[11]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[11]~50_combout\ = (\debnc|s_debounceCnt\(11) & (!\debnc|s_debounceCnt[10]~49\)) # (!\debnc|s_debounceCnt\(11) & ((\debnc|s_debounceCnt[10]~49\) # (GND)))
-- \debnc|s_debounceCnt[11]~51\ = CARRY((!\debnc|s_debounceCnt[10]~49\) # (!\debnc|s_debounceCnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(11),
	datad => VCC,
	cin => \debnc|s_debounceCnt[10]~49\,
	combout => \debnc|s_debounceCnt[11]~50_combout\,
	cout => \debnc|s_debounceCnt[11]~51\);

-- Location: FF_X27_Y33_N1
\debnc|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[11]~50_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(11));

-- Location: LCCOMB_X27_Y33_N2
\debnc|s_debounceCnt[12]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[12]~52_combout\ = (\debnc|s_debounceCnt\(12) & (\debnc|s_debounceCnt[11]~51\ $ (GND))) # (!\debnc|s_debounceCnt\(12) & (!\debnc|s_debounceCnt[11]~51\ & VCC))
-- \debnc|s_debounceCnt[12]~53\ = CARRY((\debnc|s_debounceCnt\(12) & !\debnc|s_debounceCnt[11]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(12),
	datad => VCC,
	cin => \debnc|s_debounceCnt[11]~51\,
	combout => \debnc|s_debounceCnt[12]~52_combout\,
	cout => \debnc|s_debounceCnt[12]~53\);

-- Location: FF_X27_Y33_N3
\debnc|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[12]~52_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(12));

-- Location: LCCOMB_X27_Y33_N4
\debnc|s_debounceCnt[13]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[13]~54_combout\ = (\debnc|s_debounceCnt\(13) & (!\debnc|s_debounceCnt[12]~53\)) # (!\debnc|s_debounceCnt\(13) & ((\debnc|s_debounceCnt[12]~53\) # (GND)))
-- \debnc|s_debounceCnt[13]~55\ = CARRY((!\debnc|s_debounceCnt[12]~53\) # (!\debnc|s_debounceCnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(13),
	datad => VCC,
	cin => \debnc|s_debounceCnt[12]~53\,
	combout => \debnc|s_debounceCnt[13]~54_combout\,
	cout => \debnc|s_debounceCnt[13]~55\);

-- Location: FF_X27_Y33_N5
\debnc|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[13]~54_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(13));

-- Location: LCCOMB_X27_Y33_N6
\debnc|s_debounceCnt[14]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[14]~56_combout\ = (\debnc|s_debounceCnt\(14) & (\debnc|s_debounceCnt[13]~55\ $ (GND))) # (!\debnc|s_debounceCnt\(14) & (!\debnc|s_debounceCnt[13]~55\ & VCC))
-- \debnc|s_debounceCnt[14]~57\ = CARRY((\debnc|s_debounceCnt\(14) & !\debnc|s_debounceCnt[13]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(14),
	datad => VCC,
	cin => \debnc|s_debounceCnt[13]~55\,
	combout => \debnc|s_debounceCnt[14]~56_combout\,
	cout => \debnc|s_debounceCnt[14]~57\);

-- Location: FF_X27_Y33_N7
\debnc|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[14]~56_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(14));

-- Location: LCCOMB_X27_Y33_N8
\debnc|s_debounceCnt[15]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[15]~58_combout\ = (\debnc|s_debounceCnt\(15) & (!\debnc|s_debounceCnt[14]~57\)) # (!\debnc|s_debounceCnt\(15) & ((\debnc|s_debounceCnt[14]~57\) # (GND)))
-- \debnc|s_debounceCnt[15]~59\ = CARRY((!\debnc|s_debounceCnt[14]~57\) # (!\debnc|s_debounceCnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(15),
	datad => VCC,
	cin => \debnc|s_debounceCnt[14]~57\,
	combout => \debnc|s_debounceCnt[15]~58_combout\,
	cout => \debnc|s_debounceCnt[15]~59\);

-- Location: FF_X27_Y33_N9
\debnc|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[15]~58_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(15));

-- Location: LCCOMB_X27_Y33_N10
\debnc|s_debounceCnt[16]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[16]~60_combout\ = (\debnc|s_debounceCnt\(16) & (\debnc|s_debounceCnt[15]~59\ $ (GND))) # (!\debnc|s_debounceCnt\(16) & (!\debnc|s_debounceCnt[15]~59\ & VCC))
-- \debnc|s_debounceCnt[16]~61\ = CARRY((\debnc|s_debounceCnt\(16) & !\debnc|s_debounceCnt[15]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(16),
	datad => VCC,
	cin => \debnc|s_debounceCnt[15]~59\,
	combout => \debnc|s_debounceCnt[16]~60_combout\,
	cout => \debnc|s_debounceCnt[16]~61\);

-- Location: FF_X27_Y33_N11
\debnc|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[16]~60_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(16));

-- Location: LCCOMB_X27_Y33_N12
\debnc|s_debounceCnt[17]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[17]~62_combout\ = (\debnc|s_debounceCnt\(17) & (!\debnc|s_debounceCnt[16]~61\)) # (!\debnc|s_debounceCnt\(17) & ((\debnc|s_debounceCnt[16]~61\) # (GND)))
-- \debnc|s_debounceCnt[17]~63\ = CARRY((!\debnc|s_debounceCnt[16]~61\) # (!\debnc|s_debounceCnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(17),
	datad => VCC,
	cin => \debnc|s_debounceCnt[16]~61\,
	combout => \debnc|s_debounceCnt[17]~62_combout\,
	cout => \debnc|s_debounceCnt[17]~63\);

-- Location: FF_X27_Y33_N13
\debnc|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[17]~62_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(17));

-- Location: LCCOMB_X27_Y33_N14
\debnc|s_debounceCnt[18]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[18]~64_combout\ = (\debnc|s_debounceCnt\(18) & (\debnc|s_debounceCnt[17]~63\ $ (GND))) # (!\debnc|s_debounceCnt\(18) & (!\debnc|s_debounceCnt[17]~63\ & VCC))
-- \debnc|s_debounceCnt[18]~65\ = CARRY((\debnc|s_debounceCnt\(18) & !\debnc|s_debounceCnt[17]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(18),
	datad => VCC,
	cin => \debnc|s_debounceCnt[17]~63\,
	combout => \debnc|s_debounceCnt[18]~64_combout\,
	cout => \debnc|s_debounceCnt[18]~65\);

-- Location: FF_X27_Y33_N15
\debnc|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[18]~64_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(18));

-- Location: LCCOMB_X27_Y33_N16
\debnc|s_debounceCnt[19]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[19]~66_combout\ = (\debnc|s_debounceCnt\(19) & (!\debnc|s_debounceCnt[18]~65\)) # (!\debnc|s_debounceCnt\(19) & ((\debnc|s_debounceCnt[18]~65\) # (GND)))
-- \debnc|s_debounceCnt[19]~67\ = CARRY((!\debnc|s_debounceCnt[18]~65\) # (!\debnc|s_debounceCnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(19),
	datad => VCC,
	cin => \debnc|s_debounceCnt[18]~65\,
	combout => \debnc|s_debounceCnt[19]~66_combout\,
	cout => \debnc|s_debounceCnt[19]~67\);

-- Location: FF_X27_Y33_N17
\debnc|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[19]~66_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(19));

-- Location: LCCOMB_X27_Y33_N18
\debnc|s_debounceCnt[20]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[20]~68_combout\ = (\debnc|s_debounceCnt\(20) & (\debnc|s_debounceCnt[19]~67\ $ (GND))) # (!\debnc|s_debounceCnt\(20) & (!\debnc|s_debounceCnt[19]~67\ & VCC))
-- \debnc|s_debounceCnt[20]~69\ = CARRY((\debnc|s_debounceCnt\(20) & !\debnc|s_debounceCnt[19]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(20),
	datad => VCC,
	cin => \debnc|s_debounceCnt[19]~67\,
	combout => \debnc|s_debounceCnt[20]~68_combout\,
	cout => \debnc|s_debounceCnt[20]~69\);

-- Location: FF_X27_Y33_N19
\debnc|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[20]~68_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(20));

-- Location: LCCOMB_X27_Y33_N20
\debnc|s_debounceCnt[21]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[21]~70_combout\ = (\debnc|s_debounceCnt\(21) & (!\debnc|s_debounceCnt[20]~69\)) # (!\debnc|s_debounceCnt\(21) & ((\debnc|s_debounceCnt[20]~69\) # (GND)))
-- \debnc|s_debounceCnt[21]~71\ = CARRY((!\debnc|s_debounceCnt[20]~69\) # (!\debnc|s_debounceCnt\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(21),
	datad => VCC,
	cin => \debnc|s_debounceCnt[20]~69\,
	combout => \debnc|s_debounceCnt[21]~70_combout\,
	cout => \debnc|s_debounceCnt[21]~71\);

-- Location: FF_X27_Y33_N21
\debnc|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[21]~70_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(21));

-- Location: LCCOMB_X27_Y33_N28
\debnc|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~5_combout\ = (!\debnc|s_debounceCnt\(21) & !\debnc|s_debounceCnt\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(21),
	datad => \debnc|s_debounceCnt\(20),
	combout => \debnc|Equal0~5_combout\);

-- Location: LCCOMB_X27_Y33_N22
\debnc|s_debounceCnt[22]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[22]~72_combout\ = \debnc|s_debounceCnt\(22) $ (!\debnc|s_debounceCnt[21]~71\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(22),
	cin => \debnc|s_debounceCnt[21]~71\,
	combout => \debnc|s_debounceCnt[22]~72_combout\);

-- Location: FF_X27_Y33_N23
\debnc|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[22]~72_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(22));

-- Location: LCCOMB_X27_Y34_N0
\debnc|s_debounceCnt[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[1]~25_combout\ = (\debnc|s_debounceCnt\(22) & \debnc|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debnc|s_debounceCnt\(22),
	datad => \debnc|s_dirtyIn~q\,
	combout => \debnc|s_debounceCnt[1]~25_combout\);

-- Location: LCCOMB_X27_Y33_N30
\debnc|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~4_combout\ = (\debnc|s_debounceCnt\(18) & \debnc|s_debounceCnt\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debnc|s_debounceCnt\(18),
	datad => \debnc|s_debounceCnt\(19),
	combout => \debnc|Equal0~4_combout\);

-- Location: LCCOMB_X27_Y33_N24
\debnc|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~3_combout\ = (!\debnc|s_debounceCnt\(13) & !\debnc|s_debounceCnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debnc|s_debounceCnt\(13),
	datad => \debnc|s_debounceCnt\(12),
	combout => \debnc|Equal0~3_combout\);

-- Location: LCCOMB_X27_Y33_N26
\debnc|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~7_combout\ = (!\debnc|s_debounceCnt\(17) & (!\debnc|s_debounceCnt\(15) & !\debnc|s_debounceCnt\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(17),
	datac => \debnc|s_debounceCnt\(15),
	datad => \debnc|s_debounceCnt\(16),
	combout => \debnc|Equal0~7_combout\);

-- Location: LCCOMB_X26_Y34_N22
\debnc|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~2_combout\ = (\debnc|s_debounceCnt\(8) & \debnc|s_debounceCnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debnc|s_debounceCnt\(8),
	datad => \debnc|s_debounceCnt\(9),
	combout => \debnc|Equal0~2_combout\);

-- Location: LCCOMB_X27_Y34_N4
\debnc|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~0_combout\ = (!\debnc|s_debounceCnt\(0) & (!\debnc|s_debounceCnt\(3) & (!\debnc|s_debounceCnt\(2) & !\debnc|s_debounceCnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(0),
	datab => \debnc|s_debounceCnt\(3),
	datac => \debnc|s_debounceCnt\(2),
	datad => \debnc|s_debounceCnt\(1),
	combout => \debnc|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y34_N10
\debnc|s_debounceCnt[1]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[1]~26_combout\ = (\debnc|s_debounceCnt\(7)) # ((\debnc|s_debounceCnt\(6) & ((!\debnc|Equal0~0_combout\) # (!\debnc|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|Equal0~1_combout\,
	datab => \debnc|s_debounceCnt\(7),
	datac => \debnc|s_debounceCnt\(6),
	datad => \debnc|Equal0~0_combout\,
	combout => \debnc|s_debounceCnt[1]~26_combout\);

-- Location: LCCOMB_X26_Y34_N14
\debnc|s_debounceCnt[1]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[1]~27_combout\ = (\debnc|s_debounceCnt\(11) & ((\debnc|s_debounceCnt\(10)) # ((\debnc|Equal0~2_combout\ & \debnc|s_debounceCnt[1]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(10),
	datab => \debnc|s_debounceCnt\(11),
	datac => \debnc|Equal0~2_combout\,
	datad => \debnc|s_debounceCnt[1]~26_combout\,
	combout => \debnc|s_debounceCnt[1]~27_combout\);

-- Location: LCCOMB_X27_Y34_N6
\debnc|s_debounceCnt[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[1]~28_combout\ = ((\debnc|s_debounceCnt\(14) & ((\debnc|s_debounceCnt[1]~27_combout\) # (!\debnc|Equal0~3_combout\)))) # (!\debnc|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|Equal0~3_combout\,
	datab => \debnc|s_debounceCnt\(14),
	datac => \debnc|Equal0~7_combout\,
	datad => \debnc|s_debounceCnt[1]~27_combout\,
	combout => \debnc|s_debounceCnt[1]~28_combout\);

-- Location: LCCOMB_X27_Y34_N8
\debnc|s_debounceCnt[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[1]~29_combout\ = ((\debnc|Equal0~5_combout\ & ((!\debnc|s_debounceCnt[1]~28_combout\) # (!\debnc|Equal0~4_combout\)))) # (!\debnc|s_debounceCnt[1]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|Equal0~5_combout\,
	datab => \debnc|s_debounceCnt[1]~25_combout\,
	datac => \debnc|Equal0~4_combout\,
	datad => \debnc|s_debounceCnt[1]~28_combout\,
	combout => \debnc|s_debounceCnt[1]~29_combout\);

-- Location: FF_X27_Y34_N11
\debnc|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[0]~23_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(0));

-- Location: LCCOMB_X27_Y34_N12
\debnc|s_debounceCnt[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[1]~30_combout\ = (\debnc|s_debounceCnt\(1) & (!\debnc|s_debounceCnt[0]~24\)) # (!\debnc|s_debounceCnt\(1) & ((\debnc|s_debounceCnt[0]~24\) # (GND)))
-- \debnc|s_debounceCnt[1]~31\ = CARRY((!\debnc|s_debounceCnt[0]~24\) # (!\debnc|s_debounceCnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(1),
	datad => VCC,
	cin => \debnc|s_debounceCnt[0]~24\,
	combout => \debnc|s_debounceCnt[1]~30_combout\,
	cout => \debnc|s_debounceCnt[1]~31\);

-- Location: FF_X27_Y34_N13
\debnc|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[1]~30_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(1));

-- Location: LCCOMB_X27_Y34_N14
\debnc|s_debounceCnt[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[2]~32_combout\ = (\debnc|s_debounceCnt\(2) & (\debnc|s_debounceCnt[1]~31\ $ (GND))) # (!\debnc|s_debounceCnt\(2) & (!\debnc|s_debounceCnt[1]~31\ & VCC))
-- \debnc|s_debounceCnt[2]~33\ = CARRY((\debnc|s_debounceCnt\(2) & !\debnc|s_debounceCnt[1]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(2),
	datad => VCC,
	cin => \debnc|s_debounceCnt[1]~31\,
	combout => \debnc|s_debounceCnt[2]~32_combout\,
	cout => \debnc|s_debounceCnt[2]~33\);

-- Location: FF_X27_Y34_N15
\debnc|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[2]~32_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(2));

-- Location: LCCOMB_X27_Y34_N16
\debnc|s_debounceCnt[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[3]~34_combout\ = (\debnc|s_debounceCnt\(3) & (!\debnc|s_debounceCnt[2]~33\)) # (!\debnc|s_debounceCnt\(3) & ((\debnc|s_debounceCnt[2]~33\) # (GND)))
-- \debnc|s_debounceCnt[3]~35\ = CARRY((!\debnc|s_debounceCnt[2]~33\) # (!\debnc|s_debounceCnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(3),
	datad => VCC,
	cin => \debnc|s_debounceCnt[2]~33\,
	combout => \debnc|s_debounceCnt[3]~34_combout\,
	cout => \debnc|s_debounceCnt[3]~35\);

-- Location: FF_X27_Y34_N17
\debnc|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[3]~34_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(3));

-- Location: FF_X27_Y34_N19
\debnc|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[4]~36_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[1]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(4));

-- Location: LCCOMB_X27_Y34_N2
\debnc|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~1_combout\ = (!\debnc|s_debounceCnt\(4) & !\debnc|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(4),
	datad => \debnc|s_debounceCnt\(5),
	combout => \debnc|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y34_N18
\debnc|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~6_combout\ = (\debnc|Equal0~3_combout\ & (\debnc|Equal0~4_combout\ & (\debnc|Equal0~2_combout\ & \debnc|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|Equal0~3_combout\,
	datab => \debnc|Equal0~4_combout\,
	datac => \debnc|Equal0~2_combout\,
	datad => \debnc|Equal0~5_combout\,
	combout => \debnc|Equal0~6_combout\);

-- Location: LCCOMB_X26_Y34_N30
\debnc|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~8_combout\ = (!\debnc|s_debounceCnt\(10) & (!\debnc|s_debounceCnt\(7) & (\debnc|s_debounceCnt\(14) & \debnc|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(10),
	datab => \debnc|s_debounceCnt\(7),
	datac => \debnc|s_debounceCnt\(14),
	datad => \debnc|s_debounceCnt\(11),
	combout => \debnc|Equal0~8_combout\);

-- Location: LCCOMB_X26_Y34_N4
\debnc|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~9_combout\ = (\debnc|s_debounceCnt\(6) & (\debnc|Equal0~7_combout\ & (\debnc|Equal0~8_combout\ & \debnc|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(6),
	datab => \debnc|Equal0~7_combout\,
	datac => \debnc|Equal0~8_combout\,
	datad => \debnc|s_debounceCnt\(22),
	combout => \debnc|Equal0~9_combout\);

-- Location: LCCOMB_X26_Y34_N0
\debnc|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~10_combout\ = (\debnc|Equal0~1_combout\ & (\debnc|Equal0~6_combout\ & (\debnc|Equal0~9_combout\ & \debnc|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|Equal0~1_combout\,
	datab => \debnc|Equal0~6_combout\,
	datac => \debnc|Equal0~9_combout\,
	datad => \debnc|Equal0~0_combout\,
	combout => \debnc|Equal0~10_combout\);

-- Location: FF_X26_Y34_N1
\debnc|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|Equal0~10_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_pulsedOut~q\);

-- Location: CLKCTRL_G2
\debnc|s_pulsedOut~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \debnc|s_pulsedOut~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \debnc|s_pulsedOut~clkctrl_outclk\);

-- Location: LCCOMB_X97_Y19_N2
\pcupdt|s_pc[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[2]~30_combout\ = \pcupdt|s_pc\(2) $ (VCC)
-- \pcupdt|s_pc[2]~31\ = CARRY(\pcupdt|s_pc\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(2),
	datad => VCC,
	combout => \pcupdt|s_pc[2]~30_combout\,
	cout => \pcupdt|s_pc[2]~31\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: FF_X97_Y19_N3
\pcupdt|s_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[2]~30_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(2));

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LCCOMB_X73_Y33_N2
\displ|s_count[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[0]~31_combout\ = \displ|s_count\(0) $ (VCC)
-- \displ|s_count[0]~32\ = CARRY(\displ|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(0),
	datad => VCC,
	combout => \displ|s_count[0]~31_combout\,
	cout => \displ|s_count[0]~32\);

-- Location: LCCOMB_X74_Y31_N30
\displ|s_count[20]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[20]~33_combout\ = (\KEY[3]~input_o\) # (\displ|Equal1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[3]~input_o\,
	datad => \displ|Equal1~11_combout\,
	combout => \displ|s_count[20]~33_combout\);

-- Location: FF_X74_Y33_N29
\displ|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[0]~31_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(0));

-- Location: LCCOMB_X73_Y33_N4
\displ|s_count[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[1]~34_combout\ = (\displ|s_count\(1) & (!\displ|s_count[0]~32\)) # (!\displ|s_count\(1) & ((\displ|s_count[0]~32\) # (GND)))
-- \displ|s_count[1]~35\ = CARRY((!\displ|s_count[0]~32\) # (!\displ|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(1),
	datad => VCC,
	cin => \displ|s_count[0]~32\,
	combout => \displ|s_count[1]~34_combout\,
	cout => \displ|s_count[1]~35\);

-- Location: FF_X73_Y33_N5
\displ|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[1]~34_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(1));

-- Location: LCCOMB_X73_Y33_N6
\displ|s_count[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[2]~36_combout\ = (\displ|s_count\(2) & (\displ|s_count[1]~35\ $ (GND))) # (!\displ|s_count\(2) & (!\displ|s_count[1]~35\ & VCC))
-- \displ|s_count[2]~37\ = CARRY((\displ|s_count\(2) & !\displ|s_count[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(2),
	datad => VCC,
	cin => \displ|s_count[1]~35\,
	combout => \displ|s_count[2]~36_combout\,
	cout => \displ|s_count[2]~37\);

-- Location: FF_X73_Y33_N7
\displ|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[2]~36_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(2));

-- Location: LCCOMB_X73_Y33_N8
\displ|s_count[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[3]~38_combout\ = (\displ|s_count\(3) & (!\displ|s_count[2]~37\)) # (!\displ|s_count\(3) & ((\displ|s_count[2]~37\) # (GND)))
-- \displ|s_count[3]~39\ = CARRY((!\displ|s_count[2]~37\) # (!\displ|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(3),
	datad => VCC,
	cin => \displ|s_count[2]~37\,
	combout => \displ|s_count[3]~38_combout\,
	cout => \displ|s_count[3]~39\);

-- Location: FF_X74_Y33_N31
\displ|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[3]~38_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(3));

-- Location: LCCOMB_X73_Y33_N10
\displ|s_count[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[4]~40_combout\ = (\displ|s_count\(4) & (\displ|s_count[3]~39\ $ (GND))) # (!\displ|s_count\(4) & (!\displ|s_count[3]~39\ & VCC))
-- \displ|s_count[4]~41\ = CARRY((\displ|s_count\(4) & !\displ|s_count[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(4),
	datad => VCC,
	cin => \displ|s_count[3]~39\,
	combout => \displ|s_count[4]~40_combout\,
	cout => \displ|s_count[4]~41\);

-- Location: FF_X73_Y33_N11
\displ|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[4]~40_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(4));

-- Location: LCCOMB_X73_Y33_N12
\displ|s_count[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[5]~42_combout\ = (\displ|s_count\(5) & (!\displ|s_count[4]~41\)) # (!\displ|s_count\(5) & ((\displ|s_count[4]~41\) # (GND)))
-- \displ|s_count[5]~43\ = CARRY((!\displ|s_count[4]~41\) # (!\displ|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(5),
	datad => VCC,
	cin => \displ|s_count[4]~41\,
	combout => \displ|s_count[5]~42_combout\,
	cout => \displ|s_count[5]~43\);

-- Location: FF_X73_Y33_N13
\displ|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[5]~42_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(5));

-- Location: LCCOMB_X73_Y33_N14
\displ|s_count[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[6]~44_combout\ = (\displ|s_count\(6) & (\displ|s_count[5]~43\ $ (GND))) # (!\displ|s_count\(6) & (!\displ|s_count[5]~43\ & VCC))
-- \displ|s_count[6]~45\ = CARRY((\displ|s_count\(6) & !\displ|s_count[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(6),
	datad => VCC,
	cin => \displ|s_count[5]~43\,
	combout => \displ|s_count[6]~44_combout\,
	cout => \displ|s_count[6]~45\);

-- Location: FF_X73_Y33_N15
\displ|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[6]~44_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(6));

-- Location: LCCOMB_X73_Y33_N16
\displ|s_count[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[7]~46_combout\ = (\displ|s_count\(7) & (!\displ|s_count[6]~45\)) # (!\displ|s_count\(7) & ((\displ|s_count[6]~45\) # (GND)))
-- \displ|s_count[7]~47\ = CARRY((!\displ|s_count[6]~45\) # (!\displ|s_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(7),
	datad => VCC,
	cin => \displ|s_count[6]~45\,
	combout => \displ|s_count[7]~46_combout\,
	cout => \displ|s_count[7]~47\);

-- Location: FF_X73_Y33_N17
\displ|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[7]~46_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(7));

-- Location: LCCOMB_X73_Y33_N18
\displ|s_count[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[8]~48_combout\ = (\displ|s_count\(8) & (\displ|s_count[7]~47\ $ (GND))) # (!\displ|s_count\(8) & (!\displ|s_count[7]~47\ & VCC))
-- \displ|s_count[8]~49\ = CARRY((\displ|s_count\(8) & !\displ|s_count[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(8),
	datad => VCC,
	cin => \displ|s_count[7]~47\,
	combout => \displ|s_count[8]~48_combout\,
	cout => \displ|s_count[8]~49\);

-- Location: FF_X73_Y33_N19
\displ|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[8]~48_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(8));

-- Location: LCCOMB_X73_Y33_N20
\displ|s_count[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[9]~50_combout\ = (\displ|s_count\(9) & (!\displ|s_count[8]~49\)) # (!\displ|s_count\(9) & ((\displ|s_count[8]~49\) # (GND)))
-- \displ|s_count[9]~51\ = CARRY((!\displ|s_count[8]~49\) # (!\displ|s_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(9),
	datad => VCC,
	cin => \displ|s_count[8]~49\,
	combout => \displ|s_count[9]~50_combout\,
	cout => \displ|s_count[9]~51\);

-- Location: FF_X73_Y33_N21
\displ|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[9]~50_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(9));

-- Location: LCCOMB_X73_Y33_N22
\displ|s_count[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[10]~52_combout\ = (\displ|s_count\(10) & (\displ|s_count[9]~51\ $ (GND))) # (!\displ|s_count\(10) & (!\displ|s_count[9]~51\ & VCC))
-- \displ|s_count[10]~53\ = CARRY((\displ|s_count\(10) & !\displ|s_count[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(10),
	datad => VCC,
	cin => \displ|s_count[9]~51\,
	combout => \displ|s_count[10]~52_combout\,
	cout => \displ|s_count[10]~53\);

-- Location: FF_X73_Y33_N23
\displ|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[10]~52_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(10));

-- Location: LCCOMB_X73_Y33_N24
\displ|s_count[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[11]~54_combout\ = (\displ|s_count\(11) & (!\displ|s_count[10]~53\)) # (!\displ|s_count\(11) & ((\displ|s_count[10]~53\) # (GND)))
-- \displ|s_count[11]~55\ = CARRY((!\displ|s_count[10]~53\) # (!\displ|s_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(11),
	datad => VCC,
	cin => \displ|s_count[10]~53\,
	combout => \displ|s_count[11]~54_combout\,
	cout => \displ|s_count[11]~55\);

-- Location: FF_X72_Y31_N17
\displ|s_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[11]~54_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(11));

-- Location: LCCOMB_X73_Y33_N26
\displ|s_count[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[12]~56_combout\ = (\displ|s_count\(12) & (\displ|s_count[11]~55\ $ (GND))) # (!\displ|s_count\(12) & (!\displ|s_count[11]~55\ & VCC))
-- \displ|s_count[12]~57\ = CARRY((\displ|s_count\(12) & !\displ|s_count[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(12),
	datad => VCC,
	cin => \displ|s_count[11]~55\,
	combout => \displ|s_count[12]~56_combout\,
	cout => \displ|s_count[12]~57\);

-- Location: FF_X73_Y33_N27
\displ|s_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[12]~56_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(12));

-- Location: LCCOMB_X73_Y33_N28
\displ|s_count[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[13]~58_combout\ = (\displ|s_count\(13) & (!\displ|s_count[12]~57\)) # (!\displ|s_count\(13) & ((\displ|s_count[12]~57\) # (GND)))
-- \displ|s_count[13]~59\ = CARRY((!\displ|s_count[12]~57\) # (!\displ|s_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(13),
	datad => VCC,
	cin => \displ|s_count[12]~57\,
	combout => \displ|s_count[13]~58_combout\,
	cout => \displ|s_count[13]~59\);

-- Location: FF_X73_Y33_N29
\displ|s_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[13]~58_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(13));

-- Location: LCCOMB_X73_Y33_N30
\displ|s_count[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[14]~60_combout\ = (\displ|s_count\(14) & (\displ|s_count[13]~59\ $ (GND))) # (!\displ|s_count\(14) & (!\displ|s_count[13]~59\ & VCC))
-- \displ|s_count[14]~61\ = CARRY((\displ|s_count\(14) & !\displ|s_count[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(14),
	datad => VCC,
	cin => \displ|s_count[13]~59\,
	combout => \displ|s_count[14]~60_combout\,
	cout => \displ|s_count[14]~61\);

-- Location: FF_X73_Y33_N31
\displ|s_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[14]~60_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(14));

-- Location: LCCOMB_X73_Y32_N0
\displ|s_count[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[15]~62_combout\ = (\displ|s_count\(15) & (!\displ|s_count[14]~61\)) # (!\displ|s_count\(15) & ((\displ|s_count[14]~61\) # (GND)))
-- \displ|s_count[15]~63\ = CARRY((!\displ|s_count[14]~61\) # (!\displ|s_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(15),
	datad => VCC,
	cin => \displ|s_count[14]~61\,
	combout => \displ|s_count[15]~62_combout\,
	cout => \displ|s_count[15]~63\);

-- Location: FF_X73_Y32_N1
\displ|s_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[15]~62_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(15));

-- Location: LCCOMB_X73_Y32_N2
\displ|s_count[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[16]~64_combout\ = (\displ|s_count\(16) & (\displ|s_count[15]~63\ $ (GND))) # (!\displ|s_count\(16) & (!\displ|s_count[15]~63\ & VCC))
-- \displ|s_count[16]~65\ = CARRY((\displ|s_count\(16) & !\displ|s_count[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(16),
	datad => VCC,
	cin => \displ|s_count[15]~63\,
	combout => \displ|s_count[16]~64_combout\,
	cout => \displ|s_count[16]~65\);

-- Location: FF_X74_Y33_N25
\displ|s_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[16]~64_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(16));

-- Location: LCCOMB_X74_Y33_N16
\displ|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~9_combout\ = (\displ|s_count\(6) & (\displ|s_count\(9) & (!\displ|s_count\(16) & \displ|s_count\(14)))) # (!\displ|s_count\(6) & (!\displ|s_count\(9) & (\displ|s_count\(16) & !\displ|s_count\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(6),
	datab => \displ|s_count\(9),
	datac => \displ|s_count\(16),
	datad => \displ|s_count\(14),
	combout => \displ|Equal1~9_combout\);

-- Location: LCCOMB_X73_Y32_N4
\displ|s_count[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[17]~66_combout\ = (\displ|s_count\(17) & (!\displ|s_count[16]~65\)) # (!\displ|s_count\(17) & ((\displ|s_count[16]~65\) # (GND)))
-- \displ|s_count[17]~67\ = CARRY((!\displ|s_count[16]~65\) # (!\displ|s_count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(17),
	datad => VCC,
	cin => \displ|s_count[16]~65\,
	combout => \displ|s_count[17]~66_combout\,
	cout => \displ|s_count[17]~67\);

-- Location: FF_X72_Y31_N7
\displ|s_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[17]~66_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(17));

-- Location: LCCOMB_X73_Y32_N6
\displ|s_count[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[18]~68_combout\ = (\displ|s_count\(18) & (\displ|s_count[17]~67\ $ (GND))) # (!\displ|s_count\(18) & (!\displ|s_count[17]~67\ & VCC))
-- \displ|s_count[18]~69\ = CARRY((\displ|s_count\(18) & !\displ|s_count[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(18),
	datad => VCC,
	cin => \displ|s_count[17]~67\,
	combout => \displ|s_count[18]~68_combout\,
	cout => \displ|s_count[18]~69\);

-- Location: FF_X73_Y32_N7
\displ|s_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[18]~68_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(18));

-- Location: LCCOMB_X73_Y32_N8
\displ|s_count[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[19]~70_combout\ = (\displ|s_count\(19) & (!\displ|s_count[18]~69\)) # (!\displ|s_count\(19) & ((\displ|s_count[18]~69\) # (GND)))
-- \displ|s_count[19]~71\ = CARRY((!\displ|s_count[18]~69\) # (!\displ|s_count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(19),
	datad => VCC,
	cin => \displ|s_count[18]~69\,
	combout => \displ|s_count[19]~70_combout\,
	cout => \displ|s_count[19]~71\);

-- Location: FF_X73_Y32_N9
\displ|s_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[19]~70_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(19));

-- Location: LCCOMB_X74_Y31_N20
\displ|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~8_combout\ = (\displ|s_count\(10) & (!\displ|s_count\(19) & \displ|s_count\(13))) # (!\displ|s_count\(10) & (\displ|s_count\(19) & !\displ|s_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(10),
	datab => \displ|s_count\(19),
	datad => \displ|s_count\(13),
	combout => \displ|Equal1~8_combout\);

-- Location: LCCOMB_X75_Y31_N2
\displ|s_repeatCount[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[0]~31_combout\ = \displ|s_repeatCount\(0) $ (VCC)
-- \displ|s_repeatCount[0]~32\ = CARRY(\displ|s_repeatCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(0),
	datad => VCC,
	combout => \displ|s_repeatCount[0]~31_combout\,
	cout => \displ|s_repeatCount[0]~32\);

-- Location: FF_X75_Y31_N3
\displ|s_repeatCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[0]~31_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(0));

-- Location: LCCOMB_X75_Y31_N4
\displ|s_repeatCount[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[1]~33_combout\ = (\displ|s_repeatCount\(1) & (!\displ|s_repeatCount[0]~32\)) # (!\displ|s_repeatCount\(1) & ((\displ|s_repeatCount[0]~32\) # (GND)))
-- \displ|s_repeatCount[1]~34\ = CARRY((!\displ|s_repeatCount[0]~32\) # (!\displ|s_repeatCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(1),
	datad => VCC,
	cin => \displ|s_repeatCount[0]~32\,
	combout => \displ|s_repeatCount[1]~33_combout\,
	cout => \displ|s_repeatCount[1]~34\);

-- Location: FF_X75_Y31_N5
\displ|s_repeatCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[1]~33_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(1));

-- Location: LCCOMB_X75_Y31_N6
\displ|s_repeatCount[2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[2]~35_combout\ = (\displ|s_repeatCount\(2) & (\displ|s_repeatCount[1]~34\ $ (GND))) # (!\displ|s_repeatCount\(2) & (!\displ|s_repeatCount[1]~34\ & VCC))
-- \displ|s_repeatCount[2]~36\ = CARRY((\displ|s_repeatCount\(2) & !\displ|s_repeatCount[1]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(2),
	datad => VCC,
	cin => \displ|s_repeatCount[1]~34\,
	combout => \displ|s_repeatCount[2]~35_combout\,
	cout => \displ|s_repeatCount[2]~36\);

-- Location: FF_X75_Y31_N7
\displ|s_repeatCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[2]~35_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(2));

-- Location: LCCOMB_X75_Y31_N8
\displ|s_repeatCount[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[3]~37_combout\ = (\displ|s_repeatCount\(3) & (!\displ|s_repeatCount[2]~36\)) # (!\displ|s_repeatCount\(3) & ((\displ|s_repeatCount[2]~36\) # (GND)))
-- \displ|s_repeatCount[3]~38\ = CARRY((!\displ|s_repeatCount[2]~36\) # (!\displ|s_repeatCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(3),
	datad => VCC,
	cin => \displ|s_repeatCount[2]~36\,
	combout => \displ|s_repeatCount[3]~37_combout\,
	cout => \displ|s_repeatCount[3]~38\);

-- Location: FF_X75_Y31_N9
\displ|s_repeatCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[3]~37_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(3));

-- Location: LCCOMB_X75_Y31_N10
\displ|s_repeatCount[4]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[4]~39_combout\ = (\displ|s_repeatCount\(4) & (\displ|s_repeatCount[3]~38\ $ (GND))) # (!\displ|s_repeatCount\(4) & (!\displ|s_repeatCount[3]~38\ & VCC))
-- \displ|s_repeatCount[4]~40\ = CARRY((\displ|s_repeatCount\(4) & !\displ|s_repeatCount[3]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(4),
	datad => VCC,
	cin => \displ|s_repeatCount[3]~38\,
	combout => \displ|s_repeatCount[4]~39_combout\,
	cout => \displ|s_repeatCount[4]~40\);

-- Location: FF_X76_Y31_N9
\displ|s_repeatCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[4]~39_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(4));

-- Location: LCCOMB_X75_Y31_N12
\displ|s_repeatCount[5]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[5]~41_combout\ = (\displ|s_repeatCount\(5) & (!\displ|s_repeatCount[4]~40\)) # (!\displ|s_repeatCount\(5) & ((\displ|s_repeatCount[4]~40\) # (GND)))
-- \displ|s_repeatCount[5]~42\ = CARRY((!\displ|s_repeatCount[4]~40\) # (!\displ|s_repeatCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(5),
	datad => VCC,
	cin => \displ|s_repeatCount[4]~40\,
	combout => \displ|s_repeatCount[5]~41_combout\,
	cout => \displ|s_repeatCount[5]~42\);

-- Location: FF_X76_Y31_N15
\displ|s_repeatCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[5]~41_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(5));

-- Location: LCCOMB_X75_Y31_N14
\displ|s_repeatCount[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[6]~43_combout\ = (\displ|s_repeatCount\(6) & (\displ|s_repeatCount[5]~42\ $ (GND))) # (!\displ|s_repeatCount\(6) & (!\displ|s_repeatCount[5]~42\ & VCC))
-- \displ|s_repeatCount[6]~44\ = CARRY((\displ|s_repeatCount\(6) & !\displ|s_repeatCount[5]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(6),
	datad => VCC,
	cin => \displ|s_repeatCount[5]~42\,
	combout => \displ|s_repeatCount[6]~43_combout\,
	cout => \displ|s_repeatCount[6]~44\);

-- Location: FF_X76_Y31_N21
\displ|s_repeatCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[6]~43_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(6));

-- Location: LCCOMB_X75_Y31_N16
\displ|s_repeatCount[7]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[7]~45_combout\ = (\displ|s_repeatCount\(7) & (!\displ|s_repeatCount[6]~44\)) # (!\displ|s_repeatCount\(7) & ((\displ|s_repeatCount[6]~44\) # (GND)))
-- \displ|s_repeatCount[7]~46\ = CARRY((!\displ|s_repeatCount[6]~44\) # (!\displ|s_repeatCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(7),
	datad => VCC,
	cin => \displ|s_repeatCount[6]~44\,
	combout => \displ|s_repeatCount[7]~45_combout\,
	cout => \displ|s_repeatCount[7]~46\);

-- Location: FF_X76_Y31_N11
\displ|s_repeatCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[7]~45_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(7));

-- Location: LCCOMB_X75_Y31_N18
\displ|s_repeatCount[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[8]~47_combout\ = (\displ|s_repeatCount\(8) & (\displ|s_repeatCount[7]~46\ $ (GND))) # (!\displ|s_repeatCount\(8) & (!\displ|s_repeatCount[7]~46\ & VCC))
-- \displ|s_repeatCount[8]~48\ = CARRY((\displ|s_repeatCount\(8) & !\displ|s_repeatCount[7]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(8),
	datad => VCC,
	cin => \displ|s_repeatCount[7]~46\,
	combout => \displ|s_repeatCount[8]~47_combout\,
	cout => \displ|s_repeatCount[8]~48\);

-- Location: FF_X75_Y31_N19
\displ|s_repeatCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[8]~47_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(8));

-- Location: LCCOMB_X75_Y31_N20
\displ|s_repeatCount[9]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[9]~49_combout\ = (\displ|s_repeatCount\(9) & (!\displ|s_repeatCount[8]~48\)) # (!\displ|s_repeatCount\(9) & ((\displ|s_repeatCount[8]~48\) # (GND)))
-- \displ|s_repeatCount[9]~50\ = CARRY((!\displ|s_repeatCount[8]~48\) # (!\displ|s_repeatCount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(9),
	datad => VCC,
	cin => \displ|s_repeatCount[8]~48\,
	combout => \displ|s_repeatCount[9]~49_combout\,
	cout => \displ|s_repeatCount[9]~50\);

-- Location: FF_X75_Y31_N21
\displ|s_repeatCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[9]~49_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(9));

-- Location: LCCOMB_X75_Y31_N22
\displ|s_repeatCount[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[10]~51_combout\ = (\displ|s_repeatCount\(10) & (\displ|s_repeatCount[9]~50\ $ (GND))) # (!\displ|s_repeatCount\(10) & (!\displ|s_repeatCount[9]~50\ & VCC))
-- \displ|s_repeatCount[10]~52\ = CARRY((\displ|s_repeatCount\(10) & !\displ|s_repeatCount[9]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(10),
	datad => VCC,
	cin => \displ|s_repeatCount[9]~50\,
	combout => \displ|s_repeatCount[10]~51_combout\,
	cout => \displ|s_repeatCount[10]~52\);

-- Location: FF_X75_Y31_N23
\displ|s_repeatCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[10]~51_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(10));

-- Location: LCCOMB_X75_Y31_N24
\displ|s_repeatCount[11]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[11]~53_combout\ = (\displ|s_repeatCount\(11) & (!\displ|s_repeatCount[10]~52\)) # (!\displ|s_repeatCount\(11) & ((\displ|s_repeatCount[10]~52\) # (GND)))
-- \displ|s_repeatCount[11]~54\ = CARRY((!\displ|s_repeatCount[10]~52\) # (!\displ|s_repeatCount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(11),
	datad => VCC,
	cin => \displ|s_repeatCount[10]~52\,
	combout => \displ|s_repeatCount[11]~53_combout\,
	cout => \displ|s_repeatCount[11]~54\);

-- Location: FF_X75_Y31_N25
\displ|s_repeatCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[11]~53_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(11));

-- Location: LCCOMB_X75_Y31_N26
\displ|s_repeatCount[12]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[12]~55_combout\ = (\displ|s_repeatCount\(12) & (\displ|s_repeatCount[11]~54\ $ (GND))) # (!\displ|s_repeatCount\(12) & (!\displ|s_repeatCount[11]~54\ & VCC))
-- \displ|s_repeatCount[12]~56\ = CARRY((\displ|s_repeatCount\(12) & !\displ|s_repeatCount[11]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(12),
	datad => VCC,
	cin => \displ|s_repeatCount[11]~54\,
	combout => \displ|s_repeatCount[12]~55_combout\,
	cout => \displ|s_repeatCount[12]~56\);

-- Location: FF_X73_Y31_N25
\displ|s_repeatCount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[12]~55_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(12));

-- Location: LCCOMB_X75_Y31_N28
\displ|s_repeatCount[13]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[13]~57_combout\ = (\displ|s_repeatCount\(13) & (!\displ|s_repeatCount[12]~56\)) # (!\displ|s_repeatCount\(13) & ((\displ|s_repeatCount[12]~56\) # (GND)))
-- \displ|s_repeatCount[13]~58\ = CARRY((!\displ|s_repeatCount[12]~56\) # (!\displ|s_repeatCount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(13),
	datad => VCC,
	cin => \displ|s_repeatCount[12]~56\,
	combout => \displ|s_repeatCount[13]~57_combout\,
	cout => \displ|s_repeatCount[13]~58\);

-- Location: FF_X73_Y31_N27
\displ|s_repeatCount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[13]~57_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(13));

-- Location: LCCOMB_X75_Y31_N30
\displ|s_repeatCount[14]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[14]~59_combout\ = (\displ|s_repeatCount\(14) & (\displ|s_repeatCount[13]~58\ $ (GND))) # (!\displ|s_repeatCount\(14) & (!\displ|s_repeatCount[13]~58\ & VCC))
-- \displ|s_repeatCount[14]~60\ = CARRY((\displ|s_repeatCount\(14) & !\displ|s_repeatCount[13]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(14),
	datad => VCC,
	cin => \displ|s_repeatCount[13]~58\,
	combout => \displ|s_repeatCount[14]~59_combout\,
	cout => \displ|s_repeatCount[14]~60\);

-- Location: FF_X73_Y31_N29
\displ|s_repeatCount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[14]~59_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(14));

-- Location: LCCOMB_X75_Y30_N0
\displ|s_repeatCount[15]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[15]~61_combout\ = (\displ|s_repeatCount\(15) & (!\displ|s_repeatCount[14]~60\)) # (!\displ|s_repeatCount\(15) & ((\displ|s_repeatCount[14]~60\) # (GND)))
-- \displ|s_repeatCount[15]~62\ = CARRY((!\displ|s_repeatCount[14]~60\) # (!\displ|s_repeatCount\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(15),
	datad => VCC,
	cin => \displ|s_repeatCount[14]~60\,
	combout => \displ|s_repeatCount[15]~61_combout\,
	cout => \displ|s_repeatCount[15]~62\);

-- Location: FF_X74_Y31_N21
\displ|s_repeatCount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[15]~61_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(15));

-- Location: LCCOMB_X75_Y30_N2
\displ|s_repeatCount[16]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[16]~63_combout\ = (\displ|s_repeatCount\(16) & (\displ|s_repeatCount[15]~62\ $ (GND))) # (!\displ|s_repeatCount\(16) & (!\displ|s_repeatCount[15]~62\ & VCC))
-- \displ|s_repeatCount[16]~64\ = CARRY((\displ|s_repeatCount\(16) & !\displ|s_repeatCount[15]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(16),
	datad => VCC,
	cin => \displ|s_repeatCount[15]~62\,
	combout => \displ|s_repeatCount[16]~63_combout\,
	cout => \displ|s_repeatCount[16]~64\);

-- Location: FF_X76_Y31_N29
\displ|s_repeatCount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[16]~63_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(16));

-- Location: LCCOMB_X75_Y30_N4
\displ|s_repeatCount[17]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[17]~65_combout\ = (\displ|s_repeatCount\(17) & (!\displ|s_repeatCount[16]~64\)) # (!\displ|s_repeatCount\(17) & ((\displ|s_repeatCount[16]~64\) # (GND)))
-- \displ|s_repeatCount[17]~66\ = CARRY((!\displ|s_repeatCount[16]~64\) # (!\displ|s_repeatCount\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(17),
	datad => VCC,
	cin => \displ|s_repeatCount[16]~64\,
	combout => \displ|s_repeatCount[17]~65_combout\,
	cout => \displ|s_repeatCount[17]~66\);

-- Location: FF_X76_Y31_N23
\displ|s_repeatCount[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[17]~65_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(17));

-- Location: LCCOMB_X75_Y30_N6
\displ|s_repeatCount[18]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[18]~67_combout\ = (\displ|s_repeatCount\(18) & (\displ|s_repeatCount[17]~66\ $ (GND))) # (!\displ|s_repeatCount\(18) & (!\displ|s_repeatCount[17]~66\ & VCC))
-- \displ|s_repeatCount[18]~68\ = CARRY((\displ|s_repeatCount\(18) & !\displ|s_repeatCount[17]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(18),
	datad => VCC,
	cin => \displ|s_repeatCount[17]~66\,
	combout => \displ|s_repeatCount[18]~67_combout\,
	cout => \displ|s_repeatCount[18]~68\);

-- Location: FF_X76_Y31_N17
\displ|s_repeatCount[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[18]~67_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(18));

-- Location: LCCOMB_X75_Y30_N8
\displ|s_repeatCount[19]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[19]~69_combout\ = (\displ|s_repeatCount\(19) & (!\displ|s_repeatCount[18]~68\)) # (!\displ|s_repeatCount\(19) & ((\displ|s_repeatCount[18]~68\) # (GND)))
-- \displ|s_repeatCount[19]~70\ = CARRY((!\displ|s_repeatCount[18]~68\) # (!\displ|s_repeatCount\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(19),
	datad => VCC,
	cin => \displ|s_repeatCount[18]~68\,
	combout => \displ|s_repeatCount[19]~69_combout\,
	cout => \displ|s_repeatCount[19]~70\);

-- Location: FF_X76_Y31_N31
\displ|s_repeatCount[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[19]~69_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(19));

-- Location: LCCOMB_X76_Y31_N6
\displ|s_thd[24]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~5_combout\ = (\displ|s_repeatCount\(19)) # ((\displ|s_repeatCount\(16)) # ((\displ|s_repeatCount\(17)) # (\displ|s_repeatCount\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(19),
	datab => \displ|s_repeatCount\(16),
	datac => \displ|s_repeatCount\(17),
	datad => \displ|s_repeatCount\(18),
	combout => \displ|s_thd[24]~5_combout\);

-- Location: LCCOMB_X75_Y30_N10
\displ|s_repeatCount[20]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[20]~71_combout\ = (\displ|s_repeatCount\(20) & (\displ|s_repeatCount[19]~70\ $ (GND))) # (!\displ|s_repeatCount\(20) & (!\displ|s_repeatCount[19]~70\ & VCC))
-- \displ|s_repeatCount[20]~72\ = CARRY((\displ|s_repeatCount\(20) & !\displ|s_repeatCount[19]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(20),
	datad => VCC,
	cin => \displ|s_repeatCount[19]~70\,
	combout => \displ|s_repeatCount[20]~71_combout\,
	cout => \displ|s_repeatCount[20]~72\);

-- Location: FF_X74_Y30_N17
\displ|s_repeatCount[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[20]~71_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(20));

-- Location: LCCOMB_X75_Y30_N12
\displ|s_repeatCount[21]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[21]~73_combout\ = (\displ|s_repeatCount\(21) & (!\displ|s_repeatCount[20]~72\)) # (!\displ|s_repeatCount\(21) & ((\displ|s_repeatCount[20]~72\) # (GND)))
-- \displ|s_repeatCount[21]~74\ = CARRY((!\displ|s_repeatCount[20]~72\) # (!\displ|s_repeatCount\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(21),
	datad => VCC,
	cin => \displ|s_repeatCount[20]~72\,
	combout => \displ|s_repeatCount[21]~73_combout\,
	cout => \displ|s_repeatCount[21]~74\);

-- Location: FF_X74_Y30_N31
\displ|s_repeatCount[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[21]~73_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(21));

-- Location: LCCOMB_X75_Y30_N14
\displ|s_repeatCount[22]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[22]~75_combout\ = (\displ|s_repeatCount\(22) & (\displ|s_repeatCount[21]~74\ $ (GND))) # (!\displ|s_repeatCount\(22) & (!\displ|s_repeatCount[21]~74\ & VCC))
-- \displ|s_repeatCount[22]~76\ = CARRY((\displ|s_repeatCount\(22) & !\displ|s_repeatCount[21]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(22),
	datad => VCC,
	cin => \displ|s_repeatCount[21]~74\,
	combout => \displ|s_repeatCount[22]~75_combout\,
	cout => \displ|s_repeatCount[22]~76\);

-- Location: FF_X74_Y30_N13
\displ|s_repeatCount[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[22]~75_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(22));

-- Location: LCCOMB_X75_Y30_N16
\displ|s_repeatCount[23]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[23]~77_combout\ = (\displ|s_repeatCount\(23) & (!\displ|s_repeatCount[22]~76\)) # (!\displ|s_repeatCount\(23) & ((\displ|s_repeatCount[22]~76\) # (GND)))
-- \displ|s_repeatCount[23]~78\ = CARRY((!\displ|s_repeatCount[22]~76\) # (!\displ|s_repeatCount\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(23),
	datad => VCC,
	cin => \displ|s_repeatCount[22]~76\,
	combout => \displ|s_repeatCount[23]~77_combout\,
	cout => \displ|s_repeatCount[23]~78\);

-- Location: FF_X74_Y30_N11
\displ|s_repeatCount[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[23]~77_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(23));

-- Location: LCCOMB_X74_Y30_N0
\displ|s_thd[24]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~6_combout\ = (\displ|s_repeatCount\(22)) # ((\displ|s_repeatCount\(20)) # ((\displ|s_repeatCount\(21)) # (\displ|s_repeatCount\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(22),
	datab => \displ|s_repeatCount\(20),
	datac => \displ|s_repeatCount\(21),
	datad => \displ|s_repeatCount\(23),
	combout => \displ|s_thd[24]~6_combout\);

-- Location: LCCOMB_X74_Y31_N26
\displ|s_thd[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~2_combout\ = (\displ|s_repeatCount\(9)) # ((\displ|s_repeatCount\(10)) # ((\displ|s_repeatCount\(11)) # (\displ|s_repeatCount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(9),
	datab => \displ|s_repeatCount\(10),
	datac => \displ|s_repeatCount\(11),
	datad => \displ|s_repeatCount\(8),
	combout => \displ|s_thd[24]~2_combout\);

-- Location: LCCOMB_X75_Y31_N0
\displ|s_thd[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~0_combout\ = (\displ|s_repeatCount\(3)) # (\displ|s_repeatCount\(2) $ (((!\displ|s_repeatCount\(1) & !\displ|s_repeatCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(2),
	datab => \displ|s_repeatCount\(1),
	datac => \displ|s_repeatCount\(3),
	datad => \displ|s_repeatCount\(0),
	combout => \displ|s_thd[24]~0_combout\);

-- Location: LCCOMB_X76_Y31_N4
\displ|s_thd[24]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~1_combout\ = (\displ|s_repeatCount\(7)) # ((\displ|s_repeatCount\(5)) # ((\displ|s_repeatCount\(4)) # (\displ|s_repeatCount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(7),
	datab => \displ|s_repeatCount\(5),
	datac => \displ|s_repeatCount\(4),
	datad => \displ|s_repeatCount\(6),
	combout => \displ|s_thd[24]~1_combout\);

-- Location: LCCOMB_X73_Y31_N20
\displ|s_thd[24]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~3_combout\ = (\displ|s_repeatCount\(13)) # ((\displ|s_repeatCount\(12)) # ((\displ|s_repeatCount\(15)) # (\displ|s_repeatCount\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(13),
	datab => \displ|s_repeatCount\(12),
	datac => \displ|s_repeatCount\(15),
	datad => \displ|s_repeatCount\(14),
	combout => \displ|s_thd[24]~3_combout\);

-- Location: LCCOMB_X74_Y31_N8
\displ|s_thd[24]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~4_combout\ = (\displ|s_thd[24]~2_combout\) # ((\displ|s_thd[24]~0_combout\) # ((\displ|s_thd[24]~1_combout\) # (\displ|s_thd[24]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_thd[24]~2_combout\,
	datab => \displ|s_thd[24]~0_combout\,
	datac => \displ|s_thd[24]~1_combout\,
	datad => \displ|s_thd[24]~3_combout\,
	combout => \displ|s_thd[24]~4_combout\);

-- Location: LCCOMB_X75_Y30_N18
\displ|s_repeatCount[24]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[24]~79_combout\ = (\displ|s_repeatCount\(24) & (\displ|s_repeatCount[23]~78\ $ (GND))) # (!\displ|s_repeatCount\(24) & (!\displ|s_repeatCount[23]~78\ & VCC))
-- \displ|s_repeatCount[24]~80\ = CARRY((\displ|s_repeatCount\(24) & !\displ|s_repeatCount[23]~78\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(24),
	datad => VCC,
	cin => \displ|s_repeatCount[23]~78\,
	combout => \displ|s_repeatCount[24]~79_combout\,
	cout => \displ|s_repeatCount[24]~80\);

-- Location: FF_X74_Y31_N3
\displ|s_repeatCount[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[24]~79_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(24));

-- Location: LCCOMB_X75_Y30_N20
\displ|s_repeatCount[25]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[25]~81_combout\ = (\displ|s_repeatCount\(25) & (!\displ|s_repeatCount[24]~80\)) # (!\displ|s_repeatCount\(25) & ((\displ|s_repeatCount[24]~80\) # (GND)))
-- \displ|s_repeatCount[25]~82\ = CARRY((!\displ|s_repeatCount[24]~80\) # (!\displ|s_repeatCount\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(25),
	datad => VCC,
	cin => \displ|s_repeatCount[24]~80\,
	combout => \displ|s_repeatCount[25]~81_combout\,
	cout => \displ|s_repeatCount[25]~82\);

-- Location: FF_X75_Y30_N21
\displ|s_repeatCount[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[25]~81_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(25));

-- Location: LCCOMB_X75_Y30_N22
\displ|s_repeatCount[26]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[26]~83_combout\ = (\displ|s_repeatCount\(26) & (\displ|s_repeatCount[25]~82\ $ (GND))) # (!\displ|s_repeatCount\(26) & (!\displ|s_repeatCount[25]~82\ & VCC))
-- \displ|s_repeatCount[26]~84\ = CARRY((\displ|s_repeatCount\(26) & !\displ|s_repeatCount[25]~82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(26),
	datad => VCC,
	cin => \displ|s_repeatCount[25]~82\,
	combout => \displ|s_repeatCount[26]~83_combout\,
	cout => \displ|s_repeatCount[26]~84\);

-- Location: FF_X74_Y31_N25
\displ|s_repeatCount[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[26]~83_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(26));

-- Location: LCCOMB_X75_Y30_N24
\displ|s_repeatCount[27]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[27]~85_combout\ = (\displ|s_repeatCount\(27) & (!\displ|s_repeatCount[26]~84\)) # (!\displ|s_repeatCount\(27) & ((\displ|s_repeatCount[26]~84\) # (GND)))
-- \displ|s_repeatCount[27]~86\ = CARRY((!\displ|s_repeatCount[26]~84\) # (!\displ|s_repeatCount\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(27),
	datad => VCC,
	cin => \displ|s_repeatCount[26]~84\,
	combout => \displ|s_repeatCount[27]~85_combout\,
	cout => \displ|s_repeatCount[27]~86\);

-- Location: FF_X75_Y30_N25
\displ|s_repeatCount[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[27]~85_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(27));

-- Location: LCCOMB_X75_Y30_N26
\displ|s_repeatCount[28]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[28]~87_combout\ = (\displ|s_repeatCount\(28) & (\displ|s_repeatCount[27]~86\ $ (GND))) # (!\displ|s_repeatCount\(28) & (!\displ|s_repeatCount[27]~86\ & VCC))
-- \displ|s_repeatCount[28]~88\ = CARRY((\displ|s_repeatCount\(28) & !\displ|s_repeatCount[27]~86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(28),
	datad => VCC,
	cin => \displ|s_repeatCount[27]~86\,
	combout => \displ|s_repeatCount[28]~87_combout\,
	cout => \displ|s_repeatCount[28]~88\);

-- Location: FF_X75_Y30_N27
\displ|s_repeatCount[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[28]~87_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(28));

-- Location: LCCOMB_X75_Y30_N28
\displ|s_repeatCount[29]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[29]~89_combout\ = (\displ|s_repeatCount\(29) & (!\displ|s_repeatCount[28]~88\)) # (!\displ|s_repeatCount\(29) & ((\displ|s_repeatCount[28]~88\) # (GND)))
-- \displ|s_repeatCount[29]~90\ = CARRY((!\displ|s_repeatCount[28]~88\) # (!\displ|s_repeatCount\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(29),
	datad => VCC,
	cin => \displ|s_repeatCount[28]~88\,
	combout => \displ|s_repeatCount[29]~89_combout\,
	cout => \displ|s_repeatCount[29]~90\);

-- Location: FF_X75_Y30_N29
\displ|s_repeatCount[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[29]~89_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(29));

-- Location: LCCOMB_X75_Y30_N30
\displ|s_repeatCount[30]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[30]~91_combout\ = \displ|s_repeatCount\(30) $ (!\displ|s_repeatCount[29]~90\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(30),
	cin => \displ|s_repeatCount[29]~90\,
	combout => \displ|s_repeatCount[30]~91_combout\);

-- Location: FF_X75_Y30_N31
\displ|s_repeatCount[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[30]~91_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(30));

-- Location: LCCOMB_X74_Y31_N2
\displ|s_thd[24]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~7_combout\ = (\displ|s_repeatCount\(27)) # ((\displ|s_repeatCount\(26)) # ((\displ|s_repeatCount\(24)) # (\displ|s_repeatCount\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(27),
	datab => \displ|s_repeatCount\(26),
	datac => \displ|s_repeatCount\(24),
	datad => \displ|s_repeatCount\(25),
	combout => \displ|s_thd[24]~7_combout\);

-- Location: LCCOMB_X74_Y31_N10
\displ|s_thd[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~8_combout\ = (\displ|s_repeatCount\(28)) # ((\displ|s_repeatCount\(30)) # ((\displ|s_repeatCount\(29)) # (\displ|s_thd[24]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(28),
	datab => \displ|s_repeatCount\(30),
	datac => \displ|s_repeatCount\(29),
	datad => \displ|s_thd[24]~7_combout\,
	combout => \displ|s_thd[24]~8_combout\);

-- Location: LCCOMB_X74_Y31_N4
\displ|s_thd[24]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~9_combout\ = (\displ|s_thd[24]~5_combout\) # ((\displ|s_thd[24]~6_combout\) # ((\displ|s_thd[24]~4_combout\) # (\displ|s_thd[24]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_thd[24]~5_combout\,
	datab => \displ|s_thd[24]~6_combout\,
	datac => \displ|s_thd[24]~4_combout\,
	datad => \displ|s_thd[24]~8_combout\,
	combout => \displ|s_thd[24]~9_combout\);

-- Location: LCCOMB_X74_Y31_N14
\displ|Equal1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~10_combout\ = (\displ|s_count\(10) & (!\displ|s_count\(18) & (!\displ|s_thd[24]~9_combout\ & !\displ|s_count\(6)))) # (!\displ|s_count\(10) & (\displ|s_count\(18) & (\displ|s_thd[24]~9_combout\ & \displ|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(10),
	datab => \displ|s_count\(18),
	datac => \displ|s_thd[24]~9_combout\,
	datad => \displ|s_count\(6),
	combout => \displ|Equal1~10_combout\);

-- Location: LCCOMB_X73_Y32_N10
\displ|s_count[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[20]~72_combout\ = (\displ|s_count\(20) & (\displ|s_count[19]~71\ $ (GND))) # (!\displ|s_count\(20) & (!\displ|s_count[19]~71\ & VCC))
-- \displ|s_count[20]~73\ = CARRY((\displ|s_count\(20) & !\displ|s_count[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(20),
	datad => VCC,
	cin => \displ|s_count[19]~71\,
	combout => \displ|s_count[20]~72_combout\,
	cout => \displ|s_count[20]~73\);

-- Location: FF_X73_Y32_N11
\displ|s_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[20]~72_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(20));

-- Location: LCCOMB_X73_Y32_N12
\displ|s_count[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[21]~74_combout\ = (\displ|s_count\(21) & (!\displ|s_count[20]~73\)) # (!\displ|s_count\(21) & ((\displ|s_count[20]~73\) # (GND)))
-- \displ|s_count[21]~75\ = CARRY((!\displ|s_count[20]~73\) # (!\displ|s_count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(21),
	datad => VCC,
	cin => \displ|s_count[20]~73\,
	combout => \displ|s_count[21]~74_combout\,
	cout => \displ|s_count[21]~75\);

-- Location: FF_X73_Y32_N13
\displ|s_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[21]~74_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(21));

-- Location: LCCOMB_X73_Y32_N14
\displ|s_count[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[22]~76_combout\ = (\displ|s_count\(22) & (\displ|s_count[21]~75\ $ (GND))) # (!\displ|s_count\(22) & (!\displ|s_count[21]~75\ & VCC))
-- \displ|s_count[22]~77\ = CARRY((\displ|s_count\(22) & !\displ|s_count[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(22),
	datad => VCC,
	cin => \displ|s_count[21]~75\,
	combout => \displ|s_count[22]~76_combout\,
	cout => \displ|s_count[22]~77\);

-- Location: FF_X73_Y32_N15
\displ|s_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[22]~76_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(22));

-- Location: LCCOMB_X73_Y32_N16
\displ|s_count[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[23]~78_combout\ = (\displ|s_count\(23) & (!\displ|s_count[22]~77\)) # (!\displ|s_count\(23) & ((\displ|s_count[22]~77\) # (GND)))
-- \displ|s_count[23]~79\ = CARRY((!\displ|s_count[22]~77\) # (!\displ|s_count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(23),
	datad => VCC,
	cin => \displ|s_count[22]~77\,
	combout => \displ|s_count[23]~78_combout\,
	cout => \displ|s_count[23]~79\);

-- Location: FF_X74_Y32_N21
\displ|s_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[23]~78_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(23));

-- Location: LCCOMB_X73_Y32_N18
\displ|s_count[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[24]~80_combout\ = (\displ|s_count\(24) & (\displ|s_count[23]~79\ $ (GND))) # (!\displ|s_count\(24) & (!\displ|s_count[23]~79\ & VCC))
-- \displ|s_count[24]~81\ = CARRY((\displ|s_count\(24) & !\displ|s_count[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(24),
	datad => VCC,
	cin => \displ|s_count[23]~79\,
	combout => \displ|s_count[24]~80_combout\,
	cout => \displ|s_count[24]~81\);

-- Location: FF_X73_Y32_N19
\displ|s_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[24]~80_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(24));

-- Location: LCCOMB_X73_Y32_N20
\displ|s_count[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[25]~82_combout\ = (\displ|s_count\(25) & (!\displ|s_count[24]~81\)) # (!\displ|s_count\(25) & ((\displ|s_count[24]~81\) # (GND)))
-- \displ|s_count[25]~83\ = CARRY((!\displ|s_count[24]~81\) # (!\displ|s_count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(25),
	datad => VCC,
	cin => \displ|s_count[24]~81\,
	combout => \displ|s_count[25]~82_combout\,
	cout => \displ|s_count[25]~83\);

-- Location: FF_X74_Y32_N23
\displ|s_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[25]~82_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(25));

-- Location: LCCOMB_X73_Y32_N22
\displ|s_count[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[26]~84_combout\ = (\displ|s_count\(26) & (\displ|s_count[25]~83\ $ (GND))) # (!\displ|s_count\(26) & (!\displ|s_count[25]~83\ & VCC))
-- \displ|s_count[26]~85\ = CARRY((\displ|s_count\(26) & !\displ|s_count[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(26),
	datad => VCC,
	cin => \displ|s_count[25]~83\,
	combout => \displ|s_count[26]~84_combout\,
	cout => \displ|s_count[26]~85\);

-- Location: FF_X74_Y32_N25
\displ|s_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[26]~84_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(26));

-- Location: LCCOMB_X73_Y32_N24
\displ|s_count[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[27]~86_combout\ = (\displ|s_count\(27) & (!\displ|s_count[26]~85\)) # (!\displ|s_count\(27) & ((\displ|s_count[26]~85\) # (GND)))
-- \displ|s_count[27]~87\ = CARRY((!\displ|s_count[26]~85\) # (!\displ|s_count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(27),
	datad => VCC,
	cin => \displ|s_count[26]~85\,
	combout => \displ|s_count[27]~86_combout\,
	cout => \displ|s_count[27]~87\);

-- Location: FF_X74_Y32_N31
\displ|s_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[27]~86_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(27));

-- Location: LCCOMB_X73_Y32_N26
\displ|s_count[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[28]~88_combout\ = (\displ|s_count\(28) & (\displ|s_count[27]~87\ $ (GND))) # (!\displ|s_count\(28) & (!\displ|s_count[27]~87\ & VCC))
-- \displ|s_count[28]~89\ = CARRY((\displ|s_count\(28) & !\displ|s_count[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(28),
	datad => VCC,
	cin => \displ|s_count[27]~87\,
	combout => \displ|s_count[28]~88_combout\,
	cout => \displ|s_count[28]~89\);

-- Location: FF_X73_Y32_N27
\displ|s_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[28]~88_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(28));

-- Location: LCCOMB_X73_Y32_N28
\displ|s_count[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[29]~90_combout\ = (\displ|s_count\(29) & (!\displ|s_count[28]~89\)) # (!\displ|s_count\(29) & ((\displ|s_count[28]~89\) # (GND)))
-- \displ|s_count[29]~91\ = CARRY((!\displ|s_count[28]~89\) # (!\displ|s_count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(29),
	datad => VCC,
	cin => \displ|s_count[28]~89\,
	combout => \displ|s_count[29]~90_combout\,
	cout => \displ|s_count[29]~91\);

-- Location: FF_X73_Y32_N29
\displ|s_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[29]~90_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(29));

-- Location: LCCOMB_X73_Y32_N30
\displ|s_count[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[30]~92_combout\ = \displ|s_count\(30) $ (!\displ|s_count[29]~91\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(30),
	cin => \displ|s_count[29]~91\,
	combout => \displ|s_count[30]~92_combout\);

-- Location: FF_X73_Y32_N31
\displ|s_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[30]~92_combout\,
	sclr => \displ|s_count[20]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(30));

-- Location: LCCOMB_X73_Y33_N0
\displ|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~1_combout\ = (!\displ|s_count\(5) & (\displ|s_count\(8) & (!\displ|s_count\(4) & !\displ|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(5),
	datab => \displ|s_count\(8),
	datac => \displ|s_count\(4),
	datad => \displ|s_count\(7),
	combout => \displ|Equal1~1_combout\);

-- Location: LCCOMB_X74_Y32_N28
\displ|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~3_combout\ = (!\displ|s_count\(27) & (!\displ|s_count\(23) & (!\displ|s_count\(25) & !\displ|s_count\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(27),
	datab => \displ|s_count\(23),
	datac => \displ|s_count\(25),
	datad => \displ|s_count\(26),
	combout => \displ|Equal1~3_combout\);

-- Location: LCCOMB_X73_Y31_N6
\displ|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~2_combout\ = (\displ|s_count\(11) & (!\displ|s_count\(17) & (!\displ|s_count\(12) & !\displ|s_count\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(11),
	datab => \displ|s_count\(17),
	datac => \displ|s_count\(12),
	datad => \displ|s_count\(15),
	combout => \displ|Equal1~2_combout\);

-- Location: LCCOMB_X74_Y33_N14
\displ|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~0_combout\ = (!\displ|s_count\(3) & (!\displ|s_count\(2) & (!\displ|s_count\(1) & !\displ|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(3),
	datab => \displ|s_count\(2),
	datac => \displ|s_count\(1),
	datad => \displ|s_count\(0),
	combout => \displ|Equal1~0_combout\);

-- Location: LCCOMB_X74_Y31_N6
\displ|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~4_combout\ = (\displ|Equal1~1_combout\ & (\displ|Equal1~3_combout\ & (\displ|Equal1~2_combout\ & \displ|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Equal1~1_combout\,
	datab => \displ|Equal1~3_combout\,
	datac => \displ|Equal1~2_combout\,
	datad => \displ|Equal1~0_combout\,
	combout => \displ|Equal1~4_combout\);

-- Location: LCCOMB_X74_Y31_N0
\displ|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~5_combout\ = (!\displ|s_count\(28) & (!\displ|s_count\(30) & (!\displ|s_count\(29) & \displ|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(28),
	datab => \displ|s_count\(30),
	datac => \displ|s_count\(29),
	datad => \displ|Equal1~4_combout\,
	combout => \displ|Equal1~5_combout\);

-- Location: LCCOMB_X74_Y31_N18
\displ|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~6_combout\ = (\displ|Equal1~5_combout\ & ((\displ|s_count\(24) & (!\displ|s_count\(22) & !\displ|s_thd[24]~9_combout\)) # (!\displ|s_count\(24) & (\displ|s_count\(22) & \displ|s_thd[24]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(24),
	datab => \displ|s_count\(22),
	datac => \displ|s_thd[24]~9_combout\,
	datad => \displ|Equal1~5_combout\,
	combout => \displ|Equal1~6_combout\);

-- Location: LCCOMB_X74_Y31_N28
\displ|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~7_combout\ = (\displ|Equal1~6_combout\ & ((\displ|s_count\(21) & (!\displ|s_thd[24]~9_combout\ & \displ|s_count\(20))) # (!\displ|s_count\(21) & (\displ|s_thd[24]~9_combout\ & !\displ|s_count\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(21),
	datab => \displ|s_thd[24]~9_combout\,
	datac => \displ|s_count\(20),
	datad => \displ|Equal1~6_combout\,
	combout => \displ|Equal1~7_combout\);

-- Location: LCCOMB_X74_Y31_N16
\displ|Equal1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~11_combout\ = (\displ|Equal1~9_combout\ & (\displ|Equal1~8_combout\ & (\displ|Equal1~10_combout\ & \displ|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Equal1~9_combout\,
	datab => \displ|Equal1~8_combout\,
	datac => \displ|Equal1~10_combout\,
	datad => \displ|Equal1~7_combout\,
	combout => \displ|Equal1~11_combout\);

-- Location: LCCOMB_X74_Y31_N12
\displ|s_dec~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_dec~0_combout\ = (!\KEY[2]~input_o\ & (!\KEY[3]~input_o\ & \displ|Equal1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datac => \KEY[3]~input_o\,
	datad => \displ|Equal1~11_combout\,
	combout => \displ|s_dec~0_combout\);

-- Location: FF_X74_Y31_N13
\displ|s_dec\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_dec~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_dec~q\);

-- Location: LCCOMB_X74_Y31_N22
\displ|s_inc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_inc~0_combout\ = (\KEY[2]~input_o\ & (!\KEY[3]~input_o\ & \displ|Equal1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[2]~input_o\,
	datac => \KEY[3]~input_o\,
	datad => \displ|Equal1~11_combout\,
	combout => \displ|s_inc~0_combout\);

-- Location: FF_X74_Y31_N23
\displ|s_inc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_inc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_inc~q\);

-- Location: LCCOMB_X94_Y13_N30
\displ|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Decoder0~2_combout\ = (\SW[1]~input_o\ & (!\SW[0]~input_o\ & ((\displ|s_dec~q\) # (\displ|s_inc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \displ|s_dec~q\,
	datac => \SW[0]~input_o\,
	datad => \displ|s_inc~q\,
	combout => \displ|Decoder0~2_combout\);

-- Location: LCCOMB_X96_Y13_N6
\displ|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Decoder0~4_combout\ = (!\SW[1]~input_o\ & (!\SW[0]~input_o\ & ((\displ|s_inc~q\) # (\displ|s_dec~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_inc~q\,
	datad => \displ|s_dec~q\,
	combout => \displ|Decoder0~4_combout\);

-- Location: FF_X95_Y13_N17
\displ|s_addrCounters[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|Add0~6_combout\,
	ena => \displ|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[0][3]~q\);

-- Location: LCCOMB_X94_Y13_N8
\displ|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux2~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\displ|s_addrCounters[2][3]~q\)) # (!\SW[1]~input_o\ & ((\displ|s_addrCounters[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \displ|s_addrCounters[0][3]~q\,
	combout => \displ|Mux2~0_combout\);

-- Location: LCCOMB_X96_Y13_N24
\displ|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Decoder0~3_combout\ = (\SW[1]~input_o\ & (\SW[0]~input_o\ & ((\displ|s_inc~q\) # (\displ|s_dec~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_inc~q\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \displ|s_dec~q\,
	combout => \displ|Decoder0~3_combout\);

-- Location: LCCOMB_X95_Y13_N0
\displ|s_addrCounters~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~14_combout\ = (\displ|Decoder0~3_combout\ & ((\displ|Add0~6_combout\))) # (!\displ|Decoder0~3_combout\ & (\displ|s_addrCounters[3][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Decoder0~3_combout\,
	datac => \displ|s_addrCounters[3][3]~q\,
	datad => \displ|Add0~6_combout\,
	combout => \displ|s_addrCounters~14_combout\);

-- Location: FF_X95_Y13_N1
\displ|s_addrCounters[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[3][3]~q\);

-- Location: LCCOMB_X94_Y13_N26
\displ|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Decoder0~1_combout\ = (!\SW[1]~input_o\ & (\SW[0]~input_o\ & ((\displ|s_dec~q\) # (\displ|s_inc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \displ|s_dec~q\,
	datac => \SW[0]~input_o\,
	datad => \displ|s_inc~q\,
	combout => \displ|Decoder0~1_combout\);

-- Location: LCCOMB_X95_Y13_N28
\displ|s_addrCounters~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~1_combout\ = (\displ|Decoder0~1_combout\ & ((\displ|Add0~6_combout\))) # (!\displ|Decoder0~1_combout\ & (\displ|s_addrCounters[1][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~1_combout\,
	datac => \displ|s_addrCounters[1][3]~q\,
	datad => \displ|Add0~6_combout\,
	combout => \displ|s_addrCounters~1_combout\);

-- Location: FF_X95_Y13_N29
\displ|s_addrCounters[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[1][3]~q\);

-- Location: LCCOMB_X94_Y13_N10
\displ|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux40~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\displ|s_addrCounters[3][3]~q\)) # (!\SW[1]~input_o\ & ((\displ|s_addrCounters[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_addrCounters[3][3]~q\,
	datad => \displ|s_addrCounters[1][3]~q\,
	combout => \displ|Mux40~0_combout\);

-- Location: LCCOMB_X94_Y13_N14
\displ|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux2~1_combout\ = (\displ|Mux2~0_combout\) # (\displ|Mux40~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \displ|Mux2~0_combout\,
	datad => \displ|Mux40~0_combout\,
	combout => \displ|Mux2~1_combout\);

-- Location: LCCOMB_X95_Y13_N10
\displ|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Add0~0_combout\ = \displ|Mux5~1_combout\ $ (VCC)
-- \displ|Add0~1\ = CARRY(\displ|Mux5~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Mux5~1_combout\,
	datad => VCC,
	combout => \displ|Add0~0_combout\,
	cout => \displ|Add0~1\);

-- Location: LCCOMB_X96_Y13_N4
\displ|s_addrCounters~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~11_combout\ = (\displ|Decoder0~3_combout\ & (\displ|Add0~0_combout\)) # (!\displ|Decoder0~3_combout\ & ((\displ|s_addrCounters[3][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Add0~0_combout\,
	datac => \displ|s_addrCounters[3][0]~q\,
	datad => \displ|Decoder0~3_combout\,
	combout => \displ|s_addrCounters~11_combout\);

-- Location: FF_X96_Y13_N5
\displ|s_addrCounters[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[3][0]~q\);

-- Location: LCCOMB_X96_Y13_N2
\displ|s_addrCounters~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~5_combout\ = (\displ|Decoder0~1_combout\ & (\displ|Add0~0_combout\)) # (!\displ|Decoder0~1_combout\ & ((\displ|s_addrCounters[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Add0~0_combout\,
	datac => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|Decoder0~1_combout\,
	combout => \displ|s_addrCounters~5_combout\);

-- Location: FF_X96_Y13_N3
\displ|s_addrCounters[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[1][0]~q\);

-- Location: LCCOMB_X96_Y13_N22
\displ|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux5~0_combout\ = (\SW[1]~input_o\ & (((\displ|s_addrCounters[3][0]~q\)) # (!\SW[0]~input_o\))) # (!\SW[1]~input_o\ & (\SW[0]~input_o\ & ((\displ|s_addrCounters[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_addrCounters[3][0]~q\,
	datad => \displ|s_addrCounters[1][0]~q\,
	combout => \displ|Mux5~0_combout\);

-- Location: FF_X96_Y13_N9
\displ|s_addrCounters[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|Add0~0_combout\,
	sload => VCC,
	ena => \displ|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[0][0]~q\);

-- Location: LCCOMB_X96_Y13_N0
\displ|s_addrCounters~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~7_combout\ = (\displ|Decoder0~2_combout\ & (\displ|Add0~0_combout\)) # (!\displ|Decoder0~2_combout\ & ((\displ|s_addrCounters[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~2_combout\,
	datab => \displ|Add0~0_combout\,
	datac => \displ|s_addrCounters[2][0]~q\,
	combout => \displ|s_addrCounters~7_combout\);

-- Location: FF_X96_Y13_N1
\displ|s_addrCounters[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[2][0]~q\);

-- Location: LCCOMB_X96_Y13_N8
\displ|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux5~1_combout\ = (\displ|Mux5~0_combout\ & ((\SW[0]~input_o\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|Mux5~0_combout\ & (!\SW[0]~input_o\ & (\displ|s_addrCounters[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux5~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_addrCounters[0][0]~q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \displ|Mux5~1_combout\);

-- Location: LCCOMB_X95_Y13_N12
\displ|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Add0~2_combout\ = (\displ|Mux4~1_combout\ & ((\displ|s_inc~q\ & (!\displ|Add0~1\)) # (!\displ|s_inc~q\ & (\displ|Add0~1\ & VCC)))) # (!\displ|Mux4~1_combout\ & ((\displ|s_inc~q\ & ((\displ|Add0~1\) # (GND))) # (!\displ|s_inc~q\ & 
-- (!\displ|Add0~1\))))
-- \displ|Add0~3\ = CARRY((\displ|Mux4~1_combout\ & (\displ|s_inc~q\ & !\displ|Add0~1\)) # (!\displ|Mux4~1_combout\ & ((\displ|s_inc~q\) # (!\displ|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux4~1_combout\,
	datab => \displ|s_inc~q\,
	datad => VCC,
	cin => \displ|Add0~1\,
	combout => \displ|Add0~2_combout\,
	cout => \displ|Add0~3\);

-- Location: LCCOMB_X96_Y13_N18
\displ|s_addrCounters~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~6_combout\ = (\displ|Decoder0~2_combout\ & ((\displ|Add0~2_combout\))) # (!\displ|Decoder0~2_combout\ & (\displ|s_addrCounters[2][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~2_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \displ|Add0~2_combout\,
	combout => \displ|s_addrCounters~6_combout\);

-- Location: FF_X96_Y13_N19
\displ|s_addrCounters[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[2][1]~q\);

-- Location: FF_X95_Y13_N13
\displ|s_addrCounters[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|Add0~2_combout\,
	ena => \displ|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[0][1]~q\);

-- Location: LCCOMB_X96_Y13_N12
\displ|s_addrCounters~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~4_combout\ = (\displ|Decoder0~1_combout\ & ((\displ|Add0~2_combout\))) # (!\displ|Decoder0~1_combout\ & (\displ|s_addrCounters[1][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Decoder0~1_combout\,
	datac => \displ|s_addrCounters[1][1]~q\,
	datad => \displ|Add0~2_combout\,
	combout => \displ|s_addrCounters~4_combout\);

-- Location: FF_X96_Y13_N13
\displ|s_addrCounters[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[1][1]~q\);

-- Location: LCCOMB_X95_Y13_N24
\displ|s_addrCounters~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~12_combout\ = (\displ|Decoder0~3_combout\ & (\displ|Add0~2_combout\)) # (!\displ|Decoder0~3_combout\ & ((\displ|s_addrCounters[3][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Add0~2_combout\,
	datac => \displ|s_addrCounters[3][1]~q\,
	datad => \displ|Decoder0~3_combout\,
	combout => \displ|s_addrCounters~12_combout\);

-- Location: FF_X95_Y13_N25
\displ|s_addrCounters[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[3][1]~q\);

-- Location: LCCOMB_X96_Y13_N20
\displ|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux4~0_combout\ = (\SW[1]~input_o\ & (((\displ|s_addrCounters[3][1]~q\) # (!\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & (\displ|s_addrCounters[1][1]~q\ & (\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][1]~q\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \displ|s_addrCounters[3][1]~q\,
	combout => \displ|Mux4~0_combout\);

-- Location: LCCOMB_X96_Y13_N30
\displ|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux4~1_combout\ = (\SW[0]~input_o\ & (((\displ|Mux4~0_combout\)))) # (!\SW[0]~input_o\ & ((\displ|Mux4~0_combout\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|Mux4~0_combout\ & ((\displ|s_addrCounters[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_addrCounters[0][1]~q\,
	datad => \displ|Mux4~0_combout\,
	combout => \displ|Mux4~1_combout\);

-- Location: LCCOMB_X95_Y13_N14
\displ|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Add0~4_combout\ = ((\displ|Mux3~1_combout\ $ (\displ|s_inc~q\ $ (\displ|Add0~3\)))) # (GND)
-- \displ|Add0~5\ = CARRY((\displ|Mux3~1_combout\ & ((!\displ|Add0~3\) # (!\displ|s_inc~q\))) # (!\displ|Mux3~1_combout\ & (!\displ|s_inc~q\ & !\displ|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux3~1_combout\,
	datab => \displ|s_inc~q\,
	datad => VCC,
	cin => \displ|Add0~3\,
	combout => \displ|Add0~4_combout\,
	cout => \displ|Add0~5\);

-- Location: LCCOMB_X94_Y13_N24
\displ|s_addrCounters~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~0_combout\ = (\displ|Decoder0~1_combout\ & ((\displ|Add0~4_combout\))) # (!\displ|Decoder0~1_combout\ & (\displ|s_addrCounters[1][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~1_combout\,
	datac => \displ|s_addrCounters[1][2]~q\,
	datad => \displ|Add0~4_combout\,
	combout => \displ|s_addrCounters~0_combout\);

-- Location: FF_X94_Y13_N25
\displ|s_addrCounters[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[1][2]~q\);

-- Location: LCCOMB_X95_Y13_N26
\displ|s_addrCounters~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~13_combout\ = (\displ|Decoder0~3_combout\ & (\displ|Add0~4_combout\)) # (!\displ|Decoder0~3_combout\ & ((\displ|s_addrCounters[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Add0~4_combout\,
	datac => \displ|s_addrCounters[3][2]~q\,
	datad => \displ|Decoder0~3_combout\,
	combout => \displ|s_addrCounters~13_combout\);

-- Location: FF_X95_Y13_N27
\displ|s_addrCounters[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[3][2]~q\);

-- Location: LCCOMB_X94_Y13_N6
\displ|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux3~0_combout\ = (\SW[1]~input_o\ & (((\displ|s_addrCounters[3][2]~q\)) # (!\SW[0]~input_o\))) # (!\SW[1]~input_o\ & (\SW[0]~input_o\ & (\displ|s_addrCounters[1][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_addrCounters[1][2]~q\,
	datad => \displ|s_addrCounters[3][2]~q\,
	combout => \displ|Mux3~0_combout\);

-- Location: FF_X95_Y13_N15
\displ|s_addrCounters[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|Add0~4_combout\,
	ena => \displ|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[0][2]~q\);

-- Location: LCCOMB_X94_Y13_N18
\displ|s_addrCounters~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~9_combout\ = (\displ|Decoder0~2_combout\ & ((\displ|Add0~4_combout\))) # (!\displ|Decoder0~2_combout\ & (\displ|s_addrCounters[2][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~2_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \displ|Add0~4_combout\,
	combout => \displ|s_addrCounters~9_combout\);

-- Location: FF_X94_Y13_N19
\displ|s_addrCounters[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[2][2]~q\);

-- Location: LCCOMB_X94_Y13_N16
\displ|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux3~1_combout\ = (\displ|Mux3~0_combout\ & ((\SW[0]~input_o\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|Mux3~0_combout\ & (!\SW[0]~input_o\ & (\displ|s_addrCounters[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux3~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_addrCounters[0][2]~q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \displ|Mux3~1_combout\);

-- Location: LCCOMB_X95_Y13_N16
\displ|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Add0~6_combout\ = (\displ|Mux2~1_combout\ & ((\displ|s_inc~q\ & (!\displ|Add0~5\)) # (!\displ|s_inc~q\ & (\displ|Add0~5\ & VCC)))) # (!\displ|Mux2~1_combout\ & ((\displ|s_inc~q\ & ((\displ|Add0~5\) # (GND))) # (!\displ|s_inc~q\ & 
-- (!\displ|Add0~5\))))
-- \displ|Add0~7\ = CARRY((\displ|Mux2~1_combout\ & (\displ|s_inc~q\ & !\displ|Add0~5\)) # (!\displ|Mux2~1_combout\ & ((\displ|s_inc~q\) # (!\displ|Add0~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux2~1_combout\,
	datab => \displ|s_inc~q\,
	datad => VCC,
	cin => \displ|Add0~5\,
	combout => \displ|Add0~6_combout\,
	cout => \displ|Add0~7\);

-- Location: LCCOMB_X95_Y13_N4
\displ|s_addrCounters~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~8_combout\ = (\displ|Decoder0~2_combout\ & ((\displ|Add0~6_combout\))) # (!\displ|Decoder0~2_combout\ & (\displ|s_addrCounters[2][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~2_combout\,
	datac => \displ|s_addrCounters[2][3]~q\,
	datad => \displ|Add0~6_combout\,
	combout => \displ|s_addrCounters~8_combout\);

-- Location: FF_X95_Y13_N5
\displ|s_addrCounters[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[2][3]~q\);

-- Location: LCCOMB_X94_Y15_N0
\banco_reg|debug_mem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|Equal0~0_combout\ = (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][2]~q\ & !\displ|s_addrCounters[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|Equal0~0_combout\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X97_Y19_N4
\pcupdt|s_pc[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[3]~32_combout\ = (\pcupdt|s_pc\(3) & (!\pcupdt|s_pc[2]~31\)) # (!\pcupdt|s_pc\(3) & ((\pcupdt|s_pc[2]~31\) # (GND)))
-- \pcupdt|s_pc[3]~33\ = CARRY((!\pcupdt|s_pc[2]~31\) # (!\pcupdt|s_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(3),
	datad => VCC,
	cin => \pcupdt|s_pc[2]~31\,
	combout => \pcupdt|s_pc[3]~32_combout\,
	cout => \pcupdt|s_pc[3]~33\);

-- Location: FF_X97_Y19_N5
\pcupdt|s_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[3]~32_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(3));

-- Location: LCCOMB_X97_Y19_N6
\pcupdt|s_pc[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[4]~34_combout\ = (\pcupdt|s_pc\(4) & (\pcupdt|s_pc[3]~33\ $ (GND))) # (!\pcupdt|s_pc\(4) & (!\pcupdt|s_pc[3]~33\ & VCC))
-- \pcupdt|s_pc[4]~35\ = CARRY((\pcupdt|s_pc\(4) & !\pcupdt|s_pc[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(4),
	datad => VCC,
	cin => \pcupdt|s_pc[3]~33\,
	combout => \pcupdt|s_pc[4]~34_combout\,
	cout => \pcupdt|s_pc[4]~35\);

-- Location: FF_X97_Y19_N7
\pcupdt|s_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[4]~34_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(4));

-- Location: LCCOMB_X97_Y19_N8
\pcupdt|s_pc[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[5]~36_combout\ = (\pcupdt|s_pc\(5) & (!\pcupdt|s_pc[4]~35\)) # (!\pcupdt|s_pc\(5) & ((\pcupdt|s_pc[4]~35\) # (GND)))
-- \pcupdt|s_pc[5]~37\ = CARRY((!\pcupdt|s_pc[4]~35\) # (!\pcupdt|s_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(5),
	datad => VCC,
	cin => \pcupdt|s_pc[4]~35\,
	combout => \pcupdt|s_pc[5]~36_combout\,
	cout => \pcupdt|s_pc[5]~37\);

-- Location: FF_X97_Y19_N9
\pcupdt|s_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[5]~36_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(5));

-- Location: LCCOMB_X97_Y19_N10
\pcupdt|s_pc[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[6]~38_combout\ = (\pcupdt|s_pc\(6) & (\pcupdt|s_pc[5]~37\ $ (GND))) # (!\pcupdt|s_pc\(6) & (!\pcupdt|s_pc[5]~37\ & VCC))
-- \pcupdt|s_pc[6]~39\ = CARRY((\pcupdt|s_pc\(6) & !\pcupdt|s_pc[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(6),
	datad => VCC,
	cin => \pcupdt|s_pc[5]~37\,
	combout => \pcupdt|s_pc[6]~38_combout\,
	cout => \pcupdt|s_pc[6]~39\);

-- Location: FF_X97_Y19_N11
\pcupdt|s_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[6]~38_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(6));

-- Location: LCCOMB_X97_Y19_N12
\pcupdt|s_pc[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[7]~40_combout\ = (\pcupdt|s_pc\(7) & (!\pcupdt|s_pc[6]~39\)) # (!\pcupdt|s_pc\(7) & ((\pcupdt|s_pc[6]~39\) # (GND)))
-- \pcupdt|s_pc[7]~41\ = CARRY((!\pcupdt|s_pc[6]~39\) # (!\pcupdt|s_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(7),
	datad => VCC,
	cin => \pcupdt|s_pc[6]~39\,
	combout => \pcupdt|s_pc[7]~40_combout\,
	cout => \pcupdt|s_pc[7]~41\);

-- Location: FF_X97_Y19_N13
\pcupdt|s_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[7]~40_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(7));

-- Location: LCCOMB_X97_Y19_N0
\instmem|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux4~0_combout\ = (!\pcupdt|s_pc\(7) & (!\pcupdt|s_pc\(5) & (!\pcupdt|s_pc\(6) & !\pcupdt|s_pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(7),
	datab => \pcupdt|s_pc\(5),
	datac => \pcupdt|s_pc\(6),
	datad => \pcupdt|s_pc\(4),
	combout => \instmem|Mux4~0_combout\);

-- Location: LCCOMB_X96_Y19_N22
\instmem|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux5~0_combout\ = (\pcupdt|s_pc\(2) & (\instmem|Mux4~0_combout\ & !\pcupdt|s_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datad => \pcupdt|s_pc\(3),
	combout => \instmem|Mux5~0_combout\);

-- Location: LCCOMB_X96_Y19_N28
\instmem|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux4~1_combout\ = (!\pcupdt|s_pc\(2) & (\instmem|Mux4~0_combout\ & !\pcupdt|s_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datad => \pcupdt|s_pc\(3),
	combout => \instmem|Mux4~1_combout\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LCCOMB_X98_Y19_N20
\instmem|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux7~0_combout\ = (!\pcupdt|s_pc\(5) & (!\pcupdt|s_pc\(4) & (\pcupdt|s_pc\(3) $ (\pcupdt|s_pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(5),
	datab => \pcupdt|s_pc\(4),
	datac => \pcupdt|s_pc\(3),
	datad => \pcupdt|s_pc\(2),
	combout => \instmem|Mux7~0_combout\);

-- Location: LCCOMB_X98_Y19_N0
\instmem|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux7~1_combout\ = (!\pcupdt|s_pc\(6) & (!\pcupdt|s_pc\(7) & \instmem|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(6),
	datab => \pcupdt|s_pc\(7),
	datad => \instmem|Mux7~0_combout\,
	combout => \instmem|Mux7~1_combout\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LCCOMB_X99_Y19_N24
\banco_reg|rs_mem|s_memory~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1074_combout\ = (!\SW[6]~input_o\ & (!\instmem|Mux7~1_combout\ & (\instmem|Mux4~1_combout\ & \SW[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \instmem|Mux7~1_combout\,
	datac => \instmem|Mux4~1_combout\,
	datad => \SW[7]~input_o\,
	combout => \banco_reg|rs_mem|s_memory~1074_combout\);

-- Location: FF_X98_Y20_N27
\banco_reg|rs_mem|s_memory~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux29~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~296_q\);

-- Location: LCCOMB_X99_Y19_N14
\banco_reg|rs_mem|s_memory~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1075_combout\ = (!\SW[6]~input_o\ & (\instmem|Mux7~1_combout\ & (\instmem|Mux4~1_combout\ & \SW[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \instmem|Mux7~1_combout\,
	datac => \instmem|Mux4~1_combout\,
	datad => \SW[7]~input_o\,
	combout => \banco_reg|rs_mem|s_memory~1075_combout\);

-- Location: FF_X98_Y20_N21
\banco_reg|rs_mem|s_memory~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux29~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~328_q\);

-- Location: LCCOMB_X98_Y20_N20
\banco_reg|rs_mem|readData[2]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[2]~101_combout\ = (\pcupdt|s_pc\(2) & ((\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~296_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~328_q\))))) # (!\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~296_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~296_q\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~328_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[2]~101_combout\);

-- Location: LCCOMB_X98_Y20_N26
\banco_reg|rs_mem|readData[2]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[2]~102_combout\ = (\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[2]~101_combout\))) # (!\instmem|Mux4~0_combout\ & (\banco_reg|rs_mem|s_memory~296_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~296_q\,
	datad => \banco_reg|rs_mem|readData[2]~101_combout\,
	combout => \banco_reg|rs_mem|readData[2]~102_combout\);

-- Location: LCCOMB_X95_Y19_N4
\banco_reg|rs_mem|s_memory~72feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~72feeder_combout\ = \ALU|Mux29~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux29~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~72feeder_combout\);

-- Location: LCCOMB_X99_Y19_N2
\banco_reg|rs_mem|s_memory~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1073_combout\ = (!\SW[6]~input_o\ & (\instmem|Mux7~1_combout\ & (!\instmem|Mux4~1_combout\ & \SW[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \instmem|Mux7~1_combout\,
	datac => \instmem|Mux4~1_combout\,
	datad => \SW[7]~input_o\,
	combout => \banco_reg|rs_mem|s_memory~1073_combout\);

-- Location: FF_X95_Y19_N5
\banco_reg|rs_mem|s_memory~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~72feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~72_q\);

-- Location: LCCOMB_X99_Y19_N16
\banco_reg|rs_mem|s_memory~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1072_combout\ = (\SW[7]~input_o\ & ((\SW[6]~input_o\) # ((!\instmem|Mux7~1_combout\ & !\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \instmem|Mux7~1_combout\,
	datac => \instmem|Mux4~1_combout\,
	datad => \SW[7]~input_o\,
	combout => \banco_reg|rs_mem|s_memory~1072_combout\);

-- Location: FF_X95_Y19_N15
\banco_reg|rs_mem|s_memory~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux29~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~40_q\);

-- Location: LCCOMB_X96_Y19_N24
\instmem|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux4~2_combout\ = (\instmem|Mux4~0_combout\ & !\pcupdt|s_pc\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instmem|Mux4~0_combout\,
	datad => \pcupdt|s_pc\(3),
	combout => \instmem|Mux4~2_combout\);

-- Location: LCCOMB_X95_Y19_N14
\banco_reg|rs_mem|readData[2]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[2]~100_combout\ = (\pcupdt|s_pc\(2) & ((\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~72_q\)) # (!\instmem|Mux4~2_combout\ & ((\banco_reg|rs_mem|s_memory~40_q\))))) # (!\pcupdt|s_pc\(2) & 
-- (((\banco_reg|rs_mem|s_memory~40_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~72_q\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~40_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[2]~100_combout\);

-- Location: LCCOMB_X99_Y18_N24
\banco_reg|rs_mem|readData[2]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[2]~103_combout\ = (\instmem|Mux4~1_combout\ & (((\banco_reg|rs_mem|readData[2]~102_combout\)))) # (!\instmem|Mux4~1_combout\ & (\instmem|Mux5~0_combout\ & ((\banco_reg|rs_mem|readData[2]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux5~0_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rs_mem|readData[2]~102_combout\,
	datad => \banco_reg|rs_mem|readData[2]~100_combout\,
	combout => \banco_reg|rs_mem|readData[2]~103_combout\);

-- Location: LCCOMB_X95_Y20_N28
\ALU|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Equal0~0_combout\ = (\SW[3]~input_o\ & !\SW[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[3]~input_o\,
	datad => \SW[4]~input_o\,
	combout => \ALU|Equal0~0_combout\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LCCOMB_X95_Y19_N8
\MUX2|y[2]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[2]~84_combout\ = (!\pcupdt|s_pc\(6) & (\SW[5]~input_o\ & (\instmem|Mux7~0_combout\ & !\pcupdt|s_pc\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(6),
	datab => \SW[5]~input_o\,
	datac => \instmem|Mux7~0_combout\,
	datad => \pcupdt|s_pc\(7),
	combout => \MUX2|y[2]~84_combout\);

-- Location: LCCOMB_X98_Y19_N22
\MUX2|y[0]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[0]~80_combout\ = (!\SW[5]~input_o\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \SW[5]~input_o\,
	datad => \instmem|Mux4~1_combout\,
	combout => \MUX2|y[0]~80_combout\);

-- Location: FF_X98_Y20_N17
\banco_reg|rt_mem|s_memory~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux29~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~296_q\);

-- Location: LCCOMB_X98_Y20_N16
\banco_reg|rt_mem|s_memory~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1141_combout\ = (\banco_reg|rt_mem|s_memory~296_q\ & ((\pcupdt|s_pc\(6)) # ((\pcupdt|s_pc\(7)) # (!\instmem|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(6),
	datab => \pcupdt|s_pc\(7),
	datac => \banco_reg|rt_mem|s_memory~296_q\,
	datad => \instmem|Mux7~0_combout\,
	combout => \banco_reg|rt_mem|s_memory~1141_combout\);

-- Location: FF_X98_Y20_N3
\banco_reg|rt_mem|s_memory~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux29~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~328_q\);

-- Location: LCCOMB_X97_Y20_N12
\banco_reg|rt_mem|s_memory~72feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~72feeder_combout\ = \ALU|Mux29~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux29~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~72feeder_combout\);

-- Location: FF_X97_Y20_N13
\banco_reg|rt_mem|s_memory~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~72feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~72_q\);

-- Location: FF_X97_Y20_N15
\banco_reg|rt_mem|s_memory~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux29~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~40_q\);

-- Location: LCCOMB_X97_Y20_N14
\banco_reg|rt_mem|s_memory~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1142_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~72_q\) # ((\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~40_q\ & !\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~72_q\,
	datac => \banco_reg|rt_mem|s_memory~40_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1142_combout\);

-- Location: LCCOMB_X98_Y20_N2
\banco_reg|rt_mem|s_memory~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1143_combout\ = (\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~1141_combout\ & ((!\banco_reg|rt_mem|s_memory~1142_combout\))) # (!\banco_reg|rt_mem|s_memory~1141_combout\ & (\banco_reg|rt_mem|s_memory~328_q\ & 
-- \banco_reg|rt_mem|s_memory~1142_combout\)))) # (!\instmem|Mux4~1_combout\ & (((\banco_reg|rt_mem|s_memory~1142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~1141_combout\,
	datac => \banco_reg|rt_mem|s_memory~328_q\,
	datad => \banco_reg|rt_mem|s_memory~1142_combout\,
	combout => \banco_reg|rt_mem|s_memory~1143_combout\);

-- Location: LCCOMB_X95_Y18_N4
\ALU|Add0|auto_generated|_~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~61_combout\ = \ALU|Equal0~0_combout\ $ (((\MUX2|y[2]~84_combout\) # ((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Equal0~0_combout\,
	datab => \MUX2|y[2]~84_combout\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1143_combout\,
	combout => \ALU|Add0|auto_generated|_~61_combout\);

-- Location: LCCOMB_X100_Y20_N24
\banco_reg|rs_mem|s_memory~71feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~71feeder_combout\ = \ALU|Mux30~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux30~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~71feeder_combout\);

-- Location: FF_X100_Y20_N25
\banco_reg|rs_mem|s_memory~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~71feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~71_q\);

-- Location: FF_X99_Y20_N29
\banco_reg|rs_mem|s_memory~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux30~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~295_q\);

-- Location: LCCOMB_X99_Y20_N28
\banco_reg|rs_mem|readData[1]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[1]~104_combout\ = (\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~71_q\)) # (!\pcupdt|s_pc\(2) & ((\banco_reg|rs_mem|s_memory~295_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|rs_mem|s_memory~71_q\,
	datac => \banco_reg|rs_mem|s_memory~295_q\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|readData[1]~104_combout\);

-- Location: LCCOMB_X99_Y18_N6
\banco_reg|rs_mem|readData[1]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[1]~105_combout\ = (!\pcupdt|s_pc\(3) & (\instmem|Mux4~0_combout\ & \banco_reg|rs_mem|readData[1]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(3),
	datac => \instmem|Mux4~0_combout\,
	datad => \banco_reg|rs_mem|readData[1]~104_combout\,
	combout => \banco_reg|rs_mem|readData[1]~105_combout\);

-- Location: LCCOMB_X98_Y19_N24
\MUX2|y[0]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[0]~82_combout\ = (\SW[5]~input_o\ & (\instmem|Mux4~0_combout\ & (!\pcupdt|s_pc\(3) & !\pcupdt|s_pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \instmem|Mux4~0_combout\,
	datac => \pcupdt|s_pc\(3),
	datad => \pcupdt|s_pc\(2),
	combout => \MUX2|y[0]~82_combout\);

-- Location: LCCOMB_X99_Y19_N4
\banco_reg|rt_mem|s_memory~326feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~326feeder_combout\ = \ALU|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux31~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~326feeder_combout\);

-- Location: FF_X99_Y19_N5
\banco_reg|rt_mem|s_memory~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~326feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~326_q\);

-- Location: LCCOMB_X99_Y19_N18
\banco_reg|rt_mem|s_memory~294feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~294feeder_combout\ = \ALU|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux31~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~294feeder_combout\);

-- Location: FF_X99_Y19_N19
\banco_reg|rt_mem|s_memory~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~294feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~294_q\);

-- Location: LCCOMB_X98_Y19_N12
\banco_reg|rt_mem|s_memory~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1064_combout\ = (!\pcupdt|s_pc\(6) & (!\pcupdt|s_pc\(7) & \instmem|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(6),
	datab => \pcupdt|s_pc\(7),
	datad => \instmem|Mux7~0_combout\,
	combout => \banco_reg|rt_mem|s_memory~1064_combout\);

-- Location: LCCOMB_X98_Y19_N8
\banco_reg|rt_mem|s_memory~38feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~38feeder_combout\ = \ALU|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux31~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~38feeder_combout\);

-- Location: FF_X98_Y19_N9
\banco_reg|rt_mem|s_memory~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~38feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~38_q\);

-- Location: FF_X98_Y19_N3
\banco_reg|rt_mem|s_memory~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux31~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~70_q\);

-- Location: LCCOMB_X98_Y19_N2
\banco_reg|rt_mem|s_memory~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1146_combout\ = (\banco_reg|rt_mem|s_memory~1064_combout\ & (((\banco_reg|rt_mem|s_memory~70_q\) # (\instmem|Mux4~1_combout\)))) # (!\banco_reg|rt_mem|s_memory~1064_combout\ & (\banco_reg|rt_mem|s_memory~38_q\ & 
-- ((!\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1064_combout\,
	datab => \banco_reg|rt_mem|s_memory~38_q\,
	datac => \banco_reg|rt_mem|s_memory~70_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1146_combout\);

-- Location: LCCOMB_X98_Y19_N30
\banco_reg|rt_mem|s_memory~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1147_combout\ = (\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~1146_combout\ & (\banco_reg|rt_mem|s_memory~326_q\)) # (!\banco_reg|rt_mem|s_memory~1146_combout\ & ((\banco_reg|rt_mem|s_memory~294_q\))))) # 
-- (!\instmem|Mux4~1_combout\ & (((\banco_reg|rt_mem|s_memory~1146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~326_q\,
	datab => \banco_reg|rt_mem|s_memory~294_q\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1146_combout\,
	combout => \banco_reg|rt_mem|s_memory~1147_combout\);

-- Location: LCCOMB_X95_Y18_N2
\ALU|Add0|auto_generated|_~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~60_combout\ = \ALU|Equal0~0_combout\ $ (((\MUX2|y[0]~82_combout\) # ((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Equal0~0_combout\,
	datab => \MUX2|y[0]~82_combout\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1147_combout\,
	combout => \ALU|Add0|auto_generated|_~60_combout\);

-- Location: LCCOMB_X95_Y18_N16
\ALU|Add0|auto_generated|result_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[0]~1_cout\ = CARRY(\ALU|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Equal0~0_combout\,
	datad => VCC,
	cout => \ALU|Add0|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X95_Y18_N18
\ALU|Add0|auto_generated|result_int[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[1]~2_combout\ = (\banco_reg|rs_mem|readData[0]~109_combout\ & ((\ALU|Add0|auto_generated|_~60_combout\ & (\ALU|Add0|auto_generated|result_int[0]~1_cout\ & VCC)) # (!\ALU|Add0|auto_generated|_~60_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[0]~1_cout\)))) # (!\banco_reg|rs_mem|readData[0]~109_combout\ & ((\ALU|Add0|auto_generated|_~60_combout\ & (!\ALU|Add0|auto_generated|result_int[0]~1_cout\)) # (!\ALU|Add0|auto_generated|_~60_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[0]~1_cout\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[1]~3\ = CARRY((\banco_reg|rs_mem|readData[0]~109_combout\ & (!\ALU|Add0|auto_generated|_~60_combout\ & !\ALU|Add0|auto_generated|result_int[0]~1_cout\)) # (!\banco_reg|rs_mem|readData[0]~109_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[0]~1_cout\) # (!\ALU|Add0|auto_generated|_~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[0]~109_combout\,
	datab => \ALU|Add0|auto_generated|_~60_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[0]~1_cout\,
	combout => \ALU|Add0|auto_generated|result_int[1]~2_combout\,
	cout => \ALU|Add0|auto_generated|result_int[1]~3\);

-- Location: FF_X95_Y16_N17
\banco_reg|rt_mem|s_memory~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux0~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~101_q\);

-- Location: FF_X98_Y16_N21
\banco_reg|rt_mem|s_memory~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux0~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~357_q\);

-- Location: LCCOMB_X100_Y16_N28
\banco_reg|rt_mem|s_memory~325feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~325feeder_combout\ = \ALU|Mux0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux0~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~325feeder_combout\);

-- Location: FF_X100_Y16_N29
\banco_reg|rt_mem|s_memory~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~325feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~325_q\);

-- Location: FF_X100_Y16_N23
\banco_reg|rt_mem|s_memory~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux0~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~69_q\);

-- Location: LCCOMB_X100_Y16_N22
\banco_reg|rt_mem|s_memory~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1062_combout\ = (\instmem|Mux7~1_combout\ & (((\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~325_q\)) # (!\instmem|Mux4~1_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~69_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~325_q\,
	datac => \banco_reg|rt_mem|s_memory~69_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1062_combout\);

-- Location: LCCOMB_X98_Y16_N20
\banco_reg|rt_mem|s_memory~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1063_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1062_combout\ & ((\banco_reg|rt_mem|s_memory~357_q\))) # (!\banco_reg|rt_mem|s_memory~1062_combout\ & (\banco_reg|rt_mem|s_memory~101_q\)))) # 
-- (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~101_q\,
	datab => \instmem|Mux7~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~357_q\,
	datad => \banco_reg|rt_mem|s_memory~1062_combout\,
	combout => \banco_reg|rt_mem|s_memory~1063_combout\);

-- Location: LCCOMB_X99_Y16_N14
\ALU|Add0|auto_generated|_~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~91_combout\ = (\MUX2|y[0]~80_combout\ & (\banco_reg|rt_mem|s_memory~1063_combout\ $ (((\SW[3]~input_o\ & !\SW[4]~input_o\))))) # (!\MUX2|y[0]~80_combout\ & (\SW[3]~input_o\ & (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[0]~80_combout\,
	datab => \SW[3]~input_o\,
	datac => \SW[4]~input_o\,
	datad => \banco_reg|rt_mem|s_memory~1063_combout\,
	combout => \ALU|Add0|auto_generated|_~91_combout\);

-- Location: LCCOMB_X94_Y15_N6
\banco_reg|rs_mem|s_memory~324feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~324feeder_combout\ = \ALU|Mux1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux1~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~324feeder_combout\);

-- Location: FF_X94_Y15_N7
\banco_reg|rs_mem|s_memory~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~324feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~324_q\);

-- Location: FF_X95_Y15_N29
\banco_reg|rs_mem|s_memory~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux1~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~68_q\);

-- Location: LCCOMB_X95_Y15_N28
\banco_reg|rs_mem|readData[30]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[30]~5_combout\ = (\instmem|Mux4~2_combout\ & (!\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~324_q\))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~68_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \banco_reg|rs_mem|s_memory~324_q\,
	datac => \banco_reg|rs_mem|s_memory~68_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[30]~5_combout\);

-- Location: FF_X95_Y15_N11
\banco_reg|rs_mem|s_memory~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux1~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~100_q\);

-- Location: FF_X96_Y15_N29
\banco_reg|rs_mem|s_memory~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux1~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~356_q\);

-- Location: LCCOMB_X96_Y15_N28
\banco_reg|rs_mem|readData[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[30]~3_combout\ = (\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~100_q\))) # (!\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~356_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(3),
	datac => \banco_reg|rs_mem|s_memory~356_q\,
	datad => \banco_reg|rs_mem|s_memory~100_q\,
	combout => \banco_reg|rs_mem|readData[30]~3_combout\);

-- Location: LCCOMB_X95_Y15_N10
\banco_reg|rs_mem|readData[30]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[30]~4_combout\ = (\pcupdt|s_pc\(2) & (((\banco_reg|rs_mem|s_memory~100_q\)))) # (!\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[30]~3_combout\))) # (!\instmem|Mux4~0_combout\ & 
-- (\banco_reg|rs_mem|s_memory~100_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~100_q\,
	datad => \banco_reg|rs_mem|readData[30]~3_combout\,
	combout => \banco_reg|rs_mem|readData[30]~4_combout\);

-- Location: LCCOMB_X95_Y15_N6
\banco_reg|rs_mem|readData[30]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[30]~6_combout\ = (\banco_reg|rs_mem|readData[30]~5_combout\ & (\instmem|Mux4~1_combout\ & (!\instmem|Mux5~0_combout\))) # (!\banco_reg|rs_mem|readData[30]~5_combout\ & (((\instmem|Mux5~0_combout\ & 
-- \banco_reg|rs_mem|readData[30]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \banco_reg|rs_mem|readData[30]~5_combout\,
	datac => \instmem|Mux5~0_combout\,
	datad => \banco_reg|rs_mem|readData[30]~4_combout\,
	combout => \banco_reg|rs_mem|readData[30]~6_combout\);

-- Location: FF_X99_Y16_N1
\banco_reg|rt_mem|s_memory~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux2~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~67_q\);

-- Location: FF_X99_Y16_N23
\banco_reg|rt_mem|s_memory~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux2~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~99_q\);

-- Location: LCCOMB_X98_Y15_N12
\banco_reg|rt_mem|s_memory~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1069_combout\ = (\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~99_q\) # (\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~67_q\ & ((!\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~67_q\,
	datac => \banco_reg|rt_mem|s_memory~99_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1069_combout\);

-- Location: LCCOMB_X98_Y16_N4
\banco_reg|rt_mem|s_memory~323feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~323feeder_combout\ = \ALU|Mux2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux2~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~323feeder_combout\);

-- Location: FF_X98_Y16_N5
\banco_reg|rt_mem|s_memory~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~323feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~323_q\);

-- Location: LCCOMB_X98_Y15_N8
\banco_reg|rt_mem|s_memory~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1068_combout\ = (\banco_reg|rt_mem|s_memory~323_q\ & ((\pcupdt|s_pc\(7)) # ((\pcupdt|s_pc\(6)) # (!\instmem|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(7),
	datab => \instmem|Mux7~0_combout\,
	datac => \pcupdt|s_pc\(6),
	datad => \banco_reg|rt_mem|s_memory~323_q\,
	combout => \banco_reg|rt_mem|s_memory~1068_combout\);

-- Location: FF_X98_Y15_N15
\banco_reg|rt_mem|s_memory~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux2~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~355_q\);

-- Location: LCCOMB_X98_Y15_N14
\banco_reg|rt_mem|s_memory~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1070_combout\ = (\banco_reg|rt_mem|s_memory~1069_combout\ & (((!\banco_reg|rt_mem|s_memory~1068_combout\ & \banco_reg|rt_mem|s_memory~355_q\)) # (!\instmem|Mux4~1_combout\))) # (!\banco_reg|rt_mem|s_memory~1069_combout\ & 
-- (\banco_reg|rt_mem|s_memory~1068_combout\ & ((\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1069_combout\,
	datab => \banco_reg|rt_mem|s_memory~1068_combout\,
	datac => \banco_reg|rt_mem|s_memory~355_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1070_combout\);

-- Location: LCCOMB_X98_Y15_N10
\ALU|Add0|auto_generated|_~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~89_combout\ = (\MUX2|y[0]~80_combout\ & (\banco_reg|rt_mem|s_memory~1070_combout\ $ (((\SW[3]~input_o\ & !\SW[4]~input_o\))))) # (!\MUX2|y[0]~80_combout\ & (\SW[3]~input_o\ & ((!\SW[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[0]~80_combout\,
	datab => \SW[3]~input_o\,
	datac => \banco_reg|rt_mem|s_memory~1070_combout\,
	datad => \SW[4]~input_o\,
	combout => \ALU|Add0|auto_generated|_~89_combout\);

-- Location: FF_X95_Y15_N15
\banco_reg|rs_mem|s_memory~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux3~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~98_q\);

-- Location: FF_X96_Y15_N9
\banco_reg|rs_mem|s_memory~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux3~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~354_q\);

-- Location: LCCOMB_X96_Y15_N8
\banco_reg|rs_mem|readData[28]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[28]~11_combout\ = (\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~98_q\))) # (!\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~354_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(3),
	datac => \banco_reg|rs_mem|s_memory~354_q\,
	datad => \banco_reg|rs_mem|s_memory~98_q\,
	combout => \banco_reg|rs_mem|readData[28]~11_combout\);

-- Location: LCCOMB_X95_Y15_N14
\banco_reg|rs_mem|readData[28]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[28]~12_combout\ = (\pcupdt|s_pc\(2) & (((\banco_reg|rs_mem|s_memory~98_q\)))) # (!\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[28]~11_combout\))) # (!\instmem|Mux4~0_combout\ & 
-- (\banco_reg|rs_mem|s_memory~98_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~98_q\,
	datad => \banco_reg|rs_mem|readData[28]~11_combout\,
	combout => \banco_reg|rs_mem|readData[28]~12_combout\);

-- Location: FF_X96_Y15_N15
\banco_reg|rs_mem|s_memory~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux3~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~322_q\);

-- Location: FF_X95_Y15_N1
\banco_reg|rs_mem|s_memory~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux3~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~66_q\);

-- Location: LCCOMB_X95_Y15_N0
\banco_reg|rs_mem|readData[28]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[28]~13_combout\ = (\instmem|Mux4~2_combout\ & (!\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~322_q\))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~66_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \banco_reg|rs_mem|s_memory~322_q\,
	datac => \banco_reg|rs_mem|s_memory~66_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[28]~13_combout\);

-- Location: LCCOMB_X95_Y15_N26
\banco_reg|rs_mem|readData[28]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[28]~14_combout\ = (\instmem|Mux5~0_combout\ & (((\banco_reg|rs_mem|readData[28]~12_combout\ & !\banco_reg|rs_mem|readData[28]~13_combout\)))) # (!\instmem|Mux5~0_combout\ & (\instmem|Mux4~1_combout\ & 
-- ((\banco_reg|rs_mem|readData[28]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux5~0_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rs_mem|readData[28]~12_combout\,
	datad => \banco_reg|rs_mem|readData[28]~13_combout\,
	combout => \banco_reg|rs_mem|readData[28]~14_combout\);

-- Location: LCCOMB_X98_Y16_N8
\banco_reg|rt_mem|s_memory~353feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~353feeder_combout\ = \ALU|Mux4~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux4~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~353feeder_combout\);

-- Location: FF_X98_Y16_N9
\banco_reg|rt_mem|s_memory~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~353feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~353_q\);

-- Location: FF_X99_Y16_N29
\banco_reg|rt_mem|s_memory~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux4~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~97_q\);

-- Location: LCCOMB_X99_Y16_N28
\banco_reg|rt_mem|s_memory~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1074_combout\ = (\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~353_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~97_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~353_q\,
	datac => \banco_reg|rt_mem|s_memory~97_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1074_combout\);

-- Location: LCCOMB_X98_Y16_N14
\banco_reg|rt_mem|s_memory~321feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~321feeder_combout\ = \ALU|Mux4~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux4~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~321feeder_combout\);

-- Location: FF_X98_Y16_N15
\banco_reg|rt_mem|s_memory~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~321feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~321_q\);

-- Location: FF_X99_Y16_N7
\banco_reg|rt_mem|s_memory~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux4~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~65_q\);

-- Location: LCCOMB_X99_Y16_N6
\banco_reg|rt_mem|s_memory~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1073_combout\ = (!\banco_reg|rt_mem|s_memory~1064_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~321_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~65_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1064_combout\,
	datab => \banco_reg|rt_mem|s_memory~321_q\,
	datac => \banco_reg|rt_mem|s_memory~65_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1073_combout\);

-- Location: LCCOMB_X99_Y16_N22
\banco_reg|rt_mem|s_memory~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1075_combout\ = (\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~1074_combout\ & !\banco_reg|rt_mem|s_memory~1073_combout\)) # (!\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1073_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~1074_combout\,
	datad => \banco_reg|rt_mem|s_memory~1073_combout\,
	combout => \banco_reg|rt_mem|s_memory~1075_combout\);

-- Location: LCCOMB_X99_Y16_N24
\ALU|Add0|auto_generated|_~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~87_combout\ = (\banco_reg|rt_mem|s_memory~1075_combout\ & (\MUX2|y[0]~80_combout\ $ (((\SW[3]~input_o\ & !\SW[4]~input_o\))))) # (!\banco_reg|rt_mem|s_memory~1075_combout\ & (\SW[3]~input_o\ & ((!\SW[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1075_combout\,
	datab => \SW[3]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \SW[4]~input_o\,
	combout => \ALU|Add0|auto_generated|_~87_combout\);

-- Location: FF_X97_Y16_N31
\banco_reg|rt_mem|s_memory~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux5~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~320_q\);

-- Location: LCCOMB_X97_Y16_N30
\banco_reg|rt_mem|s_memory~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1076_combout\ = (\banco_reg|rt_mem|s_memory~320_q\ & ((\pcupdt|s_pc\(7)) # ((\pcupdt|s_pc\(6)) # (!\instmem|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(7),
	datab => \pcupdt|s_pc\(6),
	datac => \banco_reg|rt_mem|s_memory~320_q\,
	datad => \instmem|Mux7~0_combout\,
	combout => \banco_reg|rt_mem|s_memory~1076_combout\);

-- Location: FF_X97_Y16_N29
\banco_reg|rt_mem|s_memory~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux5~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~352_q\);

-- Location: FF_X95_Y16_N19
\banco_reg|rt_mem|s_memory~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux5~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~96_q\);

-- Location: FF_X96_Y19_N15
\banco_reg|rt_mem|s_memory~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux5~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~64_q\);

-- Location: LCCOMB_X96_Y19_N14
\banco_reg|rt_mem|s_memory~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1077_combout\ = (\instmem|Mux4~1_combout\ & (((\instmem|Mux7~1_combout\)))) # (!\instmem|Mux4~1_combout\ & ((\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~96_q\)) # (!\instmem|Mux7~1_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~64_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~96_q\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~64_q\,
	datad => \instmem|Mux7~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1077_combout\);

-- Location: LCCOMB_X97_Y16_N28
\banco_reg|rt_mem|s_memory~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1078_combout\ = (\banco_reg|rt_mem|s_memory~1076_combout\ & (\instmem|Mux4~1_combout\ $ (((\banco_reg|rt_mem|s_memory~1077_combout\))))) # (!\banco_reg|rt_mem|s_memory~1076_combout\ & (\banco_reg|rt_mem|s_memory~1077_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~352_q\) # (!\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1076_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~352_q\,
	datad => \banco_reg|rt_mem|s_memory~1077_combout\,
	combout => \banco_reg|rt_mem|s_memory~1078_combout\);

-- Location: LCCOMB_X97_Y16_N14
\ALU|Add0|auto_generated|_~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~86_combout\ = (\SW[3]~input_o\ & (\SW[4]~input_o\ $ (((!\banco_reg|rt_mem|s_memory~1078_combout\) # (!\MUX2|y[0]~80_combout\))))) # (!\SW[3]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1078_combout\,
	combout => \ALU|Add0|auto_generated|_~86_combout\);

-- Location: LCCOMB_X92_Y16_N6
\banco_reg|rs_mem|s_memory~63feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~63feeder_combout\ = \ALU|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux6~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~63feeder_combout\);

-- Location: FF_X92_Y16_N7
\banco_reg|rs_mem|s_memory~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~63feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~63_q\);

-- Location: FF_X96_Y16_N15
\banco_reg|rs_mem|s_memory~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux6~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~319_q\);

-- Location: LCCOMB_X96_Y16_N14
\banco_reg|rs_mem|readData[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[25]~25_combout\ = (\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~319_q\ & !\pcupdt|s_pc\(2))))) # (!\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~63_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~2_combout\,
	datab => \banco_reg|rs_mem|s_memory~63_q\,
	datac => \banco_reg|rs_mem|s_memory~319_q\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|readData[25]~25_combout\);

-- Location: FF_X94_Y16_N29
\banco_reg|rs_mem|s_memory~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux6~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~95_q\);

-- Location: FF_X94_Y16_N7
\banco_reg|rs_mem|s_memory~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux6~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~351_q\);

-- Location: LCCOMB_X94_Y16_N6
\banco_reg|rs_mem|readData[25]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[25]~23_combout\ = (\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~95_q\))) # (!\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~351_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(3),
	datac => \banco_reg|rs_mem|s_memory~351_q\,
	datad => \banco_reg|rs_mem|s_memory~95_q\,
	combout => \banco_reg|rs_mem|readData[25]~23_combout\);

-- Location: LCCOMB_X94_Y16_N28
\banco_reg|rs_mem|readData[25]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[25]~24_combout\ = (\pcupdt|s_pc\(2) & (((\banco_reg|rs_mem|s_memory~95_q\)))) # (!\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[25]~23_combout\))) # (!\instmem|Mux4~0_combout\ & 
-- (\banco_reg|rs_mem|s_memory~95_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~95_q\,
	datad => \banco_reg|rs_mem|readData[25]~23_combout\,
	combout => \banco_reg|rs_mem|readData[25]~24_combout\);

-- Location: LCCOMB_X97_Y16_N22
\banco_reg|rs_mem|readData[25]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[25]~26_combout\ = (\banco_reg|rs_mem|readData[25]~25_combout\ & (((!\instmem|Mux5~0_combout\ & \instmem|Mux4~1_combout\)))) # (!\banco_reg|rs_mem|readData[25]~25_combout\ & (\banco_reg|rs_mem|readData[25]~24_combout\ & 
-- (\instmem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[25]~25_combout\,
	datab => \banco_reg|rs_mem|readData[25]~24_combout\,
	datac => \instmem|Mux5~0_combout\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rs_mem|readData[25]~26_combout\);

-- Location: LCCOMB_X92_Y16_N20
\banco_reg|rs_mem|s_memory~62feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~62feeder_combout\ = \ALU|Mux7~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux7~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~62feeder_combout\);

-- Location: FF_X92_Y16_N21
\banco_reg|rs_mem|s_memory~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~62feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~62_q\);

-- Location: FF_X96_Y16_N23
\banco_reg|rs_mem|s_memory~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux7~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~318_q\);

-- Location: LCCOMB_X96_Y16_N22
\banco_reg|rs_mem|readData[24]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[24]~29_combout\ = (\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~318_q\ & !\pcupdt|s_pc\(2))))) # (!\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~62_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~2_combout\,
	datab => \banco_reg|rs_mem|s_memory~62_q\,
	datac => \banco_reg|rs_mem|s_memory~318_q\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|readData[24]~29_combout\);

-- Location: FF_X96_Y16_N29
\banco_reg|rs_mem|s_memory~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux7~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~350_q\);

-- Location: FF_X94_Y16_N9
\banco_reg|rs_mem|s_memory~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux7~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~94_q\);

-- Location: LCCOMB_X96_Y16_N28
\banco_reg|rs_mem|readData[24]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[24]~27_combout\ = (\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~94_q\))) # (!\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~350_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(3),
	datac => \banco_reg|rs_mem|s_memory~350_q\,
	datad => \banco_reg|rs_mem|s_memory~94_q\,
	combout => \banco_reg|rs_mem|readData[24]~27_combout\);

-- Location: LCCOMB_X94_Y16_N8
\banco_reg|rs_mem|readData[24]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[24]~28_combout\ = (\instmem|Mux4~0_combout\ & ((\pcupdt|s_pc\(2) & ((\banco_reg|rs_mem|s_memory~94_q\))) # (!\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|readData[24]~27_combout\)))) # (!\instmem|Mux4~0_combout\ & 
-- (((\banco_reg|rs_mem|s_memory~94_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[24]~27_combout\,
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~94_q\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|readData[24]~28_combout\);

-- Location: LCCOMB_X94_Y16_N18
\banco_reg|rs_mem|readData[24]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[24]~30_combout\ = (\banco_reg|rs_mem|readData[24]~29_combout\ & (\instmem|Mux4~1_combout\ & ((!\instmem|Mux5~0_combout\)))) # (!\banco_reg|rs_mem|readData[24]~29_combout\ & (((\banco_reg|rs_mem|readData[24]~28_combout\ & 
-- \instmem|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[24]~29_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rs_mem|readData[24]~28_combout\,
	datad => \instmem|Mux5~0_combout\,
	combout => \banco_reg|rs_mem|readData[24]~30_combout\);

-- Location: LCCOMB_X92_Y16_N14
\banco_reg|rs_mem|s_memory~61feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~61feeder_combout\ = \ALU|Mux8~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux8~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~61feeder_combout\);

-- Location: FF_X92_Y16_N15
\banco_reg|rs_mem|s_memory~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~61feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~61_q\);

-- Location: FF_X97_Y16_N11
\banco_reg|rs_mem|s_memory~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux8~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~317_q\);

-- Location: LCCOMB_X97_Y16_N10
\banco_reg|rs_mem|readData[23]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[23]~33_combout\ = (\instmem|Mux4~2_combout\ & (((!\pcupdt|s_pc\(2) & \banco_reg|rs_mem|s_memory~317_q\)))) # (!\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~61_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~61_q\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~317_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[23]~33_combout\);

-- Location: FF_X94_Y16_N17
\banco_reg|rs_mem|s_memory~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux8~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~93_q\);

-- Location: FF_X97_Y16_N5
\banco_reg|rs_mem|s_memory~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux8~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~349_q\);

-- Location: LCCOMB_X97_Y16_N4
\banco_reg|rs_mem|readData[23]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[23]~31_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~93_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~349_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~93_q\,
	datac => \banco_reg|rs_mem|s_memory~349_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[23]~31_combout\);

-- Location: LCCOMB_X94_Y16_N16
\banco_reg|rs_mem|readData[23]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[23]~32_combout\ = (\pcupdt|s_pc\(2) & (((\banco_reg|rs_mem|s_memory~93_q\)))) # (!\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & (\banco_reg|rs_mem|readData[23]~31_combout\)) # (!\instmem|Mux4~0_combout\ & 
-- ((\banco_reg|rs_mem|s_memory~93_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \banco_reg|rs_mem|readData[23]~31_combout\,
	datac => \banco_reg|rs_mem|s_memory~93_q\,
	datad => \instmem|Mux4~0_combout\,
	combout => \banco_reg|rs_mem|readData[23]~32_combout\);

-- Location: LCCOMB_X97_Y16_N0
\banco_reg|rs_mem|readData[23]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[23]~34_combout\ = (\banco_reg|rs_mem|readData[23]~33_combout\ & (((!\instmem|Mux5~0_combout\ & \instmem|Mux4~1_combout\)))) # (!\banco_reg|rs_mem|readData[23]~33_combout\ & (\banco_reg|rs_mem|readData[23]~32_combout\ & 
-- (\instmem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[23]~33_combout\,
	datab => \banco_reg|rs_mem|readData[23]~32_combout\,
	datac => \instmem|Mux5~0_combout\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rs_mem|readData[23]~34_combout\);

-- Location: FF_X94_Y16_N27
\banco_reg|rs_mem|s_memory~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux9~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~92_q\);

-- Location: FF_X94_Y16_N25
\banco_reg|rs_mem|s_memory~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux9~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~348_q\);

-- Location: LCCOMB_X94_Y16_N24
\banco_reg|rs_mem|readData[22]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[22]~35_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~92_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~348_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~92_q\,
	datac => \banco_reg|rs_mem|s_memory~348_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[22]~35_combout\);

-- Location: LCCOMB_X94_Y16_N26
\banco_reg|rs_mem|readData[22]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[22]~36_combout\ = (\pcupdt|s_pc\(2) & (((\banco_reg|rs_mem|s_memory~92_q\)))) # (!\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[22]~35_combout\))) # (!\instmem|Mux4~0_combout\ & 
-- (\banco_reg|rs_mem|s_memory~92_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~92_q\,
	datad => \banco_reg|rs_mem|readData[22]~35_combout\,
	combout => \banco_reg|rs_mem|readData[22]~36_combout\);

-- Location: LCCOMB_X99_Y16_N26
\banco_reg|rs_mem|s_memory~60feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~60feeder_combout\ = \ALU|Mux9~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux9~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~60feeder_combout\);

-- Location: FF_X99_Y16_N27
\banco_reg|rs_mem|s_memory~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~60feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~60_q\);

-- Location: FF_X96_Y16_N1
\banco_reg|rs_mem|s_memory~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux9~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~316_q\);

-- Location: LCCOMB_X96_Y16_N0
\banco_reg|rs_mem|readData[22]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[22]~37_combout\ = (\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~316_q\ & !\pcupdt|s_pc\(2))))) # (!\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~60_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~2_combout\,
	datab => \banco_reg|rs_mem|s_memory~60_q\,
	datac => \banco_reg|rs_mem|s_memory~316_q\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|readData[22]~37_combout\);

-- Location: LCCOMB_X96_Y17_N0
\banco_reg|rs_mem|readData[22]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[22]~38_combout\ = (\instmem|Mux5~0_combout\ & (((\banco_reg|rs_mem|readData[22]~36_combout\ & !\banco_reg|rs_mem|readData[22]~37_combout\)))) # (!\instmem|Mux5~0_combout\ & (\instmem|Mux4~1_combout\ & 
-- ((\banco_reg|rs_mem|readData[22]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \instmem|Mux5~0_combout\,
	datac => \banco_reg|rs_mem|readData[22]~36_combout\,
	datad => \banco_reg|rs_mem|readData[22]~37_combout\,
	combout => \banco_reg|rs_mem|readData[22]~38_combout\);

-- Location: FF_X94_Y17_N25
\banco_reg|rs_mem|s_memory~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux10~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~59_q\);

-- Location: FF_X94_Y17_N31
\banco_reg|rs_mem|s_memory~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux10~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~315_q\);

-- Location: LCCOMB_X94_Y17_N30
\banco_reg|rs_mem|readData[21]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[21]~41_combout\ = (\instmem|Mux4~2_combout\ & (!\pcupdt|s_pc\(2) & ((\banco_reg|rs_mem|s_memory~315_q\)))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~59_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \banco_reg|rs_mem|s_memory~59_q\,
	datac => \banco_reg|rs_mem|s_memory~315_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[21]~41_combout\);

-- Location: FF_X94_Y16_N23
\banco_reg|rs_mem|s_memory~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux10~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~91_q\);

-- Location: FF_X94_Y16_N21
\banco_reg|rs_mem|s_memory~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux10~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~347_q\);

-- Location: LCCOMB_X94_Y16_N20
\banco_reg|rs_mem|readData[21]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[21]~39_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~91_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~347_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~91_q\,
	datac => \banco_reg|rs_mem|s_memory~347_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[21]~39_combout\);

-- Location: LCCOMB_X94_Y16_N22
\banco_reg|rs_mem|readData[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[21]~40_combout\ = (\pcupdt|s_pc\(2) & (((\banco_reg|rs_mem|s_memory~91_q\)))) # (!\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[21]~39_combout\))) # (!\instmem|Mux4~0_combout\ & 
-- (\banco_reg|rs_mem|s_memory~91_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~91_q\,
	datad => \banco_reg|rs_mem|readData[21]~39_combout\,
	combout => \banco_reg|rs_mem|readData[21]~40_combout\);

-- Location: LCCOMB_X94_Y17_N20
\banco_reg|rs_mem|readData[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[21]~42_combout\ = (\instmem|Mux5~0_combout\ & (((!\banco_reg|rs_mem|readData[21]~41_combout\ & \banco_reg|rs_mem|readData[21]~40_combout\)))) # (!\instmem|Mux5~0_combout\ & (\instmem|Mux4~1_combout\ & 
-- (\banco_reg|rs_mem|readData[21]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \instmem|Mux5~0_combout\,
	datac => \banco_reg|rs_mem|readData[21]~41_combout\,
	datad => \banco_reg|rs_mem|readData[21]~40_combout\,
	combout => \banco_reg|rs_mem|readData[21]~42_combout\);

-- Location: FF_X96_Y20_N9
\banco_reg|rs_mem|s_memory~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux11~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~314_q\);

-- Location: LCCOMB_X96_Y20_N2
\banco_reg|rs_mem|s_memory~58feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~58feeder_combout\ = \ALU|Mux11~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux11~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~58feeder_combout\);

-- Location: FF_X96_Y20_N3
\banco_reg|rs_mem|s_memory~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~58feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~58_q\);

-- Location: LCCOMB_X96_Y20_N8
\banco_reg|rs_mem|readData[20]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[20]~45_combout\ = (\instmem|Mux4~2_combout\ & (!\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~314_q\))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~58_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~2_combout\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~314_q\,
	datad => \banco_reg|rs_mem|s_memory~58_q\,
	combout => \banco_reg|rs_mem|readData[20]~45_combout\);

-- Location: FF_X96_Y17_N19
\banco_reg|rs_mem|s_memory~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux11~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~90_q\);

-- Location: FF_X96_Y17_N17
\banco_reg|rs_mem|s_memory~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux11~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~346_q\);

-- Location: LCCOMB_X96_Y17_N16
\banco_reg|rs_mem|readData[20]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[20]~43_combout\ = (\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~90_q\))) # (!\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~346_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(3),
	datac => \banco_reg|rs_mem|s_memory~346_q\,
	datad => \banco_reg|rs_mem|s_memory~90_q\,
	combout => \banco_reg|rs_mem|readData[20]~43_combout\);

-- Location: LCCOMB_X96_Y17_N18
\banco_reg|rs_mem|readData[20]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[20]~44_combout\ = (\instmem|Mux4~0_combout\ & ((\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~90_q\)) # (!\pcupdt|s_pc\(2) & ((\banco_reg|rs_mem|readData[20]~43_combout\))))) # (!\instmem|Mux4~0_combout\ & 
-- (((\banco_reg|rs_mem|s_memory~90_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~90_q\,
	datad => \banco_reg|rs_mem|readData[20]~43_combout\,
	combout => \banco_reg|rs_mem|readData[20]~44_combout\);

-- Location: LCCOMB_X97_Y17_N24
\banco_reg|rs_mem|readData[20]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[20]~46_combout\ = (\instmem|Mux5~0_combout\ & (((!\banco_reg|rs_mem|readData[20]~45_combout\ & \banco_reg|rs_mem|readData[20]~44_combout\)))) # (!\instmem|Mux5~0_combout\ & (\instmem|Mux4~1_combout\ & 
-- (\banco_reg|rs_mem|readData[20]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux5~0_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rs_mem|readData[20]~45_combout\,
	datad => \banco_reg|rs_mem|readData[20]~44_combout\,
	combout => \banco_reg|rs_mem|readData[20]~46_combout\);

-- Location: FF_X96_Y20_N5
\banco_reg|rs_mem|s_memory~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux12~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~313_q\);

-- Location: LCCOMB_X96_Y20_N18
\banco_reg|rs_mem|s_memory~57feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~57feeder_combout\ = \ALU|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux12~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~57feeder_combout\);

-- Location: FF_X96_Y20_N19
\banco_reg|rs_mem|s_memory~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~57feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~57_q\);

-- Location: LCCOMB_X96_Y20_N4
\banco_reg|rs_mem|readData[19]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[19]~49_combout\ = (\instmem|Mux4~2_combout\ & (!\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~313_q\))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~57_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~2_combout\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~313_q\,
	datad => \banco_reg|rs_mem|s_memory~57_q\,
	combout => \banco_reg|rs_mem|readData[19]~49_combout\);

-- Location: LCCOMB_X94_Y20_N24
\banco_reg|rs_mem|s_memory~89feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~89feeder_combout\ = \ALU|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux12~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~89feeder_combout\);

-- Location: FF_X94_Y20_N25
\banco_reg|rs_mem|s_memory~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~89feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~89_q\);

-- Location: FF_X95_Y20_N29
\banco_reg|rs_mem|s_memory~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux12~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~345_q\);

-- Location: LCCOMB_X96_Y20_N26
\banco_reg|rs_mem|readData[19]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[19]~47_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~89_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~345_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(3),
	datac => \banco_reg|rs_mem|s_memory~89_q\,
	datad => \banco_reg|rs_mem|s_memory~345_q\,
	combout => \banco_reg|rs_mem|readData[19]~47_combout\);

-- Location: LCCOMB_X96_Y20_N0
\banco_reg|rs_mem|readData[19]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[19]~48_combout\ = (\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~89_q\)) # (!\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[19]~47_combout\))) # (!\instmem|Mux4~0_combout\ & 
-- (\banco_reg|rs_mem|s_memory~89_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~89_q\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|readData[19]~47_combout\,
	datad => \instmem|Mux4~0_combout\,
	combout => \banco_reg|rs_mem|readData[19]~48_combout\);

-- Location: LCCOMB_X96_Y20_N14
\banco_reg|rs_mem|readData[19]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[19]~50_combout\ = (\instmem|Mux5~0_combout\ & (((!\banco_reg|rs_mem|readData[19]~49_combout\ & \banco_reg|rs_mem|readData[19]~48_combout\)))) # (!\instmem|Mux5~0_combout\ & (\instmem|Mux4~1_combout\ & 
-- (\banco_reg|rs_mem|readData[19]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \instmem|Mux5~0_combout\,
	datac => \banco_reg|rs_mem|readData[19]~49_combout\,
	datad => \banco_reg|rs_mem|readData[19]~48_combout\,
	combout => \banco_reg|rs_mem|readData[19]~50_combout\);

-- Location: FF_X96_Y20_N11
\banco_reg|rs_mem|s_memory~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux13~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~312_q\);

-- Location: LCCOMB_X96_Y20_N12
\banco_reg|rs_mem|s_memory~56feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~56feeder_combout\ = \ALU|Mux13~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux13~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~56feeder_combout\);

-- Location: FF_X96_Y20_N13
\banco_reg|rs_mem|s_memory~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~56feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~56_q\);

-- Location: LCCOMB_X96_Y20_N10
\banco_reg|rs_mem|readData[18]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[18]~53_combout\ = (\instmem|Mux4~2_combout\ & (!\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~312_q\))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~56_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~2_combout\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~312_q\,
	datad => \banco_reg|rs_mem|s_memory~56_q\,
	combout => \banco_reg|rs_mem|readData[18]~53_combout\);

-- Location: FF_X97_Y17_N15
\banco_reg|rs_mem|s_memory~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux13~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~88_q\);

-- Location: FF_X99_Y17_N13
\banco_reg|rs_mem|s_memory~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux13~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~344_q\);

-- Location: LCCOMB_X99_Y17_N12
\banco_reg|rs_mem|readData[18]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[18]~51_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~88_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~344_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|rs_mem|s_memory~88_q\,
	datac => \banco_reg|rs_mem|s_memory~344_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[18]~51_combout\);

-- Location: LCCOMB_X97_Y17_N14
\banco_reg|rs_mem|readData[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[18]~52_combout\ = (\instmem|Mux4~0_combout\ & ((\pcupdt|s_pc\(2) & ((\banco_reg|rs_mem|s_memory~88_q\))) # (!\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|readData[18]~51_combout\)))) # (!\instmem|Mux4~0_combout\ & 
-- (((\banco_reg|rs_mem|s_memory~88_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[18]~51_combout\,
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~88_q\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|readData[18]~52_combout\);

-- Location: LCCOMB_X96_Y17_N28
\banco_reg|rs_mem|readData[18]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[18]~54_combout\ = (\banco_reg|rs_mem|readData[18]~53_combout\ & (!\instmem|Mux5~0_combout\ & ((\instmem|Mux4~1_combout\)))) # (!\banco_reg|rs_mem|readData[18]~53_combout\ & (\instmem|Mux5~0_combout\ & 
-- (\banco_reg|rs_mem|readData[18]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[18]~53_combout\,
	datab => \instmem|Mux5~0_combout\,
	datac => \banco_reg|rs_mem|readData[18]~52_combout\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rs_mem|readData[18]~54_combout\);

-- Location: FF_X96_Y17_N27
\banco_reg|rs_mem|s_memory~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux14~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~87_q\);

-- Location: FF_X96_Y17_N25
\banco_reg|rs_mem|s_memory~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux14~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~343_q\);

-- Location: LCCOMB_X96_Y17_N24
\banco_reg|rs_mem|readData[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[17]~55_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~87_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~343_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~87_q\,
	datac => \banco_reg|rs_mem|s_memory~343_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[17]~55_combout\);

-- Location: LCCOMB_X96_Y17_N26
\banco_reg|rs_mem|readData[17]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[17]~56_combout\ = (\instmem|Mux4~0_combout\ & ((\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~87_q\)) # (!\pcupdt|s_pc\(2) & ((\banco_reg|rs_mem|readData[17]~55_combout\))))) # (!\instmem|Mux4~0_combout\ & 
-- (((\banco_reg|rs_mem|s_memory~87_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~87_q\,
	datad => \banco_reg|rs_mem|readData[17]~55_combout\,
	combout => \banco_reg|rs_mem|readData[17]~56_combout\);

-- Location: FF_X95_Y18_N13
\banco_reg|rs_mem|s_memory~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux14~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~55_q\);

-- Location: FF_X96_Y18_N5
\banco_reg|rs_mem|s_memory~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux14~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~311_q\);

-- Location: LCCOMB_X96_Y18_N4
\banco_reg|rs_mem|readData[17]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[17]~57_combout\ = (\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~311_q\ & !\pcupdt|s_pc\(2))))) # (!\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~55_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~55_q\,
	datab => \instmem|Mux4~2_combout\,
	datac => \banco_reg|rs_mem|s_memory~311_q\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|readData[17]~57_combout\);

-- Location: LCCOMB_X96_Y17_N14
\banco_reg|rs_mem|readData[17]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[17]~58_combout\ = (\instmem|Mux5~0_combout\ & (\banco_reg|rs_mem|readData[17]~56_combout\ & (!\banco_reg|rs_mem|readData[17]~57_combout\))) # (!\instmem|Mux5~0_combout\ & (((\banco_reg|rs_mem|readData[17]~57_combout\ & 
-- \instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[17]~56_combout\,
	datab => \instmem|Mux5~0_combout\,
	datac => \banco_reg|rs_mem|readData[17]~57_combout\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rs_mem|readData[17]~58_combout\);

-- Location: FF_X98_Y17_N27
\banco_reg|rt_mem|s_memory~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux15~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~86_q\);

-- Location: FF_X99_Y17_N11
\banco_reg|rt_mem|s_memory~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux15~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~342_q\);

-- Location: LCCOMB_X99_Y18_N14
\banco_reg|rt_mem|s_memory~54feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~54feeder_combout\ = \ALU|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux15~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~54feeder_combout\);

-- Location: FF_X99_Y18_N15
\banco_reg|rt_mem|s_memory~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~54feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~54_q\);

-- Location: FF_X99_Y17_N29
\banco_reg|rt_mem|s_memory~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux15~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~310_q\);

-- Location: LCCOMB_X99_Y17_N28
\banco_reg|rt_mem|s_memory~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1103_combout\ = (\instmem|Mux7~1_combout\ & (((\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & ((\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~310_q\))) # (!\instmem|Mux4~1_combout\ & 
-- (\banco_reg|rt_mem|s_memory~54_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~54_q\,
	datac => \banco_reg|rt_mem|s_memory~310_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1103_combout\);

-- Location: LCCOMB_X99_Y17_N10
\banco_reg|rt_mem|s_memory~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1104_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1103_combout\ & ((\banco_reg|rt_mem|s_memory~342_q\))) # (!\banco_reg|rt_mem|s_memory~1103_combout\ & (\banco_reg|rt_mem|s_memory~86_q\)))) # 
-- (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~1103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~86_q\,
	datac => \banco_reg|rt_mem|s_memory~342_q\,
	datad => \banco_reg|rt_mem|s_memory~1103_combout\,
	combout => \banco_reg|rt_mem|s_memory~1104_combout\);

-- Location: LCCOMB_X99_Y17_N18
\ALU|Add0|auto_generated|_~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~76_combout\ = (\SW[3]~input_o\ & (\SW[4]~input_o\ $ (((!\banco_reg|rt_mem|s_memory~1104_combout\) # (!\MUX2|y[0]~80_combout\))))) # (!\SW[3]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1104_combout\,
	combout => \ALU|Add0|auto_generated|_~76_combout\);

-- Location: FF_X100_Y17_N13
\banco_reg|rs_mem|s_memory~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux16~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~309_q\);

-- Location: FF_X100_Y17_N19
\banco_reg|rs_mem|s_memory~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux16~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~341_q\);

-- Location: LCCOMB_X100_Y17_N18
\banco_reg|rs_mem|readData[15]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[15]~60_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~309_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~341_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|rs_mem|s_memory~309_q\,
	datac => \banco_reg|rs_mem|s_memory~341_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[15]~60_combout\);

-- Location: LCCOMB_X100_Y17_N12
\banco_reg|rs_mem|readData[15]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[15]~61_combout\ = (\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[15]~60_combout\))) # (!\instmem|Mux4~0_combout\ & (\banco_reg|rs_mem|s_memory~309_q\)))) # (!\pcupdt|s_pc\(2) & 
-- (((\banco_reg|rs_mem|s_memory~309_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~309_q\,
	datad => \banco_reg|rs_mem|readData[15]~60_combout\,
	combout => \banco_reg|rs_mem|readData[15]~61_combout\);

-- Location: LCCOMB_X101_Y17_N20
\banco_reg|rs_mem|s_memory~53feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~53feeder_combout\ = \ALU|Mux16~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux16~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~53feeder_combout\);

-- Location: FF_X101_Y17_N21
\banco_reg|rs_mem|s_memory~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~53feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~53_q\);

-- Location: FF_X101_Y17_N27
\banco_reg|rs_mem|s_memory~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux16~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~85_q\);

-- Location: LCCOMB_X101_Y17_N26
\banco_reg|rs_mem|readData[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[15]~62_combout\ = (\instmem|Mux4~2_combout\ & (\pcupdt|s_pc\(2) & ((\banco_reg|rs_mem|s_memory~85_q\)))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~53_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \banco_reg|rs_mem|s_memory~53_q\,
	datac => \banco_reg|rs_mem|s_memory~85_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[15]~62_combout\);

-- Location: LCCOMB_X100_Y17_N0
\banco_reg|rs_mem|readData[15]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[15]~63_combout\ = (\instmem|Mux4~1_combout\ & (\banco_reg|rs_mem|readData[15]~61_combout\ & ((!\banco_reg|rs_mem|readData[15]~62_combout\)))) # (!\instmem|Mux4~1_combout\ & (((\instmem|Mux5~0_combout\ & 
-- \banco_reg|rs_mem|readData[15]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[15]~61_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \instmem|Mux5~0_combout\,
	datad => \banco_reg|rs_mem|readData[15]~62_combout\,
	combout => \banco_reg|rs_mem|readData[15]~63_combout\);

-- Location: FF_X95_Y17_N25
\banco_reg|rs_mem|s_memory~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux17~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~84_q\);

-- Location: FF_X96_Y19_N27
\banco_reg|rs_mem|s_memory~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux17~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~52_q\);

-- Location: LCCOMB_X96_Y19_N26
\banco_reg|rs_mem|readData[14]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[14]~66_combout\ = (\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~84_q\ & ((\pcupdt|s_pc\(2))))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~52_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~2_combout\,
	datab => \banco_reg|rs_mem|s_memory~84_q\,
	datac => \banco_reg|rs_mem|s_memory~52_q\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|readData[14]~66_combout\);

-- Location: FF_X96_Y15_N13
\banco_reg|rs_mem|s_memory~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux17~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~308_q\);

-- Location: FF_X96_Y15_N19
\banco_reg|rs_mem|s_memory~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux17~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~340_q\);

-- Location: LCCOMB_X96_Y15_N18
\banco_reg|rs_mem|readData[14]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[14]~64_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~308_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~340_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~308_q\,
	datac => \banco_reg|rs_mem|s_memory~340_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[14]~64_combout\);

-- Location: LCCOMB_X96_Y15_N12
\banco_reg|rs_mem|readData[14]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[14]~65_combout\ = (\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[14]~64_combout\))) # (!\instmem|Mux4~0_combout\ & (\banco_reg|rs_mem|s_memory~308_q\)))) # (!\pcupdt|s_pc\(2) & 
-- (((\banco_reg|rs_mem|s_memory~308_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~308_q\,
	datad => \banco_reg|rs_mem|readData[14]~64_combout\,
	combout => \banco_reg|rs_mem|readData[14]~65_combout\);

-- Location: LCCOMB_X96_Y19_N12
\banco_reg|rs_mem|readData[14]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[14]~67_combout\ = (\instmem|Mux4~1_combout\ & (((!\banco_reg|rs_mem|readData[14]~66_combout\ & \banco_reg|rs_mem|readData[14]~65_combout\)))) # (!\instmem|Mux4~1_combout\ & (\instmem|Mux5~0_combout\ & 
-- (\banco_reg|rs_mem|readData[14]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux5~0_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rs_mem|readData[14]~66_combout\,
	datad => \banco_reg|rs_mem|readData[14]~65_combout\,
	combout => \banco_reg|rs_mem|readData[14]~67_combout\);

-- Location: LCCOMB_X101_Y17_N24
\banco_reg|rt_mem|s_memory~83feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~83feeder_combout\ = \ALU|Mux18~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux18~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~83feeder_combout\);

-- Location: FF_X101_Y17_N25
\banco_reg|rt_mem|s_memory~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~83feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~83_q\);

-- Location: FF_X97_Y17_N27
\banco_reg|rt_mem|s_memory~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux18~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~339_q\);

-- Location: LCCOMB_X96_Y18_N18
\banco_reg|rt_mem|s_memory~307feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~307feeder_combout\ = \ALU|Mux18~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux18~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~307feeder_combout\);

-- Location: FF_X96_Y18_N19
\banco_reg|rt_mem|s_memory~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~307feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~307_q\);

-- Location: FF_X96_Y19_N11
\banco_reg|rt_mem|s_memory~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux18~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~51_q\);

-- Location: LCCOMB_X96_Y19_N10
\banco_reg|rt_mem|s_memory~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1111_combout\ = (\instmem|Mux7~1_combout\ & (((\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~307_q\)) # (!\instmem|Mux4~1_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~51_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~307_q\,
	datab => \instmem|Mux7~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~51_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1111_combout\);

-- Location: LCCOMB_X97_Y17_N26
\banco_reg|rt_mem|s_memory~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1112_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1111_combout\ & ((\banco_reg|rt_mem|s_memory~339_q\))) # (!\banco_reg|rt_mem|s_memory~1111_combout\ & (\banco_reg|rt_mem|s_memory~83_q\)))) # 
-- (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~83_q\,
	datac => \banco_reg|rt_mem|s_memory~339_q\,
	datad => \banco_reg|rt_mem|s_memory~1111_combout\,
	combout => \banco_reg|rt_mem|s_memory~1112_combout\);

-- Location: LCCOMB_X96_Y17_N22
\ALU|Add0|auto_generated|_~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~73_combout\ = (\SW[4]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1112_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1112_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \SW[3]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1112_combout\,
	combout => \ALU|Add0|auto_generated|_~73_combout\);

-- Location: FF_X100_Y17_N23
\banco_reg|rs_mem|s_memory~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux19~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~306_q\);

-- Location: FF_X100_Y17_N25
\banco_reg|rs_mem|s_memory~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux19~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~338_q\);

-- Location: LCCOMB_X100_Y17_N24
\banco_reg|rs_mem|readData[12]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[12]~69_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~306_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~338_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~306_q\,
	datac => \banco_reg|rs_mem|s_memory~338_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[12]~69_combout\);

-- Location: LCCOMB_X100_Y17_N30
\banco_reg|rs_mem|readData[12]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[12]~70_combout\ = (\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[12]~69_combout\))) # (!\instmem|Mux4~0_combout\ & (\banco_reg|rs_mem|s_memory~306_q\)))) # (!\pcupdt|s_pc\(2) & 
-- (((\banco_reg|rs_mem|s_memory~306_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~306_q\,
	datad => \banco_reg|rs_mem|readData[12]~69_combout\,
	combout => \banco_reg|rs_mem|readData[12]~70_combout\);

-- Location: LCCOMB_X101_Y17_N2
\banco_reg|rs_mem|s_memory~50feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~50feeder_combout\ = \ALU|Mux19~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux19~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~50feeder_combout\);

-- Location: FF_X101_Y17_N3
\banco_reg|rs_mem|s_memory~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~50feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~50_q\);

-- Location: FF_X97_Y17_N21
\banco_reg|rs_mem|s_memory~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux19~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~82_q\);

-- Location: LCCOMB_X97_Y17_N20
\banco_reg|rs_mem|readData[12]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[12]~71_combout\ = (\instmem|Mux4~2_combout\ & (\pcupdt|s_pc\(2) & ((\banco_reg|rs_mem|s_memory~82_q\)))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~50_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \banco_reg|rs_mem|s_memory~50_q\,
	datac => \banco_reg|rs_mem|s_memory~82_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[12]~71_combout\);

-- Location: LCCOMB_X97_Y17_N10
\banco_reg|rs_mem|readData[12]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[12]~72_combout\ = (\instmem|Mux4~1_combout\ & (((\banco_reg|rs_mem|readData[12]~70_combout\ & !\banco_reg|rs_mem|readData[12]~71_combout\)))) # (!\instmem|Mux4~1_combout\ & (\instmem|Mux5~0_combout\ & 
-- ((\banco_reg|rs_mem|readData[12]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux5~0_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rs_mem|readData[12]~70_combout\,
	datad => \banco_reg|rs_mem|readData[12]~71_combout\,
	combout => \banco_reg|rs_mem|readData[12]~72_combout\);

-- Location: LCCOMB_X94_Y18_N12
\banco_reg|rs_mem|s_memory~81feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~81feeder_combout\ = \ALU|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux20~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~81feeder_combout\);

-- Location: FF_X94_Y18_N13
\banco_reg|rs_mem|s_memory~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~81feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~81_q\);

-- Location: FF_X94_Y18_N31
\banco_reg|rs_mem|s_memory~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux20~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~49_q\);

-- Location: LCCOMB_X94_Y18_N30
\banco_reg|rs_mem|readData[11]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[11]~75_combout\ = (\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~81_q\ & (\pcupdt|s_pc\(2)))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~49_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~81_q\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~49_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[11]~75_combout\);

-- Location: FF_X96_Y15_N21
\banco_reg|rs_mem|s_memory~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux20~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~305_q\);

-- Location: FF_X96_Y15_N3
\banco_reg|rs_mem|s_memory~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux20~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~337_q\);

-- Location: LCCOMB_X96_Y15_N2
\banco_reg|rs_mem|readData[11]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[11]~73_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~305_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~337_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|rs_mem|s_memory~305_q\,
	datac => \banco_reg|rs_mem|s_memory~337_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[11]~73_combout\);

-- Location: LCCOMB_X96_Y15_N20
\banco_reg|rs_mem|readData[11]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[11]~74_combout\ = (\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[11]~73_combout\))) # (!\instmem|Mux4~0_combout\ & (\banco_reg|rs_mem|s_memory~305_q\)))) # (!\pcupdt|s_pc\(2) & 
-- (((\banco_reg|rs_mem|s_memory~305_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~305_q\,
	datad => \banco_reg|rs_mem|readData[11]~73_combout\,
	combout => \banco_reg|rs_mem|readData[11]~74_combout\);

-- Location: LCCOMB_X94_Y18_N16
\banco_reg|rs_mem|readData[11]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[11]~76_combout\ = (\instmem|Mux4~1_combout\ & (((!\banco_reg|rs_mem|readData[11]~75_combout\ & \banco_reg|rs_mem|readData[11]~74_combout\)))) # (!\instmem|Mux4~1_combout\ & (\instmem|Mux5~0_combout\ & 
-- (\banco_reg|rs_mem|readData[11]~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \instmem|Mux5~0_combout\,
	datac => \banco_reg|rs_mem|readData[11]~75_combout\,
	datad => \banco_reg|rs_mem|readData[11]~74_combout\,
	combout => \banco_reg|rs_mem|readData[11]~76_combout\);

-- Location: FF_X98_Y17_N13
\banco_reg|rt_mem|s_memory~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux21~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~80_q\);

-- Location: FF_X97_Y17_N29
\banco_reg|rt_mem|s_memory~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux21~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~336_q\);

-- Location: LCCOMB_X100_Y17_N26
\banco_reg|rt_mem|s_memory~304feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~304feeder_combout\ = \ALU|Mux21~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux21~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~304feeder_combout\);

-- Location: FF_X100_Y17_N27
\banco_reg|rt_mem|s_memory~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~304feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~304_q\);

-- Location: FF_X101_Y17_N17
\banco_reg|rt_mem|s_memory~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux21~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~48_q\);

-- Location: LCCOMB_X101_Y17_N16
\banco_reg|rt_mem|s_memory~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1119_combout\ = (\instmem|Mux7~1_combout\ & (((\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~304_q\)) # (!\instmem|Mux4~1_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~48_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~304_q\,
	datab => \instmem|Mux7~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~48_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1119_combout\);

-- Location: LCCOMB_X97_Y17_N28
\banco_reg|rt_mem|s_memory~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1120_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1119_combout\ & ((\banco_reg|rt_mem|s_memory~336_q\))) # (!\banco_reg|rt_mem|s_memory~1119_combout\ & (\banco_reg|rt_mem|s_memory~80_q\)))) # 
-- (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~1119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~80_q\,
	datac => \banco_reg|rt_mem|s_memory~336_q\,
	datad => \banco_reg|rt_mem|s_memory~1119_combout\,
	combout => \banco_reg|rt_mem|s_memory~1120_combout\);

-- Location: LCCOMB_X96_Y17_N12
\ALU|Add0|auto_generated|_~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~70_combout\ = (\SW[4]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1120_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \SW[3]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1120_combout\,
	combout => \ALU|Add0|auto_generated|_~70_combout\);

-- Location: FF_X98_Y18_N29
\banco_reg|rt_mem|s_memory~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux22~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~335_q\);

-- Location: FF_X99_Y18_N27
\banco_reg|rt_mem|s_memory~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux22~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~79_q\);

-- Location: LCCOMB_X99_Y18_N26
\banco_reg|rt_mem|s_memory~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1122_combout\ = (\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~335_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~79_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~335_q\,
	datac => \banco_reg|rt_mem|s_memory~79_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1122_combout\);

-- Location: FF_X98_Y18_N9
\banco_reg|rt_mem|s_memory~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux22~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~303_q\);

-- Location: FF_X99_Y18_N17
\banco_reg|rt_mem|s_memory~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux22~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~47_q\);

-- Location: LCCOMB_X99_Y18_N16
\banco_reg|rt_mem|s_memory~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1121_combout\ = (!\banco_reg|rt_mem|s_memory~1064_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~303_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~47_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1064_combout\,
	datab => \banco_reg|rt_mem|s_memory~303_q\,
	datac => \banco_reg|rt_mem|s_memory~47_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1121_combout\);

-- Location: LCCOMB_X99_Y18_N28
\banco_reg|rt_mem|s_memory~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1123_combout\ = (\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~1122_combout\ & !\banco_reg|rt_mem|s_memory~1121_combout\)) # (!\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instmem|Mux7~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~1122_combout\,
	datad => \banco_reg|rt_mem|s_memory~1121_combout\,
	combout => \banco_reg|rt_mem|s_memory~1123_combout\);

-- Location: LCCOMB_X96_Y17_N10
\ALU|Add0|auto_generated|_~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~69_combout\ = (\SW[4]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1123_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \SW[3]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1123_combout\,
	combout => \ALU|Add0|auto_generated|_~69_combout\);

-- Location: FF_X94_Y19_N21
\banco_reg|rt_mem|s_memory~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux23~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~302_q\);

-- Location: LCCOMB_X94_Y19_N20
\banco_reg|rt_mem|s_memory~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1124_combout\ = (\banco_reg|rt_mem|s_memory~302_q\ & ((\pcupdt|s_pc\(7)) # ((\pcupdt|s_pc\(6)) # (!\instmem|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(7),
	datab => \pcupdt|s_pc\(6),
	datac => \banco_reg|rt_mem|s_memory~302_q\,
	datad => \instmem|Mux7~0_combout\,
	combout => \banco_reg|rt_mem|s_memory~1124_combout\);

-- Location: FF_X94_Y19_N7
\banco_reg|rt_mem|s_memory~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux23~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~334_q\);

-- Location: LCCOMB_X95_Y19_N12
\banco_reg|rt_mem|s_memory~46feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~46feeder_combout\ = \ALU|Mux23~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux23~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~46feeder_combout\);

-- Location: FF_X95_Y19_N13
\banco_reg|rt_mem|s_memory~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~46feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~46_q\);

-- Location: FF_X95_Y19_N3
\banco_reg|rt_mem|s_memory~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux23~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~78_q\);

-- Location: LCCOMB_X95_Y19_N2
\banco_reg|rt_mem|s_memory~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1125_combout\ = (\instmem|Mux4~1_combout\ & (((\instmem|Mux7~1_combout\)))) # (!\instmem|Mux4~1_combout\ & ((\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~78_q\))) # (!\instmem|Mux7~1_combout\ & 
-- (\banco_reg|rt_mem|s_memory~46_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~46_q\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~78_q\,
	datad => \instmem|Mux7~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1125_combout\);

-- Location: LCCOMB_X94_Y19_N6
\banco_reg|rt_mem|s_memory~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1126_combout\ = (\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~1124_combout\ & ((!\banco_reg|rt_mem|s_memory~1125_combout\))) # (!\banco_reg|rt_mem|s_memory~1124_combout\ & (\banco_reg|rt_mem|s_memory~334_q\ & 
-- \banco_reg|rt_mem|s_memory~1125_combout\)))) # (!\instmem|Mux4~1_combout\ & (((\banco_reg|rt_mem|s_memory~1125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~1124_combout\,
	datac => \banco_reg|rt_mem|s_memory~334_q\,
	datad => \banco_reg|rt_mem|s_memory~1125_combout\,
	combout => \banco_reg|rt_mem|s_memory~1126_combout\);

-- Location: LCCOMB_X94_Y19_N28
\ALU|Add0|auto_generated|_~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~68_combout\ = (\SW[4]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1126_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1126_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \SW[3]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1126_combout\,
	combout => \ALU|Add0|auto_generated|_~68_combout\);

-- Location: LCCOMB_X98_Y19_N6
\banco_reg|rt_mem|s_memory~77feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~77feeder_combout\ = \ALU|Mux24~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux24~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~77feeder_combout\);

-- Location: FF_X98_Y19_N7
\banco_reg|rt_mem|s_memory~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~77feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~77_q\);

-- Location: FF_X94_Y19_N1
\banco_reg|rt_mem|s_memory~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux24~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~333_q\);

-- Location: LCCOMB_X94_Y19_N14
\banco_reg|rt_mem|s_memory~301feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~301feeder_combout\ = \ALU|Mux24~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux24~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~301feeder_combout\);

-- Location: FF_X94_Y19_N15
\banco_reg|rt_mem|s_memory~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~301feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~301_q\);

-- Location: FF_X95_Y19_N29
\banco_reg|rt_mem|s_memory~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux24~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~45_q\);

-- Location: LCCOMB_X95_Y19_N28
\banco_reg|rt_mem|s_memory~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1127_combout\ = (\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~301_q\) # ((\instmem|Mux7~1_combout\)))) # (!\instmem|Mux4~1_combout\ & (((\banco_reg|rt_mem|s_memory~45_q\ & !\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~301_q\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~45_q\,
	datad => \instmem|Mux7~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1127_combout\);

-- Location: LCCOMB_X94_Y19_N0
\banco_reg|rt_mem|s_memory~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1128_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1127_combout\ & ((\banco_reg|rt_mem|s_memory~333_q\))) # (!\banco_reg|rt_mem|s_memory~1127_combout\ & (\banco_reg|rt_mem|s_memory~77_q\)))) # 
-- (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~1127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~77_q\,
	datab => \instmem|Mux7~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~333_q\,
	datad => \banco_reg|rt_mem|s_memory~1127_combout\,
	combout => \banco_reg|rt_mem|s_memory~1128_combout\);

-- Location: LCCOMB_X94_Y19_N26
\ALU|Add0|auto_generated|_~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~67_combout\ = (\SW[4]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1128_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1128_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \SW[3]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1128_combout\,
	combout => \ALU|Add0|auto_generated|_~67_combout\);

-- Location: LCCOMB_X95_Y18_N6
\banco_reg|rt_mem|s_memory~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1129_combout\ = (\pcupdt|s_pc\(6)) # ((\pcupdt|s_pc\(7)) # (!\instmem|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(6),
	datab => \pcupdt|s_pc\(7),
	datad => \instmem|Mux7~0_combout\,
	combout => \banco_reg|rt_mem|s_memory~1129_combout\);

-- Location: LCCOMB_X96_Y15_N16
\banco_reg|rs_mem|s_memory~300feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~300feeder_combout\ = \ALU|Mux25~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux25~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~300feeder_combout\);

-- Location: FF_X96_Y15_N17
\banco_reg|rs_mem|s_memory~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~300feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~300_q\);

-- Location: FF_X96_Y15_N31
\banco_reg|rs_mem|s_memory~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux25~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~332_q\);

-- Location: LCCOMB_X96_Y15_N30
\banco_reg|rs_mem|readData[6]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[6]~88_combout\ = (\pcupdt|s_pc\(2) & ((\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~300_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~332_q\))))) # (!\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~300_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \banco_reg|rs_mem|s_memory~300_q\,
	datac => \banco_reg|rs_mem|s_memory~332_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[6]~88_combout\);

-- Location: LCCOMB_X96_Y15_N14
\banco_reg|rs_mem|readData[6]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[6]~89_combout\ = (\instmem|Mux4~0_combout\ & (\banco_reg|rs_mem|readData[6]~88_combout\)) # (!\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|s_memory~300_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[6]~88_combout\,
	datab => \instmem|Mux4~0_combout\,
	datad => \banco_reg|rs_mem|s_memory~300_q\,
	combout => \banco_reg|rs_mem|readData[6]~89_combout\);

-- Location: FF_X96_Y19_N25
\banco_reg|rs_mem|s_memory~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux25~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~76_q\);

-- Location: FF_X96_Y19_N1
\banco_reg|rs_mem|s_memory~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux25~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~44_q\);

-- Location: LCCOMB_X96_Y19_N0
\banco_reg|rs_mem|readData[6]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[6]~87_combout\ = (\instmem|Mux4~2_combout\ & ((\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~76_q\)) # (!\pcupdt|s_pc\(2) & ((\banco_reg|rs_mem|s_memory~44_q\))))) # (!\instmem|Mux4~2_combout\ & 
-- (((\banco_reg|rs_mem|s_memory~44_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~2_combout\,
	datab => \banco_reg|rs_mem|s_memory~76_q\,
	datac => \banco_reg|rs_mem|s_memory~44_q\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|readData[6]~87_combout\);

-- Location: LCCOMB_X96_Y19_N30
\banco_reg|rs_mem|readData[6]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[6]~90_combout\ = (\instmem|Mux4~1_combout\ & (((\banco_reg|rs_mem|readData[6]~89_combout\)))) # (!\instmem|Mux4~1_combout\ & (\instmem|Mux5~0_combout\ & ((\banco_reg|rs_mem|readData[6]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux5~0_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rs_mem|readData[6]~89_combout\,
	datad => \banco_reg|rs_mem|readData[6]~87_combout\,
	combout => \banco_reg|rs_mem|readData[6]~90_combout\);

-- Location: FF_X97_Y15_N15
\banco_reg|rt_mem|s_memory~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux26~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~299_q\);

-- Location: LCCOMB_X97_Y15_N14
\banco_reg|rt_mem|s_memory~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1133_combout\ = (\banco_reg|rt_mem|s_memory~299_q\ & ((\pcupdt|s_pc\(6)) # ((\pcupdt|s_pc\(7)) # (!\instmem|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(6),
	datab => \pcupdt|s_pc\(7),
	datac => \banco_reg|rt_mem|s_memory~299_q\,
	datad => \instmem|Mux7~0_combout\,
	combout => \banco_reg|rt_mem|s_memory~1133_combout\);

-- Location: FF_X98_Y15_N1
\banco_reg|rt_mem|s_memory~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux26~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~331_q\);

-- Location: LCCOMB_X99_Y15_N2
\banco_reg|rt_mem|s_memory~75feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~75feeder_combout\ = \ALU|Mux26~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux26~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~75feeder_combout\);

-- Location: FF_X99_Y15_N3
\banco_reg|rt_mem|s_memory~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~75feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~75_q\);

-- Location: FF_X98_Y15_N3
\banco_reg|rt_mem|s_memory~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux26~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~43_q\);

-- Location: LCCOMB_X98_Y15_N2
\banco_reg|rt_mem|s_memory~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1134_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~75_q\) # ((\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~43_q\ & !\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~75_q\,
	datab => \instmem|Mux7~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~43_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1134_combout\);

-- Location: LCCOMB_X98_Y15_N0
\banco_reg|rt_mem|s_memory~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1135_combout\ = (\banco_reg|rt_mem|s_memory~1133_combout\ & (\instmem|Mux4~1_combout\ $ (((\banco_reg|rt_mem|s_memory~1134_combout\))))) # (!\banco_reg|rt_mem|s_memory~1133_combout\ & (\banco_reg|rt_mem|s_memory~1134_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~331_q\) # (!\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1133_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~331_q\,
	datad => \banco_reg|rt_mem|s_memory~1134_combout\,
	combout => \banco_reg|rt_mem|s_memory~1135_combout\);

-- Location: LCCOMB_X98_Y15_N20
\ALU|Add0|auto_generated|_~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~65_combout\ = (\SW[4]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1135_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1135_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \SW[3]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1135_combout\,
	combout => \ALU|Add0|auto_generated|_~65_combout\);

-- Location: LCCOMB_X97_Y15_N0
\banco_reg|rt_mem|s_memory~74feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~74feeder_combout\ = \ALU|Mux27~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux27~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~74feeder_combout\);

-- Location: FF_X97_Y15_N1
\banco_reg|rt_mem|s_memory~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~74feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~74_q\);

-- Location: FF_X98_Y15_N7
\banco_reg|rt_mem|s_memory~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux27~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~330_q\);

-- Location: LCCOMB_X96_Y18_N24
\banco_reg|rt_mem|s_memory~298feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~298feeder_combout\ = \ALU|Mux27~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux27~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~298feeder_combout\);

-- Location: FF_X96_Y18_N25
\banco_reg|rt_mem|s_memory~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~298feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~298_q\);

-- Location: FF_X98_Y15_N29
\banco_reg|rt_mem|s_memory~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux27~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~42_q\);

-- Location: LCCOMB_X98_Y15_N28
\banco_reg|rt_mem|s_memory~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1136_combout\ = (\instmem|Mux7~1_combout\ & (((\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~298_q\)) # (!\instmem|Mux4~1_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~42_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~298_q\,
	datac => \banco_reg|rt_mem|s_memory~42_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1136_combout\);

-- Location: LCCOMB_X98_Y15_N6
\banco_reg|rt_mem|s_memory~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1137_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1136_combout\ & ((\banco_reg|rt_mem|s_memory~330_q\))) # (!\banco_reg|rt_mem|s_memory~1136_combout\ & (\banco_reg|rt_mem|s_memory~74_q\)))) # 
-- (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~1136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~74_q\,
	datab => \instmem|Mux7~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~330_q\,
	datad => \banco_reg|rt_mem|s_memory~1136_combout\,
	combout => \banco_reg|rt_mem|s_memory~1137_combout\);

-- Location: LCCOMB_X98_Y15_N26
\ALU|Add0|auto_generated|_~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~64_combout\ = (\SW[4]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1137_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \SW[3]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1137_combout\,
	combout => \ALU|Add0|auto_generated|_~64_combout\);

-- Location: LCCOMB_X94_Y18_N8
\banco_reg|rt_mem|s_memory~73feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~73feeder_combout\ = \ALU|Mux28~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux28~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~73feeder_combout\);

-- Location: FF_X94_Y18_N9
\banco_reg|rt_mem|s_memory~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~73feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~73_q\);

-- Location: FF_X95_Y18_N11
\banco_reg|rt_mem|s_memory~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux28~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~41_q\);

-- Location: LCCOMB_X95_Y18_N10
\banco_reg|rt_mem|s_memory~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1138_combout\ = (\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~73_q\ & ((!\banco_reg|rt_mem|s_memory~41_q\) # (!\banco_reg|rt_mem|s_memory~1129_combout\)))) # (!\instmem|Mux7~1_combout\ & 
-- (\banco_reg|rt_mem|s_memory~1129_combout\ & ((\banco_reg|rt_mem|s_memory~41_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1129_combout\,
	datab => \banco_reg|rt_mem|s_memory~73_q\,
	datac => \banco_reg|rt_mem|s_memory~41_q\,
	datad => \instmem|Mux7~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1138_combout\);

-- Location: FF_X95_Y17_N15
\banco_reg|rt_mem|s_memory~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux28~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~329_q\);

-- Location: FF_X95_Y18_N1
\banco_reg|rt_mem|s_memory~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux28~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~297_q\);

-- Location: LCCOMB_X95_Y18_N0
\banco_reg|rt_mem|s_memory~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1139_combout\ = (\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~329_q\ & ((!\banco_reg|rt_mem|s_memory~297_q\) # (!\banco_reg|rt_mem|s_memory~1129_combout\)))) # (!\instmem|Mux7~1_combout\ & 
-- (\banco_reg|rt_mem|s_memory~1129_combout\ & ((\banco_reg|rt_mem|s_memory~297_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1129_combout\,
	datab => \banco_reg|rt_mem|s_memory~329_q\,
	datac => \banco_reg|rt_mem|s_memory~297_q\,
	datad => \instmem|Mux7~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1139_combout\);

-- Location: LCCOMB_X95_Y18_N12
\banco_reg|rt_mem|s_memory~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1140_combout\ = (\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~1139_combout\))) # (!\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~1138_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1138_combout\,
	datab => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1139_combout\,
	combout => \banco_reg|rt_mem|s_memory~1140_combout\);

-- Location: LCCOMB_X95_Y18_N14
\ALU|Add0|auto_generated|_~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~63_combout\ = (\SW[3]~input_o\ & (\SW[4]~input_o\ $ (((!\banco_reg|rt_mem|s_memory~1140_combout\) # (!\MUX2|y[0]~80_combout\))))) # (!\SW[3]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1140_combout\,
	combout => \ALU|Add0|auto_generated|_~63_combout\);

-- Location: LCCOMB_X95_Y18_N22
\ALU|Add0|auto_generated|result_int[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[3]~6_combout\ = (\banco_reg|rs_mem|readData[2]~103_combout\ & ((\ALU|Add0|auto_generated|_~61_combout\ & (\ALU|Add0|auto_generated|result_int[2]~5\ & VCC)) # (!\ALU|Add0|auto_generated|_~61_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[2]~5\)))) # (!\banco_reg|rs_mem|readData[2]~103_combout\ & ((\ALU|Add0|auto_generated|_~61_combout\ & (!\ALU|Add0|auto_generated|result_int[2]~5\)) # (!\ALU|Add0|auto_generated|_~61_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[2]~5\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[3]~7\ = CARRY((\banco_reg|rs_mem|readData[2]~103_combout\ & (!\ALU|Add0|auto_generated|_~61_combout\ & !\ALU|Add0|auto_generated|result_int[2]~5\)) # (!\banco_reg|rs_mem|readData[2]~103_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[2]~5\) # (!\ALU|Add0|auto_generated|_~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[2]~103_combout\,
	datab => \ALU|Add0|auto_generated|_~61_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[2]~5\,
	combout => \ALU|Add0|auto_generated|result_int[3]~6_combout\,
	cout => \ALU|Add0|auto_generated|result_int[3]~7\);

-- Location: LCCOMB_X95_Y18_N24
\ALU|Add0|auto_generated|result_int[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[4]~8_combout\ = ((\banco_reg|rs_mem|readData[3]~99_combout\ $ (\ALU|Add0|auto_generated|_~63_combout\ $ (!\ALU|Add0|auto_generated|result_int[3]~7\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[4]~9\ = CARRY((\banco_reg|rs_mem|readData[3]~99_combout\ & ((\ALU|Add0|auto_generated|_~63_combout\) # (!\ALU|Add0|auto_generated|result_int[3]~7\))) # (!\banco_reg|rs_mem|readData[3]~99_combout\ & 
-- (\ALU|Add0|auto_generated|_~63_combout\ & !\ALU|Add0|auto_generated|result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[3]~99_combout\,
	datab => \ALU|Add0|auto_generated|_~63_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[3]~7\,
	combout => \ALU|Add0|auto_generated|result_int[4]~8_combout\,
	cout => \ALU|Add0|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X96_Y18_N20
\ALU|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux28~2_combout\ = (\ALU|Add0|auto_generated|result_int[4]~8_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[4]~8_combout\,
	combout => \ALU|Mux28~2_combout\);

-- Location: LCCOMB_X98_Y20_N4
\banco_reg|rs_mem|s_memory~297feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~297feeder_combout\ = \ALU|Mux28~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux28~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~297feeder_combout\);

-- Location: FF_X98_Y20_N5
\banco_reg|rs_mem|s_memory~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~297feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~297_q\);

-- Location: FF_X98_Y20_N11
\banco_reg|rs_mem|s_memory~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux28~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~329_q\);

-- Location: LCCOMB_X98_Y20_N10
\banco_reg|rs_mem|readData[3]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[3]~97_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~297_q\)) # (!\pcupdt|s_pc\(3) & ((\pcupdt|s_pc\(2) & ((\banco_reg|rs_mem|s_memory~329_q\))) # (!\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~297_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(3),
	datab => \banco_reg|rs_mem|s_memory~297_q\,
	datac => \banco_reg|rs_mem|s_memory~329_q\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|readData[3]~97_combout\);

-- Location: LCCOMB_X98_Y20_N28
\banco_reg|rs_mem|readData[3]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[3]~98_combout\ = (\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[3]~97_combout\))) # (!\instmem|Mux4~0_combout\ & (\banco_reg|rs_mem|s_memory~297_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|rs_mem|s_memory~297_q\,
	datac => \instmem|Mux4~0_combout\,
	datad => \banco_reg|rs_mem|readData[3]~97_combout\,
	combout => \banco_reg|rs_mem|readData[3]~98_combout\);

-- Location: LCCOMB_X94_Y18_N10
\banco_reg|rs_mem|s_memory~73feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~73feeder_combout\ = \ALU|Mux28~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux28~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~73feeder_combout\);

-- Location: FF_X94_Y18_N11
\banco_reg|rs_mem|s_memory~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~73feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~73_q\);

-- Location: FF_X94_Y18_N29
\banco_reg|rs_mem|s_memory~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux28~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~41_q\);

-- Location: LCCOMB_X94_Y18_N28
\banco_reg|rs_mem|readData[3]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[3]~96_combout\ = (\pcupdt|s_pc\(2) & ((\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~73_q\)) # (!\instmem|Mux4~2_combout\ & ((\banco_reg|rs_mem|s_memory~41_q\))))) # (!\pcupdt|s_pc\(2) & 
-- (((\banco_reg|rs_mem|s_memory~41_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~73_q\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~41_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[3]~96_combout\);

-- Location: LCCOMB_X94_Y18_N14
\banco_reg|rs_mem|readData[3]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[3]~99_combout\ = (\instmem|Mux4~1_combout\ & (((\banco_reg|rs_mem|readData[3]~98_combout\)))) # (!\instmem|Mux4~1_combout\ & (\instmem|Mux5~0_combout\ & ((\banco_reg|rs_mem|readData[3]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \instmem|Mux5~0_combout\,
	datac => \banco_reg|rs_mem|readData[3]~98_combout\,
	datad => \banco_reg|rs_mem|readData[3]~96_combout\,
	combout => \banco_reg|rs_mem|readData[3]~99_combout\);

-- Location: LCCOMB_X95_Y18_N26
\ALU|Add0|auto_generated|result_int[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[5]~10_combout\ = (\banco_reg|rs_mem|readData[4]~95_combout\ & ((\ALU|Add0|auto_generated|_~64_combout\ & (\ALU|Add0|auto_generated|result_int[4]~9\ & VCC)) # (!\ALU|Add0|auto_generated|_~64_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[4]~9\)))) # (!\banco_reg|rs_mem|readData[4]~95_combout\ & ((\ALU|Add0|auto_generated|_~64_combout\ & (!\ALU|Add0|auto_generated|result_int[4]~9\)) # (!\ALU|Add0|auto_generated|_~64_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[4]~9\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[5]~11\ = CARRY((\banco_reg|rs_mem|readData[4]~95_combout\ & (!\ALU|Add0|auto_generated|_~64_combout\ & !\ALU|Add0|auto_generated|result_int[4]~9\)) # (!\banco_reg|rs_mem|readData[4]~95_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[4]~9\) # (!\ALU|Add0|auto_generated|_~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[4]~95_combout\,
	datab => \ALU|Add0|auto_generated|_~64_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[4]~9\,
	combout => \ALU|Add0|auto_generated|result_int[5]~10_combout\,
	cout => \ALU|Add0|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X96_Y18_N16
\ALU|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux27~2_combout\ = (\ALU|Add0|auto_generated|result_int[5]~10_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \ALU|Add0|auto_generated|result_int[5]~10_combout\,
	datad => \SW[4]~input_o\,
	combout => \ALU|Mux27~2_combout\);

-- Location: LCCOMB_X96_Y18_N14
\banco_reg|rs_mem|s_memory~330feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~330feeder_combout\ = \ALU|Mux27~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux27~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~330feeder_combout\);

-- Location: FF_X96_Y18_N15
\banco_reg|rs_mem|s_memory~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~330feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~330_q\);

-- Location: FF_X95_Y19_N27
\banco_reg|rs_mem|s_memory~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux27~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~74_q\);

-- Location: LCCOMB_X96_Y18_N0
\banco_reg|rs_mem|s_memory~298feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~298feeder_combout\ = \ALU|Mux27~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux27~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~298feeder_combout\);

-- Location: FF_X96_Y18_N1
\banco_reg|rs_mem|s_memory~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~298feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~298_q\);

-- Location: FF_X95_Y19_N21
\banco_reg|rs_mem|s_memory~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux27~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~42_q\);

-- Location: LCCOMB_X95_Y19_N20
\banco_reg|rs_mem|s_memory~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1070_combout\ = (\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~298_q\ & (!\pcupdt|s_pc\(2)))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~42_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~298_q\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~42_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~1070_combout\);

-- Location: LCCOMB_X95_Y19_N26
\banco_reg|rs_mem|s_memory~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1071_combout\ = (\instmem|Mux5~0_combout\ & ((\banco_reg|rs_mem|s_memory~1070_combout\ & (\banco_reg|rs_mem|s_memory~330_q\)) # (!\banco_reg|rs_mem|s_memory~1070_combout\ & ((\banco_reg|rs_mem|s_memory~74_q\))))) # 
-- (!\instmem|Mux5~0_combout\ & (((\banco_reg|rs_mem|s_memory~1070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~330_q\,
	datab => \instmem|Mux5~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~74_q\,
	datad => \banco_reg|rs_mem|s_memory~1070_combout\,
	combout => \banco_reg|rs_mem|s_memory~1071_combout\);

-- Location: LCCOMB_X95_Y19_N30
\banco_reg|rs_mem|readData[4]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[4]~95_combout\ = (\banco_reg|rs_mem|s_memory~1071_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rs_mem|s_memory~1071_combout\,
	datad => \instmem|Mux5~0_combout\,
	combout => \banco_reg|rs_mem|readData[4]~95_combout\);

-- Location: LCCOMB_X95_Y18_N28
\ALU|Add0|auto_generated|result_int[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[6]~12_combout\ = ((\banco_reg|rs_mem|readData[5]~94_combout\ $ (\ALU|Add0|auto_generated|_~65_combout\ $ (!\ALU|Add0|auto_generated|result_int[5]~11\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[6]~13\ = CARRY((\banco_reg|rs_mem|readData[5]~94_combout\ & ((\ALU|Add0|auto_generated|_~65_combout\) # (!\ALU|Add0|auto_generated|result_int[5]~11\))) # (!\banco_reg|rs_mem|readData[5]~94_combout\ & 
-- (\ALU|Add0|auto_generated|_~65_combout\ & !\ALU|Add0|auto_generated|result_int[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[5]~94_combout\,
	datab => \ALU|Add0|auto_generated|_~65_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[5]~11\,
	combout => \ALU|Add0|auto_generated|result_int[6]~12_combout\,
	cout => \ALU|Add0|auto_generated|result_int[6]~13\);

-- Location: LCCOMB_X98_Y15_N30
\ALU|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux26~2_combout\ = (\ALU|Add0|auto_generated|result_int[6]~12_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[6]~12_combout\,
	combout => \ALU|Mux26~2_combout\);

-- Location: FF_X99_Y19_N23
\banco_reg|rs_mem|s_memory~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux26~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~331_q\);

-- Location: FF_X99_Y19_N21
\banco_reg|rs_mem|s_memory~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux26~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~299_q\);

-- Location: LCCOMB_X99_Y19_N22
\banco_reg|rs_mem|readData[5]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[5]~92_combout\ = (\pcupdt|s_pc\(3) & (((\banco_reg|rs_mem|s_memory~299_q\)))) # (!\pcupdt|s_pc\(3) & ((\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~331_q\)) # (!\pcupdt|s_pc\(2) & ((\banco_reg|rs_mem|s_memory~299_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(3),
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~331_q\,
	datad => \banco_reg|rs_mem|s_memory~299_q\,
	combout => \banco_reg|rs_mem|readData[5]~92_combout\);

-- Location: LCCOMB_X99_Y19_N28
\banco_reg|rs_mem|readData[5]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[5]~93_combout\ = (\instmem|Mux4~0_combout\ & (\banco_reg|rs_mem|readData[5]~92_combout\)) # (!\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|s_memory~299_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[5]~92_combout\,
	datab => \instmem|Mux4~0_combout\,
	datad => \banco_reg|rs_mem|s_memory~299_q\,
	combout => \banco_reg|rs_mem|readData[5]~93_combout\);

-- Location: FF_X99_Y15_N29
\banco_reg|rs_mem|s_memory~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux26~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~75_q\);

-- Location: FF_X98_Y15_N19
\banco_reg|rs_mem|s_memory~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux26~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~43_q\);

-- Location: LCCOMB_X98_Y15_N18
\banco_reg|rs_mem|readData[5]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[5]~91_combout\ = (\pcupdt|s_pc\(2) & ((\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~75_q\)) # (!\instmem|Mux4~2_combout\ & ((\banco_reg|rs_mem|s_memory~43_q\))))) # (!\pcupdt|s_pc\(2) & 
-- (((\banco_reg|rs_mem|s_memory~43_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \banco_reg|rs_mem|s_memory~75_q\,
	datac => \banco_reg|rs_mem|s_memory~43_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[5]~91_combout\);

-- Location: LCCOMB_X99_Y18_N22
\banco_reg|rs_mem|readData[5]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[5]~94_combout\ = (\instmem|Mux4~1_combout\ & (\banco_reg|rs_mem|readData[5]~93_combout\)) # (!\instmem|Mux4~1_combout\ & (((\instmem|Mux5~0_combout\ & \banco_reg|rs_mem|readData[5]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \banco_reg|rs_mem|readData[5]~93_combout\,
	datac => \instmem|Mux5~0_combout\,
	datad => \banco_reg|rs_mem|readData[5]~91_combout\,
	combout => \banco_reg|rs_mem|readData[5]~94_combout\);

-- Location: LCCOMB_X95_Y18_N30
\ALU|Add0|auto_generated|result_int[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[7]~14_combout\ = (\ALU|Add0|auto_generated|_~66_combout\ & ((\banco_reg|rs_mem|readData[6]~90_combout\ & (\ALU|Add0|auto_generated|result_int[6]~13\ & VCC)) # (!\banco_reg|rs_mem|readData[6]~90_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[6]~13\)))) # (!\ALU|Add0|auto_generated|_~66_combout\ & ((\banco_reg|rs_mem|readData[6]~90_combout\ & (!\ALU|Add0|auto_generated|result_int[6]~13\)) # (!\banco_reg|rs_mem|readData[6]~90_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[6]~13\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[7]~15\ = CARRY((\ALU|Add0|auto_generated|_~66_combout\ & (!\banco_reg|rs_mem|readData[6]~90_combout\ & !\ALU|Add0|auto_generated|result_int[6]~13\)) # (!\ALU|Add0|auto_generated|_~66_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[6]~13\) # (!\banco_reg|rs_mem|readData[6]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~66_combout\,
	datab => \banco_reg|rs_mem|readData[6]~90_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[6]~13\,
	combout => \ALU|Add0|auto_generated|result_int[7]~14_combout\,
	cout => \ALU|Add0|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X96_Y18_N12
\ALU|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux25~2_combout\ = (\ALU|Add0|auto_generated|result_int[7]~14_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[7]~14_combout\,
	combout => \ALU|Mux25~2_combout\);

-- Location: FF_X96_Y18_N3
\banco_reg|rt_mem|s_memory~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux25~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~300_q\);

-- Location: FF_X96_Y18_N9
\banco_reg|rt_mem|s_memory~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux25~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~332_q\);

-- Location: LCCOMB_X96_Y18_N2
\banco_reg|rt_mem|s_memory~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1130_combout\ = (\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~332_q\ & ((!\banco_reg|rt_mem|s_memory~300_q\) # (!\banco_reg|rt_mem|s_memory~1129_combout\)))) # (!\instmem|Mux7~1_combout\ & 
-- (\banco_reg|rt_mem|s_memory~1129_combout\ & (\banco_reg|rt_mem|s_memory~300_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~1129_combout\,
	datac => \banco_reg|rt_mem|s_memory~300_q\,
	datad => \banco_reg|rt_mem|s_memory~332_q\,
	combout => \banco_reg|rt_mem|s_memory~1130_combout\);

-- Location: FF_X95_Y18_N7
\banco_reg|rt_mem|s_memory~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux25~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~44_q\);

-- Location: LCCOMB_X94_Y18_N4
\banco_reg|rt_mem|s_memory~76feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~76feeder_combout\ = \ALU|Mux25~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux25~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~76feeder_combout\);

-- Location: FF_X94_Y18_N5
\banco_reg|rt_mem|s_memory~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~76feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~76_q\);

-- Location: LCCOMB_X95_Y18_N8
\banco_reg|rt_mem|s_memory~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1131_combout\ = (\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~76_q\ & ((!\banco_reg|rt_mem|s_memory~1129_combout\) # (!\banco_reg|rt_mem|s_memory~44_q\)))) # (!\instmem|Mux7~1_combout\ & 
-- (\banco_reg|rt_mem|s_memory~44_q\ & ((\banco_reg|rt_mem|s_memory~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~44_q\,
	datab => \banco_reg|rt_mem|s_memory~76_q\,
	datac => \instmem|Mux7~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1129_combout\,
	combout => \banco_reg|rt_mem|s_memory~1131_combout\);

-- Location: LCCOMB_X96_Y18_N8
\banco_reg|rt_mem|s_memory~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1132_combout\ = (\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~1130_combout\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~1131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~1130_combout\,
	datad => \banco_reg|rt_mem|s_memory~1131_combout\,
	combout => \banco_reg|rt_mem|s_memory~1132_combout\);

-- Location: LCCOMB_X96_Y18_N30
\ALU|Add0|auto_generated|_~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~66_combout\ = (\SW[3]~input_o\ & (\SW[4]~input_o\ $ (((!\banco_reg|rt_mem|s_memory~1132_combout\) # (!\MUX2|y[0]~80_combout\))))) # (!\SW[3]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1132_combout\,
	combout => \ALU|Add0|auto_generated|_~66_combout\);

-- Location: LCCOMB_X95_Y17_N0
\ALU|Add0|auto_generated|result_int[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[8]~16_combout\ = ((\banco_reg|rs_mem|readData[7]~86_combout\ $ (\ALU|Add0|auto_generated|_~67_combout\ $ (!\ALU|Add0|auto_generated|result_int[7]~15\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[8]~17\ = CARRY((\banco_reg|rs_mem|readData[7]~86_combout\ & ((\ALU|Add0|auto_generated|_~67_combout\) # (!\ALU|Add0|auto_generated|result_int[7]~15\))) # (!\banco_reg|rs_mem|readData[7]~86_combout\ & 
-- (\ALU|Add0|auto_generated|_~67_combout\ & !\ALU|Add0|auto_generated|result_int[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[7]~86_combout\,
	datab => \ALU|Add0|auto_generated|_~67_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[7]~15\,
	combout => \ALU|Add0|auto_generated|result_int[8]~16_combout\,
	cout => \ALU|Add0|auto_generated|result_int[8]~17\);

-- Location: LCCOMB_X94_Y19_N30
\ALU|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux24~2_combout\ = (\ALU|Add0|auto_generated|result_int[8]~16_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[8]~16_combout\,
	combout => \ALU|Mux24~2_combout\);

-- Location: LCCOMB_X95_Y19_N22
\banco_reg|rs_mem|s_memory~77feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~77feeder_combout\ = \ALU|Mux24~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux24~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~77feeder_combout\);

-- Location: FF_X95_Y19_N23
\banco_reg|rs_mem|s_memory~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~77feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~77_q\);

-- Location: FF_X94_Y19_N3
\banco_reg|rs_mem|s_memory~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux24~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~333_q\);

-- Location: LCCOMB_X98_Y19_N4
\banco_reg|rs_mem|s_memory~45feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~45feeder_combout\ = \ALU|Mux24~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux24~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~45feeder_combout\);

-- Location: FF_X98_Y19_N5
\banco_reg|rs_mem|s_memory~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~45feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~45_q\);

-- Location: FF_X94_Y19_N25
\banco_reg|rs_mem|s_memory~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux24~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~301_q\);

-- Location: LCCOMB_X94_Y19_N24
\banco_reg|rs_mem|s_memory~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1068_combout\ = (\instmem|Mux4~2_combout\ & (((!\pcupdt|s_pc\(2) & \banco_reg|rs_mem|s_memory~301_q\)))) # (!\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~45_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~45_q\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~301_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~1068_combout\);

-- Location: LCCOMB_X94_Y19_N2
\banco_reg|rs_mem|s_memory~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1069_combout\ = (\instmem|Mux5~0_combout\ & ((\banco_reg|rs_mem|s_memory~1068_combout\ & ((\banco_reg|rs_mem|s_memory~333_q\))) # (!\banco_reg|rs_mem|s_memory~1068_combout\ & (\banco_reg|rs_mem|s_memory~77_q\)))) # 
-- (!\instmem|Mux5~0_combout\ & (((\banco_reg|rs_mem|s_memory~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux5~0_combout\,
	datab => \banco_reg|rs_mem|s_memory~77_q\,
	datac => \banco_reg|rs_mem|s_memory~333_q\,
	datad => \banco_reg|rs_mem|s_memory~1068_combout\,
	combout => \banco_reg|rs_mem|s_memory~1069_combout\);

-- Location: LCCOMB_X94_Y19_N8
\banco_reg|rs_mem|readData[7]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[7]~86_combout\ = (\banco_reg|rs_mem|s_memory~1069_combout\ & ((\instmem|Mux5~0_combout\) # (\instmem|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux5~0_combout\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rs_mem|s_memory~1069_combout\,
	combout => \banco_reg|rs_mem|readData[7]~86_combout\);

-- Location: LCCOMB_X95_Y17_N2
\ALU|Add0|auto_generated|result_int[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[9]~18_combout\ = (\banco_reg|rs_mem|readData[8]~85_combout\ & ((\ALU|Add0|auto_generated|_~68_combout\ & (\ALU|Add0|auto_generated|result_int[8]~17\ & VCC)) # (!\ALU|Add0|auto_generated|_~68_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[8]~17\)))) # (!\banco_reg|rs_mem|readData[8]~85_combout\ & ((\ALU|Add0|auto_generated|_~68_combout\ & (!\ALU|Add0|auto_generated|result_int[8]~17\)) # (!\ALU|Add0|auto_generated|_~68_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[8]~17\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[9]~19\ = CARRY((\banco_reg|rs_mem|readData[8]~85_combout\ & (!\ALU|Add0|auto_generated|_~68_combout\ & !\ALU|Add0|auto_generated|result_int[8]~17\)) # (!\banco_reg|rs_mem|readData[8]~85_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[8]~17\) # (!\ALU|Add0|auto_generated|_~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[8]~85_combout\,
	datab => \ALU|Add0|auto_generated|_~68_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[8]~17\,
	combout => \ALU|Add0|auto_generated|result_int[9]~18_combout\,
	cout => \ALU|Add0|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X94_Y19_N4
\ALU|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux23~2_combout\ = (\ALU|Add0|auto_generated|result_int[9]~18_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[9]~18_combout\,
	combout => \ALU|Mux23~2_combout\);

-- Location: FF_X96_Y15_N25
\banco_reg|rs_mem|s_memory~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux23~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~302_q\);

-- Location: FF_X96_Y15_N11
\banco_reg|rs_mem|s_memory~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux23~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~334_q\);

-- Location: LCCOMB_X96_Y15_N10
\banco_reg|rs_mem|readData[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[8]~82_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~302_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~334_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|rs_mem|s_memory~302_q\,
	datac => \banco_reg|rs_mem|s_memory~334_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[8]~82_combout\);

-- Location: LCCOMB_X96_Y15_N24
\banco_reg|rs_mem|readData[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[8]~83_combout\ = (\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[8]~82_combout\))) # (!\instmem|Mux4~0_combout\ & (\banco_reg|rs_mem|s_memory~302_q\)))) # (!\pcupdt|s_pc\(2) & 
-- (((\banco_reg|rs_mem|s_memory~302_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~302_q\,
	datad => \banco_reg|rs_mem|readData[8]~82_combout\,
	combout => \banco_reg|rs_mem|readData[8]~83_combout\);

-- Location: LCCOMB_X97_Y20_N10
\banco_reg|rs_mem|s_memory~78feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~78feeder_combout\ = \ALU|Mux23~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux23~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~78feeder_combout\);

-- Location: FF_X97_Y20_N11
\banco_reg|rs_mem|s_memory~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~78feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~78_q\);

-- Location: FF_X97_Y20_N29
\banco_reg|rs_mem|s_memory~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux23~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~46_q\);

-- Location: LCCOMB_X97_Y20_N28
\banco_reg|rs_mem|readData[8]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[8]~84_combout\ = (\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~78_q\ & (\pcupdt|s_pc\(2)))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~46_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~78_q\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~46_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[8]~84_combout\);

-- Location: LCCOMB_X97_Y20_N18
\banco_reg|rs_mem|readData[8]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[8]~85_combout\ = (\instmem|Mux4~1_combout\ & (\banco_reg|rs_mem|readData[8]~83_combout\ & ((!\banco_reg|rs_mem|readData[8]~84_combout\)))) # (!\instmem|Mux4~1_combout\ & (((\instmem|Mux5~0_combout\ & 
-- \banco_reg|rs_mem|readData[8]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[8]~83_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \instmem|Mux5~0_combout\,
	datad => \banco_reg|rs_mem|readData[8]~84_combout\,
	combout => \banco_reg|rs_mem|readData[8]~85_combout\);

-- Location: LCCOMB_X95_Y17_N4
\ALU|Add0|auto_generated|result_int[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[10]~20_combout\ = ((\banco_reg|rs_mem|readData[9]~81_combout\ $ (\ALU|Add0|auto_generated|_~69_combout\ $ (!\ALU|Add0|auto_generated|result_int[9]~19\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[10]~21\ = CARRY((\banco_reg|rs_mem|readData[9]~81_combout\ & ((\ALU|Add0|auto_generated|_~69_combout\) # (!\ALU|Add0|auto_generated|result_int[9]~19\))) # (!\banco_reg|rs_mem|readData[9]~81_combout\ & 
-- (\ALU|Add0|auto_generated|_~69_combout\ & !\ALU|Add0|auto_generated|result_int[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[9]~81_combout\,
	datab => \ALU|Add0|auto_generated|_~69_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[9]~19\,
	combout => \ALU|Add0|auto_generated|result_int[10]~20_combout\,
	cout => \ALU|Add0|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X96_Y15_N4
\ALU|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux22~2_combout\ = (\ALU|Add0|auto_generated|result_int[10]~20_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[3]~input_o\,
	datac => \SW[4]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[10]~20_combout\,
	combout => \ALU|Mux22~2_combout\);

-- Location: FF_X96_Y15_N1
\banco_reg|rs_mem|s_memory~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux22~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~303_q\);

-- Location: FF_X96_Y15_N7
\banco_reg|rs_mem|s_memory~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux22~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~335_q\);

-- Location: LCCOMB_X96_Y15_N6
\banco_reg|rs_mem|readData[9]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[9]~78_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~303_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~335_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|rs_mem|s_memory~303_q\,
	datac => \banco_reg|rs_mem|s_memory~335_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[9]~78_combout\);

-- Location: LCCOMB_X96_Y15_N0
\banco_reg|rs_mem|readData[9]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[9]~79_combout\ = (\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[9]~78_combout\))) # (!\instmem|Mux4~0_combout\ & (\banco_reg|rs_mem|s_memory~303_q\)))) # (!\pcupdt|s_pc\(2) & 
-- (((\banco_reg|rs_mem|s_memory~303_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~303_q\,
	datad => \banco_reg|rs_mem|readData[9]~78_combout\,
	combout => \banco_reg|rs_mem|readData[9]~79_combout\);

-- Location: LCCOMB_X94_Y18_N22
\banco_reg|rs_mem|s_memory~47feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~47feeder_combout\ = \ALU|Mux22~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux22~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~47feeder_combout\);

-- Location: FF_X94_Y18_N23
\banco_reg|rs_mem|s_memory~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~47feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~47_q\);

-- Location: FF_X94_Y18_N21
\banco_reg|rs_mem|s_memory~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux22~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~79_q\);

-- Location: LCCOMB_X94_Y18_N20
\banco_reg|rs_mem|readData[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[9]~80_combout\ = (\instmem|Mux4~2_combout\ & (((\pcupdt|s_pc\(2) & \banco_reg|rs_mem|s_memory~79_q\)))) # (!\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~47_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~47_q\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~79_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[9]~80_combout\);

-- Location: LCCOMB_X94_Y18_N26
\banco_reg|rs_mem|readData[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[9]~81_combout\ = (\instmem|Mux4~1_combout\ & (((\banco_reg|rs_mem|readData[9]~79_combout\ & !\banco_reg|rs_mem|readData[9]~80_combout\)))) # (!\instmem|Mux4~1_combout\ & (\instmem|Mux5~0_combout\ & 
-- ((\banco_reg|rs_mem|readData[9]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \instmem|Mux5~0_combout\,
	datac => \banco_reg|rs_mem|readData[9]~79_combout\,
	datad => \banco_reg|rs_mem|readData[9]~80_combout\,
	combout => \banco_reg|rs_mem|readData[9]~81_combout\);

-- Location: LCCOMB_X95_Y17_N6
\ALU|Add0|auto_generated|result_int[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[11]~22_combout\ = (\banco_reg|rs_mem|readData[10]~77_combout\ & ((\ALU|Add0|auto_generated|_~70_combout\ & (\ALU|Add0|auto_generated|result_int[10]~21\ & VCC)) # (!\ALU|Add0|auto_generated|_~70_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[10]~21\)))) # (!\banco_reg|rs_mem|readData[10]~77_combout\ & ((\ALU|Add0|auto_generated|_~70_combout\ & (!\ALU|Add0|auto_generated|result_int[10]~21\)) # (!\ALU|Add0|auto_generated|_~70_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[10]~21\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[11]~23\ = CARRY((\banco_reg|rs_mem|readData[10]~77_combout\ & (!\ALU|Add0|auto_generated|_~70_combout\ & !\ALU|Add0|auto_generated|result_int[10]~21\)) # (!\banco_reg|rs_mem|readData[10]~77_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[10]~21\) # (!\ALU|Add0|auto_generated|_~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[10]~77_combout\,
	datab => \ALU|Add0|auto_generated|_~70_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[10]~21\,
	combout => \ALU|Add0|auto_generated|result_int[11]~22_combout\,
	cout => \ALU|Add0|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X100_Y17_N6
\ALU|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux21~2_combout\ = (\ALU|Add0|auto_generated|result_int[11]~22_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[11]~22_combout\,
	combout => \ALU|Mux21~2_combout\);

-- Location: FF_X100_Y17_N9
\banco_reg|rs_mem|s_memory~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux21~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~336_q\);

-- Location: FF_X99_Y19_N13
\banco_reg|rs_mem|s_memory~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux21~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~304_q\);

-- Location: LCCOMB_X95_Y19_N0
\banco_reg|rs_mem|s_memory~80feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~80feeder_combout\ = \ALU|Mux21~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux21~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~80feeder_combout\);

-- Location: FF_X95_Y19_N1
\banco_reg|rs_mem|s_memory~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~80feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~80_q\);

-- Location: FF_X95_Y19_N19
\banco_reg|rs_mem|s_memory~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux21~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~48_q\);

-- Location: LCCOMB_X95_Y19_N18
\banco_reg|rs_mem|s_memory~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1066_combout\ = (\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~80_q\ & (\pcupdt|s_pc\(2)))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~48_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~80_q\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~48_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~1066_combout\);

-- Location: LCCOMB_X99_Y19_N12
\banco_reg|rs_mem|s_memory~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1067_combout\ = (\instmem|Mux4~1_combout\ & ((\banco_reg|rs_mem|s_memory~1066_combout\ & (\banco_reg|rs_mem|s_memory~336_q\)) # (!\banco_reg|rs_mem|s_memory~1066_combout\ & ((\banco_reg|rs_mem|s_memory~304_q\))))) # 
-- (!\instmem|Mux4~1_combout\ & (((\banco_reg|rs_mem|s_memory~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~336_q\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rs_mem|s_memory~304_q\,
	datad => \banco_reg|rs_mem|s_memory~1066_combout\,
	combout => \banco_reg|rs_mem|s_memory~1067_combout\);

-- Location: LCCOMB_X99_Y19_N26
\banco_reg|rs_mem|readData[10]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[10]~77_combout\ = (\banco_reg|rs_mem|s_memory~1067_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instmem|Mux4~1_combout\,
	datac => \instmem|Mux5~0_combout\,
	datad => \banco_reg|rs_mem|s_memory~1067_combout\,
	combout => \banco_reg|rs_mem|readData[10]~77_combout\);

-- Location: LCCOMB_X95_Y17_N8
\ALU|Add0|auto_generated|result_int[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[12]~24_combout\ = ((\ALU|Add0|auto_generated|_~71_combout\ $ (\banco_reg|rs_mem|readData[11]~76_combout\ $ (!\ALU|Add0|auto_generated|result_int[11]~23\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[12]~25\ = CARRY((\ALU|Add0|auto_generated|_~71_combout\ & ((\banco_reg|rs_mem|readData[11]~76_combout\) # (!\ALU|Add0|auto_generated|result_int[11]~23\))) # (!\ALU|Add0|auto_generated|_~71_combout\ & 
-- (\banco_reg|rs_mem|readData[11]~76_combout\ & !\ALU|Add0|auto_generated|result_int[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~71_combout\,
	datab => \banco_reg|rs_mem|readData[11]~76_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[11]~23\,
	combout => \ALU|Add0|auto_generated|result_int[12]~24_combout\,
	cout => \ALU|Add0|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X96_Y15_N26
\ALU|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux20~2_combout\ = (\ALU|Add0|auto_generated|result_int[12]~24_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[3]~input_o\,
	datac => \SW[4]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[12]~24_combout\,
	combout => \ALU|Mux20~2_combout\);

-- Location: FF_X95_Y20_N11
\banco_reg|rt_mem|s_memory~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux20~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~305_q\);

-- Location: LCCOMB_X95_Y20_N10
\banco_reg|rt_mem|s_memory~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1116_combout\ = (\banco_reg|rt_mem|s_memory~305_q\ & ((\pcupdt|s_pc\(6)) # ((\pcupdt|s_pc\(7)) # (!\instmem|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(6),
	datab => \pcupdt|s_pc\(7),
	datac => \banco_reg|rt_mem|s_memory~305_q\,
	datad => \instmem|Mux7~0_combout\,
	combout => \banco_reg|rt_mem|s_memory~1116_combout\);

-- Location: FF_X95_Y20_N25
\banco_reg|rt_mem|s_memory~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux20~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~337_q\);

-- Location: LCCOMB_X96_Y19_N8
\banco_reg|rt_mem|s_memory~81feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~81feeder_combout\ = \ALU|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux20~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~81feeder_combout\);

-- Location: FF_X96_Y19_N9
\banco_reg|rt_mem|s_memory~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~81feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~81_q\);

-- Location: FF_X96_Y19_N3
\banco_reg|rt_mem|s_memory~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux20~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~49_q\);

-- Location: LCCOMB_X96_Y19_N2
\banco_reg|rt_mem|s_memory~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1117_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~81_q\) # ((\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~49_q\ & !\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~81_q\,
	datab => \instmem|Mux7~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~49_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1117_combout\);

-- Location: LCCOMB_X95_Y20_N24
\banco_reg|rt_mem|s_memory~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1118_combout\ = (\banco_reg|rt_mem|s_memory~1116_combout\ & (\instmem|Mux4~1_combout\ $ (((\banco_reg|rt_mem|s_memory~1117_combout\))))) # (!\banco_reg|rt_mem|s_memory~1116_combout\ & (\banco_reg|rt_mem|s_memory~1117_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~337_q\) # (!\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1116_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~337_q\,
	datad => \banco_reg|rt_mem|s_memory~1117_combout\,
	combout => \banco_reg|rt_mem|s_memory~1118_combout\);

-- Location: LCCOMB_X95_Y20_N20
\ALU|Add0|auto_generated|_~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~71_combout\ = (\SW[4]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1118_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \SW[3]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1118_combout\,
	combout => \ALU|Add0|auto_generated|_~71_combout\);

-- Location: LCCOMB_X95_Y17_N10
\ALU|Add0|auto_generated|result_int[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[13]~26_combout\ = (\ALU|Add0|auto_generated|_~72_combout\ & ((\banco_reg|rs_mem|readData[12]~72_combout\ & (\ALU|Add0|auto_generated|result_int[12]~25\ & VCC)) # (!\banco_reg|rs_mem|readData[12]~72_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[12]~25\)))) # (!\ALU|Add0|auto_generated|_~72_combout\ & ((\banco_reg|rs_mem|readData[12]~72_combout\ & (!\ALU|Add0|auto_generated|result_int[12]~25\)) # (!\banco_reg|rs_mem|readData[12]~72_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[12]~25\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[13]~27\ = CARRY((\ALU|Add0|auto_generated|_~72_combout\ & (!\banco_reg|rs_mem|readData[12]~72_combout\ & !\ALU|Add0|auto_generated|result_int[12]~25\)) # (!\ALU|Add0|auto_generated|_~72_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[12]~25\) # (!\banco_reg|rs_mem|readData[12]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~72_combout\,
	datab => \banco_reg|rs_mem|readData[12]~72_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[12]~25\,
	combout => \ALU|Add0|auto_generated|result_int[13]~26_combout\,
	cout => \ALU|Add0|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X100_Y17_N2
\ALU|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux19~2_combout\ = (\ALU|Add0|auto_generated|result_int[13]~26_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \ALU|Add0|auto_generated|result_int[13]~26_combout\,
	datad => \SW[4]~input_o\,
	combout => \ALU|Mux19~2_combout\);

-- Location: LCCOMB_X94_Y17_N8
\banco_reg|rt_mem|s_memory~306feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~306feeder_combout\ = \ALU|Mux19~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux19~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~306feeder_combout\);

-- Location: FF_X94_Y17_N9
\banco_reg|rt_mem|s_memory~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~306feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~306_q\);

-- Location: FF_X94_Y17_N23
\banco_reg|rt_mem|s_memory~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux19~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~50_q\);

-- Location: LCCOMB_X94_Y17_N22
\banco_reg|rt_mem|s_memory~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1113_combout\ = (!\banco_reg|rt_mem|s_memory~1064_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~306_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~50_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~306_q\,
	datac => \banco_reg|rt_mem|s_memory~50_q\,
	datad => \banco_reg|rt_mem|s_memory~1064_combout\,
	combout => \banco_reg|rt_mem|s_memory~1113_combout\);

-- Location: LCCOMB_X97_Y17_N8
\banco_reg|rt_mem|s_memory~338feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~338feeder_combout\ = \ALU|Mux19~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux19~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~338feeder_combout\);

-- Location: FF_X97_Y17_N9
\banco_reg|rt_mem|s_memory~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~338feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~338_q\);

-- Location: FF_X97_Y17_N31
\banco_reg|rt_mem|s_memory~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux19~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~82_q\);

-- Location: LCCOMB_X97_Y17_N30
\banco_reg|rt_mem|s_memory~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1114_combout\ = (\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~338_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~82_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|rt_mem|s_memory~338_q\,
	datac => \banco_reg|rt_mem|s_memory~82_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1114_combout\);

-- Location: LCCOMB_X94_Y17_N24
\banco_reg|rt_mem|s_memory~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1115_combout\ = (\banco_reg|rt_mem|s_memory~1113_combout\ & (!\instmem|Mux7~1_combout\)) # (!\banco_reg|rt_mem|s_memory~1113_combout\ & (\instmem|Mux7~1_combout\ & \banco_reg|rt_mem|s_memory~1114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1113_combout\,
	datab => \instmem|Mux7~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1114_combout\,
	combout => \banco_reg|rt_mem|s_memory~1115_combout\);

-- Location: LCCOMB_X94_Y17_N14
\ALU|Add0|auto_generated|_~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~72_combout\ = (\SW[3]~input_o\ & (\SW[4]~input_o\ $ (((!\banco_reg|rt_mem|s_memory~1115_combout\) # (!\MUX2|y[0]~80_combout\))))) # (!\SW[3]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1115_combout\,
	combout => \ALU|Add0|auto_generated|_~72_combout\);

-- Location: LCCOMB_X95_Y17_N12
\ALU|Add0|auto_generated|result_int[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[14]~28_combout\ = ((\banco_reg|rs_mem|readData[13]~68_combout\ $ (\ALU|Add0|auto_generated|_~73_combout\ $ (!\ALU|Add0|auto_generated|result_int[13]~27\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[14]~29\ = CARRY((\banco_reg|rs_mem|readData[13]~68_combout\ & ((\ALU|Add0|auto_generated|_~73_combout\) # (!\ALU|Add0|auto_generated|result_int[13]~27\))) # (!\banco_reg|rs_mem|readData[13]~68_combout\ & 
-- (\ALU|Add0|auto_generated|_~73_combout\ & !\ALU|Add0|auto_generated|result_int[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[13]~68_combout\,
	datab => \ALU|Add0|auto_generated|_~73_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[13]~27\,
	combout => \ALU|Add0|auto_generated|result_int[14]~28_combout\,
	cout => \ALU|Add0|auto_generated|result_int[14]~29\);

-- Location: LCCOMB_X100_Y17_N14
\ALU|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux18~2_combout\ = (\ALU|Add0|auto_generated|result_int[14]~28_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[14]~28_combout\,
	combout => \ALU|Mux18~2_combout\);

-- Location: FF_X96_Y19_N21
\banco_reg|rs_mem|s_memory~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux18~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~83_q\);

-- Location: LCCOMB_X98_Y19_N18
\banco_reg|rs_mem|s_memory~51feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~51feeder_combout\ = \ALU|Mux18~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux18~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~51feeder_combout\);

-- Location: FF_X98_Y19_N19
\banco_reg|rs_mem|s_memory~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~51feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~51_q\);

-- Location: LCCOMB_X96_Y19_N20
\banco_reg|rs_mem|s_memory~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1064_combout\ = (\instmem|Mux4~2_combout\ & (\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~83_q\))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~51_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~2_combout\,
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~83_q\,
	datad => \banco_reg|rs_mem|s_memory~51_q\,
	combout => \banco_reg|rs_mem|s_memory~1064_combout\);

-- Location: FF_X96_Y18_N23
\banco_reg|rs_mem|s_memory~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux18~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~307_q\);

-- Location: FF_X96_Y18_N29
\banco_reg|rs_mem|s_memory~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux18~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~339_q\);

-- Location: LCCOMB_X96_Y18_N28
\banco_reg|rs_mem|s_memory~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1065_combout\ = (\banco_reg|rs_mem|s_memory~1064_combout\ & (((\banco_reg|rs_mem|s_memory~339_q\) # (!\instmem|Mux4~1_combout\)))) # (!\banco_reg|rs_mem|s_memory~1064_combout\ & (\banco_reg|rs_mem|s_memory~307_q\ & 
-- ((\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~1064_combout\,
	datab => \banco_reg|rs_mem|s_memory~307_q\,
	datac => \banco_reg|rs_mem|s_memory~339_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rs_mem|s_memory~1065_combout\);

-- Location: LCCOMB_X96_Y18_N22
\banco_reg|rs_mem|readData[13]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[13]~68_combout\ = (\banco_reg|rs_mem|s_memory~1065_combout\ & ((\instmem|Mux5~0_combout\) # (\instmem|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux5~0_combout\,
	datab => \banco_reg|rs_mem|s_memory~1065_combout\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rs_mem|readData[13]~68_combout\);

-- Location: LCCOMB_X95_Y17_N14
\ALU|Add0|auto_generated|result_int[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[15]~30_combout\ = (\ALU|Add0|auto_generated|_~74_combout\ & ((\banco_reg|rs_mem|readData[14]~67_combout\ & (\ALU|Add0|auto_generated|result_int[14]~29\ & VCC)) # (!\banco_reg|rs_mem|readData[14]~67_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[14]~29\)))) # (!\ALU|Add0|auto_generated|_~74_combout\ & ((\banco_reg|rs_mem|readData[14]~67_combout\ & (!\ALU|Add0|auto_generated|result_int[14]~29\)) # (!\banco_reg|rs_mem|readData[14]~67_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[14]~29\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[15]~31\ = CARRY((\ALU|Add0|auto_generated|_~74_combout\ & (!\banco_reg|rs_mem|readData[14]~67_combout\ & !\ALU|Add0|auto_generated|result_int[14]~29\)) # (!\ALU|Add0|auto_generated|_~74_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[14]~29\) # (!\banco_reg|rs_mem|readData[14]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~74_combout\,
	datab => \banco_reg|rs_mem|readData[14]~67_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[14]~29\,
	combout => \ALU|Add0|auto_generated|result_int[15]~30_combout\,
	cout => \ALU|Add0|auto_generated|result_int[15]~31\);

-- Location: LCCOMB_X96_Y17_N8
\ALU|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux17~2_combout\ = (\ALU|Add0|auto_generated|result_int[15]~30_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[15]~30_combout\,
	combout => \ALU|Mux17~2_combout\);

-- Location: FF_X97_Y16_N3
\banco_reg|rt_mem|s_memory~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux17~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~308_q\);

-- Location: LCCOMB_X97_Y16_N2
\banco_reg|rt_mem|s_memory~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1108_combout\ = (\banco_reg|rt_mem|s_memory~308_q\ & ((\pcupdt|s_pc\(7)) # ((\pcupdt|s_pc\(6)) # (!\instmem|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(7),
	datab => \pcupdt|s_pc\(6),
	datac => \banco_reg|rt_mem|s_memory~308_q\,
	datad => \instmem|Mux7~0_combout\,
	combout => \banco_reg|rt_mem|s_memory~1108_combout\);

-- Location: FF_X97_Y17_N5
\banco_reg|rt_mem|s_memory~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux17~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~340_q\);

-- Location: FF_X96_Y19_N23
\banco_reg|rt_mem|s_memory~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux17~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~84_q\);

-- Location: FF_X96_Y19_N7
\banco_reg|rt_mem|s_memory~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux17~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~52_q\);

-- Location: LCCOMB_X96_Y19_N6
\banco_reg|rt_mem|s_memory~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1109_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~84_q\) # ((\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~52_q\ & !\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~84_q\,
	datab => \instmem|Mux7~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~52_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1109_combout\);

-- Location: LCCOMB_X97_Y17_N4
\banco_reg|rt_mem|s_memory~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1110_combout\ = (\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~1108_combout\ & ((!\banco_reg|rt_mem|s_memory~1109_combout\))) # (!\banco_reg|rt_mem|s_memory~1108_combout\ & (\banco_reg|rt_mem|s_memory~340_q\ & 
-- \banco_reg|rt_mem|s_memory~1109_combout\)))) # (!\instmem|Mux4~1_combout\ & (((\banco_reg|rt_mem|s_memory~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~1108_combout\,
	datac => \banco_reg|rt_mem|s_memory~340_q\,
	datad => \banco_reg|rt_mem|s_memory~1109_combout\,
	combout => \banco_reg|rt_mem|s_memory~1110_combout\);

-- Location: LCCOMB_X96_Y17_N4
\ALU|Add0|auto_generated|_~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~74_combout\ = (\SW[4]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1110_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1110_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \SW[3]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1110_combout\,
	combout => \ALU|Add0|auto_generated|_~74_combout\);

-- Location: LCCOMB_X95_Y17_N16
\ALU|Add0|auto_generated|result_int[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[16]~32_combout\ = ((\ALU|Add0|auto_generated|_~75_combout\ $ (\banco_reg|rs_mem|readData[15]~63_combout\ $ (!\ALU|Add0|auto_generated|result_int[15]~31\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[16]~33\ = CARRY((\ALU|Add0|auto_generated|_~75_combout\ & ((\banco_reg|rs_mem|readData[15]~63_combout\) # (!\ALU|Add0|auto_generated|result_int[15]~31\))) # (!\ALU|Add0|auto_generated|_~75_combout\ & 
-- (\banco_reg|rs_mem|readData[15]~63_combout\ & !\ALU|Add0|auto_generated|result_int[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~75_combout\,
	datab => \banco_reg|rs_mem|readData[15]~63_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[15]~31\,
	combout => \ALU|Add0|auto_generated|result_int[16]~32_combout\,
	cout => \ALU|Add0|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X100_Y17_N10
\ALU|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux16~2_combout\ = (\ALU|Add0|auto_generated|result_int[16]~32_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[16]~32_combout\,
	combout => \ALU|Mux16~2_combout\);

-- Location: LCCOMB_X97_Y17_N12
\banco_reg|rt_mem|s_memory~341feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~341feeder_combout\ = \ALU|Mux16~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux16~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~341feeder_combout\);

-- Location: FF_X97_Y17_N13
\banco_reg|rt_mem|s_memory~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~341feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~341_q\);

-- Location: FF_X97_Y17_N23
\banco_reg|rt_mem|s_memory~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux16~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~85_q\);

-- Location: LCCOMB_X97_Y17_N22
\banco_reg|rt_mem|s_memory~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1106_combout\ = (\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~341_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~85_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~341_q\,
	datac => \banco_reg|rt_mem|s_memory~85_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1106_combout\);

-- Location: LCCOMB_X94_Y17_N2
\banco_reg|rt_mem|s_memory~309feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~309feeder_combout\ = \ALU|Mux16~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux16~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~309feeder_combout\);

-- Location: FF_X94_Y17_N3
\banco_reg|rt_mem|s_memory~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~309feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~309_q\);

-- Location: FF_X94_Y17_N13
\banco_reg|rt_mem|s_memory~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux16~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~53_q\);

-- Location: LCCOMB_X94_Y17_N12
\banco_reg|rt_mem|s_memory~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1105_combout\ = (!\banco_reg|rt_mem|s_memory~1064_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~309_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~309_q\,
	datac => \banco_reg|rt_mem|s_memory~53_q\,
	datad => \banco_reg|rt_mem|s_memory~1064_combout\,
	combout => \banco_reg|rt_mem|s_memory~1105_combout\);

-- Location: LCCOMB_X94_Y17_N18
\banco_reg|rt_mem|s_memory~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1107_combout\ = (\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~1106_combout\ & !\banco_reg|rt_mem|s_memory~1105_combout\)) # (!\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instmem|Mux7~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~1106_combout\,
	datad => \banco_reg|rt_mem|s_memory~1105_combout\,
	combout => \banco_reg|rt_mem|s_memory~1107_combout\);

-- Location: LCCOMB_X94_Y17_N16
\ALU|Add0|auto_generated|_~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~75_combout\ = (\MUX2|y[0]~80_combout\ & (\banco_reg|rt_mem|s_memory~1107_combout\ $ (((!\SW[4]~input_o\ & \SW[3]~input_o\))))) # (!\MUX2|y[0]~80_combout\ & (!\SW[4]~input_o\ & (\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[0]~80_combout\,
	datab => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \banco_reg|rt_mem|s_memory~1107_combout\,
	combout => \ALU|Add0|auto_generated|_~75_combout\);

-- Location: LCCOMB_X95_Y17_N18
\ALU|Add0|auto_generated|result_int[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[17]~34_combout\ = (\banco_reg|rs_mem|readData[16]~59_combout\ & ((\ALU|Add0|auto_generated|_~76_combout\ & (\ALU|Add0|auto_generated|result_int[16]~33\ & VCC)) # (!\ALU|Add0|auto_generated|_~76_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[16]~33\)))) # (!\banco_reg|rs_mem|readData[16]~59_combout\ & ((\ALU|Add0|auto_generated|_~76_combout\ & (!\ALU|Add0|auto_generated|result_int[16]~33\)) # (!\ALU|Add0|auto_generated|_~76_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[16]~33\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[17]~35\ = CARRY((\banco_reg|rs_mem|readData[16]~59_combout\ & (!\ALU|Add0|auto_generated|_~76_combout\ & !\ALU|Add0|auto_generated|result_int[16]~33\)) # (!\banco_reg|rs_mem|readData[16]~59_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[16]~33\) # (!\ALU|Add0|auto_generated|_~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[16]~59_combout\,
	datab => \ALU|Add0|auto_generated|_~76_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[16]~33\,
	combout => \ALU|Add0|auto_generated|result_int[17]~34_combout\,
	cout => \ALU|Add0|auto_generated|result_int[17]~35\);

-- Location: LCCOMB_X99_Y17_N6
\ALU|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux15~2_combout\ = (\ALU|Add0|auto_generated|result_int[17]~34_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[17]~34_combout\,
	combout => \ALU|Mux15~2_combout\);

-- Location: LCCOMB_X99_Y17_N16
\banco_reg|rs_mem|s_memory~342feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~342feeder_combout\ = \ALU|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux15~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~342feeder_combout\);

-- Location: FF_X99_Y17_N17
\banco_reg|rs_mem|s_memory~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~342feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~342_q\);

-- Location: FF_X99_Y17_N27
\banco_reg|rs_mem|s_memory~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux15~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~310_q\);

-- Location: LCCOMB_X96_Y19_N4
\banco_reg|rs_mem|s_memory~86feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~86feeder_combout\ = \ALU|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux15~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~86feeder_combout\);

-- Location: FF_X96_Y19_N5
\banco_reg|rs_mem|s_memory~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~86feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~86_q\);

-- Location: FF_X96_Y19_N19
\banco_reg|rs_mem|s_memory~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux15~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~54_q\);

-- Location: LCCOMB_X96_Y19_N18
\banco_reg|rs_mem|s_memory~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1062_combout\ = (\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~86_q\ & ((\pcupdt|s_pc\(2))))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~54_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~2_combout\,
	datab => \banco_reg|rs_mem|s_memory~86_q\,
	datac => \banco_reg|rs_mem|s_memory~54_q\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|s_memory~1062_combout\);

-- Location: LCCOMB_X99_Y17_N26
\banco_reg|rs_mem|s_memory~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~1063_combout\ = (\instmem|Mux4~1_combout\ & ((\banco_reg|rs_mem|s_memory~1062_combout\ & (\banco_reg|rs_mem|s_memory~342_q\)) # (!\banco_reg|rs_mem|s_memory~1062_combout\ & ((\banco_reg|rs_mem|s_memory~310_q\))))) # 
-- (!\instmem|Mux4~1_combout\ & (((\banco_reg|rs_mem|s_memory~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|s_memory~342_q\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rs_mem|s_memory~310_q\,
	datad => \banco_reg|rs_mem|s_memory~1062_combout\,
	combout => \banco_reg|rs_mem|s_memory~1063_combout\);

-- Location: LCCOMB_X99_Y17_N22
\banco_reg|rs_mem|readData[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[16]~59_combout\ = (\banco_reg|rs_mem|s_memory~1063_combout\ & ((\instmem|Mux5~0_combout\) # (\instmem|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instmem|Mux5~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~1063_combout\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rs_mem|readData[16]~59_combout\);

-- Location: LCCOMB_X95_Y17_N20
\ALU|Add0|auto_generated|result_int[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[18]~36_combout\ = ((\ALU|Add0|auto_generated|_~77_combout\ $ (\banco_reg|rs_mem|readData[17]~58_combout\ $ (!\ALU|Add0|auto_generated|result_int[17]~35\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[18]~37\ = CARRY((\ALU|Add0|auto_generated|_~77_combout\ & ((\banco_reg|rs_mem|readData[17]~58_combout\) # (!\ALU|Add0|auto_generated|result_int[17]~35\))) # (!\ALU|Add0|auto_generated|_~77_combout\ & 
-- (\banco_reg|rs_mem|readData[17]~58_combout\ & !\ALU|Add0|auto_generated|result_int[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~77_combout\,
	datab => \banco_reg|rs_mem|readData[17]~58_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[17]~35\,
	combout => \ALU|Add0|auto_generated|result_int[18]~36_combout\,
	cout => \ALU|Add0|auto_generated|result_int[18]~37\);

-- Location: LCCOMB_X96_Y17_N6
\ALU|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux14~2_combout\ = (\ALU|Add0|auto_generated|result_int[18]~36_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[18]~36_combout\,
	combout => \ALU|Mux14~2_combout\);

-- Location: FF_X98_Y20_N31
\banco_reg|rt_mem|s_memory~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux14~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~311_q\);

-- Location: LCCOMB_X98_Y20_N30
\banco_reg|rt_mem|s_memory~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1100_combout\ = (\banco_reg|rt_mem|s_memory~311_q\ & ((\pcupdt|s_pc\(6)) # ((\pcupdt|s_pc\(7)) # (!\instmem|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(6),
	datab => \pcupdt|s_pc\(7),
	datac => \banco_reg|rt_mem|s_memory~311_q\,
	datad => \instmem|Mux7~0_combout\,
	combout => \banco_reg|rt_mem|s_memory~1100_combout\);

-- Location: FF_X98_Y20_N13
\banco_reg|rt_mem|s_memory~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux14~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~343_q\);

-- Location: LCCOMB_X97_Y20_N8
\banco_reg|rt_mem|s_memory~55feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~55feeder_combout\ = \ALU|Mux14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux14~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~55feeder_combout\);

-- Location: FF_X97_Y20_N9
\banco_reg|rt_mem|s_memory~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~55feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~55_q\);

-- Location: LCCOMB_X97_Y20_N6
\banco_reg|rt_mem|s_memory~87feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~87feeder_combout\ = \ALU|Mux14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux14~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~87feeder_combout\);

-- Location: FF_X97_Y20_N7
\banco_reg|rt_mem|s_memory~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~87feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~87_q\);

-- Location: LCCOMB_X98_Y20_N6
\banco_reg|rt_mem|s_memory~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1101_combout\ = (\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~87_q\) # (\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~55_q\ & ((!\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~55_q\,
	datab => \instmem|Mux7~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~87_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1101_combout\);

-- Location: LCCOMB_X98_Y20_N12
\banco_reg|rt_mem|s_memory~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1102_combout\ = (\banco_reg|rt_mem|s_memory~1100_combout\ & (\instmem|Mux4~1_combout\ $ (((\banco_reg|rt_mem|s_memory~1101_combout\))))) # (!\banco_reg|rt_mem|s_memory~1100_combout\ & (\banco_reg|rt_mem|s_memory~1101_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~343_q\) # (!\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1100_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~343_q\,
	datad => \banco_reg|rt_mem|s_memory~1101_combout\,
	combout => \banco_reg|rt_mem|s_memory~1102_combout\);

-- Location: LCCOMB_X98_Y20_N14
\ALU|Add0|auto_generated|_~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~77_combout\ = (\SW[3]~input_o\ & (\SW[4]~input_o\ $ (((!\banco_reg|rt_mem|s_memory~1102_combout\) # (!\MUX2|y[0]~80_combout\))))) # (!\SW[3]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1102_combout\,
	combout => \ALU|Add0|auto_generated|_~77_combout\);

-- Location: LCCOMB_X95_Y17_N22
\ALU|Add0|auto_generated|result_int[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[19]~38_combout\ = (\ALU|Add0|auto_generated|_~78_combout\ & ((\banco_reg|rs_mem|readData[18]~54_combout\ & (\ALU|Add0|auto_generated|result_int[18]~37\ & VCC)) # (!\banco_reg|rs_mem|readData[18]~54_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[18]~37\)))) # (!\ALU|Add0|auto_generated|_~78_combout\ & ((\banco_reg|rs_mem|readData[18]~54_combout\ & (!\ALU|Add0|auto_generated|result_int[18]~37\)) # (!\banco_reg|rs_mem|readData[18]~54_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[18]~37\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[19]~39\ = CARRY((\ALU|Add0|auto_generated|_~78_combout\ & (!\banco_reg|rs_mem|readData[18]~54_combout\ & !\ALU|Add0|auto_generated|result_int[18]~37\)) # (!\ALU|Add0|auto_generated|_~78_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[18]~37\) # (!\banco_reg|rs_mem|readData[18]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~78_combout\,
	datab => \banco_reg|rs_mem|readData[18]~54_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[18]~37\,
	combout => \ALU|Add0|auto_generated|result_int[19]~38_combout\,
	cout => \ALU|Add0|auto_generated|result_int[19]~39\);

-- Location: LCCOMB_X99_Y17_N14
\ALU|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux13~2_combout\ = (\ALU|Add0|auto_generated|result_int[19]~38_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[19]~38_combout\,
	combout => \ALU|Mux13~2_combout\);

-- Location: LCCOMB_X99_Y17_N24
\banco_reg|rt_mem|s_memory~344feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~344feeder_combout\ = \ALU|Mux13~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux13~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~344feeder_combout\);

-- Location: FF_X99_Y17_N25
\banco_reg|rt_mem|s_memory~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~344feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~344_q\);

-- Location: FF_X99_Y18_N31
\banco_reg|rt_mem|s_memory~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux13~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~88_q\);

-- Location: LCCOMB_X99_Y18_N30
\banco_reg|rt_mem|s_memory~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1098_combout\ = (\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~344_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~88_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~344_q\,
	datac => \banco_reg|rt_mem|s_memory~88_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1098_combout\);

-- Location: LCCOMB_X99_Y17_N2
\banco_reg|rt_mem|s_memory~312feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~312feeder_combout\ = \ALU|Mux13~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux13~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~312feeder_combout\);

-- Location: FF_X99_Y17_N3
\banco_reg|rt_mem|s_memory~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~312feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~312_q\);

-- Location: FF_X99_Y18_N1
\banco_reg|rt_mem|s_memory~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux13~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~56_q\);

-- Location: LCCOMB_X99_Y18_N0
\banco_reg|rt_mem|s_memory~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1097_combout\ = (!\banco_reg|rt_mem|s_memory~1064_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~312_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~56_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1064_combout\,
	datab => \banco_reg|rt_mem|s_memory~312_q\,
	datac => \banco_reg|rt_mem|s_memory~56_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1097_combout\);

-- Location: LCCOMB_X99_Y18_N12
\banco_reg|rt_mem|s_memory~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1099_combout\ = (\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~1098_combout\ & !\banco_reg|rt_mem|s_memory~1097_combout\)) # (!\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1097_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instmem|Mux7~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~1098_combout\,
	datad => \banco_reg|rt_mem|s_memory~1097_combout\,
	combout => \banco_reg|rt_mem|s_memory~1099_combout\);

-- Location: LCCOMB_X99_Y17_N0
\ALU|Add0|auto_generated|_~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~78_combout\ = (\MUX2|y[0]~80_combout\ & (\banco_reg|rt_mem|s_memory~1099_combout\ $ (((!\SW[4]~input_o\ & \SW[3]~input_o\))))) # (!\MUX2|y[0]~80_combout\ & (!\SW[4]~input_o\ & ((\SW[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[0]~80_combout\,
	datab => \SW[4]~input_o\,
	datac => \banco_reg|rt_mem|s_memory~1099_combout\,
	datad => \SW[3]~input_o\,
	combout => \ALU|Add0|auto_generated|_~78_combout\);

-- Location: LCCOMB_X95_Y17_N24
\ALU|Add0|auto_generated|result_int[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[20]~40_combout\ = ((\ALU|Add0|auto_generated|_~79_combout\ $ (\banco_reg|rs_mem|readData[19]~50_combout\ $ (!\ALU|Add0|auto_generated|result_int[19]~39\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[20]~41\ = CARRY((\ALU|Add0|auto_generated|_~79_combout\ & ((\banco_reg|rs_mem|readData[19]~50_combout\) # (!\ALU|Add0|auto_generated|result_int[19]~39\))) # (!\ALU|Add0|auto_generated|_~79_combout\ & 
-- (\banco_reg|rs_mem|readData[19]~50_combout\ & !\ALU|Add0|auto_generated|result_int[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~79_combout\,
	datab => \banco_reg|rs_mem|readData[19]~50_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[19]~39\,
	combout => \ALU|Add0|auto_generated|result_int[20]~40_combout\,
	cout => \ALU|Add0|auto_generated|result_int[20]~41\);

-- Location: LCCOMB_X95_Y20_N6
\ALU|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux12~2_combout\ = (\ALU|Add0|auto_generated|result_int[20]~40_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[20]~40_combout\,
	combout => \ALU|Mux12~2_combout\);

-- Location: LCCOMB_X94_Y20_N18
\banco_reg|rt_mem|s_memory~89feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~89feeder_combout\ = \ALU|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux12~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~89feeder_combout\);

-- Location: FF_X94_Y20_N19
\banco_reg|rt_mem|s_memory~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~89feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~89_q\);

-- Location: FF_X95_Y20_N9
\banco_reg|rt_mem|s_memory~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux12~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~345_q\);

-- Location: FF_X95_Y20_N3
\banco_reg|rt_mem|s_memory~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux12~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~313_q\);

-- Location: LCCOMB_X94_Y20_N20
\banco_reg|rt_mem|s_memory~57feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~57feeder_combout\ = \ALU|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux12~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~57feeder_combout\);

-- Location: FF_X94_Y20_N21
\banco_reg|rt_mem|s_memory~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~57feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~57_q\);

-- Location: LCCOMB_X95_Y20_N2
\banco_reg|rt_mem|s_memory~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1095_combout\ = (\instmem|Mux7~1_combout\ & (\instmem|Mux4~1_combout\)) # (!\instmem|Mux7~1_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~313_q\)) # (!\instmem|Mux4~1_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~57_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~313_q\,
	datad => \banco_reg|rt_mem|s_memory~57_q\,
	combout => \banco_reg|rt_mem|s_memory~1095_combout\);

-- Location: LCCOMB_X95_Y20_N8
\banco_reg|rt_mem|s_memory~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1096_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1095_combout\ & ((\banco_reg|rt_mem|s_memory~345_q\))) # (!\banco_reg|rt_mem|s_memory~1095_combout\ & (\banco_reg|rt_mem|s_memory~89_q\)))) # 
-- (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~89_q\,
	datac => \banco_reg|rt_mem|s_memory~345_q\,
	datad => \banco_reg|rt_mem|s_memory~1095_combout\,
	combout => \banco_reg|rt_mem|s_memory~1096_combout\);

-- Location: LCCOMB_X94_Y17_N10
\ALU|Add0|auto_generated|_~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~79_combout\ = (\SW[3]~input_o\ & (\SW[4]~input_o\ $ (((!\MUX2|y[0]~80_combout\) # (!\banco_reg|rt_mem|s_memory~1096_combout\))))) # (!\SW[3]~input_o\ & (((\banco_reg|rt_mem|s_memory~1096_combout\ & \MUX2|y[0]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datac => \banco_reg|rt_mem|s_memory~1096_combout\,
	datad => \MUX2|y[0]~80_combout\,
	combout => \ALU|Add0|auto_generated|_~79_combout\);

-- Location: LCCOMB_X95_Y17_N26
\ALU|Add0|auto_generated|result_int[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[21]~42_combout\ = (\ALU|Add0|auto_generated|_~80_combout\ & ((\banco_reg|rs_mem|readData[20]~46_combout\ & (\ALU|Add0|auto_generated|result_int[20]~41\ & VCC)) # (!\banco_reg|rs_mem|readData[20]~46_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[20]~41\)))) # (!\ALU|Add0|auto_generated|_~80_combout\ & ((\banco_reg|rs_mem|readData[20]~46_combout\ & (!\ALU|Add0|auto_generated|result_int[20]~41\)) # (!\banco_reg|rs_mem|readData[20]~46_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[20]~41\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[21]~43\ = CARRY((\ALU|Add0|auto_generated|_~80_combout\ & (!\banco_reg|rs_mem|readData[20]~46_combout\ & !\ALU|Add0|auto_generated|result_int[20]~41\)) # (!\ALU|Add0|auto_generated|_~80_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[20]~41\) # (!\banco_reg|rs_mem|readData[20]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~80_combout\,
	datab => \banco_reg|rs_mem|readData[20]~46_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[20]~41\,
	combout => \ALU|Add0|auto_generated|result_int[21]~42_combout\,
	cout => \ALU|Add0|auto_generated|result_int[21]~43\);

-- Location: LCCOMB_X96_Y17_N20
\ALU|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux11~2_combout\ = (\ALU|Add0|auto_generated|result_int[21]~42_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[3]~input_o\,
	datac => \ALU|Add0|auto_generated|result_int[21]~42_combout\,
	datad => \SW[4]~input_o\,
	combout => \ALU|Mux11~2_combout\);

-- Location: LCCOMB_X95_Y19_N10
\banco_reg|rt_mem|s_memory~90feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~90feeder_combout\ = \ALU|Mux11~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux11~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~90feeder_combout\);

-- Location: FF_X95_Y19_N11
\banco_reg|rt_mem|s_memory~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~90feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~90_q\);

-- Location: FF_X95_Y19_N25
\banco_reg|rt_mem|s_memory~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux11~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~58_q\);

-- Location: LCCOMB_X95_Y19_N24
\banco_reg|rt_mem|s_memory~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1093_combout\ = (\instmem|Mux4~1_combout\ & (((\instmem|Mux7~1_combout\)))) # (!\instmem|Mux4~1_combout\ & ((\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~90_q\)) # (!\instmem|Mux7~1_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~58_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~90_q\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~58_q\,
	datad => \instmem|Mux7~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1093_combout\);

-- Location: FF_X96_Y17_N31
\banco_reg|rt_mem|s_memory~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux11~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~346_q\);

-- Location: FF_X97_Y15_N5
\banco_reg|rt_mem|s_memory~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux11~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~314_q\);

-- Location: LCCOMB_X97_Y15_N4
\banco_reg|rt_mem|s_memory~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1092_combout\ = (\banco_reg|rt_mem|s_memory~314_q\ & ((\pcupdt|s_pc\(6)) # ((\pcupdt|s_pc\(7)) # (!\instmem|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(6),
	datab => \pcupdt|s_pc\(7),
	datac => \banco_reg|rt_mem|s_memory~314_q\,
	datad => \instmem|Mux7~0_combout\,
	combout => \banco_reg|rt_mem|s_memory~1092_combout\);

-- Location: LCCOMB_X96_Y17_N30
\banco_reg|rt_mem|s_memory~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1094_combout\ = (\banco_reg|rt_mem|s_memory~1093_combout\ & (((\banco_reg|rt_mem|s_memory~346_q\ & !\banco_reg|rt_mem|s_memory~1092_combout\)) # (!\instmem|Mux4~1_combout\))) # (!\banco_reg|rt_mem|s_memory~1093_combout\ & 
-- (\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~1092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1093_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~346_q\,
	datad => \banco_reg|rt_mem|s_memory~1092_combout\,
	combout => \banco_reg|rt_mem|s_memory~1094_combout\);

-- Location: LCCOMB_X96_Y17_N2
\ALU|Add0|auto_generated|_~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~80_combout\ = (\SW[4]~input_o\ & (((\banco_reg|rt_mem|s_memory~1094_combout\ & \MUX2|y[0]~80_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\banco_reg|rt_mem|s_memory~1094_combout\ & \MUX2|y[0]~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \SW[3]~input_o\,
	datac => \banco_reg|rt_mem|s_memory~1094_combout\,
	datad => \MUX2|y[0]~80_combout\,
	combout => \ALU|Add0|auto_generated|_~80_combout\);

-- Location: LCCOMB_X95_Y17_N28
\ALU|Add0|auto_generated|result_int[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[22]~44_combout\ = ((\ALU|Add0|auto_generated|_~81_combout\ $ (\banco_reg|rs_mem|readData[21]~42_combout\ $ (!\ALU|Add0|auto_generated|result_int[21]~43\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[22]~45\ = CARRY((\ALU|Add0|auto_generated|_~81_combout\ & ((\banco_reg|rs_mem|readData[21]~42_combout\) # (!\ALU|Add0|auto_generated|result_int[21]~43\))) # (!\ALU|Add0|auto_generated|_~81_combout\ & 
-- (\banco_reg|rs_mem|readData[21]~42_combout\ & !\ALU|Add0|auto_generated|result_int[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~81_combout\,
	datab => \banco_reg|rs_mem|readData[21]~42_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[21]~43\,
	combout => \ALU|Add0|auto_generated|result_int[22]~44_combout\,
	cout => \ALU|Add0|auto_generated|result_int[22]~45\);

-- Location: LCCOMB_X94_Y16_N2
\ALU|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux10~2_combout\ = (\ALU|Add0|auto_generated|result_int[22]~44_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[22]~44_combout\,
	combout => \ALU|Mux10~2_combout\);

-- Location: LCCOMB_X94_Y16_N14
\banco_reg|rt_mem|s_memory~347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~347feeder_combout\ = \ALU|Mux10~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux10~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~347feeder_combout\);

-- Location: FF_X94_Y16_N15
\banco_reg|rt_mem|s_memory~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~347feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~347_q\);

-- Location: FF_X94_Y16_N13
\banco_reg|rt_mem|s_memory~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux10~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~91_q\);

-- Location: LCCOMB_X94_Y16_N12
\banco_reg|rt_mem|s_memory~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1090_combout\ = (\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~347_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~91_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|rt_mem|s_memory~347_q\,
	datac => \banco_reg|rt_mem|s_memory~91_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1090_combout\);

-- Location: LCCOMB_X94_Y17_N6
\banco_reg|rt_mem|s_memory~315feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~315feeder_combout\ = \ALU|Mux10~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux10~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~315feeder_combout\);

-- Location: FF_X94_Y17_N7
\banco_reg|rt_mem|s_memory~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~315feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~315_q\);

-- Location: FF_X94_Y17_N5
\banco_reg|rt_mem|s_memory~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux10~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~59_q\);

-- Location: LCCOMB_X94_Y17_N4
\banco_reg|rt_mem|s_memory~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1089_combout\ = (!\banco_reg|rt_mem|s_memory~1064_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~315_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~59_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~315_q\,
	datac => \banco_reg|rt_mem|s_memory~59_q\,
	datad => \banco_reg|rt_mem|s_memory~1064_combout\,
	combout => \banco_reg|rt_mem|s_memory~1089_combout\);

-- Location: LCCOMB_X94_Y16_N30
\banco_reg|rt_mem|s_memory~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1091_combout\ = (\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~1090_combout\ & !\banco_reg|rt_mem|s_memory~1089_combout\)) # (!\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1089_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1090_combout\,
	datab => \instmem|Mux7~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1089_combout\,
	combout => \banco_reg|rt_mem|s_memory~1091_combout\);

-- Location: LCCOMB_X94_Y16_N10
\ALU|Add0|auto_generated|_~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~81_combout\ = (\SW[4]~input_o\ & (((\banco_reg|rt_mem|s_memory~1091_combout\ & \MUX2|y[0]~80_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\banco_reg|rt_mem|s_memory~1091_combout\ & \MUX2|y[0]~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \SW[3]~input_o\,
	datac => \banco_reg|rt_mem|s_memory~1091_combout\,
	datad => \MUX2|y[0]~80_combout\,
	combout => \ALU|Add0|auto_generated|_~81_combout\);

-- Location: LCCOMB_X95_Y17_N30
\ALU|Add0|auto_generated|result_int[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[23]~46_combout\ = (\ALU|Add0|auto_generated|_~82_combout\ & ((\banco_reg|rs_mem|readData[22]~38_combout\ & (\ALU|Add0|auto_generated|result_int[22]~45\ & VCC)) # (!\banco_reg|rs_mem|readData[22]~38_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[22]~45\)))) # (!\ALU|Add0|auto_generated|_~82_combout\ & ((\banco_reg|rs_mem|readData[22]~38_combout\ & (!\ALU|Add0|auto_generated|result_int[22]~45\)) # (!\banco_reg|rs_mem|readData[22]~38_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[22]~45\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[23]~47\ = CARRY((\ALU|Add0|auto_generated|_~82_combout\ & (!\banco_reg|rs_mem|readData[22]~38_combout\ & !\ALU|Add0|auto_generated|result_int[22]~45\)) # (!\ALU|Add0|auto_generated|_~82_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[22]~45\) # (!\banco_reg|rs_mem|readData[22]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~82_combout\,
	datab => \banco_reg|rs_mem|readData[22]~38_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[22]~45\,
	combout => \ALU|Add0|auto_generated|result_int[23]~46_combout\,
	cout => \ALU|Add0|auto_generated|result_int[23]~47\);

-- Location: LCCOMB_X96_Y16_N20
\ALU|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux9~2_combout\ = (\ALU|Add0|auto_generated|result_int[23]~46_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \ALU|Add0|auto_generated|result_int[23]~46_combout\,
	datad => \SW[3]~input_o\,
	combout => \ALU|Mux9~2_combout\);

-- Location: FF_X95_Y16_N27
\banco_reg|rt_mem|s_memory~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux9~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~92_q\);

-- Location: FF_X95_Y20_N19
\banco_reg|rt_mem|s_memory~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux9~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~348_q\);

-- Location: LCCOMB_X96_Y20_N6
\banco_reg|rt_mem|s_memory~316feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~316feeder_combout\ = \ALU|Mux9~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux9~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~316feeder_combout\);

-- Location: FF_X96_Y20_N7
\banco_reg|rt_mem|s_memory~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~316feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~316_q\);

-- Location: LCCOMB_X96_Y20_N28
\banco_reg|rt_mem|s_memory~60feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~60feeder_combout\ = \ALU|Mux9~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux9~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~60feeder_combout\);

-- Location: FF_X96_Y20_N29
\banco_reg|rt_mem|s_memory~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~60feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~60_q\);

-- Location: LCCOMB_X95_Y20_N0
\banco_reg|rt_mem|s_memory~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1087_combout\ = (\instmem|Mux7~1_combout\ & (((\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~316_q\)) # (!\instmem|Mux4~1_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~316_q\,
	datab => \banco_reg|rt_mem|s_memory~60_q\,
	datac => \instmem|Mux7~1_combout\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1087_combout\);

-- Location: LCCOMB_X95_Y20_N18
\banco_reg|rt_mem|s_memory~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1088_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1087_combout\ & ((\banco_reg|rt_mem|s_memory~348_q\))) # (!\banco_reg|rt_mem|s_memory~1087_combout\ & (\banco_reg|rt_mem|s_memory~92_q\)))) # 
-- (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~1087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~92_q\,
	datac => \banco_reg|rt_mem|s_memory~348_q\,
	datad => \banco_reg|rt_mem|s_memory~1087_combout\,
	combout => \banco_reg|rt_mem|s_memory~1088_combout\);

-- Location: LCCOMB_X95_Y20_N22
\ALU|Add0|auto_generated|_~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~82_combout\ = (\SW[4]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1088_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1088_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \SW[3]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1088_combout\,
	combout => \ALU|Add0|auto_generated|_~82_combout\);

-- Location: LCCOMB_X95_Y16_N0
\ALU|Add0|auto_generated|result_int[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[24]~48_combout\ = ((\ALU|Add0|auto_generated|_~83_combout\ $ (\banco_reg|rs_mem|readData[23]~34_combout\ $ (!\ALU|Add0|auto_generated|result_int[23]~47\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[24]~49\ = CARRY((\ALU|Add0|auto_generated|_~83_combout\ & ((\banco_reg|rs_mem|readData[23]~34_combout\) # (!\ALU|Add0|auto_generated|result_int[23]~47\))) # (!\ALU|Add0|auto_generated|_~83_combout\ & 
-- (\banco_reg|rs_mem|readData[23]~34_combout\ & !\ALU|Add0|auto_generated|result_int[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~83_combout\,
	datab => \banco_reg|rs_mem|readData[23]~34_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[23]~47\,
	combout => \ALU|Add0|auto_generated|result_int[24]~48_combout\,
	cout => \ALU|Add0|auto_generated|result_int[24]~49\);

-- Location: LCCOMB_X96_Y16_N26
\ALU|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux8~2_combout\ = (\ALU|Add0|auto_generated|result_int[24]~48_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \ALU|Add0|auto_generated|result_int[24]~48_combout\,
	datad => \SW[4]~input_o\,
	combout => \ALU|Mux8~2_combout\);

-- Location: FF_X97_Y16_N27
\banco_reg|rt_mem|s_memory~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux8~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~317_q\);

-- Location: LCCOMB_X97_Y16_N26
\banco_reg|rt_mem|s_memory~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1084_combout\ = (\banco_reg|rt_mem|s_memory~317_q\ & ((\pcupdt|s_pc\(7)) # ((\pcupdt|s_pc\(6)) # (!\instmem|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(7),
	datab => \pcupdt|s_pc\(6),
	datac => \banco_reg|rt_mem|s_memory~317_q\,
	datad => \instmem|Mux7~0_combout\,
	combout => \banco_reg|rt_mem|s_memory~1084_combout\);

-- Location: FF_X97_Y16_N25
\banco_reg|rt_mem|s_memory~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux8~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~349_q\);

-- Location: FF_X96_Y19_N29
\banco_reg|rt_mem|s_memory~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux8~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~93_q\);

-- Location: FF_X96_Y19_N17
\banco_reg|rt_mem|s_memory~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux8~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~61_q\);

-- Location: LCCOMB_X96_Y19_N16
\banco_reg|rt_mem|s_memory~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1085_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~93_q\) # ((\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~61_q\ & !\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~93_q\,
	datac => \banco_reg|rt_mem|s_memory~61_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1085_combout\);

-- Location: LCCOMB_X97_Y16_N24
\banco_reg|rt_mem|s_memory~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1086_combout\ = (\banco_reg|rt_mem|s_memory~1084_combout\ & (\instmem|Mux4~1_combout\ $ (((\banco_reg|rt_mem|s_memory~1085_combout\))))) # (!\banco_reg|rt_mem|s_memory~1084_combout\ & (\banco_reg|rt_mem|s_memory~1085_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~349_q\) # (!\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1084_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~349_q\,
	datad => \banco_reg|rt_mem|s_memory~1085_combout\,
	combout => \banco_reg|rt_mem|s_memory~1086_combout\);

-- Location: LCCOMB_X97_Y16_N8
\ALU|Add0|auto_generated|_~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~83_combout\ = (\SW[3]~input_o\ & (\SW[4]~input_o\ $ (((!\banco_reg|rt_mem|s_memory~1086_combout\) # (!\MUX2|y[0]~80_combout\))))) # (!\SW[3]~input_o\ & (\MUX2|y[0]~80_combout\ & ((\banco_reg|rt_mem|s_memory~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \MUX2|y[0]~80_combout\,
	datac => \SW[4]~input_o\,
	datad => \banco_reg|rt_mem|s_memory~1086_combout\,
	combout => \ALU|Add0|auto_generated|_~83_combout\);

-- Location: LCCOMB_X95_Y16_N2
\ALU|Add0|auto_generated|result_int[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[25]~50_combout\ = (\ALU|Add0|auto_generated|_~84_combout\ & ((\banco_reg|rs_mem|readData[24]~30_combout\ & (\ALU|Add0|auto_generated|result_int[24]~49\ & VCC)) # (!\banco_reg|rs_mem|readData[24]~30_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[24]~49\)))) # (!\ALU|Add0|auto_generated|_~84_combout\ & ((\banco_reg|rs_mem|readData[24]~30_combout\ & (!\ALU|Add0|auto_generated|result_int[24]~49\)) # (!\banco_reg|rs_mem|readData[24]~30_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[24]~49\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[25]~51\ = CARRY((\ALU|Add0|auto_generated|_~84_combout\ & (!\banco_reg|rs_mem|readData[24]~30_combout\ & !\ALU|Add0|auto_generated|result_int[24]~49\)) # (!\ALU|Add0|auto_generated|_~84_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[24]~49\) # (!\banco_reg|rs_mem|readData[24]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~84_combout\,
	datab => \banco_reg|rs_mem|readData[24]~30_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[24]~49\,
	combout => \ALU|Add0|auto_generated|result_int[25]~50_combout\,
	cout => \ALU|Add0|auto_generated|result_int[25]~51\);

-- Location: LCCOMB_X96_Y16_N6
\ALU|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux7~2_combout\ = (\ALU|Add0|auto_generated|result_int[25]~50_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[25]~50_combout\,
	combout => \ALU|Mux7~2_combout\);

-- Location: FF_X96_Y16_N17
\banco_reg|rt_mem|s_memory~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux7~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~318_q\);

-- Location: FF_X99_Y16_N31
\banco_reg|rt_mem|s_memory~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux7~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~62_q\);

-- Location: LCCOMB_X99_Y16_N30
\banco_reg|rt_mem|s_memory~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1081_combout\ = (!\banco_reg|rt_mem|s_memory~1064_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~318_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~62_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~318_q\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~62_q\,
	datad => \banco_reg|rt_mem|s_memory~1064_combout\,
	combout => \banco_reg|rt_mem|s_memory~1081_combout\);

-- Location: LCCOMB_X96_Y16_N10
\banco_reg|rt_mem|s_memory~350feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~350feeder_combout\ = \ALU|Mux7~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux7~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~350feeder_combout\);

-- Location: FF_X96_Y16_N11
\banco_reg|rt_mem|s_memory~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~350feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~350_q\);

-- Location: FF_X99_Y16_N21
\banco_reg|rt_mem|s_memory~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux7~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~94_q\);

-- Location: LCCOMB_X99_Y16_N20
\banco_reg|rt_mem|s_memory~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1082_combout\ = (\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~350_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~94_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~350_q\,
	datac => \banco_reg|rt_mem|s_memory~94_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1082_combout\);

-- Location: LCCOMB_X99_Y16_N0
\banco_reg|rt_mem|s_memory~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1083_combout\ = (\instmem|Mux7~1_combout\ & (!\banco_reg|rt_mem|s_memory~1081_combout\ & \banco_reg|rt_mem|s_memory~1082_combout\)) # (!\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~1081_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~1081_combout\,
	datad => \banco_reg|rt_mem|s_memory~1082_combout\,
	combout => \banco_reg|rt_mem|s_memory~1083_combout\);

-- Location: LCCOMB_X99_Y16_N2
\ALU|Add0|auto_generated|_~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~84_combout\ = (\MUX2|y[0]~80_combout\ & (\banco_reg|rt_mem|s_memory~1083_combout\ $ (((\SW[3]~input_o\ & !\SW[4]~input_o\))))) # (!\MUX2|y[0]~80_combout\ & (\SW[3]~input_o\ & (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[0]~80_combout\,
	datab => \SW[3]~input_o\,
	datac => \SW[4]~input_o\,
	datad => \banco_reg|rt_mem|s_memory~1083_combout\,
	combout => \ALU|Add0|auto_generated|_~84_combout\);

-- Location: LCCOMB_X95_Y16_N4
\ALU|Add0|auto_generated|result_int[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[26]~52_combout\ = ((\ALU|Add0|auto_generated|_~85_combout\ $ (\banco_reg|rs_mem|readData[25]~26_combout\ $ (!\ALU|Add0|auto_generated|result_int[25]~51\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[26]~53\ = CARRY((\ALU|Add0|auto_generated|_~85_combout\ & ((\banco_reg|rs_mem|readData[25]~26_combout\) # (!\ALU|Add0|auto_generated|result_int[25]~51\))) # (!\ALU|Add0|auto_generated|_~85_combout\ & 
-- (\banco_reg|rs_mem|readData[25]~26_combout\ & !\ALU|Add0|auto_generated|result_int[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~85_combout\,
	datab => \banco_reg|rs_mem|readData[25]~26_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[25]~51\,
	combout => \ALU|Add0|auto_generated|result_int[26]~52_combout\,
	cout => \ALU|Add0|auto_generated|result_int[26]~53\);

-- Location: LCCOMB_X95_Y16_N18
\ALU|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux6~2_combout\ = (\ALU|Add0|auto_generated|result_int[26]~52_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \ALU|Add0|auto_generated|result_int[26]~52_combout\,
	datad => \SW[4]~input_o\,
	combout => \ALU|Mux6~2_combout\);

-- Location: FF_X95_Y16_N29
\banco_reg|rt_mem|s_memory~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux6~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~95_q\);

-- Location: FF_X94_Y19_N23
\banco_reg|rt_mem|s_memory~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux6~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~351_q\);

-- Location: LCCOMB_X94_Y19_N16
\banco_reg|rt_mem|s_memory~319feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~319feeder_combout\ = \ALU|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux6~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~319feeder_combout\);

-- Location: FF_X94_Y19_N17
\banco_reg|rt_mem|s_memory~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~319feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~319_q\);

-- Location: FF_X95_Y19_N17
\banco_reg|rt_mem|s_memory~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux6~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~63_q\);

-- Location: LCCOMB_X95_Y19_N16
\banco_reg|rt_mem|s_memory~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1079_combout\ = (\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~319_q\) # ((\instmem|Mux7~1_combout\)))) # (!\instmem|Mux4~1_combout\ & (((\banco_reg|rt_mem|s_memory~63_q\ & !\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~319_q\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~63_q\,
	datad => \instmem|Mux7~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1079_combout\);

-- Location: LCCOMB_X94_Y19_N22
\banco_reg|rt_mem|s_memory~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1080_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1079_combout\ & ((\banco_reg|rt_mem|s_memory~351_q\))) # (!\banco_reg|rt_mem|s_memory~1079_combout\ & (\banco_reg|rt_mem|s_memory~95_q\)))) # 
-- (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~1079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~95_q\,
	datac => \banco_reg|rt_mem|s_memory~351_q\,
	datad => \banco_reg|rt_mem|s_memory~1079_combout\,
	combout => \banco_reg|rt_mem|s_memory~1080_combout\);

-- Location: LCCOMB_X94_Y19_N18
\ALU|Add0|auto_generated|_~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~85_combout\ = (\banco_reg|rt_mem|s_memory~1080_combout\ & (\MUX2|y[0]~80_combout\ $ (((\SW[3]~input_o\ & !\SW[4]~input_o\))))) # (!\banco_reg|rt_mem|s_memory~1080_combout\ & (\SW[3]~input_o\ & ((!\SW[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~1080_combout\,
	datab => \SW[3]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \SW[4]~input_o\,
	combout => \ALU|Add0|auto_generated|_~85_combout\);

-- Location: LCCOMB_X95_Y16_N6
\ALU|Add0|auto_generated|result_int[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[27]~54_combout\ = (\banco_reg|rs_mem|readData[26]~22_combout\ & ((\ALU|Add0|auto_generated|_~86_combout\ & (\ALU|Add0|auto_generated|result_int[26]~53\ & VCC)) # (!\ALU|Add0|auto_generated|_~86_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[26]~53\)))) # (!\banco_reg|rs_mem|readData[26]~22_combout\ & ((\ALU|Add0|auto_generated|_~86_combout\ & (!\ALU|Add0|auto_generated|result_int[26]~53\)) # (!\ALU|Add0|auto_generated|_~86_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[26]~53\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[27]~55\ = CARRY((\banco_reg|rs_mem|readData[26]~22_combout\ & (!\ALU|Add0|auto_generated|_~86_combout\ & !\ALU|Add0|auto_generated|result_int[26]~53\)) # (!\banco_reg|rs_mem|readData[26]~22_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[26]~53\) # (!\ALU|Add0|auto_generated|_~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[26]~22_combout\,
	datab => \ALU|Add0|auto_generated|_~86_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[26]~53\,
	combout => \ALU|Add0|auto_generated|result_int[27]~54_combout\,
	cout => \ALU|Add0|auto_generated|result_int[27]~55\);

-- Location: LCCOMB_X95_Y16_N26
\ALU|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux5~2_combout\ = (\ALU|Add0|auto_generated|result_int[27]~54_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[27]~54_combout\,
	combout => \ALU|Mux5~2_combout\);

-- Location: LCCOMB_X96_Y16_N4
\banco_reg|rs_mem|s_memory~320feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~320feeder_combout\ = \ALU|Mux5~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux5~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~320feeder_combout\);

-- Location: FF_X96_Y16_N5
\banco_reg|rs_mem|s_memory~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~320feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~320_q\);

-- Location: FF_X95_Y15_N23
\banco_reg|rs_mem|s_memory~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux5~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~64_q\);

-- Location: LCCOMB_X95_Y15_N22
\banco_reg|rs_mem|readData[26]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[26]~21_combout\ = (\instmem|Mux4~2_combout\ & (!\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~320_q\))) # (!\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~64_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \banco_reg|rs_mem|s_memory~320_q\,
	datac => \banco_reg|rs_mem|s_memory~64_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[26]~21_combout\);

-- Location: FF_X95_Y15_N19
\banco_reg|rs_mem|s_memory~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux5~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~96_q\);

-- Location: FF_X95_Y16_N25
\banco_reg|rs_mem|s_memory~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux5~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~352_q\);

-- Location: LCCOMB_X95_Y15_N16
\banco_reg|rs_mem|readData[26]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[26]~19_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~96_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~352_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(3),
	datac => \banco_reg|rs_mem|s_memory~96_q\,
	datad => \banco_reg|rs_mem|s_memory~352_q\,
	combout => \banco_reg|rs_mem|readData[26]~19_combout\);

-- Location: LCCOMB_X95_Y15_N18
\banco_reg|rs_mem|readData[26]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[26]~20_combout\ = (\pcupdt|s_pc\(2) & (((\banco_reg|rs_mem|s_memory~96_q\)))) # (!\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[26]~19_combout\))) # (!\instmem|Mux4~0_combout\ & 
-- (\banco_reg|rs_mem|s_memory~96_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~96_q\,
	datad => \banco_reg|rs_mem|readData[26]~19_combout\,
	combout => \banco_reg|rs_mem|readData[26]~20_combout\);

-- Location: LCCOMB_X95_Y15_N4
\banco_reg|rs_mem|readData[26]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[26]~22_combout\ = (\banco_reg|rs_mem|readData[26]~21_combout\ & (\instmem|Mux4~1_combout\ & (!\instmem|Mux5~0_combout\))) # (!\banco_reg|rs_mem|readData[26]~21_combout\ & (((\instmem|Mux5~0_combout\ & 
-- \banco_reg|rs_mem|readData[26]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[26]~21_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \instmem|Mux5~0_combout\,
	datad => \banco_reg|rs_mem|readData[26]~20_combout\,
	combout => \banco_reg|rs_mem|readData[26]~22_combout\);

-- Location: LCCOMB_X95_Y16_N8
\ALU|Add0|auto_generated|result_int[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[28]~56_combout\ = ((\banco_reg|rs_mem|readData[27]~18_combout\ $ (\ALU|Add0|auto_generated|_~87_combout\ $ (!\ALU|Add0|auto_generated|result_int[27]~55\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[28]~57\ = CARRY((\banco_reg|rs_mem|readData[27]~18_combout\ & ((\ALU|Add0|auto_generated|_~87_combout\) # (!\ALU|Add0|auto_generated|result_int[27]~55\))) # (!\banco_reg|rs_mem|readData[27]~18_combout\ & 
-- (\ALU|Add0|auto_generated|_~87_combout\ & !\ALU|Add0|auto_generated|result_int[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[27]~18_combout\,
	datab => \ALU|Add0|auto_generated|_~87_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[27]~55\,
	combout => \ALU|Add0|auto_generated|result_int[28]~56_combout\,
	cout => \ALU|Add0|auto_generated|result_int[28]~57\);

-- Location: LCCOMB_X95_Y16_N24
\ALU|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux4~2_combout\ = (\ALU|Add0|auto_generated|result_int[28]~56_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[28]~56_combout\,
	combout => \ALU|Mux4~2_combout\);

-- Location: LCCOMB_X97_Y20_N16
\banco_reg|rs_mem|s_memory~97feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~97feeder_combout\ = \ALU|Mux4~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~97feeder_combout\);

-- Location: FF_X97_Y20_N17
\banco_reg|rs_mem|s_memory~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~97feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~97_q\);

-- Location: LCCOMB_X98_Y16_N12
\banco_reg|rs_mem|s_memory~353feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~353feeder_combout\ = \ALU|Mux4~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~353feeder_combout\);

-- Location: FF_X98_Y16_N13
\banco_reg|rs_mem|s_memory~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~353feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~353_q\);

-- Location: LCCOMB_X97_Y20_N30
\banco_reg|rs_mem|readData[27]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[27]~15_combout\ = (\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~97_q\)) # (!\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~353_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|rs_mem|s_memory~97_q\,
	datac => \banco_reg|rs_mem|s_memory~353_q\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[27]~15_combout\);

-- Location: LCCOMB_X97_Y20_N20
\banco_reg|rs_mem|readData[27]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[27]~16_combout\ = (\instmem|Mux4~0_combout\ & ((\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~97_q\)) # (!\pcupdt|s_pc\(2) & ((\banco_reg|rs_mem|readData[27]~15_combout\))))) # (!\instmem|Mux4~0_combout\ & 
-- (\banco_reg|rs_mem|s_memory~97_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \banco_reg|rs_mem|s_memory~97_q\,
	datac => \banco_reg|rs_mem|readData[27]~15_combout\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|readData[27]~16_combout\);

-- Location: LCCOMB_X92_Y16_N16
\banco_reg|rs_mem|s_memory~65feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~65feeder_combout\ = \ALU|Mux4~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~65feeder_combout\);

-- Location: FF_X92_Y16_N17
\banco_reg|rs_mem|s_memory~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~65feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~65_q\);

-- Location: FF_X96_Y16_N19
\banco_reg|rs_mem|s_memory~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux4~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~321_q\);

-- Location: LCCOMB_X96_Y16_N18
\banco_reg|rs_mem|readData[27]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[27]~17_combout\ = (\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~321_q\ & !\pcupdt|s_pc\(2))))) # (!\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~65_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~2_combout\,
	datab => \banco_reg|rs_mem|s_memory~65_q\,
	datac => \banco_reg|rs_mem|s_memory~321_q\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|readData[27]~17_combout\);

-- Location: LCCOMB_X96_Y20_N20
\banco_reg|rs_mem|readData[27]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[27]~18_combout\ = (\instmem|Mux5~0_combout\ & (((\banco_reg|rs_mem|readData[27]~16_combout\ & !\banco_reg|rs_mem|readData[27]~17_combout\)))) # (!\instmem|Mux5~0_combout\ & (\instmem|Mux4~1_combout\ & 
-- ((\banco_reg|rs_mem|readData[27]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \instmem|Mux5~0_combout\,
	datac => \banco_reg|rs_mem|readData[27]~16_combout\,
	datad => \banco_reg|rs_mem|readData[27]~17_combout\,
	combout => \banco_reg|rs_mem|readData[27]~18_combout\);

-- Location: LCCOMB_X95_Y16_N10
\ALU|Add0|auto_generated|result_int[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[29]~58_combout\ = (\ALU|Add0|auto_generated|_~88_combout\ & ((\banco_reg|rs_mem|readData[28]~14_combout\ & (\ALU|Add0|auto_generated|result_int[28]~57\ & VCC)) # (!\banco_reg|rs_mem|readData[28]~14_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[28]~57\)))) # (!\ALU|Add0|auto_generated|_~88_combout\ & ((\banco_reg|rs_mem|readData[28]~14_combout\ & (!\ALU|Add0|auto_generated|result_int[28]~57\)) # (!\banco_reg|rs_mem|readData[28]~14_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[28]~57\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[29]~59\ = CARRY((\ALU|Add0|auto_generated|_~88_combout\ & (!\banco_reg|rs_mem|readData[28]~14_combout\ & !\ALU|Add0|auto_generated|result_int[28]~57\)) # (!\ALU|Add0|auto_generated|_~88_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[28]~57\) # (!\banco_reg|rs_mem|readData[28]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~88_combout\,
	datab => \banco_reg|rs_mem|readData[28]~14_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[28]~57\,
	combout => \ALU|Add0|auto_generated|result_int[29]~58_combout\,
	cout => \ALU|Add0|auto_generated|result_int[29]~59\);

-- Location: LCCOMB_X95_Y16_N28
\ALU|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux3~2_combout\ = (\ALU|Add0|auto_generated|result_int[29]~58_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[29]~58_combout\,
	combout => \ALU|Mux3~2_combout\);

-- Location: LCCOMB_X98_Y16_N18
\banco_reg|rt_mem|s_memory~354feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~354feeder_combout\ = \ALU|Mux3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux3~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~354feeder_combout\);

-- Location: FF_X98_Y16_N19
\banco_reg|rt_mem|s_memory~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~354feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~354_q\);

-- Location: FF_X95_Y16_N31
\banco_reg|rt_mem|s_memory~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux3~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~98_q\);

-- Location: LCCOMB_X95_Y15_N12
\banco_reg|rt_mem|s_memory~66feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~66feeder_combout\ = \ALU|Mux3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux3~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~66feeder_combout\);

-- Location: FF_X95_Y15_N13
\banco_reg|rt_mem|s_memory~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~66feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~66_q\);

-- Location: FF_X96_Y16_N31
\banco_reg|rt_mem|s_memory~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux3~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~322_q\);

-- Location: LCCOMB_X97_Y15_N24
\banco_reg|rt_mem|s_memory~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1071_combout\ = (\instmem|Mux7~1_combout\ & (((\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & ((\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~322_q\))) # (!\instmem|Mux4~1_combout\ & 
-- (\banco_reg|rt_mem|s_memory~66_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~66_q\,
	datab => \banco_reg|rt_mem|s_memory~322_q\,
	datac => \instmem|Mux7~1_combout\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1071_combout\);

-- Location: LCCOMB_X97_Y15_N6
\banco_reg|rt_mem|s_memory~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1072_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1071_combout\ & (\banco_reg|rt_mem|s_memory~354_q\)) # (!\banco_reg|rt_mem|s_memory~1071_combout\ & ((\banco_reg|rt_mem|s_memory~98_q\))))) # 
-- (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~354_q\,
	datab => \banco_reg|rt_mem|s_memory~98_q\,
	datac => \instmem|Mux7~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1071_combout\,
	combout => \banco_reg|rt_mem|s_memory~1072_combout\);

-- Location: LCCOMB_X97_Y15_N28
\ALU|Add0|auto_generated|_~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~88_combout\ = (\SW[4]~input_o\ & (\MUX2|y[0]~80_combout\ & ((\banco_reg|rt_mem|s_memory~1072_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1072_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \MUX2|y[0]~80_combout\,
	datac => \SW[3]~input_o\,
	datad => \banco_reg|rt_mem|s_memory~1072_combout\,
	combout => \ALU|Add0|auto_generated|_~88_combout\);

-- Location: LCCOMB_X95_Y16_N12
\ALU|Add0|auto_generated|result_int[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[30]~60_combout\ = ((\banco_reg|rs_mem|readData[29]~10_combout\ $ (\ALU|Add0|auto_generated|_~89_combout\ $ (!\ALU|Add0|auto_generated|result_int[29]~59\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[30]~61\ = CARRY((\banco_reg|rs_mem|readData[29]~10_combout\ & ((\ALU|Add0|auto_generated|_~89_combout\) # (!\ALU|Add0|auto_generated|result_int[29]~59\))) # (!\banco_reg|rs_mem|readData[29]~10_combout\ & 
-- (\ALU|Add0|auto_generated|_~89_combout\ & !\ALU|Add0|auto_generated|result_int[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[29]~10_combout\,
	datab => \ALU|Add0|auto_generated|_~89_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[29]~59\,
	combout => \ALU|Add0|auto_generated|result_int[30]~60_combout\,
	cout => \ALU|Add0|auto_generated|result_int[30]~61\);

-- Location: LCCOMB_X95_Y16_N30
\ALU|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux2~2_combout\ = (\ALU|Add0|auto_generated|result_int[30]~60_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[30]~60_combout\,
	combout => \ALU|Mux2~2_combout\);

-- Location: FF_X95_Y15_N9
\banco_reg|rs_mem|s_memory~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux2~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~99_q\);

-- Location: FF_X96_Y15_N23
\banco_reg|rs_mem|s_memory~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux2~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~355_q\);

-- Location: LCCOMB_X96_Y15_N22
\banco_reg|rs_mem|readData[29]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[29]~7_combout\ = (\pcupdt|s_pc\(3) & ((\banco_reg|rs_mem|s_memory~99_q\))) # (!\pcupdt|s_pc\(3) & (\banco_reg|rs_mem|s_memory~355_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(3),
	datac => \banco_reg|rs_mem|s_memory~355_q\,
	datad => \banco_reg|rs_mem|s_memory~99_q\,
	combout => \banco_reg|rs_mem|readData[29]~7_combout\);

-- Location: LCCOMB_X95_Y15_N8
\banco_reg|rs_mem|readData[29]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[29]~8_combout\ = (\pcupdt|s_pc\(2) & (((\banco_reg|rs_mem|s_memory~99_q\)))) # (!\pcupdt|s_pc\(2) & ((\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[29]~7_combout\))) # (!\instmem|Mux4~0_combout\ & 
-- (\banco_reg|rs_mem|s_memory~99_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datac => \banco_reg|rs_mem|s_memory~99_q\,
	datad => \banco_reg|rs_mem|readData[29]~7_combout\,
	combout => \banco_reg|rs_mem|readData[29]~8_combout\);

-- Location: FF_X99_Y16_N17
\banco_reg|rs_mem|s_memory~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux2~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~67_q\);

-- Location: FF_X96_Y16_N9
\banco_reg|rs_mem|s_memory~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux2~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~323_q\);

-- Location: LCCOMB_X96_Y16_N8
\banco_reg|rs_mem|readData[29]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[29]~9_combout\ = (\instmem|Mux4~2_combout\ & (((\banco_reg|rs_mem|s_memory~323_q\ & !\pcupdt|s_pc\(2))))) # (!\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~67_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~2_combout\,
	datab => \banco_reg|rs_mem|s_memory~67_q\,
	datac => \banco_reg|rs_mem|s_memory~323_q\,
	datad => \pcupdt|s_pc\(2),
	combout => \banco_reg|rs_mem|readData[29]~9_combout\);

-- Location: LCCOMB_X97_Y16_N12
\banco_reg|rs_mem|readData[29]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[29]~10_combout\ = (\instmem|Mux5~0_combout\ & (((\banco_reg|rs_mem|readData[29]~8_combout\ & !\banco_reg|rs_mem|readData[29]~9_combout\)))) # (!\instmem|Mux5~0_combout\ & (\instmem|Mux4~1_combout\ & 
-- ((\banco_reg|rs_mem|readData[29]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux5~0_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rs_mem|readData[29]~8_combout\,
	datad => \banco_reg|rs_mem|readData[29]~9_combout\,
	combout => \banco_reg|rs_mem|readData[29]~10_combout\);

-- Location: LCCOMB_X95_Y16_N14
\ALU|Add0|auto_generated|result_int[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[31]~62_combout\ = (\ALU|Add0|auto_generated|_~90_combout\ & ((\banco_reg|rs_mem|readData[30]~6_combout\ & (\ALU|Add0|auto_generated|result_int[30]~61\ & VCC)) # (!\banco_reg|rs_mem|readData[30]~6_combout\ & 
-- (!\ALU|Add0|auto_generated|result_int[30]~61\)))) # (!\ALU|Add0|auto_generated|_~90_combout\ & ((\banco_reg|rs_mem|readData[30]~6_combout\ & (!\ALU|Add0|auto_generated|result_int[30]~61\)) # (!\banco_reg|rs_mem|readData[30]~6_combout\ & 
-- ((\ALU|Add0|auto_generated|result_int[30]~61\) # (GND)))))
-- \ALU|Add0|auto_generated|result_int[31]~63\ = CARRY((\ALU|Add0|auto_generated|_~90_combout\ & (!\banco_reg|rs_mem|readData[30]~6_combout\ & !\ALU|Add0|auto_generated|result_int[30]~61\)) # (!\ALU|Add0|auto_generated|_~90_combout\ & 
-- ((!\ALU|Add0|auto_generated|result_int[30]~61\) # (!\banco_reg|rs_mem|readData[30]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~90_combout\,
	datab => \banco_reg|rs_mem|readData[30]~6_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[30]~61\,
	combout => \ALU|Add0|auto_generated|result_int[31]~62_combout\,
	cout => \ALU|Add0|auto_generated|result_int[31]~63\);

-- Location: LCCOMB_X95_Y16_N20
\ALU|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux1~2_combout\ = (\ALU|Add0|auto_generated|result_int[31]~62_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \ALU|Add0|auto_generated|result_int[31]~62_combout\,
	datad => \SW[3]~input_o\,
	combout => \ALU|Mux1~2_combout\);

-- Location: LCCOMB_X98_Y16_N0
\banco_reg|rt_mem|s_memory~324feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~324feeder_combout\ = \ALU|Mux1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux1~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~324feeder_combout\);

-- Location: FF_X98_Y16_N1
\banco_reg|rt_mem|s_memory~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~324feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~324_q\);

-- Location: FF_X99_Y16_N13
\banco_reg|rt_mem|s_memory~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux1~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~68_q\);

-- Location: LCCOMB_X99_Y16_N12
\banco_reg|rt_mem|s_memory~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1065_combout\ = (!\banco_reg|rt_mem|s_memory~1064_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~324_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~68_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~324_q\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~68_q\,
	datad => \banco_reg|rt_mem|s_memory~1064_combout\,
	combout => \banco_reg|rt_mem|s_memory~1065_combout\);

-- Location: LCCOMB_X98_Y16_N22
\banco_reg|rt_mem|s_memory~356feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~356feeder_combout\ = \ALU|Mux1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux1~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~356feeder_combout\);

-- Location: FF_X98_Y16_N23
\banco_reg|rt_mem|s_memory~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~356feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~356_q\);

-- Location: FF_X99_Y16_N19
\banco_reg|rt_mem|s_memory~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux1~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~100_q\);

-- Location: LCCOMB_X99_Y16_N18
\banco_reg|rt_mem|s_memory~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1066_combout\ = (\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~356_q\)) # (!\instmem|Mux4~1_combout\ & ((\banco_reg|rt_mem|s_memory~100_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|rt_mem|s_memory~356_q\,
	datac => \banco_reg|rt_mem|s_memory~100_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1066_combout\);

-- Location: LCCOMB_X99_Y16_N16
\banco_reg|rt_mem|s_memory~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1067_combout\ = (\instmem|Mux7~1_combout\ & (!\banco_reg|rt_mem|s_memory~1065_combout\ & \banco_reg|rt_mem|s_memory~1066_combout\)) # (!\instmem|Mux7~1_combout\ & (\banco_reg|rt_mem|s_memory~1065_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~1065_combout\,
	datad => \banco_reg|rt_mem|s_memory~1066_combout\,
	combout => \banco_reg|rt_mem|s_memory~1067_combout\);

-- Location: LCCOMB_X98_Y16_N16
\ALU|Add0|auto_generated|_~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~90_combout\ = (\SW[4]~input_o\ & (\MUX2|y[0]~80_combout\ & ((\banco_reg|rt_mem|s_memory~1067_combout\)))) # (!\SW[4]~input_o\ & (\SW[3]~input_o\ $ (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1067_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \MUX2|y[0]~80_combout\,
	datac => \SW[3]~input_o\,
	datad => \banco_reg|rt_mem|s_memory~1067_combout\,
	combout => \ALU|Add0|auto_generated|_~90_combout\);

-- Location: LCCOMB_X95_Y16_N16
\ALU|Add0|auto_generated|result_int[32]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[32]~64_combout\ = \banco_reg|rs_mem|readData[31]~2_combout\ $ (\ALU|Add0|auto_generated|result_int[31]~63\ $ (!\ALU|Add0|auto_generated|_~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[31]~2_combout\,
	datad => \ALU|Add0|auto_generated|_~91_combout\,
	cin => \ALU|Add0|auto_generated|result_int[31]~63\,
	combout => \ALU|Add0|auto_generated|result_int[32]~64_combout\);

-- Location: LCCOMB_X95_Y16_N22
\ALU|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux0~2_combout\ = (\ALU|Add0|auto_generated|result_int[32]~64_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[3]~input_o\,
	datac => \SW[4]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[32]~64_combout\,
	combout => \ALU|Mux0~2_combout\);

-- Location: FF_X95_Y16_N11
\banco_reg|rs_mem|s_memory~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux0~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~101_q\);

-- Location: LCCOMB_X96_Y16_N30
\banco_reg|rs_mem|readData[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[31]~0_combout\ = (\pcupdt|s_pc\(2) & (\instmem|Mux4~0_combout\ & !\pcupdt|s_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \instmem|Mux4~0_combout\,
	datad => \pcupdt|s_pc\(3),
	combout => \banco_reg|rs_mem|readData[31]~0_combout\);

-- Location: LCCOMB_X98_Y16_N30
\banco_reg|rs_mem|s_memory~357feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~357feeder_combout\ = \ALU|Mux0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux0~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~357feeder_combout\);

-- Location: FF_X98_Y16_N31
\banco_reg|rs_mem|s_memory~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~357feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~357_q\);

-- Location: FF_X96_Y16_N25
\banco_reg|rs_mem|s_memory~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux0~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~325_q\);

-- Location: LCCOMB_X96_Y16_N24
\banco_reg|rs_mem|readData[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[31]~1_combout\ = (\banco_reg|rs_mem|readData[31]~0_combout\ & (\banco_reg|rs_mem|s_memory~357_q\)) # (!\banco_reg|rs_mem|readData[31]~0_combout\ & ((\banco_reg|rs_mem|s_memory~325_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[31]~0_combout\,
	datab => \banco_reg|rs_mem|s_memory~357_q\,
	datac => \banco_reg|rs_mem|s_memory~325_q\,
	combout => \banco_reg|rs_mem|readData[31]~1_combout\);

-- Location: LCCOMB_X95_Y15_N20
\banco_reg|rs_mem|readData[31]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[31]~2_combout\ = (\instmem|Mux4~1_combout\ & (((\banco_reg|rs_mem|readData[31]~1_combout\)))) # (!\instmem|Mux4~1_combout\ & (\instmem|Mux5~0_combout\ & (\banco_reg|rs_mem|s_memory~101_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux5~0_combout\,
	datab => \banco_reg|rs_mem|s_memory~101_q\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rs_mem|readData[31]~1_combout\,
	combout => \banco_reg|rs_mem|readData[31]~2_combout\);

-- Location: LCCOMB_X98_Y16_N10
\MUX2|y[31]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[31]~85_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1063_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \instmem|Mux7~1_combout\,
	datac => \SW[5]~input_o\,
	datad => \banco_reg|rt_mem|s_memory~1063_combout\,
	combout => \MUX2|y[31]~85_combout\);

-- Location: LCCOMB_X99_Y16_N4
\MUX2|y[30]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[30]~86_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1067_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \SW[5]~input_o\,
	datad => \banco_reg|rt_mem|s_memory~1067_combout\,
	combout => \MUX2|y[30]~86_combout\);

-- Location: LCCOMB_X99_Y15_N12
\MUX2|y[29]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[29]~87_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1070_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \instmem|Mux4~1_combout\,
	datac => \instmem|Mux7~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1070_combout\,
	combout => \MUX2|y[29]~87_combout\);

-- Location: LCCOMB_X97_Y15_N2
\MUX2|y[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[28]~88_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1072_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \instmem|Mux4~1_combout\,
	datac => \instmem|Mux7~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1072_combout\,
	combout => \MUX2|y[28]~88_combout\);

-- Location: LCCOMB_X99_Y16_N10
\MUX2|y[27]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[27]~89_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1075_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \SW[5]~input_o\,
	datac => \banco_reg|rt_mem|s_memory~1075_combout\,
	datad => \instmem|Mux4~1_combout\,
	combout => \MUX2|y[27]~89_combout\);

-- Location: LCCOMB_X97_Y16_N16
\MUX2|y[26]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[26]~90_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1078_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \banco_reg|rt_mem|s_memory~1078_combout\,
	datac => \instmem|Mux7~1_combout\,
	datad => \instmem|Mux4~1_combout\,
	combout => \MUX2|y[26]~90_combout\);

-- Location: LCCOMB_X97_Y17_N6
\MUX2|y[25]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[25]~91_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1080_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \instmem|Mux4~1_combout\,
	datac => \instmem|Mux7~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1080_combout\,
	combout => \MUX2|y[25]~91_combout\);

-- Location: LCCOMB_X99_Y16_N8
\MUX2|y[24]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[24]~92_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1083_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \SW[5]~input_o\,
	datad => \banco_reg|rt_mem|s_memory~1083_combout\,
	combout => \MUX2|y[24]~92_combout\);

-- Location: LCCOMB_X97_Y16_N6
\MUX2|y[23]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[23]~93_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1086_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \instmem|Mux4~1_combout\,
	datac => \instmem|Mux7~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1086_combout\,
	combout => \MUX2|y[23]~93_combout\);

-- Location: LCCOMB_X95_Y20_N26
\MUX2|y[22]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[22]~94_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1088_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \SW[5]~input_o\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1088_combout\,
	combout => \MUX2|y[22]~94_combout\);

-- Location: LCCOMB_X94_Y16_N0
\MUX2|y[21]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[21]~95_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1091_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~1091_combout\,
	datad => \instmem|Mux7~1_combout\,
	combout => \MUX2|y[21]~95_combout\);

-- Location: LCCOMB_X97_Y17_N0
\MUX2|y[20]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[20]~96_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1094_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \instmem|Mux4~1_combout\,
	datac => \instmem|Mux7~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1094_combout\,
	combout => \MUX2|y[20]~96_combout\);

-- Location: LCCOMB_X95_Y20_N16
\MUX2|y[19]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[19]~97_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1096_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \SW[5]~input_o\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1096_combout\,
	combout => \MUX2|y[19]~97_combout\);

-- Location: LCCOMB_X99_Y18_N20
\MUX2|y[18]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[18]~98_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1099_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \instmem|Mux7~1_combout\,
	datac => \SW[5]~input_o\,
	datad => \banco_reg|rt_mem|s_memory~1099_combout\,
	combout => \MUX2|y[18]~98_combout\);

-- Location: LCCOMB_X98_Y20_N18
\MUX2|y[17]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[17]~99_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1102_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \instmem|Mux7~1_combout\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1102_combout\,
	combout => \MUX2|y[17]~99_combout\);

-- Location: LCCOMB_X99_Y17_N20
\MUX2|y[16]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[16]~100_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1104_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \SW[5]~input_o\,
	datad => \banco_reg|rt_mem|s_memory~1104_combout\,
	combout => \MUX2|y[16]~100_combout\);

-- Location: LCCOMB_X94_Y17_N26
\MUX2|y[15]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[15]~101_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1107_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \instmem|Mux7~1_combout\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1107_combout\,
	combout => \MUX2|y[15]~101_combout\);

-- Location: LCCOMB_X97_Y17_N18
\MUX2|y[14]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[14]~102_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1110_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \SW[5]~input_o\,
	datac => \banco_reg|rt_mem|s_memory~1110_combout\,
	datad => \instmem|Mux4~1_combout\,
	combout => \MUX2|y[14]~102_combout\);

-- Location: LCCOMB_X97_Y17_N16
\MUX2|y[13]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[13]~103_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1112_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \SW[5]~input_o\,
	datac => \banco_reg|rt_mem|s_memory~1112_combout\,
	datad => \instmem|Mux4~1_combout\,
	combout => \MUX2|y[13]~103_combout\);

-- Location: LCCOMB_X94_Y17_N28
\MUX2|y[12]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[12]~104_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1115_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \instmem|Mux7~1_combout\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1115_combout\,
	combout => \MUX2|y[12]~104_combout\);

-- Location: LCCOMB_X95_Y20_N30
\MUX2|y[11]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[11]~105_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1118_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \SW[5]~input_o\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1118_combout\,
	combout => \MUX2|y[11]~105_combout\);

-- Location: LCCOMB_X97_Y17_N2
\MUX2|y[10]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[10]~106_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1120_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \instmem|Mux4~1_combout\,
	datac => \instmem|Mux7~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1120_combout\,
	combout => \MUX2|y[10]~106_combout\);

-- Location: LCCOMB_X99_Y18_N18
\MUX2|y[9]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[9]~107_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1123_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \instmem|Mux7~1_combout\,
	datac => \SW[5]~input_o\,
	datad => \banco_reg|rt_mem|s_memory~1123_combout\,
	combout => \MUX2|y[9]~107_combout\);

-- Location: LCCOMB_X94_Y19_N10
\MUX2|y[8]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[8]~108_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1126_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \SW[5]~input_o\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1126_combout\,
	combout => \MUX2|y[8]~108_combout\);

-- Location: LCCOMB_X94_Y19_N12
\MUX2|y[7]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[7]~109_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1128_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \SW[5]~input_o\,
	datac => \instmem|Mux7~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1128_combout\,
	combout => \MUX2|y[7]~109_combout\);

-- Location: LCCOMB_X97_Y18_N30
\MUX2|y[6]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[6]~110_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1132_combout\ & ((\instmem|Mux4~1_combout\) # (\instmem|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~1_combout\,
	datab => \SW[5]~input_o\,
	datac => \instmem|Mux7~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1132_combout\,
	combout => \MUX2|y[6]~110_combout\);

-- Location: LCCOMB_X98_Y15_N22
\MUX2|y[5]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[5]~111_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1135_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \SW[5]~input_o\,
	datad => \banco_reg|rt_mem|s_memory~1135_combout\,
	combout => \MUX2|y[5]~111_combout\);

-- Location: LCCOMB_X98_Y15_N4
\MUX2|y[4]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[4]~112_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1137_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \SW[5]~input_o\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1137_combout\,
	combout => \MUX2|y[4]~112_combout\);

-- Location: LCCOMB_X94_Y18_N18
\MUX2|y[3]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[3]~113_combout\ = (\banco_reg|rt_mem|s_memory~1140_combout\ & (!\SW[5]~input_o\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \instmem|Mux4~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~1140_combout\,
	datad => \SW[5]~input_o\,
	combout => \MUX2|y[3]~113_combout\);

-- Location: LCCOMB_X98_Y20_N24
\MUX2|y[2]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[2]~114_combout\ = (\SW[5]~input_o\ & (\instmem|Mux7~1_combout\)) # (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1143_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \instmem|Mux7~1_combout\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1143_combout\,
	combout => \MUX2|y[2]~114_combout\);

-- Location: LCCOMB_X99_Y20_N14
\MUX2|y[1]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[1]~81_combout\ = (!\SW[5]~input_o\ & (\banco_reg|rt_mem|s_memory~1145_combout\ & ((\instmem|Mux7~1_combout\) # (\instmem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[5]~input_o\,
	datab => \instmem|Mux7~1_combout\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rt_mem|s_memory~1145_combout\,
	combout => \MUX2|y[1]~81_combout\);

-- Location: LCCOMB_X98_Y19_N28
\MUX2|y[0]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX2|y[0]~83_combout\ = (\MUX2|y[0]~82_combout\) # ((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[0]~80_combout\,
	datab => \MUX2|y[0]~82_combout\,
	datad => \banco_reg|rt_mem|s_memory~1147_combout\,
	combout => \MUX2|y[0]~83_combout\);

-- Location: LCCOMB_X98_Y18_N0
\ALU|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~1_cout\ = CARRY((!\banco_reg|rs_mem|readData[0]~109_combout\ & \MUX2|y[0]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[0]~109_combout\,
	datab => \MUX2|y[0]~83_combout\,
	datad => VCC,
	cout => \ALU|LessThan0~1_cout\);

-- Location: LCCOMB_X98_Y18_N2
\ALU|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~3_cout\ = CARRY((\MUX2|y[1]~81_combout\ & (\banco_reg|rs_mem|readData[1]~105_combout\ & !\ALU|LessThan0~1_cout\)) # (!\MUX2|y[1]~81_combout\ & ((\banco_reg|rs_mem|readData[1]~105_combout\) # (!\ALU|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[1]~81_combout\,
	datab => \banco_reg|rs_mem|readData[1]~105_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~1_cout\,
	cout => \ALU|LessThan0~3_cout\);

-- Location: LCCOMB_X98_Y18_N4
\ALU|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~5_cout\ = CARRY((\MUX2|y[2]~114_combout\ & ((!\ALU|LessThan0~3_cout\) # (!\banco_reg|rs_mem|readData[2]~103_combout\))) # (!\MUX2|y[2]~114_combout\ & (!\banco_reg|rs_mem|readData[2]~103_combout\ & !\ALU|LessThan0~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[2]~114_combout\,
	datab => \banco_reg|rs_mem|readData[2]~103_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~3_cout\,
	cout => \ALU|LessThan0~5_cout\);

-- Location: LCCOMB_X98_Y18_N6
\ALU|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~7_cout\ = CARRY((\MUX2|y[3]~113_combout\ & (\banco_reg|rs_mem|readData[3]~99_combout\ & !\ALU|LessThan0~5_cout\)) # (!\MUX2|y[3]~113_combout\ & ((\banco_reg|rs_mem|readData[3]~99_combout\) # (!\ALU|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[3]~113_combout\,
	datab => \banco_reg|rs_mem|readData[3]~99_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~5_cout\,
	cout => \ALU|LessThan0~7_cout\);

-- Location: LCCOMB_X98_Y18_N8
\ALU|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~9_cout\ = CARRY((\MUX2|y[4]~112_combout\ & ((!\ALU|LessThan0~7_cout\) # (!\banco_reg|rs_mem|readData[4]~95_combout\))) # (!\MUX2|y[4]~112_combout\ & (!\banco_reg|rs_mem|readData[4]~95_combout\ & !\ALU|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[4]~112_combout\,
	datab => \banco_reg|rs_mem|readData[4]~95_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~7_cout\,
	cout => \ALU|LessThan0~9_cout\);

-- Location: LCCOMB_X98_Y18_N10
\ALU|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~11_cout\ = CARRY((\banco_reg|rs_mem|readData[5]~94_combout\ & ((!\ALU|LessThan0~9_cout\) # (!\MUX2|y[5]~111_combout\))) # (!\banco_reg|rs_mem|readData[5]~94_combout\ & (!\MUX2|y[5]~111_combout\ & !\ALU|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[5]~94_combout\,
	datab => \MUX2|y[5]~111_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~9_cout\,
	cout => \ALU|LessThan0~11_cout\);

-- Location: LCCOMB_X98_Y18_N12
\ALU|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~13_cout\ = CARRY((\banco_reg|rs_mem|readData[6]~90_combout\ & (\MUX2|y[6]~110_combout\ & !\ALU|LessThan0~11_cout\)) # (!\banco_reg|rs_mem|readData[6]~90_combout\ & ((\MUX2|y[6]~110_combout\) # (!\ALU|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[6]~90_combout\,
	datab => \MUX2|y[6]~110_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~11_cout\,
	cout => \ALU|LessThan0~13_cout\);

-- Location: LCCOMB_X98_Y18_N14
\ALU|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~15_cout\ = CARRY((\banco_reg|rs_mem|readData[7]~86_combout\ & ((!\ALU|LessThan0~13_cout\) # (!\MUX2|y[7]~109_combout\))) # (!\banco_reg|rs_mem|readData[7]~86_combout\ & (!\MUX2|y[7]~109_combout\ & !\ALU|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[7]~86_combout\,
	datab => \MUX2|y[7]~109_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~13_cout\,
	cout => \ALU|LessThan0~15_cout\);

-- Location: LCCOMB_X98_Y18_N16
\ALU|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~17_cout\ = CARRY((\MUX2|y[8]~108_combout\ & ((!\ALU|LessThan0~15_cout\) # (!\banco_reg|rs_mem|readData[8]~85_combout\))) # (!\MUX2|y[8]~108_combout\ & (!\banco_reg|rs_mem|readData[8]~85_combout\ & !\ALU|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[8]~108_combout\,
	datab => \banco_reg|rs_mem|readData[8]~85_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~15_cout\,
	cout => \ALU|LessThan0~17_cout\);

-- Location: LCCOMB_X98_Y18_N18
\ALU|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~19_cout\ = CARRY((\banco_reg|rs_mem|readData[9]~81_combout\ & ((!\ALU|LessThan0~17_cout\) # (!\MUX2|y[9]~107_combout\))) # (!\banco_reg|rs_mem|readData[9]~81_combout\ & (!\MUX2|y[9]~107_combout\ & !\ALU|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[9]~81_combout\,
	datab => \MUX2|y[9]~107_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~17_cout\,
	cout => \ALU|LessThan0~19_cout\);

-- Location: LCCOMB_X98_Y18_N20
\ALU|LessThan0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~21_cout\ = CARRY((\MUX2|y[10]~106_combout\ & ((!\ALU|LessThan0~19_cout\) # (!\banco_reg|rs_mem|readData[10]~77_combout\))) # (!\MUX2|y[10]~106_combout\ & (!\banco_reg|rs_mem|readData[10]~77_combout\ & !\ALU|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[10]~106_combout\,
	datab => \banco_reg|rs_mem|readData[10]~77_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~19_cout\,
	cout => \ALU|LessThan0~21_cout\);

-- Location: LCCOMB_X98_Y18_N22
\ALU|LessThan0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~23_cout\ = CARRY((\banco_reg|rs_mem|readData[11]~76_combout\ & ((!\ALU|LessThan0~21_cout\) # (!\MUX2|y[11]~105_combout\))) # (!\banco_reg|rs_mem|readData[11]~76_combout\ & (!\MUX2|y[11]~105_combout\ & !\ALU|LessThan0~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[11]~76_combout\,
	datab => \MUX2|y[11]~105_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~21_cout\,
	cout => \ALU|LessThan0~23_cout\);

-- Location: LCCOMB_X98_Y18_N24
\ALU|LessThan0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~25_cout\ = CARRY((\MUX2|y[12]~104_combout\ & ((!\ALU|LessThan0~23_cout\) # (!\banco_reg|rs_mem|readData[12]~72_combout\))) # (!\MUX2|y[12]~104_combout\ & (!\banco_reg|rs_mem|readData[12]~72_combout\ & !\ALU|LessThan0~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[12]~104_combout\,
	datab => \banco_reg|rs_mem|readData[12]~72_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~23_cout\,
	cout => \ALU|LessThan0~25_cout\);

-- Location: LCCOMB_X98_Y18_N26
\ALU|LessThan0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~27_cout\ = CARRY((\banco_reg|rs_mem|readData[13]~68_combout\ & ((!\ALU|LessThan0~25_cout\) # (!\MUX2|y[13]~103_combout\))) # (!\banco_reg|rs_mem|readData[13]~68_combout\ & (!\MUX2|y[13]~103_combout\ & !\ALU|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[13]~68_combout\,
	datab => \MUX2|y[13]~103_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~25_cout\,
	cout => \ALU|LessThan0~27_cout\);

-- Location: LCCOMB_X98_Y18_N28
\ALU|LessThan0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~29_cout\ = CARRY((\banco_reg|rs_mem|readData[14]~67_combout\ & (\MUX2|y[14]~102_combout\ & !\ALU|LessThan0~27_cout\)) # (!\banco_reg|rs_mem|readData[14]~67_combout\ & ((\MUX2|y[14]~102_combout\) # (!\ALU|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[14]~67_combout\,
	datab => \MUX2|y[14]~102_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~27_cout\,
	cout => \ALU|LessThan0~29_cout\);

-- Location: LCCOMB_X98_Y18_N30
\ALU|LessThan0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~31_cout\ = CARRY((\MUX2|y[15]~101_combout\ & (\banco_reg|rs_mem|readData[15]~63_combout\ & !\ALU|LessThan0~29_cout\)) # (!\MUX2|y[15]~101_combout\ & ((\banco_reg|rs_mem|readData[15]~63_combout\) # (!\ALU|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[15]~101_combout\,
	datab => \banco_reg|rs_mem|readData[15]~63_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~29_cout\,
	cout => \ALU|LessThan0~31_cout\);

-- Location: LCCOMB_X98_Y17_N0
\ALU|LessThan0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~33_cout\ = CARRY((\MUX2|y[16]~100_combout\ & ((!\ALU|LessThan0~31_cout\) # (!\banco_reg|rs_mem|readData[16]~59_combout\))) # (!\MUX2|y[16]~100_combout\ & (!\banco_reg|rs_mem|readData[16]~59_combout\ & !\ALU|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[16]~100_combout\,
	datab => \banco_reg|rs_mem|readData[16]~59_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~31_cout\,
	cout => \ALU|LessThan0~33_cout\);

-- Location: LCCOMB_X98_Y17_N2
\ALU|LessThan0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~35_cout\ = CARRY((\MUX2|y[17]~99_combout\ & (\banco_reg|rs_mem|readData[17]~58_combout\ & !\ALU|LessThan0~33_cout\)) # (!\MUX2|y[17]~99_combout\ & ((\banco_reg|rs_mem|readData[17]~58_combout\) # (!\ALU|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[17]~99_combout\,
	datab => \banco_reg|rs_mem|readData[17]~58_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~33_cout\,
	cout => \ALU|LessThan0~35_cout\);

-- Location: LCCOMB_X98_Y17_N4
\ALU|LessThan0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~37_cout\ = CARRY((\MUX2|y[18]~98_combout\ & ((!\ALU|LessThan0~35_cout\) # (!\banco_reg|rs_mem|readData[18]~54_combout\))) # (!\MUX2|y[18]~98_combout\ & (!\banco_reg|rs_mem|readData[18]~54_combout\ & !\ALU|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[18]~98_combout\,
	datab => \banco_reg|rs_mem|readData[18]~54_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~35_cout\,
	cout => \ALU|LessThan0~37_cout\);

-- Location: LCCOMB_X98_Y17_N6
\ALU|LessThan0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~39_cout\ = CARRY((\MUX2|y[19]~97_combout\ & (\banco_reg|rs_mem|readData[19]~50_combout\ & !\ALU|LessThan0~37_cout\)) # (!\MUX2|y[19]~97_combout\ & ((\banco_reg|rs_mem|readData[19]~50_combout\) # (!\ALU|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[19]~97_combout\,
	datab => \banco_reg|rs_mem|readData[19]~50_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~37_cout\,
	cout => \ALU|LessThan0~39_cout\);

-- Location: LCCOMB_X98_Y17_N8
\ALU|LessThan0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~41_cout\ = CARRY((\MUX2|y[20]~96_combout\ & ((!\ALU|LessThan0~39_cout\) # (!\banco_reg|rs_mem|readData[20]~46_combout\))) # (!\MUX2|y[20]~96_combout\ & (!\banco_reg|rs_mem|readData[20]~46_combout\ & !\ALU|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[20]~96_combout\,
	datab => \banco_reg|rs_mem|readData[20]~46_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~39_cout\,
	cout => \ALU|LessThan0~41_cout\);

-- Location: LCCOMB_X98_Y17_N10
\ALU|LessThan0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~43_cout\ = CARRY((\MUX2|y[21]~95_combout\ & (\banco_reg|rs_mem|readData[21]~42_combout\ & !\ALU|LessThan0~41_cout\)) # (!\MUX2|y[21]~95_combout\ & ((\banco_reg|rs_mem|readData[21]~42_combout\) # (!\ALU|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[21]~95_combout\,
	datab => \banco_reg|rs_mem|readData[21]~42_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~41_cout\,
	cout => \ALU|LessThan0~43_cout\);

-- Location: LCCOMB_X98_Y17_N12
\ALU|LessThan0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~45_cout\ = CARRY((\MUX2|y[22]~94_combout\ & ((!\ALU|LessThan0~43_cout\) # (!\banco_reg|rs_mem|readData[22]~38_combout\))) # (!\MUX2|y[22]~94_combout\ & (!\banco_reg|rs_mem|readData[22]~38_combout\ & !\ALU|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[22]~94_combout\,
	datab => \banco_reg|rs_mem|readData[22]~38_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~43_cout\,
	cout => \ALU|LessThan0~45_cout\);

-- Location: LCCOMB_X98_Y17_N14
\ALU|LessThan0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~47_cout\ = CARRY((\MUX2|y[23]~93_combout\ & (\banco_reg|rs_mem|readData[23]~34_combout\ & !\ALU|LessThan0~45_cout\)) # (!\MUX2|y[23]~93_combout\ & ((\banco_reg|rs_mem|readData[23]~34_combout\) # (!\ALU|LessThan0~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[23]~93_combout\,
	datab => \banco_reg|rs_mem|readData[23]~34_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~45_cout\,
	cout => \ALU|LessThan0~47_cout\);

-- Location: LCCOMB_X98_Y17_N16
\ALU|LessThan0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~49_cout\ = CARRY((\banco_reg|rs_mem|readData[24]~30_combout\ & (\MUX2|y[24]~92_combout\ & !\ALU|LessThan0~47_cout\)) # (!\banco_reg|rs_mem|readData[24]~30_combout\ & ((\MUX2|y[24]~92_combout\) # (!\ALU|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[24]~30_combout\,
	datab => \MUX2|y[24]~92_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~47_cout\,
	cout => \ALU|LessThan0~49_cout\);

-- Location: LCCOMB_X98_Y17_N18
\ALU|LessThan0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~51_cout\ = CARRY((\banco_reg|rs_mem|readData[25]~26_combout\ & ((!\ALU|LessThan0~49_cout\) # (!\MUX2|y[25]~91_combout\))) # (!\banco_reg|rs_mem|readData[25]~26_combout\ & (!\MUX2|y[25]~91_combout\ & !\ALU|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[25]~26_combout\,
	datab => \MUX2|y[25]~91_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~49_cout\,
	cout => \ALU|LessThan0~51_cout\);

-- Location: LCCOMB_X98_Y17_N20
\ALU|LessThan0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~53_cout\ = CARRY((\MUX2|y[26]~90_combout\ & ((!\ALU|LessThan0~51_cout\) # (!\banco_reg|rs_mem|readData[26]~22_combout\))) # (!\MUX2|y[26]~90_combout\ & (!\banco_reg|rs_mem|readData[26]~22_combout\ & !\ALU|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[26]~90_combout\,
	datab => \banco_reg|rs_mem|readData[26]~22_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~51_cout\,
	cout => \ALU|LessThan0~53_cout\);

-- Location: LCCOMB_X98_Y17_N22
\ALU|LessThan0~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~55_cout\ = CARRY((\MUX2|y[27]~89_combout\ & (\banco_reg|rs_mem|readData[27]~18_combout\ & !\ALU|LessThan0~53_cout\)) # (!\MUX2|y[27]~89_combout\ & ((\banco_reg|rs_mem|readData[27]~18_combout\) # (!\ALU|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[27]~89_combout\,
	datab => \banco_reg|rs_mem|readData[27]~18_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~53_cout\,
	cout => \ALU|LessThan0~55_cout\);

-- Location: LCCOMB_X98_Y17_N24
\ALU|LessThan0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~57_cout\ = CARRY((\MUX2|y[28]~88_combout\ & ((!\ALU|LessThan0~55_cout\) # (!\banco_reg|rs_mem|readData[28]~14_combout\))) # (!\MUX2|y[28]~88_combout\ & (!\banco_reg|rs_mem|readData[28]~14_combout\ & !\ALU|LessThan0~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUX2|y[28]~88_combout\,
	datab => \banco_reg|rs_mem|readData[28]~14_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~55_cout\,
	cout => \ALU|LessThan0~57_cout\);

-- Location: LCCOMB_X98_Y17_N26
\ALU|LessThan0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~59_cout\ = CARRY((\banco_reg|rs_mem|readData[29]~10_combout\ & ((!\ALU|LessThan0~57_cout\) # (!\MUX2|y[29]~87_combout\))) # (!\banco_reg|rs_mem|readData[29]~10_combout\ & (!\MUX2|y[29]~87_combout\ & !\ALU|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[29]~10_combout\,
	datab => \MUX2|y[29]~87_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~57_cout\,
	cout => \ALU|LessThan0~59_cout\);

-- Location: LCCOMB_X98_Y17_N28
\ALU|LessThan0~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~61_cout\ = CARRY((\banco_reg|rs_mem|readData[30]~6_combout\ & (\MUX2|y[30]~86_combout\ & !\ALU|LessThan0~59_cout\)) # (!\banco_reg|rs_mem|readData[30]~6_combout\ & ((\MUX2|y[30]~86_combout\) # (!\ALU|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rs_mem|readData[30]~6_combout\,
	datab => \MUX2|y[30]~86_combout\,
	datad => VCC,
	cin => \ALU|LessThan0~59_cout\,
	cout => \ALU|LessThan0~61_cout\);

-- Location: LCCOMB_X98_Y17_N30
\ALU|LessThan0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~62_combout\ = (\banco_reg|rs_mem|readData[31]~2_combout\ & ((\ALU|LessThan0~61_cout\) # (!\MUX2|y[31]~85_combout\))) # (!\banco_reg|rs_mem|readData[31]~2_combout\ & (\ALU|LessThan0~61_cout\ & !\MUX2|y[31]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|rs_mem|readData[31]~2_combout\,
	datad => \MUX2|y[31]~85_combout\,
	cin => \ALU|LessThan0~61_cout\,
	combout => \ALU|LessThan0~62_combout\);

-- Location: LCCOMB_X98_Y19_N16
\ALU|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux31~2_combout\ = (\SW[3]~input_o\ & ((\SW[4]~input_o\ & ((\ALU|LessThan0~62_combout\))) # (!\SW[4]~input_o\ & (\ALU|Add0|auto_generated|result_int[1]~2_combout\)))) # (!\SW[3]~input_o\ & (((\ALU|Add0|auto_generated|result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datac => \ALU|Add0|auto_generated|result_int[1]~2_combout\,
	datad => \ALU|LessThan0~62_combout\,
	combout => \ALU|Mux31~2_combout\);

-- Location: LCCOMB_X99_Y19_N0
\banco_reg|rs_mem|s_memory~294feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|s_memory~294feeder_combout\ = \ALU|Mux31~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux31~2_combout\,
	combout => \banco_reg|rs_mem|s_memory~294feeder_combout\);

-- Location: FF_X99_Y19_N1
\banco_reg|rs_mem|s_memory~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rs_mem|s_memory~294feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~294_q\);

-- Location: FF_X99_Y19_N7
\banco_reg|rs_mem|s_memory~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux31~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~326_q\);

-- Location: LCCOMB_X99_Y19_N6
\banco_reg|rs_mem|readData[0]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[0]~107_combout\ = (\pcupdt|s_pc\(3) & (((\banco_reg|rs_mem|s_memory~294_q\)))) # (!\pcupdt|s_pc\(3) & ((\pcupdt|s_pc\(2) & (\banco_reg|rs_mem|s_memory~326_q\)) # (!\pcupdt|s_pc\(2) & ((\banco_reg|rs_mem|s_memory~294_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(3),
	datab => \pcupdt|s_pc\(2),
	datac => \banco_reg|rs_mem|s_memory~326_q\,
	datad => \banco_reg|rs_mem|s_memory~294_q\,
	combout => \banco_reg|rs_mem|readData[0]~107_combout\);

-- Location: LCCOMB_X99_Y19_N20
\banco_reg|rs_mem|readData[0]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[0]~108_combout\ = (\instmem|Mux4~0_combout\ & ((\banco_reg|rs_mem|readData[0]~107_combout\))) # (!\instmem|Mux4~0_combout\ & (\banco_reg|rs_mem|s_memory~294_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux4~0_combout\,
	datab => \banco_reg|rs_mem|s_memory~294_q\,
	datad => \banco_reg|rs_mem|readData[0]~107_combout\,
	combout => \banco_reg|rs_mem|readData[0]~108_combout\);

-- Location: FF_X98_Y19_N17
\banco_reg|rs_mem|s_memory~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux31~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~70_q\);

-- Location: FF_X98_Y19_N11
\banco_reg|rs_mem|s_memory~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux31~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rs_mem|s_memory~38_q\);

-- Location: LCCOMB_X98_Y19_N10
\banco_reg|rs_mem|readData[0]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[0]~106_combout\ = (\pcupdt|s_pc\(2) & ((\instmem|Mux4~2_combout\ & (\banco_reg|rs_mem|s_memory~70_q\)) # (!\instmem|Mux4~2_combout\ & ((\banco_reg|rs_mem|s_memory~38_q\))))) # (!\pcupdt|s_pc\(2) & 
-- (((\banco_reg|rs_mem|s_memory~38_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(2),
	datab => \banco_reg|rs_mem|s_memory~70_q\,
	datac => \banco_reg|rs_mem|s_memory~38_q\,
	datad => \instmem|Mux4~2_combout\,
	combout => \banco_reg|rs_mem|readData[0]~106_combout\);

-- Location: LCCOMB_X99_Y19_N8
\banco_reg|rs_mem|readData[0]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rs_mem|readData[0]~109_combout\ = (\instmem|Mux4~1_combout\ & (((\banco_reg|rs_mem|readData[0]~108_combout\)))) # (!\instmem|Mux4~1_combout\ & (\instmem|Mux5~0_combout\ & ((\banco_reg|rs_mem|readData[0]~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux5~0_combout\,
	datab => \banco_reg|rs_mem|readData[0]~108_combout\,
	datac => \instmem|Mux4~1_combout\,
	datad => \banco_reg|rs_mem|readData[0]~106_combout\,
	combout => \banco_reg|rs_mem|readData[0]~109_combout\);

-- Location: LCCOMB_X95_Y18_N20
\ALU|Add0|auto_generated|result_int[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|result_int[2]~4_combout\ = ((\ALU|Add0|auto_generated|_~62_combout\ $ (\banco_reg|rs_mem|readData[1]~105_combout\ $ (!\ALU|Add0|auto_generated|result_int[1]~3\)))) # (GND)
-- \ALU|Add0|auto_generated|result_int[2]~5\ = CARRY((\ALU|Add0|auto_generated|_~62_combout\ & ((\banco_reg|rs_mem|readData[1]~105_combout\) # (!\ALU|Add0|auto_generated|result_int[1]~3\))) # (!\ALU|Add0|auto_generated|_~62_combout\ & 
-- (\banco_reg|rs_mem|readData[1]~105_combout\ & !\ALU|Add0|auto_generated|result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|_~62_combout\,
	datab => \banco_reg|rs_mem|readData[1]~105_combout\,
	datad => VCC,
	cin => \ALU|Add0|auto_generated|result_int[1]~3\,
	combout => \ALU|Add0|auto_generated|result_int[2]~4_combout\,
	cout => \ALU|Add0|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X99_Y20_N26
\ALU|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux30~2_combout\ = (\ALU|Add0|auto_generated|result_int[2]~4_combout\ & ((!\SW[3]~input_o\) # (!\SW[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[4]~input_o\,
	datac => \SW[3]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[2]~4_combout\,
	combout => \ALU|Mux30~2_combout\);

-- Location: LCCOMB_X100_Y20_N6
\banco_reg|rt_mem|s_memory~71feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~71feeder_combout\ = \ALU|Mux30~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux30~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~71feeder_combout\);

-- Location: FF_X100_Y20_N7
\banco_reg|rt_mem|s_memory~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~71feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~71_q\);

-- Location: FF_X99_Y20_N17
\banco_reg|rt_mem|s_memory~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux30~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~327_q\);

-- Location: LCCOMB_X99_Y20_N30
\banco_reg|rt_mem|s_memory~295feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~295feeder_combout\ = \ALU|Mux30~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux30~2_combout\,
	combout => \banco_reg|rt_mem|s_memory~295feeder_combout\);

-- Location: FF_X99_Y20_N31
\banco_reg|rt_mem|s_memory~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|rt_mem|s_memory~295feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~295_q\);

-- Location: FF_X100_Y20_N5
\banco_reg|rt_mem|s_memory~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux30~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|rt_mem|s_memory~39_q\);

-- Location: LCCOMB_X100_Y20_N4
\banco_reg|rt_mem|s_memory~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1144_combout\ = (\instmem|Mux7~1_combout\ & (((\instmem|Mux4~1_combout\)))) # (!\instmem|Mux7~1_combout\ & ((\instmem|Mux4~1_combout\ & (\banco_reg|rt_mem|s_memory~295_q\)) # (!\instmem|Mux4~1_combout\ & 
-- ((\banco_reg|rt_mem|s_memory~39_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux7~1_combout\,
	datab => \banco_reg|rt_mem|s_memory~295_q\,
	datac => \banco_reg|rt_mem|s_memory~39_q\,
	datad => \instmem|Mux4~1_combout\,
	combout => \banco_reg|rt_mem|s_memory~1144_combout\);

-- Location: LCCOMB_X99_Y20_N16
\banco_reg|rt_mem|s_memory~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|rt_mem|s_memory~1145_combout\ = (\instmem|Mux7~1_combout\ & ((\banco_reg|rt_mem|s_memory~1144_combout\ & ((\banco_reg|rt_mem|s_memory~327_q\))) # (!\banco_reg|rt_mem|s_memory~1144_combout\ & (\banco_reg|rt_mem|s_memory~71_q\)))) # 
-- (!\instmem|Mux7~1_combout\ & (((\banco_reg|rt_mem|s_memory~1144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|rt_mem|s_memory~71_q\,
	datab => \instmem|Mux7~1_combout\,
	datac => \banco_reg|rt_mem|s_memory~327_q\,
	datad => \banco_reg|rt_mem|s_memory~1144_combout\,
	combout => \banco_reg|rt_mem|s_memory~1145_combout\);

-- Location: LCCOMB_X99_Y20_N4
\ALU|Add0|auto_generated|_~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Add0|auto_generated|_~62_combout\ = (\SW[3]~input_o\ & (\SW[4]~input_o\ $ (((!\banco_reg|rt_mem|s_memory~1145_combout\) # (!\MUX2|y[0]~80_combout\))))) # (!\SW[3]~input_o\ & (((\MUX2|y[0]~80_combout\ & \banco_reg|rt_mem|s_memory~1145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \SW[4]~input_o\,
	datac => \MUX2|y[0]~80_combout\,
	datad => \banco_reg|rt_mem|s_memory~1145_combout\,
	combout => \ALU|Add0|auto_generated|_~62_combout\);

-- Location: LCCOMB_X98_Y20_N8
\ALU|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU|Mux29~2_combout\ = (\ALU|Add0|auto_generated|result_int[3]~6_combout\ & ((!\SW[4]~input_o\) # (!\SW[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \SW[4]~input_o\,
	datad => \ALU|Add0|auto_generated|result_int[3]~6_combout\,
	combout => \ALU|Mux29~2_combout\);

-- Location: FF_X98_Y20_N9
\banco_reg|debug_mem|s_memory~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux29~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~328_q\);

-- Location: FF_X98_Y20_N23
\banco_reg|debug_mem|s_memory~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux29~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~296_q\);

-- Location: LCCOMB_X98_Y20_N22
\banco_reg|debug_mem|s_memory~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1069_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~328_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~296_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \banco_reg|debug_mem|s_memory~328_q\,
	datac => \banco_reg|debug_mem|s_memory~296_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1069_combout\);

-- Location: FF_X94_Y18_N25
\banco_reg|debug_mem|s_memory~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux29~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~72_q\);

-- Location: LCCOMB_X94_Y18_N6
\banco_reg|debug_mem|s_memory~40feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~40feeder_combout\ = \ALU|Mux29~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux29~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~40feeder_combout\);

-- Location: FF_X94_Y18_N7
\banco_reg|debug_mem|s_memory~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~40feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~40_q\);

-- Location: LCCOMB_X94_Y18_N24
\banco_reg|debug_mem|s_memory~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1068_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~72_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~40_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~72_q\,
	datad => \banco_reg|debug_mem|s_memory~40_q\,
	combout => \banco_reg|debug_mem|s_memory~1068_combout\);

-- Location: LCCOMB_X92_Y18_N20
\banco_reg|debug_mem|s_memory~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1070_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1069_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1068_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1069_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1068_combout\,
	combout => \banco_reg|debug_mem|s_memory~1070_combout\);

-- Location: FF_X95_Y13_N19
\displ|s_addrCounters[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|Add0~8_combout\,
	ena => \displ|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[0][4]~q\);

-- Location: LCCOMB_X94_Y13_N4
\displ|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux1~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\displ|s_addrCounters[2][4]~q\)) # (!\SW[1]~input_o\ & ((\displ|s_addrCounters[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \displ|s_addrCounters[0][4]~q\,
	combout => \displ|Mux1~0_combout\);

-- Location: LCCOMB_X95_Y13_N30
\displ|s_addrCounters~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~15_combout\ = (\displ|Decoder0~3_combout\ & ((\displ|Add0~8_combout\))) # (!\displ|Decoder0~3_combout\ & (\displ|s_addrCounters[3][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Decoder0~3_combout\,
	datac => \displ|s_addrCounters[3][4]~q\,
	datad => \displ|Add0~8_combout\,
	combout => \displ|s_addrCounters~15_combout\);

-- Location: FF_X95_Y13_N31
\displ|s_addrCounters[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[3][4]~q\);

-- Location: LCCOMB_X95_Y13_N22
\displ|s_addrCounters~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~2_combout\ = (\displ|Decoder0~1_combout\ & ((\displ|Add0~8_combout\))) # (!\displ|Decoder0~1_combout\ & (\displ|s_addrCounters[1][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~1_combout\,
	datac => \displ|s_addrCounters[1][4]~q\,
	datad => \displ|Add0~8_combout\,
	combout => \displ|s_addrCounters~2_combout\);

-- Location: FF_X95_Y13_N23
\displ|s_addrCounters[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[1][4]~q\);

-- Location: LCCOMB_X94_Y13_N12
\displ|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux39~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\displ|s_addrCounters[3][4]~q\)) # (!\SW[1]~input_o\ & ((\displ|s_addrCounters[1][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_addrCounters[3][4]~q\,
	datad => \displ|s_addrCounters[1][4]~q\,
	combout => \displ|Mux39~0_combout\);

-- Location: LCCOMB_X94_Y13_N2
\displ|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux1~1_combout\ = (\displ|Mux1~0_combout\) # (\displ|Mux39~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \displ|Mux1~0_combout\,
	datad => \displ|Mux39~0_combout\,
	combout => \displ|Mux1~1_combout\);

-- Location: LCCOMB_X95_Y13_N18
\displ|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Add0~8_combout\ = ((\displ|Mux1~1_combout\ $ (\displ|s_inc~q\ $ (\displ|Add0~7\)))) # (GND)
-- \displ|Add0~9\ = CARRY((\displ|Mux1~1_combout\ & ((!\displ|Add0~7\) # (!\displ|s_inc~q\))) # (!\displ|Mux1~1_combout\ & (!\displ|s_inc~q\ & !\displ|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux1~1_combout\,
	datab => \displ|s_inc~q\,
	datad => VCC,
	cin => \displ|Add0~7\,
	combout => \displ|Add0~8_combout\,
	cout => \displ|Add0~9\);

-- Location: LCCOMB_X95_Y13_N6
\displ|s_addrCounters~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~10_combout\ = (\displ|Decoder0~2_combout\ & ((\displ|Add0~8_combout\))) # (!\displ|Decoder0~2_combout\ & (\displ|s_addrCounters[2][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~2_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \displ|Add0~8_combout\,
	combout => \displ|s_addrCounters~10_combout\);

-- Location: FF_X95_Y13_N7
\displ|s_addrCounters[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[2][4]~q\);

-- Location: LCCOMB_X92_Y18_N6
\banco_reg|debug_mem|readData[2]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[2]~65_combout\ = (!\banco_reg|debug_mem|Equal0~0_combout\ & (\banco_reg|debug_mem|s_memory~1070_combout\ & !\displ|s_addrCounters[2][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|Equal0~0_combout\,
	datab => \banco_reg|debug_mem|s_memory~1070_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	combout => \banco_reg|debug_mem|readData[2]~65_combout\);

-- Location: LCCOMB_X98_Y21_N18
\displ|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux35~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\banco_reg|debug_mem|readData[2]~65_combout\))) # (!\SW[1]~input_o\ & (\pcupdt|s_pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \pcupdt|s_pc\(2),
	datac => \SW[1]~input_o\,
	datad => \banco_reg|debug_mem|readData[2]~65_combout\,
	combout => \displ|Mux35~0_combout\);

-- Location: FF_X95_Y13_N21
\displ|s_addrCounters[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|Add0~10_combout\,
	ena => \displ|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[0][5]~q\);

-- Location: LCCOMB_X95_Y13_N2
\displ|s_addrCounters[2][5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters[2][5]~17_combout\ = (\displ|Decoder0~2_combout\ & ((\displ|Add0~10_combout\))) # (!\displ|Decoder0~2_combout\ & (\displ|s_addrCounters[2][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~2_combout\,
	datac => \displ|s_addrCounters[2][5]~q\,
	datad => \displ|Add0~10_combout\,
	combout => \displ|s_addrCounters[2][5]~17_combout\);

-- Location: FF_X95_Y13_N3
\displ|s_addrCounters[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters[2][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[2][5]~q\);

-- Location: LCCOMB_X94_Y13_N20
\displ|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux0~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\displ|s_addrCounters[2][5]~q\))) # (!\SW[1]~input_o\ & (\displ|s_addrCounters[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_addrCounters[0][5]~q\,
	datad => \displ|s_addrCounters[2][5]~q\,
	combout => \displ|Mux0~0_combout\);

-- Location: LCCOMB_X95_Y13_N8
\displ|s_addrCounters~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~16_combout\ = (\displ|Decoder0~3_combout\ & ((\displ|Add0~10_combout\))) # (!\displ|Decoder0~3_combout\ & (\displ|s_addrCounters[3][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Decoder0~3_combout\,
	datac => \displ|s_addrCounters[3][5]~q\,
	datad => \displ|Add0~10_combout\,
	combout => \displ|s_addrCounters~16_combout\);

-- Location: FF_X95_Y13_N9
\displ|s_addrCounters[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[3][5]~q\);

-- Location: LCCOMB_X92_Y13_N6
\displ|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux38~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\displ|s_addrCounters[3][5]~q\))) # (!\SW[1]~input_o\ & (\displ|s_addrCounters[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|s_addrCounters[1][5]~q\,
	datac => \SW[1]~input_o\,
	datad => \displ|s_addrCounters[3][5]~q\,
	combout => \displ|Mux38~0_combout\);

-- Location: LCCOMB_X92_Y13_N22
\displ|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux0~1_combout\ = (\displ|Mux0~0_combout\) # (\displ|Mux38~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \displ|Mux0~0_combout\,
	datad => \displ|Mux38~0_combout\,
	combout => \displ|Mux0~1_combout\);

-- Location: LCCOMB_X95_Y13_N20
\displ|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Add0~10_combout\ = \displ|s_inc~q\ $ (\displ|Add0~9\ $ (!\displ|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_inc~q\,
	datad => \displ|Mux0~1_combout\,
	cin => \displ|Add0~9\,
	combout => \displ|Add0~10_combout\);

-- Location: LCCOMB_X94_Y13_N22
\displ|s_addrCounters~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~3_combout\ = (\displ|Decoder0~1_combout\ & ((\displ|Add0~10_combout\))) # (!\displ|Decoder0~1_combout\ & (\displ|s_addrCounters[1][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~1_combout\,
	datac => \displ|s_addrCounters[1][5]~q\,
	datad => \displ|Add0~10_combout\,
	combout => \displ|s_addrCounters~3_combout\);

-- Location: FF_X94_Y13_N23
\displ|s_addrCounters[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[1][5]~q\);

-- Location: LCCOMB_X94_Y13_N0
\instmem|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux10~0_combout\ = (!\displ|s_addrCounters[1][2]~q\ & (!\displ|s_addrCounters[1][4]~q\ & (!\displ|s_addrCounters[1][5]~q\ & !\displ|s_addrCounters[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][2]~q\,
	datab => \displ|s_addrCounters[1][4]~q\,
	datac => \displ|s_addrCounters[1][5]~q\,
	datad => \displ|s_addrCounters[1][3]~q\,
	combout => \instmem|Mux10~0_combout\);

-- Location: LCCOMB_X96_Y13_N10
\instmem|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux14~0_combout\ = (\displ|s_addrCounters[1][0]~q\ $ (!\displ|s_addrCounters[1][1]~q\)) # (!\instmem|Mux10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux10~0_combout\,
	datab => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|s_addrCounters[1][1]~q\,
	combout => \instmem|Mux14~0_combout\);

-- Location: LCCOMB_X98_Y21_N12
\displ|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux35~1_combout\ = (\SW[0]~input_o\ & ((\displ|Mux35~0_combout\ & ((\ALU|Mux29~2_combout\))) # (!\displ|Mux35~0_combout\ & (!\instmem|Mux14~0_combout\)))) # (!\SW[0]~input_o\ & (\displ|Mux35~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|Mux35~0_combout\,
	datac => \instmem|Mux14~0_combout\,
	datad => \ALU|Mux29~2_combout\,
	combout => \displ|Mux35~1_combout\);

-- Location: FF_X99_Y20_N27
\banco_reg|debug_mem|s_memory~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux30~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~327_q\);

-- Location: FF_X99_Y20_N25
\banco_reg|debug_mem|s_memory~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux30~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~295_q\);

-- Location: LCCOMB_X99_Y20_N24
\banco_reg|debug_mem|s_memory~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1066_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~327_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~295_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~327_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~295_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \banco_reg|debug_mem|s_memory~1066_combout\);

-- Location: FF_X101_Y16_N17
\banco_reg|debug_mem|s_memory~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux30~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~71_q\);

-- Location: LCCOMB_X100_Y16_N24
\banco_reg|debug_mem|s_memory~39feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~39feeder_combout\ = \ALU|Mux30~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux30~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~39feeder_combout\);

-- Location: FF_X100_Y16_N25
\banco_reg|debug_mem|s_memory~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~39feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~39_q\);

-- Location: LCCOMB_X101_Y16_N16
\banco_reg|debug_mem|s_memory~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1065_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~71_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~39_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~71_q\,
	datad => \banco_reg|debug_mem|s_memory~39_q\,
	combout => \banco_reg|debug_mem|s_memory~1065_combout\);

-- Location: LCCOMB_X101_Y16_N22
\banco_reg|debug_mem|s_memory~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1067_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1066_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1065_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1066_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1065_combout\,
	combout => \banco_reg|debug_mem|s_memory~1067_combout\);

-- Location: LCCOMB_X101_Y16_N0
\banco_reg|debug_mem|readData[1]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[1]~64_combout\ = (\banco_reg|debug_mem|s_memory~1067_combout\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & !\displ|s_addrCounters[2][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1067_combout\,
	datab => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \displ|s_addrCounters[2][4]~q\,
	combout => \banco_reg|debug_mem|readData[1]~64_combout\);

-- Location: LCCOMB_X101_Y16_N12
\displ|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux36~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\ & (\ALU|Mux30~2_combout\)) # (!\SW[0]~input_o\ & ((\banco_reg|debug_mem|readData[1]~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux30~2_combout\,
	datab => \banco_reg|debug_mem|readData[1]~64_combout\,
	datac => \SW[0]~input_o\,
	datad => \SW[1]~input_o\,
	combout => \displ|Mux36~0_combout\);

-- Location: FF_X96_Y18_N11
\banco_reg|debug_mem|s_memory~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux28~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~297_q\);

-- Location: FF_X96_Y18_N21
\banco_reg|debug_mem|s_memory~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux28~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~329_q\);

-- Location: LCCOMB_X96_Y18_N10
\banco_reg|debug_mem|s_memory~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1072_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~329_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~297_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~297_q\,
	datad => \banco_reg|debug_mem|s_memory~329_q\,
	combout => \banco_reg|debug_mem|s_memory~1072_combout\);

-- Location: FF_X92_Y18_N25
\banco_reg|debug_mem|s_memory~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux28~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~73_q\);

-- Location: LCCOMB_X92_Y18_N2
\banco_reg|debug_mem|s_memory~41feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~41feeder_combout\ = \ALU|Mux28~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux28~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~41feeder_combout\);

-- Location: FF_X92_Y18_N3
\banco_reg|debug_mem|s_memory~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~41feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~41_q\);

-- Location: LCCOMB_X92_Y18_N24
\banco_reg|debug_mem|s_memory~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1071_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~73_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~41_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~73_q\,
	datad => \banco_reg|debug_mem|s_memory~41_q\,
	combout => \banco_reg|debug_mem|s_memory~1071_combout\);

-- Location: LCCOMB_X92_Y18_N26
\banco_reg|debug_mem|s_memory~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1073_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1072_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1071_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1072_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1071_combout\,
	combout => \banco_reg|debug_mem|s_memory~1073_combout\);

-- Location: LCCOMB_X92_Y18_N0
\banco_reg|debug_mem|readData[3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[3]~66_combout\ = (!\banco_reg|debug_mem|Equal0~0_combout\ & (!\displ|s_addrCounters[2][4]~q\ & \banco_reg|debug_mem|s_memory~1073_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|Equal0~0_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \banco_reg|debug_mem|s_memory~1073_combout\,
	combout => \banco_reg|debug_mem|readData[3]~66_combout\);

-- Location: LCCOMB_X98_Y21_N10
\displ|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux34~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\))) # (!\SW[1]~input_o\ & (\pcupdt|s_pc\(3) & !\SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(3),
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux34~0_combout\);

-- Location: LCCOMB_X98_Y21_N4
\displ|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux34~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux34~0_combout\ & ((\ALU|Mux28~2_combout\))) # (!\displ|Mux34~0_combout\ & (\banco_reg|debug_mem|readData[3]~66_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \banco_reg|debug_mem|readData[3]~66_combout\,
	datac => \ALU|Mux28~2_combout\,
	datad => \displ|Mux34~0_combout\,
	combout => \displ|Mux34~1_combout\);

-- Location: FF_X98_Y19_N1
\banco_reg|debug_mem|s_memory~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux31~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~38_q\);

-- Location: FF_X98_Y19_N27
\banco_reg|debug_mem|s_memory~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux31~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~70_q\);

-- Location: LCCOMB_X98_Y19_N26
\banco_reg|debug_mem|s_memory~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1062_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~70_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~38_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \banco_reg|debug_mem|s_memory~38_q\,
	datac => \banco_reg|debug_mem|s_memory~70_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \banco_reg|debug_mem|s_memory~1062_combout\);

-- Location: FF_X99_Y19_N31
\banco_reg|debug_mem|s_memory~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux31~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~326_q\);

-- Location: FF_X99_Y19_N29
\banco_reg|debug_mem|s_memory~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux31~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~294_q\);

-- Location: LCCOMB_X99_Y19_N30
\banco_reg|debug_mem|s_memory~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1063_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~326_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~294_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~326_q\,
	datad => \banco_reg|debug_mem|s_memory~294_q\,
	combout => \banco_reg|debug_mem|s_memory~1063_combout\);

-- Location: LCCOMB_X98_Y20_N0
\banco_reg|debug_mem|s_memory~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1064_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1063_combout\))) # (!\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1062_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \banco_reg|debug_mem|s_memory~1063_combout\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \banco_reg|debug_mem|s_memory~1064_combout\);

-- Location: LCCOMB_X98_Y21_N16
\displ|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux37~1_combout\ = (\SW[0]~input_o\) # ((!\displ|s_addrCounters[2][4]~q\ & (\banco_reg|debug_mem|s_memory~1064_combout\ & !\banco_reg|debug_mem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \banco_reg|debug_mem|s_memory~1064_combout\,
	datac => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux37~1_combout\);

-- Location: LCCOMB_X98_Y21_N14
\displ|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux37~2_combout\ = (\SW[1]~input_o\ & \displ|Mux37~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \displ|Mux37~1_combout\,
	combout => \displ|Mux37~2_combout\);

-- Location: LCCOMB_X96_Y13_N16
\instmem|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux12~0_combout\ = (\instmem|Mux10~0_combout\ & (!\displ|s_addrCounters[1][0]~q\ & !\displ|s_addrCounters[1][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux10~0_combout\,
	datab => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|s_addrCounters[1][1]~q\,
	combout => \instmem|Mux12~0_combout\);

-- Location: LCCOMB_X98_Y21_N28
\displ|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux37~0_combout\ = (\SW[0]~input_o\ & ((\displ|Mux37~2_combout\ & (\ALU|Mux31~2_combout\)) # (!\displ|Mux37~2_combout\ & ((\instmem|Mux12~0_combout\))))) # (!\SW[0]~input_o\ & (\displ|Mux37~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|Mux37~2_combout\,
	datac => \ALU|Mux31~2_combout\,
	datad => \instmem|Mux12~0_combout\,
	combout => \displ|Mux37~0_combout\);

-- Location: LCCOMB_X98_Y21_N30
\displ|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux52~0_combout\ = (\displ|Mux35~1_combout\ & (!\displ|Mux36~0_combout\ & (\displ|Mux34~1_combout\ $ (!\displ|Mux37~0_combout\)))) # (!\displ|Mux35~1_combout\ & (\displ|Mux37~0_combout\ & (\displ|Mux36~0_combout\ $ (!\displ|Mux34~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux35~1_combout\,
	datab => \displ|Mux36~0_combout\,
	datac => \displ|Mux34~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux52~0_combout\);

-- Location: LCCOMB_X98_Y21_N8
\displ|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux51~0_combout\ = (\displ|Mux36~0_combout\ & ((\displ|Mux37~0_combout\ & ((\displ|Mux34~1_combout\))) # (!\displ|Mux37~0_combout\ & (\displ|Mux35~1_combout\)))) # (!\displ|Mux36~0_combout\ & (\displ|Mux35~1_combout\ & (\displ|Mux34~1_combout\ $ 
-- (\displ|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux35~1_combout\,
	datab => \displ|Mux36~0_combout\,
	datac => \displ|Mux34~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux51~0_combout\);

-- Location: LCCOMB_X98_Y21_N2
\displ|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux50~0_combout\ = (\displ|Mux35~1_combout\ & (\displ|Mux34~1_combout\ & ((\displ|Mux36~0_combout\) # (!\displ|Mux37~0_combout\)))) # (!\displ|Mux35~1_combout\ & (\displ|Mux36~0_combout\ & (!\displ|Mux34~1_combout\ & !\displ|Mux37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux35~1_combout\,
	datab => \displ|Mux36~0_combout\,
	datac => \displ|Mux34~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux50~0_combout\);

-- Location: LCCOMB_X98_Y21_N0
\displ|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux49~0_combout\ = (\displ|Mux36~0_combout\ & ((\displ|Mux35~1_combout\ & ((\displ|Mux37~0_combout\))) # (!\displ|Mux35~1_combout\ & (\displ|Mux34~1_combout\ & !\displ|Mux37~0_combout\)))) # (!\displ|Mux36~0_combout\ & (!\displ|Mux34~1_combout\ & 
-- (\displ|Mux35~1_combout\ $ (\displ|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux35~1_combout\,
	datab => \displ|Mux36~0_combout\,
	datac => \displ|Mux34~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux49~0_combout\);

-- Location: LCCOMB_X98_Y21_N26
\displ|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux48~0_combout\ = (\displ|Mux36~0_combout\ & (((!\displ|Mux34~1_combout\ & \displ|Mux37~0_combout\)))) # (!\displ|Mux36~0_combout\ & ((\displ|Mux35~1_combout\ & (!\displ|Mux34~1_combout\)) # (!\displ|Mux35~1_combout\ & 
-- ((\displ|Mux37~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux35~1_combout\,
	datab => \displ|Mux36~0_combout\,
	datac => \displ|Mux34~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux48~0_combout\);

-- Location: LCCOMB_X98_Y21_N24
\displ|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux47~0_combout\ = (\displ|Mux35~1_combout\ & (\displ|Mux37~0_combout\ & (\displ|Mux36~0_combout\ $ (\displ|Mux34~1_combout\)))) # (!\displ|Mux35~1_combout\ & (!\displ|Mux34~1_combout\ & ((\displ|Mux36~0_combout\) # (\displ|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux35~1_combout\,
	datab => \displ|Mux36~0_combout\,
	datac => \displ|Mux34~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux47~0_combout\);

-- Location: LCCOMB_X98_Y21_N22
\displ|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux46~0_combout\ = (\displ|Mux37~0_combout\ & ((\displ|Mux34~1_combout\) # (\displ|Mux35~1_combout\ $ (\displ|Mux36~0_combout\)))) # (!\displ|Mux37~0_combout\ & ((\displ|Mux36~0_combout\) # (\displ|Mux35~1_combout\ $ (\displ|Mux34~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux35~1_combout\,
	datab => \displ|Mux36~0_combout\,
	datac => \displ|Mux34~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux46~0_combout\);

-- Location: LCCOMB_X100_Y17_N22
\ALU_Control|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Control|Mux5~0_combout\ = (\SW[3]~input_o\ & \SW[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datad => \SW[4]~input_o\,
	combout => \ALU_Control|Mux5~0_combout\);

-- Location: FF_X95_Y14_N5
\banco_reg|debug_mem|s_memory~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux25~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~44_q\);

-- Location: FF_X95_Y14_N27
\banco_reg|debug_mem|s_memory~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux25~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~76_q\);

-- Location: LCCOMB_X95_Y14_N26
\banco_reg|debug_mem|s_memory~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1080_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~76_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~44_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \banco_reg|debug_mem|s_memory~44_q\,
	datac => \banco_reg|debug_mem|s_memory~76_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1080_combout\);

-- Location: FF_X96_Y18_N7
\banco_reg|debug_mem|s_memory~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux25~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~300_q\);

-- Location: FF_X96_Y18_N13
\banco_reg|debug_mem|s_memory~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux25~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~332_q\);

-- Location: LCCOMB_X96_Y18_N6
\banco_reg|debug_mem|s_memory~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1081_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~332_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~300_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~300_q\,
	datad => \banco_reg|debug_mem|s_memory~332_q\,
	combout => \banco_reg|debug_mem|s_memory~1081_combout\);

-- Location: LCCOMB_X95_Y14_N24
\banco_reg|debug_mem|s_memory~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1082_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1081_combout\))) # (!\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1080_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \banco_reg|debug_mem|s_memory~1080_combout\,
	datad => \banco_reg|debug_mem|s_memory~1081_combout\,
	combout => \banco_reg|debug_mem|s_memory~1082_combout\);

-- Location: LCCOMB_X95_Y14_N4
\banco_reg|debug_mem|readData[6]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[6]~69_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & \banco_reg|debug_mem|s_memory~1082_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \banco_reg|debug_mem|s_memory~1082_combout\,
	combout => \banco_reg|debug_mem|readData[6]~69_combout\);

-- Location: LCCOMB_X98_Y21_N20
\displ|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux31~0_combout\ = (\SW[1]~input_o\ & ((\banco_reg|debug_mem|readData[6]~69_combout\) # ((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & (((\pcupdt|s_pc\(6) & !\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \banco_reg|debug_mem|readData[6]~69_combout\,
	datac => \pcupdt|s_pc\(6),
	datad => \SW[0]~input_o\,
	combout => \displ|Mux31~0_combout\);

-- Location: LCCOMB_X103_Y21_N12
\displ|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux31~1_combout\ = (\displ|Mux31~0_combout\ & (((!\ALU_Control|Mux5~0_combout\ & \ALU|Add0|auto_generated|result_int[7]~14_combout\)) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Control|Mux5~0_combout\,
	datab => \ALU|Add0|auto_generated|result_int[7]~14_combout\,
	datac => \SW[0]~input_o\,
	datad => \displ|Mux31~0_combout\,
	combout => \displ|Mux31~1_combout\);

-- Location: FF_X94_Y19_N31
\banco_reg|debug_mem|s_memory~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux24~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~333_q\);

-- Location: FF_X95_Y20_N15
\banco_reg|debug_mem|s_memory~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux24~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~301_q\);

-- Location: LCCOMB_X95_Y20_N14
\banco_reg|debug_mem|s_memory~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1084_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~333_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~301_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~333_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~301_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \banco_reg|debug_mem|s_memory~1084_combout\);

-- Location: FF_X98_Y19_N15
\banco_reg|debug_mem|s_memory~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux24~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~77_q\);

-- Location: FF_X98_Y19_N13
\banco_reg|debug_mem|s_memory~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux24~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~45_q\);

-- Location: LCCOMB_X98_Y19_N14
\banco_reg|debug_mem|s_memory~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1083_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~77_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~45_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~77_q\,
	datad => \banco_reg|debug_mem|s_memory~45_q\,
	combout => \banco_reg|debug_mem|s_memory~1083_combout\);

-- Location: LCCOMB_X97_Y13_N28
\banco_reg|debug_mem|s_memory~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1085_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1084_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1083_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \banco_reg|debug_mem|s_memory~1084_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1083_combout\,
	combout => \banco_reg|debug_mem|s_memory~1085_combout\);

-- Location: LCCOMB_X97_Y13_N6
\banco_reg|debug_mem|readData[7]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[7]~70_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & \banco_reg|debug_mem|s_memory~1085_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datac => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \banco_reg|debug_mem|s_memory~1085_combout\,
	combout => \banco_reg|debug_mem|readData[7]~70_combout\);

-- Location: LCCOMB_X103_Y21_N18
\displ|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux30~0_combout\ = (\SW[1]~input_o\ & (\SW[0]~input_o\)) # (!\SW[1]~input_o\ & (!\SW[0]~input_o\ & \pcupdt|s_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \pcupdt|s_pc\(7),
	combout => \displ|Mux30~0_combout\);

-- Location: LCCOMB_X103_Y21_N24
\displ|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux30~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux30~0_combout\ & ((\ALU|Mux24~2_combout\))) # (!\displ|Mux30~0_combout\ & (\banco_reg|debug_mem|readData[7]~70_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \banco_reg|debug_mem|readData[7]~70_combout\,
	datac => \ALU|Mux24~2_combout\,
	datad => \displ|Mux30~0_combout\,
	combout => \displ|Mux30~1_combout\);

-- Location: FF_X92_Y18_N31
\banco_reg|debug_mem|s_memory~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux27~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~74_q\);

-- Location: LCCOMB_X92_Y18_N16
\banco_reg|debug_mem|s_memory~42feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~42feeder_combout\ = \ALU|Mux27~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux27~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~42feeder_combout\);

-- Location: FF_X92_Y18_N17
\banco_reg|debug_mem|s_memory~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~42feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~42_q\);

-- Location: LCCOMB_X92_Y18_N30
\banco_reg|debug_mem|s_memory~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1074_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~74_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~42_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~74_q\,
	datad => \banco_reg|debug_mem|s_memory~42_q\,
	combout => \banco_reg|debug_mem|s_memory~1074_combout\);

-- Location: FF_X96_Y18_N27
\banco_reg|debug_mem|s_memory~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux27~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~298_q\);

-- Location: FF_X96_Y18_N17
\banco_reg|debug_mem|s_memory~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux27~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~330_q\);

-- Location: LCCOMB_X96_Y18_N26
\banco_reg|debug_mem|s_memory~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1075_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~330_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~298_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~298_q\,
	datad => \banco_reg|debug_mem|s_memory~330_q\,
	combout => \banco_reg|debug_mem|s_memory~1075_combout\);

-- Location: LCCOMB_X92_Y18_N8
\banco_reg|debug_mem|s_memory~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1076_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1075_combout\))) # (!\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1074_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1075_combout\,
	combout => \banco_reg|debug_mem|s_memory~1076_combout\);

-- Location: LCCOMB_X92_Y18_N18
\banco_reg|debug_mem|readData[4]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[4]~67_combout\ = (!\banco_reg|debug_mem|Equal0~0_combout\ & (!\displ|s_addrCounters[2][4]~q\ & \banco_reg|debug_mem|s_memory~1076_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|Equal0~0_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \banco_reg|debug_mem|s_memory~1076_combout\,
	combout => \banco_reg|debug_mem|readData[4]~67_combout\);

-- Location: LCCOMB_X103_Y21_N16
\displ|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux33~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\banco_reg|debug_mem|readData[4]~67_combout\))) # (!\SW[1]~input_o\ & (\pcupdt|s_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \pcupdt|s_pc\(4),
	datac => \SW[1]~input_o\,
	datad => \banco_reg|debug_mem|readData[4]~67_combout\,
	combout => \displ|Mux33~0_combout\);

-- Location: LCCOMB_X103_Y21_N26
\displ|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux33~1_combout\ = (\displ|Mux33~0_combout\ & (((\ALU|Add0|auto_generated|result_int[5]~10_combout\ & !\ALU_Control|Mux5~0_combout\)) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \ALU|Add0|auto_generated|result_int[5]~10_combout\,
	datac => \ALU_Control|Mux5~0_combout\,
	datad => \displ|Mux33~0_combout\,
	combout => \displ|Mux33~1_combout\);

-- Location: FF_X98_Y15_N31
\banco_reg|debug_mem|s_memory~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux26~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~331_q\);

-- Location: FF_X97_Y15_N31
\banco_reg|debug_mem|s_memory~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux26~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~299_q\);

-- Location: LCCOMB_X97_Y15_N30
\banco_reg|debug_mem|s_memory~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1078_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~331_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~299_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \banco_reg|debug_mem|s_memory~331_q\,
	datac => \banco_reg|debug_mem|s_memory~299_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1078_combout\);

-- Location: FF_X99_Y15_N5
\banco_reg|debug_mem|s_memory~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux26~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~75_q\);

-- Location: LCCOMB_X98_Y15_N24
\banco_reg|debug_mem|s_memory~43feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~43feeder_combout\ = \ALU|Mux26~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux26~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~43feeder_combout\);

-- Location: FF_X98_Y15_N25
\banco_reg|debug_mem|s_memory~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~43feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~43_q\);

-- Location: LCCOMB_X99_Y15_N4
\banco_reg|debug_mem|s_memory~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1077_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~75_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~43_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~75_q\,
	datad => \banco_reg|debug_mem|s_memory~43_q\,
	combout => \banco_reg|debug_mem|s_memory~1077_combout\);

-- Location: LCCOMB_X100_Y15_N4
\banco_reg|debug_mem|s_memory~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1079_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1078_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1077_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1078_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \banco_reg|debug_mem|s_memory~1077_combout\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \banco_reg|debug_mem|s_memory~1079_combout\);

-- Location: LCCOMB_X101_Y17_N8
\banco_reg|debug_mem|readData[5]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[5]~68_combout\ = (!\banco_reg|debug_mem|Equal0~0_combout\ & (!\displ|s_addrCounters[2][4]~q\ & \banco_reg|debug_mem|s_memory~1079_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|Equal0~0_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datad => \banco_reg|debug_mem|s_memory~1079_combout\,
	combout => \banco_reg|debug_mem|readData[5]~68_combout\);

-- Location: LCCOMB_X103_Y21_N8
\displ|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux32~0_combout\ = (\SW[0]~input_o\ & (\SW[1]~input_o\)) # (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & \pcupdt|s_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \pcupdt|s_pc\(5),
	combout => \displ|Mux32~0_combout\);

-- Location: LCCOMB_X103_Y21_N10
\displ|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux32~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux32~0_combout\ & ((\ALU|Mux26~2_combout\))) # (!\displ|Mux32~0_combout\ & (\banco_reg|debug_mem|readData[5]~68_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \banco_reg|debug_mem|readData[5]~68_combout\,
	datac => \displ|Mux32~0_combout\,
	datad => \ALU|Mux26~2_combout\,
	combout => \displ|Mux32~1_combout\);

-- Location: LCCOMB_X103_Y21_N2
\displ|Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux59~0_combout\ = (\displ|Mux31~1_combout\ & (!\displ|Mux32~1_combout\ & (\displ|Mux30~1_combout\ $ (!\displ|Mux33~1_combout\)))) # (!\displ|Mux31~1_combout\ & (\displ|Mux33~1_combout\ & (\displ|Mux30~1_combout\ $ (!\displ|Mux32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux30~1_combout\,
	datac => \displ|Mux33~1_combout\,
	datad => \displ|Mux32~1_combout\,
	combout => \displ|Mux59~0_combout\);

-- Location: LCCOMB_X103_Y21_N4
\displ|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux58~0_combout\ = (\displ|Mux30~1_combout\ & ((\displ|Mux33~1_combout\ & ((\displ|Mux32~1_combout\))) # (!\displ|Mux33~1_combout\ & (\displ|Mux31~1_combout\)))) # (!\displ|Mux30~1_combout\ & (\displ|Mux31~1_combout\ & (\displ|Mux33~1_combout\ $ 
-- (\displ|Mux32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux30~1_combout\,
	datac => \displ|Mux33~1_combout\,
	datad => \displ|Mux32~1_combout\,
	combout => \displ|Mux58~0_combout\);

-- Location: LCCOMB_X103_Y21_N14
\displ|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux57~0_combout\ = (\displ|Mux31~1_combout\ & (\displ|Mux30~1_combout\ & ((\displ|Mux32~1_combout\) # (!\displ|Mux33~1_combout\)))) # (!\displ|Mux31~1_combout\ & (!\displ|Mux30~1_combout\ & (!\displ|Mux33~1_combout\ & \displ|Mux32~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux30~1_combout\,
	datac => \displ|Mux33~1_combout\,
	datad => \displ|Mux32~1_combout\,
	combout => \displ|Mux57~0_combout\);

-- Location: LCCOMB_X103_Y21_N20
\displ|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux56~0_combout\ = (\displ|Mux32~1_combout\ & ((\displ|Mux31~1_combout\ & ((\displ|Mux33~1_combout\))) # (!\displ|Mux31~1_combout\ & (\displ|Mux30~1_combout\ & !\displ|Mux33~1_combout\)))) # (!\displ|Mux32~1_combout\ & (!\displ|Mux30~1_combout\ & 
-- (\displ|Mux31~1_combout\ $ (\displ|Mux33~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux30~1_combout\,
	datac => \displ|Mux33~1_combout\,
	datad => \displ|Mux32~1_combout\,
	combout => \displ|Mux56~0_combout\);

-- Location: LCCOMB_X103_Y21_N30
\displ|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux55~0_combout\ = (\displ|Mux32~1_combout\ & (((!\displ|Mux30~1_combout\ & \displ|Mux33~1_combout\)))) # (!\displ|Mux32~1_combout\ & ((\displ|Mux31~1_combout\ & (!\displ|Mux30~1_combout\)) # (!\displ|Mux31~1_combout\ & 
-- ((\displ|Mux33~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux30~1_combout\,
	datac => \displ|Mux33~1_combout\,
	datad => \displ|Mux32~1_combout\,
	combout => \displ|Mux55~0_combout\);

-- Location: LCCOMB_X103_Y21_N0
\displ|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux54~0_combout\ = (\displ|Mux31~1_combout\ & (\displ|Mux33~1_combout\ & (\displ|Mux30~1_combout\ $ (\displ|Mux32~1_combout\)))) # (!\displ|Mux31~1_combout\ & (!\displ|Mux30~1_combout\ & ((\displ|Mux33~1_combout\) # (\displ|Mux32~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux30~1_combout\,
	datac => \displ|Mux33~1_combout\,
	datad => \displ|Mux32~1_combout\,
	combout => \displ|Mux54~0_combout\);

-- Location: LCCOMB_X103_Y21_N22
\displ|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux53~0_combout\ = (\displ|Mux33~1_combout\ & ((\displ|Mux30~1_combout\) # (\displ|Mux31~1_combout\ $ (\displ|Mux32~1_combout\)))) # (!\displ|Mux33~1_combout\ & ((\displ|Mux32~1_combout\) # (\displ|Mux31~1_combout\ $ (\displ|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux30~1_combout\,
	datac => \displ|Mux33~1_combout\,
	datad => \displ|Mux32~1_combout\,
	combout => \displ|Mux53~0_combout\);

-- Location: LCCOMB_X97_Y19_N14
\pcupdt|s_pc[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[8]~42_combout\ = (\pcupdt|s_pc\(8) & (\pcupdt|s_pc[7]~41\ $ (GND))) # (!\pcupdt|s_pc\(8) & (!\pcupdt|s_pc[7]~41\ & VCC))
-- \pcupdt|s_pc[8]~43\ = CARRY((\pcupdt|s_pc\(8) & !\pcupdt|s_pc[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(8),
	datad => VCC,
	cin => \pcupdt|s_pc[7]~41\,
	combout => \pcupdt|s_pc[8]~42_combout\,
	cout => \pcupdt|s_pc[8]~43\);

-- Location: FF_X97_Y19_N15
\pcupdt|s_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[8]~42_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(8));

-- Location: LCCOMB_X97_Y19_N16
\pcupdt|s_pc[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[9]~44_combout\ = (\pcupdt|s_pc\(9) & (!\pcupdt|s_pc[8]~43\)) # (!\pcupdt|s_pc\(9) & ((\pcupdt|s_pc[8]~43\) # (GND)))
-- \pcupdt|s_pc[9]~45\ = CARRY((!\pcupdt|s_pc[8]~43\) # (!\pcupdt|s_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(9),
	datad => VCC,
	cin => \pcupdt|s_pc[8]~43\,
	combout => \pcupdt|s_pc[9]~44_combout\,
	cout => \pcupdt|s_pc[9]~45\);

-- Location: FF_X97_Y19_N17
\pcupdt|s_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[9]~44_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(9));

-- Location: LCCOMB_X97_Y19_N18
\pcupdt|s_pc[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[10]~46_combout\ = (\pcupdt|s_pc\(10) & (\pcupdt|s_pc[9]~45\ $ (GND))) # (!\pcupdt|s_pc\(10) & (!\pcupdt|s_pc[9]~45\ & VCC))
-- \pcupdt|s_pc[10]~47\ = CARRY((\pcupdt|s_pc\(10) & !\pcupdt|s_pc[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(10),
	datad => VCC,
	cin => \pcupdt|s_pc[9]~45\,
	combout => \pcupdt|s_pc[10]~46_combout\,
	cout => \pcupdt|s_pc[10]~47\);

-- Location: FF_X97_Y19_N19
\pcupdt|s_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[10]~46_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(10));

-- Location: LCCOMB_X99_Y15_N30
\banco_reg|debug_mem|s_memory~48feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~48feeder_combout\ = \ALU|Mux21~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux21~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~48feeder_combout\);

-- Location: FF_X99_Y15_N31
\banco_reg|debug_mem|s_memory~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~48feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~48_q\);

-- Location: FF_X99_Y15_N21
\banco_reg|debug_mem|s_memory~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux21~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~80_q\);

-- Location: LCCOMB_X99_Y15_N20
\banco_reg|debug_mem|s_memory~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1092_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~80_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~48_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~48_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~80_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1092_combout\);

-- Location: FF_X100_Y17_N17
\banco_reg|debug_mem|s_memory~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux21~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~304_q\);

-- Location: FF_X100_Y17_N7
\banco_reg|debug_mem|s_memory~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux21~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~336_q\);

-- Location: LCCOMB_X100_Y17_N16
\banco_reg|debug_mem|s_memory~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1093_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~336_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~304_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~304_q\,
	datad => \banco_reg|debug_mem|s_memory~336_q\,
	combout => \banco_reg|debug_mem|s_memory~1093_combout\);

-- Location: LCCOMB_X101_Y17_N4
\banco_reg|debug_mem|s_memory~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1094_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1093_combout\))) # (!\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1092_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1093_combout\,
	combout => \banco_reg|debug_mem|s_memory~1094_combout\);

-- Location: LCCOMB_X100_Y17_N8
\banco_reg|debug_mem|readData[10]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[10]~73_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & \banco_reg|debug_mem|s_memory~1094_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \banco_reg|debug_mem|s_memory~1094_combout\,
	combout => \banco_reg|debug_mem|readData[10]~73_combout\);

-- Location: LCCOMB_X106_Y17_N12
\displ|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux27~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\) # ((\banco_reg|debug_mem|readData[10]~73_combout\)))) # (!\SW[1]~input_o\ & (!\SW[0]~input_o\ & (\pcupdt|s_pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \pcupdt|s_pc\(10),
	datad => \banco_reg|debug_mem|readData[10]~73_combout\,
	combout => \displ|Mux27~0_combout\);

-- Location: LCCOMB_X106_Y17_N10
\displ|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux27~1_combout\ = (\displ|Mux27~0_combout\ & (((\ALU|Add0|auto_generated|result_int[11]~22_combout\ & !\ALU_Control|Mux5~0_combout\)) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|result_int[11]~22_combout\,
	datab => \SW[0]~input_o\,
	datac => \ALU_Control|Mux5~0_combout\,
	datad => \displ|Mux27~0_combout\,
	combout => \displ|Mux27~1_combout\);

-- Location: FF_X98_Y19_N29
\banco_reg|debug_mem|s_memory~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux23~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~78_q\);

-- Location: FF_X98_Y19_N23
\banco_reg|debug_mem|s_memory~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux23~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~46_q\);

-- Location: LCCOMB_X99_Y19_N10
\banco_reg|debug_mem|s_memory~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1086_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~78_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~46_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~78_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \displ|s_addrCounters[2][0]~q\,
	datad => \banco_reg|debug_mem|s_memory~46_q\,
	combout => \banco_reg|debug_mem|s_memory~1086_combout\);

-- Location: FF_X94_Y19_N5
\banco_reg|debug_mem|s_memory~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux23~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~334_q\);

-- Location: FF_X94_Y17_N1
\banco_reg|debug_mem|s_memory~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux23~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~302_q\);

-- Location: LCCOMB_X94_Y17_N0
\banco_reg|debug_mem|s_memory~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1087_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~334_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~302_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~334_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~302_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1087_combout\);

-- Location: LCCOMB_X101_Y17_N18
\banco_reg|debug_mem|s_memory~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1088_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1087_combout\))) # (!\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1086_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1087_combout\,
	combout => \banco_reg|debug_mem|s_memory~1088_combout\);

-- Location: LCCOMB_X101_Y17_N14
\banco_reg|debug_mem|readData[8]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[8]~71_combout\ = (!\banco_reg|debug_mem|Equal0~0_combout\ & (!\displ|s_addrCounters[2][4]~q\ & \banco_reg|debug_mem|s_memory~1088_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|Equal0~0_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datad => \banco_reg|debug_mem|s_memory~1088_combout\,
	combout => \banco_reg|debug_mem|readData[8]~71_combout\);

-- Location: LCCOMB_X106_Y17_N28
\displ|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux29~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\banco_reg|debug_mem|readData[8]~71_combout\))) # (!\SW[1]~input_o\ & (\pcupdt|s_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(8),
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \banco_reg|debug_mem|readData[8]~71_combout\,
	combout => \displ|Mux29~0_combout\);

-- Location: LCCOMB_X106_Y17_N18
\displ|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux29~1_combout\ = (\displ|Mux29~0_combout\ & (((!\ALU_Control|Mux5~0_combout\ & \ALU|Add0|auto_generated|result_int[9]~18_combout\)) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Control|Mux5~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \ALU|Add0|auto_generated|result_int[9]~18_combout\,
	datad => \displ|Mux29~0_combout\,
	combout => \displ|Mux29~1_combout\);

-- Location: FF_X96_Y15_N27
\banco_reg|debug_mem|s_memory~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux20~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~337_q\);

-- Location: FF_X94_Y15_N9
\banco_reg|debug_mem|s_memory~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux20~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~305_q\);

-- Location: LCCOMB_X94_Y15_N8
\banco_reg|debug_mem|s_memory~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1096_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~337_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~305_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~337_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~305_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1096_combout\);

-- Location: FF_X95_Y15_N25
\banco_reg|debug_mem|s_memory~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux20~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~81_q\);

-- Location: LCCOMB_X95_Y15_N30
\banco_reg|debug_mem|s_memory~49feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~49feeder_combout\ = \ALU|Mux20~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux20~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~49feeder_combout\);

-- Location: FF_X95_Y15_N31
\banco_reg|debug_mem|s_memory~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~49feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~49_q\);

-- Location: LCCOMB_X95_Y15_N24
\banco_reg|debug_mem|s_memory~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1095_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~81_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~49_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~81_q\,
	datad => \banco_reg|debug_mem|s_memory~49_q\,
	combout => \banco_reg|debug_mem|s_memory~1095_combout\);

-- Location: LCCOMB_X94_Y15_N14
\banco_reg|debug_mem|s_memory~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1097_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1096_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1095_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \banco_reg|debug_mem|s_memory~1096_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1095_combout\,
	combout => \banco_reg|debug_mem|s_memory~1097_combout\);

-- Location: LCCOMB_X94_Y15_N30
\banco_reg|debug_mem|readData[11]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[11]~74_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & \banco_reg|debug_mem|s_memory~1097_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \banco_reg|debug_mem|Equal0~0_combout\,
	datac => \banco_reg|debug_mem|s_memory~1097_combout\,
	combout => \banco_reg|debug_mem|readData[11]~74_combout\);

-- Location: LCCOMB_X97_Y19_N20
\pcupdt|s_pc[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[11]~48_combout\ = (\pcupdt|s_pc\(11) & (!\pcupdt|s_pc[10]~47\)) # (!\pcupdt|s_pc\(11) & ((\pcupdt|s_pc[10]~47\) # (GND)))
-- \pcupdt|s_pc[11]~49\ = CARRY((!\pcupdt|s_pc[10]~47\) # (!\pcupdt|s_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(11),
	datad => VCC,
	cin => \pcupdt|s_pc[10]~47\,
	combout => \pcupdt|s_pc[11]~48_combout\,
	cout => \pcupdt|s_pc[11]~49\);

-- Location: FF_X97_Y19_N21
\pcupdt|s_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[11]~48_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(11));

-- Location: LCCOMB_X94_Y15_N20
\displ|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux26~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\))) # (!\SW[0]~input_o\ & (\pcupdt|s_pc\(11) & !\SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \pcupdt|s_pc\(11),
	datad => \SW[1]~input_o\,
	combout => \displ|Mux26~0_combout\);

-- Location: LCCOMB_X94_Y15_N22
\displ|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux26~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux26~0_combout\ & (\ALU|Mux20~2_combout\)) # (!\displ|Mux26~0_combout\ & ((\banco_reg|debug_mem|readData[11]~74_combout\))))) # (!\SW[1]~input_o\ & (((\displ|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux20~2_combout\,
	datab => \SW[1]~input_o\,
	datac => \banco_reg|debug_mem|readData[11]~74_combout\,
	datad => \displ|Mux26~0_combout\,
	combout => \displ|Mux26~1_combout\);

-- Location: LCCOMB_X94_Y15_N12
\displ|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux28~0_combout\ = (\SW[0]~input_o\ & (\SW[1]~input_o\)) # (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & \pcupdt|s_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datad => \pcupdt|s_pc\(9),
	combout => \displ|Mux28~0_combout\);

-- Location: FF_X96_Y15_N5
\banco_reg|debug_mem|s_memory~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux22~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~335_q\);

-- Location: FF_X94_Y15_N5
\banco_reg|debug_mem|s_memory~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux22~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~303_q\);

-- Location: LCCOMB_X94_Y15_N4
\banco_reg|debug_mem|s_memory~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1090_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~335_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~303_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~335_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~303_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1090_combout\);

-- Location: LCCOMB_X98_Y15_N16
\banco_reg|debug_mem|s_memory~47feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~47feeder_combout\ = \ALU|Mux22~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux22~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~47feeder_combout\);

-- Location: FF_X98_Y15_N17
\banco_reg|debug_mem|s_memory~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~47feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~47_q\);

-- Location: FF_X97_Y15_N21
\banco_reg|debug_mem|s_memory~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux22~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~79_q\);

-- Location: LCCOMB_X97_Y15_N20
\banco_reg|debug_mem|s_memory~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1089_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~79_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~47_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \banco_reg|debug_mem|s_memory~47_q\,
	datac => \banco_reg|debug_mem|s_memory~79_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1089_combout\);

-- Location: LCCOMB_X94_Y15_N18
\banco_reg|debug_mem|s_memory~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1091_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1090_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1089_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \banco_reg|debug_mem|s_memory~1090_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1089_combout\,
	combout => \banco_reg|debug_mem|s_memory~1091_combout\);

-- Location: LCCOMB_X94_Y15_N16
\banco_reg|debug_mem|readData[9]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[9]~72_combout\ = (!\banco_reg|debug_mem|Equal0~0_combout\ & (!\displ|s_addrCounters[2][4]~q\ & \banco_reg|debug_mem|s_memory~1091_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|debug_mem|Equal0~0_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \banco_reg|debug_mem|s_memory~1091_combout\,
	combout => \banco_reg|debug_mem|readData[9]~72_combout\);

-- Location: LCCOMB_X94_Y15_N26
\displ|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux28~1_combout\ = (\displ|Mux28~0_combout\ & (((\ALU|Mux22~2_combout\) # (!\SW[1]~input_o\)))) # (!\displ|Mux28~0_combout\ & (\banco_reg|debug_mem|readData[9]~72_combout\ & ((\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux28~0_combout\,
	datab => \banco_reg|debug_mem|readData[9]~72_combout\,
	datac => \ALU|Mux22~2_combout\,
	datad => \SW[1]~input_o\,
	combout => \displ|Mux28~1_combout\);

-- Location: LCCOMB_X106_Y17_N24
\displ|Mux66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux66~0_combout\ = (\displ|Mux27~1_combout\ & (!\displ|Mux28~1_combout\ & (\displ|Mux29~1_combout\ $ (!\displ|Mux26~1_combout\)))) # (!\displ|Mux27~1_combout\ & (\displ|Mux29~1_combout\ & (\displ|Mux26~1_combout\ $ (!\displ|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux27~1_combout\,
	datab => \displ|Mux29~1_combout\,
	datac => \displ|Mux26~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux66~0_combout\);

-- Location: LCCOMB_X106_Y17_N30
\displ|Mux65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux65~0_combout\ = (\displ|Mux26~1_combout\ & ((\displ|Mux29~1_combout\ & ((\displ|Mux28~1_combout\))) # (!\displ|Mux29~1_combout\ & (\displ|Mux27~1_combout\)))) # (!\displ|Mux26~1_combout\ & (\displ|Mux27~1_combout\ & (\displ|Mux29~1_combout\ $ 
-- (\displ|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux27~1_combout\,
	datab => \displ|Mux29~1_combout\,
	datac => \displ|Mux26~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux65~0_combout\);

-- Location: LCCOMB_X106_Y17_N0
\displ|Mux64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux64~0_combout\ = (\displ|Mux27~1_combout\ & (\displ|Mux26~1_combout\ & ((\displ|Mux28~1_combout\) # (!\displ|Mux29~1_combout\)))) # (!\displ|Mux27~1_combout\ & (!\displ|Mux29~1_combout\ & (!\displ|Mux26~1_combout\ & \displ|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux27~1_combout\,
	datab => \displ|Mux29~1_combout\,
	datac => \displ|Mux26~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux64~0_combout\);

-- Location: LCCOMB_X106_Y17_N26
\displ|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux63~0_combout\ = (\displ|Mux28~1_combout\ & ((\displ|Mux27~1_combout\ & (\displ|Mux29~1_combout\)) # (!\displ|Mux27~1_combout\ & (!\displ|Mux29~1_combout\ & \displ|Mux26~1_combout\)))) # (!\displ|Mux28~1_combout\ & (!\displ|Mux26~1_combout\ & 
-- (\displ|Mux27~1_combout\ $ (\displ|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux27~1_combout\,
	datab => \displ|Mux29~1_combout\,
	datac => \displ|Mux26~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux63~0_combout\);

-- Location: LCCOMB_X106_Y17_N4
\displ|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux62~0_combout\ = (\displ|Mux28~1_combout\ & (((\displ|Mux29~1_combout\ & !\displ|Mux26~1_combout\)))) # (!\displ|Mux28~1_combout\ & ((\displ|Mux27~1_combout\ & ((!\displ|Mux26~1_combout\))) # (!\displ|Mux27~1_combout\ & 
-- (\displ|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux27~1_combout\,
	datab => \displ|Mux29~1_combout\,
	datac => \displ|Mux26~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux62~0_combout\);

-- Location: LCCOMB_X106_Y17_N22
\displ|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux61~0_combout\ = (\displ|Mux27~1_combout\ & (\displ|Mux29~1_combout\ & (\displ|Mux26~1_combout\ $ (\displ|Mux28~1_combout\)))) # (!\displ|Mux27~1_combout\ & (!\displ|Mux26~1_combout\ & ((\displ|Mux29~1_combout\) # (\displ|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux27~1_combout\,
	datab => \displ|Mux29~1_combout\,
	datac => \displ|Mux26~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux61~0_combout\);

-- Location: LCCOMB_X106_Y17_N8
\displ|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux60~0_combout\ = (\displ|Mux29~1_combout\ & ((\displ|Mux26~1_combout\) # (\displ|Mux27~1_combout\ $ (\displ|Mux28~1_combout\)))) # (!\displ|Mux29~1_combout\ & ((\displ|Mux28~1_combout\) # (\displ|Mux27~1_combout\ $ (\displ|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux27~1_combout\,
	datab => \displ|Mux29~1_combout\,
	datac => \displ|Mux26~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux60~0_combout\);

-- Location: FF_X96_Y17_N9
\banco_reg|debug_mem|s_memory~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux17~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~340_q\);

-- Location: FF_X97_Y16_N21
\banco_reg|debug_mem|s_memory~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux17~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~308_q\);

-- Location: LCCOMB_X97_Y16_N20
\banco_reg|debug_mem|s_memory~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1105_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~340_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~308_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \banco_reg|debug_mem|s_memory~340_q\,
	datac => \banco_reg|debug_mem|s_memory~308_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \banco_reg|debug_mem|s_memory~1105_combout\);

-- Location: FF_X96_Y14_N31
\banco_reg|debug_mem|s_memory~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux17~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~84_q\);

-- Location: LCCOMB_X96_Y14_N28
\banco_reg|debug_mem|s_memory~52feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~52feeder_combout\ = \ALU|Mux17~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux17~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~52feeder_combout\);

-- Location: FF_X96_Y14_N29
\banco_reg|debug_mem|s_memory~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~52feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~52_q\);

-- Location: LCCOMB_X96_Y14_N30
\banco_reg|debug_mem|s_memory~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1104_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~84_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~52_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~84_q\,
	datad => \banco_reg|debug_mem|s_memory~52_q\,
	combout => \banco_reg|debug_mem|s_memory~1104_combout\);

-- Location: LCCOMB_X97_Y13_N18
\banco_reg|debug_mem|s_memory~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1106_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1105_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1104_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \banco_reg|debug_mem|s_memory~1105_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1104_combout\,
	combout => \banco_reg|debug_mem|s_memory~1106_combout\);

-- Location: LCCOMB_X97_Y13_N4
\banco_reg|debug_mem|readData[14]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[14]~77_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & \banco_reg|debug_mem|s_memory~1106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datac => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \banco_reg|debug_mem|s_memory~1106_combout\,
	combout => \banco_reg|debug_mem|readData[14]~77_combout\);

-- Location: LCCOMB_X97_Y19_N22
\pcupdt|s_pc[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[12]~50_combout\ = (\pcupdt|s_pc\(12) & (\pcupdt|s_pc[11]~49\ $ (GND))) # (!\pcupdt|s_pc\(12) & (!\pcupdt|s_pc[11]~49\ & VCC))
-- \pcupdt|s_pc[12]~51\ = CARRY((\pcupdt|s_pc\(12) & !\pcupdt|s_pc[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(12),
	datad => VCC,
	cin => \pcupdt|s_pc[11]~49\,
	combout => \pcupdt|s_pc[12]~50_combout\,
	cout => \pcupdt|s_pc[12]~51\);

-- Location: FF_X97_Y19_N23
\pcupdt|s_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[12]~50_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(12));

-- Location: LCCOMB_X97_Y19_N24
\pcupdt|s_pc[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[13]~52_combout\ = (\pcupdt|s_pc\(13) & (!\pcupdt|s_pc[12]~51\)) # (!\pcupdt|s_pc\(13) & ((\pcupdt|s_pc[12]~51\) # (GND)))
-- \pcupdt|s_pc[13]~53\ = CARRY((!\pcupdt|s_pc[12]~51\) # (!\pcupdt|s_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(13),
	datad => VCC,
	cin => \pcupdt|s_pc[12]~51\,
	combout => \pcupdt|s_pc[13]~52_combout\,
	cout => \pcupdt|s_pc[13]~53\);

-- Location: FF_X97_Y19_N25
\pcupdt|s_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[13]~52_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(13));

-- Location: LCCOMB_X97_Y19_N26
\pcupdt|s_pc[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[14]~54_combout\ = (\pcupdt|s_pc\(14) & (\pcupdt|s_pc[13]~53\ $ (GND))) # (!\pcupdt|s_pc\(14) & (!\pcupdt|s_pc[13]~53\ & VCC))
-- \pcupdt|s_pc[14]~55\ = CARRY((\pcupdt|s_pc\(14) & !\pcupdt|s_pc[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(14),
	datad => VCC,
	cin => \pcupdt|s_pc[13]~53\,
	combout => \pcupdt|s_pc[14]~54_combout\,
	cout => \pcupdt|s_pc[14]~55\);

-- Location: FF_X97_Y19_N27
\pcupdt|s_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[14]~54_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(14));

-- Location: LCCOMB_X97_Y15_N10
\displ|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux23~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\) # ((\banco_reg|debug_mem|readData[14]~77_combout\)))) # (!\SW[1]~input_o\ & (!\SW[0]~input_o\ & ((\pcupdt|s_pc\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \banco_reg|debug_mem|readData[14]~77_combout\,
	datad => \pcupdt|s_pc\(14),
	combout => \displ|Mux23~0_combout\);

-- Location: LCCOMB_X97_Y15_N16
\displ|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux23~1_combout\ = (\displ|Mux23~0_combout\ & (((\ALU|Add0|auto_generated|result_int[15]~30_combout\ & !\ALU_Control|Mux5~0_combout\)) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux23~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \ALU|Add0|auto_generated|result_int[15]~30_combout\,
	datad => \ALU_Control|Mux5~0_combout\,
	combout => \displ|Mux23~1_combout\);

-- Location: LCCOMB_X100_Y20_N0
\displ|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux24~0_combout\ = (\SW[0]~input_o\ & (\SW[1]~input_o\)) # (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & \pcupdt|s_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \pcupdt|s_pc\(13),
	combout => \displ|Mux24~0_combout\);

-- Location: FF_X100_Y17_N29
\banco_reg|debug_mem|s_memory~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux18~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~307_q\);

-- Location: FF_X100_Y17_N15
\banco_reg|debug_mem|s_memory~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux18~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~339_q\);

-- Location: LCCOMB_X100_Y17_N28
\banco_reg|debug_mem|s_memory~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1102_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~339_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~307_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~307_q\,
	datad => \banco_reg|debug_mem|s_memory~339_q\,
	combout => \banco_reg|debug_mem|s_memory~1102_combout\);

-- Location: FF_X100_Y20_N17
\banco_reg|debug_mem|s_memory~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux18~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~83_q\);

-- Location: LCCOMB_X100_Y20_N10
\banco_reg|debug_mem|s_memory~51feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~51feeder_combout\ = \ALU|Mux18~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux18~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~51feeder_combout\);

-- Location: FF_X100_Y20_N11
\banco_reg|debug_mem|s_memory~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~51feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~51_q\);

-- Location: LCCOMB_X100_Y20_N16
\banco_reg|debug_mem|s_memory~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1101_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~83_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~51_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~83_q\,
	datad => \banco_reg|debug_mem|s_memory~51_q\,
	combout => \banco_reg|debug_mem|s_memory~1101_combout\);

-- Location: LCCOMB_X100_Y20_N22
\banco_reg|debug_mem|s_memory~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1103_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1102_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1101_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \banco_reg|debug_mem|s_memory~1102_combout\,
	datad => \banco_reg|debug_mem|s_memory~1101_combout\,
	combout => \banco_reg|debug_mem|s_memory~1103_combout\);

-- Location: LCCOMB_X100_Y20_N28
\banco_reg|debug_mem|readData[13]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[13]~76_combout\ = (!\banco_reg|debug_mem|Equal0~0_combout\ & (\banco_reg|debug_mem|s_memory~1103_combout\ & !\displ|s_addrCounters[2][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|Equal0~0_combout\,
	datac => \banco_reg|debug_mem|s_memory~1103_combout\,
	datad => \displ|s_addrCounters[2][4]~q\,
	combout => \banco_reg|debug_mem|readData[13]~76_combout\);

-- Location: LCCOMB_X100_Y20_N26
\displ|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux24~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux24~0_combout\ & (\ALU|Mux18~2_combout\)) # (!\displ|Mux24~0_combout\ & ((\banco_reg|debug_mem|readData[13]~76_combout\))))) # (!\SW[1]~input_o\ & (\displ|Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \displ|Mux24~0_combout\,
	datac => \ALU|Mux18~2_combout\,
	datad => \banco_reg|debug_mem|readData[13]~76_combout\,
	combout => \displ|Mux24~1_combout\);

-- Location: FF_X100_Y17_N21
\banco_reg|debug_mem|s_memory~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux19~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~306_q\);

-- Location: FF_X100_Y17_N3
\banco_reg|debug_mem|s_memory~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux19~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~338_q\);

-- Location: LCCOMB_X100_Y17_N20
\banco_reg|debug_mem|s_memory~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1099_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~338_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~306_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~306_q\,
	datad => \banco_reg|debug_mem|s_memory~338_q\,
	combout => \banco_reg|debug_mem|s_memory~1099_combout\);

-- Location: FF_X99_Y15_N25
\banco_reg|debug_mem|s_memory~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux19~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~82_q\);

-- Location: LCCOMB_X99_Y15_N18
\banco_reg|debug_mem|s_memory~50feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~50feeder_combout\ = \ALU|Mux19~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux19~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~50feeder_combout\);

-- Location: FF_X99_Y15_N19
\banco_reg|debug_mem|s_memory~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~50feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~50_q\);

-- Location: LCCOMB_X99_Y15_N24
\banco_reg|debug_mem|s_memory~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1098_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~82_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~50_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~82_q\,
	datad => \banco_reg|debug_mem|s_memory~50_q\,
	combout => \banco_reg|debug_mem|s_memory~1098_combout\);

-- Location: LCCOMB_X99_Y15_N22
\banco_reg|debug_mem|s_memory~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1100_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1099_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1098_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \banco_reg|debug_mem|s_memory~1099_combout\,
	datac => \displ|s_addrCounters[2][3]~q\,
	datad => \banco_reg|debug_mem|s_memory~1098_combout\,
	combout => \banco_reg|debug_mem|s_memory~1100_combout\);

-- Location: LCCOMB_X99_Y15_N28
\banco_reg|debug_mem|readData[12]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[12]~75_combout\ = (\banco_reg|debug_mem|s_memory~1100_combout\ & (!\displ|s_addrCounters[2][4]~q\ & !\banco_reg|debug_mem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1100_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datad => \banco_reg|debug_mem|Equal0~0_combout\,
	combout => \banco_reg|debug_mem|readData[12]~75_combout\);

-- Location: LCCOMB_X102_Y15_N8
\displ|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux25~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\) # (\banco_reg|debug_mem|readData[12]~75_combout\)))) # (!\SW[1]~input_o\ & (\pcupdt|s_pc\(12) & (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(12),
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \banco_reg|debug_mem|readData[12]~75_combout\,
	combout => \displ|Mux25~0_combout\);

-- Location: LCCOMB_X102_Y15_N26
\displ|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux25~1_combout\ = (\displ|Mux25~0_combout\ & (((!\ALU_Control|Mux5~0_combout\ & \ALU|Add0|auto_generated|result_int[13]~26_combout\)) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Control|Mux5~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \displ|Mux25~0_combout\,
	datad => \ALU|Add0|auto_generated|result_int[13]~26_combout\,
	combout => \displ|Mux25~1_combout\);

-- Location: LCCOMB_X97_Y19_N28
\pcupdt|s_pc[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[15]~56_combout\ = (\pcupdt|s_pc\(15) & (!\pcupdt|s_pc[14]~55\)) # (!\pcupdt|s_pc\(15) & ((\pcupdt|s_pc[14]~55\) # (GND)))
-- \pcupdt|s_pc[15]~57\ = CARRY((!\pcupdt|s_pc[14]~55\) # (!\pcupdt|s_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(15),
	datad => VCC,
	cin => \pcupdt|s_pc[14]~55\,
	combout => \pcupdt|s_pc[15]~56_combout\,
	cout => \pcupdt|s_pc[15]~57\);

-- Location: FF_X97_Y19_N29
\pcupdt|s_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[15]~56_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(15));

-- Location: LCCOMB_X102_Y15_N12
\displ|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux22~0_combout\ = (\SW[1]~input_o\ & (\SW[0]~input_o\)) # (!\SW[1]~input_o\ & (!\SW[0]~input_o\ & \pcupdt|s_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \pcupdt|s_pc\(15),
	combout => \displ|Mux22~0_combout\);

-- Location: FF_X100_Y17_N5
\banco_reg|debug_mem|s_memory~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux16~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~309_q\);

-- Location: FF_X100_Y17_N11
\banco_reg|debug_mem|s_memory~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux16~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~341_q\);

-- Location: LCCOMB_X100_Y17_N4
\banco_reg|debug_mem|s_memory~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1108_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~341_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~309_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~309_q\,
	datad => \banco_reg|debug_mem|s_memory~341_q\,
	combout => \banco_reg|debug_mem|s_memory~1108_combout\);

-- Location: LCCOMB_X101_Y17_N10
\banco_reg|debug_mem|s_memory~53feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~53feeder_combout\ = \ALU|Mux16~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux16~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~53feeder_combout\);

-- Location: FF_X101_Y17_N11
\banco_reg|debug_mem|s_memory~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~53feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~53_q\);

-- Location: FF_X101_Y17_N13
\banco_reg|debug_mem|s_memory~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux16~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~85_q\);

-- Location: LCCOMB_X101_Y17_N12
\banco_reg|debug_mem|s_memory~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1107_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~85_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~53_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~53_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~85_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1107_combout\);

-- Location: LCCOMB_X101_Y17_N22
\banco_reg|debug_mem|s_memory~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1109_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1108_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1107_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1108_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1107_combout\,
	combout => \banco_reg|debug_mem|s_memory~1109_combout\);

-- Location: LCCOMB_X101_Y15_N24
\banco_reg|debug_mem|readData[15]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[15]~78_combout\ = (!\banco_reg|debug_mem|Equal0~0_combout\ & (!\displ|s_addrCounters[2][4]~q\ & \banco_reg|debug_mem|s_memory~1109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|Equal0~0_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \banco_reg|debug_mem|s_memory~1109_combout\,
	combout => \banco_reg|debug_mem|readData[15]~78_combout\);

-- Location: LCCOMB_X102_Y15_N6
\displ|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux22~1_combout\ = (\displ|Mux22~0_combout\ & (((\ALU|Mux16~2_combout\) # (!\SW[1]~input_o\)))) # (!\displ|Mux22~0_combout\ & (\banco_reg|debug_mem|readData[15]~78_combout\ & (\SW[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux22~0_combout\,
	datab => \banco_reg|debug_mem|readData[15]~78_combout\,
	datac => \SW[1]~input_o\,
	datad => \ALU|Mux16~2_combout\,
	combout => \displ|Mux22~1_combout\);

-- Location: LCCOMB_X102_Y15_N24
\displ|Mux73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux73~0_combout\ = (\displ|Mux23~1_combout\ & (!\displ|Mux24~1_combout\ & (\displ|Mux25~1_combout\ $ (!\displ|Mux22~1_combout\)))) # (!\displ|Mux23~1_combout\ & (\displ|Mux25~1_combout\ & (\displ|Mux24~1_combout\ $ (!\displ|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux23~1_combout\,
	datab => \displ|Mux24~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux73~0_combout\);

-- Location: LCCOMB_X102_Y15_N22
\displ|Mux72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux72~0_combout\ = (\displ|Mux24~1_combout\ & ((\displ|Mux25~1_combout\ & ((\displ|Mux22~1_combout\))) # (!\displ|Mux25~1_combout\ & (\displ|Mux23~1_combout\)))) # (!\displ|Mux24~1_combout\ & (\displ|Mux23~1_combout\ & (\displ|Mux25~1_combout\ $ 
-- (\displ|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux23~1_combout\,
	datab => \displ|Mux24~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux72~0_combout\);

-- Location: LCCOMB_X102_Y15_N28
\displ|Mux71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux71~0_combout\ = (\displ|Mux23~1_combout\ & (\displ|Mux22~1_combout\ & ((\displ|Mux24~1_combout\) # (!\displ|Mux25~1_combout\)))) # (!\displ|Mux23~1_combout\ & (\displ|Mux24~1_combout\ & (!\displ|Mux25~1_combout\ & !\displ|Mux22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux23~1_combout\,
	datab => \displ|Mux24~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux71~0_combout\);

-- Location: LCCOMB_X102_Y15_N14
\displ|Mux70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux70~0_combout\ = (\displ|Mux24~1_combout\ & ((\displ|Mux23~1_combout\ & (\displ|Mux25~1_combout\)) # (!\displ|Mux23~1_combout\ & (!\displ|Mux25~1_combout\ & \displ|Mux22~1_combout\)))) # (!\displ|Mux24~1_combout\ & (!\displ|Mux22~1_combout\ & 
-- (\displ|Mux23~1_combout\ $ (\displ|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux23~1_combout\,
	datab => \displ|Mux24~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux70~0_combout\);

-- Location: LCCOMB_X102_Y15_N4
\displ|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux69~0_combout\ = (\displ|Mux24~1_combout\ & (((\displ|Mux25~1_combout\ & !\displ|Mux22~1_combout\)))) # (!\displ|Mux24~1_combout\ & ((\displ|Mux23~1_combout\ & ((!\displ|Mux22~1_combout\))) # (!\displ|Mux23~1_combout\ & 
-- (\displ|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux23~1_combout\,
	datab => \displ|Mux24~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux69~0_combout\);

-- Location: LCCOMB_X102_Y15_N18
\displ|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux68~0_combout\ = (\displ|Mux23~1_combout\ & (\displ|Mux25~1_combout\ & (\displ|Mux24~1_combout\ $ (\displ|Mux22~1_combout\)))) # (!\displ|Mux23~1_combout\ & (!\displ|Mux22~1_combout\ & ((\displ|Mux24~1_combout\) # (\displ|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux23~1_combout\,
	datab => \displ|Mux24~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux68~0_combout\);

-- Location: LCCOMB_X102_Y15_N16
\displ|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux67~0_combout\ = (\displ|Mux25~1_combout\ & ((\displ|Mux22~1_combout\) # (\displ|Mux23~1_combout\ $ (\displ|Mux24~1_combout\)))) # (!\displ|Mux25~1_combout\ & ((\displ|Mux24~1_combout\) # (\displ|Mux23~1_combout\ $ (\displ|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux23~1_combout\,
	datab => \displ|Mux24~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux67~0_combout\);

-- Location: LCCOMB_X98_Y14_N28
\banco_reg|debug_mem|s_memory~56feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~56feeder_combout\ = \ALU|Mux13~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux13~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~56feeder_combout\);

-- Location: FF_X98_Y14_N29
\banco_reg|debug_mem|s_memory~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~56feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~56_q\);

-- Location: FF_X98_Y14_N27
\banco_reg|debug_mem|s_memory~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux13~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~88_q\);

-- Location: LCCOMB_X98_Y14_N26
\banco_reg|debug_mem|s_memory~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1116_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~88_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~56_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \banco_reg|debug_mem|s_memory~56_q\,
	datac => \banco_reg|debug_mem|s_memory~88_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \banco_reg|debug_mem|s_memory~1116_combout\);

-- Location: FF_X99_Y17_N15
\banco_reg|debug_mem|s_memory~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux13~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~344_q\);

-- Location: FF_X99_Y17_N5
\banco_reg|debug_mem|s_memory~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux13~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~312_q\);

-- Location: LCCOMB_X99_Y17_N4
\banco_reg|debug_mem|s_memory~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1117_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~344_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~312_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \banco_reg|debug_mem|s_memory~344_q\,
	datac => \banco_reg|debug_mem|s_memory~312_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \banco_reg|debug_mem|s_memory~1117_combout\);

-- Location: LCCOMB_X97_Y14_N16
\banco_reg|debug_mem|s_memory~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1118_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1117_combout\))) # (!\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \banco_reg|debug_mem|s_memory~1116_combout\,
	datac => \banco_reg|debug_mem|s_memory~1117_combout\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \banco_reg|debug_mem|s_memory~1118_combout\);

-- Location: LCCOMB_X97_Y14_N8
\banco_reg|debug_mem|readData[18]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[18]~81_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & \banco_reg|debug_mem|s_memory~1118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \banco_reg|debug_mem|s_memory~1118_combout\,
	combout => \banco_reg|debug_mem|readData[18]~81_combout\);

-- Location: LCCOMB_X97_Y19_N30
\pcupdt|s_pc[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[16]~58_combout\ = (\pcupdt|s_pc\(16) & (\pcupdt|s_pc[15]~57\ $ (GND))) # (!\pcupdt|s_pc\(16) & (!\pcupdt|s_pc[15]~57\ & VCC))
-- \pcupdt|s_pc[16]~59\ = CARRY((\pcupdt|s_pc\(16) & !\pcupdt|s_pc[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(16),
	datad => VCC,
	cin => \pcupdt|s_pc[15]~57\,
	combout => \pcupdt|s_pc[16]~58_combout\,
	cout => \pcupdt|s_pc[16]~59\);

-- Location: FF_X97_Y19_N31
\pcupdt|s_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[16]~58_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(16));

-- Location: LCCOMB_X97_Y18_N0
\pcupdt|s_pc[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[17]~60_combout\ = (\pcupdt|s_pc\(17) & (!\pcupdt|s_pc[16]~59\)) # (!\pcupdt|s_pc\(17) & ((\pcupdt|s_pc[16]~59\) # (GND)))
-- \pcupdt|s_pc[17]~61\ = CARRY((!\pcupdt|s_pc[16]~59\) # (!\pcupdt|s_pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(17),
	datad => VCC,
	cin => \pcupdt|s_pc[16]~59\,
	combout => \pcupdt|s_pc[17]~60_combout\,
	cout => \pcupdt|s_pc[17]~61\);

-- Location: FF_X97_Y18_N1
\pcupdt|s_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[17]~60_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(17));

-- Location: LCCOMB_X97_Y18_N2
\pcupdt|s_pc[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[18]~62_combout\ = (\pcupdt|s_pc\(18) & (\pcupdt|s_pc[17]~61\ $ (GND))) # (!\pcupdt|s_pc\(18) & (!\pcupdt|s_pc[17]~61\ & VCC))
-- \pcupdt|s_pc[18]~63\ = CARRY((\pcupdt|s_pc\(18) & !\pcupdt|s_pc[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(18),
	datad => VCC,
	cin => \pcupdt|s_pc[17]~61\,
	combout => \pcupdt|s_pc[18]~62_combout\,
	cout => \pcupdt|s_pc[18]~63\);

-- Location: FF_X97_Y18_N3
\pcupdt|s_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[18]~62_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(18));

-- Location: LCCOMB_X97_Y14_N14
\displ|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux19~0_combout\ = (\SW[0]~input_o\ & (\SW[1]~input_o\)) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\banco_reg|debug_mem|readData[18]~81_combout\)) # (!\SW[1]~input_o\ & ((\pcupdt|s_pc\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \banco_reg|debug_mem|readData[18]~81_combout\,
	datad => \pcupdt|s_pc\(18),
	combout => \displ|Mux19~0_combout\);

-- Location: LCCOMB_X95_Y11_N4
\displ|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux19~1_combout\ = (\displ|Mux19~0_combout\ & (((!\ALU_Control|Mux5~0_combout\ & \ALU|Add0|auto_generated|result_int[19]~38_combout\)) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \ALU_Control|Mux5~0_combout\,
	datac => \displ|Mux19~0_combout\,
	datad => \ALU|Add0|auto_generated|result_int[19]~38_combout\,
	combout => \displ|Mux19~1_combout\);

-- Location: FF_X99_Y17_N9
\banco_reg|debug_mem|s_memory~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux15~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~310_q\);

-- Location: FF_X99_Y17_N7
\banco_reg|debug_mem|s_memory~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux15~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~342_q\);

-- Location: LCCOMB_X99_Y17_N8
\banco_reg|debug_mem|s_memory~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1111_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~342_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~310_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~310_q\,
	datad => \banco_reg|debug_mem|s_memory~342_q\,
	combout => \banco_reg|debug_mem|s_memory~1111_combout\);

-- Location: LCCOMB_X99_Y15_N16
\banco_reg|debug_mem|s_memory~54feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~54feeder_combout\ = \ALU|Mux15~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux15~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~54feeder_combout\);

-- Location: FF_X99_Y15_N17
\banco_reg|debug_mem|s_memory~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~54feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~54_q\);

-- Location: FF_X99_Y15_N15
\banco_reg|debug_mem|s_memory~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux15~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~86_q\);

-- Location: LCCOMB_X99_Y15_N14
\banco_reg|debug_mem|s_memory~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1110_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~86_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~54_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \banco_reg|debug_mem|s_memory~54_q\,
	datac => \banco_reg|debug_mem|s_memory~86_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \banco_reg|debug_mem|s_memory~1110_combout\);

-- Location: LCCOMB_X99_Y15_N8
\banco_reg|debug_mem|s_memory~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1112_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1111_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1110_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \banco_reg|debug_mem|s_memory~1111_combout\,
	datac => \banco_reg|debug_mem|s_memory~1110_combout\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \banco_reg|debug_mem|s_memory~1112_combout\);

-- Location: LCCOMB_X97_Y14_N6
\banco_reg|debug_mem|readData[16]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[16]~79_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & \banco_reg|debug_mem|s_memory~1112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \banco_reg|debug_mem|s_memory~1112_combout\,
	combout => \banco_reg|debug_mem|readData[16]~79_combout\);

-- Location: LCCOMB_X97_Y14_N4
\displ|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux21~0_combout\ = (\SW[0]~input_o\ & (\SW[1]~input_o\)) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\banco_reg|debug_mem|readData[16]~79_combout\))) # (!\SW[1]~input_o\ & (\pcupdt|s_pc\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \pcupdt|s_pc\(16),
	datad => \banco_reg|debug_mem|readData[16]~79_combout\,
	combout => \displ|Mux21~0_combout\);

-- Location: LCCOMB_X97_Y14_N10
\displ|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux21~1_combout\ = (\SW[0]~input_o\ & ((\displ|Mux21~0_combout\ & (\ALU|Mux15~2_combout\)) # (!\displ|Mux21~0_combout\ & ((!\instmem|Mux14~0_combout\))))) # (!\SW[0]~input_o\ & (\displ|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|Mux21~0_combout\,
	datac => \ALU|Mux15~2_combout\,
	datad => \instmem|Mux14~0_combout\,
	combout => \displ|Mux21~1_combout\);

-- Location: LCCOMB_X97_Y18_N4
\pcupdt|s_pc[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[19]~64_combout\ = (\pcupdt|s_pc\(19) & (!\pcupdt|s_pc[18]~63\)) # (!\pcupdt|s_pc\(19) & ((\pcupdt|s_pc[18]~63\) # (GND)))
-- \pcupdt|s_pc[19]~65\ = CARRY((!\pcupdt|s_pc[18]~63\) # (!\pcupdt|s_pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(19),
	datad => VCC,
	cin => \pcupdt|s_pc[18]~63\,
	combout => \pcupdt|s_pc[19]~64_combout\,
	cout => \pcupdt|s_pc[19]~65\);

-- Location: FF_X97_Y18_N5
\pcupdt|s_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[19]~64_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(19));

-- Location: LCCOMB_X100_Y20_N8
\displ|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux18~0_combout\ = (\SW[0]~input_o\ & ((\instmem|Mux12~0_combout\) # ((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & (((!\SW[1]~input_o\ & \pcupdt|s_pc\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \instmem|Mux12~0_combout\,
	datac => \SW[1]~input_o\,
	datad => \pcupdt|s_pc\(19),
	combout => \displ|Mux18~0_combout\);

-- Location: LCCOMB_X94_Y20_N10
\banco_reg|debug_mem|s_memory~57feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~57feeder_combout\ = \ALU|Mux12~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux12~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~57feeder_combout\);

-- Location: FF_X94_Y20_N11
\banco_reg|debug_mem|s_memory~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~57feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~57_q\);

-- Location: FF_X94_Y20_N13
\banco_reg|debug_mem|s_memory~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux12~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~89_q\);

-- Location: LCCOMB_X94_Y20_N12
\banco_reg|debug_mem|s_memory~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1119_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~89_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~57_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~57_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~89_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1119_combout\);

-- Location: FF_X95_Y20_N7
\banco_reg|debug_mem|s_memory~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux12~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~345_q\);

-- Location: FF_X95_Y20_N13
\banco_reg|debug_mem|s_memory~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux12~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~313_q\);

-- Location: LCCOMB_X95_Y20_N12
\banco_reg|debug_mem|s_memory~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1120_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~345_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~313_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~345_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~313_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \banco_reg|debug_mem|s_memory~1120_combout\);

-- Location: LCCOMB_X95_Y20_N4
\banco_reg|debug_mem|s_memory~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1121_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1120_combout\))) # (!\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1119_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1120_combout\,
	combout => \banco_reg|debug_mem|s_memory~1121_combout\);

-- Location: LCCOMB_X100_Y20_N18
\banco_reg|debug_mem|readData[19]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[19]~82_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & \banco_reg|debug_mem|s_memory~1121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datac => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \banco_reg|debug_mem|s_memory~1121_combout\,
	combout => \banco_reg|debug_mem|readData[19]~82_combout\);

-- Location: LCCOMB_X100_Y20_N30
\displ|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux18~1_combout\ = (\displ|Mux18~0_combout\ & ((\ALU|Mux12~2_combout\) # ((!\SW[1]~input_o\)))) # (!\displ|Mux18~0_combout\ & (((\SW[1]~input_o\ & \banco_reg|debug_mem|readData[19]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux12~2_combout\,
	datab => \displ|Mux18~0_combout\,
	datac => \SW[1]~input_o\,
	datad => \banco_reg|debug_mem|readData[19]~82_combout\,
	combout => \displ|Mux18~1_combout\);

-- Location: FF_X96_Y14_N7
\banco_reg|debug_mem|s_memory~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux14~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~87_q\);

-- Location: LCCOMB_X96_Y14_N12
\banco_reg|debug_mem|s_memory~55feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~55feeder_combout\ = \ALU|Mux14~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux14~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~55feeder_combout\);

-- Location: FF_X96_Y14_N13
\banco_reg|debug_mem|s_memory~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~55feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~55_q\);

-- Location: LCCOMB_X96_Y14_N6
\banco_reg|debug_mem|s_memory~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1113_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~87_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~55_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~87_q\,
	datad => \banco_reg|debug_mem|s_memory~55_q\,
	combout => \banco_reg|debug_mem|s_memory~1113_combout\);

-- Location: FF_X96_Y17_N7
\banco_reg|debug_mem|s_memory~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux14~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~343_q\);

-- Location: FF_X97_Y15_N23
\banco_reg|debug_mem|s_memory~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux14~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~311_q\);

-- Location: LCCOMB_X97_Y15_N22
\banco_reg|debug_mem|s_memory~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1114_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~343_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~311_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \banco_reg|debug_mem|s_memory~343_q\,
	datac => \banco_reg|debug_mem|s_memory~311_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1114_combout\);

-- Location: LCCOMB_X94_Y15_N28
\banco_reg|debug_mem|s_memory~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1115_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1114_combout\))) # (!\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \banco_reg|debug_mem|s_memory~1113_combout\,
	datad => \banco_reg|debug_mem|s_memory~1114_combout\,
	combout => \banco_reg|debug_mem|s_memory~1115_combout\);

-- Location: LCCOMB_X94_Y15_N24
\banco_reg|debug_mem|readData[17]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[17]~80_combout\ = (!\banco_reg|debug_mem|Equal0~0_combout\ & (!\displ|s_addrCounters[2][4]~q\ & \banco_reg|debug_mem|s_memory~1115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|debug_mem|Equal0~0_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \banco_reg|debug_mem|s_memory~1115_combout\,
	combout => \banco_reg|debug_mem|readData[17]~80_combout\);

-- Location: LCCOMB_X97_Y15_N12
\displ|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux20~0_combout\ = (\SW[1]~input_o\ & (\SW[0]~input_o\)) # (!\SW[1]~input_o\ & (!\SW[0]~input_o\ & \pcupdt|s_pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \pcupdt|s_pc\(17),
	combout => \displ|Mux20~0_combout\);

-- Location: LCCOMB_X97_Y15_N26
\displ|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux20~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux20~0_combout\ & ((\ALU|Mux14~2_combout\))) # (!\displ|Mux20~0_combout\ & (\banco_reg|debug_mem|readData[17]~80_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \banco_reg|debug_mem|readData[17]~80_combout\,
	datac => \ALU|Mux14~2_combout\,
	datad => \displ|Mux20~0_combout\,
	combout => \displ|Mux20~1_combout\);

-- Location: LCCOMB_X94_Y11_N12
\displ|Mux80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux80~0_combout\ = (\displ|Mux19~1_combout\ & (!\displ|Mux20~1_combout\ & (\displ|Mux21~1_combout\ $ (!\displ|Mux18~1_combout\)))) # (!\displ|Mux19~1_combout\ & (\displ|Mux21~1_combout\ & (\displ|Mux18~1_combout\ $ (!\displ|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux19~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux20~1_combout\,
	combout => \displ|Mux80~0_combout\);

-- Location: LCCOMB_X95_Y11_N30
\displ|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux45~0_combout\ = (!\SW[0]~input_o\ & (\SW[1]~input_o\ & \displ|s_addrCounters[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \displ|s_addrCounters[2][0]~q\,
	combout => \displ|Mux45~0_combout\);

-- Location: LCCOMB_X95_Y14_N30
\displ|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux44~0_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\SW[1]~input_o\ & !\SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux44~0_combout\);

-- Location: LCCOMB_X97_Y13_N24
\displ|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux42~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((\displ|s_addrCounters[3][1]~q\))) # (!\SW[0]~input_o\ & (\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \displ|s_addrCounters[3][1]~q\,
	combout => \displ|Mux42~0_combout\);

-- Location: LCCOMB_X96_Y13_N26
\displ|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux42~1_combout\ = (\displ|Mux42~0_combout\) # ((\displ|s_addrCounters[1][1]~q\ & (!\SW[1]~input_o\ & \SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][1]~q\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \displ|Mux42~0_combout\,
	combout => \displ|Mux42~1_combout\);

-- Location: LCCOMB_X95_Y11_N0
\displ|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux43~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((\displ|s_addrCounters[3][0]~q\))) # (!\SW[0]~input_o\ & (\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \displ|s_addrCounters[3][0]~q\,
	combout => \displ|Mux43~0_combout\);

-- Location: LCCOMB_X95_Y11_N18
\displ|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux43~1_combout\ = (\displ|Mux43~0_combout\) # ((\SW[0]~input_o\ & (!\SW[1]~input_o\ & \displ|s_addrCounters[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|Mux43~0_combout\,
	datac => \SW[1]~input_o\,
	datad => \displ|s_addrCounters[1][0]~q\,
	combout => \displ|Mux43~1_combout\);

-- Location: LCCOMB_X95_Y11_N28
\displ|Mux122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux122~0_combout\ = (\displ|Mux42~1_combout\ & (\displ|Mux45~0_combout\ & (\displ|Mux44~0_combout\ $ (\displ|Mux43~1_combout\)))) # (!\displ|Mux42~1_combout\ & (!\displ|Mux44~0_combout\ & (\displ|Mux45~0_combout\ $ (\displ|Mux43~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux45~0_combout\,
	datab => \displ|Mux44~0_combout\,
	datac => \displ|Mux42~1_combout\,
	datad => \displ|Mux43~1_combout\,
	combout => \displ|Mux122~0_combout\);

-- Location: LCCOMB_X92_Y13_N28
\displ|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Decoder0~0_combout\ = (!\SW[1]~input_o\ & !\SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \displ|Decoder0~0_combout\);

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: LCCOMB_X94_Y11_N18
\displ|disp4[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[0]~0_combout\ = (\SW[17]~input_o\ & (((\displ|Mux122~0_combout\) # (\displ|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (\displ|Mux80~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux80~0_combout\,
	datab => \displ|Mux122~0_combout\,
	datac => \displ|Decoder0~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp4[0]~0_combout\);

-- Location: LCCOMB_X94_Y11_N8
\displ|Mux79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux79~0_combout\ = (\displ|Mux18~1_combout\ & ((\displ|Mux21~1_combout\ & ((\displ|Mux20~1_combout\))) # (!\displ|Mux21~1_combout\ & (\displ|Mux19~1_combout\)))) # (!\displ|Mux18~1_combout\ & (\displ|Mux19~1_combout\ & (\displ|Mux21~1_combout\ $ 
-- (\displ|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux19~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux20~1_combout\,
	combout => \displ|Mux79~0_combout\);

-- Location: LCCOMB_X95_Y11_N22
\displ|Mux121~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux121~0_combout\ = (\displ|Mux44~0_combout\ & ((\displ|Mux45~0_combout\ & (\displ|Mux42~1_combout\)) # (!\displ|Mux45~0_combout\ & ((\displ|Mux43~1_combout\))))) # (!\displ|Mux44~0_combout\ & (\displ|Mux43~1_combout\ & (\displ|Mux45~0_combout\ $ 
-- (\displ|Mux42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux45~0_combout\,
	datab => \displ|Mux44~0_combout\,
	datac => \displ|Mux42~1_combout\,
	datad => \displ|Mux43~1_combout\,
	combout => \displ|Mux121~0_combout\);

-- Location: LCCOMB_X94_Y11_N2
\displ|disp4[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[1]~1_combout\ = (\SW[17]~input_o\ & (((\displ|Decoder0~0_combout\) # (\displ|Mux121~0_combout\)))) # (!\SW[17]~input_o\ & (\displ|Mux79~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \displ|Mux79~0_combout\,
	datac => \displ|Decoder0~0_combout\,
	datad => \displ|Mux121~0_combout\,
	combout => \displ|disp4[1]~1_combout\);

-- Location: LCCOMB_X94_Y11_N16
\displ|Mux78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux78~0_combout\ = (\displ|Mux19~1_combout\ & (\displ|Mux18~1_combout\ & ((\displ|Mux20~1_combout\) # (!\displ|Mux21~1_combout\)))) # (!\displ|Mux19~1_combout\ & (!\displ|Mux21~1_combout\ & (!\displ|Mux18~1_combout\ & \displ|Mux20~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux19~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux20~1_combout\,
	combout => \displ|Mux78~0_combout\);

-- Location: LCCOMB_X95_Y11_N16
\displ|Mux120~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux120~0_combout\ = (\displ|Mux42~1_combout\ & (\displ|Mux43~1_combout\ & ((\displ|Mux44~0_combout\) # (!\displ|Mux45~0_combout\)))) # (!\displ|Mux42~1_combout\ & (!\displ|Mux45~0_combout\ & (\displ|Mux44~0_combout\ & !\displ|Mux43~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux45~0_combout\,
	datab => \displ|Mux44~0_combout\,
	datac => \displ|Mux42~1_combout\,
	datad => \displ|Mux43~1_combout\,
	combout => \displ|Mux120~0_combout\);

-- Location: LCCOMB_X94_Y11_N26
\displ|disp4[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[2]~2_combout\ = (\SW[17]~input_o\ & (((\displ|Decoder0~0_combout\) # (\displ|Mux120~0_combout\)))) # (!\SW[17]~input_o\ & (\displ|Mux78~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \displ|Mux78~0_combout\,
	datac => \displ|Decoder0~0_combout\,
	datad => \displ|Mux120~0_combout\,
	combout => \displ|disp4[2]~2_combout\);

-- Location: LCCOMB_X94_Y11_N0
\displ|Mux77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux77~0_combout\ = (\displ|Mux20~1_combout\ & ((\displ|Mux19~1_combout\ & (\displ|Mux21~1_combout\)) # (!\displ|Mux19~1_combout\ & (!\displ|Mux21~1_combout\ & \displ|Mux18~1_combout\)))) # (!\displ|Mux20~1_combout\ & (!\displ|Mux18~1_combout\ & 
-- (\displ|Mux19~1_combout\ $ (\displ|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux19~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux20~1_combout\,
	combout => \displ|Mux77~0_combout\);

-- Location: LCCOMB_X95_Y11_N26
\displ|Mux119~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux119~0_combout\ = (\displ|Mux44~0_combout\ & ((\displ|Mux45~0_combout\ & ((\displ|Mux43~1_combout\))) # (!\displ|Mux45~0_combout\ & (\displ|Mux42~1_combout\ & !\displ|Mux43~1_combout\)))) # (!\displ|Mux44~0_combout\ & (!\displ|Mux42~1_combout\ & 
-- (\displ|Mux45~0_combout\ $ (\displ|Mux43~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux45~0_combout\,
	datab => \displ|Mux44~0_combout\,
	datac => \displ|Mux42~1_combout\,
	datad => \displ|Mux43~1_combout\,
	combout => \displ|Mux119~0_combout\);

-- Location: LCCOMB_X94_Y11_N14
\displ|disp4[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[3]~3_combout\ = (\SW[17]~input_o\ & (((\displ|Decoder0~0_combout\) # (\displ|Mux119~0_combout\)))) # (!\SW[17]~input_o\ & (\displ|Mux77~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \displ|Mux77~0_combout\,
	datac => \displ|Decoder0~0_combout\,
	datad => \displ|Mux119~0_combout\,
	combout => \displ|disp4[3]~3_combout\);

-- Location: LCCOMB_X95_Y11_N20
\displ|Mux118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux118~0_combout\ = (\displ|Mux44~0_combout\ & (\displ|Mux45~0_combout\ & (!\displ|Mux42~1_combout\))) # (!\displ|Mux44~0_combout\ & ((\displ|Mux43~1_combout\ & ((!\displ|Mux42~1_combout\))) # (!\displ|Mux43~1_combout\ & 
-- (\displ|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux45~0_combout\,
	datab => \displ|Mux44~0_combout\,
	datac => \displ|Mux42~1_combout\,
	datad => \displ|Mux43~1_combout\,
	combout => \displ|Mux118~0_combout\);

-- Location: LCCOMB_X94_Y11_N20
\displ|Mux76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux76~0_combout\ = (\displ|Mux20~1_combout\ & (((\displ|Mux21~1_combout\ & !\displ|Mux18~1_combout\)))) # (!\displ|Mux20~1_combout\ & ((\displ|Mux19~1_combout\ & ((!\displ|Mux18~1_combout\))) # (!\displ|Mux19~1_combout\ & 
-- (\displ|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux19~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux20~1_combout\,
	combout => \displ|Mux76~0_combout\);

-- Location: LCCOMB_X94_Y11_N22
\displ|disp4[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[4]~4_combout\ = (\SW[17]~input_o\ & ((\displ|Mux118~0_combout\) # ((\displ|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (((\displ|Mux76~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux118~0_combout\,
	datab => \displ|Mux76~0_combout\,
	datac => \displ|Decoder0~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp4[4]~4_combout\);

-- Location: LCCOMB_X94_Y11_N24
\displ|Mux75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux75~0_combout\ = (\displ|Mux19~1_combout\ & (\displ|Mux21~1_combout\ & (\displ|Mux18~1_combout\ $ (\displ|Mux20~1_combout\)))) # (!\displ|Mux19~1_combout\ & (!\displ|Mux18~1_combout\ & ((\displ|Mux21~1_combout\) # (\displ|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux19~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux20~1_combout\,
	combout => \displ|Mux75~0_combout\);

-- Location: LCCOMB_X95_Y11_N14
\displ|Mux117~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux117~0_combout\ = (\displ|Mux45~0_combout\ & (\displ|Mux42~1_combout\ $ (((\displ|Mux44~0_combout\) # (!\displ|Mux43~1_combout\))))) # (!\displ|Mux45~0_combout\ & (\displ|Mux44~0_combout\ & (!\displ|Mux42~1_combout\ & !\displ|Mux43~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux45~0_combout\,
	datab => \displ|Mux44~0_combout\,
	datac => \displ|Mux42~1_combout\,
	datad => \displ|Mux43~1_combout\,
	combout => \displ|Mux117~0_combout\);

-- Location: LCCOMB_X94_Y11_N6
\displ|disp4[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[5]~5_combout\ = (\SW[17]~input_o\ & ((\displ|Decoder0~0_combout\) # ((\displ|Mux117~0_combout\)))) # (!\SW[17]~input_o\ & (((\displ|Mux75~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~0_combout\,
	datab => \displ|Mux75~0_combout\,
	datac => \displ|Mux117~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp4[5]~5_combout\);

-- Location: LCCOMB_X94_Y11_N28
\displ|Mux74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux74~0_combout\ = (\displ|Mux21~1_combout\ & ((\displ|Mux18~1_combout\) # (\displ|Mux19~1_combout\ $ (\displ|Mux20~1_combout\)))) # (!\displ|Mux21~1_combout\ & ((\displ|Mux20~1_combout\) # (\displ|Mux19~1_combout\ $ (\displ|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux19~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux20~1_combout\,
	combout => \displ|Mux74~0_combout\);

-- Location: LCCOMB_X95_Y11_N8
\displ|Mux116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux116~0_combout\ = (\displ|Mux45~0_combout\ & ((\displ|Mux42~1_combout\) # (\displ|Mux44~0_combout\ $ (\displ|Mux43~1_combout\)))) # (!\displ|Mux45~0_combout\ & ((\displ|Mux44~0_combout\) # (\displ|Mux42~1_combout\ $ (\displ|Mux43~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux45~0_combout\,
	datab => \displ|Mux44~0_combout\,
	datac => \displ|Mux42~1_combout\,
	datad => \displ|Mux43~1_combout\,
	combout => \displ|Mux116~0_combout\);

-- Location: LCCOMB_X94_Y11_N30
\displ|disp4[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[6]~6_combout\ = (\SW[17]~input_o\ & (!\displ|Decoder0~0_combout\ & ((!\displ|Mux116~0_combout\)))) # (!\SW[17]~input_o\ & (((!\displ|Mux74~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~0_combout\,
	datab => \displ|Mux74~0_combout\,
	datac => \displ|Mux116~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp4[6]~6_combout\);

-- Location: FF_X96_Y16_N3
\banco_reg|debug_mem|s_memory~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux9~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~316_q\);

-- Location: FF_X96_Y16_N21
\banco_reg|debug_mem|s_memory~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux9~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~348_q\);

-- Location: LCCOMB_X96_Y16_N2
\banco_reg|debug_mem|s_memory~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1129_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~348_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~316_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~316_q\,
	datad => \banco_reg|debug_mem|s_memory~348_q\,
	combout => \banco_reg|debug_mem|s_memory~1129_combout\);

-- Location: FF_X101_Y16_N29
\banco_reg|debug_mem|s_memory~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux9~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~92_q\);

-- Location: LCCOMB_X101_Y16_N18
\banco_reg|debug_mem|s_memory~60feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~60feeder_combout\ = \ALU|Mux9~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux9~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~60feeder_combout\);

-- Location: FF_X101_Y16_N19
\banco_reg|debug_mem|s_memory~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~60feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~60_q\);

-- Location: LCCOMB_X101_Y16_N28
\banco_reg|debug_mem|s_memory~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1128_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~92_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~92_q\,
	datad => \banco_reg|debug_mem|s_memory~60_q\,
	combout => \banco_reg|debug_mem|s_memory~1128_combout\);

-- Location: LCCOMB_X101_Y16_N10
\banco_reg|debug_mem|s_memory~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1130_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1129_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1128_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1129_combout\,
	datab => \banco_reg|debug_mem|s_memory~1128_combout\,
	datac => \displ|s_addrCounters[2][3]~q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \banco_reg|debug_mem|s_memory~1130_combout\);

-- Location: LCCOMB_X101_Y16_N30
\banco_reg|debug_mem|readData[22]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[22]~85_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & \banco_reg|debug_mem|s_memory~1130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \banco_reg|debug_mem|s_memory~1130_combout\,
	combout => \banco_reg|debug_mem|readData[22]~85_combout\);

-- Location: LCCOMB_X97_Y18_N6
\pcupdt|s_pc[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[20]~66_combout\ = (\pcupdt|s_pc\(20) & (\pcupdt|s_pc[19]~65\ $ (GND))) # (!\pcupdt|s_pc\(20) & (!\pcupdt|s_pc[19]~65\ & VCC))
-- \pcupdt|s_pc[20]~67\ = CARRY((\pcupdt|s_pc\(20) & !\pcupdt|s_pc[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(20),
	datad => VCC,
	cin => \pcupdt|s_pc[19]~65\,
	combout => \pcupdt|s_pc[20]~66_combout\,
	cout => \pcupdt|s_pc[20]~67\);

-- Location: FF_X97_Y18_N7
\pcupdt|s_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[20]~66_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(20));

-- Location: LCCOMB_X97_Y18_N8
\pcupdt|s_pc[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[21]~68_combout\ = (\pcupdt|s_pc\(21) & (!\pcupdt|s_pc[20]~67\)) # (!\pcupdt|s_pc\(21) & ((\pcupdt|s_pc[20]~67\) # (GND)))
-- \pcupdt|s_pc[21]~69\ = CARRY((!\pcupdt|s_pc[20]~67\) # (!\pcupdt|s_pc\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(21),
	datad => VCC,
	cin => \pcupdt|s_pc[20]~67\,
	combout => \pcupdt|s_pc[21]~68_combout\,
	cout => \pcupdt|s_pc[21]~69\);

-- Location: FF_X97_Y18_N9
\pcupdt|s_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[21]~68_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(21));

-- Location: LCCOMB_X97_Y18_N10
\pcupdt|s_pc[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[22]~70_combout\ = (\pcupdt|s_pc\(22) & (\pcupdt|s_pc[21]~69\ $ (GND))) # (!\pcupdt|s_pc\(22) & (!\pcupdt|s_pc[21]~69\ & VCC))
-- \pcupdt|s_pc[22]~71\ = CARRY((\pcupdt|s_pc\(22) & !\pcupdt|s_pc[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(22),
	datad => VCC,
	cin => \pcupdt|s_pc[21]~69\,
	combout => \pcupdt|s_pc[22]~70_combout\,
	cout => \pcupdt|s_pc[22]~71\);

-- Location: FF_X97_Y18_N11
\pcupdt|s_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[22]~70_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(22));

-- Location: LCCOMB_X101_Y16_N24
\displ|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux15~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\banco_reg|debug_mem|readData[22]~85_combout\)) # (!\SW[1]~input_o\ & ((\pcupdt|s_pc\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|readData[22]~85_combout\,
	datab => \pcupdt|s_pc\(22),
	datac => \SW[0]~input_o\,
	datad => \SW[1]~input_o\,
	combout => \displ|Mux15~0_combout\);

-- Location: LCCOMB_X92_Y13_N30
\displ|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux15~1_combout\ = (\displ|Mux15~0_combout\ & (((!\ALU_Control|Mux5~0_combout\ & \ALU|Add0|auto_generated|result_int[23]~46_combout\)) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Control|Mux5~0_combout\,
	datab => \displ|Mux15~0_combout\,
	datac => \ALU|Add0|auto_generated|result_int[23]~46_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux15~1_combout\);

-- Location: FF_X94_Y16_N5
\banco_reg|debug_mem|s_memory~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux10~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~91_q\);

-- Location: LCCOMB_X92_Y16_N8
\banco_reg|debug_mem|s_memory~59feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~59feeder_combout\ = \ALU|Mux10~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux10~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~59feeder_combout\);

-- Location: FF_X92_Y16_N9
\banco_reg|debug_mem|s_memory~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~59feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~59_q\);

-- Location: LCCOMB_X94_Y16_N4
\banco_reg|debug_mem|s_memory~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1125_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~91_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~59_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~91_q\,
	datad => \banco_reg|debug_mem|s_memory~59_q\,
	combout => \banco_reg|debug_mem|s_memory~1125_combout\);

-- Location: FF_X94_Y16_N3
\banco_reg|debug_mem|s_memory~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux10~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~347_q\);

-- Location: FF_X92_Y16_N3
\banco_reg|debug_mem|s_memory~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux10~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~315_q\);

-- Location: LCCOMB_X92_Y16_N2
\banco_reg|debug_mem|s_memory~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1126_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~347_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~315_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~347_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~315_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1126_combout\);

-- Location: LCCOMB_X92_Y16_N0
\banco_reg|debug_mem|s_memory~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1127_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1126_combout\))) # (!\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1125_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \displ|s_addrCounters[2][3]~q\,
	datad => \banco_reg|debug_mem|s_memory~1126_combout\,
	combout => \banco_reg|debug_mem|s_memory~1127_combout\);

-- Location: LCCOMB_X92_Y13_N14
\banco_reg|debug_mem|readData[21]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[21]~84_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (\banco_reg|debug_mem|s_memory~1127_combout\ & !\banco_reg|debug_mem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \banco_reg|debug_mem|s_memory~1127_combout\,
	datac => \banco_reg|debug_mem|Equal0~0_combout\,
	combout => \banco_reg|debug_mem|readData[21]~84_combout\);

-- Location: LCCOMB_X94_Y13_N28
\instmem|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux13~0_combout\ = (\displ|s_addrCounters[1][0]~q\ & (\instmem|Mux10~0_combout\ & !\displ|s_addrCounters[1][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][0]~q\,
	datab => \instmem|Mux10~0_combout\,
	datad => \displ|s_addrCounters[1][1]~q\,
	combout => \instmem|Mux13~0_combout\);

-- Location: LCCOMB_X92_Y13_N18
\displ|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux16~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & (\instmem|Mux13~0_combout\)) # (!\SW[0]~input_o\ & ((\pcupdt|s_pc\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \instmem|Mux13~0_combout\,
	datac => \pcupdt|s_pc\(21),
	datad => \SW[0]~input_o\,
	combout => \displ|Mux16~0_combout\);

-- Location: LCCOMB_X92_Y13_N4
\displ|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux16~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux16~0_combout\ & (\ALU|Mux10~2_combout\)) # (!\displ|Mux16~0_combout\ & ((\banco_reg|debug_mem|readData[21]~84_combout\))))) # (!\SW[1]~input_o\ & (((\displ|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Mux10~2_combout\,
	datab => \banco_reg|debug_mem|readData[21]~84_combout\,
	datac => \SW[1]~input_o\,
	datad => \displ|Mux16~0_combout\,
	combout => \displ|Mux16~1_combout\);

-- Location: LCCOMB_X97_Y18_N12
\pcupdt|s_pc[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[23]~72_combout\ = (\pcupdt|s_pc\(23) & (!\pcupdt|s_pc[22]~71\)) # (!\pcupdt|s_pc\(23) & ((\pcupdt|s_pc[22]~71\) # (GND)))
-- \pcupdt|s_pc[23]~73\ = CARRY((!\pcupdt|s_pc[22]~71\) # (!\pcupdt|s_pc\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(23),
	datad => VCC,
	cin => \pcupdt|s_pc[22]~71\,
	combout => \pcupdt|s_pc[23]~72_combout\,
	cout => \pcupdt|s_pc[23]~73\);

-- Location: FF_X97_Y18_N13
\pcupdt|s_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[23]~72_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(23));

-- Location: LCCOMB_X97_Y14_N12
\displ|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux14~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\))) # (!\SW[1]~input_o\ & (\pcupdt|s_pc\(23) & !\SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(23),
	datab => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux14~0_combout\);

-- Location: FF_X97_Y14_N27
\banco_reg|debug_mem|s_memory~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux8~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~61_q\);

-- Location: FF_X97_Y14_N25
\banco_reg|debug_mem|s_memory~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux8~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~93_q\);

-- Location: LCCOMB_X97_Y14_N24
\banco_reg|debug_mem|s_memory~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1131_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~93_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~61_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~61_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~93_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1131_combout\);

-- Location: FF_X97_Y16_N19
\banco_reg|debug_mem|s_memory~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux8~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~317_q\);

-- Location: FF_X96_Y16_N27
\banco_reg|debug_mem|s_memory~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux8~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~349_q\);

-- Location: LCCOMB_X97_Y16_N18
\banco_reg|debug_mem|s_memory~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1132_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~349_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~317_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~317_q\,
	datad => \banco_reg|debug_mem|s_memory~349_q\,
	combout => \banco_reg|debug_mem|s_memory~1132_combout\);

-- Location: LCCOMB_X97_Y14_N2
\banco_reg|debug_mem|s_memory~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1133_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1132_combout\))) # (!\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \banco_reg|debug_mem|s_memory~1131_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1132_combout\,
	combout => \banco_reg|debug_mem|s_memory~1133_combout\);

-- Location: LCCOMB_X97_Y14_N18
\banco_reg|debug_mem|readData[23]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[23]~86_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & \banco_reg|debug_mem|s_memory~1133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \banco_reg|debug_mem|s_memory~1133_combout\,
	combout => \banco_reg|debug_mem|readData[23]~86_combout\);

-- Location: LCCOMB_X97_Y14_N30
\displ|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux14~1_combout\ = (\displ|Mux14~0_combout\ & (((\ALU|Mux8~2_combout\)) # (!\SW[1]~input_o\))) # (!\displ|Mux14~0_combout\ & (\SW[1]~input_o\ & ((\banco_reg|debug_mem|readData[23]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux14~0_combout\,
	datab => \SW[1]~input_o\,
	datac => \ALU|Mux8~2_combout\,
	datad => \banco_reg|debug_mem|readData[23]~86_combout\,
	combout => \displ|Mux14~1_combout\);

-- Location: FF_X96_Y17_N21
\banco_reg|debug_mem|s_memory~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux11~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~346_q\);

-- Location: FF_X97_Y15_N9
\banco_reg|debug_mem|s_memory~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux11~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~314_q\);

-- Location: LCCOMB_X97_Y15_N8
\banco_reg|debug_mem|s_memory~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1123_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~346_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~314_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \banco_reg|debug_mem|s_memory~346_q\,
	datac => \banco_reg|debug_mem|s_memory~314_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1123_combout\);

-- Location: FF_X97_Y14_N23
\banco_reg|debug_mem|s_memory~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux11~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~90_q\);

-- Location: FF_X97_Y14_N1
\banco_reg|debug_mem|s_memory~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux11~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~58_q\);

-- Location: LCCOMB_X97_Y14_N22
\banco_reg|debug_mem|s_memory~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1122_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~90_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~58_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~90_q\,
	datad => \banco_reg|debug_mem|s_memory~58_q\,
	combout => \banco_reg|debug_mem|s_memory~1122_combout\);

-- Location: LCCOMB_X97_Y14_N20
\banco_reg|debug_mem|s_memory~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1124_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1123_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \banco_reg|debug_mem|s_memory~1123_combout\,
	datac => \banco_reg|debug_mem|s_memory~1122_combout\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \banco_reg|debug_mem|s_memory~1124_combout\);

-- Location: LCCOMB_X92_Y13_N16
\banco_reg|debug_mem|readData[20]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[20]~83_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & \banco_reg|debug_mem|s_memory~1124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datac => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \banco_reg|debug_mem|s_memory~1124_combout\,
	combout => \banco_reg|debug_mem|readData[20]~83_combout\);

-- Location: LCCOMB_X92_Y13_N2
\displ|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux17~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\banco_reg|debug_mem|readData[20]~83_combout\))) # (!\SW[1]~input_o\ & (\pcupdt|s_pc\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \pcupdt|s_pc\(20),
	datac => \SW[1]~input_o\,
	datad => \banco_reg|debug_mem|readData[20]~83_combout\,
	combout => \displ|Mux17~0_combout\);

-- Location: LCCOMB_X92_Y13_N8
\displ|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux17~1_combout\ = (\displ|Mux17~0_combout\ & (((!\ALU_Control|Mux5~0_combout\ & \ALU|Add0|auto_generated|result_int[21]~42_combout\)) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|Mux17~0_combout\,
	datac => \ALU_Control|Mux5~0_combout\,
	datad => \ALU|Add0|auto_generated|result_int[21]~42_combout\,
	combout => \displ|Mux17~1_combout\);

-- Location: LCCOMB_X92_Y13_N12
\displ|Mux87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux87~0_combout\ = (\displ|Mux15~1_combout\ & (!\displ|Mux16~1_combout\ & (\displ|Mux14~1_combout\ $ (!\displ|Mux17~1_combout\)))) # (!\displ|Mux15~1_combout\ & (\displ|Mux17~1_combout\ & (\displ|Mux16~1_combout\ $ (!\displ|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux15~1_combout\,
	datab => \displ|Mux16~1_combout\,
	datac => \displ|Mux14~1_combout\,
	datad => \displ|Mux17~1_combout\,
	combout => \displ|Mux87~0_combout\);

-- Location: LCCOMB_X92_Y13_N10
\displ|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux41~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\ & (\displ|s_addrCounters[3][2]~q\)) # (!\SW[0]~input_o\ & ((\displ|s_addrCounters[2][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \displ|s_addrCounters[3][2]~q\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux41~0_combout\);

-- Location: LCCOMB_X92_Y13_N24
\displ|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux41~1_combout\ = (\displ|Mux41~0_combout\) # ((\SW[0]~input_o\ & (\displ|s_addrCounters[1][2]~q\ & !\SW[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|s_addrCounters[1][2]~q\,
	datac => \SW[1]~input_o\,
	datad => \displ|Mux41~0_combout\,
	combout => \displ|Mux41~1_combout\);

-- Location: LCCOMB_X92_Y10_N24
\displ|Mux115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux115~0_combout\ = (\displ|Mux39~0_combout\ & (!\displ|Mux40~0_combout\ & (\displ|Mux41~1_combout\ $ (!\displ|Mux38~0_combout\)))) # (!\displ|Mux39~0_combout\ & (\displ|Mux41~1_combout\ & (\displ|Mux38~0_combout\ $ (!\displ|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux39~0_combout\,
	datab => \displ|Mux41~1_combout\,
	datac => \displ|Mux38~0_combout\,
	datad => \displ|Mux40~0_combout\,
	combout => \displ|Mux115~0_combout\);

-- Location: LCCOMB_X92_Y10_N6
\displ|disp5[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[0]~0_combout\ = (\SW[17]~input_o\ & ((\displ|Decoder0~0_combout\) # ((\displ|Mux115~0_combout\)))) # (!\SW[17]~input_o\ & (((\displ|Mux87~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \displ|Decoder0~0_combout\,
	datac => \displ|Mux87~0_combout\,
	datad => \displ|Mux115~0_combout\,
	combout => \displ|disp5[0]~0_combout\);

-- Location: LCCOMB_X92_Y13_N20
\displ|Mux86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux86~0_combout\ = (\displ|Mux16~1_combout\ & ((\displ|Mux17~1_combout\ & ((\displ|Mux14~1_combout\))) # (!\displ|Mux17~1_combout\ & (\displ|Mux15~1_combout\)))) # (!\displ|Mux16~1_combout\ & (\displ|Mux15~1_combout\ & (\displ|Mux14~1_combout\ $ 
-- (\displ|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux15~1_combout\,
	datab => \displ|Mux16~1_combout\,
	datac => \displ|Mux14~1_combout\,
	datad => \displ|Mux17~1_combout\,
	combout => \displ|Mux86~0_combout\);

-- Location: LCCOMB_X92_Y10_N0
\displ|Mux114~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux114~0_combout\ = (\displ|Mux38~0_combout\ & ((\displ|Mux41~1_combout\ & ((\displ|Mux40~0_combout\))) # (!\displ|Mux41~1_combout\ & (\displ|Mux39~0_combout\)))) # (!\displ|Mux38~0_combout\ & (\displ|Mux39~0_combout\ & (\displ|Mux41~1_combout\ $ 
-- (\displ|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux39~0_combout\,
	datab => \displ|Mux41~1_combout\,
	datac => \displ|Mux38~0_combout\,
	datad => \displ|Mux40~0_combout\,
	combout => \displ|Mux114~0_combout\);

-- Location: LCCOMB_X94_Y11_N4
\displ|disp5[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[1]~1_combout\ = (\SW[17]~input_o\ & ((\displ|Decoder0~0_combout\) # ((\displ|Mux114~0_combout\)))) # (!\SW[17]~input_o\ & (((\displ|Mux86~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~0_combout\,
	datab => \displ|Mux86~0_combout\,
	datac => \displ|Mux114~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp5[1]~1_combout\);

-- Location: LCCOMB_X92_Y10_N2
\displ|Mux113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux113~0_combout\ = (\displ|Mux39~0_combout\ & (\displ|Mux38~0_combout\ & ((\displ|Mux40~0_combout\) # (!\displ|Mux41~1_combout\)))) # (!\displ|Mux39~0_combout\ & (!\displ|Mux41~1_combout\ & (!\displ|Mux38~0_combout\ & \displ|Mux40~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux39~0_combout\,
	datab => \displ|Mux41~1_combout\,
	datac => \displ|Mux38~0_combout\,
	datad => \displ|Mux40~0_combout\,
	combout => \displ|Mux113~0_combout\);

-- Location: LCCOMB_X92_Y13_N26
\displ|Mux85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux85~0_combout\ = (\displ|Mux15~1_combout\ & (\displ|Mux14~1_combout\ & ((\displ|Mux16~1_combout\) # (!\displ|Mux17~1_combout\)))) # (!\displ|Mux15~1_combout\ & (\displ|Mux16~1_combout\ & (!\displ|Mux14~1_combout\ & !\displ|Mux17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux15~1_combout\,
	datab => \displ|Mux16~1_combout\,
	datac => \displ|Mux14~1_combout\,
	datad => \displ|Mux17~1_combout\,
	combout => \displ|Mux85~0_combout\);

-- Location: LCCOMB_X92_Y10_N12
\displ|disp5[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[2]~2_combout\ = (\SW[17]~input_o\ & ((\displ|Mux113~0_combout\) # ((\displ|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (((\displ|Mux85~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \displ|Mux113~0_combout\,
	datac => \displ|Mux85~0_combout\,
	datad => \displ|Decoder0~0_combout\,
	combout => \displ|disp5[2]~2_combout\);

-- Location: LCCOMB_X92_Y10_N16
\displ|Mux112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux112~0_combout\ = (\displ|Mux40~0_combout\ & ((\displ|Mux39~0_combout\ & (\displ|Mux41~1_combout\)) # (!\displ|Mux39~0_combout\ & (!\displ|Mux41~1_combout\ & \displ|Mux38~0_combout\)))) # (!\displ|Mux40~0_combout\ & (!\displ|Mux38~0_combout\ & 
-- (\displ|Mux39~0_combout\ $ (\displ|Mux41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux39~0_combout\,
	datab => \displ|Mux41~1_combout\,
	datac => \displ|Mux38~0_combout\,
	datad => \displ|Mux40~0_combout\,
	combout => \displ|Mux112~0_combout\);

-- Location: LCCOMB_X92_Y10_N22
\displ|Mux84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux84~0_combout\ = (\displ|Mux16~1_combout\ & ((\displ|Mux17~1_combout\ & (\displ|Mux15~1_combout\)) # (!\displ|Mux17~1_combout\ & (!\displ|Mux15~1_combout\ & \displ|Mux14~1_combout\)))) # (!\displ|Mux16~1_combout\ & (!\displ|Mux14~1_combout\ & 
-- (\displ|Mux17~1_combout\ $ (\displ|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux17~1_combout\,
	datab => \displ|Mux15~1_combout\,
	datac => \displ|Mux16~1_combout\,
	datad => \displ|Mux14~1_combout\,
	combout => \displ|Mux84~0_combout\);

-- Location: LCCOMB_X92_Y10_N30
\displ|disp5[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[3]~3_combout\ = (\SW[17]~input_o\ & ((\displ|Mux112~0_combout\) # ((\displ|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (((\displ|Mux84~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \displ|Mux112~0_combout\,
	datac => \displ|Mux84~0_combout\,
	datad => \displ|Decoder0~0_combout\,
	combout => \displ|disp5[3]~3_combout\);

-- Location: LCCOMB_X92_Y10_N10
\displ|Mux111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux111~0_combout\ = (\displ|Mux40~0_combout\ & (((\displ|Mux41~1_combout\ & !\displ|Mux38~0_combout\)))) # (!\displ|Mux40~0_combout\ & ((\displ|Mux39~0_combout\ & ((!\displ|Mux38~0_combout\))) # (!\displ|Mux39~0_combout\ & 
-- (\displ|Mux41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux39~0_combout\,
	datab => \displ|Mux41~1_combout\,
	datac => \displ|Mux38~0_combout\,
	datad => \displ|Mux40~0_combout\,
	combout => \displ|Mux111~0_combout\);

-- Location: LCCOMB_X92_Y10_N8
\displ|Mux83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux83~0_combout\ = (\displ|Mux16~1_combout\ & (\displ|Mux17~1_combout\ & ((!\displ|Mux14~1_combout\)))) # (!\displ|Mux16~1_combout\ & ((\displ|Mux15~1_combout\ & ((!\displ|Mux14~1_combout\))) # (!\displ|Mux15~1_combout\ & 
-- (\displ|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux17~1_combout\,
	datab => \displ|Mux15~1_combout\,
	datac => \displ|Mux16~1_combout\,
	datad => \displ|Mux14~1_combout\,
	combout => \displ|Mux83~0_combout\);

-- Location: LCCOMB_X92_Y10_N28
\displ|disp5[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[4]~4_combout\ = (\SW[17]~input_o\ & ((\displ|Mux111~0_combout\) # ((\displ|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (((\displ|Mux83~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux111~0_combout\,
	datab => \displ|Decoder0~0_combout\,
	datac => \displ|Mux83~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp5[4]~4_combout\);

-- Location: LCCOMB_X92_Y13_N0
\displ|Mux82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux82~0_combout\ = (\displ|Mux15~1_combout\ & (\displ|Mux17~1_combout\ & (\displ|Mux16~1_combout\ $ (\displ|Mux14~1_combout\)))) # (!\displ|Mux15~1_combout\ & (!\displ|Mux14~1_combout\ & ((\displ|Mux16~1_combout\) # (\displ|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux15~1_combout\,
	datab => \displ|Mux16~1_combout\,
	datac => \displ|Mux14~1_combout\,
	datad => \displ|Mux17~1_combout\,
	combout => \displ|Mux82~0_combout\);

-- Location: LCCOMB_X92_Y10_N18
\displ|Mux110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux110~0_combout\ = (\displ|Mux39~0_combout\ & (\displ|Mux41~1_combout\ & (\displ|Mux38~0_combout\ $ (\displ|Mux40~0_combout\)))) # (!\displ|Mux39~0_combout\ & (!\displ|Mux38~0_combout\ & ((\displ|Mux41~1_combout\) # (\displ|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux39~0_combout\,
	datab => \displ|Mux41~1_combout\,
	datac => \displ|Mux38~0_combout\,
	datad => \displ|Mux40~0_combout\,
	combout => \displ|Mux110~0_combout\);

-- Location: LCCOMB_X92_Y10_N4
\displ|disp5[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[5]~5_combout\ = (\SW[17]~input_o\ & ((\displ|Decoder0~0_combout\) # ((\displ|Mux110~0_combout\)))) # (!\SW[17]~input_o\ & (((\displ|Mux82~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \displ|Decoder0~0_combout\,
	datac => \displ|Mux82~0_combout\,
	datad => \displ|Mux110~0_combout\,
	combout => \displ|disp5[5]~5_combout\);

-- Location: LCCOMB_X92_Y10_N20
\displ|Mux81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux81~0_combout\ = (\displ|Mux17~1_combout\ & ((\displ|Mux14~1_combout\) # (\displ|Mux15~1_combout\ $ (\displ|Mux16~1_combout\)))) # (!\displ|Mux17~1_combout\ & ((\displ|Mux16~1_combout\) # (\displ|Mux15~1_combout\ $ (\displ|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux17~1_combout\,
	datab => \displ|Mux15~1_combout\,
	datac => \displ|Mux16~1_combout\,
	datad => \displ|Mux14~1_combout\,
	combout => \displ|Mux81~0_combout\);

-- Location: LCCOMB_X92_Y10_N26
\displ|Mux109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux109~0_combout\ = (\displ|Mux41~1_combout\ & ((\displ|Mux38~0_combout\) # (\displ|Mux39~0_combout\ $ (\displ|Mux40~0_combout\)))) # (!\displ|Mux41~1_combout\ & ((\displ|Mux40~0_combout\) # (\displ|Mux39~0_combout\ $ (\displ|Mux38~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux39~0_combout\,
	datab => \displ|Mux41~1_combout\,
	datac => \displ|Mux38~0_combout\,
	datad => \displ|Mux40~0_combout\,
	combout => \displ|Mux109~0_combout\);

-- Location: LCCOMB_X92_Y10_N14
\displ|disp5[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[6]~6_combout\ = (\SW[17]~input_o\ & (((!\displ|Mux109~0_combout\ & !\displ|Decoder0~0_combout\)))) # (!\SW[17]~input_o\ & (!\displ|Mux81~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \displ|Mux81~0_combout\,
	datac => \displ|Mux109~0_combout\,
	datad => \displ|Decoder0~0_combout\,
	combout => \displ|disp5[6]~6_combout\);

-- Location: FF_X96_Y14_N11
\banco_reg|debug_mem|s_memory~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux4~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~97_q\);

-- Location: LCCOMB_X96_Y14_N20
\banco_reg|debug_mem|s_memory~65feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~65feeder_combout\ = \ALU|Mux4~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux4~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~65feeder_combout\);

-- Location: FF_X96_Y14_N21
\banco_reg|debug_mem|s_memory~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~65feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~65_q\);

-- Location: LCCOMB_X96_Y14_N10
\banco_reg|debug_mem|s_memory~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1143_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~97_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~65_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~97_q\,
	datad => \banco_reg|debug_mem|s_memory~65_q\,
	combout => \banco_reg|debug_mem|s_memory~1143_combout\);

-- Location: FF_X95_Y16_N13
\banco_reg|debug_mem|s_memory~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux4~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~353_q\);

-- Location: FF_X92_Y16_N5
\banco_reg|debug_mem|s_memory~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux4~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~321_q\);

-- Location: LCCOMB_X92_Y16_N4
\banco_reg|debug_mem|s_memory~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1144_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~353_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~321_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~353_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~321_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1144_combout\);

-- Location: LCCOMB_X96_Y14_N8
\banco_reg|debug_mem|s_memory~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1145_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1144_combout\))) # (!\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1143_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \banco_reg|debug_mem|s_memory~1144_combout\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \banco_reg|debug_mem|s_memory~1145_combout\);

-- Location: LCCOMB_X96_Y14_N22
\banco_reg|debug_mem|readData[27]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[27]~90_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (\banco_reg|debug_mem|s_memory~1145_combout\ & !\banco_reg|debug_mem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datac => \banco_reg|debug_mem|s_memory~1145_combout\,
	datad => \banco_reg|debug_mem|Equal0~0_combout\,
	combout => \banco_reg|debug_mem|readData[27]~90_combout\);

-- Location: LCCOMB_X96_Y13_N28
\instmem|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux10~1_combout\ = (\instmem|Mux10~0_combout\ & (!\displ|s_addrCounters[1][0]~q\ & \displ|s_addrCounters[1][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux10~0_combout\,
	datab => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|s_addrCounters[1][1]~q\,
	combout => \instmem|Mux10~1_combout\);

-- Location: LCCOMB_X97_Y18_N14
\pcupdt|s_pc[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[24]~74_combout\ = (\pcupdt|s_pc\(24) & (\pcupdt|s_pc[23]~73\ $ (GND))) # (!\pcupdt|s_pc\(24) & (!\pcupdt|s_pc[23]~73\ & VCC))
-- \pcupdt|s_pc[24]~75\ = CARRY((\pcupdt|s_pc\(24) & !\pcupdt|s_pc[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(24),
	datad => VCC,
	cin => \pcupdt|s_pc[23]~73\,
	combout => \pcupdt|s_pc[24]~74_combout\,
	cout => \pcupdt|s_pc[24]~75\);

-- Location: FF_X97_Y18_N15
\pcupdt|s_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[24]~74_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(24));

-- Location: LCCOMB_X97_Y18_N16
\pcupdt|s_pc[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[25]~76_combout\ = (\pcupdt|s_pc\(25) & (!\pcupdt|s_pc[24]~75\)) # (!\pcupdt|s_pc\(25) & ((\pcupdt|s_pc[24]~75\) # (GND)))
-- \pcupdt|s_pc[25]~77\ = CARRY((!\pcupdt|s_pc[24]~75\) # (!\pcupdt|s_pc\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(25),
	datad => VCC,
	cin => \pcupdt|s_pc[24]~75\,
	combout => \pcupdt|s_pc[25]~76_combout\,
	cout => \pcupdt|s_pc[25]~77\);

-- Location: FF_X97_Y18_N17
\pcupdt|s_pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[25]~76_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(25));

-- Location: LCCOMB_X97_Y18_N18
\pcupdt|s_pc[26]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[26]~78_combout\ = (\pcupdt|s_pc\(26) & (\pcupdt|s_pc[25]~77\ $ (GND))) # (!\pcupdt|s_pc\(26) & (!\pcupdt|s_pc[25]~77\ & VCC))
-- \pcupdt|s_pc[26]~79\ = CARRY((\pcupdt|s_pc\(26) & !\pcupdt|s_pc[25]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(26),
	datad => VCC,
	cin => \pcupdt|s_pc[25]~77\,
	combout => \pcupdt|s_pc[26]~78_combout\,
	cout => \pcupdt|s_pc[26]~79\);

-- Location: FF_X97_Y18_N19
\pcupdt|s_pc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[26]~78_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(26));

-- Location: LCCOMB_X97_Y18_N20
\pcupdt|s_pc[27]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[27]~80_combout\ = (\pcupdt|s_pc\(27) & (!\pcupdt|s_pc[26]~79\)) # (!\pcupdt|s_pc\(27) & ((\pcupdt|s_pc[26]~79\) # (GND)))
-- \pcupdt|s_pc[27]~81\ = CARRY((!\pcupdt|s_pc[26]~79\) # (!\pcupdt|s_pc\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(27),
	datad => VCC,
	cin => \pcupdt|s_pc[26]~79\,
	combout => \pcupdt|s_pc[27]~80_combout\,
	cout => \pcupdt|s_pc[27]~81\);

-- Location: FF_X97_Y18_N21
\pcupdt|s_pc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[27]~80_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(27));

-- Location: LCCOMB_X96_Y14_N2
\displ|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux10~0_combout\ = (\SW[0]~input_o\ & ((\instmem|Mux10~1_combout\) # ((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & (((\pcupdt|s_pc\(27) & !\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux10~1_combout\,
	datab => \pcupdt|s_pc\(27),
	datac => \SW[0]~input_o\,
	datad => \SW[1]~input_o\,
	combout => \displ|Mux10~0_combout\);

-- Location: LCCOMB_X96_Y14_N4
\displ|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux10~1_combout\ = (\displ|Mux10~0_combout\ & (((\ALU|Mux4~2_combout\) # (!\SW[1]~input_o\)))) # (!\displ|Mux10~0_combout\ & (\banco_reg|debug_mem|readData[27]~90_combout\ & ((\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|readData[27]~90_combout\,
	datab => \displ|Mux10~0_combout\,
	datac => \ALU|Mux4~2_combout\,
	datad => \SW[1]~input_o\,
	combout => \displ|Mux10~1_combout\);

-- Location: FF_X95_Y16_N5
\banco_reg|debug_mem|s_memory~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux5~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~352_q\);

-- Location: FF_X98_Y16_N3
\banco_reg|debug_mem|s_memory~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux5~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~320_q\);

-- Location: LCCOMB_X98_Y16_N2
\banco_reg|debug_mem|s_memory~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1141_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~352_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~320_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~352_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~320_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \banco_reg|debug_mem|s_memory~1141_combout\);

-- Location: FF_X101_Y16_N3
\banco_reg|debug_mem|s_memory~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux5~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~96_q\);

-- Location: LCCOMB_X100_Y16_N14
\banco_reg|debug_mem|s_memory~64feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~64feeder_combout\ = \ALU|Mux5~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux5~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~64feeder_combout\);

-- Location: FF_X100_Y16_N15
\banco_reg|debug_mem|s_memory~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~64feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~64_q\);

-- Location: LCCOMB_X101_Y16_N2
\banco_reg|debug_mem|s_memory~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1140_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~96_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~64_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~96_q\,
	datad => \banco_reg|debug_mem|s_memory~64_q\,
	combout => \banco_reg|debug_mem|s_memory~1140_combout\);

-- Location: LCCOMB_X101_Y16_N20
\banco_reg|debug_mem|s_memory~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1142_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1141_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1140_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1141_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1140_combout\,
	combout => \banco_reg|debug_mem|s_memory~1142_combout\);

-- Location: LCCOMB_X101_Y16_N4
\banco_reg|debug_mem|readData[26]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[26]~89_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & \banco_reg|debug_mem|s_memory~1142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \banco_reg|debug_mem|s_memory~1142_combout\,
	combout => \banco_reg|debug_mem|readData[26]~89_combout\);

-- Location: LCCOMB_X101_Y16_N14
\displ|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux11~0_combout\ = (\SW[1]~input_o\ & ((\banco_reg|debug_mem|readData[26]~89_combout\) # ((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & (((!\SW[0]~input_o\ & \pcupdt|s_pc\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \banco_reg|debug_mem|readData[26]~89_combout\,
	datac => \SW[0]~input_o\,
	datad => \pcupdt|s_pc\(26),
	combout => \displ|Mux11~0_combout\);

-- Location: LCCOMB_X96_Y12_N8
\displ|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux11~1_combout\ = (\displ|Mux11~0_combout\ & (((\ALU|Mux5~2_combout\) # (!\SW[0]~input_o\)))) # (!\displ|Mux11~0_combout\ & (\instmem|Mux10~1_combout\ & (\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux10~1_combout\,
	datab => \displ|Mux11~0_combout\,
	datac => \SW[0]~input_o\,
	datad => \ALU|Mux5~2_combout\,
	combout => \displ|Mux11~1_combout\);

-- Location: LCCOMB_X97_Y14_N26
\displ|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux12~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\))) # (!\SW[0]~input_o\ & (\pcupdt|s_pc\(25) & !\SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \pcupdt|s_pc\(25),
	datad => \SW[1]~input_o\,
	combout => \displ|Mux12~0_combout\);

-- Location: FF_X95_Y16_N3
\banco_reg|debug_mem|s_memory~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux6~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~351_q\);

-- Location: FF_X92_Y16_N19
\banco_reg|debug_mem|s_memory~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux6~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~319_q\);

-- Location: LCCOMB_X92_Y16_N18
\banco_reg|debug_mem|s_memory~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1138_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~351_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~319_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~351_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~319_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1138_combout\);

-- Location: FF_X96_Y14_N19
\banco_reg|debug_mem|s_memory~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux6~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~95_q\);

-- Location: LCCOMB_X96_Y14_N0
\banco_reg|debug_mem|s_memory~63feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~63feeder_combout\ = \ALU|Mux6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux6~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~63feeder_combout\);

-- Location: FF_X96_Y14_N1
\banco_reg|debug_mem|s_memory~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~63feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~63_q\);

-- Location: LCCOMB_X96_Y14_N18
\banco_reg|debug_mem|s_memory~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1137_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~95_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~63_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~95_q\,
	datad => \banco_reg|debug_mem|s_memory~63_q\,
	combout => \banco_reg|debug_mem|s_memory~1137_combout\);

-- Location: LCCOMB_X96_Y14_N16
\banco_reg|debug_mem|s_memory~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1139_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1138_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1137_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1138_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1137_combout\,
	combout => \banco_reg|debug_mem|s_memory~1139_combout\);

-- Location: LCCOMB_X96_Y14_N24
\banco_reg|debug_mem|readData[25]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[25]~88_combout\ = (!\banco_reg|debug_mem|Equal0~0_combout\ & (!\displ|s_addrCounters[2][4]~q\ & \banco_reg|debug_mem|s_memory~1139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \banco_reg|debug_mem|Equal0~0_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \banco_reg|debug_mem|s_memory~1139_combout\,
	combout => \banco_reg|debug_mem|readData[25]~88_combout\);

-- Location: LCCOMB_X96_Y14_N26
\displ|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux12~1_combout\ = (\displ|Mux12~0_combout\ & (((\ALU|Mux6~2_combout\)) # (!\SW[1]~input_o\))) # (!\displ|Mux12~0_combout\ & (\SW[1]~input_o\ & ((\banco_reg|debug_mem|readData[25]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux12~0_combout\,
	datab => \SW[1]~input_o\,
	datac => \ALU|Mux6~2_combout\,
	datad => \banco_reg|debug_mem|readData[25]~88_combout\,
	combout => \displ|Mux12~1_combout\);

-- Location: FF_X97_Y20_N27
\banco_reg|debug_mem|s_memory~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux7~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~94_q\);

-- Location: LCCOMB_X97_Y20_N24
\banco_reg|debug_mem|s_memory~62feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~62feeder_combout\ = \ALU|Mux7~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux7~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~62feeder_combout\);

-- Location: FF_X97_Y20_N25
\banco_reg|debug_mem|s_memory~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~62feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~62_q\);

-- Location: LCCOMB_X97_Y20_N26
\banco_reg|debug_mem|s_memory~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1134_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~94_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~62_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~94_q\,
	datad => \banco_reg|debug_mem|s_memory~62_q\,
	combout => \banco_reg|debug_mem|s_memory~1134_combout\);

-- Location: FF_X96_Y16_N7
\banco_reg|debug_mem|s_memory~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux7~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~350_q\);

-- Location: FF_X96_Y16_N13
\banco_reg|debug_mem|s_memory~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux7~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~318_q\);

-- Location: LCCOMB_X96_Y16_N12
\banco_reg|debug_mem|s_memory~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1135_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~350_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~318_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~350_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~318_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1135_combout\);

-- Location: LCCOMB_X100_Y20_N20
\banco_reg|debug_mem|s_memory~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1136_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1135_combout\))) # (!\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \banco_reg|debug_mem|s_memory~1134_combout\,
	datac => \banco_reg|debug_mem|s_memory~1135_combout\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \banco_reg|debug_mem|s_memory~1136_combout\);

-- Location: LCCOMB_X100_Y20_N12
\banco_reg|debug_mem|readData[24]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[24]~87_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (!\banco_reg|debug_mem|Equal0~0_combout\ & \banco_reg|debug_mem|s_memory~1136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datac => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \banco_reg|debug_mem|s_memory~1136_combout\,
	combout => \banco_reg|debug_mem|readData[24]~87_combout\);

-- Location: LCCOMB_X100_Y20_N2
\displ|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux13~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\banco_reg|debug_mem|readData[24]~87_combout\))) # (!\SW[1]~input_o\ & (\pcupdt|s_pc\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \pcupdt|s_pc\(24),
	datac => \SW[1]~input_o\,
	datad => \banco_reg|debug_mem|readData[24]~87_combout\,
	combout => \displ|Mux13~0_combout\);

-- Location: LCCOMB_X96_Y16_N16
\displ|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux13~1_combout\ = (\displ|Mux13~0_combout\ & (((\ALU|Mux7~2_combout\) # (!\SW[0]~input_o\)))) # (!\displ|Mux13~0_combout\ & (\instmem|Mux12~0_combout\ & ((\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux12~0_combout\,
	datab => \displ|Mux13~0_combout\,
	datac => \ALU|Mux7~2_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux13~1_combout\);

-- Location: LCCOMB_X96_Y12_N30
\displ|Mux94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux94~0_combout\ = (\displ|Mux10~1_combout\ & (\displ|Mux13~1_combout\ & (\displ|Mux11~1_combout\ $ (\displ|Mux12~1_combout\)))) # (!\displ|Mux10~1_combout\ & (!\displ|Mux12~1_combout\ & (\displ|Mux11~1_combout\ $ (\displ|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux10~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux13~1_combout\,
	combout => \displ|Mux94~0_combout\);

-- Location: LCCOMB_X96_Y12_N16
\displ|disp6[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[0]~0_combout\ = (\SW[17]~input_o\ & (((\SW[0]~input_o\ & \SW[1]~input_o\)))) # (!\SW[17]~input_o\ & (\displ|Mux94~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux94~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp6[0]~0_combout\);

-- Location: LCCOMB_X96_Y12_N18
\displ|Mux93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux93~0_combout\ = (\displ|Mux10~1_combout\ & ((\displ|Mux13~1_combout\ & ((\displ|Mux12~1_combout\))) # (!\displ|Mux13~1_combout\ & (\displ|Mux11~1_combout\)))) # (!\displ|Mux10~1_combout\ & (\displ|Mux11~1_combout\ & (\displ|Mux12~1_combout\ $ 
-- (\displ|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux10~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux13~1_combout\,
	combout => \displ|Mux93~0_combout\);

-- Location: LCCOMB_X96_Y12_N20
\displ|disp6[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[1]~1_combout\ = (\SW[17]~input_o\ & ((\SW[1]~input_o\ $ (\SW[0]~input_o\)))) # (!\SW[17]~input_o\ & (\displ|Mux93~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux93~0_combout\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp6[1]~1_combout\);

-- Location: LCCOMB_X96_Y12_N6
\displ|Mux92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux92~0_combout\ = (\displ|Mux10~1_combout\ & (\displ|Mux11~1_combout\ & ((\displ|Mux12~1_combout\) # (!\displ|Mux13~1_combout\)))) # (!\displ|Mux10~1_combout\ & (!\displ|Mux11~1_combout\ & (\displ|Mux12~1_combout\ & !\displ|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux10~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux13~1_combout\,
	combout => \displ|Mux92~0_combout\);

-- Location: LCCOMB_X96_Y12_N4
\displ|disp6[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[2]~2_combout\ = (\SW[17]~input_o\ & (((!\SW[0]~input_o\) # (!\SW[1]~input_o\)))) # (!\SW[17]~input_o\ & (\displ|Mux92~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux92~0_combout\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp6[2]~2_combout\);

-- Location: LCCOMB_X96_Y12_N26
\displ|Mux91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux91~0_combout\ = (\displ|Mux12~1_combout\ & ((\displ|Mux11~1_combout\ & ((\displ|Mux13~1_combout\))) # (!\displ|Mux11~1_combout\ & (\displ|Mux10~1_combout\ & !\displ|Mux13~1_combout\)))) # (!\displ|Mux12~1_combout\ & (!\displ|Mux10~1_combout\ & 
-- (\displ|Mux11~1_combout\ $ (\displ|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux10~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux13~1_combout\,
	combout => \displ|Mux91~0_combout\);

-- Location: LCCOMB_X96_Y12_N28
\displ|disp6[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[3]~3_combout\ = (\SW[17]~input_o\ & ((!\SW[0]~input_o\))) # (!\SW[17]~input_o\ & (\displ|Mux91~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux91~0_combout\,
	datac => \SW[0]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp6[3]~3_combout\);

-- Location: LCCOMB_X96_Y12_N22
\displ|Mux90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux90~0_combout\ = (\displ|Mux12~1_combout\ & (!\displ|Mux10~1_combout\ & ((\displ|Mux13~1_combout\)))) # (!\displ|Mux12~1_combout\ & ((\displ|Mux11~1_combout\ & (!\displ|Mux10~1_combout\)) # (!\displ|Mux11~1_combout\ & 
-- ((\displ|Mux13~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux10~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux13~1_combout\,
	combout => \displ|Mux90~0_combout\);

-- Location: LCCOMB_X96_Y12_N12
\displ|disp6[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[4]~4_combout\ = (\displ|Mux90~0_combout\ & !\SW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \displ|Mux90~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp6[4]~4_combout\);

-- Location: LCCOMB_X96_Y12_N2
\displ|Mux89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux89~0_combout\ = (\displ|Mux11~1_combout\ & (\displ|Mux13~1_combout\ & (\displ|Mux10~1_combout\ $ (\displ|Mux12~1_combout\)))) # (!\displ|Mux11~1_combout\ & (!\displ|Mux10~1_combout\ & ((\displ|Mux12~1_combout\) # (\displ|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux10~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux13~1_combout\,
	combout => \displ|Mux89~0_combout\);

-- Location: LCCOMB_X96_Y12_N24
\displ|disp6[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[5]~5_combout\ = (\SW[17]~input_o\ & (\SW[1]~input_o\ & (\SW[0]~input_o\))) # (!\SW[17]~input_o\ & (((\displ|Mux89~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[17]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \displ|Mux89~0_combout\,
	combout => \displ|disp6[5]~5_combout\);

-- Location: LCCOMB_X96_Y12_N10
\displ|Mux88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux88~0_combout\ = (\displ|Mux13~1_combout\ & ((\displ|Mux10~1_combout\) # (\displ|Mux11~1_combout\ $ (\displ|Mux12~1_combout\)))) # (!\displ|Mux13~1_combout\ & ((\displ|Mux12~1_combout\) # (\displ|Mux10~1_combout\ $ (\displ|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux10~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux13~1_combout\,
	combout => \displ|Mux88~0_combout\);

-- Location: LCCOMB_X96_Y12_N0
\displ|disp6[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[6]~6_combout\ = (\SW[17]~input_o\ & (((\SW[0]~input_o\ & !\SW[1]~input_o\)))) # (!\SW[17]~input_o\ & (!\displ|Mux88~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux88~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp6[6]~6_combout\);

-- Location: FF_X98_Y16_N7
\banco_reg|debug_mem|s_memory~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux2~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~323_q\);

-- Location: FF_X95_Y16_N1
\banco_reg|debug_mem|s_memory~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux2~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~355_q\);

-- Location: LCCOMB_X98_Y16_N6
\banco_reg|debug_mem|s_memory~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1150_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~355_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~323_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~323_q\,
	datad => \banco_reg|debug_mem|s_memory~355_q\,
	combout => \banco_reg|debug_mem|s_memory~1150_combout\);

-- Location: FF_X95_Y14_N3
\banco_reg|debug_mem|s_memory~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux2~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~99_q\);

-- Location: LCCOMB_X95_Y14_N20
\banco_reg|debug_mem|s_memory~67feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~67feeder_combout\ = \ALU|Mux2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux2~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~67feeder_combout\);

-- Location: FF_X95_Y14_N21
\banco_reg|debug_mem|s_memory~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~67feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~67_q\);

-- Location: LCCOMB_X95_Y14_N2
\banco_reg|debug_mem|s_memory~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1149_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~99_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~67_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~99_q\,
	datad => \banco_reg|debug_mem|s_memory~67_q\,
	combout => \banco_reg|debug_mem|s_memory~1149_combout\);

-- Location: LCCOMB_X95_Y14_N8
\banco_reg|debug_mem|s_memory~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1151_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1150_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1149_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \banco_reg|debug_mem|s_memory~1150_combout\,
	datad => \banco_reg|debug_mem|s_memory~1149_combout\,
	combout => \banco_reg|debug_mem|s_memory~1151_combout\);

-- Location: LCCOMB_X95_Y14_N10
\banco_reg|debug_mem|readData[29]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[29]~92_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (\banco_reg|debug_mem|s_memory~1151_combout\ & !\banco_reg|debug_mem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \banco_reg|debug_mem|s_memory~1151_combout\,
	datad => \banco_reg|debug_mem|Equal0~0_combout\,
	combout => \banco_reg|debug_mem|readData[29]~92_combout\);

-- Location: LCCOMB_X96_Y13_N14
\instmem|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \instmem|Mux11~0_combout\ = ((\displ|s_addrCounters[1][0]~q\ & \displ|s_addrCounters[1][1]~q\)) # (!\instmem|Mux10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux10~0_combout\,
	datab => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|s_addrCounters[1][1]~q\,
	combout => \instmem|Mux11~0_combout\);

-- Location: LCCOMB_X97_Y18_N22
\pcupdt|s_pc[28]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[28]~82_combout\ = (\pcupdt|s_pc\(28) & (\pcupdt|s_pc[27]~81\ $ (GND))) # (!\pcupdt|s_pc\(28) & (!\pcupdt|s_pc[27]~81\ & VCC))
-- \pcupdt|s_pc[28]~83\ = CARRY((\pcupdt|s_pc\(28) & !\pcupdt|s_pc[27]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(28),
	datad => VCC,
	cin => \pcupdt|s_pc[27]~81\,
	combout => \pcupdt|s_pc[28]~82_combout\,
	cout => \pcupdt|s_pc[28]~83\);

-- Location: FF_X97_Y18_N23
\pcupdt|s_pc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[28]~82_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(28));

-- Location: LCCOMB_X97_Y18_N24
\pcupdt|s_pc[29]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[29]~84_combout\ = (\pcupdt|s_pc\(29) & (!\pcupdt|s_pc[28]~83\)) # (!\pcupdt|s_pc\(29) & ((\pcupdt|s_pc[28]~83\) # (GND)))
-- \pcupdt|s_pc[29]~85\ = CARRY((!\pcupdt|s_pc[28]~83\) # (!\pcupdt|s_pc\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcupdt|s_pc\(29),
	datad => VCC,
	cin => \pcupdt|s_pc[28]~83\,
	combout => \pcupdt|s_pc[29]~84_combout\,
	cout => \pcupdt|s_pc[29]~85\);

-- Location: FF_X97_Y18_N25
\pcupdt|s_pc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[29]~84_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(29));

-- Location: LCCOMB_X95_Y14_N18
\displ|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux8~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\) # ((!\instmem|Mux11~0_combout\)))) # (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & ((\pcupdt|s_pc\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \instmem|Mux11~0_combout\,
	datad => \pcupdt|s_pc\(29),
	combout => \displ|Mux8~0_combout\);

-- Location: LCCOMB_X95_Y14_N28
\displ|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux8~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux8~0_combout\ & ((\ALU|Mux2~2_combout\))) # (!\displ|Mux8~0_combout\ & (\banco_reg|debug_mem|readData[29]~92_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|readData[29]~92_combout\,
	datab => \SW[1]~input_o\,
	datac => \ALU|Mux2~2_combout\,
	datad => \displ|Mux8~0_combout\,
	combout => \displ|Mux8~1_combout\);

-- Location: LCCOMB_X97_Y18_N26
\pcupdt|s_pc[30]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[30]~86_combout\ = (\pcupdt|s_pc\(30) & (\pcupdt|s_pc[29]~85\ $ (GND))) # (!\pcupdt|s_pc\(30) & (!\pcupdt|s_pc[29]~85\ & VCC))
-- \pcupdt|s_pc[30]~87\ = CARRY((\pcupdt|s_pc\(30) & !\pcupdt|s_pc[29]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcupdt|s_pc\(30),
	datad => VCC,
	cin => \pcupdt|s_pc[29]~85\,
	combout => \pcupdt|s_pc[30]~86_combout\,
	cout => \pcupdt|s_pc[30]~87\);

-- Location: FF_X97_Y18_N27
\pcupdt|s_pc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[30]~86_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(30));

-- Location: LCCOMB_X97_Y18_N28
\pcupdt|s_pc[31]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcupdt|s_pc[31]~88_combout\ = \pcupdt|s_pc[30]~87\ $ (\pcupdt|s_pc\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pcupdt|s_pc\(31),
	cin => \pcupdt|s_pc[30]~87\,
	combout => \pcupdt|s_pc[31]~88_combout\);

-- Location: FF_X97_Y18_N29
\pcupdt|s_pc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcupdt|s_pc[31]~88_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcupdt|s_pc\(31));

-- Location: LCCOMB_X96_Y14_N14
\displ|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux6~0_combout\ = (\SW[0]~input_o\ & ((\instmem|Mux10~1_combout\) # ((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & (((\pcupdt|s_pc\(31) & !\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instmem|Mux10~1_combout\,
	datab => \pcupdt|s_pc\(31),
	datac => \SW[0]~input_o\,
	datad => \SW[1]~input_o\,
	combout => \displ|Mux6~0_combout\);

-- Location: FF_X95_Y16_N23
\banco_reg|debug_mem|s_memory~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux0~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~357_q\);

-- Location: FF_X98_Y16_N25
\banco_reg|debug_mem|s_memory~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux0~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~325_q\);

-- Location: LCCOMB_X98_Y16_N24
\banco_reg|debug_mem|s_memory~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1156_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~357_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~325_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~357_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~325_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \banco_reg|debug_mem|s_memory~1156_combout\);

-- Location: FF_X95_Y16_N9
\banco_reg|debug_mem|s_memory~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux0~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~101_q\);

-- Location: LCCOMB_X95_Y14_N22
\banco_reg|debug_mem|s_memory~69feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~69feeder_combout\ = \ALU|Mux0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU|Mux0~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~69feeder_combout\);

-- Location: FF_X95_Y14_N23
\banco_reg|debug_mem|s_memory~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~69feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~69_q\);

-- Location: LCCOMB_X95_Y14_N16
\banco_reg|debug_mem|s_memory~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1155_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~101_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~69_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~101_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~69_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \banco_reg|debug_mem|s_memory~1155_combout\);

-- Location: LCCOMB_X95_Y14_N14
\banco_reg|debug_mem|s_memory~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1157_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1156_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1155_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \banco_reg|debug_mem|s_memory~1156_combout\,
	datac => \displ|s_addrCounters[2][3]~q\,
	datad => \banco_reg|debug_mem|s_memory~1155_combout\,
	combout => \banco_reg|debug_mem|s_memory~1157_combout\);

-- Location: LCCOMB_X95_Y14_N12
\banco_reg|debug_mem|readData[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[31]~94_combout\ = (!\displ|s_addrCounters[2][4]~q\ & (\banco_reg|debug_mem|s_memory~1157_combout\ & !\banco_reg|debug_mem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \banco_reg|debug_mem|s_memory~1157_combout\,
	datad => \banco_reg|debug_mem|Equal0~0_combout\,
	combout => \banco_reg|debug_mem|readData[31]~94_combout\);

-- Location: LCCOMB_X95_Y14_N0
\displ|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux6~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux6~0_combout\ & (\ALU|Mux0~2_combout\)) # (!\displ|Mux6~0_combout\ & ((\banco_reg|debug_mem|readData[31]~94_combout\))))) # (!\SW[1]~input_o\ & (((\displ|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \ALU|Mux0~2_combout\,
	datac => \displ|Mux6~0_combout\,
	datad => \banco_reg|debug_mem|readData[31]~94_combout\,
	combout => \displ|Mux6~1_combout\);

-- Location: FF_X95_Y16_N7
\banco_reg|debug_mem|s_memory~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux3~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~354_q\);

-- Location: FF_X98_Y16_N29
\banco_reg|debug_mem|s_memory~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux3~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~322_q\);

-- Location: LCCOMB_X98_Y16_N28
\banco_reg|debug_mem|s_memory~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1147_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~354_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~322_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~354_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \banco_reg|debug_mem|s_memory~322_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \banco_reg|debug_mem|s_memory~1147_combout\);

-- Location: LCCOMB_X95_Y15_N2
\banco_reg|debug_mem|s_memory~66feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~66feeder_combout\ = \ALU|Mux3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux3~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~66feeder_combout\);

-- Location: FF_X95_Y15_N3
\banco_reg|debug_mem|s_memory~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~66feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~66_q\);

-- Location: FF_X95_Y16_N15
\banco_reg|debug_mem|s_memory~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux3~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~98_q\);

-- Location: LCCOMB_X94_Y15_N10
\banco_reg|debug_mem|s_memory~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1146_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~98_q\))) # (!\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~66_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~66_q\,
	datab => \banco_reg|debug_mem|s_memory~98_q\,
	datac => \displ|s_addrCounters[2][0]~q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1146_combout\);

-- Location: LCCOMB_X99_Y15_N10
\banco_reg|debug_mem|s_memory~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1148_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1147_combout\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1146_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \banco_reg|debug_mem|s_memory~1147_combout\,
	datac => \displ|s_addrCounters[2][3]~q\,
	datad => \banco_reg|debug_mem|s_memory~1146_combout\,
	combout => \banco_reg|debug_mem|s_memory~1148_combout\);

-- Location: LCCOMB_X99_Y15_N6
\banco_reg|debug_mem|readData[28]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[28]~91_combout\ = (!\banco_reg|debug_mem|Equal0~0_combout\ & (!\displ|s_addrCounters[2][4]~q\ & \banco_reg|debug_mem|s_memory~1148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|Equal0~0_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \banco_reg|debug_mem|s_memory~1148_combout\,
	combout => \banco_reg|debug_mem|readData[28]~91_combout\);

-- Location: LCCOMB_X95_Y11_N2
\displ|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux9~0_combout\ = (\SW[0]~input_o\ & (\SW[1]~input_o\)) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\banco_reg|debug_mem|readData[28]~91_combout\))) # (!\SW[1]~input_o\ & (\pcupdt|s_pc\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \pcupdt|s_pc\(28),
	datad => \banco_reg|debug_mem|readData[28]~91_combout\,
	combout => \displ|Mux9~0_combout\);

-- Location: LCCOMB_X95_Y11_N24
\displ|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux9~1_combout\ = (\displ|Mux9~0_combout\ & (((!\ALU_Control|Mux5~0_combout\ & \ALU|Add0|auto_generated|result_int[29]~58_combout\)) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|Mux9~0_combout\,
	datac => \ALU_Control|Mux5~0_combout\,
	datad => \ALU|Add0|auto_generated|result_int[29]~58_combout\,
	combout => \displ|Mux9~1_combout\);

-- Location: FF_X94_Y16_N31
\banco_reg|debug_mem|s_memory~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux1~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1073_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~100_q\);

-- Location: LCCOMB_X92_Y16_N10
\banco_reg|debug_mem|s_memory~68feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~68feeder_combout\ = \ALU|Mux1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ALU|Mux1~2_combout\,
	combout => \banco_reg|debug_mem|s_memory~68feeder_combout\);

-- Location: FF_X92_Y16_N11
\banco_reg|debug_mem|s_memory~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \banco_reg|debug_mem|s_memory~68feeder_combout\,
	ena => \banco_reg|rs_mem|s_memory~1072_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~68_q\);

-- Location: LCCOMB_X92_Y18_N22
\banco_reg|debug_mem|s_memory~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1152_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~100_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~68_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \banco_reg|debug_mem|s_memory~100_q\,
	datac => \banco_reg|debug_mem|s_memory~68_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1152_combout\);

-- Location: FF_X95_Y16_N21
\banco_reg|debug_mem|s_memory~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \ALU|Mux1~2_combout\,
	ena => \banco_reg|rs_mem|s_memory~1075_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~356_q\);

-- Location: FF_X92_Y16_N13
\banco_reg|debug_mem|s_memory~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \ALU|Mux1~2_combout\,
	sload => VCC,
	ena => \banco_reg|rs_mem|s_memory~1074_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \banco_reg|debug_mem|s_memory~324_q\);

-- Location: LCCOMB_X92_Y16_N12
\banco_reg|debug_mem|s_memory~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1153_combout\ = (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\banco_reg|debug_mem|s_memory~356_q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\banco_reg|debug_mem|s_memory~324_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~356_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \banco_reg|debug_mem|s_memory~324_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \banco_reg|debug_mem|s_memory~1153_combout\);

-- Location: LCCOMB_X92_Y18_N28
\banco_reg|debug_mem|s_memory~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|s_memory~1154_combout\ = (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\banco_reg|debug_mem|s_memory~1153_combout\))) # (!\displ|s_addrCounters[2][3]~q\ & (\banco_reg|debug_mem|s_memory~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|s_memory~1152_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \banco_reg|debug_mem|s_memory~1153_combout\,
	combout => \banco_reg|debug_mem|s_memory~1154_combout\);

-- Location: LCCOMB_X92_Y18_N12
\banco_reg|debug_mem|readData[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \banco_reg|debug_mem|readData[30]~93_combout\ = (!\banco_reg|debug_mem|Equal0~0_combout\ & (\banco_reg|debug_mem|s_memory~1154_combout\ & !\displ|s_addrCounters[2][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \banco_reg|debug_mem|Equal0~0_combout\,
	datab => \banco_reg|debug_mem|s_memory~1154_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	combout => \banco_reg|debug_mem|readData[30]~93_combout\);

-- Location: LCCOMB_X97_Y14_N28
\displ|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux7~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\banco_reg|debug_mem|readData[30]~93_combout\))) # (!\SW[1]~input_o\ & (\pcupdt|s_pc\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \pcupdt|s_pc\(30),
	datac => \banco_reg|debug_mem|readData[30]~93_combout\,
	datad => \SW[1]~input_o\,
	combout => \displ|Mux7~0_combout\);

-- Location: LCCOMB_X96_Y12_N14
\displ|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux7~1_combout\ = (\displ|Mux7~0_combout\ & (((\ALU|Add0|auto_generated|result_int[31]~62_combout\ & !\ALU_Control|Mux5~0_combout\)) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|Add0|auto_generated|result_int[31]~62_combout\,
	datab => \ALU_Control|Mux5~0_combout\,
	datac => \SW[0]~input_o\,
	datad => \displ|Mux7~0_combout\,
	combout => \displ|Mux7~1_combout\);

-- Location: LCCOMB_X74_Y4_N28
\displ|Mux101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux101~0_combout\ = (\displ|Mux6~1_combout\ & (\displ|Mux9~1_combout\ & (\displ|Mux8~1_combout\ $ (\displ|Mux7~1_combout\)))) # (!\displ|Mux6~1_combout\ & (!\displ|Mux8~1_combout\ & (\displ|Mux9~1_combout\ $ (\displ|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux8~1_combout\,
	datab => \displ|Mux6~1_combout\,
	datac => \displ|Mux9~1_combout\,
	datad => \displ|Mux7~1_combout\,
	combout => \displ|Mux101~0_combout\);

-- Location: LCCOMB_X74_Y4_N26
\displ|disp7[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[0]~0_combout\ = (\displ|Mux101~0_combout\ & !\SW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Mux101~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp7[0]~0_combout\);

-- Location: LCCOMB_X74_Y4_N12
\displ|Mux100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux100~0_combout\ = (\displ|Mux8~1_combout\ & ((\displ|Mux9~1_combout\ & (\displ|Mux6~1_combout\)) # (!\displ|Mux9~1_combout\ & ((\displ|Mux7~1_combout\))))) # (!\displ|Mux8~1_combout\ & (\displ|Mux7~1_combout\ & (\displ|Mux6~1_combout\ $ 
-- (\displ|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux8~1_combout\,
	datab => \displ|Mux6~1_combout\,
	datac => \displ|Mux9~1_combout\,
	datad => \displ|Mux7~1_combout\,
	combout => \displ|Mux100~0_combout\);

-- Location: LCCOMB_X74_Y4_N10
\displ|disp7[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[1]~1_combout\ = (\displ|Mux100~0_combout\) # (\SW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux100~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp7[1]~1_combout\);

-- Location: LCCOMB_X74_Y4_N4
\displ|Mux99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux99~0_combout\ = (\displ|Mux6~1_combout\ & (\displ|Mux7~1_combout\ & ((\displ|Mux8~1_combout\) # (!\displ|Mux9~1_combout\)))) # (!\displ|Mux6~1_combout\ & (\displ|Mux8~1_combout\ & (!\displ|Mux9~1_combout\ & !\displ|Mux7~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux8~1_combout\,
	datab => \displ|Mux6~1_combout\,
	datac => \displ|Mux9~1_combout\,
	datad => \displ|Mux7~1_combout\,
	combout => \displ|Mux99~0_combout\);

-- Location: LCCOMB_X74_Y4_N18
\displ|disp7[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[2]~2_combout\ = (\displ|Mux99~0_combout\) # (\SW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \displ|Mux99~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp7[2]~2_combout\);

-- Location: LCCOMB_X74_Y4_N8
\displ|Mux98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux98~0_combout\ = (\displ|Mux8~1_combout\ & ((\displ|Mux9~1_combout\ & ((\displ|Mux7~1_combout\))) # (!\displ|Mux9~1_combout\ & (\displ|Mux6~1_combout\ & !\displ|Mux7~1_combout\)))) # (!\displ|Mux8~1_combout\ & (!\displ|Mux6~1_combout\ & 
-- (\displ|Mux9~1_combout\ $ (\displ|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux8~1_combout\,
	datab => \displ|Mux6~1_combout\,
	datac => \displ|Mux9~1_combout\,
	datad => \displ|Mux7~1_combout\,
	combout => \displ|Mux98~0_combout\);

-- Location: LCCOMB_X74_Y4_N22
\displ|disp7[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[3]~3_combout\ = (\displ|Mux98~0_combout\ & !\SW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \displ|Mux98~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp7[3]~3_combout\);

-- Location: LCCOMB_X74_Y4_N24
\displ|Mux97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux97~0_combout\ = (\displ|Mux8~1_combout\ & (!\displ|Mux6~1_combout\ & (\displ|Mux9~1_combout\))) # (!\displ|Mux8~1_combout\ & ((\displ|Mux7~1_combout\ & (!\displ|Mux6~1_combout\)) # (!\displ|Mux7~1_combout\ & ((\displ|Mux9~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux8~1_combout\,
	datab => \displ|Mux6~1_combout\,
	datac => \displ|Mux9~1_combout\,
	datad => \displ|Mux7~1_combout\,
	combout => \displ|Mux97~0_combout\);

-- Location: LCCOMB_X74_Y4_N30
\displ|disp7[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[4]~4_combout\ = (\displ|Mux97~0_combout\) # (\SW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Mux97~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp7[4]~4_combout\);

-- Location: LCCOMB_X74_Y4_N16
\displ|Mux96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux96~0_combout\ = (\displ|Mux8~1_combout\ & (!\displ|Mux6~1_combout\ & ((\displ|Mux9~1_combout\) # (!\displ|Mux7~1_combout\)))) # (!\displ|Mux8~1_combout\ & (\displ|Mux9~1_combout\ & (\displ|Mux6~1_combout\ $ (!\displ|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux8~1_combout\,
	datab => \displ|Mux6~1_combout\,
	datac => \displ|Mux9~1_combout\,
	datad => \displ|Mux7~1_combout\,
	combout => \displ|Mux96~0_combout\);

-- Location: LCCOMB_X74_Y4_N14
\displ|disp7[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[5]~5_combout\ = (\displ|Mux96~0_combout\) # (\SW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Mux96~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp7[5]~5_combout\);

-- Location: LCCOMB_X74_Y4_N20
\displ|Mux95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux95~0_combout\ = (\displ|Mux9~1_combout\ & ((\displ|Mux6~1_combout\) # (\displ|Mux8~1_combout\ $ (\displ|Mux7~1_combout\)))) # (!\displ|Mux9~1_combout\ & ((\displ|Mux8~1_combout\) # (\displ|Mux6~1_combout\ $ (\displ|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux8~1_combout\,
	datab => \displ|Mux6~1_combout\,
	datac => \displ|Mux9~1_combout\,
	datad => \displ|Mux7~1_combout\,
	combout => \displ|Mux95~0_combout\);

-- Location: LCCOMB_X74_Y4_N6
\displ|disp7[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[6]~6_combout\ = (\displ|Mux95~0_combout\) # (\SW[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Mux95~0_combout\,
	datad => \SW[17]~input_o\,
	combout => \displ|disp7[6]~6_combout\);

-- Location: LCCOMB_X98_Y21_N6
\banco_reg|debug_mem|readData[0]~95\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datac => \banco_reg|debug_mem|Equal0~0_combout\,
	datad => \banco_reg|debug_mem|s_memory~1064_combout\,
	combout => \banco_reg|debug_mem|readData[0]~95_combout\);

-- Location: LCCOMB_X5_Y67_N0
\~GND\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X95_Y14_N6
\instmem|Mux11~0_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instmem|Mux11~0_combout\,
	combout => \instmem|Mux11~0_wirecell_combout\);

-- Location: LCCOMB_X97_Y14_N0
\instmem|Mux14~0_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \instmem|Mux14~0_combout\,
	combout => \instmem|Mux14~0_wirecell_combout\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\ <= \pcupdt|s_pc\(31);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\ <= \pcupdt|s_pc\(30);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\ <= \pcupdt|s_pc\(29);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\ <= \pcupdt|s_pc\(28);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\ <= \pcupdt|s_pc\(27);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\ <= \pcupdt|s_pc\(26);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\ <= \pcupdt|s_pc\(25);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\ <= \pcupdt|s_pc\(24);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\ <= \pcupdt|s_pc\(23);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\ <= \pcupdt|s_pc\(22);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\ <= \pcupdt|s_pc\(21);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\ <= \pcupdt|s_pc\(20);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\ <= \pcupdt|s_pc\(19);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\ <= \pcupdt|s_pc\(18);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\ <= \pcupdt|s_pc\(17);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\ <= \pcupdt|s_pc\(16);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\ <= \pcupdt|s_pc\(15);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\ <= \pcupdt|s_pc\(14);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\ <= \pcupdt|s_pc\(13);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\ <= \pcupdt|s_pc\(12);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\ <= \pcupdt|s_pc\(11);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\ <= \pcupdt|s_pc\(10);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\ <= \pcupdt|s_pc\(9);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\ <= \pcupdt|s_pc\(8);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\ <= \pcupdt|s_pc\(7);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\ <= \pcupdt|s_pc\(6);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\ <= \pcupdt|s_pc\(5);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\ <= \pcupdt|s_pc\(4);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\ <= \pcupdt|s_pc\(3);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\ <= \pcupdt|s_pc\(2);

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\ <= \ALU|Mux0~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\ <= \ALU|Mux1~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\ <= \ALU|Mux2~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\ <= \ALU|Mux3~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\ <= \ALU|Mux4~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\ <= \ALU|Mux5~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\ <= \ALU|Mux6~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\ <= \ALU|Mux7~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\ <= \ALU|Mux8~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\ <= \ALU|Mux9~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\ <= \ALU|Mux10~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\ <= \ALU|Mux11~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\ <= \ALU|Mux12~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\ <= \ALU|Mux13~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\ <= \ALU|Mux14~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\ <= \ALU|Mux15~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\ <= \ALU|Mux16~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\ <= \ALU|Mux17~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\ <= \ALU|Mux18~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\ <= \ALU|Mux19~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\ <= \ALU|Mux20~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\ <= \ALU|Mux21~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\ <= \ALU|Mux22~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\ <= \ALU|Mux23~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\ <= \ALU|Mux24~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\ <= \ALU|Mux25~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\ <= \ALU|Mux26~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\ <= \ALU|Mux27~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\ <= \ALU|Mux28~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\ <= \ALU|Mux29~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\ <= \ALU|Mux30~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\ <= \ALU|Mux31~2_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\ <= \displ|s_addrCounters[2][4]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\ <= \displ|s_addrCounters[2][3]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\ <= \displ|s_addrCounters[2][2]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\ <= \displ|s_addrCounters[2][1]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\ <= \displ|s_addrCounters[2][0]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\ <= \banco_reg|debug_mem|readData[31]~94_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\ <= \banco_reg|debug_mem|readData[30]~93_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\ <= \banco_reg|debug_mem|readData[29]~92_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\ <= \banco_reg|debug_mem|readData[28]~91_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\ <= \banco_reg|debug_mem|readData[27]~90_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\ <= \banco_reg|debug_mem|readData[26]~89_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\ <= \banco_reg|debug_mem|readData[25]~88_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\ <= \banco_reg|debug_mem|readData[24]~87_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\ <= \banco_reg|debug_mem|readData[23]~86_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\ <= \banco_reg|debug_mem|readData[22]~85_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\ <= \banco_reg|debug_mem|readData[21]~84_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\ <= \banco_reg|debug_mem|readData[20]~83_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\ <= \banco_reg|debug_mem|readData[19]~82_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\ <= \banco_reg|debug_mem|readData[18]~81_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\ <= \banco_reg|debug_mem|readData[17]~80_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\ <= \banco_reg|debug_mem|readData[16]~79_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\ <= \banco_reg|debug_mem|readData[15]~78_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\ <= \banco_reg|debug_mem|readData[14]~77_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\ <= \banco_reg|debug_mem|readData[13]~76_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\ <= \banco_reg|debug_mem|readData[12]~75_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\ <= \banco_reg|debug_mem|readData[11]~74_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\ <= \banco_reg|debug_mem|readData[10]~73_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\ <= \banco_reg|debug_mem|readData[9]~72_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\ <= \banco_reg|debug_mem|readData[8]~71_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\ <= \banco_reg|debug_mem|readData[7]~70_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\ <= \banco_reg|debug_mem|readData[6]~69_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\ <= \banco_reg|debug_mem|readData[5]~68_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\ <= \banco_reg|debug_mem|readData[4]~67_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\ <= \banco_reg|debug_mem|readData[3]~66_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\ <= \banco_reg|debug_mem|readData[2]~65_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\ <= \banco_reg|debug_mem|readData[1]~64_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\ <= \banco_reg|debug_mem|readData[0]~95_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\ <= \displ|s_addrCounters[3][5]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\ <= \displ|s_addrCounters[1][5]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\ <= \displ|s_addrCounters[3][4]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\ <= \displ|s_addrCounters[1][4]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\ <= \displ|s_addrCounters[3][3]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\ <= \displ|s_addrCounters[1][3]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\ <= \displ|s_addrCounters[3][2]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\ <= \displ|s_addrCounters[1][2]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\ <= \displ|s_addrCounters[3][1]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\ <= \displ|s_addrCounters[1][1]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\ <= \displ|s_addrCounters[3][0]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\ <= \displ|s_addrCounters[1][0]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\ <= \instmem|Mux10~1_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\ <= \instmem|Mux11~0_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\ <= \instmem|Mux10~1_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\ <= \instmem|Mux10~1_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\ <= \instmem|Mux12~0_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\ <= \instmem|Mux13~0_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\ <= \instmem|Mux12~0_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\ <= \instmem|Mux14~0_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\ <= \instmem|Mux14~0_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\ <= \instmem|Mux12~0_combout\;
END structure;


