{"vcs1":{"timestamp_begin":1728747536.692736915, "rt":2.27, "ut":0.77, "st":0.27}}
{"vcselab":{"timestamp_begin":1728747539.028717719, "rt":1.51, "ut":0.27, "st":0.10}}
{"link":{"timestamp_begin":1728747540.603754402, "rt":0.32, "ut":0.16, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728747536.168836025}
{"VCS_COMP_START_TIME": 1728747536.168836025}
{"VCS_COMP_END_TIME": 1728747542.728340210}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332528}}
{"stitch_vcselab": {"peak_mem": 231556}}
