
![åœ¨è¿™é‡Œæ’å…¥å›¾ç‰‡æè¿°](https://i-blog.csdnimg.cn/direct/3d2a570f9ff94e2382f4909a062aca48.jpeg)


æ¨èä»“åº“ [axi4-interface](https://github.com/mmxsrup/axi4-interface)  æœ‰å„ç§ AXIæ€»çº¿åè®®çš„SystemVerilogçš„ä¾‹å­,å¹¶æœ‰é…å¥—ç›´æ¥èƒ½è·‘çš„Testbenchã€‚

# æ‰‹å†™ AXI å’Œ Vivado IP Generator çš„å¯¹æ¯”
| å¯¹æ¯”ç»´åº¦                 | ğŸ§  **æ‰‹å†™ AXI æ¥å£** | ğŸ§± **ä½¿ç”¨ Vivado IP Generator**             |
| -------------------- | -------------------------------- | ----------------------------------------- |
| ğŸ§© **å¼€å‘è‡ªç”±åº¦**         | âœ… **æé«˜**ï¼šæ—¶åºã€æ¡æ‰‹ã€åŠŸèƒ½å®Œå…¨è‡ªæ§            | âš ï¸ å—é™äº IP æä¾›çš„å‚æ•°å’Œå°è£…å½¢å¼                      |
| ğŸ›  **å¯å®šåˆ¶æ€§**          | âœ… çµæ´»è£å‰ªï¼ˆåªè¯»/åªå†™/è‡ªå®šä¹‰å¯„å­˜å™¨ç»“æ„ï¼‰           | âŒ æ¨¡æ¿å›ºå®šï¼Œè£å‰ª/ä¿®æ”¹å›°éš¾                            |
| ğŸ•¹ **è°ƒè¯•éš¾åº¦**          | ğŸŸ¢ å…¨ä¿¡å·è‡ªæ§ï¼Œä¾¿äº ILA æ’ç‚¹ä¸ä»¿çœŸè¿½è¸ª          | ğŸ”´ é»‘ç›’ç»“æ„å¤šï¼Œè°ƒè¯•ä¾èµ– wrapper å¤–éƒ¨è¡Œä¸º                |
| ğŸ“¦ **é›†æˆå¤æ‚åº¦**         | ğŸŸ¡ é¡»æ‰‹åŠ¨å°è£…ä¸º slave/masterï¼Œæ¥å…¥ top.v  | âœ… æ‹–å…¥ BD è‡ªåŠ¨è¿æ¥ PS/Zynq å¤–è®¾                   |
| âš™ï¸ **è‡ªåŠ¨å·¥ç¨‹æ”¯æŒ**        | âŒ æ— æ³•å‚ä¸ IP Integratorï¼Œéœ€æ‰‹åŠ¨æ„å»º XSA   | âœ… å®Œå…¨å…¼å®¹ block designï¼Œæ”¯æŒä¸€é”®å¯¼å‡º XSA            |
| ğŸ“ **å·¥ç¨‹æ•´æ´åº¦**         | âœ… ç²¾ç®€ï¼š1\~2 ä¸ª .v æ–‡ä»¶ï¼ŒGit ç®¡ç†ç®€æ´       | âŒ ç”Ÿæˆå¤§é‡ `.xci`, `.bd`, `.xml`, `.hwdef` æ–‡ä»¶ |
| ğŸ“ˆ **ç¼–è¯‘é€Ÿåº¦**          | âœ… ä¿®æ”¹å³ç»¼åˆï¼Œå‡ ä¹æ— å¹³å°çº§é‡ç¼–æ—¶é—´               | âŒ æ”¹ BD/IP åå¸¸éœ€é‡æ–°ç»¼åˆå®ç°ï¼Œè€—æ—¶å¤§                   |
| ğŸ§ª **æµ‹è¯•éªŒè¯ä¾¿åˆ©**        | âœ… çŠ¶æ€æœºå¯æ§ï¼Œæ–¹ä¾¿ testbenchã€ä»¿çœŸè„šæœ¬        | âš ï¸ è¡Œä¸ºä¸å¯è§ï¼Œä»¿çœŸéªŒè¯åé»‘ç›’                          |
| ğŸ§  **åè®®å­¦ä¹ ä»·å€¼**        | âœ… å¼ºåˆ¶ç†è§£ AXI4 åè®®ç»“æ„ï¼Œæˆé•¿é£å¿«            | âŒ AXI ä¸€è¡Œä¸æ‡‚ä¹Ÿèƒ½ç”¨ï¼Œä¸åˆ©æ·±å…¥                        |
| ğŸ§© **è·¨é¡¹ç›®å¯ç§»æ¤æ€§**       | âœ… çº¯ RTL å¯å¤ç”¨ï¼Œè·¨å¹³å°/ç‰ˆæœ¬å®Œå…¨æ— ä¾èµ–          | âŒ `.xci` è·¯å¾„å¼ºä¾èµ–ï¼Œæ¢è·¯å¾„/åˆ‡åˆ†æ”¯æ˜“å‡ºé”™                 |
| ğŸ’¥ **å¼•èµ· Vitis ç¼–è¯‘é”™è¯¯** | âœ… æå°‘ï¼šæ¥å£å›ºå®šã€è·¯å¾„æ¸…æ™°ï¼Œä¾èµ–å°‘               | ğŸ”´ å¸¸è§ï¼šè·¯å¾„é”™è¯¯ã€xsa ä¸åŒ¹é…ã€BSP æ— æ³•è¯†åˆ« IP            |




# çº¯plçš„bd
![åœ¨è¿™é‡Œæ’å…¥å›¾ç‰‡æè¿°](https://i-blog.csdnimg.cn/direct/47edcf350355492994b40b1924cec5fb.png#pic_center)
# å¸¦psçš„bd
![åœ¨è¿™é‡Œæ’å…¥å›¾ç‰‡æè¿°](https://i-blog.csdnimg.cn/direct/18dd0e1135914347b11aba7b42194b83.png)

# æ—¶åºå›¾
![åœ¨è¿™é‡Œæ’å…¥å›¾ç‰‡æè¿°](https://i-blog.csdnimg.cn/direct/7c0fb0557a934dbca9db65eb242e3a71.png#pic_center)


# AXI_lite äº”ä¸ªé€šé“åŠŸèƒ½è¡¨
åœ¨ AXI åè®® ä¸­ï¼Œè¯»å“åº”ï¼ˆRRESPï¼‰ å’Œ è¯»æ•°æ®ï¼ˆRDATAï¼‰ æ˜¯é€šè¿‡åŒä¸€ä¸ªé€šé“ï¼ˆå³è¯»æ•°æ®é€šé“ï¼‰ä¸€èµ·è¿”å›çš„ã€‚å› æ­¤ï¼ŒAXI åè®® ä¸­ä¸éœ€è¦å•ç‹¬çš„è¯»å“åº”é€šé“ã€‚

| é€šé“ç¼©å†™ | å…¨ç§°             | ä¸­æ–‡åç§°  | åŠŸèƒ½æè¿°                                                                                    | æ–¹å‘    |
| ---- | -------------- | ----- | --------------------------------------------------------------------------------------- | ----- |
| AW   | Write Address  | å†™åœ°å€é€šé“ | **ä¸»è®¾å¤‡**å‘èµ·å†™æ“ä½œæ—¶ï¼Œä¼ è¾“çš„åœ°å€ä¿¡æ¯ï¼ŒæŒ‡ç¤ºè¦å†™å…¥çš„æ•°æ®å­˜å‚¨ä½ç½®ã€‚ä¸»è®¾å¤‡é€šè¿‡ `AWADDR` ä¿¡å·ä¼ é€ç›®æ ‡åœ°å€ã€‚                             | ä¸»è®¾å¤‡å‘é€ |
| W    | Write Data     | å†™æ•°æ®é€šé“ | **ä¸»è®¾å¤‡**å°†æ•°æ®é€šè¿‡è¯¥é€šé“å‘é€ç»™**ä»è®¾å¤‡**ï¼Œç´§éšå†™åœ°å€ä¼ è¾“ã€‚ä¸»è®¾å¤‡é€šè¿‡ `WDATA` ä¿¡å·å°†è¦å†™å…¥çš„å®é™…æ•°æ®ä¼ è¾“ç»™ä»è®¾å¤‡ã€‚                      | ä¸»è®¾å¤‡å‘é€ |
| B    | Write Response | å†™å“åº”é€šé“ | **ä»è®¾å¤‡**è¿”å›ç»™**ä¸»è®¾å¤‡**çš„å“åº”ä¿¡å·ï¼Œè¡¨ç¤ºå†™æ“ä½œæ˜¯å¦æˆåŠŸã€‚`BRESP` ä¿¡å·å‘Šè¯‰ä¸»è®¾å¤‡å†™æ“ä½œæ˜¯å¦å®Œæˆï¼Œä»¥åŠæ˜¯å¦æœ‰é”™è¯¯å‘ç”Ÿï¼ˆä¾‹å¦‚ï¼Œ`OKAY` æˆ– `ERROR`ï¼‰ã€‚ | ä»è®¾å¤‡å‘é€ |
| AR   | Read Address   | è¯»åœ°å€é€šé“ | **ä¸»è®¾å¤‡**å‘èµ·è¯»æ“ä½œæ—¶ï¼Œé€šè¿‡è¯¥é€šé“ä¼ è¾“çš„è¯»åœ°å€ï¼ŒæŒ‡ç¤ºä»è®¾å¤‡è¯»å–çš„æ•°æ®çš„ä½ç½®ã€‚ä¸»è®¾å¤‡é€šè¿‡ `ARADDR` ä¿¡å·å‘é€ç›®æ ‡åœ°å€ã€‚                        | ä¸»è®¾å¤‡å‘é€ |
| R    | Read Data      | è¯»æ•°æ®é€šé“ | **ä»è®¾å¤‡**æ ¹æ®ä¸»è®¾å¤‡æä¾›çš„è¯»åœ°å€ï¼Œé€šè¿‡è¯¥é€šé“è¿”å›å®é™…çš„æ•°æ®ã€‚ä¸»è®¾å¤‡é€šè¿‡ `RDATA` æ¥æ”¶ä»è®¾å¤‡ä¼ å›çš„æ•°æ®ï¼ŒåŒæ—¶ä¹Ÿä¼šæ¥æ”¶åˆ° `RRESP` ä¿¡å·ï¼Œè¡¨ç¤ºè¯»æ“ä½œçš„å“åº”ã€‚   | ä»è®¾å¤‡å‘é€ |


# AXI_lite æ¥å£å®šä¹‰
å½“ xVALID = 1 å’Œ xREADY = 1 æ—¶ï¼Œè¡¨ç¤ºxå·²æˆåŠŸä¼ è¾“ã€‚
AXI Lite å’Œ AXI Full æœ€ä¸»è¦çš„åŒºåˆ«ä¸ºæ˜¯å¦æ”¯æŒçªå‘ä¼ è¾“ å’Œ æ˜¯å¦æœ‰è¯»å†™å“åº”é€šé“ã€‚
è€Œ çªå‘ä¼ è¾“ å°±æ˜¯è¿ç»­å‘å¤šä¸ªæ•°æ®ã€‚
| é€šé“åˆ†ç»„     | ä¿¡å·å s_axi æˆ– m_axi      | ä½å®½            | **Masteræ–¹å‘** | **Slaveæ–¹å‘** | æè¿°è¯´æ˜                     |
| -------- | ----------- | ------------- | ------------ | ----------- | ------------------------ |
| ğŸ”„ å…¨å±€ä¿¡å·  | `*_aclk`    | 1             | input        | input       | å…¨å±€æ—¶é’Ÿ                     |
|          | `*_aresetn` | 1             | input        | input       | å¼‚æ­¥å¤ä½ï¼ˆä½æœ‰æ•ˆï¼‰                |
| ğŸ“ å†™åœ°å€é€šé“ | `*_awaddr`  | ADDR\_WIDTH   | output       | input       | å†™æ“ä½œåœ°å€                    |
|          | `*_awvalid` | 1             | output       | input       | å†™åœ°å€æœ‰æ•ˆ                    |
|          | `*_awready` | 1             | input        | output      | ä»è®¾å¤‡å·²æˆåŠŸæ¥æ”¶åˆ°åœ°å€              |
| ğŸ§¾ å†™æ•°æ®é€šé“ | `*_wdata`   | DATA\_WIDTH   | output       | input       | å†™å…¥çš„æ•°æ®                    |
|          | `*_wstrb`   | DATA\_WIDTH/8 | output       | input       | å†™å­—èŠ‚ä½¿èƒ½ï¼ˆæ¯ bit æ§åˆ¶ä¸€ä¸ªå­—èŠ‚ï¼‰      |
|          | `*_wvalid`  | 1             | output       | input       | å†™æ•°æ®æœ‰æ•ˆ                    |
|          | `*_wready`  | 1             | input        | output      | ä»è®¾å¤‡å·²æˆåŠŸæ¥æ”¶åˆ°æ•°æ®              |
| ğŸ“¬ å†™å“åº”é€šé“ | `*_bresp`   | 2             | input        | output      | å†™å“åº”ï¼ˆ00=OKAYï¼Œ01/10=ERRORï¼‰ |
|          | `*_bvalid`  | 1             | input        | output      | å†™å“åº”æœ‰æ•ˆ                    |
|          | `*_bready`  | 1             | output       | input       | ä¸»è®¾å¤‡å‡†å¤‡æ¥æ”¶å†™å“åº”               |
| ğŸ“® è¯»åœ°å€é€šé“ | `*_araddr`  | ADDR\_WIDTH   | output       | input       | è¯»è¯·æ±‚åœ°å€                    |
|          | `*_arvalid` | 1             | output       | input       | è¯»åœ°å€æœ‰æ•ˆ                    |
|          | `*_arready` | 1             | input        | output      | ä»è®¾å¤‡å‡†å¤‡å¥½æ¥æ”¶è¯»åœ°å€              |
| ğŸ“¤ è¯»æ•°æ®é€šé“ | `*_rdata`   | DATA\_WIDTH   | input        | output      | è¯»è¿”å›çš„æ•°æ®                   |
|          | `*_rresp`   | 2             | input        | output      | è¯»å“åº”ï¼ˆ00=OKAYï¼‰             |
|          | `*_rvalid`  | 1             | input        | output      | è¯»æ•°æ®æœ‰æ•ˆ                    |
|          | `*_rready`  | 1             | output       | input       | ä¸»è®¾å¤‡å‡†å¤‡æ¥æ”¶è¯»æ•°æ®               |

# AXI-Lite æ€»ä½“é€šä¿¡æµç¨‹

```markdown
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              â”‚
â”‚   Master     â”‚
â”‚ï¼ˆä¸»è®¾å¤‡å‘èµ·ï¼‰â”‚
â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     â”‚
     â”‚
     â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ â‘  å†™åœ°å€é€šé“  â”‚â”€â”€â”€â–º `awaddr`, `awvalid`
â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â–² `awready`ï¼ˆSlave å‡†å¤‡å¥½ï¼‰
     â”‚
     â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ â‘¡ å†™æ•°æ®é€šé“  â”‚â”€â”€â”€â–º `wdata`, `wvalid`
â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â–² `wready`ï¼ˆSlave å‡†å¤‡å¥½ï¼‰
     â”‚
     â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ â‘¢ å†™å“åº”é€šé“  â”‚â—„â”€â”€â”€ `bvalid`, `bresp`
â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚ `bready`ï¼ˆMaster å‡†å¤‡æ¥æ”¶ï¼‰
     â”‚
     â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ â‘£ è¯»åœ°å€é€šé“  â”‚â”€â”€â”€â–º `araddr`, `arvalid`
â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â–² `arready`ï¼ˆSlave å‡†å¤‡å¥½ï¼‰
     â”‚
     â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ â‘¤ è¯»æ•°æ®é€šé“  â”‚â—„â”€â”€â”€ `rvalid`, `rdata`, `rresp`
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚ `rready`ï¼ˆMaster å‡†å¤‡æ¥æ”¶ï¼‰

```
# axi_lite_master.v
```verilog
module axi_lite_master #(
    parameter ADDR_WIDTH = 32,
    parameter DATA_WIDTH = 32
)(
    input  wire                     clk,
    input  wire                     rst_n,
    
    // Write address channel
    output reg  [ADDR_WIDTH-1:0]    m_axi_awaddr,
    output reg                      m_axi_awvalid,
    input  wire                     m_axi_awready,
    
    // Write data channel
    output reg  [DATA_WIDTH-1:0]    m_axi_wdata,
    output reg  [(DATA_WIDTH/8)-1:0] m_axi_wstrb,
    output reg                      m_axi_wvalid,
    input  wire                     m_axi_wready,
    
    // Write response channel
    input  wire [1:0]               m_axi_bresp,
    input  wire                     m_axi_bvalid,
    output reg                      m_axi_bready,
    
    // Read address channel
    output reg  [ADDR_WIDTH-1:0]    m_axi_araddr,
    output reg                      m_axi_arvalid,
    input  wire                     m_axi_arready,
    
    // Read data channel
    input  wire [DATA_WIDTH-1:0]    m_axi_rdata,
    input  wire [1:0]               m_axi_rresp,
    input  wire                     m_axi_rvalid,
    output reg                      m_axi_rready,
    
    // User interface
    input  wire                     write_req,
    input  wire [ADDR_WIDTH-1:0]    write_addr,
    input  wire [DATA_WIDTH-1:0]    write_data,
    output reg                      write_done,
    
    input  wire                     read_req,
    input  wire [ADDR_WIDTH-1:0]    read_addr,
    output reg  [DATA_WIDTH-1:0]    read_data,
    output reg                      read_done
);

    // State definitions
    localparam IDLE        = 3'd0;
    localparam WRITE_ADDR  = 3'd1;
    localparam WRITE_DATA  = 3'd2;
    localparam WRITE_RESP  = 3'd3;
    localparam READ_ADDR   = 3'd4;
    localparam READ_DATA   = 3'd5;

    reg [2:0] state, next_state;
    
    // State machine
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            state <= IDLE;
        else
            state <= next_state;
    end

    // Next state logic
    always @(*) begin
        next_state = state;
        case (state)
            IDLE: begin
                if (write_req)
                    next_state = WRITE_ADDR;
                else if (read_req)
                    next_state = READ_ADDR;
            end
            
            WRITE_ADDR: begin
                if (m_axi_awready)
                    next_state = WRITE_DATA;
            end
            
            WRITE_DATA: begin
                if (m_axi_wready)
                    next_state = WRITE_RESP;
            end
            
            WRITE_RESP: begin
                if (m_axi_bvalid)
                    next_state = IDLE;
            end
            
            READ_ADDR: begin
                if (m_axi_arready)
                    next_state = READ_DATA;
            end
            
            READ_DATA: begin
                if (m_axi_rvalid)
                    next_state = IDLE;
            end
            
            default: next_state = IDLE;
        endcase
    end

    // Output logic
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            m_axi_awaddr  <= 0;
            m_axi_awvalid <= 0;
            m_axi_wdata   <= 0;
            m_axi_wstrb   <= 0;
            m_axi_wvalid  <= 0;
            m_axi_bready  <= 0;
            m_axi_araddr  <= 0;
            m_axi_arvalid <= 0;
            m_axi_rready  <= 0;
            write_done    <= 0;
            read_done     <= 0;
            read_data     <= 0;
        end else begin
            case (state)
                IDLE: begin
                    m_axi_awvalid <= 0;
                    m_axi_wvalid  <= 0;
                    m_axi_bready  <= 0;
                    m_axi_arvalid <= 0;
                    m_axi_rready  <= 0;
                    write_done    <= 0;
                    read_done     <= 0;
                    
                    if (write_req) begin
                        m_axi_awaddr  <= write_addr;
                        m_axi_awvalid <= 1;
                        m_axi_wdata   <= write_data;
                        m_axi_wstrb   <= {(DATA_WIDTH/8){1'b1}};
                    end
                    else if (read_req) begin
                        m_axi_araddr  <= read_addr;
                        m_axi_arvalid <= 1;
                    end
                end
                
                WRITE_ADDR: begin
                    if (m_axi_awready) begin
                        m_axi_awvalid <= 0;
                        m_axi_wvalid  <= 1;
                    end
                end
                
                WRITE_DATA: begin
                    if (m_axi_wready) begin
                        m_axi_wvalid  <= 0;
                        m_axi_bready  <= 1;
                    end
                end
                
                WRITE_RESP: begin
                    if (m_axi_bvalid) begin
                        m_axi_bready  <= 0;
                        write_done    <= 1;
                    end
                end
                
                READ_ADDR: begin
                    if (m_axi_arready) begin
                        m_axi_arvalid <= 0;
                        m_axi_rready  <= 1;
                    end
                end
                
                READ_DATA: begin
                    if (m_axi_rvalid) begin
                        m_axi_rready  <= 0;
                        read_data     <= m_axi_rdata;
                        read_done     <= 1;
                    end
                end
            endcase
        end
    end

endmodule 

```

# axi_lite_slave.v

```verilog 

//0x000 ~ 0x3FF
module axi_lite_slave #(
    parameter ADDR_WIDTH = 32,
    parameter DATA_WIDTH = 32,
    parameter MEM_SIZE = 1024  // Size of memory in bytes
)(
    input  wire                     clk,
    input  wire                     rst_n,
    
    // Write address channel
    input  wire [ADDR_WIDTH-1:0]    s_axi_awaddr,
    input  wire                     s_axi_awvalid,
    output reg                      s_axi_awready,
    
    // Write data channel
    input  wire [DATA_WIDTH-1:0]    s_axi_wdata,
    input  wire [(DATA_WIDTH/8)-1:0] s_axi_wstrb,
    input  wire                     s_axi_wvalid,
    output reg                      s_axi_wready,
    
    // Write response channel
    output reg  [1:0]               s_axi_bresp,
    output reg                      s_axi_bvalid,
    input  wire                     s_axi_bready,
    
    // Read address channel
    input  wire [ADDR_WIDTH-1:0]    s_axi_araddr,
    input  wire                     s_axi_arvalid,
    output reg                      s_axi_arready,
    
    // Read data channel
    output reg  [DATA_WIDTH-1:0]    s_axi_rdata,
    output reg  [1:0]               s_axi_rresp,
    output reg                      s_axi_rvalid,
    input  wire                     s_axi_rready
);

    // Memory array
    reg [DATA_WIDTH-1:0] mem [0:(MEM_SIZE/DATA_WIDTH)-1];
    
    // State definitions
    localparam IDLE        = 3'd0;
    localparam WRITE_ADDR  = 3'd1;
    localparam WRITE_DATA  = 3'd2;
    localparam WRITE_RESP  = 3'd3;
    localparam READ_ADDR   = 3'd4;
    localparam READ_DATA   = 3'd5;

    reg [2:0] state, next_state;
    reg [ADDR_WIDTH-1:0] write_addr;
    reg [ADDR_WIDTH-1:0] read_addr;
    
    // State machine
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            state <= IDLE;
        else
            state <= next_state;
    end

    // Next state logic
    always @(*) begin
        next_state = state;
        case (state)
            IDLE: begin
                if (s_axi_awvalid)
                    next_state = WRITE_ADDR;
                else if (s_axi_arvalid)
                    next_state = READ_ADDR;
            end
            
            WRITE_ADDR: begin
                next_state = WRITE_DATA;
            end
            
            WRITE_DATA: begin
                if (s_axi_wvalid)
                    next_state = WRITE_RESP;
            end
            
            WRITE_RESP: begin
                if (s_axi_bready)
                    next_state = IDLE;
            end
            
            READ_ADDR: begin
                next_state = READ_DATA;
            end
            
            READ_DATA: begin
                if (s_axi_rready)
                    next_state = IDLE;
            end
            
            default: next_state = IDLE;
        endcase
    end

    // Output logic
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            s_axi_awready <= 0;
            s_axi_wready  <= 0;
            s_axi_bresp   <= 0;
            s_axi_bvalid  <= 0;
            s_axi_arready <= 0;
            s_axi_rdata   <= 0;
            s_axi_rresp   <= 0;
            s_axi_rvalid  <= 0;
            write_addr    <= 0;
            read_addr     <= 0;
        end else begin
            case (state)
                IDLE: begin
                    s_axi_awready <= 0;
                    s_axi_wready  <= 0;
                    s_axi_bvalid  <= 0;
                    s_axi_arready <= 0;
                    s_axi_rvalid  <= 0;
                    
                    if (s_axi_awvalid) begin
                        s_axi_awready <= 1;
                        write_addr    <= s_axi_awaddr;
                    end
                    else if (s_axi_arvalid) begin
                        s_axi_arready <= 1;
                        read_addr     <= s_axi_araddr;
                    end
                end
                
                WRITE_ADDR: begin
                    s_axi_awready <= 0;
                    s_axi_wready  <= 1;
                end
                
                WRITE_DATA: begin
                    if (s_axi_wvalid) begin
                        s_axi_wready <= 0;
                        // Write data to memory
                        mem[write_addr[DATA_WIDTH/8-1:0]] <= s_axi_wdata;
                        s_axi_bresp  <= 2'b00;  // OKAY response
                        s_axi_bvalid <= 1;
                    end
                end
                
                WRITE_RESP: begin
                    if (s_axi_bready) begin
                        s_axi_bvalid <= 0;
                    end
                end
                
                READ_ADDR: begin
                    s_axi_arready <= 0;
                    s_axi_rdata   <= mem[read_addr[DATA_WIDTH/8-1:0]];
                    s_axi_rresp   <= 2'b00;  // OKAY response
                    s_axi_rvalid  <= 1;
                end
                
                READ_DATA: begin
                    if (s_axi_rready) begin
                        s_axi_rvalid <= 0;
                    end
                end
            endcase
        end
    end

endmodule 
```

# axi_lite_slave æµ‹è¯•
```verilog
`timescale 1ns/1ps

module tb;
    // å‚æ•°å®šä¹‰
    parameter ADDR_WIDTH = 32;
    parameter DATA_WIDTH = 32;
    parameter MEM_SIZE = 1024;  // æ€»å†…å­˜å¤§å°ï¼š1024å­—èŠ‚
    parameter MAX_INDEX = (MEM_SIZE / 4) - 1;  // æœ€å¤§ç´¢å¼•ï¼ˆ255ï¼‰

    // æ—¶é’Ÿå’Œå¤ä½ä¿¡å·
    reg clk;
    reg rst_n;

    // AXI-Liteæ¥å£å®šä¹‰
    interface axi_lite_if #(
        parameter ADDR_WIDTH = 32,
        parameter DATA_WIDTH = 32
    );
        logic clk;
        logic [ADDR_WIDTH-1:0] awaddr;
        logic                  awvalid;
        logic                  awready;
        logic [DATA_WIDTH-1:0] wdata;
        logic [(DATA_WIDTH/8)-1:0] wstrb;
        logic                  wvalid;
        logic                  wready;
        logic [1:0]            bresp;
        logic                  bvalid;
        logic                  bready;
        logic [ADDR_WIDTH-1:0] araddr;
        logic                  arvalid;
        logic                  arready;
        logic [DATA_WIDTH-1:0] rdata;
        logic [1:0]            rresp;
        logic                  rvalid;
        logic                  rready;
    endinterface

    // å®ä¾‹åŒ–æ¥å£å¹¶è¿æ¥æ—¶é’Ÿ
    axi_lite_if #(ADDR_WIDTH, DATA_WIDTH) axi_if ();
    assign axi_if.clk = clk;

    // å®ä¾‹åŒ–DUT
    axi_lite_slave #(
        .ADDR_WIDTH(ADDR_WIDTH),
        .DATA_WIDTH(DATA_WIDTH),
        .MEM_SIZE(MEM_SIZE)
    ) u_axi_lite_slave (
        .clk(clk),
        .rst_n(rst_n),
        .s_axi_awaddr(axi_if.awaddr),
        .s_axi_awvalid(axi_if.awvalid),
        .s_axi_awready(axi_if.awready),
        .s_axi_wdata(axi_if.wdata),
        .s_axi_wstrb(axi_if.wstrb),
        .s_axi_wvalid(axi_if.wvalid),
        .s_axi_wready(axi_if.wready),
        .s_axi_bresp(axi_if.bresp),
        .s_axi_bvalid(axi_if.bvalid),
        .s_axi_bready(axi_if.bready),
        .s_axi_araddr(axi_if.araddr),
        .s_axi_arvalid(axi_if.arvalid),
        .s_axi_arready(axi_if.arready),
        .s_axi_rdata(axi_if.rdata),
        .s_axi_rresp(axi_if.rresp),
        .s_axi_rvalid(axi_if.rvalid),
        .s_axi_rready(axi_if.rready)
    );

    // æ—¶é’Ÿç”Ÿæˆ
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    // AXI-Liteä¸»æœºç±»ï¼ˆwrite/readç¬¬ä¸€ä¸ªå‚æ•°ä¸ºåœ°å€ç´¢å¼•ï¼‰
    class axi_lite_master;
        virtual axi_lite_if #(ADDR_WIDTH, DATA_WIDTH) vif;
        int index;  // åœ°å€ç´¢å¼•ï¼ˆæˆå‘˜å˜é‡ï¼‰
        logic [ADDR_WIDTH-1:0] addr;  // å®é™…åœ°å€ï¼ˆæˆå‘˜å˜é‡ï¼‰
        logic [DATA_WIDTH-1:0] data;  // æ•°æ®ï¼ˆæˆå‘˜å˜é‡ï¼‰
        int error_code;  // é”™è¯¯ç 
        
        // é”™è¯¯ç å®šä¹‰
        parameter int NO_ERROR       = 0;
        parameter int INDEX_ERROR    = 1;  // ç´¢å¼•è¶Šç•Œé”™è¯¯
        parameter int RESPONSE_ERROR = 2;  // å“åº”é”™è¯¯
        
        // æ„é€ å‡½æ•°
        function new(virtual axi_lite_if #(ADDR_WIDTH, DATA_WIDTH) iface);
            this.vif = iface;
            this.error_code = NO_ERROR;
        endfunction
        
        // å†™æ“ä½œï¼ˆç¬¬ä¸€ä¸ªå‚æ•°ä¸ºåœ°å€ç´¢å¼•ï¼‰
        task write(int index, logic [DATA_WIDTH-1:0] data);
            logic [ADDR_WIDTH-1:0] addr;  // å®é™…åœ°å€
            
            error_code = NO_ERROR;
            
            // æ£€æŸ¥ç´¢å¼•æ˜¯å¦è¶Šç•Œ
            if (index < 0 || index > MAX_INDEX) begin
                error_code = INDEX_ERROR;
                $display("Write error: Index %0d out of range (0~%0d)", index, MAX_INDEX);
                return;
            end
            
            this.index = index;
            this.data = data;
            addr = index * 4;  // ç´¢å¼•è½¬åœ°å€
            this.addr = addr;
            
            // AXI-Liteå†™æ—¶åº
            @(posedge vif.clk);
            vif.awaddr  = addr;
            vif.awvalid = 1'b1;
            @(posedge vif.clk);
            while (!vif.awready) @(posedge vif.clk);
            vif.awvalid = 1'b0;
            
            vif.wdata  = data;
            vif.wstrb  = 4'b1111;
            vif.wvalid = 1'b1;
            @(posedge vif.clk);
            while (!vif.wready) @(posedge vif.clk);
            vif.wvalid = 1'b0;
            
            vif.bready = 1'b1;
            @(posedge vif.clk);
            while (!vif.bvalid) @(posedge vif.clk);
            if (vif.bresp != 2'b00) error_code = RESPONSE_ERROR;
            vif.bready = 1'b0;
            @(posedge vif.clk);
        endtask
        
        // è¯»æ“ä½œï¼ˆç¬¬ä¸€ä¸ªå‚æ•°ä¸ºåœ°å€ç´¢å¼•ï¼‰
        task read(int index, output logic [DATA_WIDTH-1:0] data);
            logic [ADDR_WIDTH-1:0] addr;  // å®é™…åœ°å€
            
            error_code = NO_ERROR;
            
            // æ£€æŸ¥ç´¢å¼•æ˜¯å¦è¶Šç•Œ
            if (index < 0 || index > MAX_INDEX) begin
                error_code = INDEX_ERROR;
                $display("Read error: Index %0d out of range (0~%0d)", index, MAX_INDEX);
                return;
            end
            
            this.index = index;
            addr = index * 4;  // ç´¢å¼•è½¬åœ°å€
            this.addr = addr;
            
            // AXI-Liteè¯»æ—¶åº
            @(posedge vif.clk);
            vif.araddr  = addr;
            vif.arvalid = 1'b1;
            @(posedge vif.clk);
            while (!vif.arready) @(posedge vif.clk);
            vif.arvalid = 1'b0;
            
            vif.rready = 1'b1;
            @(posedge vif.clk);
            while (!vif.rvalid) @(posedge vif.clk);
            data = vif.rdata;
            this.data = data;
            if (vif.rresp != 2'b00) error_code = RESPONSE_ERROR;
            vif.rready = 1'b0;
            @(posedge vif.clk);
        endtask
    endclass

    // ä¸»æµ‹è¯•åºåˆ—ï¼ˆæ‰€æœ‰è°ƒç”¨å‡ä½¿ç”¨å˜é‡ä¼ é€’ç´¢å¼•ï¼‰
    initial begin
        axi_lite_master axi_master;
        logic [DATA_WIDTH-1:0] read_data;  // è¯»å–æ•°æ®å˜é‡
        int idx;  // åœ°å€ç´¢å¼•å˜é‡ï¼ˆæ ¸å¿ƒï¼šæ‰€æœ‰è°ƒç”¨å‡ä½¿ç”¨æ­¤å˜é‡ï¼‰
        logic [DATA_WIDTH-1:0] data_var;  // æ•°æ®å˜é‡
        
        // åˆå§‹åŒ–ä¿¡å·
        axi_if.awaddr  = 0;
        axi_if.awvalid = 0;
        axi_if.wdata   = 0;
        axi_if.wstrb   = 0;
        axi_if.wvalid  = 0;
        axi_if.bready  = 0;
        axi_if.araddr  = 0;
        axi_if.arvalid = 0;
        axi_if.rready  = 0;
        rst_n          = 0;
        
        // åˆ›å»ºAXIä¸»æœºå®ä¾‹
        axi_master = new(axi_if);
        
        // å¤ä½
        #100;
        rst_n = 1;
        $display("=== Reset released, starting tests (variable index) ===");
        
        // æµ‹è¯•1ï¼šåŸºç¡€å˜é‡ç´¢å¼•è¯»å†™
        $display("\n=== Test 1: Basic variable index read-write ===");
        idx = 0;  // ç´¢å¼•å˜é‡èµ‹å€¼
        data_var = 32'h1234_5678;  // æ•°æ®å˜é‡èµ‹å€¼
        axi_master.write(idx, data_var);  // å˜é‡ä¼ å‚
        axi_master.read(idx, read_data);   // å˜é‡ä¼ å‚
        $display("Index: %0d, Address: 0x%08X, Read: 0x%08X %s",
                 idx, axi_master.addr, read_data,
                 (read_data == data_var) ? "PASS" : "FAIL");
        
        // æµ‹è¯•2ï¼šå¤šå˜é‡ç´¢å¼•è¯»å†™
        $display("\n=== Test 2: Multi-variable index read-write ===");
        idx = 1;  // ä¿®æ”¹å˜é‡å€¼
        data_var = 32'hDEAD_BEEF;
        axi_master.write(idx, data_var);
        
        idx = 2;  // ä¿®æ”¹å˜é‡å€¼
        data_var = 32'hCAFE_BABE;
        axi_master.write(idx, data_var);
        
        idx = 3;  // ä¿®æ”¹å˜é‡å€¼
        data_var = 32'hF00D_F00D;
        axi_master.write(idx, data_var);
        
        // éªŒè¯ç´¢å¼•1
        idx = 1;
        axi_master.read(idx, read_data);
        $display("Index: %0d, Read: 0x%08X %s",
                 idx, read_data,
                 (read_data == 32'hDEAD_BEEF) ? "PASS" : "FAIL");
        
        // éªŒè¯ç´¢å¼•2
        idx = 2;
        axi_master.read(idx, read_data);
        $display("Index: %0d, Read: 0x%08X %s",
                 idx, read_data,
                 (read_data == 32'hCAFE_BABE) ? "PASS" : "FAIL");
        
        // æµ‹è¯•3ï¼šå˜é‡ç´¢å¼•è¦†ç›–å†™å…¥
        $display("\n=== Test 3: Variable index overwrite ===");
        idx = 4;
        data_var = 32'h0000_0000;
        axi_master.write(idx, data_var);  // ç¬¬ä¸€æ¬¡å†™å…¥
        
        data_var = 32'hAABB_CCDD;  // ä¿®æ”¹æ•°æ®å˜é‡
        axi_master.write(idx, data_var);  // åŒä¸€ç´¢å¼•è¦†ç›–å†™å…¥
        
        axi_master.read(idx, read_data);
        $display("Index: %0d, Read: 0x%08X %s",
                 idx, read_data,
                 (read_data == data_var) ? "PASS" : "FAIL");
        
        // æµ‹è¯•4ï¼šè¾¹ç•Œå˜é‡ç´¢å¼•
        $display("\n=== Test 4: Boundary variable index ===");
        idx = MAX_INDEX;  // ä½¿ç”¨æœ€å¤§ç´¢å¼•å˜é‡
        data_var = 32'hBEEF_DEAD;
        axi_master.write(idx, data_var);
        axi_master.read(idx, read_data);
        $display("Index: %0d, Read: 0x%08X %s",
                 idx, read_data,
                 (read_data == data_var) ? "PASS" : "FAIL");
        
        // æµ‹è¯•5ï¼šå¾ªç¯å˜é‡ç´¢å¼•æ‰¹é‡æ“ä½œ
        $display("\n=== Test 5: Loop with variable index ===");
        for (idx = 5; idx <= 8; idx++) begin  // å¾ªç¯ä¿®æ”¹å˜é‡
            data_var = 32'h2222_0000 + (idx * 32'h0000_1111);  // æ•°æ®éšç´¢å¼•å˜åŒ–
            axi_master.write(idx, data_var);  // å˜é‡ä¼ å‚
            axi_master.read(idx, read_data);   // å˜é‡ä¼ å‚
            $display("Index: %0d, Read: 0x%08X %s",
                     idx, read_data,
                     (read_data == data_var) ? "PASS" : "FAIL");
        end
        
        // æµ‹è¯•6ï¼šåŠ¨æ€å˜é‡ç´¢å¼•
        $display("\n=== Test 6: Dynamic variable index ===");
        idx = 9;
        repeat (3) begin  // è¿ç»­ä¿®æ”¹3æ¬¡ç´¢å¼•
            data_var = 32'h5555_5555 + (idx * 32'h0000_2222);
            axi_master.write(idx, data_var);
            axi_master.read(idx, read_data);
            $display("Index: %0d, Read: 0x%08X %s",
                     idx, read_data,
                     (read_data == data_var) ? "PASS" : "FAIL");
            idx++;  // ç´¢å¼•è‡ªå¢
        end
        
        $display("\n=== All tests completed ===");
        $finish;
    end

endmodule
```
# axi_lite_slaveçš„ä¼ªä»£ç 
```verilog
// ==============================================
// AXI-LITE å†™äº‹åŠ¡ - ä»æœºå“åº”æµç¨‹
// ==============================================

// 1ï¸âƒ£ ç­‰å¾…åœ°å€æœ‰æ•ˆ
wait (s_axi_awvalid);             // ğŸ” ç­‰å¾…ä¸»æœºå‘æ¥å†™åœ°å€
s_axi_awready <= 1;               // âœ… è¡¨ç¤ºå‡†å¤‡æ¥æ”¶åœ°å€
write_awaddr  = s_axi_awaddr;     // ğŸ’¾ ç¼“å­˜å†™åœ°å€ï¼ˆæ³¨æ„å¿…é¡»åœ¨æ¡æ‰‹åä½¿ç”¨ï¼‰
s_axi_awready <= 0;               // ğŸ“´ å®Œæˆåœ°å€æ¡æ‰‹

// 2ï¸âƒ£ ç­‰å¾…å†™æ•°æ®
wait (s_axi_wvalid);              // ğŸ” ç­‰å¾…ä¸»æœºå‘æ¥æ•°æ®
s_axi_wready <= 1;             //âœ… è¡¨ç¤ºä»æœºå·²å‡†å¤‡å¥½æ¥æ”¶æ•°æ®
write_mem[write_awaddr] <= s_axi_wdata;  // ğŸ“ å†™å…¥å†…éƒ¨å­˜å‚¨å™¨
s_axi_wready <= 0;               // ğŸ“´ å®Œæˆæ•°æ®æ¡æ‰‹,è¡¨ç¤ºæ•°æ®æ¥æ”¶å®Œæ¯•

// 3ï¸âƒ£ å‘é€å†™å“åº”
s_axi_bresp  <= 2'b00;            // âœ… OKAY å“åº”
s_axi_bvalid <= 1;                // ğŸ“¢ å†™äº‹åŠ¡å®Œæˆ
wait (s_axi_bready);              // ğŸ” ç­‰å¾…ä¸»æœºæ¥æ”¶å“åº”
s_axi_bvalid <= 0;                // ğŸ“´ å®Œæˆæ¡æ‰‹ï¼Œè¿”å›ç©ºé—²


######################################################################################
#################################åˆ†å‰²çº¿###############################################
######################################################################################
// ==============================================
// AXI è¯»äº‹åŠ¡ - ä»æœºå“åº”æµç¨‹ï¼ˆé€‚ç”¨äº AXI4-Liteï¼‰
// ==============================================

// 1ï¸âƒ£ ç­‰å¾…ä¸»æœºå‘é€è¯»åœ°å€
wait (s_axi_arvalid);                 // ğŸ” ç­‰å¾…åœ°å€æœ‰æ•ˆ
s_axi_arready <= 1;                   // âœ… è¡¨ç¤ºä»æœºå·²å‡†å¤‡å¥½æ¥æ”¶åœ°å€
read_araddr   <= s_axi_araddr;       // ğŸ’¾ ä¿å­˜åœ°å€
s_axi_arready <= 0;                   // ğŸ“´ æ‹‰ä½ readyï¼Œè¡¨ç¤ºåœ°å€æ¥æ”¶å®Œæ¯•

// 2ï¸âƒ£ å‡†å¤‡å¹¶è¿”å›è¯»æ•°æ®
s_axi_rdata  <= mem[read_araddr];    // ğŸ“– ä»å†…éƒ¨ RAM æˆ–å¯„å­˜å™¨è¯»å–æ•°æ®
s_axi_rresp  <= 2'b00;               // âœ… OKAY å“åº”
s_axi_rvalid <= 1;                   // ğŸ“¢ è¡¨ç¤ºè¯»æ•°æ®æœ‰æ•ˆ

wait (s_axi_rready);                 // ğŸ” ç­‰å¾…ä¸»æœºæ¥æ”¶
s_axi_rvalid <= 0;                   // ğŸ“´ ä¼ è¾“å®Œæˆï¼Œé‡Šæ”¾ rvalid

```
#  tb.v
```verilog
module tb;
    parameter ADDR_WIDTH = 32;
    parameter DATA_WIDTH = 32;
    parameter MEM_SIZE = 1024;
    
    // Clock and reset
    reg clk;
    reg rst_n;
    
    // Master interface
    wire [ADDR_WIDTH-1:0]    m_axi_awaddr;
    wire                     m_axi_awvalid;
    wire                     m_axi_awready;
    wire [DATA_WIDTH-1:0]    m_axi_wdata;
    wire [(DATA_WIDTH/8)-1:0] m_axi_wstrb;
    wire                     m_axi_wvalid;
    wire                     m_axi_wready;
    wire [1:0]               m_axi_bresp;
    wire                     m_axi_bvalid;
    wire                     m_axi_bready;
    wire [ADDR_WIDTH-1:0]    m_axi_araddr;
    wire                     m_axi_arvalid;
    wire                     m_axi_arready;
    wire [DATA_WIDTH-1:0]    m_axi_rdata;
    wire [1:0]               m_axi_rresp;
    wire                     m_axi_rvalid;
    wire                     m_axi_rready;
    
    // Master user interface
    reg                      write_req;
    reg  [ADDR_WIDTH-1:0]    write_addr;
    reg  [DATA_WIDTH-1:0]    write_data;
    wire                     write_done;
    reg                      read_req;
    reg  [ADDR_WIDTH-1:0]    read_addr;
    wire [DATA_WIDTH-1:0]    read_data;
    wire                     read_done;
    
    // Instantiate master
    axi_lite_master #(
        .ADDR_WIDTH(ADDR_WIDTH),
        .DATA_WIDTH(DATA_WIDTH)
    ) master (
        .clk(clk),
        .rst_n(rst_n),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awready(m_axi_awready),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wready(m_axi_wready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arready(m_axi_arready),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_rready(m_axi_rready),
        .write_req(write_req),
        .write_addr(write_addr),
        .write_data(write_data),
        .write_done(write_done),
        .read_req(read_req),
        .read_addr(read_addr),
        .read_data(read_data),
        .read_done(read_done)
    );
    
    // Instantiate slave
    axi_lite_slave #(
        .ADDR_WIDTH(ADDR_WIDTH),
        .DATA_WIDTH(DATA_WIDTH),
        .MEM_SIZE(MEM_SIZE)
    ) slave (
        .clk(clk),
        .rst_n(rst_n),
        .s_axi_awaddr(m_axi_awaddr),
        .s_axi_awvalid(m_axi_awvalid),
        .s_axi_awready(m_axi_awready),
        .s_axi_wdata(m_axi_wdata),
        .s_axi_wstrb(m_axi_wstrb),
        .s_axi_wvalid(m_axi_wvalid),
        .s_axi_wready(m_axi_wready),
        .s_axi_bresp(m_axi_bresp),
        .s_axi_bvalid(m_axi_bvalid),
        .s_axi_bready(m_axi_bready),
        .s_axi_araddr(m_axi_araddr),
        .s_axi_arvalid(m_axi_arvalid),
        .s_axi_arready(m_axi_arready),
        .s_axi_rdata(m_axi_rdata),
        .s_axi_rresp(m_axi_rresp),
        .s_axi_rvalid(m_axi_rvalid),
        .s_axi_rready(m_axi_rready)
    );
    
    // Clock generation
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    
    // Test stimulus
    initial begin
        // Initialize signals
        rst_n = 0;
        write_req = 0;
        read_req = 0;
        write_addr = 0;
        write_data = 0;
        read_addr = 0;
        
        // Reset
        #20;
        rst_n = 1;
        #20;
        
        // Test write operation
        write_addr = 32'h000;
        write_data = 32'h12345678;
        write_req = 1;
        #10;
        write_req = 0;
        
        // Wait for write to complete
        wait(write_done);
        #20;
        
        // Test read operation
        read_addr = 32'h000;
        read_req = 1;
        #10;
        read_req = 0;
        
        // Wait for read to complete
        wait(read_done);
        #20;
        
        // Verify read data
        if (read_data === 32'h12345678)
            $display("Test passed: Read data matches written data");
        else
            $display("Test failed: Read data = %h, Expected = %h", read_data, 32'h12345678);
        
        // Test write operation
        write_addr = 32'h008;
        write_data = 32'h15067374;
        write_req = 1;
        #10;
        write_req = 0;
        
        // Wait for write to complete
        wait(write_done);
        #20;
        
        // Test read operation
        read_addr = 32'h008;
        read_req = 1;
        #10;
        read_req = 0;
        
        // Wait for read to complete
        wait(read_done);
        #20;
        
        // Verify read data
        if (read_data === 32'h15067374)
            $display("Test passed: Read data matches written data");
        else
            $display("Test failed: Read data = %h, Expected = %h", read_data, 32'h15067374);









        // End simulation
        #100;
        $finish;
    end
    
    // Monitor
    initial begin
        $monitor("Time=%0t rst_n=%b write_req=%b write_data=%h read_req=%b write_done=%b read_done=%b read_data=%h",
                 $time, rst_n, write_req, write_data, read_req, write_done, read_done, read_data);
    end
    
endmodule 
```


# system_wrapper.v æ˜¯è‡ªåŠ¨ç”Ÿæˆçš„
```verilog
//Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
//--------------------------------------------------------------------------------
//Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
//Date        : Wed Jul 16 11:13:45 2025
//Host        : DESKTOP-FMC24FS running 64-bit major release  (build 9200)
//Command     : generate_target system_wrapper.bd
//Design      : system_wrapper
//Purpose     : IP block netlist
//--------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module system_wrapper
   (clk,
    read_addr,
    read_data,
    read_done,
    read_req,
    rst_n,
    write_addr,
    write_data,
    write_done,
    write_req);
  input clk;
  input [31:0]read_addr;
  output [31:0]read_data;
  output read_done;
  input read_req;
  input rst_n;
  input [31:0]write_addr;
  input [31:0]write_data;
  output write_done;
  input write_req;

  wire clk;
  wire [31:0]read_addr;
  wire [31:0]read_data;
  wire read_done;
  wire read_req;
  wire rst_n;
  wire [31:0]write_addr;
  wire [31:0]write_data;
  wire write_done;
  wire write_req;

  system system_i
       (.clk(clk),
        .read_addr(read_addr),
        .read_data(read_data),
        .read_done(read_done),
        .read_req(read_req),
        .rst_n(rst_n),
        .write_addr(write_addr),
        .write_data(write_data),
        .write_done(write_done),
        .write_req(write_req));
endmodule

```



# vivado_tb.v
```verilog
`timescale 1 ps / 1 ps

module vivado_tb;
    parameter ADDR_WIDTH = 32;
    parameter DATA_WIDTH = 32;
    parameter MEM_SIZE = 1024;
    // Clock and reset
    reg clk;
    reg rst_n;
    // Master user interface
    reg                      write_req;
    reg  [ADDR_WIDTH-1:0]    write_addr;
    reg  [DATA_WIDTH-1:0]    write_data;
    wire                     write_done;
    reg                      read_req;
    reg  [ADDR_WIDTH-1:0]    read_addr;
    wire [DATA_WIDTH-1:0]    read_data;
    wire                     read_done;
    
    // Instantiate master
    system_wrapper  u_system_wrapper(
        .clk(clk),
        .rst_n(rst_n),
        .write_req(write_req),
        .write_addr(write_addr),
        .write_data(write_data),
        .write_done(write_done),
        .read_req(read_req),
        .read_addr(read_addr),
        .read_data(read_data),
        .read_done(read_done)
    );
    
  
    
    // Clock generation
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    
    // Test stimulus
    initial begin
        // Initialize signals
        rst_n = 0;
        write_req = 0;
        read_req = 0;
        write_addr = 0;
        write_data = 0;
        read_addr = 0;
        
        // Reset
        #20;
        rst_n = 1;
        #20;
        
        // Test write operation
        write_addr = 32'h000;
        write_data = 32'h12345678;
        write_req = 1;
        #10;
        write_req = 0;
        
        // Wait for write to complete
        wait(write_done);
        #20;
        
        // Test read operation
        read_addr = 32'h000;
        read_req = 1;
        #10;
        read_req = 0;
        
        // Wait for read to complete
        wait(read_done);
        #20;
        
        // Verify read data
        if (read_data === 32'h12345678)
            $display("Test passed: Read data matches written data");
        else
            $display("Test failed: Read data = %h, Expected = %h", read_data, 32'h12345678);
        
        // Test write operation
        write_addr = 32'h008;
        write_data = 32'h15067374;
        write_req = 1;
        #10;
        write_req = 0;
        
        // Wait for write to complete
        wait(write_done);
        #20;
        
        // Test read operation
        read_addr = 32'h008;
        read_req = 1;
        #10;
        read_req = 0;
        
        // Wait for read to complete
        wait(read_done);
        #20;
        
        // Verify read data
        if (read_data === 32'h15067374)
            $display("Test passed: Read data matches written data");
        else
            $display("Test failed: Read data = %h, Expected = %h", read_data, 32'h15067374);



        // End simulation
        #100;
        $finish;
    end
    
    // Monitor
    initial begin
        $monitor("Time=%0t rst_n=%b write_req=%b write_data=%h read_req=%b write_done=%b read_done=%b read_data=%h",
                 $time, rst_n, write_req, write_data, read_req, write_done, read_done, read_data);
    end
    
endmodule 
```

# AxiLiteDriver
## è£¸æœºAxiLiteDriver
### axi_lite_driver.h
```c
#ifndef AXI_LITE_DRIVER_H_INC
#define AXI_LITE_DRIVER_H_INC
#include "stdio.h"
#include "stdint.h"
class AxiLiteDriver  {
public:
    AxiLiteDriver(uint32_t baseAddr = 0x43C00000, uint32_t dataLen = 44);
    virtual ~AxiLiteDriver();
    virtual bool Open(void);
    virtual void Close(void);
    virtual uint32_t ReadReg(uint32_t regInx);
    virtual void WriteReg(uint32_t regInx, uint32_t data);
    static  AxiLiteDriver* Create(void);
    static inline void MemoryBarrier() {
    
    }
private:
    uint32_t m_baseAddr;
    uint32_t m_dataLen;
    int m_fd;
    uint32_t *m_mapBase;
    static bool	M_initOk;
    static AxiLiteDriver* M_axiLiteDriver;
    AxiLiteDriver(const AxiLiteDriver &) = delete;
    AxiLiteDriver &operator=(const AxiLiteDriver &) = delete;
};
#endif
```
### axi_lite_driver.cpp
```c
#include "axi_lite_driver.h"
#include "xil_io.h"
#include <unistd.h>
#include <cstdio>
#include <cstring>

bool AxiLiteDriver::M_initOk = false;
AxiLiteDriver *AxiLiteDriver::M_axiLiteDriver = nullptr;

AxiLiteDriver::AxiLiteDriver(uint32_t baseAddr, uint32_t dataLen)
        : m_baseAddr(baseAddr), m_dataLen(dataLen), m_fd(-1), m_mapBase(nullptr) {
}


AxiLiteDriver * AxiLiteDriver::Create(void) {
    if (AxiLiteDriver::M_initOk) {
        return AxiLiteDriver::M_axiLiteDriver;
    }
    if (AxiLiteDriver::M_axiLiteDriver == nullptr) {
        AxiLiteDriver::M_axiLiteDriver = new AxiLiteDriver();
        bool ret= AxiLiteDriver::M_axiLiteDriver->Open();
        if( !ret){
            return nullptr;
        }
    }
    return AxiLiteDriver::M_axiLiteDriver;
}


AxiLiteDriver::~AxiLiteDriver() {

}


bool AxiLiteDriver::Open(void) {
    if (AxiLiteDriver::M_initOk) {
        return true;
    }
    return true;
}


void AxiLiteDriver::Close(void) {


}





uint32_t AxiLiteDriver::ReadReg(uint32_t regInx) {
    return Xil_In32(m_baseAddr+4*regInx);
}


void AxiLiteDriver::WriteReg(uint32_t regInx, uint32_t data) {
	Xil_Out32(m_baseAddr+4*regInx,data);
}

```
## linuxä¸­AxiLiteDriver
### axi_lite_driver.h

```c
#ifndef AXI_LITE_DRIVER_H_INC
#define AXI_LITE_DRIVER_H_INC
#include "stdio.h"
#include "stdint.h"
class AxiLiteDriver  {
public:
    AxiLiteDriver(uint32_t baseAddr = 0x43C00000, uint32_t dataLen = 128);
    virtual ~AxiLiteDriver();
    virtual bool Open(void);
    virtual void Close(void);
    virtual uint32_t ReadReg(uint32_t regInx);
    virtual void WriteReg(uint32_t regInx, uint32_t data);
    static  AxiLiteDriver* Create(void);
    static inline void MemoryBarrier() {
        #if defined(__arm__)
            asm volatile("dmb ish" ::: "memory");
        #endif
    }
private:
    uint32_t m_baseAddr;
    uint32_t m_dataLen;
    int m_fd;
    volatile uint32_t *m_mapBase;
    static bool	M_initOk;
    static AxiLiteDriver* M_axiLiteDriver;
    AxiLiteDriver(const AxiLiteDriver &) = delete;
    AxiLiteDriver &operator=(const AxiLiteDriver &) = delete;
};
#endif 
```

### axi_lite_driver.cpp
```c
#include "axi_lite_driver.h"
#include <fcntl.h>
#include <unistd.h>

#if defined(__arm__)
#include <sys/mman.h>
#endif

#include <cstdio>
#include <cstring>

bool AxiLiteDriver::M_initOk = false;
AxiLiteDriver *AxiLiteDriver::M_axiLiteDriver = nullptr;

AxiLiteDriver::AxiLiteDriver(uint32_t baseAddr, uint32_t dataLen)
        : m_baseAddr(baseAddr), m_dataLen(dataLen), m_fd(-1), m_mapBase(nullptr) {
}

AxiLiteDriver * AxiLiteDriver::Create(void) {
    if (AxiLiteDriver::M_initOk) {
        return AxiLiteDriver::M_axiLiteDriver;
    }
    if (AxiLiteDriver::M_axiLiteDriver == nullptr) {
        AxiLiteDriver::M_axiLiteDriver = new AxiLiteDriver();
        bool ret= AxiLiteDriver::M_axiLiteDriver->Open();
        if( !ret){
            return nullptr;
        }
    }
    return AxiLiteDriver::M_axiLiteDriver;
}

AxiLiteDriver::~AxiLiteDriver() {
    Close();
}

bool AxiLiteDriver::Open(void) {
    if (AxiLiteDriver::M_initOk) {
        return true;
    }
#if defined(__arm__)
    m_fd = open("/dev/mem", O_RDWR | O_SYNC);
    if (m_fd < 0) {
        perror("Cannot open /dev/mem");
        return false;
    }
    m_mapBase = (volatile uint32_t *)mmap(NULL, m_dataLen * 4, PROT_READ | PROT_WRITE, MAP_SHARED, m_fd, m_baseAddr);
    if (m_mapBase == MAP_FAILED) {
        perror("mmap failed");
        close(m_fd);
        m_fd = -1;
        return false;
    }
#else
    m_mapBase = new uint32_t[m_dataLen];
    memset(m_mapBase, 0, m_dataLen * 4);
#endif
    AxiLiteDriver::M_initOk = true;
    return true;
}

void AxiLiteDriver::Close(void) {
    if (M_initOk) {
            #if defined(__arm__)
                    if (m_mapBase != nullptr && m_mapBase != MAP_FAILED) {
                        munmap((void *) m_mapBase, m_dataLen * 4);
                        m_mapBase = nullptr;
                    }
                    if (m_fd >= 0) {
                        close(m_fd);
                        m_fd = -1;
                    }
            #else
                    delete[] m_mapBase;
                    m_mapBase = nullptr;
            #endif
        M_initOk = false;
    }
}

uint32_t AxiLiteDriver::ReadReg(uint32_t regInx) {
    return *(m_mapBase + regInx);
}

void AxiLiteDriver::WriteReg(uint32_t regInx, uint32_t data) {
    *(m_mapBase + regInx) = data;
} 
```




# vitis è£¸æœºæµ‹è¯•axiå¤–è®¾
```c
#include "xil_io.h"
#include "xil_printf.h"
#include "stdio.h"

#define BASE_ADDR   0x43C00000     // AXI base address
#define MAX_INDEX   15             // Max allowed register index (0~15)

int main()
{
    char cmd;
    int index;
    u32 value;

    xil_printf("==== AXI Read/Write (Index Mode, Range 0~%d) ====\r\n", MAX_INDEX);
    xil_printf("Usage:\r\n");
    xil_printf("  w <index> <value>   --> Write value to BASE_ADDR + 4*index\r\n");
    xil_printf("  r <index>           --> Read value from BASE_ADDR + 4*index\r\n");

    while (1)
    {
        xil_printf("\r\n> ");

        if (scanf(" %c", &cmd) != 1)
            continue;

        switch (cmd)
        {
            case 'r':
                if (scanf("%d", &index) == 1)
                {
                    if (index < 0 || index > MAX_INDEX)
                    {
                        xil_printf("Error: index out of range [0 ~ %d]\r\n", MAX_INDEX);
                        while (getchar() != '\n');
                        continue;
                    }

                    u32 read_val = Xil_In32(BASE_ADDR + 4 * index);
                    xil_printf("[r %d] = 0x%08X / %u\r\n", index, read_val, read_val);
                }
                else
                {
                    xil_printf("Invalid input. Use: r <index>\r\n");
                    while (getchar() != '\n');
                }
                break;

            case 'w':
                if (scanf("%d %u", &index, &value) == 2)
                {
                    if (index < 0 || index > MAX_INDEX)
                    {
                        xil_printf("Error: index out of range [0 ~ %d]\r\n", MAX_INDEX);
                        while (getchar() != '\n');
                        continue;
                    }

                    Xil_Out32(BASE_ADDR + 4 * index, value);
                    xil_printf("[w %d] = 0x%08X / %u\r\n", index, value, value);
                }
                else
                {
                    xil_printf("Invalid input. Use: w <index> <value>\r\n");
                    while (getchar() != '\n');
                }
                break;

            default:
                xil_printf("Unknown command '%c'. Use 'r' or 'w'.\r\n", cmd);
                while (getchar() != '\n');
                break;
        }
    }

    return 0;
}

```