
*** Running vivado
    with args -log design_1_vid_phy_controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_vid_phy_controller_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_vid_phy_controller_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1498.938 ; gain = 568.457 ; free physical = 3131 ; free virtual = 16104
INFO: [Synth 8-638] synthesizing module 'design_1_vid_phy_controller_0_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/synth/design_1_vid_phy_controller_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'design_1_vid_phy_controller_0_0_top' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/synth/design_1_vid_phy_controller_0_0_top.v:47]
INFO: [Synth 8-638] synthesizing module 'design_1_vid_phy_controller_0_0_gtwrapper' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/ip_0/synth/design_1_vid_phy_controller_0_0_gtwrapper.v:62]
INFO: [Synth 8-638] synthesizing module 'design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/ip_0/synth/design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top.v:170]
INFO: [Synth 8-638] synthesizing module 'design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/ip_0/synth/design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4.v:133]
INFO: [Synth 8-638] synthesizing module 'design_1_vid_phy_controller_0_0_gtwrapper_gthe4_channel_wrapper' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/ip_0/synth/design_1_vid_phy_controller_0_0_gtwrapper_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_5_gthe4_channel' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/ip_0/synth/gtwizard_ultrascale_v1_6_gthe4_channel.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE4_CHANNEL' [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:7037]
INFO: [Synth 8-256] done synthesizing module 'GTHE4_CHANNEL' (1#1) [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:7037]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_5_gthe4_channel' (2#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/ip_0/synth/gtwizard_ultrascale_v1_6_gthe4_channel.v:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_vid_phy_controller_0_0_gtwrapper_gthe4_channel_wrapper' (3#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/ip_0/synth/design_1_vid_phy_controller_0_0_gtwrapper_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_5_gtwiz_buffbypass_tx' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_gtwiz_buffbypass_tx.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_reset_inv_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_5_reset_inv_synchronizer' (4#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_reset_inv_sync.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_5_bit_synchronizer' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_bit_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_5_bit_synchronizer' (5#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_bit_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_5_gtwiz_buffbypass_tx' (6#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_gtwiz_buffbypass_tx.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_5_gtwiz_reset' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_gtwiz_reset.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_5_reset_synchronizer' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_reset_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_5_reset_synchronizer' (7#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_reset_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_5_gtwiz_reset' (8#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_gtwiz_reset.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_5_gtwiz_userdata_tx' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_5_gtwiz_userdata_tx' (9#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_6_5_gtwiz_userdata_rx' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_6_5_gtwiz_userdata_rx' (10#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/5fe7/hdl/gtwizard_ultrascale_v1_6_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4' (11#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/ip_0/synth/design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_gthe4.v:133]
INFO: [Synth 8-256] done synthesizing module 'design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top' (12#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/ip_0/synth/design_1_vid_phy_controller_0_0_gtwrapper_gtwizard_top.v:170]
INFO: [Synth 8-256] done synthesizing module 'design_1_vid_phy_controller_0_0_gtwrapper' (13#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/ip_0/synth/design_1_vid_phy_controller_0_0_gtwrapper.v:62]
INFO: [Synth 8-638] synthesizing module 'design_1_vid_phy_controller_0_0_gt_usrclk_source_8series' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/hdl/src/verilog/design_1_vid_phy_controller_0_0_gt_usrclk_source_8series.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE4' [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14336]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE4' (14#1) [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14336]
INFO: [Synth 8-638] synthesizing module 'BUFG_GT_SYNC' [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:780]
INFO: [Synth 8-256] done synthesizing module 'BUFG_GT_SYNC' (15#1) [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:780]
INFO: [Synth 8-638] synthesizing module 'BUFG_GT' [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-256] done synthesizing module 'BUFG_GT' (16#1) [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-638] synthesizing module 'design_1_vid_phy_controller_0_0_mmcme3_drp' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/hdl/src/verilog/design_1_vid_phy_controller_0_0_mmcme3_drp.v:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_vid_phy_controller_0_0_mmcme3_drp' (17#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/hdl/src/verilog/design_1_vid_phy_controller_0_0_mmcme3_drp.v:45]
INFO: [Synth 8-638] synthesizing module 'vid_phy_controller_v2_0_4_CLOCK_MODULE_8series' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/10db/hdl/src/verilog/vid_phy_controller_v2_0_CLOCK_MODULE_8series.v:67]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (18#1) [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'MMCME3_ADV' [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20605]
INFO: [Synth 8-256] done synthesizing module 'MMCME3_ADV' (19#1) [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20605]
INFO: [Synth 8-256] done synthesizing module 'vid_phy_controller_v2_0_4_CLOCK_MODULE_8series' (20#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/10db/hdl/src/verilog/vid_phy_controller_v2_0_CLOCK_MODULE_8series.v:67]
INFO: [Synth 8-638] synthesizing module 'ODDRE1' [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25356]
INFO: [Synth 8-256] done synthesizing module 'ODDRE1' (21#1) [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25356]
INFO: [Synth 8-638] synthesizing module 'OBUFTDS' [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22158]
INFO: [Synth 8-256] done synthesizing module 'OBUFTDS' (22#1) [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:22158]
INFO: [Synth 8-256] done synthesizing module 'design_1_vid_phy_controller_0_0_gt_usrclk_source_8series' (23#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/hdl/src/verilog/design_1_vid_phy_controller_0_0_gt_usrclk_source_8series.v:68]
INFO: [Synth 8-638] synthesizing module 'design_1_vid_phy_controller_0_0_gtwrapper_gthe4_common_wrapper' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/hdl/src/verilog/design_1_vid_phy_controller_0_0_gtwrapper_gthe4_common_wrapper.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_vid_phy_controller_0_0_gthe4_common' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/hdl/src/verilog/design_1_vid_phy_controller_0_0_gthe4_common.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE4_COMMON' [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:8229]
INFO: [Synth 8-256] done synthesizing module 'GTHE4_COMMON' (24#1) [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:8229]
INFO: [Synth 8-256] done synthesizing module 'design_1_vid_phy_controller_0_0_gthe4_common' (25#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/hdl/src/verilog/design_1_vid_phy_controller_0_0_gthe4_common.v:55]
INFO: [Synth 8-256] done synthesizing module 'design_1_vid_phy_controller_0_0_gtwrapper_gthe4_common_wrapper' (26#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/hdl/src/verilog/design_1_vid_phy_controller_0_0_gtwrapper_gthe4_common_wrapper.v:57]
INFO: [Synth 8-638] synthesizing module 'vid_phy_controller_v2_0_4_axi4lite' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/10db/hdl/src/verilog/vid_phy_controller_v2_0_axi4lite.v:52]
INFO: [Synth 8-638] synthesizing module 'vid_phy_controller_v2_0_4_interrupts' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/10db/hdl/src/verilog/vid_phy_controller_v2_0_interrupts.v:53]
INFO: [Synth 8-256] done synthesizing module 'vid_phy_controller_v2_0_4_interrupts' (27#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/10db/hdl/src/verilog/vid_phy_controller_v2_0_interrupts.v:53]
INFO: [Synth 8-256] done synthesizing module 'vid_phy_controller_v2_0_4_axi4lite' (28#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/10db/hdl/src/verilog/vid_phy_controller_v2_0_axi4lite.v:52]
INFO: [Synth 8-638] synthesizing module 'vid_phy_controller_v2_0_4_drp_control_hdmi' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/10db/hdl/src/verilog/vid_phy_controller_v2_0_drp_control_hdmi.v:53]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (29#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (30#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single' (31#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized0' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized0' (31#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'vid_phy_controller_v2_0_4_drp_control_hdmi' (32#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/10db/hdl/src/verilog/vid_phy_controller_v2_0_drp_control_hdmi.v:53]
INFO: [Synth 8-638] synthesizing module 'design_1_vid_phy_controller_0_0_clkdet' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/hdl/src/verilog/design_1_vid_phy_controller_0_0_clkdet.sv:18]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized1' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized1' (32#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized2' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized2' (32#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized3' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized3' (32#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'vid_phy_controller_v2_0_4_lib_edge_v1_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/10db/hdl/src/verilog/vid_phy_controller_v2_0_lib.sv:105]
INFO: [Synth 8-256] done synthesizing module 'vid_phy_controller_v2_0_4_lib_edge_v1_0' (33#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ipshared/10db/hdl/src/verilog/vid_phy_controller_v2_0_lib.sv:105]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst__parameterized0' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (33#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst__parameterized1' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst__parameterized1' (33#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst__parameterized2' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst__parameterized2' (33#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:884]
INFO: [Synth 8-256] done synthesizing module 'design_1_vid_phy_controller_0_0_clkdet' (34#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/hdl/src/verilog/design_1_vid_phy_controller_0_0_clkdet.sv:18]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized4' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized4' (34#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized5' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized5' (34#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized6' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized6' (34#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized7' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized7' (34#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized8' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized8' (34#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized9' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized9' (34#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized10' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized10' (34#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized11' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized11' (34#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized12' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized12' (34#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized13' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized13' (34#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized14' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized14' (34#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized15' [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized15' (34#1) [/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:721]
INFO: [Synth 8-256] done synthesizing module 'design_1_vid_phy_controller_0_0_top' (35#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/synth/design_1_vid_phy_controller_0_0_top.v:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_vid_phy_controller_0_0' (36#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_vid_phy_controller_0_0/synth/design_1_vid_phy_controller_0_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2030.312 ; gain = 1099.832 ; free physical = 1639 ; free virtual = 14640
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2030.312 ; gain = 1099.832 ; free physical = 1605 ; free virtual = 14606
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2620.414 ; gain = 0.000 ; free physical = 503 ; free virtual = 13549
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2620.414 ; gain = 1689.934 ; free physical = 2427 ; free virtual = 15476
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2620.414 ; gain = 1689.934 ; free physical = 2427 ; free virtual = 15476
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2620.414 ; gain = 1689.934 ; free physical = 2427 ; free virtual = 15476
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 2620.414 ; gain = 1689.934 ; free physical = 2462 ; free virtual = 15511
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 2620.414 ; gain = 1689.934 ; free physical = 2380 ; free virtual = 15430
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 2925.539 ; gain = 1995.059 ; free physical = 2016 ; free virtual = 15068
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:02:03 . Memory (MB): peak = 2931.539 ; gain = 2001.059 ; free physical = 2009 ; free virtual = 15062
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 2959.719 ; gain = 2029.238 ; free physical = 1938 ; free virtual = 15036
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:12 . Memory (MB): peak = 2959.719 ; gain = 2029.238 ; free physical = 1939 ; free virtual = 15037
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:12 . Memory (MB): peak = 2959.719 ; gain = 2029.238 ; free physical = 1939 ; free virtual = 15037
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:12 . Memory (MB): peak = 2959.719 ; gain = 2029.238 ; free physical = 1939 ; free virtual = 15037
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:13 . Memory (MB): peak = 2959.719 ; gain = 2029.238 ; free physical = 1951 ; free virtual = 15037
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 2959.719 ; gain = 2029.238 ; free physical = 1950 ; free virtual = 15036
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 2959.719 ; gain = 2029.238 ; free physical = 1950 ; free virtual = 15036

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     4|
|2     |BUFG_GT       |     2|
|3     |BUFG_GT_SYNC  |     2|
|4     |CARRY8        |    45|
|5     |GTHE4_CHANNEL |     3|
|6     |GTHE4_COMMON  |     1|
|7     |IBUFDS_GTE4   |     1|
|8     |LUT1          |   226|
|9     |LUT2          |   156|
|10    |LUT3          |   193|
|11    |LUT4          |   380|
|12    |LUT5          |   441|
|13    |LUT6          |  1064|
|14    |MMCME3_ADV    |     1|
|15    |MUXF7         |    61|
|16    |MUXF8         |     9|
|17    |ODDRE1        |     1|
|18    |FDCE          |   156|
|19    |FDPE          |    40|
|20    |FDRE          |  4332|
|21    |FDSE          |    41|
|22    |OBUFTDS       |     1|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 2959.719 ; gain = 2029.238 ; free physical = 1950 ; free virtual = 15036
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:14 . Memory (MB): peak = 3190.820 ; gain = 1847.609 ; free physical = 1749 ; free virtual = 14873
