# SPDX-License-Identifier: Apache-2.0
# Fault Analysis of Microscaling Formats on a RISC-V SoC
# Authors: Dillibabu Shanmugam, Patrick Schaumont
# Affiliation: Worcester Polytechnic Institute (WPI), USA

#!/usr/bin/env python3
"""DVFS voltage sweep on BitNet (TinyLLM) workload — all 5 MX formats.

Uses cw305_live bitstreams patched with BitNet firmware via updatemem.
J16=0 (PLL clock), no CW-Lite needed.

Protocol: reprogram-per-trial, 1.00V→0.60V, 10mV steps, 3 trials.
Golden value auto-discovered per format at 1.0V.
"""

import chipwhisperer as cw
import csv, os, struct, time

PROJ = os.environ.get('MX_PROJ', os.path.abspath(os.path.join(os.path.dirname(__file__), '..')))
BITDIR = f'{PROJ}/2_synthesis/bitstreams/cw305_live'
OUTDIR = f'{PROJ}/5_datasets/dvfs_bitnet'
os.makedirs(OUTDIR, exist_ok=True)

FORMATS = ['mxint8', 'mxfp8_e4m3', 'mxfp8_e5m2', 'mxlog8', 'mxlog8_logdom']
VOLTAGES = [round(1.00 - i * 0.01, 2) for i in range(41)]
TRIALS = 3

FIELDS = ['workload', 'format', 'vccint', 'trial', 'eoc', 'ret', 'golden_ret',
          'class', 'xor', 'bits_diff', 'se_a', 'se_b', 'mac_acc', 'rs1', 'rs2',
          'op', 'fmt_hw', 'inflight', 'rd', 'id']


def read32(t, a):
    return struct.unpack('<I', bytes(t.fpga_read(a, 4)))[0]


def run_trial(bitstream, vcc):
    target = cw.target(None, cw.targets.CW305, bsfile=bitstream, force=True)
    target.vccint_set(1.0); time.sleep(0.2)
    target.pll.pll_enable_set(True)
    target.pll.pll_outenable_set(True, 1)
    target.pll.pll_outfreq_set(20e6, 1)
    target.pll.pll_outsource_set('PLL1', 1); time.sleep(0.2)
    target.vccint_set(vcc); time.sleep(0.3)
    target.fpga_write(0x03, [0x01]); time.sleep(0.02)
    target.fpga_write(0x03, [0x00]); time.sleep(3.0)
    s = read32(target, 0x00)
    rs1 = read32(target, 0x08)
    rs2 = read32(target, 0x09)
    mac = read32(target, 0x0A)
    ctrl = read32(target, 0x0B)
    target.vccint_set(1.0); time.sleep(0.1)
    target.dis(); time.sleep(0.2)
    return {
        'eoc': s & 1, 'ret': s >> 1,
        'rs1': rs1, 'rs2': rs2, 'mac_acc': mac,
        'se_a': ctrl & 0xFF, 'se_b': (ctrl >> 8) & 0xFF,
        'op': (ctrl >> 16) & 0xF, 'fmt_hw': (ctrl >> 19) & 0x7,
        'inflight': (ctrl >> 22) & 0x1, 'rd': (ctrl >> 24) & 0x1F,
        'id': (ctrl >> 29) & 0x7,
    }


def classify(eoc, ret, golden):
    if ret == 0x7FFFFFFF:
        return 'dead'
    if eoc == 0:
        return 'crash'
    if ret == golden:
        return 'normal'
    return 'fault'


all_rows = []

for fmt in FORMATS:
    bitstream = f'{BITDIR}/{fmt}_bitnet.bit'
    if not os.path.exists(bitstream):
        print(f'SKIP {fmt}: {bitstream} not found')
        continue

    # Discover golden
    print(f'\nDiscovering golden for {fmt} at 1.0V...')
    d = run_trial(bitstream, 1.0)
    golden = d['ret']
    print(f'  Golden ret = {golden} (0x{golden:x}), se_a={d["se_a"]}, se_b={d["se_b"]}')

    print(f'\n{"="*60}')
    print(f'  BitNet {fmt} (golden={golden})')
    print(f'{"="*60}')

    rows = []
    for vcc in VOLTAGES:
        for trial in range(TRIALS):
            d = run_trial(bitstream, vcc)
            cls = classify(d['eoc'], d['ret'], golden)
            xor_val = d['ret'] ^ golden if cls not in ('dead', 'crash') else -1
            bits = bin(xor_val).count('1') if xor_val >= 0 else -1
            row = {'workload': 'bitnet_tinyllm', 'format': fmt,
                   'vccint': vcc, 'trial': trial,
                   'eoc': d['eoc'], 'ret': d['ret'], 'golden_ret': golden,
                   'class': cls, 'xor': xor_val, 'bits_diff': bits,
                   'se_a': d['se_a'], 'se_b': d['se_b'], 'mac_acc': d['mac_acc'],
                   'rs1': d['rs1'], 'rs2': d['rs2'], 'op': d['op'],
                   'fmt_hw': d['fmt_hw'], 'inflight': d['inflight'],
                   'rd': d['rd'], 'id': d['id']}
            rows.append(row)

        classes = [r['class'] for r in rows[-TRIALS:]]
        rets = [r['ret'] for r in rows[-TRIALS:]]
        se_as = [r['se_a'] for r in rows[-TRIALS:]]
        print(f'  V={vcc:.2f}: {classes} ret={rets} se_a={se_as}')

        if all(c == 'dead' for c in classes):
            print(f'  Dead, stopping')
            break

    csvpath = f'{OUTDIR}/dvfs_bitnet_{fmt}.csv'
    with open(csvpath, 'w', newline='') as f:
        w = csv.DictWriter(f, fieldnames=FIELDS)
        w.writeheader()
        w.writerows(rows)
    print(f'Saved {len(rows)} rows to {csvpath}')
    all_rows.extend(rows)

# Save combined
combined = f'{OUTDIR}/dvfs_bitnet_all_formats.csv'
with open(combined, 'w', newline='') as f:
    w = csv.DictWriter(f, fieldnames=FIELDS)
    w.writeheader()
    w.writerows(all_rows)
print(f'\nCombined: {len(all_rows)} rows to {combined}')
