{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726164952198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726164952199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 02:15:52 2024 " "Processing started: Fri Sep 13 02:15:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726164952199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726164952199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oled -c oled " "Command: quartus_map --read_settings_files=on --write_settings_files=off oled -c oled" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726164952199 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726164952359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726164952359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD cmd oled12864.v(20) " "Verilog HDL Declaration information at oled12864.v(20): object \"CMD\" differs only in case from object \"cmd\" in the same scope" {  } { { "../rtl/oled12864.v" "" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12864.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726164957202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/03k/fpga/max10/oled/rtl/oled12864.v 1 1 " "Found 1 design units, including 1 entities, in source file /03k/fpga/max10/oled/rtl/oled12864.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled12864 " "Found entity 1: oled12864" {  } { { "../rtl/oled12864.v" "" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12864.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726164957203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726164957203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD cmd oled12832.v(20) " "Verilog HDL Declaration information at oled12832.v(20): object \"CMD\" differs only in case from object \"cmd\" in the same scope" {  } { { "../rtl/oled12832.v" "" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12832.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726164957205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/03k/fpga/max10/oled/rtl/oled12832.v 1 1 " "Found 1 design units, including 1 entities, in source file /03k/fpga/max10/oled/rtl/oled12832.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled12832 " "Found entity 1: oled12832" {  } { { "../rtl/oled12832.v" "" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12832.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726164957205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726164957205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "oled12832 " "Elaborating entity \"oled12832\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726164957225 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_clear oled12832.v(29) " "Verilog HDL or VHDL warning at oled12832.v(29): object \"cnt_clear\" assigned a value but never read" {  } { { "../rtl/oled12832.v" "" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12832.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726164957226 "|oled12832"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd.data_a 0 oled12832.v(24) " "Net \"cmd.data_a\" at oled12832.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/oled12832.v" "" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12832.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726164957241 "|oled12832"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd.waddr_a 0 oled12832.v(24) " "Net \"cmd.waddr_a\" at oled12832.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/oled12832.v" "" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12832.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726164957241 "|oled12832"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 oled12832.v(25) " "Net \"mem.data_a\" at oled12832.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/oled12832.v" "" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12832.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726164957241 "|oled12832"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 oled12832.v(25) " "Net \"mem.waddr_a\" at oled12832.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/oled12832.v" "" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12832.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726164957241 "|oled12832"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd.we_a 0 oled12832.v(24) " "Net \"cmd.we_a\" at oled12832.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/oled12832.v" "" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12832.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726164957241 "|oled12832"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 oled12832.v(25) " "Net \"mem.we_a\" at oled12832.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/oled12832.v" "" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12832.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726164957241 "|oled12832"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 25 E:/03k/FPGA/MAX10/oled/prj/db/oled.ram0_oled12832_73388873.hdl.mif " "Memory depth (32) in the design file differs from memory depth (25) in the Memory Initialization File \"E:/03k/FPGA/MAX10/oled/prj/db/oled.ram0_oled12832_73388873.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726164957416 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 124 E:/03k/FPGA/MAX10/oled/prj/db/oled.ram1_oled12832_73388873.hdl.mif " "Memory depth (128) in the design file differs from memory depth (124) in the Memory Initialization File \"E:/03k/FPGA/MAX10/oled/prj/db/oled.ram1_oled12832_73388873.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726164957417 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/03k/FPGA/MAX10/oled/prj/db/oled.ram1_oled12832_73388873.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/03k/FPGA/MAX10/oled/prj/db/oled.ram1_oled12832_73388873.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1726164957419 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "cmd " "RAM logic \"cmd\" is uninferred because MIF is not supported for the selected family" {  } { { "../rtl/oled12832.v" "cmd" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12832.v" 24 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1726164957429 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "mem " "RAM logic \"mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../rtl/oled12832.v" "mem" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12832.v" 25 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1726164957429 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1726164957429 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/03k/FPGA/MAX10/oled/prj/db/oled.ram1_oled12832_73388873.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/03k/FPGA/MAX10/oled/prj/db/oled.ram1_oled12832_73388873.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1726164957433 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/oled12832.v" "" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12832.v" 5 -1 0 } } { "../rtl/oled12832.v" "" { Text "E:/03k/FPGA/MAX10/oled/rtl/oled12832.v" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726164957916 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726164957916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726164958249 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726164961022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/03k/FPGA/MAX10/oled/prj/output_files/oled.map.smsg " "Generated suppressed messages file E:/03k/FPGA/MAX10/oled/prj/output_files/oled.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726164961046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726164961110 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726164961110 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "681 " "Implemented 681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726164961141 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726164961141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "674 " "Implemented 674 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726164961141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726164961141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726164961155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 02:16:01 2024 " "Processing ended: Fri Sep 13 02:16:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726164961155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726164961155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726164961155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726164961155 ""}
