
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 14.4 EDK_P.49d
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x40600000
#define STDOUT_BASEADDRESS 0x40600000

/******************************************************************/

/* Definitions for driver BRAM */
#define XPAR_XBRAM_NUM_INSTANCES 6

/* Definitions for peripheral FSM_BUFFER_CTRL */
#define XPAR_FSM_BUFFER_CTRL_DEVICE_ID 0
#define XPAR_FSM_BUFFER_CTRL_DATA_WIDTH 32
#define XPAR_FSM_BUFFER_CTRL_ECC 0
#define XPAR_FSM_BUFFER_CTRL_FAULT_INJECT 0
#define XPAR_FSM_BUFFER_CTRL_CE_FAILING_REGISTERS 0
#define XPAR_FSM_BUFFER_CTRL_UE_FAILING_REGISTERS 0
#define XPAR_FSM_BUFFER_CTRL_ECC_STATUS_REGISTERS 0
#define XPAR_FSM_BUFFER_CTRL_CE_COUNTER_WIDTH 0
#define XPAR_FSM_BUFFER_CTRL_ECC_ONOFF_REGISTER 0
#define XPAR_FSM_BUFFER_CTRL_ECC_ONOFF_RESET_VALUE 1
#define XPAR_FSM_BUFFER_CTRL_WRITE_ACCESS 0
#define XPAR_FSM_BUFFER_CTRL_S_AXI_BASEADDR 0xBF580000
#define XPAR_FSM_BUFFER_CTRL_S_AXI_HIGHADDR 0xBF58FFFF


/* Definitions for peripheral MAC_LOG_BRAM_CTRL */
#define XPAR_MAC_LOG_BRAM_CTRL_DEVICE_ID 1
#define XPAR_MAC_LOG_BRAM_CTRL_DATA_WIDTH 64
#define XPAR_MAC_LOG_BRAM_CTRL_ECC 0
#define XPAR_MAC_LOG_BRAM_CTRL_FAULT_INJECT 0
#define XPAR_MAC_LOG_BRAM_CTRL_CE_FAILING_REGISTERS 0
#define XPAR_MAC_LOG_BRAM_CTRL_UE_FAILING_REGISTERS 0
#define XPAR_MAC_LOG_BRAM_CTRL_ECC_STATUS_REGISTERS 0
#define XPAR_MAC_LOG_BRAM_CTRL_CE_COUNTER_WIDTH 0
#define XPAR_MAC_LOG_BRAM_CTRL_ECC_ONOFF_REGISTER 0
#define XPAR_MAC_LOG_BRAM_CTRL_ECC_ONOFF_RESET_VALUE 1
#define XPAR_MAC_LOG_BRAM_CTRL_WRITE_ACCESS 0
#define XPAR_MAC_LOG_BRAM_CTRL_S_AXI_BASEADDR 0x90000000
#define XPAR_MAC_LOG_BRAM_CTRL_S_AXI_HIGHADDR 0x90001FFF


/* Definitions for peripheral MB_LOW_DLMB_BRAM_CNTLR */
#define XPAR_MB_LOW_DLMB_BRAM_CNTLR_DEVICE_ID 2
#define XPAR_MB_LOW_DLMB_BRAM_CNTLR_DATA_WIDTH 32
#define XPAR_MB_LOW_DLMB_BRAM_CNTLR_ECC 0
#define XPAR_MB_LOW_DLMB_BRAM_CNTLR_FAULT_INJECT 0
#define XPAR_MB_LOW_DLMB_BRAM_CNTLR_CE_FAILING_REGISTERS 0
#define XPAR_MB_LOW_DLMB_BRAM_CNTLR_UE_FAILING_REGISTERS 0
#define XPAR_MB_LOW_DLMB_BRAM_CNTLR_ECC_STATUS_REGISTERS 0
#define XPAR_MB_LOW_DLMB_BRAM_CNTLR_CE_COUNTER_WIDTH 0
#define XPAR_MB_LOW_DLMB_BRAM_CNTLR_ECC_ONOFF_REGISTER 0
#define XPAR_MB_LOW_DLMB_BRAM_CNTLR_ECC_ONOFF_RESET_VALUE 1
#define XPAR_MB_LOW_DLMB_BRAM_CNTLR_WRITE_ACCESS 2
#define XPAR_MB_LOW_DLMB_BRAM_CNTLR_BASEADDR 0x00000000
#define XPAR_MB_LOW_DLMB_BRAM_CNTLR_HIGHADDR 0x0000FFFF


/* Definitions for peripheral MB_LOW_ILMB_BRAM_CNTLR */
#define XPAR_MB_LOW_ILMB_BRAM_CNTLR_DEVICE_ID 3
#define XPAR_MB_LOW_ILMB_BRAM_CNTLR_DATA_WIDTH 32
#define XPAR_MB_LOW_ILMB_BRAM_CNTLR_ECC 0
#define XPAR_MB_LOW_ILMB_BRAM_CNTLR_FAULT_INJECT 0
#define XPAR_MB_LOW_ILMB_BRAM_CNTLR_CE_FAILING_REGISTERS 0
#define XPAR_MB_LOW_ILMB_BRAM_CNTLR_UE_FAILING_REGISTERS 0
#define XPAR_MB_LOW_ILMB_BRAM_CNTLR_ECC_STATUS_REGISTERS 0
#define XPAR_MB_LOW_ILMB_BRAM_CNTLR_CE_COUNTER_WIDTH 0
#define XPAR_MB_LOW_ILMB_BRAM_CNTLR_ECC_ONOFF_REGISTER 0
#define XPAR_MB_LOW_ILMB_BRAM_CNTLR_ECC_ONOFF_RESET_VALUE 1
#define XPAR_MB_LOW_ILMB_BRAM_CNTLR_WRITE_ACCESS 2
#define XPAR_MB_LOW_ILMB_BRAM_CNTLR_BASEADDR 0x00000000
#define XPAR_MB_LOW_ILMB_BRAM_CNTLR_HIGHADDR 0x0000FFFF


/* Definitions for peripheral PKT_BUFF_RX_BRAM_CTRL */
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_DEVICE_ID 4
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_DATA_WIDTH 64
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_ECC 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_FAULT_INJECT 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_CE_FAILING_REGISTERS 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_UE_FAILING_REGISTERS 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_ECC_STATUS_REGISTERS 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_CE_COUNTER_WIDTH 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_ECC_ONOFF_REGISTER 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_ECC_ONOFF_RESET_VALUE 1
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_WRITE_ACCESS 0
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_S_AXI_BASEADDR 0xBF560000
#define XPAR_PKT_BUFF_RX_BRAM_CTRL_S_AXI_HIGHADDR 0xBF56FFFF


/* Definitions for peripheral PKT_BUFF_TX_BRAM_CTRL */
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_DEVICE_ID 5
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_DATA_WIDTH 64
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_ECC 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_FAULT_INJECT 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_CE_FAILING_REGISTERS 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_UE_FAILING_REGISTERS 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_ECC_STATUS_REGISTERS 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_CE_COUNTER_WIDTH 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_ECC_ONOFF_REGISTER 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_ECC_ONOFF_RESET_VALUE 1
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_WRITE_ACCESS 0
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_S_AXI_BASEADDR 0xBF570000
#define XPAR_PKT_BUFF_TX_BRAM_CTRL_S_AXI_HIGHADDR 0xBF57FFFF


/******************************************************************/

/* Canonical definitions for peripheral FSM_BUFFER_CTRL */
#define XPAR_BRAM_0_DEVICE_ID XPAR_FSM_BUFFER_CTRL_DEVICE_ID
#define XPAR_BRAM_0_DATA_WIDTH 32
#define XPAR_BRAM_0_ECC 0
#define XPAR_BRAM_0_FAULT_INJECT 0
#define XPAR_BRAM_0_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_0_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_0_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_0_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_0_WRITE_ACCESS 0
#define XPAR_BRAM_0_BASEADDR 0xBF580000
#define XPAR_BRAM_0_HIGHADDR 0xBF58FFFF

/* Canonical definitions for peripheral MAC_LOG_BRAM_CTRL */
#define XPAR_BRAM_1_DEVICE_ID XPAR_MAC_LOG_BRAM_CTRL_DEVICE_ID
#define XPAR_BRAM_1_DATA_WIDTH 64
#define XPAR_BRAM_1_ECC 0
#define XPAR_BRAM_1_FAULT_INJECT 0
#define XPAR_BRAM_1_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_1_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_1_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_1_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_1_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_1_WRITE_ACCESS 0
#define XPAR_BRAM_1_BASEADDR 0x90000000
#define XPAR_BRAM_1_HIGHADDR 0x90001FFF

/* Canonical definitions for peripheral MB_LOW_DLMB_BRAM_CNTLR */
#define XPAR_BRAM_2_DEVICE_ID XPAR_MB_LOW_DLMB_BRAM_CNTLR_DEVICE_ID
#define XPAR_BRAM_2_DATA_WIDTH 32
#define XPAR_BRAM_2_ECC 0
#define XPAR_BRAM_2_FAULT_INJECT 0
#define XPAR_BRAM_2_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_2_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_2_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_2_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_2_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_2_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_2_WRITE_ACCESS 2
#define XPAR_BRAM_2_BASEADDR 0x00000000
#define XPAR_BRAM_2_HIGHADDR 0x0000FFFF

/* Canonical definitions for peripheral MB_LOW_ILMB_BRAM_CNTLR */
#define XPAR_BRAM_3_DEVICE_ID XPAR_MB_LOW_ILMB_BRAM_CNTLR_DEVICE_ID
#define XPAR_BRAM_3_DATA_WIDTH 32
#define XPAR_BRAM_3_ECC 0
#define XPAR_BRAM_3_FAULT_INJECT 0
#define XPAR_BRAM_3_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_3_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_3_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_3_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_3_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_3_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_3_WRITE_ACCESS 2
#define XPAR_BRAM_3_BASEADDR 0x00000000
#define XPAR_BRAM_3_HIGHADDR 0x0000FFFF

/* Canonical definitions for peripheral PKT_BUFF_RX_BRAM_CTRL */
#define XPAR_BRAM_4_DEVICE_ID XPAR_PKT_BUFF_RX_BRAM_CTRL_DEVICE_ID
#define XPAR_BRAM_4_DATA_WIDTH 64
#define XPAR_BRAM_4_ECC 0
#define XPAR_BRAM_4_FAULT_INJECT 0
#define XPAR_BRAM_4_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_4_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_4_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_4_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_4_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_4_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_4_WRITE_ACCESS 0
#define XPAR_BRAM_4_BASEADDR 0xBF560000
#define XPAR_BRAM_4_HIGHADDR 0xBF56FFFF

/* Canonical definitions for peripheral PKT_BUFF_TX_BRAM_CTRL */
#define XPAR_BRAM_5_DEVICE_ID XPAR_PKT_BUFF_TX_BRAM_CTRL_DEVICE_ID
#define XPAR_BRAM_5_DATA_WIDTH 64
#define XPAR_BRAM_5_ECC 0
#define XPAR_BRAM_5_FAULT_INJECT 0
#define XPAR_BRAM_5_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_5_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_5_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_5_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_5_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_5_ECC_ONOFF_RESET_VALUE 1
#define XPAR_BRAM_5_WRITE_ACCESS 0
#define XPAR_BRAM_5_BASEADDR 0xBF570000
#define XPAR_BRAM_5_HIGHADDR 0xBF57FFFF


/******************************************************************/


/* Definitions for peripheral FSM_MUTEX IF 1 */
#define XPAR_FSM_MUTEX_IF_1_DEVICE_ID 0
#define XPAR_FSM_MUTEX_TESTAPP_ID 0
#define XPAR_FSM_MUTEX_IF_1_BASEADDR 0x7B010000
#define XPAR_FSM_MUTEX_IF_1_NUM_MUTEX 32
#define XPAR_FSM_MUTEX_IF_1_ENABLE_USER 1

/* Definitions for peripheral PKT_BUFFER_MUTEX IF 1 */
#define XPAR_PKT_BUFFER_MUTEX_IF_1_DEVICE_ID 1
#define XPAR_PKT_BUFFER_MUTEX_TESTAPP_ID 1
#define XPAR_PKT_BUFFER_MUTEX_IF_1_BASEADDR 0x7B000000
#define XPAR_PKT_BUFFER_MUTEX_IF_1_NUM_MUTEX 32
#define XPAR_PKT_BUFFER_MUTEX_IF_1_ENABLE_USER 1

/* Definitions for driver MUTEX */
#define XPAR_XMUTEX_NUM_INSTANCES 2

/******************************************************************/


/* Canonical definitions for peripheral FSM_MUTEX IF 1 */
#define XPAR_MUTEX_0_DEVICE_ID XPAR_FSM_MUTEX_IF_1_DEVICE_ID
#define XPAR_MUTEX_0_BASEADDR 0x7B010000
#define XPAR_MUTEX_0_HIGHADDR 0x7B01FFFF
#define XPAR_MUTEX_0_NUM_MUTEX 32
#define XPAR_MUTEX_0_ENABLE_USER 1


/* Canonical definitions for peripheral PKT_BUFFER_MUTEX IF 1 */
#define XPAR_MUTEX_1_DEVICE_ID XPAR_PKT_BUFFER_MUTEX_IF_1_DEVICE_ID
#define XPAR_MUTEX_1_BASEADDR 0x7B000000
#define XPAR_MUTEX_1_HIGHADDR 0x7B00FFFF
#define XPAR_MUTEX_1_NUM_MUTEX 32
#define XPAR_MUTEX_1_ENABLE_USER 1


/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral MB_LOW_TIMER */
#define XPAR_MB_LOW_TIMER_DEVICE_ID 0
#define XPAR_MB_LOW_TIMER_BASEADDR 0x41C00000
#define XPAR_MB_LOW_TIMER_HIGHADDR 0x41C0FFFF
#define XPAR_MB_LOW_TIMER_CLOCK_FREQ_HZ 160000000


/******************************************************************/

/* Canonical definitions for peripheral MB_LOW_TIMER */
#define XPAR_TMRCTR_0_DEVICE_ID XPAR_MB_LOW_TIMER_DEVICE_ID
#define XPAR_TMRCTR_0_BASEADDR 0x41C00000
#define XPAR_TMRCTR_0_HIGHADDR 0x41C0FFFF
#define XPAR_TMRCTR_0_CLOCK_FREQ_HZ XPAR_MB_LOW_TIMER_CLOCK_FREQ_HZ

/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 1

/* Definitions for peripheral MB_LOW_UART */
#define XPAR_MB_LOW_UART_BASEADDR 0x40600000
#define XPAR_MB_LOW_UART_HIGHADDR 0x4060FFFF
#define XPAR_MB_LOW_UART_DEVICE_ID 0
#define XPAR_MB_LOW_UART_BAUDRATE 115200
#define XPAR_MB_LOW_UART_USE_PARITY 0
#define XPAR_MB_LOW_UART_ODD_PARITY 0
#define XPAR_MB_LOW_UART_DATA_BITS 8


/******************************************************************/

/* Canonical definitions for peripheral MB_LOW_UART */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_MB_LOW_UART_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x40600000
#define XPAR_UARTLITE_0_HIGHADDR 0x4060FFFF
#define XPAR_UARTLITE_0_BAUDRATE 115200
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 8
#define XPAR_UARTLITE_0_SIO_CHAN -1


/******************************************************************/


/* Definitions for peripheral MB_MAILBOX IF 1 */
#define XPAR_MB_MAILBOX_IF_1_DEVICE_ID 0
#define XPAR_MB_MAILBOX_IF_1_BASEADDR 0x43800000
#define XPAR_MB_MAILBOX_IF_1_USE_FSL 0
#define XPAR_MB_MAILBOX_IF_1_SEND_FSL 0
#define XPAR_MB_MAILBOX_IF_1_RECV_FSL 0

/* Definition for TestApp ID */
#define XPAR_MB_MAILBOX_TESTAPP_ID 0

/* Definitions for driver MAILBOX */
#define XPAR_XMBOX_NUM_INSTANCES 1

/******************************************************************/


/* Canonical definitions for peripheral MB_MAILBOX IF 1 */
#define XPAR_MBOX_0_DEVICE_ID XPAR_MB_MAILBOX_IF_1_DEVICE_ID
#define XPAR_MBOX_0_BASEADDR 0x43800000
#define XPAR_MBOX_0_HIGHADDR 0x4380FFFF
#define XPAR_MBOX_0_USE_FSL XPAR_MB_MAILBOX_IF_1_USE_FSL
#define XPAR_MBOX_0_SEND_FSL XPAR_MB_MAILBOX_IF_1_SEND_FSL
#define XPAR_MBOX_0_RECV_FSL XPAR_MB_MAILBOX_IF_1_RECV_FSL


/******************************************************************/

/* Definitions for driver RADIO_CONTROLLER_AXI */
#define XPAR_RADIO_CONTROLLER_NUM_INSTANCES 1

/* Definitions for peripheral RADIO_CONTROLLER_0 */
#define XPAR_RADIO_CONTROLLER_0_DEVICE_ID 0
#define XPAR_RADIO_CONTROLLER_0_BASEADDR 0x7AC00000
#define XPAR_RADIO_CONTROLLER_0_HIGHADDR 0x7AC0FFFF


/******************************************************************/

/* Definitions for driver W3_AD_CONTROLLER_AXI */
#define XPAR_W3_AD_CONTROLLER_NUM_INSTANCES 1

/* Definitions for peripheral W3_AD_CONTROLLER_0 */
#define XPAR_W3_AD_CONTROLLER_0_DEVICE_ID 0
#define XPAR_W3_AD_CONTROLLER_0_BASEADDR 0x76000000
#define XPAR_W3_AD_CONTROLLER_0_HIGHADDR 0x7600FFFF


/******************************************************************/

/* Definitions for driver W3_CLOCK_CONTROLLER_AXI */
#define XPAR_W3_CLOCK_CONTROLLER_NUM_INSTANCES 1

/* Definitions for peripheral W3_CLOCK_CONTROLLER_0 */
#define XPAR_W3_CLOCK_CONTROLLER_0_DEVICE_ID 0
#define XPAR_W3_CLOCK_CONTROLLER_0_BASEADDR 0x70420000
#define XPAR_W3_CLOCK_CONTROLLER_0_HIGHADDR 0x7042FFFF


/******************************************************************/

/* Definitions for driver W3_IIC_EEPROM_AXI */
#define XPAR_W3_IIC_EEPROM_NUM_INSTANCES 1

/* Definitions for peripheral W3_IIC_EEPROM_ONBOARD */
#define XPAR_W3_IIC_EEPROM_ONBOARD_DEVICE_ID 0
#define XPAR_W3_IIC_EEPROM_ONBOARD_BASEADDR 0x70400000
#define XPAR_W3_IIC_EEPROM_ONBOARD_HIGHADDR 0x7040FFFF


/******************************************************************/

/* Definitions for driver W3_USERIO_AXI */
#define XPAR_W3_USERIO_AXI_NUM_INSTANCES 1

/* Definitions for peripheral W3_USERIO */
#define XPAR_W3_USERIO_DEVICE_ID 0
#define XPAR_W3_USERIO_BASEADDR 0x80000000
#define XPAR_W3_USERIO_HIGHADDR 0x80000FFF


/******************************************************************/

/* Definitions for driver WLAN_AGC_AXIW */
#define XPAR_WLAN_AGC_AXIW_NUM_INSTANCES 1

/* Definitions for peripheral WLAN_AGC */
#define XPAR_WLAN_AGC_MEMMAP_TIMING_RESET_N_BITS 32
#define XPAR_WLAN_AGC_MEMMAP_TIMING_RESET_BIN_PT 0
#define XPAR_WLAN_AGC_MEMMAP_RSSI_PWR_CALIB_N_BITS 32
#define XPAR_WLAN_AGC_MEMMAP_RSSI_PWR_CALIB_BIN_PT 0
#define XPAR_WLAN_AGC_MEMMAP_IIR_COEF_B0_N_BITS 18
#define XPAR_WLAN_AGC_MEMMAP_IIR_COEF_B0_BIN_PT 17
#define XPAR_WLAN_AGC_MEMMAP_IIR_COEF_A1_N_BITS 18
#define XPAR_WLAN_AGC_MEMMAP_IIR_COEF_A1_BIN_PT 17
#define XPAR_WLAN_AGC_MEMMAP_RESET_N_BITS 32
#define XPAR_WLAN_AGC_MEMMAP_RESET_BIN_PT 0
#define XPAR_WLAN_AGC_MEMMAP_TIMING_AGC_N_BITS 32
#define XPAR_WLAN_AGC_MEMMAP_TIMING_AGC_BIN_PT 0
#define XPAR_WLAN_AGC_MEMMAP_TARGET_N_BITS 32
#define XPAR_WLAN_AGC_MEMMAP_TARGET_BIN_PT 0
#define XPAR_WLAN_AGC_MEMMAP_CONFIG_N_BITS 32
#define XPAR_WLAN_AGC_MEMMAP_CONFIG_BIN_PT 0
#define XPAR_WLAN_AGC_MEMMAP_TIMING_DCO_N_BITS 32
#define XPAR_WLAN_AGC_MEMMAP_TIMING_DCO_BIN_PT 0
#define XPAR_WLAN_AGC_DEVICE_ID 0
#define XPAR_WLAN_AGC_BASEADDR 0x7EA00000


/******************************************************************/


/* Definitions (address parameters) for peripheral WLAN_AGC */
#define XPAR_WLAN_AGC_MEMMAP_TIMING_RESET 0x7EA00800
#define XPAR_WLAN_AGC_MEMMAP_RSSI_PWR_CALIB 0x7EA00804
#define XPAR_WLAN_AGC_MEMMAP_IIR_COEF_B0 0x7EA00808
#define XPAR_WLAN_AGC_MEMMAP_IIR_COEF_A1 0x7EA0080C
#define XPAR_WLAN_AGC_MEMMAP_RESET 0x7EA00810
#define XPAR_WLAN_AGC_MEMMAP_TIMING_AGC 0x7EA00814
#define XPAR_WLAN_AGC_MEMMAP_TARGET 0x7EA00818
#define XPAR_WLAN_AGC_MEMMAP_CONFIG 0x7EA0081C
#define XPAR_WLAN_AGC_MEMMAP_TIMING_DCO 0x7EA00820
/* software driver settings for peripheral WLAN_AGC */
#define XPAR_WLAN_AGC_XC_VERSION   1
#define XPAR_WLAN_AGC_XC_CREATE    xc_wlan_agc_axiw_create
#define XPAR_WLAN_AGC_XC_RELEASE   xc_wlan_agc_axiw_release
#define XPAR_WLAN_AGC_XC_OPEN      xc_wlan_agc_axiw_open
#define XPAR_WLAN_AGC_XC_CLOSE     xc_wlan_agc_axiw_close
#define XPAR_WLAN_AGC_XC_READ      xc_wlan_agc_axiw_read
#define XPAR_WLAN_AGC_XC_WRITE     xc_wlan_agc_axiw_write
#define XPAR_WLAN_AGC_XC_GET_SHMEM xc_wlan_agc_axiw_getshmem


/******************************************************************/

/* Definitions for driver WLAN_MAC_DCF_HW_AXIW */
#define XPAR_WLAN_MAC_DCF_HW_AXIW_NUM_INSTANCES 1

/* Definitions for peripheral WLAN_MAC_DCF_HW */
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_RX_START_TIMESTAMP_MSB_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_RX_START_TIMESTAMP_MSB_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_RX_START_TIMESTAMP_LSB_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_RX_START_TIMESTAMP_LSB_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_RX_RATE_LENGTH_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_RX_RATE_LENGTH_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TIMESTAMP_MSB_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TIMESTAMP_MSB_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TIMESTAMP_LSB_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TIMESTAMP_LSB_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_LATEST_RX_BYTE_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_LATEST_RX_BYTE_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_STATUS_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_STATUS_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_AUTO_TX_PARAMS_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_AUTO_TX_PARAMS_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_CALIB_TIMES_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_CALIB_TIMES_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_LOG_CONFIG_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_LOG_CONFIG_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_IFS_INTERVALS2_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_IFS_INTERVALS2_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_IFS_INTERVALS1_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_IFS_INTERVALS1_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TX_START_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TX_START_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_MPDU_TX_PARAMS_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_MPDU_TX_PARAMS_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_CONTROL_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_CONTROL_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TIMESTAMP_SET_LSB_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TIMESTAMP_SET_LSB_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TIMESTAMP_SET_MSB_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TIMESTAMP_SET_MSB_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_BACKOFF_CTRL_N_BITS 32
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_BACKOFF_CTRL_BIN_PT 0
#define XPAR_WLAN_MAC_DCF_HW_DEVICE_ID 0
#define XPAR_WLAN_MAC_DCF_HW_BASEADDR 0x7BE00000


/******************************************************************/


/* Definitions (address parameters) for peripheral WLAN_MAC_DCF_HW */
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_RX_START_TIMESTAMP_MSB 0x7BE0082C
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_RX_START_TIMESTAMP_LSB 0x7BE00830
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_RX_RATE_LENGTH 0x7BE00834
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TIMESTAMP_MSB 0x7BE00838
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TIMESTAMP_LSB 0x7BE0083C
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_LATEST_RX_BYTE 0x7BE00840
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_STATUS 0x7BE00844
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_AUTO_TX_PARAMS 0x7BE00800
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_CALIB_TIMES 0x7BE00804
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_LOG_CONFIG 0x7BE00808
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_IFS_INTERVALS2 0x7BE0080C
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_IFS_INTERVALS1 0x7BE00810
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TX_START 0x7BE00814
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_MPDU_TX_PARAMS 0x7BE00818
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_CONTROL 0x7BE0081C
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TIMESTAMP_SET_LSB 0x7BE00820
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_TIMESTAMP_SET_MSB 0x7BE00824
#define XPAR_WLAN_MAC_DCF_HW_MEMMAP_BACKOFF_CTRL 0x7BE00828
/* software driver settings for peripheral WLAN_MAC_DCF_HW */
#define XPAR_WLAN_MAC_DCF_HW_XC_VERSION   1
#define XPAR_WLAN_MAC_DCF_HW_XC_CREATE    xc_wlan_mac_dcf_hw_axiw_create
#define XPAR_WLAN_MAC_DCF_HW_XC_RELEASE   xc_wlan_mac_dcf_hw_axiw_release
#define XPAR_WLAN_MAC_DCF_HW_XC_OPEN      xc_wlan_mac_dcf_hw_axiw_open
#define XPAR_WLAN_MAC_DCF_HW_XC_CLOSE     xc_wlan_mac_dcf_hw_axiw_close
#define XPAR_WLAN_MAC_DCF_HW_XC_READ      xc_wlan_mac_dcf_hw_axiw_read
#define XPAR_WLAN_MAC_DCF_HW_XC_WRITE     xc_wlan_mac_dcf_hw_axiw_write
#define XPAR_WLAN_MAC_DCF_HW_XC_GET_SHMEM xc_wlan_mac_dcf_hw_axiw_getshmem


/******************************************************************/

/* Definitions for driver WLAN_PHY_RX_PMD_AXIW */
#define XPAR_WLAN_PHY_RX_PMD_AXIW_NUM_INSTANCES 1

/* Definitions for peripheral WLAN_PHY_RX */
#define XPAR_WLAN_PHY_RX_MEMMAP_RX_PKT_AGC_GAINS_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_RX_PKT_AGC_GAINS_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_RX_PKT_RSSI_AB_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_RX_PKT_RSSI_AB_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_SIGNAL_FIELD_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_SIGNAL_FIELD_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_STATUS_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_STATUS_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_DEBUG_GPIO_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_DEBUG_GPIO_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_RSSI_THRESH_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_RSSI_THRESH_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_CONFIG_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_CONFIG_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_DSSS_RX_CONFIG_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_DSSS_RX_CONFIG_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_PKT_BUF_SEL_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_PKT_BUF_SEL_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_PKTDET_AUTOCORR_CONFIG_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_PKTDET_AUTOCORR_CONFIG_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_FEC_CONFIG_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_FEC_CONFIG_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_CONTROL_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_CONTROL_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_LTS_CORR_THRESH_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_LTS_CORR_THRESH_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_LTS_CORR_CONFIG_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_LTS_CORR_CONFIG_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_PHY_CCA_CONFIG_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_PHY_CCA_CONFIG_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_PKTDET_RSSI_CONFIG_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_PKTDET_RSSI_CONFIG_BIN_PT 0
#define XPAR_WLAN_PHY_RX_MEMMAP_FFT_CONFIG_N_BITS 32
#define XPAR_WLAN_PHY_RX_MEMMAP_FFT_CONFIG_BIN_PT 0
#define XPAR_WLAN_PHY_RX_DEVICE_ID 0
#define XPAR_WLAN_PHY_RX_BASEADDR 0x78E20000


/******************************************************************/


/* Definitions (address parameters) for peripheral WLAN_PHY_RX */
#define XPAR_WLAN_PHY_RX_MEMMAP_RX_PKT_AGC_GAINS 0x78E20834
#define XPAR_WLAN_PHY_RX_MEMMAP_RX_PKT_RSSI_AB 0x78E20838
#define XPAR_WLAN_PHY_RX_MEMMAP_SIGNAL_FIELD 0x78E2083C
#define XPAR_WLAN_PHY_RX_MEMMAP_STATUS 0x78E20840
#define XPAR_WLAN_PHY_RX_MEMMAP_DEBUG_GPIO 0x78E20800
#define XPAR_WLAN_PHY_RX_MEMMAP_RSSI_THRESH 0x78E20804
#define XPAR_WLAN_PHY_RX_MEMMAP_CONFIG 0x78E20808
#define XPAR_WLAN_PHY_RX_MEMMAP_DSSS_RX_CONFIG 0x78E2080C
#define XPAR_WLAN_PHY_RX_MEMMAP_PKT_BUF_SEL 0x78E20810
#define XPAR_WLAN_PHY_RX_MEMMAP_PKTDET_AUTOCORR_CONFIG 0x78E20814
#define XPAR_WLAN_PHY_RX_MEMMAP_FEC_CONFIG 0x78E20818
#define XPAR_WLAN_PHY_RX_MEMMAP_CONTROL 0x78E2081C
#define XPAR_WLAN_PHY_RX_MEMMAP_LTS_CORR_THRESH 0x78E20820
#define XPAR_WLAN_PHY_RX_MEMMAP_LTS_CORR_CONFIG 0x78E20824
#define XPAR_WLAN_PHY_RX_MEMMAP_PHY_CCA_CONFIG 0x78E20828
#define XPAR_WLAN_PHY_RX_MEMMAP_PKTDET_RSSI_CONFIG 0x78E2082C
#define XPAR_WLAN_PHY_RX_MEMMAP_FFT_CONFIG 0x78E20830
/* software driver settings for peripheral WLAN_PHY_RX */
#define XPAR_WLAN_PHY_RX_XC_VERSION   1
#define XPAR_WLAN_PHY_RX_XC_CREATE    xc_wlan_phy_rx_pmd_axiw_create
#define XPAR_WLAN_PHY_RX_XC_RELEASE   xc_wlan_phy_rx_pmd_axiw_release
#define XPAR_WLAN_PHY_RX_XC_OPEN      xc_wlan_phy_rx_pmd_axiw_open
#define XPAR_WLAN_PHY_RX_XC_CLOSE     xc_wlan_phy_rx_pmd_axiw_close
#define XPAR_WLAN_PHY_RX_XC_READ      xc_wlan_phy_rx_pmd_axiw_read
#define XPAR_WLAN_PHY_RX_XC_WRITE     xc_wlan_phy_rx_pmd_axiw_write
#define XPAR_WLAN_PHY_RX_XC_GET_SHMEM xc_wlan_phy_rx_pmd_axiw_getshmem


/******************************************************************/

/* Definitions for driver WLAN_PHY_TX_PMD_AXIW */
#define XPAR_WLAN_PHY_TX_PMD_AXIW_NUM_INSTANCES 1

/* Definitions for peripheral WLAN_PHY_TX */
#define XPAR_WLAN_PHY_TX_MEMMAP_STATUS_N_BITS 32
#define XPAR_WLAN_PHY_TX_MEMMAP_STATUS_BIN_PT 0
#define XPAR_WLAN_PHY_TX_MEMMAP_TIMING_N_BITS 32
#define XPAR_WLAN_PHY_TX_MEMMAP_TIMING_BIN_PT 0
#define XPAR_WLAN_PHY_TX_MEMMAP_CONFIG_N_BITS 32
#define XPAR_WLAN_PHY_TX_MEMMAP_CONFIG_BIN_PT 0
#define XPAR_WLAN_PHY_TX_MEMMAP_PKT_BUF_SEL_N_BITS 32
#define XPAR_WLAN_PHY_TX_MEMMAP_PKT_BUF_SEL_BIN_PT 0
#define XPAR_WLAN_PHY_TX_MEMMAP_OUTPUT_SCALING_N_BITS 32
#define XPAR_WLAN_PHY_TX_MEMMAP_OUTPUT_SCALING_BIN_PT 0
#define XPAR_WLAN_PHY_TX_MEMMAP_TX_START_N_BITS 32
#define XPAR_WLAN_PHY_TX_MEMMAP_TX_START_BIN_PT 0
#define XPAR_WLAN_PHY_TX_MEMMAP_FFT_CONFIG_N_BITS 32
#define XPAR_WLAN_PHY_TX_MEMMAP_FFT_CONFIG_BIN_PT 0
#define XPAR_WLAN_PHY_TX_DEVICE_ID 0
#define XPAR_WLAN_PHY_TX_BASEADDR 0x78E00000


/******************************************************************/


/* Definitions (address parameters) for peripheral WLAN_PHY_TX */
#define XPAR_WLAN_PHY_TX_MEMMAP_STATUS 0x78E00818
#define XPAR_WLAN_PHY_TX_MEMMAP_TIMING 0x78E00800
#define XPAR_WLAN_PHY_TX_MEMMAP_CONFIG 0x78E00804
#define XPAR_WLAN_PHY_TX_MEMMAP_PKT_BUF_SEL 0x78E00808
#define XPAR_WLAN_PHY_TX_MEMMAP_OUTPUT_SCALING 0x78E0080C
#define XPAR_WLAN_PHY_TX_MEMMAP_TX_START 0x78E00810
#define XPAR_WLAN_PHY_TX_MEMMAP_FFT_CONFIG 0x78E00814
/* software driver settings for peripheral WLAN_PHY_TX */
#define XPAR_WLAN_PHY_TX_XC_VERSION   1
#define XPAR_WLAN_PHY_TX_XC_CREATE    xc_wlan_phy_tx_pmd_axiw_create
#define XPAR_WLAN_PHY_TX_XC_RELEASE   xc_wlan_phy_tx_pmd_axiw_release
#define XPAR_WLAN_PHY_TX_XC_OPEN      xc_wlan_phy_tx_pmd_axiw_open
#define XPAR_WLAN_PHY_TX_XC_CLOSE     xc_wlan_phy_tx_pmd_axiw_close
#define XPAR_WLAN_PHY_TX_XC_READ      xc_wlan_phy_tx_pmd_axiw_read
#define XPAR_WLAN_PHY_TX_XC_WRITE     xc_wlan_phy_tx_pmd_axiw_write
#define XPAR_WLAN_PHY_TX_XC_GET_SHMEM xc_wlan_phy_tx_pmd_axiw_getshmem


/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_M_AXI_DP_FREQ_HZ 160000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 160000000
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 160000000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 160000000

/******************************************************************/


/* Definitions for peripheral MB_LOW */
#define XPAR_MB_LOW_SCO 0
#define XPAR_MB_LOW_FREQ 160000000
#define XPAR_MB_LOW_DATA_SIZE 32
#define XPAR_MB_LOW_DYNAMIC_BUS_SIZING 1
#define XPAR_MB_LOW_AVOID_PRIMITIVES 0
#define XPAR_MB_LOW_FAULT_TOLERANT 0
#define XPAR_MB_LOW_ECC_USE_CE_EXCEPTION 0
#define XPAR_MB_LOW_LOCKSTEP_SLAVE 0
#define XPAR_MB_LOW_ENDIANNESS 1
#define XPAR_MB_LOW_AREA_OPTIMIZED 0
#define XPAR_MB_LOW_OPTIMIZATION 0
#define XPAR_MB_LOW_INTERCONNECT 2
#define XPAR_MB_LOW_STREAM_INTERCONNECT 0
#define XPAR_MB_LOW_BASE_VECTORS 0x00000000
#define XPAR_MB_LOW_DPLB_DWIDTH 32
#define XPAR_MB_LOW_DPLB_NATIVE_DWIDTH 32
#define XPAR_MB_LOW_DPLB_BURST_EN 0
#define XPAR_MB_LOW_DPLB_P2P 0
#define XPAR_MB_LOW_IPLB_DWIDTH 32
#define XPAR_MB_LOW_IPLB_NATIVE_DWIDTH 32
#define XPAR_MB_LOW_IPLB_BURST_EN 0
#define XPAR_MB_LOW_IPLB_P2P 0
#define XPAR_MB_LOW_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MB_LOW_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MB_LOW_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MB_LOW_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MB_LOW_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MB_LOW_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MB_LOW_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MB_LOW_M_AXI_DP_PROTOCOL AXI4LITE
#define XPAR_MB_LOW_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MB_LOW_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MB_LOW_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MB_LOW_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MB_LOW_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MB_LOW_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MB_LOW_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MB_LOW_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MB_LOW_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MB_LOW_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MB_LOW_M_AXI_IP_PROTOCOL AXI4LITE
#define XPAR_MB_LOW_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MB_LOW_D_AXI 1
#define XPAR_MB_LOW_D_PLB 0
#define XPAR_MB_LOW_D_LMB 1
#define XPAR_MB_LOW_I_AXI 0
#define XPAR_MB_LOW_I_PLB 0
#define XPAR_MB_LOW_I_LMB 1
#define XPAR_MB_LOW_USE_MSR_INSTR 1
#define XPAR_MB_LOW_USE_PCMP_INSTR 1
#define XPAR_MB_LOW_USE_BARREL 1
#define XPAR_MB_LOW_USE_DIV 0
#define XPAR_MB_LOW_USE_HW_MUL 1
#define XPAR_MB_LOW_USE_FPU 0
#define XPAR_MB_LOW_USE_REORDER_INSTR 1
#define XPAR_MB_LOW_UNALIGNED_EXCEPTIONS 1
#define XPAR_MB_LOW_ILL_OPCODE_EXCEPTION 1
#define XPAR_MB_LOW_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MB_LOW_M_AXI_D_BUS_EXCEPTION 1
#define XPAR_MB_LOW_IPLB_BUS_EXCEPTION 0
#define XPAR_MB_LOW_DPLB_BUS_EXCEPTION 0
#define XPAR_MB_LOW_DIV_ZERO_EXCEPTION 0
#define XPAR_MB_LOW_FPU_EXCEPTION 0
#define XPAR_MB_LOW_FSL_EXCEPTION 0
#define XPAR_MB_LOW_USE_STACK_PROTECTION 0
#define XPAR_MB_LOW_PVR 2
#define XPAR_MB_LOW_PVR_USER1 0x00
#define XPAR_MB_LOW_PVR_USER2 0x00000000
#define XPAR_MB_LOW_DEBUG_ENABLED 1
#define XPAR_MB_LOW_NUMBER_OF_PC_BRK 4
#define XPAR_MB_LOW_NUMBER_OF_RD_ADDR_BRK 2
#define XPAR_MB_LOW_NUMBER_OF_WR_ADDR_BRK 2
#define XPAR_MB_LOW_INTERRUPT_IS_EDGE 0
#define XPAR_MB_LOW_EDGE_IS_POSITIVE 1
#define XPAR_MB_LOW_RESET_MSR 0x00000000
#define XPAR_MB_LOW_OPCODE_0X0_ILLEGAL 1
#define XPAR_MB_LOW_FSL_LINKS 0
#define XPAR_MB_LOW_FSL_DATA_SIZE 32
#define XPAR_MB_LOW_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MB_LOW_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MB_LOW_M0_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S0_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M1_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S1_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M2_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S2_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M3_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S3_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M4_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S4_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M5_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S5_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M6_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S6_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M7_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S7_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M8_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S8_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M9_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S9_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M10_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S10_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M11_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S11_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M12_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S12_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M13_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S13_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M14_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S14_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_M15_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_S15_AXIS_DATA_WIDTH 32
#define XPAR_MB_LOW_ICACHE_BASEADDR 0x00000000
#define XPAR_MB_LOW_ICACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MB_LOW_USE_ICACHE 0
#define XPAR_MB_LOW_ALLOW_ICACHE_WR 1
#define XPAR_MB_LOW_ADDR_TAG_BITS 0
#define XPAR_MB_LOW_CACHE_BYTE_SIZE 64
#define XPAR_MB_LOW_ICACHE_USE_FSL 0
#define XPAR_MB_LOW_ICACHE_LINE_LEN 4
#define XPAR_MB_LOW_ICACHE_ALWAYS_USED 0
#define XPAR_MB_LOW_ICACHE_INTERFACE 0
#define XPAR_MB_LOW_ICACHE_VICTIMS 0
#define XPAR_MB_LOW_ICACHE_STREAMS 0
#define XPAR_MB_LOW_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MB_LOW_ICACHE_DATA_WIDTH 0
#define XPAR_MB_LOW_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MB_LOW_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MB_LOW_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MB_LOW_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MB_LOW_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MB_LOW_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MB_LOW_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MB_LOW_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MB_LOW_M_AXI_IC_USER_VALUE 0b11111
#define XPAR_MB_LOW_M_AXI_IC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MB_LOW_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MB_LOW_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MB_LOW_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MB_LOW_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MB_LOW_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MB_LOW_INTERCONNECT_M_AXI_IC_READ_ISSUING 2
#define XPAR_MB_LOW_DCACHE_BASEADDR 0x80000000
#define XPAR_MB_LOW_DCACHE_HIGHADDR 0xFFFFFFFF
#define XPAR_MB_LOW_USE_DCACHE 1
#define XPAR_MB_LOW_ALLOW_DCACHE_WR 1
#define XPAR_MB_LOW_DCACHE_ADDR_TAG 25
#define XPAR_MB_LOW_DCACHE_BYTE_SIZE 64
#define XPAR_MB_LOW_DCACHE_USE_FSL 0
#define XPAR_MB_LOW_DCACHE_LINE_LEN 4
#define XPAR_MB_LOW_DCACHE_ALWAYS_USED 1
#define XPAR_MB_LOW_DCACHE_INTERFACE 0
#define XPAR_MB_LOW_DCACHE_USE_WRITEBACK 0
#define XPAR_MB_LOW_DCACHE_VICTIMS 0
#define XPAR_MB_LOW_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MB_LOW_DCACHE_DATA_WIDTH 0
#define XPAR_MB_LOW_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MB_LOW_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MB_LOW_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MB_LOW_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MB_LOW_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MB_LOW_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MB_LOW_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MB_LOW_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MB_LOW_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MB_LOW_M_AXI_DC_USER_VALUE 0b11111
#define XPAR_MB_LOW_M_AXI_DC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MB_LOW_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MB_LOW_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MB_LOW_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MB_LOW_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MB_LOW_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MB_LOW_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MB_LOW_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MB_LOW_USE_MMU 0
#define XPAR_MB_LOW_MMU_DTLB_SIZE 4
#define XPAR_MB_LOW_MMU_ITLB_SIZE 2
#define XPAR_MB_LOW_MMU_TLB_ACCESS 3
#define XPAR_MB_LOW_MMU_ZONES 16
#define XPAR_MB_LOW_MMU_PRIVILEGED_INSTR 0
#define XPAR_MB_LOW_USE_INTERRUPT 0
#define XPAR_MB_LOW_USE_EXT_BRK 1
#define XPAR_MB_LOW_USE_EXT_NM_BRK 1
#define XPAR_MB_LOW_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MB_LOW_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MB_LOW_PC_WIDTH 32
#define XPAR_MB_LOW_INTERCONNECT_M_AXI_DC_AW_REGISTER 7
#define XPAR_MB_LOW_INTERCONNECT_M_AXI_DC_AR_REGISTER 7
#define XPAR_MB_LOW_INTERCONNECT_M_AXI_DC_W_REGISTER 1
#define XPAR_MB_LOW_INTERCONNECT_M_AXI_DC_R_REGISTER 1
#define XPAR_MB_LOW_INTERCONNECT_M_AXI_DC_B_REGISTER 7

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_MICROBLAZE_ID 0
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_FREQ 160000000
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_AVOID_PRIMITIVES 0
#define XPAR_MICROBLAZE_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_LOCKSTEP_SLAVE 0
#define XPAR_MICROBLAZE_ENDIANNESS 1
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_INTERCONNECT 2
#define XPAR_MICROBLAZE_STREAM_INTERCONNECT 0
#define XPAR_MICROBLAZE_BASE_VECTORS 0x00000000
#define XPAR_MICROBLAZE_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_DPLB_P2P 0
#define XPAR_MICROBLAZE_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_IPLB_P2P 0
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_READ_ISSUING 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DP_WRITE_ISSUING 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IP_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_PROTOCOL AXI4LITE
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IP_READ_ISSUING 1
#define XPAR_MICROBLAZE_D_AXI 1
#define XPAR_MICROBLAZE_D_PLB 0
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_AXI 0
#define XPAR_MICROBLAZE_I_PLB 0
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_BARREL 1
#define XPAR_MICROBLAZE_USE_DIV 0
#define XPAR_MICROBLAZE_USE_HW_MUL 1
#define XPAR_MICROBLAZE_USE_FPU 0
#define XPAR_MICROBLAZE_USE_REORDER_INSTR 1
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 1
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 1
#define XPAR_MICROBLAZE_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_D_BUS_EXCEPTION 1
#define XPAR_MICROBLAZE_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_USE_STACK_PROTECTION 0
#define XPAR_MICROBLAZE_PVR 2
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 4
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 2
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 2
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 1
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 0
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 0
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 64
#define XPAR_MICROBLAZE_ICACHE_USE_FSL 0
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_ICACHE_INTERFACE 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_WRITE 0
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_M_AXI_IC_USER_VALUE 0b11111
#define XPAR_MICROBLAZE_M_AXI_IC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MICROBLAZE_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_IC_READ_ISSUING 2
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x80000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0xFFFFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 1
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 25
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 64
#define XPAR_MICROBLAZE_DCACHE_USE_FSL 0
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_DCACHE_INTERFACE 0
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_THREADS 0
#define XPAR_MICROBLAZE_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_READ 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_WRITE 1
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_NARROW_BURST 0
#define XPAR_MICROBLAZE_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_PROTOCOL AXI4
#define XPAR_MICROBLAZE_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_M_AXI_DC_USER_VALUE 0b11111
#define XPAR_MICROBLAZE_M_AXI_DC_SUPPORTS_USER_SIGNALS 1
#define XPAR_MICROBLAZE_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_READ_ISSUING 2
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_WRITE_ISSUING 32
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_MMU_PRIVILEGED_INSTR 0
#define XPAR_MICROBLAZE_USE_INTERRUPT 0
#define XPAR_MICROBLAZE_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_PC_WIDTH 32
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_AW_REGISTER 7
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_AR_REGISTER 7
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_W_REGISTER 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_R_REGISTER 1
#define XPAR_MICROBLAZE_INTERCONNECT_M_AXI_DC_B_REGISTER 7
#define XPAR_MICROBLAZE_HW_VER "8.40.b"

/******************************************************************/

