<stg><name>dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7></name>


<trans_list>

<trans id="87" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.i.preheader:0  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %.preheader74.i.preheader ], [ false, %ReuseLoop_end ], [ true, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0">
<![CDATA[
rewind_header:12  %w_index18 = phi i5 [ 0, %.preheader74.i.preheader ], [ %w_index, %ReuseLoop_end ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="w_index18"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:0  %data_9_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_5"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:1  %data_8_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_5"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:2  %data_7_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_5"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:3  %data_6_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_5"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:4  %data_5_V_read25 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read25"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:5  %data_4_V_read24 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read24"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:6  %data_3_V_read23 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read23"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:7  %data_2_V_read22 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read22"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:8  %data_1_V_read21 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read21"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
rewind_init:9  %data_0_V_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_6"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:10  br label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="5">
<![CDATA[
ReuseLoop_begin:13  %zext_ln133 = zext i5 %w_index18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:14  %outidx_addr = getelementptr [30 x i2]* @outidx, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="outidx_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="5">
<![CDATA[
ReuseLoop_begin:15  %out_index = load i2* %outidx_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop_begin:18  %w7_V_addr = getelementptr [30 x i12]* @w7_V, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="w7_V_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="5">
<![CDATA[
ReuseLoop_begin:19  %w7_V_load = load i12* %w7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w7_V_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReuseLoop_begin:26  %w_index = add i5 1, %w_index18

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReuseLoop_end:10  %icmp_ln129 = icmp eq i5 %w_index18, -3

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop_end:12  br i1 %icmp_ln129, label %.preheader.i.0, label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.0:4  br label %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:1  %data_0_V_read20_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_0_V_read20_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_0_V_read20_rewind"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:2  %data_1_V_read21_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_1_V_read21_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_1_V_read21_rewind"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:3  %data_2_V_read22_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_2_V_read22_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_2_V_read22_rewind"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:4  %data_3_V_read23_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_3_V_read23_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_3_V_read23_rewind"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:5  %data_4_V_read24_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_4_V_read24_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_4_V_read24_rewind"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:6  %data_5_V_read25_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_5_V_read25_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_5_V_read25_rewind"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:7  %data_6_V_read26_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_6_V_read26_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_6_V_read26_rewind"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:8  %data_7_V_read27_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_7_V_read27_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_7_V_read27_rewind"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:9  %data_8_V_read28_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_8_V_read28_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_8_V_read28_rewind"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:10  %data_9_V_read29_rewind = phi i16 [ undef, %.preheader74.i.preheader ], [ %data_9_V_read29_phi, %ReuseLoop_end ], [ undef, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="data_9_V_read29_rewind"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:11  %in_index_0_i19 = phi i32 [ 0, %.preheader74.i.preheader ], [ %select_ln148, %ReuseLoop_end ], [ 0, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="in_index_0_i19"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:19  br i1 %do_init, label %rewind_init, label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:0  %data_0_V_read20_phi = phi i16 [ %data_0_V_read_6, %rewind_init ], [ %data_0_V_read20_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_0_V_read20_phi"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:1  %data_1_V_read21_phi = phi i16 [ %data_1_V_read21, %rewind_init ], [ %data_1_V_read21_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_1_V_read21_phi"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:2  %data_2_V_read22_phi = phi i16 [ %data_2_V_read22, %rewind_init ], [ %data_2_V_read22_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_2_V_read22_phi"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:3  %data_3_V_read23_phi = phi i16 [ %data_3_V_read23, %rewind_init ], [ %data_3_V_read23_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_3_V_read23_phi"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:4  %data_4_V_read24_phi = phi i16 [ %data_4_V_read24, %rewind_init ], [ %data_4_V_read24_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_4_V_read24_phi"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:5  %data_5_V_read25_phi = phi i16 [ %data_5_V_read25, %rewind_init ], [ %data_5_V_read25_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_5_V_read25_phi"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:6  %data_6_V_read26_phi = phi i16 [ %data_6_V_read_5, %rewind_init ], [ %data_6_V_read26_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_6_V_read26_phi"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:7  %data_7_V_read27_phi = phi i16 [ %data_7_V_read_5, %rewind_init ], [ %data_7_V_read27_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_7_V_read27_phi"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:8  %data_8_V_read28_phi = phi i16 [ %data_8_V_read_5, %rewind_init ], [ %data_8_V_read28_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_8_V_read28_phi"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:9  %data_9_V_read29_phi = phi i16 [ %data_9_V_read_5, %rewind_init ], [ %data_9_V_read29_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="data_9_V_read29_phi"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="5">
<![CDATA[
ReuseLoop_begin:15  %out_index = load i2* %outidx_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="32">
<![CDATA[
ReuseLoop_begin:16  %trunc_ln139 = trunc i32 %in_index_0_i19 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln139"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
ReuseLoop_begin:17  %tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %data_0_V_read20_phi, i16 %data_1_V_read21_phi, i16 %data_2_V_read22_phi, i16 %data_3_V_read23_phi, i16 %data_4_V_read24_phi, i16 %data_5_V_read25_phi, i16 %data_6_V_read26_phi, i16 %data_7_V_read27_phi, i16 %data_8_V_read28_phi, i16 %data_9_V_read29_phi, i4 %trunc_ln139)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="5">
<![CDATA[
ReuseLoop_begin:19  %w7_V_load = load i12* %w7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w7_V_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop_begin:20  %sext_ln1116 = sext i16 %tmp_8 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="26" op_0_bw="12">
<![CDATA[
ReuseLoop_begin:21  %sext_ln1118 = sext i12 %w7_V_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop_begin:22  %r_V = mul i26 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_begin:23  %trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:6  %in_index = add nsw i32 %in_index_0_i19, 1

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop_end:7  %icmp_ln148 = icmp sgt i32 %in_index, 9

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReuseLoop_end:8  %select_ln148 = select i1 %icmp_ln148, i32 0, i32 %in_index

]]></Node>
<StgValue><ssdm name="select_ln148"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:13  %res_0_V_write_assign17 = phi i16 [ 14, %.preheader74.i.preheader ], [ %acc_V_load_1_042, %ReuseLoop_end ], [ 14, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign17"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:14  %res_1_V_write_assign15 = phi i16 [ 34, %.preheader74.i.preheader ], [ %acc_V_load_1_144, %ReuseLoop_end ], [ 34, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign15"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:15  %res_2_V_write_assign13 = phi i16 [ -18, %.preheader74.i.preheader ], [ %acc_V_load_1_246, %ReuseLoop_end ], [ -18, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign13"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:16  %acc_0_V_011 = phi i16 [ 14, %.preheader74.i.preheader ], [ %acc_0_V_1, %ReuseLoop_end ], [ 14, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="acc_0_V_011"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:17  %acc_1_V_010 = phi i16 [ 34, %.preheader74.i.preheader ], [ %acc_1_V_1, %ReuseLoop_end ], [ 34, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="acc_1_V_010"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
rewind_header:18  %acc_2_V_09 = phi i16 [ -18, %.preheader74.i.preheader ], [ %acc_2_V_1, %ReuseLoop_end ], [ -18, %.preheader.i.0 ]

]]></Node>
<StgValue><ssdm name="acc_2_V_09"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:10  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:11  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln130"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="2">
<![CDATA[
ReuseLoop_begin:24  %tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %acc_0_V_011, i16 %acc_1_V_010, i16 %acc_2_V_09, i2 %out_index)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop_begin:25  %acc_0_V = add i16 %tmp_9, %trunc_ln4

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:27  switch i2 %out_index, label %branch2 [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch1:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="out_index" val="!0"/>
<literal name="out_index" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch2:0  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
ReuseLoop_end:0  %acc_2_V_1 = phi i16 [ %acc_0_V, %branch2 ], [ %acc_2_V_09, %branch1 ], [ %acc_2_V_09, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_2_V_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
ReuseLoop_end:1  %acc_1_V_1 = phi i16 [ %acc_1_V_010, %branch2 ], [ %acc_0_V, %branch1 ], [ %acc_1_V_010, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_1_V_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
ReuseLoop_end:2  %acc_0_V_1 = phi i16 [ %acc_0_V_011, %branch2 ], [ %acc_0_V_011, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_0_V_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
ReuseLoop_end:3  %acc_V_load_1_246 = phi i16 [ %acc_0_V, %branch2 ], [ %res_2_V_write_assign13, %branch1 ], [ %res_2_V_write_assign13, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_load_1_246"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
ReuseLoop_end:4  %acc_V_load_1_144 = phi i16 [ %res_1_V_write_assign15, %branch2 ], [ %acc_0_V, %branch1 ], [ %res_1_V_write_assign15, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_load_1_144"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
ReuseLoop_end:5  %acc_V_load_1_042 = phi i16 [ %res_0_V_write_assign17, %branch2 ], [ %res_0_V_write_assign17, %branch1 ], [ %acc_0_V, %ReuseLoop_begin ]

]]></Node>
<StgValue><ssdm name="acc_V_load_1_042"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop_end:9  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str19, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop_end:11  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
.preheader.i.0:0  %mrv = insertvalue { i16, i16, i16 } undef, i16 %acc_V_load_1_042, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
.preheader.i.0:1  %mrv_1 = insertvalue { i16, i16, i16 } %mrv, i16 %acc_V_load_1_144, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
.preheader.i.0:2  %mrv_2 = insertvalue { i16, i16, i16 } %mrv_1, i16 %acc_V_load_1_246, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
.preheader.i.0:3  call void (...)* @_ssdm_op_Return({ i16, i16, i16 } %mrv_2)

]]></Node>
<StgValue><ssdm name="return_ln259"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
