--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Counter.twx Counter.ncd -o Counter.twr Counter.pcf
-ucf Counter.ucf

Design file:              Counter.ncd
Physical constraint file: Counter.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 784 paths analyzed, 68 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.101ns.
--------------------------------------------------------------------------------

Paths for end point count_int_27 (SLICE_X76Y39.CIN), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_3 (FF)
  Destination:          count_int_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.101ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_int_3 to count_int_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y27.YQ      Tcko                  0.720   count_int<2>
                                                       count_int_3
    SLICE_X76Y27.G1      net (fanout=1)        0.960   count_int<3>
    SLICE_X76Y27.COUT    Topcyg                1.096   count_int<2>
                                                       Mcount_count_int_lut<3>
                                                       Mcount_count_int_cy<3>
    SLICE_X76Y28.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<3>
    SLICE_X76Y28.COUT    Tbyp                  0.120   count_int<4>
                                                       Mcount_count_int_cy<4>
                                                       Mcount_count_int_cy<5>
    SLICE_X76Y29.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<5>
    SLICE_X76Y29.COUT    Tbyp                  0.120   count_int<6>
                                                       Mcount_count_int_cy<6>
                                                       Mcount_count_int_cy<7>
    SLICE_X76Y30.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<7>
    SLICE_X76Y30.COUT    Tbyp                  0.120   count_int<8>
                                                       Mcount_count_int_cy<8>
                                                       Mcount_count_int_cy<9>
    SLICE_X76Y31.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<9>
    SLICE_X76Y31.COUT    Tbyp                  0.120   count_int<10>
                                                       Mcount_count_int_cy<10>
                                                       Mcount_count_int_cy<11>
    SLICE_X76Y32.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<11>
    SLICE_X76Y32.COUT    Tbyp                  0.120   count_int<12>
                                                       Mcount_count_int_cy<12>
                                                       Mcount_count_int_cy<13>
    SLICE_X76Y33.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<13>
    SLICE_X76Y33.COUT    Tbyp                  0.120   count_int<14>
                                                       Mcount_count_int_cy<14>
                                                       Mcount_count_int_cy<15>
    SLICE_X76Y34.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<15>
    SLICE_X76Y34.COUT    Tbyp                  0.120   count_int<16>
                                                       Mcount_count_int_cy<16>
                                                       Mcount_count_int_cy<17>
    SLICE_X76Y35.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<17>
    SLICE_X76Y35.COUT    Tbyp                  0.120   count_int<18>
                                                       Mcount_count_int_cy<18>
                                                       Mcount_count_int_cy<19>
    SLICE_X76Y36.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<19>
    SLICE_X76Y36.COUT    Tbyp                  0.120   count_int<20>
                                                       Mcount_count_int_cy<20>
                                                       Mcount_count_int_cy<21>
    SLICE_X76Y37.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<21>
    SLICE_X76Y37.COUT    Tbyp                  0.120   count_int<22>
                                                       Mcount_count_int_cy<22>
                                                       Mcount_count_int_cy<23>
    SLICE_X76Y38.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<23>
    SLICE_X76Y38.COUT    Tbyp                  0.120   count_int<24>
                                                       Mcount_count_int_cy<24>
                                                       Mcount_count_int_cy<25>
    SLICE_X76Y39.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<25>
    SLICE_X76Y39.CLK     Tcinck                1.005   count_int<26>
                                                       Mcount_count_int_cy<26>
                                                       Mcount_count_int_xor<27>
                                                       count_int_27
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (4.141ns logic, 0.960ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_2 (FF)
  Destination:          count_int_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.998ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_int_2 to count_int_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y27.XQ      Tcko                  0.720   count_int<2>
                                                       count_int_2
    SLICE_X76Y27.F2      net (fanout=1)        0.869   count_int<2>
    SLICE_X76Y27.COUT    Topcyf                1.084   count_int<2>
                                                       Mcount_count_int_lut<2>
                                                       Mcount_count_int_cy<2>
                                                       Mcount_count_int_cy<3>
    SLICE_X76Y28.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<3>
    SLICE_X76Y28.COUT    Tbyp                  0.120   count_int<4>
                                                       Mcount_count_int_cy<4>
                                                       Mcount_count_int_cy<5>
    SLICE_X76Y29.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<5>
    SLICE_X76Y29.COUT    Tbyp                  0.120   count_int<6>
                                                       Mcount_count_int_cy<6>
                                                       Mcount_count_int_cy<7>
    SLICE_X76Y30.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<7>
    SLICE_X76Y30.COUT    Tbyp                  0.120   count_int<8>
                                                       Mcount_count_int_cy<8>
                                                       Mcount_count_int_cy<9>
    SLICE_X76Y31.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<9>
    SLICE_X76Y31.COUT    Tbyp                  0.120   count_int<10>
                                                       Mcount_count_int_cy<10>
                                                       Mcount_count_int_cy<11>
    SLICE_X76Y32.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<11>
    SLICE_X76Y32.COUT    Tbyp                  0.120   count_int<12>
                                                       Mcount_count_int_cy<12>
                                                       Mcount_count_int_cy<13>
    SLICE_X76Y33.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<13>
    SLICE_X76Y33.COUT    Tbyp                  0.120   count_int<14>
                                                       Mcount_count_int_cy<14>
                                                       Mcount_count_int_cy<15>
    SLICE_X76Y34.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<15>
    SLICE_X76Y34.COUT    Tbyp                  0.120   count_int<16>
                                                       Mcount_count_int_cy<16>
                                                       Mcount_count_int_cy<17>
    SLICE_X76Y35.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<17>
    SLICE_X76Y35.COUT    Tbyp                  0.120   count_int<18>
                                                       Mcount_count_int_cy<18>
                                                       Mcount_count_int_cy<19>
    SLICE_X76Y36.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<19>
    SLICE_X76Y36.COUT    Tbyp                  0.120   count_int<20>
                                                       Mcount_count_int_cy<20>
                                                       Mcount_count_int_cy<21>
    SLICE_X76Y37.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<21>
    SLICE_X76Y37.COUT    Tbyp                  0.120   count_int<22>
                                                       Mcount_count_int_cy<22>
                                                       Mcount_count_int_cy<23>
    SLICE_X76Y38.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<23>
    SLICE_X76Y38.COUT    Tbyp                  0.120   count_int<24>
                                                       Mcount_count_int_cy<24>
                                                       Mcount_count_int_cy<25>
    SLICE_X76Y39.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<25>
    SLICE_X76Y39.CLK     Tcinck                1.005   count_int<26>
                                                       Mcount_count_int_cy<26>
                                                       Mcount_count_int_xor<27>
                                                       count_int_27
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (4.129ns logic, 0.869ns route)
                                                       (82.6% logic, 17.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_3 (FF)
  Destination:          count_int_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.894ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_int_3 to count_int_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y27.YQ      Tcko                  0.720   count_int<2>
                                                       count_int_3
    SLICE_X76Y27.G1      net (fanout=1)        0.960   count_int<3>
    SLICE_X76Y27.COUT    Topcyg                0.889   count_int<2>
                                                       Mcount_count_int_cy<3>
    SLICE_X76Y28.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<3>
    SLICE_X76Y28.COUT    Tbyp                  0.120   count_int<4>
                                                       Mcount_count_int_cy<4>
                                                       Mcount_count_int_cy<5>
    SLICE_X76Y29.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<5>
    SLICE_X76Y29.COUT    Tbyp                  0.120   count_int<6>
                                                       Mcount_count_int_cy<6>
                                                       Mcount_count_int_cy<7>
    SLICE_X76Y30.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<7>
    SLICE_X76Y30.COUT    Tbyp                  0.120   count_int<8>
                                                       Mcount_count_int_cy<8>
                                                       Mcount_count_int_cy<9>
    SLICE_X76Y31.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<9>
    SLICE_X76Y31.COUT    Tbyp                  0.120   count_int<10>
                                                       Mcount_count_int_cy<10>
                                                       Mcount_count_int_cy<11>
    SLICE_X76Y32.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<11>
    SLICE_X76Y32.COUT    Tbyp                  0.120   count_int<12>
                                                       Mcount_count_int_cy<12>
                                                       Mcount_count_int_cy<13>
    SLICE_X76Y33.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<13>
    SLICE_X76Y33.COUT    Tbyp                  0.120   count_int<14>
                                                       Mcount_count_int_cy<14>
                                                       Mcount_count_int_cy<15>
    SLICE_X76Y34.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<15>
    SLICE_X76Y34.COUT    Tbyp                  0.120   count_int<16>
                                                       Mcount_count_int_cy<16>
                                                       Mcount_count_int_cy<17>
    SLICE_X76Y35.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<17>
    SLICE_X76Y35.COUT    Tbyp                  0.120   count_int<18>
                                                       Mcount_count_int_cy<18>
                                                       Mcount_count_int_cy<19>
    SLICE_X76Y36.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<19>
    SLICE_X76Y36.COUT    Tbyp                  0.120   count_int<20>
                                                       Mcount_count_int_cy<20>
                                                       Mcount_count_int_cy<21>
    SLICE_X76Y37.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<21>
    SLICE_X76Y37.COUT    Tbyp                  0.120   count_int<22>
                                                       Mcount_count_int_cy<22>
                                                       Mcount_count_int_cy<23>
    SLICE_X76Y38.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<23>
    SLICE_X76Y38.COUT    Tbyp                  0.120   count_int<24>
                                                       Mcount_count_int_cy<24>
                                                       Mcount_count_int_cy<25>
    SLICE_X76Y39.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<25>
    SLICE_X76Y39.CLK     Tcinck                1.005   count_int<26>
                                                       Mcount_count_int_cy<26>
                                                       Mcount_count_int_xor<27>
                                                       count_int_27
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (3.934ns logic, 0.960ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------

Paths for end point count_int_26 (SLICE_X76Y39.CIN), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_3 (FF)
  Destination:          count_int_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_int_3 to count_int_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y27.YQ      Tcko                  0.720   count_int<2>
                                                       count_int_3
    SLICE_X76Y27.G1      net (fanout=1)        0.960   count_int<3>
    SLICE_X76Y27.COUT    Topcyg                1.096   count_int<2>
                                                       Mcount_count_int_lut<3>
                                                       Mcount_count_int_cy<3>
    SLICE_X76Y28.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<3>
    SLICE_X76Y28.COUT    Tbyp                  0.120   count_int<4>
                                                       Mcount_count_int_cy<4>
                                                       Mcount_count_int_cy<5>
    SLICE_X76Y29.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<5>
    SLICE_X76Y29.COUT    Tbyp                  0.120   count_int<6>
                                                       Mcount_count_int_cy<6>
                                                       Mcount_count_int_cy<7>
    SLICE_X76Y30.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<7>
    SLICE_X76Y30.COUT    Tbyp                  0.120   count_int<8>
                                                       Mcount_count_int_cy<8>
                                                       Mcount_count_int_cy<9>
    SLICE_X76Y31.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<9>
    SLICE_X76Y31.COUT    Tbyp                  0.120   count_int<10>
                                                       Mcount_count_int_cy<10>
                                                       Mcount_count_int_cy<11>
    SLICE_X76Y32.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<11>
    SLICE_X76Y32.COUT    Tbyp                  0.120   count_int<12>
                                                       Mcount_count_int_cy<12>
                                                       Mcount_count_int_cy<13>
    SLICE_X76Y33.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<13>
    SLICE_X76Y33.COUT    Tbyp                  0.120   count_int<14>
                                                       Mcount_count_int_cy<14>
                                                       Mcount_count_int_cy<15>
    SLICE_X76Y34.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<15>
    SLICE_X76Y34.COUT    Tbyp                  0.120   count_int<16>
                                                       Mcount_count_int_cy<16>
                                                       Mcount_count_int_cy<17>
    SLICE_X76Y35.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<17>
    SLICE_X76Y35.COUT    Tbyp                  0.120   count_int<18>
                                                       Mcount_count_int_cy<18>
                                                       Mcount_count_int_cy<19>
    SLICE_X76Y36.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<19>
    SLICE_X76Y36.COUT    Tbyp                  0.120   count_int<20>
                                                       Mcount_count_int_cy<20>
                                                       Mcount_count_int_cy<21>
    SLICE_X76Y37.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<21>
    SLICE_X76Y37.COUT    Tbyp                  0.120   count_int<22>
                                                       Mcount_count_int_cy<22>
                                                       Mcount_count_int_cy<23>
    SLICE_X76Y38.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<23>
    SLICE_X76Y38.COUT    Tbyp                  0.120   count_int<24>
                                                       Mcount_count_int_cy<24>
                                                       Mcount_count_int_cy<25>
    SLICE_X76Y39.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<25>
    SLICE_X76Y39.CLK     Tcinck                0.986   count_int<26>
                                                       Mcount_count_int_xor<26>
                                                       count_int_26
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (4.122ns logic, 0.960ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_2 (FF)
  Destination:          count_int_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.979ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_int_2 to count_int_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y27.XQ      Tcko                  0.720   count_int<2>
                                                       count_int_2
    SLICE_X76Y27.F2      net (fanout=1)        0.869   count_int<2>
    SLICE_X76Y27.COUT    Topcyf                1.084   count_int<2>
                                                       Mcount_count_int_lut<2>
                                                       Mcount_count_int_cy<2>
                                                       Mcount_count_int_cy<3>
    SLICE_X76Y28.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<3>
    SLICE_X76Y28.COUT    Tbyp                  0.120   count_int<4>
                                                       Mcount_count_int_cy<4>
                                                       Mcount_count_int_cy<5>
    SLICE_X76Y29.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<5>
    SLICE_X76Y29.COUT    Tbyp                  0.120   count_int<6>
                                                       Mcount_count_int_cy<6>
                                                       Mcount_count_int_cy<7>
    SLICE_X76Y30.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<7>
    SLICE_X76Y30.COUT    Tbyp                  0.120   count_int<8>
                                                       Mcount_count_int_cy<8>
                                                       Mcount_count_int_cy<9>
    SLICE_X76Y31.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<9>
    SLICE_X76Y31.COUT    Tbyp                  0.120   count_int<10>
                                                       Mcount_count_int_cy<10>
                                                       Mcount_count_int_cy<11>
    SLICE_X76Y32.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<11>
    SLICE_X76Y32.COUT    Tbyp                  0.120   count_int<12>
                                                       Mcount_count_int_cy<12>
                                                       Mcount_count_int_cy<13>
    SLICE_X76Y33.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<13>
    SLICE_X76Y33.COUT    Tbyp                  0.120   count_int<14>
                                                       Mcount_count_int_cy<14>
                                                       Mcount_count_int_cy<15>
    SLICE_X76Y34.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<15>
    SLICE_X76Y34.COUT    Tbyp                  0.120   count_int<16>
                                                       Mcount_count_int_cy<16>
                                                       Mcount_count_int_cy<17>
    SLICE_X76Y35.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<17>
    SLICE_X76Y35.COUT    Tbyp                  0.120   count_int<18>
                                                       Mcount_count_int_cy<18>
                                                       Mcount_count_int_cy<19>
    SLICE_X76Y36.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<19>
    SLICE_X76Y36.COUT    Tbyp                  0.120   count_int<20>
                                                       Mcount_count_int_cy<20>
                                                       Mcount_count_int_cy<21>
    SLICE_X76Y37.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<21>
    SLICE_X76Y37.COUT    Tbyp                  0.120   count_int<22>
                                                       Mcount_count_int_cy<22>
                                                       Mcount_count_int_cy<23>
    SLICE_X76Y38.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<23>
    SLICE_X76Y38.COUT    Tbyp                  0.120   count_int<24>
                                                       Mcount_count_int_cy<24>
                                                       Mcount_count_int_cy<25>
    SLICE_X76Y39.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<25>
    SLICE_X76Y39.CLK     Tcinck                0.986   count_int<26>
                                                       Mcount_count_int_xor<26>
                                                       count_int_26
    -------------------------------------------------  ---------------------------
    Total                                      4.979ns (4.110ns logic, 0.869ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_3 (FF)
  Destination:          count_int_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.875ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_int_3 to count_int_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y27.YQ      Tcko                  0.720   count_int<2>
                                                       count_int_3
    SLICE_X76Y27.G1      net (fanout=1)        0.960   count_int<3>
    SLICE_X76Y27.COUT    Topcyg                0.889   count_int<2>
                                                       Mcount_count_int_cy<3>
    SLICE_X76Y28.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<3>
    SLICE_X76Y28.COUT    Tbyp                  0.120   count_int<4>
                                                       Mcount_count_int_cy<4>
                                                       Mcount_count_int_cy<5>
    SLICE_X76Y29.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<5>
    SLICE_X76Y29.COUT    Tbyp                  0.120   count_int<6>
                                                       Mcount_count_int_cy<6>
                                                       Mcount_count_int_cy<7>
    SLICE_X76Y30.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<7>
    SLICE_X76Y30.COUT    Tbyp                  0.120   count_int<8>
                                                       Mcount_count_int_cy<8>
                                                       Mcount_count_int_cy<9>
    SLICE_X76Y31.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<9>
    SLICE_X76Y31.COUT    Tbyp                  0.120   count_int<10>
                                                       Mcount_count_int_cy<10>
                                                       Mcount_count_int_cy<11>
    SLICE_X76Y32.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<11>
    SLICE_X76Y32.COUT    Tbyp                  0.120   count_int<12>
                                                       Mcount_count_int_cy<12>
                                                       Mcount_count_int_cy<13>
    SLICE_X76Y33.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<13>
    SLICE_X76Y33.COUT    Tbyp                  0.120   count_int<14>
                                                       Mcount_count_int_cy<14>
                                                       Mcount_count_int_cy<15>
    SLICE_X76Y34.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<15>
    SLICE_X76Y34.COUT    Tbyp                  0.120   count_int<16>
                                                       Mcount_count_int_cy<16>
                                                       Mcount_count_int_cy<17>
    SLICE_X76Y35.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<17>
    SLICE_X76Y35.COUT    Tbyp                  0.120   count_int<18>
                                                       Mcount_count_int_cy<18>
                                                       Mcount_count_int_cy<19>
    SLICE_X76Y36.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<19>
    SLICE_X76Y36.COUT    Tbyp                  0.120   count_int<20>
                                                       Mcount_count_int_cy<20>
                                                       Mcount_count_int_cy<21>
    SLICE_X76Y37.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<21>
    SLICE_X76Y37.COUT    Tbyp                  0.120   count_int<22>
                                                       Mcount_count_int_cy<22>
                                                       Mcount_count_int_cy<23>
    SLICE_X76Y38.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<23>
    SLICE_X76Y38.COUT    Tbyp                  0.120   count_int<24>
                                                       Mcount_count_int_cy<24>
                                                       Mcount_count_int_cy<25>
    SLICE_X76Y39.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<25>
    SLICE_X76Y39.CLK     Tcinck                0.986   count_int<26>
                                                       Mcount_count_int_xor<26>
                                                       count_int_26
    -------------------------------------------------  ---------------------------
    Total                                      4.875ns (3.915ns logic, 0.960ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point count_int_25 (SLICE_X76Y38.CIN), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_3 (FF)
  Destination:          count_int_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.981ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_int_3 to count_int_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y27.YQ      Tcko                  0.720   count_int<2>
                                                       count_int_3
    SLICE_X76Y27.G1      net (fanout=1)        0.960   count_int<3>
    SLICE_X76Y27.COUT    Topcyg                1.096   count_int<2>
                                                       Mcount_count_int_lut<3>
                                                       Mcount_count_int_cy<3>
    SLICE_X76Y28.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<3>
    SLICE_X76Y28.COUT    Tbyp                  0.120   count_int<4>
                                                       Mcount_count_int_cy<4>
                                                       Mcount_count_int_cy<5>
    SLICE_X76Y29.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<5>
    SLICE_X76Y29.COUT    Tbyp                  0.120   count_int<6>
                                                       Mcount_count_int_cy<6>
                                                       Mcount_count_int_cy<7>
    SLICE_X76Y30.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<7>
    SLICE_X76Y30.COUT    Tbyp                  0.120   count_int<8>
                                                       Mcount_count_int_cy<8>
                                                       Mcount_count_int_cy<9>
    SLICE_X76Y31.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<9>
    SLICE_X76Y31.COUT    Tbyp                  0.120   count_int<10>
                                                       Mcount_count_int_cy<10>
                                                       Mcount_count_int_cy<11>
    SLICE_X76Y32.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<11>
    SLICE_X76Y32.COUT    Tbyp                  0.120   count_int<12>
                                                       Mcount_count_int_cy<12>
                                                       Mcount_count_int_cy<13>
    SLICE_X76Y33.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<13>
    SLICE_X76Y33.COUT    Tbyp                  0.120   count_int<14>
                                                       Mcount_count_int_cy<14>
                                                       Mcount_count_int_cy<15>
    SLICE_X76Y34.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<15>
    SLICE_X76Y34.COUT    Tbyp                  0.120   count_int<16>
                                                       Mcount_count_int_cy<16>
                                                       Mcount_count_int_cy<17>
    SLICE_X76Y35.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<17>
    SLICE_X76Y35.COUT    Tbyp                  0.120   count_int<18>
                                                       Mcount_count_int_cy<18>
                                                       Mcount_count_int_cy<19>
    SLICE_X76Y36.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<19>
    SLICE_X76Y36.COUT    Tbyp                  0.120   count_int<20>
                                                       Mcount_count_int_cy<20>
                                                       Mcount_count_int_cy<21>
    SLICE_X76Y37.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<21>
    SLICE_X76Y37.COUT    Tbyp                  0.120   count_int<22>
                                                       Mcount_count_int_cy<22>
                                                       Mcount_count_int_cy<23>
    SLICE_X76Y38.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<23>
    SLICE_X76Y38.CLK     Tcinck                1.005   count_int<24>
                                                       Mcount_count_int_cy<24>
                                                       Mcount_count_int_xor<25>
                                                       count_int_25
    -------------------------------------------------  ---------------------------
    Total                                      4.981ns (4.021ns logic, 0.960ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_2 (FF)
  Destination:          count_int_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_int_2 to count_int_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y27.XQ      Tcko                  0.720   count_int<2>
                                                       count_int_2
    SLICE_X76Y27.F2      net (fanout=1)        0.869   count_int<2>
    SLICE_X76Y27.COUT    Topcyf                1.084   count_int<2>
                                                       Mcount_count_int_lut<2>
                                                       Mcount_count_int_cy<2>
                                                       Mcount_count_int_cy<3>
    SLICE_X76Y28.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<3>
    SLICE_X76Y28.COUT    Tbyp                  0.120   count_int<4>
                                                       Mcount_count_int_cy<4>
                                                       Mcount_count_int_cy<5>
    SLICE_X76Y29.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<5>
    SLICE_X76Y29.COUT    Tbyp                  0.120   count_int<6>
                                                       Mcount_count_int_cy<6>
                                                       Mcount_count_int_cy<7>
    SLICE_X76Y30.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<7>
    SLICE_X76Y30.COUT    Tbyp                  0.120   count_int<8>
                                                       Mcount_count_int_cy<8>
                                                       Mcount_count_int_cy<9>
    SLICE_X76Y31.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<9>
    SLICE_X76Y31.COUT    Tbyp                  0.120   count_int<10>
                                                       Mcount_count_int_cy<10>
                                                       Mcount_count_int_cy<11>
    SLICE_X76Y32.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<11>
    SLICE_X76Y32.COUT    Tbyp                  0.120   count_int<12>
                                                       Mcount_count_int_cy<12>
                                                       Mcount_count_int_cy<13>
    SLICE_X76Y33.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<13>
    SLICE_X76Y33.COUT    Tbyp                  0.120   count_int<14>
                                                       Mcount_count_int_cy<14>
                                                       Mcount_count_int_cy<15>
    SLICE_X76Y34.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<15>
    SLICE_X76Y34.COUT    Tbyp                  0.120   count_int<16>
                                                       Mcount_count_int_cy<16>
                                                       Mcount_count_int_cy<17>
    SLICE_X76Y35.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<17>
    SLICE_X76Y35.COUT    Tbyp                  0.120   count_int<18>
                                                       Mcount_count_int_cy<18>
                                                       Mcount_count_int_cy<19>
    SLICE_X76Y36.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<19>
    SLICE_X76Y36.COUT    Tbyp                  0.120   count_int<20>
                                                       Mcount_count_int_cy<20>
                                                       Mcount_count_int_cy<21>
    SLICE_X76Y37.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<21>
    SLICE_X76Y37.COUT    Tbyp                  0.120   count_int<22>
                                                       Mcount_count_int_cy<22>
                                                       Mcount_count_int_cy<23>
    SLICE_X76Y38.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<23>
    SLICE_X76Y38.CLK     Tcinck                1.005   count_int<24>
                                                       Mcount_count_int_cy<24>
                                                       Mcount_count_int_xor<25>
                                                       count_int_25
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (4.009ns logic, 0.869ns route)
                                                       (82.2% logic, 17.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_int_3 (FF)
  Destination:          count_int_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.774ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_int_3 to count_int_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y27.YQ      Tcko                  0.720   count_int<2>
                                                       count_int_3
    SLICE_X76Y27.G1      net (fanout=1)        0.960   count_int<3>
    SLICE_X76Y27.COUT    Topcyg                0.889   count_int<2>
                                                       Mcount_count_int_cy<3>
    SLICE_X76Y28.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<3>
    SLICE_X76Y28.COUT    Tbyp                  0.120   count_int<4>
                                                       Mcount_count_int_cy<4>
                                                       Mcount_count_int_cy<5>
    SLICE_X76Y29.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<5>
    SLICE_X76Y29.COUT    Tbyp                  0.120   count_int<6>
                                                       Mcount_count_int_cy<6>
                                                       Mcount_count_int_cy<7>
    SLICE_X76Y30.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<7>
    SLICE_X76Y30.COUT    Tbyp                  0.120   count_int<8>
                                                       Mcount_count_int_cy<8>
                                                       Mcount_count_int_cy<9>
    SLICE_X76Y31.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<9>
    SLICE_X76Y31.COUT    Tbyp                  0.120   count_int<10>
                                                       Mcount_count_int_cy<10>
                                                       Mcount_count_int_cy<11>
    SLICE_X76Y32.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<11>
    SLICE_X76Y32.COUT    Tbyp                  0.120   count_int<12>
                                                       Mcount_count_int_cy<12>
                                                       Mcount_count_int_cy<13>
    SLICE_X76Y33.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<13>
    SLICE_X76Y33.COUT    Tbyp                  0.120   count_int<14>
                                                       Mcount_count_int_cy<14>
                                                       Mcount_count_int_cy<15>
    SLICE_X76Y34.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<15>
    SLICE_X76Y34.COUT    Tbyp                  0.120   count_int<16>
                                                       Mcount_count_int_cy<16>
                                                       Mcount_count_int_cy<17>
    SLICE_X76Y35.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<17>
    SLICE_X76Y35.COUT    Tbyp                  0.120   count_int<18>
                                                       Mcount_count_int_cy<18>
                                                       Mcount_count_int_cy<19>
    SLICE_X76Y36.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<19>
    SLICE_X76Y36.COUT    Tbyp                  0.120   count_int<20>
                                                       Mcount_count_int_cy<20>
                                                       Mcount_count_int_cy<21>
    SLICE_X76Y37.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<21>
    SLICE_X76Y37.COUT    Tbyp                  0.120   count_int<22>
                                                       Mcount_count_int_cy<22>
                                                       Mcount_count_int_cy<23>
    SLICE_X76Y38.CIN     net (fanout=1)        0.000   Mcount_count_int_cy<23>
    SLICE_X76Y38.CLK     Tcinck                1.005   count_int<24>
                                                       Mcount_count_int_cy<24>
                                                       Mcount_count_int_xor<25>
                                                       count_int_25
    -------------------------------------------------  ---------------------------
    Total                                      4.774ns (3.814ns logic, 0.960ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_int_14 (SLICE_X76Y33.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_int_14 (FF)
  Destination:          count_int_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_int_14 to count_int_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y33.XQ      Tcko                  0.576   count_int<14>
                                                       count_int_14
    SLICE_X76Y33.F1      net (fanout=1)        0.479   count_int<14>
    SLICE_X76Y33.CLK     Tckf        (-Th)    -0.438   count_int<14>
                                                       Mcount_count_int_lut<14>
                                                       Mcount_count_int_xor<14>
                                                       count_int_14
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (1.014ns logic, 0.479ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Paths for end point count_int_0 (SLICE_X76Y26.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_int_0 (FF)
  Destination:          count_int_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_int_0 to count_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y26.XQ      Tcko                  0.576   count_int<0>
                                                       count_int_0
    SLICE_X76Y26.F2      net (fanout=1)        0.481   count_int<0>
    SLICE_X76Y26.CLK     Tckf        (-Th)    -0.438   count_int<0>
                                                       Mcount_count_int_lut<0>
                                                       Mcount_count_int_xor<0>
                                                       count_int_0
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (1.014ns logic, 0.481ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point count_int_4 (SLICE_X76Y28.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_int_4 (FF)
  Destination:          count_int_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.495ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_int_4 to count_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y28.XQ      Tcko                  0.576   count_int<4>
                                                       count_int_4
    SLICE_X76Y28.F2      net (fanout=1)        0.481   count_int<4>
    SLICE_X76Y28.CLK     Tckf        (-Th)    -0.438   count_int<4>
                                                       Mcount_count_int_lut<4>
                                                       Mcount_count_int_xor<4>
                                                       count_int_4
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (1.014ns logic, 0.481ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: count_int<0>/CLK
  Logical resource: count_int_0/CK
  Location pin: SLICE_X76Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.786ns (Tch)
  Physical resource: count_int<0>/CLK
  Logical resource: count_int_0/CK
  Location pin: SLICE_X76Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: count_int<0>/CLK
  Logical resource: count_int_1/CK
  Location pin: SLICE_X76Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.101|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 784 paths, 0 nets, and 56 connections

Design statistics:
   Minimum period:   5.101ns{1}   (Maximum frequency: 196.040MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 30 22:52:29 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



