\hypertarget{group__adc__hal}{}\section{Adc\+\_\+hal}
\label{group__adc__hal}\index{Adc\+\_\+hal@{Adc\+\_\+hal}}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group__adc__hal_ga058351bf32e58c665f0c7869f5cae4eb}{\+\_\+adc\+\_\+status} \hyperlink{group__adc__hal_ga7f25193a4e6a3decc021761ca8b1217a}{adc\+\_\+status\+\_\+t}\hypertarget{group__adc__hal_ga7f25193a4e6a3decc021761ca8b1217a}{}\label{group__adc__hal_ga7f25193a4e6a3decc021761ca8b1217a}

\begin{DoxyCompactList}\small\item\em A\+DC status return codes. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__adc__hal_gab7c3af47d538315640945a1a90460a08}{\+\_\+adc\+\_\+clk\+\_\+divider\+\_\+mode} \hyperlink{group__adc__hal_ga700d288bd3940e04cbea70bfcfd03da5}{adc\+\_\+clk\+\_\+divider\+\_\+mode\+\_\+t}\hypertarget{group__adc__hal_ga700d288bd3940e04cbea70bfcfd03da5}{}\label{group__adc__hal_ga700d288bd3940e04cbea70bfcfd03da5}

\begin{DoxyCompactList}\small\item\em Defines the type of the enumerating divider for the converter. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__adc__hal_gaee9345624eca4f249688e14aa9369108}{\+\_\+adc\+\_\+resolution\+\_\+mode} \hyperlink{group__adc__hal_ga08b78c9d8aa89f4b2b6bc9a8e9f37d9f}{adc\+\_\+resolution\+\_\+mode\+\_\+t}\hypertarget{group__adc__hal_ga08b78c9d8aa89f4b2b6bc9a8e9f37d9f}{}\label{group__adc__hal_ga08b78c9d8aa89f4b2b6bc9a8e9f37d9f}

\begin{DoxyCompactList}\small\item\em Defines the type of the enumerating resolution for the converter. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__adc__hal_ga94a1d7e8db5d03f6dd77cfcf96e3d1f1}{\+\_\+adc\+\_\+clk\+\_\+src\+\_\+mode} \hyperlink{group__adc__hal_ga3c090a2b2a869330ec2b21002da502b5}{adc\+\_\+clk\+\_\+src\+\_\+mode\+\_\+t}\hypertarget{group__adc__hal_ga3c090a2b2a869330ec2b21002da502b5}{}\label{group__adc__hal_ga3c090a2b2a869330ec2b21002da502b5}

\begin{DoxyCompactList}\small\item\em Defines the type of the enumerating source of the input clock. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__adc__hal_gaf94ec953aeb0bd7abe1364f39e75b135}{\+\_\+adc\+\_\+long\+\_\+sample\+\_\+cycle\+\_\+mode} {\bfseries adc\+\_\+long\+\_\+sample\+\_\+cycle\+\_\+mode\+\_\+t}\hypertarget{group__adc__hal_gad56e16cef5f6ada53251af8b96e6660b}{}\label{group__adc__hal_gad56e16cef5f6ada53251af8b96e6660b}

\item 
typedef enum \hyperlink{group__adc__hal_gaba9f6fde8624e91c053734dd84478b8e}{\+\_\+adc\+\_\+ref\+\_\+volt\+\_\+src\+\_\+mode} {\bfseries adc\+\_\+ref\+\_\+volt\+\_\+src\+\_\+mode\+\_\+t}\hypertarget{group__adc__hal_ga1705254391a537e1422dd54b9fba9b71}{}\label{group__adc__hal_ga1705254391a537e1422dd54b9fba9b71}

\item 
typedef enum \hyperlink{group__adc__hal_ga14559d14c936d0c6955676098ed26a08}{\+\_\+adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode} \hyperlink{group__adc__hal_ga233a744e31dcfed41f7cefadda54b592}{adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode\+\_\+t}
\begin{DoxyCompactList}\small\item\em Defines the type of the enumerating asserted range in the hardware compare. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__adc__hal_ga058351bf32e58c665f0c7869f5cae4eb}{\+\_\+adc\+\_\+status} \{ \hyperlink{group__adc__hal_gga058351bf32e58c665f0c7869f5cae4eba71dfa17f1dfa9065f046127d9c4b49e3}{k\+Status\+\_\+\+A\+D\+C\+\_\+\+Success} = 0U, 
\hyperlink{group__adc__hal_gga058351bf32e58c665f0c7869f5cae4eba2fee5b051bf1951f27b2e162e4041a17}{k\+Status\+\_\+\+A\+D\+C\+\_\+\+Invalid\+Argument} = 1U, 
\hyperlink{group__adc__hal_gga058351bf32e58c665f0c7869f5cae4ebafedeadb3925bed1bf50a883b6c900521}{k\+Status\+\_\+\+A\+D\+C\+\_\+\+Failed} = 2U
 \}\begin{DoxyCompactList}\small\item\em A\+DC status return codes. \end{DoxyCompactList}
\item 
enum \hyperlink{group__adc__hal_gab7c3af47d538315640945a1a90460a08}{\+\_\+adc\+\_\+clk\+\_\+divider\+\_\+mode} \{ \hyperlink{group__adc__hal_ggab7c3af47d538315640945a1a90460a08a5c8ddf62a08acebd0fc23547e422bc5a}{k\+Adc\+Clk\+Divider\+Input\+Of1} = 0U, 
\hyperlink{group__adc__hal_ggab7c3af47d538315640945a1a90460a08aa8acb30681136a660a31453087d109db}{k\+Adc\+Clk\+Divider\+Input\+Of2} = 1U, 
\hyperlink{group__adc__hal_ggab7c3af47d538315640945a1a90460a08a0b4421a73a24bb0a00f67d70f87dadfb}{k\+Adc\+Clk\+Divider\+Input\+Of4} = 2U, 
\hyperlink{group__adc__hal_ggab7c3af47d538315640945a1a90460a08ae9da6126c381cd4c0b79d0f082a066d1}{k\+Adc\+Clk\+Divider\+Input\+Of8} = 3U
 \}\begin{DoxyCompactList}\small\item\em Defines the type of the enumerating divider for the converter. \end{DoxyCompactList}
\item 
enum \hyperlink{group__adc__hal_gaee9345624eca4f249688e14aa9369108}{\+\_\+adc\+\_\+resolution\+\_\+mode} \{ \\*
\hyperlink{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a36289ac1aa77ad8e7dde4d5e838d863a}{k\+Adc\+Resolution\+Bit\+Of8or9} = 0U, 
\hyperlink{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a8b339616a71c95d6878d2297beed3b51}{k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As8} = k\+Adc\+Resolution\+Bit\+Of8or9, 
\hyperlink{group__adc__hal_ggaee9345624eca4f249688e14aa9369108ac93b44b602c36b79617c425cbb236b66}{k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As9} = k\+Adc\+Resolution\+Bit\+Of8or9, 
\hyperlink{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a1bbbd6c1426b79dd6b8d6e9c13a317b4}{k\+Adc\+Resolution\+Bit\+Of12or13} = 1U, 
\\*
\hyperlink{group__adc__hal_ggaee9345624eca4f249688e14aa9369108afb4fab22e3ecbee4c88c72cf0ac5c485}{k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As12} = k\+Adc\+Resolution\+Bit\+Of12or13, 
\hyperlink{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a49389b420228696541ce8fe287ec084c}{k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As13} = k\+Adc\+Resolution\+Bit\+Of12or13, 
\hyperlink{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a8e9c088979154fc3c2761ea4e1f5c6f4}{k\+Adc\+Resolution\+Bit\+Of10or11} = 2U, 
\hyperlink{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a197699d2baeba9596a3c4980b8cb0ac6}{k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As10} = k\+Adc\+Resolution\+Bit\+Of10or11, 
\\*
\hyperlink{group__adc__hal_ggaee9345624eca4f249688e14aa9369108aac5acd19a349df5745a17a9b9edab0ac}{k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As11} = k\+Adc\+Resolution\+Bit\+Of10or11
 \}\begin{DoxyCompactList}\small\item\em Defines the type of the enumerating resolution for the converter. \end{DoxyCompactList}
\item 
enum \hyperlink{group__adc__hal_ga94a1d7e8db5d03f6dd77cfcf96e3d1f1}{\+\_\+adc\+\_\+clk\+\_\+src\+\_\+mode} \{ \hyperlink{group__adc__hal_gga94a1d7e8db5d03f6dd77cfcf96e3d1f1a5596df30b880af9cd583838ffcfad7aa}{k\+Adc\+Clk\+Src\+Of\+Bus\+Clk} = 0U, 
\hyperlink{group__adc__hal_gga94a1d7e8db5d03f6dd77cfcf96e3d1f1a894347fa38577b19dc8f41e77c873045}{k\+Adc\+Clk\+Src\+Of\+Bus\+Or\+Alt\+Clk2} = 1U, 
\hyperlink{group__adc__hal_gga94a1d7e8db5d03f6dd77cfcf96e3d1f1abb2e718275ab27822b74b80ab841d456}{k\+Adc\+Clk\+Src\+Of\+Alt\+Clk} = 2U, 
\hyperlink{group__adc__hal_gga94a1d7e8db5d03f6dd77cfcf96e3d1f1a60d54e07c41a6c51e74ceccf2568a12b}{k\+Adc\+Clk\+Src\+Of\+Asyn\+Clk} = 3U
 \}\begin{DoxyCompactList}\small\item\em Defines the type of the enumerating source of the input clock. \end{DoxyCompactList}
\item 
enum \hyperlink{group__adc__hal_gaf94ec953aeb0bd7abe1364f39e75b135}{\+\_\+adc\+\_\+long\+\_\+sample\+\_\+cycle\+\_\+mode} \{ \hyperlink{group__adc__hal_ggaf94ec953aeb0bd7abe1364f39e75b135a862c791c8a6cc632cf9044f9a1c60fd7}{k\+Adc\+Long\+Sample\+Cycle\+Of24} = 0U, 
\hyperlink{group__adc__hal_ggaf94ec953aeb0bd7abe1364f39e75b135a84213ac958bf0e3ba239431c359d6491}{k\+Adc\+Long\+Sample\+Cycle\+Of16} = 1U, 
\hyperlink{group__adc__hal_ggaf94ec953aeb0bd7abe1364f39e75b135a24d12c6a7bb891535d8c3ecead4fb2c7}{k\+Adc\+Long\+Sample\+Cycle\+Of10} = 2U, 
\hyperlink{group__adc__hal_ggaf94ec953aeb0bd7abe1364f39e75b135aa28cc507c93ee3cf2f921e21f7e1b8ea}{k\+Adc\+Long\+Sample\+Cycle\+Of4} = 3U
 \}
\item 
enum \hyperlink{group__adc__hal_gaba9f6fde8624e91c053734dd84478b8e}{\+\_\+adc\+\_\+ref\+\_\+volt\+\_\+src\+\_\+mode} \{ \hyperlink{group__adc__hal_ggaba9f6fde8624e91c053734dd84478b8eae122b9147e7f63253e1ac28f98a91b75}{k\+Adc\+Ref\+Volt\+Src\+Of\+Vref} = 0U, 
\hyperlink{group__adc__hal_ggaba9f6fde8624e91c053734dd84478b8ea727c0155df8162d2132cff1f51001282}{k\+Adc\+Ref\+Volt\+Src\+Of\+Valt} = 1U
 \}
\item 
enum \hyperlink{group__adc__hal_ga14559d14c936d0c6955676098ed26a08}{\+\_\+adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode} \{ \hyperlink{group__adc__hal_gga14559d14c936d0c6955676098ed26a08a7c952a491603be1b9f3c910832399903}{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of1} = 0U, 
\hyperlink{group__adc__hal_gga14559d14c936d0c6955676098ed26a08a614b8ac8fc43ae04186237c7cfcabf57}{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of2} = 1U, 
\hyperlink{group__adc__hal_gga14559d14c936d0c6955676098ed26a08a75fa7df052064851f6283a660e1ef169}{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of3} = 2U, 
\hyperlink{group__adc__hal_gga14559d14c936d0c6955676098ed26a08a1697a1c863e81f044280490558b8d407}{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of4} = 3U
 \}\begin{DoxyCompactList}\small\item\em Defines the type of the enumerating asserted range in the hardware compare. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__adc__hal_ga4fdc924f8ad31ab8e338832527c90926}{A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Init} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Resets all registers into a known state for the A\+DC module. \end{DoxyCompactList}\item 
void \hyperlink{group__adc__hal_ga56a679caa5dacd9279e2d4d0a6d9ae3e}{A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Hw\+Cmp\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__adc__hal_ga233a744e31dcfed41f7cefadda54b592}{adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode\+\_\+t} mode)
\begin{DoxyCompactList}\small\item\em Configures the asserted range of the hardware comparator for the A\+DC module. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Typedef Documentation}
\index{Adc\+\_\+hal@{Adc\+\_\+hal}!adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode\+\_\+t@{adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode\+\_\+t}}
\index{adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode\+\_\+t@{adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode\+\_\+t}!Adc\+\_\+hal@{Adc\+\_\+hal}}
\subsubsection[{\texorpdfstring{adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode\+\_\+t}{adc_hw_cmp_range_mode_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf \+\_\+adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode}  {\bf adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode\+\_\+t}}\hypertarget{group__adc__hal_ga233a744e31dcfed41f7cefadda54b592}{}\label{group__adc__hal_ga233a744e31dcfed41f7cefadda54b592}


Defines the type of the enumerating asserted range in the hardware compare. 

When the internal C\+MP is enabled, the C\+O\+CO flag, which represents the complement of the conversion, is not asserted if the sample value is not in the indicated range. Eventually, the data of conversion result is not kept in the result data register. The two values, cmp\+Value1 and cmp\+Value2, mark the thresholds with the comparator feature. k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of1\+: Both greater than and in range switchers are disabled. The available range is \char`\"{}$<$ cmp\+Value1\char`\"{}. k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of2\+: Greater than switcher is enabled while the in range switcher is disabled. The available range is \char`\"{} $>$ cmp\+Value1\char`\"{}. k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of3\+: Greater than switcher is disabled while in range switcher is enabled. The available range is \char`\"{}$<$ cmp\+Value1\char`\"{} or \char`\"{}$>$ cmp\+Value2\char`\"{} when cmp\+Value1 $<$= cmp\+Value2, or \char`\"{}$<$ cmp\+Value1\char`\"{} and \char`\"{}$>$ cmp\+Value2\char`\"{} when cmp\+Value1 $>$= cmp\+Value2. k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of4\+: Both greater than and in range switchers are enabled. The available range is \char`\"{}$>$ cmp\+Value1\char`\"{} and \char`\"{}$<$ cmp\+Value2\char`\"{} when cmp\+Value1 $<$= cmp\+Value2, or \char`\"{}$>$ cmp\+Value1\char`\"{} or \char`\"{}$<$ cmp\+Value2\char`\"{} when cmp\+Value1 $<$ cmp\+Value2. 

\subsection{Enumeration Type Documentation}
\index{Adc\+\_\+hal@{Adc\+\_\+hal}!\+\_\+adc\+\_\+clk\+\_\+divider\+\_\+mode@{\+\_\+adc\+\_\+clk\+\_\+divider\+\_\+mode}}
\index{\+\_\+adc\+\_\+clk\+\_\+divider\+\_\+mode@{\+\_\+adc\+\_\+clk\+\_\+divider\+\_\+mode}!Adc\+\_\+hal@{Adc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+adc\+\_\+clk\+\_\+divider\+\_\+mode}{_adc_clk_divider_mode}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+adc\+\_\+clk\+\_\+divider\+\_\+mode}}\hypertarget{group__adc__hal_gab7c3af47d538315640945a1a90460a08}{}\label{group__adc__hal_gab7c3af47d538315640945a1a90460a08}


Defines the type of the enumerating divider for the converter. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Adc\+Clk\+Divider\+Input\+Of1@{k\+Adc\+Clk\+Divider\+Input\+Of1}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Clk\+Divider\+Input\+Of1@{k\+Adc\+Clk\+Divider\+Input\+Of1}}\item[{\em 
k\+Adc\+Clk\+Divider\+Input\+Of1\hypertarget{group__adc__hal_ggab7c3af47d538315640945a1a90460a08a5c8ddf62a08acebd0fc23547e422bc5a}{}\label{group__adc__hal_ggab7c3af47d538315640945a1a90460a08a5c8ddf62a08acebd0fc23547e422bc5a}
}]For divider 1 from the input clock to A\+DC. \index{k\+Adc\+Clk\+Divider\+Input\+Of2@{k\+Adc\+Clk\+Divider\+Input\+Of2}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Clk\+Divider\+Input\+Of2@{k\+Adc\+Clk\+Divider\+Input\+Of2}}\item[{\em 
k\+Adc\+Clk\+Divider\+Input\+Of2\hypertarget{group__adc__hal_ggab7c3af47d538315640945a1a90460a08aa8acb30681136a660a31453087d109db}{}\label{group__adc__hal_ggab7c3af47d538315640945a1a90460a08aa8acb30681136a660a31453087d109db}
}]For divider 2 from the input clock to A\+DC. \index{k\+Adc\+Clk\+Divider\+Input\+Of4@{k\+Adc\+Clk\+Divider\+Input\+Of4}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Clk\+Divider\+Input\+Of4@{k\+Adc\+Clk\+Divider\+Input\+Of4}}\item[{\em 
k\+Adc\+Clk\+Divider\+Input\+Of4\hypertarget{group__adc__hal_ggab7c3af47d538315640945a1a90460a08a0b4421a73a24bb0a00f67d70f87dadfb}{}\label{group__adc__hal_ggab7c3af47d538315640945a1a90460a08a0b4421a73a24bb0a00f67d70f87dadfb}
}]For divider 4 from the input clock to A\+DC. \index{k\+Adc\+Clk\+Divider\+Input\+Of8@{k\+Adc\+Clk\+Divider\+Input\+Of8}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Clk\+Divider\+Input\+Of8@{k\+Adc\+Clk\+Divider\+Input\+Of8}}\item[{\em 
k\+Adc\+Clk\+Divider\+Input\+Of8\hypertarget{group__adc__hal_ggab7c3af47d538315640945a1a90460a08ae9da6126c381cd4c0b79d0f082a066d1}{}\label{group__adc__hal_ggab7c3af47d538315640945a1a90460a08ae9da6126c381cd4c0b79d0f082a066d1}
}]For divider 8 from the input clock to A\+DC. \end{description}
\end{Desc}
\index{Adc\+\_\+hal@{Adc\+\_\+hal}!\+\_\+adc\+\_\+clk\+\_\+src\+\_\+mode@{\+\_\+adc\+\_\+clk\+\_\+src\+\_\+mode}}
\index{\+\_\+adc\+\_\+clk\+\_\+src\+\_\+mode@{\+\_\+adc\+\_\+clk\+\_\+src\+\_\+mode}!Adc\+\_\+hal@{Adc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+adc\+\_\+clk\+\_\+src\+\_\+mode}{_adc_clk_src_mode}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+adc\+\_\+clk\+\_\+src\+\_\+mode}}\hypertarget{group__adc__hal_ga94a1d7e8db5d03f6dd77cfcf96e3d1f1}{}\label{group__adc__hal_ga94a1d7e8db5d03f6dd77cfcf96e3d1f1}


Defines the type of the enumerating source of the input clock. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Adc\+Clk\+Src\+Of\+Bus\+Clk@{k\+Adc\+Clk\+Src\+Of\+Bus\+Clk}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Clk\+Src\+Of\+Bus\+Clk@{k\+Adc\+Clk\+Src\+Of\+Bus\+Clk}}\item[{\em 
k\+Adc\+Clk\+Src\+Of\+Bus\+Clk\hypertarget{group__adc__hal_gga94a1d7e8db5d03f6dd77cfcf96e3d1f1a5596df30b880af9cd583838ffcfad7aa}{}\label{group__adc__hal_gga94a1d7e8db5d03f6dd77cfcf96e3d1f1a5596df30b880af9cd583838ffcfad7aa}
}]For input as bus clock. \index{k\+Adc\+Clk\+Src\+Of\+Bus\+Or\+Alt\+Clk2@{k\+Adc\+Clk\+Src\+Of\+Bus\+Or\+Alt\+Clk2}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Clk\+Src\+Of\+Bus\+Or\+Alt\+Clk2@{k\+Adc\+Clk\+Src\+Of\+Bus\+Or\+Alt\+Clk2}}\item[{\em 
k\+Adc\+Clk\+Src\+Of\+Bus\+Or\+Alt\+Clk2\hypertarget{group__adc__hal_gga94a1d7e8db5d03f6dd77cfcf96e3d1f1a894347fa38577b19dc8f41e77c873045}{}\label{group__adc__hal_gga94a1d7e8db5d03f6dd77cfcf96e3d1f1a894347fa38577b19dc8f41e77c873045}
}]For input as bus clock /2 or Alt\+Clk2. \index{k\+Adc\+Clk\+Src\+Of\+Alt\+Clk@{k\+Adc\+Clk\+Src\+Of\+Alt\+Clk}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Clk\+Src\+Of\+Alt\+Clk@{k\+Adc\+Clk\+Src\+Of\+Alt\+Clk}}\item[{\em 
k\+Adc\+Clk\+Src\+Of\+Alt\+Clk\hypertarget{group__adc__hal_gga94a1d7e8db5d03f6dd77cfcf96e3d1f1abb2e718275ab27822b74b80ab841d456}{}\label{group__adc__hal_gga94a1d7e8db5d03f6dd77cfcf96e3d1f1abb2e718275ab27822b74b80ab841d456}
}]For input as alternate clock (A\+L\+T\+C\+LK). \index{k\+Adc\+Clk\+Src\+Of\+Asyn\+Clk@{k\+Adc\+Clk\+Src\+Of\+Asyn\+Clk}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Clk\+Src\+Of\+Asyn\+Clk@{k\+Adc\+Clk\+Src\+Of\+Asyn\+Clk}}\item[{\em 
k\+Adc\+Clk\+Src\+Of\+Asyn\+Clk\hypertarget{group__adc__hal_gga94a1d7e8db5d03f6dd77cfcf96e3d1f1a60d54e07c41a6c51e74ceccf2568a12b}{}\label{group__adc__hal_gga94a1d7e8db5d03f6dd77cfcf96e3d1f1a60d54e07c41a6c51e74ceccf2568a12b}
}]For input as asynchronous clock (A\+D\+A\+CK). \end{description}
\end{Desc}
\index{Adc\+\_\+hal@{Adc\+\_\+hal}!\+\_\+adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode@{\+\_\+adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode}}
\index{\+\_\+adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode@{\+\_\+adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode}!Adc\+\_\+hal@{Adc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode}{_adc_hw_cmp_range_mode}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode}}\hypertarget{group__adc__hal_ga14559d14c936d0c6955676098ed26a08}{}\label{group__adc__hal_ga14559d14c936d0c6955676098ed26a08}


Defines the type of the enumerating asserted range in the hardware compare. 

When the internal C\+MP is enabled, the C\+O\+CO flag, which represents the complement of the conversion, is not asserted if the sample value is not in the indicated range. Eventually, the data of conversion result is not kept in the result data register. The two values, cmp\+Value1 and cmp\+Value2, mark the thresholds with the comparator feature. k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of1\+: Both greater than and in range switchers are disabled. The available range is \char`\"{}$<$ cmp\+Value1\char`\"{}. k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of2\+: Greater than switcher is enabled while the in range switcher is disabled. The available range is \char`\"{} $>$ cmp\+Value1\char`\"{}. k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of3\+: Greater than switcher is disabled while in range switcher is enabled. The available range is \char`\"{}$<$ cmp\+Value1\char`\"{} or \char`\"{}$>$ cmp\+Value2\char`\"{} when cmp\+Value1 $<$= cmp\+Value2, or \char`\"{}$<$ cmp\+Value1\char`\"{} and \char`\"{}$>$ cmp\+Value2\char`\"{} when cmp\+Value1 $>$= cmp\+Value2. k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of4\+: Both greater than and in range switchers are enabled. The available range is \char`\"{}$>$ cmp\+Value1\char`\"{} and \char`\"{}$<$ cmp\+Value2\char`\"{} when cmp\+Value1 $<$= cmp\+Value2, or \char`\"{}$>$ cmp\+Value1\char`\"{} or \char`\"{}$<$ cmp\+Value2\char`\"{} when cmp\+Value1 $<$ cmp\+Value2. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of1@{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of1}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of1@{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of1}}\item[{\em 
k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of1\hypertarget{group__adc__hal_gga14559d14c936d0c6955676098ed26a08a7c952a491603be1b9f3c910832399903}{}\label{group__adc__hal_gga14559d14c936d0c6955676098ed26a08a7c952a491603be1b9f3c910832399903}
}]For selection mode 1. \index{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of2@{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of2}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of2@{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of2}}\item[{\em 
k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of2\hypertarget{group__adc__hal_gga14559d14c936d0c6955676098ed26a08a614b8ac8fc43ae04186237c7cfcabf57}{}\label{group__adc__hal_gga14559d14c936d0c6955676098ed26a08a614b8ac8fc43ae04186237c7cfcabf57}
}]For selection mode 2. \index{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of3@{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of3}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of3@{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of3}}\item[{\em 
k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of3\hypertarget{group__adc__hal_gga14559d14c936d0c6955676098ed26a08a75fa7df052064851f6283a660e1ef169}{}\label{group__adc__hal_gga14559d14c936d0c6955676098ed26a08a75fa7df052064851f6283a660e1ef169}
}]For selection mode 3. \index{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of4@{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of4}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of4@{k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of4}}\item[{\em 
k\+Adc\+Hw\+Cmp\+Range\+Mode\+Of4\hypertarget{group__adc__hal_gga14559d14c936d0c6955676098ed26a08a1697a1c863e81f044280490558b8d407}{}\label{group__adc__hal_gga14559d14c936d0c6955676098ed26a08a1697a1c863e81f044280490558b8d407}
}]For selection mode 4. \end{description}
\end{Desc}
\index{Adc\+\_\+hal@{Adc\+\_\+hal}!\+\_\+adc\+\_\+long\+\_\+sample\+\_\+cycle\+\_\+mode@{\+\_\+adc\+\_\+long\+\_\+sample\+\_\+cycle\+\_\+mode}}
\index{\+\_\+adc\+\_\+long\+\_\+sample\+\_\+cycle\+\_\+mode@{\+\_\+adc\+\_\+long\+\_\+sample\+\_\+cycle\+\_\+mode}!Adc\+\_\+hal@{Adc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+adc\+\_\+long\+\_\+sample\+\_\+cycle\+\_\+mode}{_adc_long_sample_cycle_mode}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+adc\+\_\+long\+\_\+sample\+\_\+cycle\+\_\+mode}}\hypertarget{group__adc__hal_gaf94ec953aeb0bd7abe1364f39e75b135}{}\label{group__adc__hal_gaf94ec953aeb0bd7abe1364f39e75b135}
\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Adc\+Long\+Sample\+Cycle\+Of24@{k\+Adc\+Long\+Sample\+Cycle\+Of24}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Long\+Sample\+Cycle\+Of24@{k\+Adc\+Long\+Sample\+Cycle\+Of24}}\item[{\em 
k\+Adc\+Long\+Sample\+Cycle\+Of24\hypertarget{group__adc__hal_ggaf94ec953aeb0bd7abe1364f39e75b135a862c791c8a6cc632cf9044f9a1c60fd7}{}\label{group__adc__hal_ggaf94ec953aeb0bd7abe1364f39e75b135a862c791c8a6cc632cf9044f9a1c60fd7}
}]20 extra A\+D\+CK cycles, 24 A\+D\+CK cycles total. \index{k\+Adc\+Long\+Sample\+Cycle\+Of16@{k\+Adc\+Long\+Sample\+Cycle\+Of16}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Long\+Sample\+Cycle\+Of16@{k\+Adc\+Long\+Sample\+Cycle\+Of16}}\item[{\em 
k\+Adc\+Long\+Sample\+Cycle\+Of16\hypertarget{group__adc__hal_ggaf94ec953aeb0bd7abe1364f39e75b135a84213ac958bf0e3ba239431c359d6491}{}\label{group__adc__hal_ggaf94ec953aeb0bd7abe1364f39e75b135a84213ac958bf0e3ba239431c359d6491}
}]12 extra A\+D\+CK cycles, 16 A\+D\+CK cycles total. \index{k\+Adc\+Long\+Sample\+Cycle\+Of10@{k\+Adc\+Long\+Sample\+Cycle\+Of10}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Long\+Sample\+Cycle\+Of10@{k\+Adc\+Long\+Sample\+Cycle\+Of10}}\item[{\em 
k\+Adc\+Long\+Sample\+Cycle\+Of10\hypertarget{group__adc__hal_ggaf94ec953aeb0bd7abe1364f39e75b135a24d12c6a7bb891535d8c3ecead4fb2c7}{}\label{group__adc__hal_ggaf94ec953aeb0bd7abe1364f39e75b135a24d12c6a7bb891535d8c3ecead4fb2c7}
}]6 extra A\+D\+CK cycles, 10 A\+D\+CK cycles total. \index{k\+Adc\+Long\+Sample\+Cycle\+Of4@{k\+Adc\+Long\+Sample\+Cycle\+Of4}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Long\+Sample\+Cycle\+Of4@{k\+Adc\+Long\+Sample\+Cycle\+Of4}}\item[{\em 
k\+Adc\+Long\+Sample\+Cycle\+Of4\hypertarget{group__adc__hal_ggaf94ec953aeb0bd7abe1364f39e75b135aa28cc507c93ee3cf2f921e21f7e1b8ea}{}\label{group__adc__hal_ggaf94ec953aeb0bd7abe1364f39e75b135aa28cc507c93ee3cf2f921e21f7e1b8ea}
}]2 extra A\+D\+CK cycles, 6 A\+D\+CK cycles total. \end{description}
\end{Desc}
\index{Adc\+\_\+hal@{Adc\+\_\+hal}!\+\_\+adc\+\_\+ref\+\_\+volt\+\_\+src\+\_\+mode@{\+\_\+adc\+\_\+ref\+\_\+volt\+\_\+src\+\_\+mode}}
\index{\+\_\+adc\+\_\+ref\+\_\+volt\+\_\+src\+\_\+mode@{\+\_\+adc\+\_\+ref\+\_\+volt\+\_\+src\+\_\+mode}!Adc\+\_\+hal@{Adc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+adc\+\_\+ref\+\_\+volt\+\_\+src\+\_\+mode}{_adc_ref_volt_src_mode}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+adc\+\_\+ref\+\_\+volt\+\_\+src\+\_\+mode}}\hypertarget{group__adc__hal_gaba9f6fde8624e91c053734dd84478b8e}{}\label{group__adc__hal_gaba9f6fde8624e91c053734dd84478b8e}
\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Adc\+Ref\+Volt\+Src\+Of\+Vref@{k\+Adc\+Ref\+Volt\+Src\+Of\+Vref}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Ref\+Volt\+Src\+Of\+Vref@{k\+Adc\+Ref\+Volt\+Src\+Of\+Vref}}\item[{\em 
k\+Adc\+Ref\+Volt\+Src\+Of\+Vref\hypertarget{group__adc__hal_ggaba9f6fde8624e91c053734dd84478b8eae122b9147e7f63253e1ac28f98a91b75}{}\label{group__adc__hal_ggaba9f6fde8624e91c053734dd84478b8eae122b9147e7f63253e1ac28f98a91b75}
}]For external pins pair of VrefH and VrefL. \index{k\+Adc\+Ref\+Volt\+Src\+Of\+Valt@{k\+Adc\+Ref\+Volt\+Src\+Of\+Valt}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Ref\+Volt\+Src\+Of\+Valt@{k\+Adc\+Ref\+Volt\+Src\+Of\+Valt}}\item[{\em 
k\+Adc\+Ref\+Volt\+Src\+Of\+Valt\hypertarget{group__adc__hal_ggaba9f6fde8624e91c053734dd84478b8ea727c0155df8162d2132cff1f51001282}{}\label{group__adc__hal_ggaba9f6fde8624e91c053734dd84478b8ea727c0155df8162d2132cff1f51001282}
}]For alternate reference pair of ValtH and ValtL. \end{description}
\end{Desc}
\index{Adc\+\_\+hal@{Adc\+\_\+hal}!\+\_\+adc\+\_\+resolution\+\_\+mode@{\+\_\+adc\+\_\+resolution\+\_\+mode}}
\index{\+\_\+adc\+\_\+resolution\+\_\+mode@{\+\_\+adc\+\_\+resolution\+\_\+mode}!Adc\+\_\+hal@{Adc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+adc\+\_\+resolution\+\_\+mode}{_adc_resolution_mode}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+adc\+\_\+resolution\+\_\+mode}}\hypertarget{group__adc__hal_gaee9345624eca4f249688e14aa9369108}{}\label{group__adc__hal_gaee9345624eca4f249688e14aa9369108}


Defines the type of the enumerating resolution for the converter. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Adc\+Resolution\+Bit\+Of8or9@{k\+Adc\+Resolution\+Bit\+Of8or9}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Resolution\+Bit\+Of8or9@{k\+Adc\+Resolution\+Bit\+Of8or9}}\item[{\em 
k\+Adc\+Resolution\+Bit\+Of8or9\hypertarget{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a36289ac1aa77ad8e7dde4d5e838d863a}{}\label{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a36289ac1aa77ad8e7dde4d5e838d863a}
}]8-\/bit for single end sample, or 9-\/bit for differential sample. \index{k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As8@{k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As8}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As8@{k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As8}}\item[{\em 
k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As8\hypertarget{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a8b339616a71c95d6878d2297beed3b51}{}\label{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a8b339616a71c95d6878d2297beed3b51}
}]8-\/bit for single end sample. \index{k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As9@{k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As9}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As9@{k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As9}}\item[{\em 
k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As9\hypertarget{group__adc__hal_ggaee9345624eca4f249688e14aa9369108ac93b44b602c36b79617c425cbb236b66}{}\label{group__adc__hal_ggaee9345624eca4f249688e14aa9369108ac93b44b602c36b79617c425cbb236b66}
}]9-\/bit for differential sample. \index{k\+Adc\+Resolution\+Bit\+Of12or13@{k\+Adc\+Resolution\+Bit\+Of12or13}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Resolution\+Bit\+Of12or13@{k\+Adc\+Resolution\+Bit\+Of12or13}}\item[{\em 
k\+Adc\+Resolution\+Bit\+Of12or13\hypertarget{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a1bbbd6c1426b79dd6b8d6e9c13a317b4}{}\label{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a1bbbd6c1426b79dd6b8d6e9c13a317b4}
}]12-\/bit for single end sample, or 13-\/bit for differential sample. \index{k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As12@{k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As12}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As12@{k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As12}}\item[{\em 
k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As12\hypertarget{group__adc__hal_ggaee9345624eca4f249688e14aa9369108afb4fab22e3ecbee4c88c72cf0ac5c485}{}\label{group__adc__hal_ggaee9345624eca4f249688e14aa9369108afb4fab22e3ecbee4c88c72cf0ac5c485}
}]12-\/bit for single end sample. \index{k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As13@{k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As13}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As13@{k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As13}}\item[{\em 
k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As13\hypertarget{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a49389b420228696541ce8fe287ec084c}{}\label{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a49389b420228696541ce8fe287ec084c}
}]13-\/bit for differential sample. \index{k\+Adc\+Resolution\+Bit\+Of10or11@{k\+Adc\+Resolution\+Bit\+Of10or11}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Resolution\+Bit\+Of10or11@{k\+Adc\+Resolution\+Bit\+Of10or11}}\item[{\em 
k\+Adc\+Resolution\+Bit\+Of10or11\hypertarget{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a8e9c088979154fc3c2761ea4e1f5c6f4}{}\label{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a8e9c088979154fc3c2761ea4e1f5c6f4}
}]10-\/bit for single end sample, or 11-\/bit for differential sample. \index{k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As10@{k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As10}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As10@{k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As10}}\item[{\em 
k\+Adc\+Resolution\+Bit\+Of\+Single\+End\+As10\hypertarget{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a197699d2baeba9596a3c4980b8cb0ac6}{}\label{group__adc__hal_ggaee9345624eca4f249688e14aa9369108a197699d2baeba9596a3c4980b8cb0ac6}
}]10-\/bit for single end sample. \index{k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As11@{k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As11}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As11@{k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As11}}\item[{\em 
k\+Adc\+Resolution\+Bit\+Of\+Diff\+Mode\+As11\hypertarget{group__adc__hal_ggaee9345624eca4f249688e14aa9369108aac5acd19a349df5745a17a9b9edab0ac}{}\label{group__adc__hal_ggaee9345624eca4f249688e14aa9369108aac5acd19a349df5745a17a9b9edab0ac}
}]11-\/bit for differential sample. \end{description}
\end{Desc}
\index{Adc\+\_\+hal@{Adc\+\_\+hal}!\+\_\+adc\+\_\+status@{\+\_\+adc\+\_\+status}}
\index{\+\_\+adc\+\_\+status@{\+\_\+adc\+\_\+status}!Adc\+\_\+hal@{Adc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+adc\+\_\+status}{_adc_status}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+adc\+\_\+status}}\hypertarget{group__adc__hal_ga058351bf32e58c665f0c7869f5cae4eb}{}\label{group__adc__hal_ga058351bf32e58c665f0c7869f5cae4eb}


A\+DC status return codes. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Status\+\_\+\+A\+D\+C\+\_\+\+Success@{k\+Status\+\_\+\+A\+D\+C\+\_\+\+Success}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Status\+\_\+\+A\+D\+C\+\_\+\+Success@{k\+Status\+\_\+\+A\+D\+C\+\_\+\+Success}}\item[{\em 
k\+Status\+\_\+\+A\+D\+C\+\_\+\+Success\hypertarget{group__adc__hal_gga058351bf32e58c665f0c7869f5cae4eba71dfa17f1dfa9065f046127d9c4b49e3}{}\label{group__adc__hal_gga058351bf32e58c665f0c7869f5cae4eba71dfa17f1dfa9065f046127d9c4b49e3}
}]Success. \index{k\+Status\+\_\+\+A\+D\+C\+\_\+\+Invalid\+Argument@{k\+Status\+\_\+\+A\+D\+C\+\_\+\+Invalid\+Argument}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Status\+\_\+\+A\+D\+C\+\_\+\+Invalid\+Argument@{k\+Status\+\_\+\+A\+D\+C\+\_\+\+Invalid\+Argument}}\item[{\em 
k\+Status\+\_\+\+A\+D\+C\+\_\+\+Invalid\+Argument\hypertarget{group__adc__hal_gga058351bf32e58c665f0c7869f5cae4eba2fee5b051bf1951f27b2e162e4041a17}{}\label{group__adc__hal_gga058351bf32e58c665f0c7869f5cae4eba2fee5b051bf1951f27b2e162e4041a17}
}]Invalid argument existed. \index{k\+Status\+\_\+\+A\+D\+C\+\_\+\+Failed@{k\+Status\+\_\+\+A\+D\+C\+\_\+\+Failed}!Adc\+\_\+hal@{Adc\+\_\+hal}}\index{Adc\+\_\+hal@{Adc\+\_\+hal}!k\+Status\+\_\+\+A\+D\+C\+\_\+\+Failed@{k\+Status\+\_\+\+A\+D\+C\+\_\+\+Failed}}\item[{\em 
k\+Status\+\_\+\+A\+D\+C\+\_\+\+Failed\hypertarget{group__adc__hal_gga058351bf32e58c665f0c7869f5cae4ebafedeadb3925bed1bf50a883b6c900521}{}\label{group__adc__hal_gga058351bf32e58c665f0c7869f5cae4ebafedeadb3925bed1bf50a883b6c900521}
}]Execution failed. \end{description}
\end{Desc}


\subsection{Function Documentation}
\index{Adc\+\_\+hal@{Adc\+\_\+hal}!A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Init@{A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Init}}
\index{A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Init@{A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Init}!Adc\+\_\+hal@{Adc\+\_\+hal}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Init(uint32\+\_\+t base\+Addr)}{ADC_HAL_Init(uint32_t baseAddr)}}]{\setlength{\rightskip}{0pt plus 5cm}void A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr}
\end{DoxyParamCaption}
)}\hypertarget{group__adc__hal_ga4fdc924f8ad31ab8e338832527c90926}{}\label{group__adc__hal_ga4fdc924f8ad31ab8e338832527c90926}


Resets all registers into a known state for the A\+DC module. 

This function resets all registers into a known state for the A\+DC module. This known state is the reset value indicated by the Reference manual. It is strongly recommended to call this A\+PI before any other operation when initializing the A\+DC module.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Register base address for the module. \\
\hline
\end{DoxyParams}
\index{Adc\+\_\+hal@{Adc\+\_\+hal}!A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Hw\+Cmp\+Mode@{A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Hw\+Cmp\+Mode}}
\index{A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Hw\+Cmp\+Mode@{A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Hw\+Cmp\+Mode}!Adc\+\_\+hal@{Adc\+\_\+hal}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Hw\+Cmp\+Mode(uint32\+\_\+t base\+Addr, adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode\+\_\+t mode)}{ADC_HAL_SetHwCmpMode(uint32_t baseAddr, adc_hw_cmp_range_mode_t mode)}}]{\setlength{\rightskip}{0pt plus 5cm}void A\+D\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Hw\+Cmp\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode\+\_\+t}}]{mode}
\end{DoxyParamCaption}
)}\hypertarget{group__adc__hal_ga56a679caa5dacd9279e2d4d0a6d9ae3e}{}\label{group__adc__hal_ga56a679caa5dacd9279e2d4d0a6d9ae3e}


Configures the asserted range of the hardware comparator for the A\+DC module. 

This function configures the asserted range of the hardware comparator for the A\+DC module.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Register base address for the module. \\
\hline
{\em mode} & Selection of range mode, see to \char`\"{}adc\+\_\+hw\+\_\+cmp\+\_\+range\+\_\+mode\+\_\+t\char`\"{}. \\
\hline
\end{DoxyParams}
