
f429_gyro_whoami.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bf8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08009da8  08009da8  0000ada8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e54  08009e54  0000b060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009e54  08009e54  0000ae54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e5c  08009e5c  0000b060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e5c  08009e5c  0000ae5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e60  08009e60  0000ae60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08009e64  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b060  2**0
                  CONTENTS
 10 .bss          00000918  20000060  20000060  0000b060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000978  20000978  0000b060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b060  2**0
                  CONTENTS, READONLY
 13 .debug_info   00029c65  00000000  00000000  0000b090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000618c  00000000  00000000  00034cf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002438  00000000  00000000  0003ae88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001be2  00000000  00000000  0003d2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029ead  00000000  00000000  0003eea2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002d27d  00000000  00000000  00068d4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f6d99  00000000  00000000  00095fcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0018cd65  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009da4  00000000  00000000  0018cda8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  00196b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000060 	.word	0x20000060
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08009d90 	.word	0x08009d90

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000064 	.word	0x20000064
 80001ec:	08009d90 	.word	0x08009d90

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005d0:	4b0e      	ldr	r3, [pc, #56]	@ (800060c <HAL_Init+0x40>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a0d      	ldr	r2, [pc, #52]	@ (800060c <HAL_Init+0x40>)
 80005d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80005da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005dc:	4b0b      	ldr	r3, [pc, #44]	@ (800060c <HAL_Init+0x40>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a0a      	ldr	r2, [pc, #40]	@ (800060c <HAL_Init+0x40>)
 80005e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80005e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005e8:	4b08      	ldr	r3, [pc, #32]	@ (800060c <HAL_Init+0x40>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a07      	ldr	r2, [pc, #28]	@ (800060c <HAL_Init+0x40>)
 80005ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005f4:	2003      	movs	r0, #3
 80005f6:	f000 f8fc 	bl	80007f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005fa:	200f      	movs	r0, #15
 80005fc:	f008 fc72 	bl	8008ee4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000600:	f008 fc44 	bl	8008e8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000604:	2300      	movs	r3, #0
}
 8000606:	4618      	mov	r0, r3
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	40023c00 	.word	0x40023c00

08000610 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <HAL_IncTick+0x20>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	461a      	mov	r2, r3
 800061a:	4b06      	ldr	r3, [pc, #24]	@ (8000634 <HAL_IncTick+0x24>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4413      	add	r3, r2
 8000620:	4a04      	ldr	r2, [pc, #16]	@ (8000634 <HAL_IncTick+0x24>)
 8000622:	6013      	str	r3, [r2, #0]
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	20000004 	.word	0x20000004
 8000634:	2000007c 	.word	0x2000007c

08000638 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return uwTick;
 800063c:	4b03      	ldr	r3, [pc, #12]	@ (800064c <HAL_GetTick+0x14>)
 800063e:	681b      	ldr	r3, [r3, #0]
}
 8000640:	4618      	mov	r0, r3
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	2000007c 	.word	0x2000007c

08000650 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000658:	f7ff ffee 	bl	8000638 <HAL_GetTick>
 800065c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000668:	d005      	beq.n	8000676 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800066a:	4b0a      	ldr	r3, [pc, #40]	@ (8000694 <HAL_Delay+0x44>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	461a      	mov	r2, r3
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	4413      	add	r3, r2
 8000674:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000676:	bf00      	nop
 8000678:	f7ff ffde 	bl	8000638 <HAL_GetTick>
 800067c:	4602      	mov	r2, r0
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	1ad3      	subs	r3, r2, r3
 8000682:	68fa      	ldr	r2, [r7, #12]
 8000684:	429a      	cmp	r2, r3
 8000686:	d8f7      	bhi.n	8000678 <HAL_Delay+0x28>
  {
  }
}
 8000688:	bf00      	nop
 800068a:	bf00      	nop
 800068c:	3710      	adds	r7, #16
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	20000004 	.word	0x20000004

08000698 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000698:	b480      	push	{r7}
 800069a:	b085      	sub	sp, #20
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	f003 0307 	and.w	r3, r3, #7
 80006a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a8:	4b0c      	ldr	r3, [pc, #48]	@ (80006dc <__NVIC_SetPriorityGrouping+0x44>)
 80006aa:	68db      	ldr	r3, [r3, #12]
 80006ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ae:	68ba      	ldr	r2, [r7, #8]
 80006b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006b4:	4013      	ands	r3, r2
 80006b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ca:	4a04      	ldr	r2, [pc, #16]	@ (80006dc <__NVIC_SetPriorityGrouping+0x44>)
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	60d3      	str	r3, [r2, #12]
}
 80006d0:	bf00      	nop
 80006d2:	3714      	adds	r7, #20
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	e000ed00 	.word	0xe000ed00

080006e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006e4:	4b04      	ldr	r3, [pc, #16]	@ (80006f8 <__NVIC_GetPriorityGrouping+0x18>)
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	0a1b      	lsrs	r3, r3, #8
 80006ea:	f003 0307 	and.w	r3, r3, #7
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	46bd      	mov	sp, r7
 80006f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f6:	4770      	bx	lr
 80006f8:	e000ed00 	.word	0xe000ed00

080006fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800070a:	2b00      	cmp	r3, #0
 800070c:	db0b      	blt.n	8000726 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	f003 021f 	and.w	r2, r3, #31
 8000714:	4907      	ldr	r1, [pc, #28]	@ (8000734 <__NVIC_EnableIRQ+0x38>)
 8000716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071a:	095b      	lsrs	r3, r3, #5
 800071c:	2001      	movs	r0, #1
 800071e:	fa00 f202 	lsl.w	r2, r0, r2
 8000722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000726:	bf00      	nop
 8000728:	370c      	adds	r7, #12
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	e000e100 	.word	0xe000e100

08000738 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	6039      	str	r1, [r7, #0]
 8000742:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000748:	2b00      	cmp	r3, #0
 800074a:	db0a      	blt.n	8000762 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	b2da      	uxtb	r2, r3
 8000750:	490c      	ldr	r1, [pc, #48]	@ (8000784 <__NVIC_SetPriority+0x4c>)
 8000752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000756:	0112      	lsls	r2, r2, #4
 8000758:	b2d2      	uxtb	r2, r2
 800075a:	440b      	add	r3, r1
 800075c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000760:	e00a      	b.n	8000778 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	b2da      	uxtb	r2, r3
 8000766:	4908      	ldr	r1, [pc, #32]	@ (8000788 <__NVIC_SetPriority+0x50>)
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	f003 030f 	and.w	r3, r3, #15
 800076e:	3b04      	subs	r3, #4
 8000770:	0112      	lsls	r2, r2, #4
 8000772:	b2d2      	uxtb	r2, r2
 8000774:	440b      	add	r3, r1
 8000776:	761a      	strb	r2, [r3, #24]
}
 8000778:	bf00      	nop
 800077a:	370c      	adds	r7, #12
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr
 8000784:	e000e100 	.word	0xe000e100
 8000788:	e000ed00 	.word	0xe000ed00

0800078c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800078c:	b480      	push	{r7}
 800078e:	b089      	sub	sp, #36	@ 0x24
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	f003 0307 	and.w	r3, r3, #7
 800079e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007a0:	69fb      	ldr	r3, [r7, #28]
 80007a2:	f1c3 0307 	rsb	r3, r3, #7
 80007a6:	2b04      	cmp	r3, #4
 80007a8:	bf28      	it	cs
 80007aa:	2304      	movcs	r3, #4
 80007ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ae:	69fb      	ldr	r3, [r7, #28]
 80007b0:	3304      	adds	r3, #4
 80007b2:	2b06      	cmp	r3, #6
 80007b4:	d902      	bls.n	80007bc <NVIC_EncodePriority+0x30>
 80007b6:	69fb      	ldr	r3, [r7, #28]
 80007b8:	3b03      	subs	r3, #3
 80007ba:	e000      	b.n	80007be <NVIC_EncodePriority+0x32>
 80007bc:	2300      	movs	r3, #0
 80007be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007c0:	f04f 32ff 	mov.w	r2, #4294967295
 80007c4:	69bb      	ldr	r3, [r7, #24]
 80007c6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ca:	43da      	mvns	r2, r3
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	401a      	ands	r2, r3
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007d4:	f04f 31ff 	mov.w	r1, #4294967295
 80007d8:	697b      	ldr	r3, [r7, #20]
 80007da:	fa01 f303 	lsl.w	r3, r1, r3
 80007de:	43d9      	mvns	r1, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e4:	4313      	orrs	r3, r2
         );
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3724      	adds	r7, #36	@ 0x24
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr

080007f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b082      	sub	sp, #8
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007fa:	6878      	ldr	r0, [r7, #4]
 80007fc:	f7ff ff4c 	bl	8000698 <__NVIC_SetPriorityGrouping>
}
 8000800:	bf00      	nop
 8000802:	3708      	adds	r7, #8
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
 8000814:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000816:	2300      	movs	r3, #0
 8000818:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800081a:	f7ff ff61 	bl	80006e0 <__NVIC_GetPriorityGrouping>
 800081e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000820:	687a      	ldr	r2, [r7, #4]
 8000822:	68b9      	ldr	r1, [r7, #8]
 8000824:	6978      	ldr	r0, [r7, #20]
 8000826:	f7ff ffb1 	bl	800078c <NVIC_EncodePriority>
 800082a:	4602      	mov	r2, r0
 800082c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000830:	4611      	mov	r1, r2
 8000832:	4618      	mov	r0, r3
 8000834:	f7ff ff80 	bl	8000738 <__NVIC_SetPriority>
}
 8000838:	bf00      	nop
 800083a:	3718      	adds	r7, #24
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}

08000840 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
 8000846:	4603      	mov	r3, r0
 8000848:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800084a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff ff54 	bl	80006fc <__NVIC_EnableIRQ>
}
 8000854:	bf00      	nop
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}

0800085c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d101      	bne.n	800086e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800086a:	2301      	movs	r3, #1
 800086c:	e00e      	b.n	800088c <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	795b      	ldrb	r3, [r3, #5]
 8000872:	b2db      	uxtb	r3, r3
 8000874:	2b00      	cmp	r3, #0
 8000876:	d105      	bne.n	8000884 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	2200      	movs	r2, #0
 800087c:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800087e:	6878      	ldr	r0, [r7, #4]
 8000880:	f007 f8ea 	bl	8007a58 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	2201      	movs	r2, #1
 8000888:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800088a:	2300      	movs	r3, #0
}
 800088c:	4618      	mov	r0, r3
 800088e:	3708      	adds	r7, #8
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}

08000894 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d101      	bne.n	80008a6 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80008a2:	2301      	movs	r3, #1
 80008a4:	e03b      	b.n	800091e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d106      	bne.n	80008c0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	2200      	movs	r2, #0
 80008b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80008ba:	6878      	ldr	r0, [r7, #4]
 80008bc:	f007 f920 	bl	8007b00 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	2202      	movs	r2, #2
 80008c4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	685a      	ldr	r2, [r3, #4]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	430a      	orrs	r2, r1
 80008dc:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008e4:	f023 0107 	bic.w	r1, r3, #7
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	689a      	ldr	r2, [r3, #8]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	430a      	orrs	r2, r1
 80008f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008fa:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80008fe:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	68d1      	ldr	r1, [r2, #12]
 8000906:	687a      	ldr	r2, [r7, #4]
 8000908:	6812      	ldr	r2, [r2, #0]
 800090a:	430b      	orrs	r3, r1
 800090c:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	2200      	movs	r2, #0
 8000912:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2201      	movs	r2, #1
 8000918:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 800091c:	2300      	movs	r3, #0
}
 800091e:	4618      	mov	r0, r3
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}

08000926 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8000926:	b580      	push	{r7, lr}
 8000928:	b084      	sub	sp, #16
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	f003 0301 	and.w	r3, r3, #1
 8000944:	2b00      	cmp	r3, #0
 8000946:	d026      	beq.n	8000996 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800094e:	2b00      	cmp	r3, #0
 8000950:	d021      	beq.n	8000996 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	681a      	ldr	r2, [r3, #0]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000960:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000966:	f043 0201 	orr.w	r2, r3, #1
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	2201      	movs	r2, #1
 8000974:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	2204      	movs	r2, #4
 800097a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2200      	movs	r2, #0
 8000982:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	695b      	ldr	r3, [r3, #20]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d003      	beq.n	8000996 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	695b      	ldr	r3, [r3, #20]
 8000992:	6878      	ldr	r0, [r7, #4]
 8000994:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	f003 0320 	and.w	r3, r3, #32
 800099c:	2b00      	cmp	r3, #0
 800099e:	d026      	beq.n	80009ee <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d021      	beq.n	80009ee <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80009b8:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	2220      	movs	r2, #32
 80009c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009c6:	f043 0202 	orr.w	r2, r3, #2
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2204      	movs	r2, #4
 80009d2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	2200      	movs	r2, #0
 80009da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	695b      	ldr	r3, [r3, #20]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d003      	beq.n	80009ee <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	695b      	ldr	r3, [r3, #20]
 80009ea:	6878      	ldr	r0, [r7, #4]
 80009ec:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	f003 0308 	and.w	r3, r3, #8
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d026      	beq.n	8000a46 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d021      	beq.n	8000a46 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	681a      	ldr	r2, [r3, #0]
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8000a10:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	2208      	movs	r2, #8
 8000a18:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a1e:	f043 0204 	orr.w	r2, r3, #4
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	2204      	movs	r2, #4
 8000a2a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	2200      	movs	r2, #0
 8000a32:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	695b      	ldr	r3, [r3, #20]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d003      	beq.n	8000a46 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	695b      	ldr	r3, [r3, #20]
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	f003 0304 	and.w	r3, r3, #4
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d013      	beq.n	8000a78 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d00e      	beq.n	8000a78 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000a68:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	2204      	movs	r2, #4
 8000a70:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8000a72:	6878      	ldr	r0, [r7, #4]
 8000a74:	f000 f853 	bl	8000b1e <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	f003 0302 	and.w	r3, r3, #2
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d024      	beq.n	8000acc <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d01f      	beq.n	8000acc <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8000a9a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2202      	movs	r2, #2
 8000aa2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2201      	movs	r2, #1
 8000ab0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	691b      	ldr	r3, [r3, #16]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d003      	beq.n	8000acc <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	691b      	ldr	r3, [r3, #16]
 8000ac8:	6878      	ldr	r0, [r7, #4]
 8000aca:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	f003 0310 	and.w	r3, r3, #16
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d01f      	beq.n	8000b16 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d01a      	beq.n	8000b16 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000aee:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2210      	movs	r2, #16
 8000af6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	2201      	movs	r2, #1
 8000b04:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8000b10:	6878      	ldr	r0, [r7, #4]
 8000b12:	f000 f80e 	bl	8000b32 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8000b16:	bf00      	nop
 8000b18:	3710      	adds	r7, #16
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	b083      	sub	sp, #12
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8000b26:	bf00      	nop
 8000b28:	370c      	adds	r7, #12
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr

08000b32 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8000b32:	b480      	push	{r7}
 8000b34:	b083      	sub	sp, #12
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8000b3a:	bf00      	nop
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
	...

08000b48 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b087      	sub	sp, #28
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d101      	bne.n	8000b68 <HAL_DMA2D_ConfigLayer+0x20>
 8000b64:	2302      	movs	r3, #2
 8000b66:	e079      	b.n	8000c5c <HAL_DMA2D_ConfigLayer+0x114>
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2202      	movs	r2, #2
 8000b74:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	011b      	lsls	r3, r3, #4
 8000b7c:	3318      	adds	r3, #24
 8000b7e:	687a      	ldr	r2, [r7, #4]
 8000b80:	4413      	add	r3, r2
 8000b82:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	685a      	ldr	r2, [r3, #4]
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	689b      	ldr	r3, [r3, #8]
 8000b8c:	041b      	lsls	r3, r3, #16
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8000b92:	4b35      	ldr	r3, [pc, #212]	@ (8000c68 <HAL_DMA2D_ConfigLayer+0x120>)
 8000b94:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	685b      	ldr	r3, [r3, #4]
 8000b9a:	2b0a      	cmp	r3, #10
 8000b9c:	d003      	beq.n	8000ba6 <HAL_DMA2D_ConfigLayer+0x5e>
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	685b      	ldr	r3, [r3, #4]
 8000ba2:	2b09      	cmp	r3, #9
 8000ba4:	d107      	bne.n	8000bb6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8000ba6:	693b      	ldr	r3, [r7, #16]
 8000ba8:	68db      	ldr	r3, [r3, #12]
 8000baa:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8000bae:	697a      	ldr	r2, [r7, #20]
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	617b      	str	r3, [r7, #20]
 8000bb4:	e005      	b.n	8000bc2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8000bb6:	693b      	ldr	r3, [r7, #16]
 8000bb8:	68db      	ldr	r3, [r3, #12]
 8000bba:	061b      	lsls	r3, r3, #24
 8000bbc:	697a      	ldr	r2, [r7, #20]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d120      	bne.n	8000c0a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	43db      	mvns	r3, r3
 8000bd2:	ea02 0103 	and.w	r1, r2, r3
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	697a      	ldr	r2, [r7, #20]
 8000bdc:	430a      	orrs	r2, r1
 8000bde:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	693a      	ldr	r2, [r7, #16]
 8000be6:	6812      	ldr	r2, [r2, #0]
 8000be8:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8000bea:	693b      	ldr	r3, [r7, #16]
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	2b0a      	cmp	r3, #10
 8000bf0:	d003      	beq.n	8000bfa <HAL_DMA2D_ConfigLayer+0xb2>
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	685b      	ldr	r3, [r3, #4]
 8000bf6:	2b09      	cmp	r3, #9
 8000bf8:	d127      	bne.n	8000c4a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8000bfa:	693b      	ldr	r3, [r7, #16]
 8000bfc:	68da      	ldr	r2, [r3, #12]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8000c06:	629a      	str	r2, [r3, #40]	@ 0x28
 8000c08:	e01f      	b.n	8000c4a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	69da      	ldr	r2, [r3, #28]
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	43db      	mvns	r3, r3
 8000c14:	ea02 0103 	and.w	r1, r2, r3
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	697a      	ldr	r2, [r7, #20]
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	6812      	ldr	r2, [r2, #0]
 8000c2a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8000c2c:	693b      	ldr	r3, [r7, #16]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	2b0a      	cmp	r3, #10
 8000c32:	d003      	beq.n	8000c3c <HAL_DMA2D_ConfigLayer+0xf4>
 8000c34:	693b      	ldr	r3, [r7, #16]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	2b09      	cmp	r3, #9
 8000c3a:	d106      	bne.n	8000c4a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	68da      	ldr	r2, [r3, #12]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8000c48:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2200      	movs	r2, #0
 8000c56:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8000c5a:	2300      	movs	r3, #0
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	371c      	adds	r7, #28
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	ff03000f 	.word	0xff03000f

08000c6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b089      	sub	sp, #36	@ 0x24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c76:	2300      	movs	r3, #0
 8000c78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c82:	2300      	movs	r3, #0
 8000c84:	61fb      	str	r3, [r7, #28]
 8000c86:	e177      	b.n	8000f78 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000c88:	2201      	movs	r2, #1
 8000c8a:	69fb      	ldr	r3, [r7, #28]
 8000c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	697a      	ldr	r2, [r7, #20]
 8000c98:	4013      	ands	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000c9c:	693a      	ldr	r2, [r7, #16]
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	f040 8166 	bne.w	8000f72 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	f003 0303 	and.w	r3, r3, #3
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d005      	beq.n	8000cbe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cba:	2b02      	cmp	r3, #2
 8000cbc:	d130      	bne.n	8000d20 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	689b      	ldr	r3, [r3, #8]
 8000cc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000cc4:	69fb      	ldr	r3, [r7, #28]
 8000cc6:	005b      	lsls	r3, r3, #1
 8000cc8:	2203      	movs	r2, #3
 8000cca:	fa02 f303 	lsl.w	r3, r2, r3
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	69ba      	ldr	r2, [r7, #24]
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	68da      	ldr	r2, [r3, #12]
 8000cda:	69fb      	ldr	r3, [r7, #28]
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce2:	69ba      	ldr	r2, [r7, #24]
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	69ba      	ldr	r2, [r7, #24]
 8000cec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfc:	43db      	mvns	r3, r3
 8000cfe:	69ba      	ldr	r2, [r7, #24]
 8000d00:	4013      	ands	r3, r2
 8000d02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	091b      	lsrs	r3, r3, #4
 8000d0a:	f003 0201 	and.w	r2, r3, #1
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	fa02 f303 	lsl.w	r3, r2, r3
 8000d14:	69ba      	ldr	r2, [r7, #24]
 8000d16:	4313      	orrs	r3, r2
 8000d18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	69ba      	ldr	r2, [r7, #24]
 8000d1e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	f003 0303 	and.w	r3, r3, #3
 8000d28:	2b03      	cmp	r3, #3
 8000d2a:	d017      	beq.n	8000d5c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d32:	69fb      	ldr	r3, [r7, #28]
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	2203      	movs	r2, #3
 8000d38:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3c:	43db      	mvns	r3, r3
 8000d3e:	69ba      	ldr	r2, [r7, #24]
 8000d40:	4013      	ands	r3, r2
 8000d42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	689a      	ldr	r2, [r3, #8]
 8000d48:	69fb      	ldr	r3, [r7, #28]
 8000d4a:	005b      	lsls	r3, r3, #1
 8000d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d50:	69ba      	ldr	r2, [r7, #24]
 8000d52:	4313      	orrs	r3, r2
 8000d54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	69ba      	ldr	r2, [r7, #24]
 8000d5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f003 0303 	and.w	r3, r3, #3
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d123      	bne.n	8000db0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d68:	69fb      	ldr	r3, [r7, #28]
 8000d6a:	08da      	lsrs	r2, r3, #3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	3208      	adds	r2, #8
 8000d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	f003 0307 	and.w	r3, r3, #7
 8000d7c:	009b      	lsls	r3, r3, #2
 8000d7e:	220f      	movs	r2, #15
 8000d80:	fa02 f303 	lsl.w	r3, r2, r3
 8000d84:	43db      	mvns	r3, r3
 8000d86:	69ba      	ldr	r2, [r7, #24]
 8000d88:	4013      	ands	r3, r2
 8000d8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	691a      	ldr	r2, [r3, #16]
 8000d90:	69fb      	ldr	r3, [r7, #28]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9c:	69ba      	ldr	r2, [r7, #24]
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	08da      	lsrs	r2, r3, #3
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	3208      	adds	r2, #8
 8000daa:	69b9      	ldr	r1, [r7, #24]
 8000dac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000db6:	69fb      	ldr	r3, [r7, #28]
 8000db8:	005b      	lsls	r3, r3, #1
 8000dba:	2203      	movs	r2, #3
 8000dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc0:	43db      	mvns	r3, r3
 8000dc2:	69ba      	ldr	r2, [r7, #24]
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	f003 0203 	and.w	r2, r3, #3
 8000dd0:	69fb      	ldr	r3, [r7, #28]
 8000dd2:	005b      	lsls	r3, r3, #1
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	69ba      	ldr	r2, [r7, #24]
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	69ba      	ldr	r2, [r7, #24]
 8000de2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	f000 80c0 	beq.w	8000f72 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	4b66      	ldr	r3, [pc, #408]	@ (8000f90 <HAL_GPIO_Init+0x324>)
 8000df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dfa:	4a65      	ldr	r2, [pc, #404]	@ (8000f90 <HAL_GPIO_Init+0x324>)
 8000dfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e00:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e02:	4b63      	ldr	r3, [pc, #396]	@ (8000f90 <HAL_GPIO_Init+0x324>)
 8000e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e0e:	4a61      	ldr	r2, [pc, #388]	@ (8000f94 <HAL_GPIO_Init+0x328>)
 8000e10:	69fb      	ldr	r3, [r7, #28]
 8000e12:	089b      	lsrs	r3, r3, #2
 8000e14:	3302      	adds	r3, #2
 8000e16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e1c:	69fb      	ldr	r3, [r7, #28]
 8000e1e:	f003 0303 	and.w	r3, r3, #3
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	220f      	movs	r2, #15
 8000e26:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	4013      	ands	r3, r2
 8000e30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4a58      	ldr	r2, [pc, #352]	@ (8000f98 <HAL_GPIO_Init+0x32c>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d037      	beq.n	8000eaa <HAL_GPIO_Init+0x23e>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4a57      	ldr	r2, [pc, #348]	@ (8000f9c <HAL_GPIO_Init+0x330>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d031      	beq.n	8000ea6 <HAL_GPIO_Init+0x23a>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4a56      	ldr	r2, [pc, #344]	@ (8000fa0 <HAL_GPIO_Init+0x334>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d02b      	beq.n	8000ea2 <HAL_GPIO_Init+0x236>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a55      	ldr	r2, [pc, #340]	@ (8000fa4 <HAL_GPIO_Init+0x338>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d025      	beq.n	8000e9e <HAL_GPIO_Init+0x232>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a54      	ldr	r2, [pc, #336]	@ (8000fa8 <HAL_GPIO_Init+0x33c>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d01f      	beq.n	8000e9a <HAL_GPIO_Init+0x22e>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4a53      	ldr	r2, [pc, #332]	@ (8000fac <HAL_GPIO_Init+0x340>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d019      	beq.n	8000e96 <HAL_GPIO_Init+0x22a>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4a52      	ldr	r2, [pc, #328]	@ (8000fb0 <HAL_GPIO_Init+0x344>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d013      	beq.n	8000e92 <HAL_GPIO_Init+0x226>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4a51      	ldr	r2, [pc, #324]	@ (8000fb4 <HAL_GPIO_Init+0x348>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d00d      	beq.n	8000e8e <HAL_GPIO_Init+0x222>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4a50      	ldr	r2, [pc, #320]	@ (8000fb8 <HAL_GPIO_Init+0x34c>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d007      	beq.n	8000e8a <HAL_GPIO_Init+0x21e>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4a4f      	ldr	r2, [pc, #316]	@ (8000fbc <HAL_GPIO_Init+0x350>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d101      	bne.n	8000e86 <HAL_GPIO_Init+0x21a>
 8000e82:	2309      	movs	r3, #9
 8000e84:	e012      	b.n	8000eac <HAL_GPIO_Init+0x240>
 8000e86:	230a      	movs	r3, #10
 8000e88:	e010      	b.n	8000eac <HAL_GPIO_Init+0x240>
 8000e8a:	2308      	movs	r3, #8
 8000e8c:	e00e      	b.n	8000eac <HAL_GPIO_Init+0x240>
 8000e8e:	2307      	movs	r3, #7
 8000e90:	e00c      	b.n	8000eac <HAL_GPIO_Init+0x240>
 8000e92:	2306      	movs	r3, #6
 8000e94:	e00a      	b.n	8000eac <HAL_GPIO_Init+0x240>
 8000e96:	2305      	movs	r3, #5
 8000e98:	e008      	b.n	8000eac <HAL_GPIO_Init+0x240>
 8000e9a:	2304      	movs	r3, #4
 8000e9c:	e006      	b.n	8000eac <HAL_GPIO_Init+0x240>
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	e004      	b.n	8000eac <HAL_GPIO_Init+0x240>
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	e002      	b.n	8000eac <HAL_GPIO_Init+0x240>
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	e000      	b.n	8000eac <HAL_GPIO_Init+0x240>
 8000eaa:	2300      	movs	r3, #0
 8000eac:	69fa      	ldr	r2, [r7, #28]
 8000eae:	f002 0203 	and.w	r2, r2, #3
 8000eb2:	0092      	lsls	r2, r2, #2
 8000eb4:	4093      	lsls	r3, r2
 8000eb6:	69ba      	ldr	r2, [r7, #24]
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ebc:	4935      	ldr	r1, [pc, #212]	@ (8000f94 <HAL_GPIO_Init+0x328>)
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	089b      	lsrs	r3, r3, #2
 8000ec2:	3302      	adds	r3, #2
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000eca:	4b3d      	ldr	r3, [pc, #244]	@ (8000fc0 <HAL_GPIO_Init+0x354>)
 8000ecc:	689b      	ldr	r3, [r3, #8]
 8000ece:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	43db      	mvns	r3, r3
 8000ed4:	69ba      	ldr	r2, [r7, #24]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d003      	beq.n	8000eee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000ee6:	69ba      	ldr	r2, [r7, #24]
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000eee:	4a34      	ldr	r2, [pc, #208]	@ (8000fc0 <HAL_GPIO_Init+0x354>)
 8000ef0:	69bb      	ldr	r3, [r7, #24]
 8000ef2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ef4:	4b32      	ldr	r3, [pc, #200]	@ (8000fc0 <HAL_GPIO_Init+0x354>)
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	43db      	mvns	r3, r3
 8000efe:	69ba      	ldr	r2, [r7, #24]
 8000f00:	4013      	ands	r3, r2
 8000f02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d003      	beq.n	8000f18 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000f10:	69ba      	ldr	r2, [r7, #24]
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f18:	4a29      	ldr	r2, [pc, #164]	@ (8000fc0 <HAL_GPIO_Init+0x354>)
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f1e:	4b28      	ldr	r3, [pc, #160]	@ (8000fc0 <HAL_GPIO_Init+0x354>)
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	43db      	mvns	r3, r3
 8000f28:	69ba      	ldr	r2, [r7, #24]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d003      	beq.n	8000f42 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000f3a:	69ba      	ldr	r2, [r7, #24]
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f42:	4a1f      	ldr	r2, [pc, #124]	@ (8000fc0 <HAL_GPIO_Init+0x354>)
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f48:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc0 <HAL_GPIO_Init+0x354>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	43db      	mvns	r3, r3
 8000f52:	69ba      	ldr	r2, [r7, #24]
 8000f54:	4013      	ands	r3, r2
 8000f56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d003      	beq.n	8000f6c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f6c:	4a14      	ldr	r2, [pc, #80]	@ (8000fc0 <HAL_GPIO_Init+0x354>)
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	3301      	adds	r3, #1
 8000f76:	61fb      	str	r3, [r7, #28]
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	2b0f      	cmp	r3, #15
 8000f7c:	f67f ae84 	bls.w	8000c88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f80:	bf00      	nop
 8000f82:	bf00      	nop
 8000f84:	3724      	adds	r7, #36	@ 0x24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	40023800 	.word	0x40023800
 8000f94:	40013800 	.word	0x40013800
 8000f98:	40020000 	.word	0x40020000
 8000f9c:	40020400 	.word	0x40020400
 8000fa0:	40020800 	.word	0x40020800
 8000fa4:	40020c00 	.word	0x40020c00
 8000fa8:	40021000 	.word	0x40021000
 8000fac:	40021400 	.word	0x40021400
 8000fb0:	40021800 	.word	0x40021800
 8000fb4:	40021c00 	.word	0x40021c00
 8000fb8:	40022000 	.word	0x40022000
 8000fbc:	40022400 	.word	0x40022400
 8000fc0:	40013c00 	.word	0x40013c00

08000fc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	460b      	mov	r3, r1
 8000fce:	807b      	strh	r3, [r7, #2]
 8000fd0:	4613      	mov	r3, r2
 8000fd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000fd4:	787b      	ldrb	r3, [r7, #1]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d003      	beq.n	8000fe2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fda:	887a      	ldrh	r2, [r7, #2]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000fe0:	e003      	b.n	8000fea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000fe2:	887b      	ldrh	r3, [r7, #2]
 8000fe4:	041a      	lsls	r2, r3, #16
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	619a      	str	r2, [r3, #24]
}
 8000fea:	bf00      	nop
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr

08000ff6 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b086      	sub	sp, #24
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4618      	mov	r0, r3
 800100e:	f005 f949 	bl	80062a4 <USB_GetMode>
 8001012:	4603      	mov	r3, r0
 8001014:	2b01      	cmp	r3, #1
 8001016:	f040 80fb 	bne.w	8001210 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4618      	mov	r0, r3
 8001020:	f005 f90c 	bl	800623c <USB_ReadInterrupts>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	f000 80f1 	beq.w	800120e <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4618      	mov	r0, r3
 8001032:	f005 f903 	bl	800623c <USB_ReadInterrupts>
 8001036:	4603      	mov	r3, r0
 8001038:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800103c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001040:	d104      	bne.n	800104c <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800104a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4618      	mov	r0, r3
 8001052:	f005 f8f3 	bl	800623c <USB_ReadInterrupts>
 8001056:	4603      	mov	r3, r0
 8001058:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800105c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001060:	d104      	bne.n	800106c <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800106a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4618      	mov	r0, r3
 8001072:	f005 f8e3 	bl	800623c <USB_ReadInterrupts>
 8001076:	4603      	mov	r3, r0
 8001078:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800107c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001080:	d104      	bne.n	800108c <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800108a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4618      	mov	r0, r3
 8001092:	f005 f8d3 	bl	800623c <USB_ReadInterrupts>
 8001096:	4603      	mov	r3, r0
 8001098:	f003 0302 	and.w	r3, r3, #2
 800109c:	2b02      	cmp	r3, #2
 800109e:	d103      	bne.n	80010a8 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2202      	movs	r2, #2
 80010a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f005 f8c5 	bl	800623c <USB_ReadInterrupts>
 80010b2:	4603      	mov	r3, r0
 80010b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80010b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80010bc:	d120      	bne.n	8001100 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80010c6:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0301 	and.w	r3, r3, #1
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d113      	bne.n	8001100 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80010d8:	2110      	movs	r1, #16
 80010da:	6938      	ldr	r0, [r7, #16]
 80010dc:	f004 fff6 	bl	80060cc <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80010e0:	6938      	ldr	r0, [r7, #16]
 80010e2:	f005 f825 	bl	8006130 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	7a5b      	ldrb	r3, [r3, #9]
 80010ea:	2b02      	cmp	r3, #2
 80010ec:	d105      	bne.n	80010fa <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2101      	movs	r1, #1
 80010f4:	4618      	mov	r0, r3
 80010f6:	f005 f8e3 	bl	80062c0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f008 f8fa 	bl	80092f4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4618      	mov	r0, r3
 8001106:	f005 f899 	bl	800623c <USB_ReadInterrupts>
 800110a:	4603      	mov	r3, r0
 800110c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001110:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001114:	d102      	bne.n	800111c <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f001 fca1 	bl	8002a5e <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4618      	mov	r0, r3
 8001122:	f005 f88b 	bl	800623c <USB_ReadInterrupts>
 8001126:	4603      	mov	r3, r0
 8001128:	f003 0308 	and.w	r3, r3, #8
 800112c:	2b08      	cmp	r3, #8
 800112e:	d106      	bne.n	800113e <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f008 f8c3 	bl	80092bc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2208      	movs	r2, #8
 800113c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4618      	mov	r0, r3
 8001144:	f005 f87a 	bl	800623c <USB_ReadInterrupts>
 8001148:	4603      	mov	r3, r0
 800114a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800114e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001152:	d139      	bne.n	80011c8 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4618      	mov	r0, r3
 800115a:	f005 f8ee 	bl	800633a <USB_HC_ReadInterrupt>
 800115e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001160:	2300      	movs	r3, #0
 8001162:	617b      	str	r3, [r7, #20]
 8001164:	e025      	b.n	80011b2 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	f003 030f 	and.w	r3, r3, #15
 800116c:	68ba      	ldr	r2, [r7, #8]
 800116e:	fa22 f303 	lsr.w	r3, r2, r3
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	2b00      	cmp	r3, #0
 8001178:	d018      	beq.n	80011ac <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	015a      	lsls	r2, r3, #5
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	4413      	add	r3, r2
 8001182:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800118c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001190:	d106      	bne.n	80011a0 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	4619      	mov	r1, r3
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	f000 f859 	bl	8001250 <HCD_HC_IN_IRQHandler>
 800119e:	e005      	b.n	80011ac <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80011a0:	697b      	ldr	r3, [r7, #20]
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	4619      	mov	r1, r3
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f000 febb 	bl	8001f22 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	3301      	adds	r3, #1
 80011b0:	617b      	str	r3, [r7, #20]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	795b      	ldrb	r3, [r3, #5]
 80011b6:	461a      	mov	r2, r3
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d3d3      	bcc.n	8001166 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80011c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f005 f835 	bl	800623c <USB_ReadInterrupts>
 80011d2:	4603      	mov	r3, r0
 80011d4:	f003 0310 	and.w	r3, r3, #16
 80011d8:	2b10      	cmp	r3, #16
 80011da:	d101      	bne.n	80011e0 <HAL_HCD_IRQHandler+0x1ea>
 80011dc:	2301      	movs	r3, #1
 80011de:	e000      	b.n	80011e2 <HAL_HCD_IRQHandler+0x1ec>
 80011e0:	2300      	movs	r3, #0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d014      	beq.n	8001210 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	699a      	ldr	r2, [r3, #24]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f022 0210 	bic.w	r2, r2, #16
 80011f4:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f001 fb52 	bl	80028a0 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	699a      	ldr	r2, [r3, #24]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f042 0210 	orr.w	r2, r2, #16
 800120a:	619a      	str	r2, [r3, #24]
 800120c:	e000      	b.n	8001210 <HAL_HCD_IRQHandler+0x21a>
      return;
 800120e:	bf00      	nop
    }
  }
}
 8001210:	3718      	adds	r7, #24
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001224:	2b01      	cmp	r3, #1
 8001226:	d101      	bne.n	800122c <HAL_HCD_Stop+0x16>
 8001228:	2302      	movs	r3, #2
 800122a:	e00d      	b.n	8001248 <HAL_HCD_Stop+0x32>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2201      	movs	r2, #1
 8001230:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4618      	mov	r0, r3
 800123a:	f005 f9af 	bl	800659c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2200      	movs	r2, #0
 8001242:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001246:	2300      	movs	r3, #0
}
 8001248:	4618      	mov	r0, r3
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	460b      	mov	r3, r1
 800125a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	78fa      	ldrb	r2, [r7, #3]
 800126c:	4611      	mov	r1, r2
 800126e:	4618      	mov	r0, r3
 8001270:	f004 fff7 	bl	8006262 <USB_ReadChInterrupts>
 8001274:	4603      	mov	r3, r0
 8001276:	f003 0304 	and.w	r3, r3, #4
 800127a:	2b04      	cmp	r3, #4
 800127c:	d11a      	bne.n	80012b4 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800127e:	78fb      	ldrb	r3, [r7, #3]
 8001280:	015a      	lsls	r2, r3, #5
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	4413      	add	r3, r2
 8001286:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800128a:	461a      	mov	r2, r3
 800128c:	2304      	movs	r3, #4
 800128e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001290:	78fa      	ldrb	r2, [r7, #3]
 8001292:	6879      	ldr	r1, [r7, #4]
 8001294:	4613      	mov	r3, r2
 8001296:	011b      	lsls	r3, r3, #4
 8001298:	1a9b      	subs	r3, r3, r2
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	440b      	add	r3, r1
 800129e:	334d      	adds	r3, #77	@ 0x4d
 80012a0:	2207      	movs	r2, #7
 80012a2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	78fa      	ldrb	r2, [r7, #3]
 80012aa:	4611      	mov	r1, r2
 80012ac:	4618      	mov	r0, r3
 80012ae:	f005 f855 	bl	800635c <USB_HC_Halt>
 80012b2:	e09e      	b.n	80013f2 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	78fa      	ldrb	r2, [r7, #3]
 80012ba:	4611      	mov	r1, r2
 80012bc:	4618      	mov	r0, r3
 80012be:	f004 ffd0 	bl	8006262 <USB_ReadChInterrupts>
 80012c2:	4603      	mov	r3, r0
 80012c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80012cc:	d11b      	bne.n	8001306 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80012ce:	78fb      	ldrb	r3, [r7, #3]
 80012d0:	015a      	lsls	r2, r3, #5
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	4413      	add	r3, r2
 80012d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80012da:	461a      	mov	r2, r3
 80012dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012e0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80012e2:	78fa      	ldrb	r2, [r7, #3]
 80012e4:	6879      	ldr	r1, [r7, #4]
 80012e6:	4613      	mov	r3, r2
 80012e8:	011b      	lsls	r3, r3, #4
 80012ea:	1a9b      	subs	r3, r3, r2
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	440b      	add	r3, r1
 80012f0:	334d      	adds	r3, #77	@ 0x4d
 80012f2:	2208      	movs	r2, #8
 80012f4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	78fa      	ldrb	r2, [r7, #3]
 80012fc:	4611      	mov	r1, r2
 80012fe:	4618      	mov	r0, r3
 8001300:	f005 f82c 	bl	800635c <USB_HC_Halt>
 8001304:	e075      	b.n	80013f2 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	78fa      	ldrb	r2, [r7, #3]
 800130c:	4611      	mov	r1, r2
 800130e:	4618      	mov	r0, r3
 8001310:	f004 ffa7 	bl	8006262 <USB_ReadChInterrupts>
 8001314:	4603      	mov	r3, r0
 8001316:	f003 0308 	and.w	r3, r3, #8
 800131a:	2b08      	cmp	r3, #8
 800131c:	d11a      	bne.n	8001354 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800131e:	78fb      	ldrb	r3, [r7, #3]
 8001320:	015a      	lsls	r2, r3, #5
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	4413      	add	r3, r2
 8001326:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800132a:	461a      	mov	r2, r3
 800132c:	2308      	movs	r3, #8
 800132e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001330:	78fa      	ldrb	r2, [r7, #3]
 8001332:	6879      	ldr	r1, [r7, #4]
 8001334:	4613      	mov	r3, r2
 8001336:	011b      	lsls	r3, r3, #4
 8001338:	1a9b      	subs	r3, r3, r2
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	440b      	add	r3, r1
 800133e:	334d      	adds	r3, #77	@ 0x4d
 8001340:	2206      	movs	r2, #6
 8001342:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	78fa      	ldrb	r2, [r7, #3]
 800134a:	4611      	mov	r1, r2
 800134c:	4618      	mov	r0, r3
 800134e:	f005 f805 	bl	800635c <USB_HC_Halt>
 8001352:	e04e      	b.n	80013f2 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	78fa      	ldrb	r2, [r7, #3]
 800135a:	4611      	mov	r1, r2
 800135c:	4618      	mov	r0, r3
 800135e:	f004 ff80 	bl	8006262 <USB_ReadChInterrupts>
 8001362:	4603      	mov	r3, r0
 8001364:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001368:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800136c:	d11b      	bne.n	80013a6 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800136e:	78fb      	ldrb	r3, [r7, #3]
 8001370:	015a      	lsls	r2, r3, #5
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	4413      	add	r3, r2
 8001376:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800137a:	461a      	mov	r2, r3
 800137c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001380:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001382:	78fa      	ldrb	r2, [r7, #3]
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	4613      	mov	r3, r2
 8001388:	011b      	lsls	r3, r3, #4
 800138a:	1a9b      	subs	r3, r3, r2
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	440b      	add	r3, r1
 8001390:	334d      	adds	r3, #77	@ 0x4d
 8001392:	2209      	movs	r2, #9
 8001394:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	78fa      	ldrb	r2, [r7, #3]
 800139c:	4611      	mov	r1, r2
 800139e:	4618      	mov	r0, r3
 80013a0:	f004 ffdc 	bl	800635c <USB_HC_Halt>
 80013a4:	e025      	b.n	80013f2 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	78fa      	ldrb	r2, [r7, #3]
 80013ac:	4611      	mov	r1, r2
 80013ae:	4618      	mov	r0, r3
 80013b0:	f004 ff57 	bl	8006262 <USB_ReadChInterrupts>
 80013b4:	4603      	mov	r3, r0
 80013b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013ba:	2b80      	cmp	r3, #128	@ 0x80
 80013bc:	d119      	bne.n	80013f2 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80013be:	78fb      	ldrb	r3, [r7, #3]
 80013c0:	015a      	lsls	r2, r3, #5
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	4413      	add	r3, r2
 80013c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80013ca:	461a      	mov	r2, r3
 80013cc:	2380      	movs	r3, #128	@ 0x80
 80013ce:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80013d0:	78fa      	ldrb	r2, [r7, #3]
 80013d2:	6879      	ldr	r1, [r7, #4]
 80013d4:	4613      	mov	r3, r2
 80013d6:	011b      	lsls	r3, r3, #4
 80013d8:	1a9b      	subs	r3, r3, r2
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	440b      	add	r3, r1
 80013de:	334d      	adds	r3, #77	@ 0x4d
 80013e0:	2207      	movs	r2, #7
 80013e2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	78fa      	ldrb	r2, [r7, #3]
 80013ea:	4611      	mov	r1, r2
 80013ec:	4618      	mov	r0, r3
 80013ee:	f004 ffb5 	bl	800635c <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	78fa      	ldrb	r2, [r7, #3]
 80013f8:	4611      	mov	r1, r2
 80013fa:	4618      	mov	r0, r3
 80013fc:	f004 ff31 	bl	8006262 <USB_ReadChInterrupts>
 8001400:	4603      	mov	r3, r0
 8001402:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001406:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800140a:	d112      	bne.n	8001432 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	78fa      	ldrb	r2, [r7, #3]
 8001412:	4611      	mov	r1, r2
 8001414:	4618      	mov	r0, r3
 8001416:	f004 ffa1 	bl	800635c <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800141a:	78fb      	ldrb	r3, [r7, #3]
 800141c:	015a      	lsls	r2, r3, #5
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	4413      	add	r3, r2
 8001422:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001426:	461a      	mov	r2, r3
 8001428:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800142c:	6093      	str	r3, [r2, #8]
 800142e:	f000 bd75 	b.w	8001f1c <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	78fa      	ldrb	r2, [r7, #3]
 8001438:	4611      	mov	r1, r2
 800143a:	4618      	mov	r0, r3
 800143c:	f004 ff11 	bl	8006262 <USB_ReadChInterrupts>
 8001440:	4603      	mov	r3, r0
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	2b01      	cmp	r3, #1
 8001448:	f040 8128 	bne.w	800169c <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800144c:	78fb      	ldrb	r3, [r7, #3]
 800144e:	015a      	lsls	r2, r3, #5
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	4413      	add	r3, r2
 8001454:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001458:	461a      	mov	r2, r3
 800145a:	2320      	movs	r3, #32
 800145c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800145e:	78fa      	ldrb	r2, [r7, #3]
 8001460:	6879      	ldr	r1, [r7, #4]
 8001462:	4613      	mov	r3, r2
 8001464:	011b      	lsls	r3, r3, #4
 8001466:	1a9b      	subs	r3, r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	440b      	add	r3, r1
 800146c:	331b      	adds	r3, #27
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d119      	bne.n	80014a8 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8001474:	78fa      	ldrb	r2, [r7, #3]
 8001476:	6879      	ldr	r1, [r7, #4]
 8001478:	4613      	mov	r3, r2
 800147a:	011b      	lsls	r3, r3, #4
 800147c:	1a9b      	subs	r3, r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	440b      	add	r3, r1
 8001482:	331b      	adds	r3, #27
 8001484:	2200      	movs	r2, #0
 8001486:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001488:	78fb      	ldrb	r3, [r7, #3]
 800148a:	015a      	lsls	r2, r3, #5
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	4413      	add	r3, r2
 8001490:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	78fa      	ldrb	r2, [r7, #3]
 8001498:	0151      	lsls	r1, r2, #5
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	440a      	add	r2, r1
 800149e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80014a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014a6:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	799b      	ldrb	r3, [r3, #6]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d01b      	beq.n	80014e8 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80014b0:	78fa      	ldrb	r2, [r7, #3]
 80014b2:	6879      	ldr	r1, [r7, #4]
 80014b4:	4613      	mov	r3, r2
 80014b6:	011b      	lsls	r3, r3, #4
 80014b8:	1a9b      	subs	r3, r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	440b      	add	r3, r1
 80014be:	3330      	adds	r3, #48	@ 0x30
 80014c0:	6819      	ldr	r1, [r3, #0]
 80014c2:	78fb      	ldrb	r3, [r7, #3]
 80014c4:	015a      	lsls	r2, r3, #5
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	4413      	add	r3, r2
 80014ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80014ce:	691b      	ldr	r3, [r3, #16]
 80014d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014d4:	78fa      	ldrb	r2, [r7, #3]
 80014d6:	1ac9      	subs	r1, r1, r3
 80014d8:	6878      	ldr	r0, [r7, #4]
 80014da:	4613      	mov	r3, r2
 80014dc:	011b      	lsls	r3, r3, #4
 80014de:	1a9b      	subs	r3, r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4403      	add	r3, r0
 80014e4:	3338      	adds	r3, #56	@ 0x38
 80014e6:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80014e8:	78fa      	ldrb	r2, [r7, #3]
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	4613      	mov	r3, r2
 80014ee:	011b      	lsls	r3, r3, #4
 80014f0:	1a9b      	subs	r3, r3, r2
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	440b      	add	r3, r1
 80014f6:	334d      	adds	r3, #77	@ 0x4d
 80014f8:	2201      	movs	r2, #1
 80014fa:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80014fc:	78fa      	ldrb	r2, [r7, #3]
 80014fe:	6879      	ldr	r1, [r7, #4]
 8001500:	4613      	mov	r3, r2
 8001502:	011b      	lsls	r3, r3, #4
 8001504:	1a9b      	subs	r3, r3, r2
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	440b      	add	r3, r1
 800150a:	3344      	adds	r3, #68	@ 0x44
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8001510:	78fb      	ldrb	r3, [r7, #3]
 8001512:	015a      	lsls	r2, r3, #5
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	4413      	add	r3, r2
 8001518:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800151c:	461a      	mov	r2, r3
 800151e:	2301      	movs	r3, #1
 8001520:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001522:	78fa      	ldrb	r2, [r7, #3]
 8001524:	6879      	ldr	r1, [r7, #4]
 8001526:	4613      	mov	r3, r2
 8001528:	011b      	lsls	r3, r3, #4
 800152a:	1a9b      	subs	r3, r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	440b      	add	r3, r1
 8001530:	3326      	adds	r3, #38	@ 0x26
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d00a      	beq.n	800154e <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001538:	78fa      	ldrb	r2, [r7, #3]
 800153a:	6879      	ldr	r1, [r7, #4]
 800153c:	4613      	mov	r3, r2
 800153e:	011b      	lsls	r3, r3, #4
 8001540:	1a9b      	subs	r3, r3, r2
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	440b      	add	r3, r1
 8001546:	3326      	adds	r3, #38	@ 0x26
 8001548:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800154a:	2b02      	cmp	r3, #2
 800154c:	d110      	bne.n	8001570 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	78fa      	ldrb	r2, [r7, #3]
 8001554:	4611      	mov	r1, r2
 8001556:	4618      	mov	r0, r3
 8001558:	f004 ff00 	bl	800635c <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800155c:	78fb      	ldrb	r3, [r7, #3]
 800155e:	015a      	lsls	r2, r3, #5
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	4413      	add	r3, r2
 8001564:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001568:	461a      	mov	r2, r3
 800156a:	2310      	movs	r3, #16
 800156c:	6093      	str	r3, [r2, #8]
 800156e:	e03d      	b.n	80015ec <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001570:	78fa      	ldrb	r2, [r7, #3]
 8001572:	6879      	ldr	r1, [r7, #4]
 8001574:	4613      	mov	r3, r2
 8001576:	011b      	lsls	r3, r3, #4
 8001578:	1a9b      	subs	r3, r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	440b      	add	r3, r1
 800157e:	3326      	adds	r3, #38	@ 0x26
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b03      	cmp	r3, #3
 8001584:	d00a      	beq.n	800159c <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8001586:	78fa      	ldrb	r2, [r7, #3]
 8001588:	6879      	ldr	r1, [r7, #4]
 800158a:	4613      	mov	r3, r2
 800158c:	011b      	lsls	r3, r3, #4
 800158e:	1a9b      	subs	r3, r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	440b      	add	r3, r1
 8001594:	3326      	adds	r3, #38	@ 0x26
 8001596:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001598:	2b01      	cmp	r3, #1
 800159a:	d127      	bne.n	80015ec <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800159c:	78fb      	ldrb	r3, [r7, #3]
 800159e:	015a      	lsls	r2, r3, #5
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	4413      	add	r3, r2
 80015a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	78fa      	ldrb	r2, [r7, #3]
 80015ac:	0151      	lsls	r1, r2, #5
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	440a      	add	r2, r1
 80015b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80015b6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80015ba:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80015bc:	78fa      	ldrb	r2, [r7, #3]
 80015be:	6879      	ldr	r1, [r7, #4]
 80015c0:	4613      	mov	r3, r2
 80015c2:	011b      	lsls	r3, r3, #4
 80015c4:	1a9b      	subs	r3, r3, r2
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	440b      	add	r3, r1
 80015ca:	334c      	adds	r3, #76	@ 0x4c
 80015cc:	2201      	movs	r2, #1
 80015ce:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80015d0:	78fa      	ldrb	r2, [r7, #3]
 80015d2:	6879      	ldr	r1, [r7, #4]
 80015d4:	4613      	mov	r3, r2
 80015d6:	011b      	lsls	r3, r3, #4
 80015d8:	1a9b      	subs	r3, r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	440b      	add	r3, r1
 80015de:	334c      	adds	r3, #76	@ 0x4c
 80015e0:	781a      	ldrb	r2, [r3, #0]
 80015e2:	78fb      	ldrb	r3, [r7, #3]
 80015e4:	4619      	mov	r1, r3
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f007 fe92 	bl	8009310 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	799b      	ldrb	r3, [r3, #6]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d13b      	bne.n	800166c <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80015f4:	78fa      	ldrb	r2, [r7, #3]
 80015f6:	6879      	ldr	r1, [r7, #4]
 80015f8:	4613      	mov	r3, r2
 80015fa:	011b      	lsls	r3, r3, #4
 80015fc:	1a9b      	subs	r3, r3, r2
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	440b      	add	r3, r1
 8001602:	3338      	adds	r3, #56	@ 0x38
 8001604:	6819      	ldr	r1, [r3, #0]
 8001606:	78fa      	ldrb	r2, [r7, #3]
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	4613      	mov	r3, r2
 800160c:	011b      	lsls	r3, r3, #4
 800160e:	1a9b      	subs	r3, r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	4403      	add	r3, r0
 8001614:	3328      	adds	r3, #40	@ 0x28
 8001616:	881b      	ldrh	r3, [r3, #0]
 8001618:	440b      	add	r3, r1
 800161a:	1e59      	subs	r1, r3, #1
 800161c:	78fa      	ldrb	r2, [r7, #3]
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	4613      	mov	r3, r2
 8001622:	011b      	lsls	r3, r3, #4
 8001624:	1a9b      	subs	r3, r3, r2
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	4403      	add	r3, r0
 800162a:	3328      	adds	r3, #40	@ 0x28
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	2b00      	cmp	r3, #0
 8001638:	f000 8470 	beq.w	8001f1c <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800163c:	78fa      	ldrb	r2, [r7, #3]
 800163e:	6879      	ldr	r1, [r7, #4]
 8001640:	4613      	mov	r3, r2
 8001642:	011b      	lsls	r3, r3, #4
 8001644:	1a9b      	subs	r3, r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	440b      	add	r3, r1
 800164a:	333c      	adds	r3, #60	@ 0x3c
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	78fa      	ldrb	r2, [r7, #3]
 8001650:	f083 0301 	eor.w	r3, r3, #1
 8001654:	b2d8      	uxtb	r0, r3
 8001656:	6879      	ldr	r1, [r7, #4]
 8001658:	4613      	mov	r3, r2
 800165a:	011b      	lsls	r3, r3, #4
 800165c:	1a9b      	subs	r3, r3, r2
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	440b      	add	r3, r1
 8001662:	333c      	adds	r3, #60	@ 0x3c
 8001664:	4602      	mov	r2, r0
 8001666:	701a      	strb	r2, [r3, #0]
 8001668:	f000 bc58 	b.w	8001f1c <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800166c:	78fa      	ldrb	r2, [r7, #3]
 800166e:	6879      	ldr	r1, [r7, #4]
 8001670:	4613      	mov	r3, r2
 8001672:	011b      	lsls	r3, r3, #4
 8001674:	1a9b      	subs	r3, r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	440b      	add	r3, r1
 800167a:	333c      	adds	r3, #60	@ 0x3c
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	78fa      	ldrb	r2, [r7, #3]
 8001680:	f083 0301 	eor.w	r3, r3, #1
 8001684:	b2d8      	uxtb	r0, r3
 8001686:	6879      	ldr	r1, [r7, #4]
 8001688:	4613      	mov	r3, r2
 800168a:	011b      	lsls	r3, r3, #4
 800168c:	1a9b      	subs	r3, r3, r2
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	440b      	add	r3, r1
 8001692:	333c      	adds	r3, #60	@ 0x3c
 8001694:	4602      	mov	r2, r0
 8001696:	701a      	strb	r2, [r3, #0]
 8001698:	f000 bc40 	b.w	8001f1c <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	78fa      	ldrb	r2, [r7, #3]
 80016a2:	4611      	mov	r1, r2
 80016a4:	4618      	mov	r0, r3
 80016a6:	f004 fddc 	bl	8006262 <USB_ReadChInterrupts>
 80016aa:	4603      	mov	r3, r0
 80016ac:	f003 0320 	and.w	r3, r3, #32
 80016b0:	2b20      	cmp	r3, #32
 80016b2:	d131      	bne.n	8001718 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80016b4:	78fb      	ldrb	r3, [r7, #3]
 80016b6:	015a      	lsls	r2, r3, #5
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	4413      	add	r3, r2
 80016bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80016c0:	461a      	mov	r2, r3
 80016c2:	2320      	movs	r3, #32
 80016c4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80016c6:	78fa      	ldrb	r2, [r7, #3]
 80016c8:	6879      	ldr	r1, [r7, #4]
 80016ca:	4613      	mov	r3, r2
 80016cc:	011b      	lsls	r3, r3, #4
 80016ce:	1a9b      	subs	r3, r3, r2
 80016d0:	009b      	lsls	r3, r3, #2
 80016d2:	440b      	add	r3, r1
 80016d4:	331a      	adds	r3, #26
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	f040 841f 	bne.w	8001f1c <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80016de:	78fa      	ldrb	r2, [r7, #3]
 80016e0:	6879      	ldr	r1, [r7, #4]
 80016e2:	4613      	mov	r3, r2
 80016e4:	011b      	lsls	r3, r3, #4
 80016e6:	1a9b      	subs	r3, r3, r2
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	440b      	add	r3, r1
 80016ec:	331b      	adds	r3, #27
 80016ee:	2201      	movs	r2, #1
 80016f0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80016f2:	78fa      	ldrb	r2, [r7, #3]
 80016f4:	6879      	ldr	r1, [r7, #4]
 80016f6:	4613      	mov	r3, r2
 80016f8:	011b      	lsls	r3, r3, #4
 80016fa:	1a9b      	subs	r3, r3, r2
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	440b      	add	r3, r1
 8001700:	334d      	adds	r3, #77	@ 0x4d
 8001702:	2203      	movs	r2, #3
 8001704:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	78fa      	ldrb	r2, [r7, #3]
 800170c:	4611      	mov	r1, r2
 800170e:	4618      	mov	r0, r3
 8001710:	f004 fe24 	bl	800635c <USB_HC_Halt>
 8001714:	f000 bc02 	b.w	8001f1c <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	78fa      	ldrb	r2, [r7, #3]
 800171e:	4611      	mov	r1, r2
 8001720:	4618      	mov	r0, r3
 8001722:	f004 fd9e 	bl	8006262 <USB_ReadChInterrupts>
 8001726:	4603      	mov	r3, r0
 8001728:	f003 0302 	and.w	r3, r3, #2
 800172c:	2b02      	cmp	r3, #2
 800172e:	f040 8305 	bne.w	8001d3c <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8001732:	78fb      	ldrb	r3, [r7, #3]
 8001734:	015a      	lsls	r2, r3, #5
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	4413      	add	r3, r2
 800173a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800173e:	461a      	mov	r2, r3
 8001740:	2302      	movs	r3, #2
 8001742:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8001744:	78fa      	ldrb	r2, [r7, #3]
 8001746:	6879      	ldr	r1, [r7, #4]
 8001748:	4613      	mov	r3, r2
 800174a:	011b      	lsls	r3, r3, #4
 800174c:	1a9b      	subs	r3, r3, r2
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	440b      	add	r3, r1
 8001752:	334d      	adds	r3, #77	@ 0x4d
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b01      	cmp	r3, #1
 8001758:	d114      	bne.n	8001784 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800175a:	78fa      	ldrb	r2, [r7, #3]
 800175c:	6879      	ldr	r1, [r7, #4]
 800175e:	4613      	mov	r3, r2
 8001760:	011b      	lsls	r3, r3, #4
 8001762:	1a9b      	subs	r3, r3, r2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	440b      	add	r3, r1
 8001768:	334d      	adds	r3, #77	@ 0x4d
 800176a:	2202      	movs	r2, #2
 800176c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800176e:	78fa      	ldrb	r2, [r7, #3]
 8001770:	6879      	ldr	r1, [r7, #4]
 8001772:	4613      	mov	r3, r2
 8001774:	011b      	lsls	r3, r3, #4
 8001776:	1a9b      	subs	r3, r3, r2
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	440b      	add	r3, r1
 800177c:	334c      	adds	r3, #76	@ 0x4c
 800177e:	2201      	movs	r2, #1
 8001780:	701a      	strb	r2, [r3, #0]
 8001782:	e2cc      	b.n	8001d1e <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8001784:	78fa      	ldrb	r2, [r7, #3]
 8001786:	6879      	ldr	r1, [r7, #4]
 8001788:	4613      	mov	r3, r2
 800178a:	011b      	lsls	r3, r3, #4
 800178c:	1a9b      	subs	r3, r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	440b      	add	r3, r1
 8001792:	334d      	adds	r3, #77	@ 0x4d
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b06      	cmp	r3, #6
 8001798:	d114      	bne.n	80017c4 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800179a:	78fa      	ldrb	r2, [r7, #3]
 800179c:	6879      	ldr	r1, [r7, #4]
 800179e:	4613      	mov	r3, r2
 80017a0:	011b      	lsls	r3, r3, #4
 80017a2:	1a9b      	subs	r3, r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	440b      	add	r3, r1
 80017a8:	334d      	adds	r3, #77	@ 0x4d
 80017aa:	2202      	movs	r2, #2
 80017ac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80017ae:	78fa      	ldrb	r2, [r7, #3]
 80017b0:	6879      	ldr	r1, [r7, #4]
 80017b2:	4613      	mov	r3, r2
 80017b4:	011b      	lsls	r3, r3, #4
 80017b6:	1a9b      	subs	r3, r3, r2
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	440b      	add	r3, r1
 80017bc:	334c      	adds	r3, #76	@ 0x4c
 80017be:	2205      	movs	r2, #5
 80017c0:	701a      	strb	r2, [r3, #0]
 80017c2:	e2ac      	b.n	8001d1e <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80017c4:	78fa      	ldrb	r2, [r7, #3]
 80017c6:	6879      	ldr	r1, [r7, #4]
 80017c8:	4613      	mov	r3, r2
 80017ca:	011b      	lsls	r3, r3, #4
 80017cc:	1a9b      	subs	r3, r3, r2
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	440b      	add	r3, r1
 80017d2:	334d      	adds	r3, #77	@ 0x4d
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b07      	cmp	r3, #7
 80017d8:	d00b      	beq.n	80017f2 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80017da:	78fa      	ldrb	r2, [r7, #3]
 80017dc:	6879      	ldr	r1, [r7, #4]
 80017de:	4613      	mov	r3, r2
 80017e0:	011b      	lsls	r3, r3, #4
 80017e2:	1a9b      	subs	r3, r3, r2
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	440b      	add	r3, r1
 80017e8:	334d      	adds	r3, #77	@ 0x4d
 80017ea:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80017ec:	2b09      	cmp	r3, #9
 80017ee:	f040 80a6 	bne.w	800193e <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80017f2:	78fa      	ldrb	r2, [r7, #3]
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	4613      	mov	r3, r2
 80017f8:	011b      	lsls	r3, r3, #4
 80017fa:	1a9b      	subs	r3, r3, r2
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	440b      	add	r3, r1
 8001800:	334d      	adds	r3, #77	@ 0x4d
 8001802:	2202      	movs	r2, #2
 8001804:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8001806:	78fa      	ldrb	r2, [r7, #3]
 8001808:	6879      	ldr	r1, [r7, #4]
 800180a:	4613      	mov	r3, r2
 800180c:	011b      	lsls	r3, r3, #4
 800180e:	1a9b      	subs	r3, r3, r2
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	440b      	add	r3, r1
 8001814:	3344      	adds	r3, #68	@ 0x44
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	1c59      	adds	r1, r3, #1
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	4613      	mov	r3, r2
 800181e:	011b      	lsls	r3, r3, #4
 8001820:	1a9b      	subs	r3, r3, r2
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	4403      	add	r3, r0
 8001826:	3344      	adds	r3, #68	@ 0x44
 8001828:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800182a:	78fa      	ldrb	r2, [r7, #3]
 800182c:	6879      	ldr	r1, [r7, #4]
 800182e:	4613      	mov	r3, r2
 8001830:	011b      	lsls	r3, r3, #4
 8001832:	1a9b      	subs	r3, r3, r2
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	440b      	add	r3, r1
 8001838:	3344      	adds	r3, #68	@ 0x44
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2b02      	cmp	r3, #2
 800183e:	d943      	bls.n	80018c8 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8001840:	78fa      	ldrb	r2, [r7, #3]
 8001842:	6879      	ldr	r1, [r7, #4]
 8001844:	4613      	mov	r3, r2
 8001846:	011b      	lsls	r3, r3, #4
 8001848:	1a9b      	subs	r3, r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	440b      	add	r3, r1
 800184e:	3344      	adds	r3, #68	@ 0x44
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8001854:	78fa      	ldrb	r2, [r7, #3]
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	4613      	mov	r3, r2
 800185a:	011b      	lsls	r3, r3, #4
 800185c:	1a9b      	subs	r3, r3, r2
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	440b      	add	r3, r1
 8001862:	331a      	adds	r3, #26
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	2b01      	cmp	r3, #1
 8001868:	d123      	bne.n	80018b2 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 800186a:	78fa      	ldrb	r2, [r7, #3]
 800186c:	6879      	ldr	r1, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	011b      	lsls	r3, r3, #4
 8001872:	1a9b      	subs	r3, r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	440b      	add	r3, r1
 8001878:	331b      	adds	r3, #27
 800187a:	2200      	movs	r2, #0
 800187c:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 800187e:	78fa      	ldrb	r2, [r7, #3]
 8001880:	6879      	ldr	r1, [r7, #4]
 8001882:	4613      	mov	r3, r2
 8001884:	011b      	lsls	r3, r3, #4
 8001886:	1a9b      	subs	r3, r3, r2
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	440b      	add	r3, r1
 800188c:	331c      	adds	r3, #28
 800188e:	2200      	movs	r2, #0
 8001890:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001892:	78fb      	ldrb	r3, [r7, #3]
 8001894:	015a      	lsls	r2, r3, #5
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	4413      	add	r3, r2
 800189a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	78fa      	ldrb	r2, [r7, #3]
 80018a2:	0151      	lsls	r1, r2, #5
 80018a4:	693a      	ldr	r2, [r7, #16]
 80018a6:	440a      	add	r2, r1
 80018a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80018ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018b0:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80018b2:	78fa      	ldrb	r2, [r7, #3]
 80018b4:	6879      	ldr	r1, [r7, #4]
 80018b6:	4613      	mov	r3, r2
 80018b8:	011b      	lsls	r3, r3, #4
 80018ba:	1a9b      	subs	r3, r3, r2
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	440b      	add	r3, r1
 80018c0:	334c      	adds	r3, #76	@ 0x4c
 80018c2:	2204      	movs	r2, #4
 80018c4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80018c6:	e229      	b.n	8001d1c <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80018c8:	78fa      	ldrb	r2, [r7, #3]
 80018ca:	6879      	ldr	r1, [r7, #4]
 80018cc:	4613      	mov	r3, r2
 80018ce:	011b      	lsls	r3, r3, #4
 80018d0:	1a9b      	subs	r3, r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	440b      	add	r3, r1
 80018d6:	334c      	adds	r3, #76	@ 0x4c
 80018d8:	2202      	movs	r2, #2
 80018da:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80018dc:	78fa      	ldrb	r2, [r7, #3]
 80018de:	6879      	ldr	r1, [r7, #4]
 80018e0:	4613      	mov	r3, r2
 80018e2:	011b      	lsls	r3, r3, #4
 80018e4:	1a9b      	subs	r3, r3, r2
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	440b      	add	r3, r1
 80018ea:	3326      	adds	r3, #38	@ 0x26
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d00b      	beq.n	800190a <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80018f2:	78fa      	ldrb	r2, [r7, #3]
 80018f4:	6879      	ldr	r1, [r7, #4]
 80018f6:	4613      	mov	r3, r2
 80018f8:	011b      	lsls	r3, r3, #4
 80018fa:	1a9b      	subs	r3, r3, r2
 80018fc:	009b      	lsls	r3, r3, #2
 80018fe:	440b      	add	r3, r1
 8001900:	3326      	adds	r3, #38	@ 0x26
 8001902:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001904:	2b02      	cmp	r3, #2
 8001906:	f040 8209 	bne.w	8001d1c <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800190a:	78fb      	ldrb	r3, [r7, #3]
 800190c:	015a      	lsls	r2, r3, #5
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	4413      	add	r3, r2
 8001912:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001920:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001928:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800192a:	78fb      	ldrb	r3, [r7, #3]
 800192c:	015a      	lsls	r2, r3, #5
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	4413      	add	r3, r2
 8001932:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001936:	461a      	mov	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800193c:	e1ee      	b.n	8001d1c <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800193e:	78fa      	ldrb	r2, [r7, #3]
 8001940:	6879      	ldr	r1, [r7, #4]
 8001942:	4613      	mov	r3, r2
 8001944:	011b      	lsls	r3, r3, #4
 8001946:	1a9b      	subs	r3, r3, r2
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	440b      	add	r3, r1
 800194c:	334d      	adds	r3, #77	@ 0x4d
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2b05      	cmp	r3, #5
 8001952:	f040 80c8 	bne.w	8001ae6 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001956:	78fa      	ldrb	r2, [r7, #3]
 8001958:	6879      	ldr	r1, [r7, #4]
 800195a:	4613      	mov	r3, r2
 800195c:	011b      	lsls	r3, r3, #4
 800195e:	1a9b      	subs	r3, r3, r2
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	440b      	add	r3, r1
 8001964:	334d      	adds	r3, #77	@ 0x4d
 8001966:	2202      	movs	r2, #2
 8001968:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800196a:	78fa      	ldrb	r2, [r7, #3]
 800196c:	6879      	ldr	r1, [r7, #4]
 800196e:	4613      	mov	r3, r2
 8001970:	011b      	lsls	r3, r3, #4
 8001972:	1a9b      	subs	r3, r3, r2
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	440b      	add	r3, r1
 8001978:	331b      	adds	r3, #27
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b01      	cmp	r3, #1
 800197e:	f040 81ce 	bne.w	8001d1e <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8001982:	78fa      	ldrb	r2, [r7, #3]
 8001984:	6879      	ldr	r1, [r7, #4]
 8001986:	4613      	mov	r3, r2
 8001988:	011b      	lsls	r3, r3, #4
 800198a:	1a9b      	subs	r3, r3, r2
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	440b      	add	r3, r1
 8001990:	3326      	adds	r3, #38	@ 0x26
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b03      	cmp	r3, #3
 8001996:	d16b      	bne.n	8001a70 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8001998:	78fa      	ldrb	r2, [r7, #3]
 800199a:	6879      	ldr	r1, [r7, #4]
 800199c:	4613      	mov	r3, r2
 800199e:	011b      	lsls	r3, r3, #4
 80019a0:	1a9b      	subs	r3, r3, r2
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	440b      	add	r3, r1
 80019a6:	3348      	adds	r3, #72	@ 0x48
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	1c59      	adds	r1, r3, #1
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	4613      	mov	r3, r2
 80019b0:	011b      	lsls	r3, r3, #4
 80019b2:	1a9b      	subs	r3, r3, r2
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	4403      	add	r3, r0
 80019b8:	3348      	adds	r3, #72	@ 0x48
 80019ba:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80019bc:	78fa      	ldrb	r2, [r7, #3]
 80019be:	6879      	ldr	r1, [r7, #4]
 80019c0:	4613      	mov	r3, r2
 80019c2:	011b      	lsls	r3, r3, #4
 80019c4:	1a9b      	subs	r3, r3, r2
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	440b      	add	r3, r1
 80019ca:	3348      	adds	r3, #72	@ 0x48
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2b02      	cmp	r3, #2
 80019d0:	d943      	bls.n	8001a5a <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80019d2:	78fa      	ldrb	r2, [r7, #3]
 80019d4:	6879      	ldr	r1, [r7, #4]
 80019d6:	4613      	mov	r3, r2
 80019d8:	011b      	lsls	r3, r3, #4
 80019da:	1a9b      	subs	r3, r3, r2
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	440b      	add	r3, r1
 80019e0:	3348      	adds	r3, #72	@ 0x48
 80019e2:	2200      	movs	r2, #0
 80019e4:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80019e6:	78fa      	ldrb	r2, [r7, #3]
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	4613      	mov	r3, r2
 80019ec:	011b      	lsls	r3, r3, #4
 80019ee:	1a9b      	subs	r3, r3, r2
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	440b      	add	r3, r1
 80019f4:	331b      	adds	r3, #27
 80019f6:	2200      	movs	r2, #0
 80019f8:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80019fa:	78fa      	ldrb	r2, [r7, #3]
 80019fc:	6879      	ldr	r1, [r7, #4]
 80019fe:	4613      	mov	r3, r2
 8001a00:	011b      	lsls	r3, r3, #4
 8001a02:	1a9b      	subs	r3, r3, r2
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	440b      	add	r3, r1
 8001a08:	3344      	adds	r3, #68	@ 0x44
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d809      	bhi.n	8001a24 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8001a10:	78fa      	ldrb	r2, [r7, #3]
 8001a12:	6879      	ldr	r1, [r7, #4]
 8001a14:	4613      	mov	r3, r2
 8001a16:	011b      	lsls	r3, r3, #4
 8001a18:	1a9b      	subs	r3, r3, r2
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	440b      	add	r3, r1
 8001a1e:	331c      	adds	r3, #28
 8001a20:	2201      	movs	r2, #1
 8001a22:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001a24:	78fb      	ldrb	r3, [r7, #3]
 8001a26:	015a      	lsls	r2, r3, #5
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	78fa      	ldrb	r2, [r7, #3]
 8001a34:	0151      	lsls	r1, r2, #5
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	440a      	add	r2, r1
 8001a3a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001a3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a42:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8001a44:	78fa      	ldrb	r2, [r7, #3]
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	011b      	lsls	r3, r3, #4
 8001a4c:	1a9b      	subs	r3, r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	440b      	add	r3, r1
 8001a52:	334c      	adds	r3, #76	@ 0x4c
 8001a54:	2204      	movs	r2, #4
 8001a56:	701a      	strb	r2, [r3, #0]
 8001a58:	e014      	b.n	8001a84 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001a5a:	78fa      	ldrb	r2, [r7, #3]
 8001a5c:	6879      	ldr	r1, [r7, #4]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	011b      	lsls	r3, r3, #4
 8001a62:	1a9b      	subs	r3, r3, r2
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	440b      	add	r3, r1
 8001a68:	334c      	adds	r3, #76	@ 0x4c
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	701a      	strb	r2, [r3, #0]
 8001a6e:	e009      	b.n	8001a84 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001a70:	78fa      	ldrb	r2, [r7, #3]
 8001a72:	6879      	ldr	r1, [r7, #4]
 8001a74:	4613      	mov	r3, r2
 8001a76:	011b      	lsls	r3, r3, #4
 8001a78:	1a9b      	subs	r3, r3, r2
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	440b      	add	r3, r1
 8001a7e:	334c      	adds	r3, #76	@ 0x4c
 8001a80:	2202      	movs	r2, #2
 8001a82:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001a84:	78fa      	ldrb	r2, [r7, #3]
 8001a86:	6879      	ldr	r1, [r7, #4]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	011b      	lsls	r3, r3, #4
 8001a8c:	1a9b      	subs	r3, r3, r2
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	440b      	add	r3, r1
 8001a92:	3326      	adds	r3, #38	@ 0x26
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d00b      	beq.n	8001ab2 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001a9a:	78fa      	ldrb	r2, [r7, #3]
 8001a9c:	6879      	ldr	r1, [r7, #4]
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	011b      	lsls	r3, r3, #4
 8001aa2:	1a9b      	subs	r3, r3, r2
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	440b      	add	r3, r1
 8001aa8:	3326      	adds	r3, #38	@ 0x26
 8001aaa:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	f040 8136 	bne.w	8001d1e <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8001ab2:	78fb      	ldrb	r3, [r7, #3]
 8001ab4:	015a      	lsls	r2, r3, #5
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	4413      	add	r3, r2
 8001aba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001ac8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001ad0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8001ad2:	78fb      	ldrb	r3, [r7, #3]
 8001ad4:	015a      	lsls	r2, r3, #5
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	4413      	add	r3, r2
 8001ada:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ade:	461a      	mov	r2, r3
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	6013      	str	r3, [r2, #0]
 8001ae4:	e11b      	b.n	8001d1e <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8001ae6:	78fa      	ldrb	r2, [r7, #3]
 8001ae8:	6879      	ldr	r1, [r7, #4]
 8001aea:	4613      	mov	r3, r2
 8001aec:	011b      	lsls	r3, r3, #4
 8001aee:	1a9b      	subs	r3, r3, r2
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	440b      	add	r3, r1
 8001af4:	334d      	adds	r3, #77	@ 0x4d
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b03      	cmp	r3, #3
 8001afa:	f040 8081 	bne.w	8001c00 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001afe:	78fa      	ldrb	r2, [r7, #3]
 8001b00:	6879      	ldr	r1, [r7, #4]
 8001b02:	4613      	mov	r3, r2
 8001b04:	011b      	lsls	r3, r3, #4
 8001b06:	1a9b      	subs	r3, r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	440b      	add	r3, r1
 8001b0c:	334d      	adds	r3, #77	@ 0x4d
 8001b0e:	2202      	movs	r2, #2
 8001b10:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8001b12:	78fa      	ldrb	r2, [r7, #3]
 8001b14:	6879      	ldr	r1, [r7, #4]
 8001b16:	4613      	mov	r3, r2
 8001b18:	011b      	lsls	r3, r3, #4
 8001b1a:	1a9b      	subs	r3, r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	440b      	add	r3, r1
 8001b20:	331b      	adds	r3, #27
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	f040 80fa 	bne.w	8001d1e <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001b2a:	78fa      	ldrb	r2, [r7, #3]
 8001b2c:	6879      	ldr	r1, [r7, #4]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	011b      	lsls	r3, r3, #4
 8001b32:	1a9b      	subs	r3, r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	440b      	add	r3, r1
 8001b38:	334c      	adds	r3, #76	@ 0x4c
 8001b3a:	2202      	movs	r2, #2
 8001b3c:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8001b3e:	78fb      	ldrb	r3, [r7, #3]
 8001b40:	015a      	lsls	r2, r3, #5
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	4413      	add	r3, r2
 8001b46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	78fa      	ldrb	r2, [r7, #3]
 8001b4e:	0151      	lsls	r1, r2, #5
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	440a      	add	r2, r1
 8001b54:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001b58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b5c:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8001b5e:	78fb      	ldrb	r3, [r7, #3]
 8001b60:	015a      	lsls	r2, r3, #5
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	4413      	add	r3, r2
 8001b66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b6a:	68db      	ldr	r3, [r3, #12]
 8001b6c:	78fa      	ldrb	r2, [r7, #3]
 8001b6e:	0151      	lsls	r1, r2, #5
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	440a      	add	r2, r1
 8001b74:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001b78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b7c:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8001b7e:	78fb      	ldrb	r3, [r7, #3]
 8001b80:	015a      	lsls	r2, r3, #5
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	4413      	add	r3, r2
 8001b86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	78fa      	ldrb	r2, [r7, #3]
 8001b8e:	0151      	lsls	r1, r2, #5
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	440a      	add	r2, r1
 8001b94:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001b98:	f023 0320 	bic.w	r3, r3, #32
 8001b9c:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001b9e:	78fa      	ldrb	r2, [r7, #3]
 8001ba0:	6879      	ldr	r1, [r7, #4]
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	011b      	lsls	r3, r3, #4
 8001ba6:	1a9b      	subs	r3, r3, r2
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	440b      	add	r3, r1
 8001bac:	3326      	adds	r3, #38	@ 0x26
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d00b      	beq.n	8001bcc <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001bb4:	78fa      	ldrb	r2, [r7, #3]
 8001bb6:	6879      	ldr	r1, [r7, #4]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	011b      	lsls	r3, r3, #4
 8001bbc:	1a9b      	subs	r3, r3, r2
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	440b      	add	r3, r1
 8001bc2:	3326      	adds	r3, #38	@ 0x26
 8001bc4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	f040 80a9 	bne.w	8001d1e <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8001bcc:	78fb      	ldrb	r3, [r7, #3]
 8001bce:	015a      	lsls	r2, r3, #5
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001be2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001bea:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8001bec:	78fb      	ldrb	r3, [r7, #3]
 8001bee:	015a      	lsls	r2, r3, #5
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	4413      	add	r3, r2
 8001bf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	6013      	str	r3, [r2, #0]
 8001bfe:	e08e      	b.n	8001d1e <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8001c00:	78fa      	ldrb	r2, [r7, #3]
 8001c02:	6879      	ldr	r1, [r7, #4]
 8001c04:	4613      	mov	r3, r2
 8001c06:	011b      	lsls	r3, r3, #4
 8001c08:	1a9b      	subs	r3, r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	440b      	add	r3, r1
 8001c0e:	334d      	adds	r3, #77	@ 0x4d
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	2b04      	cmp	r3, #4
 8001c14:	d143      	bne.n	8001c9e <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001c16:	78fa      	ldrb	r2, [r7, #3]
 8001c18:	6879      	ldr	r1, [r7, #4]
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	011b      	lsls	r3, r3, #4
 8001c1e:	1a9b      	subs	r3, r3, r2
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	440b      	add	r3, r1
 8001c24:	334d      	adds	r3, #77	@ 0x4d
 8001c26:	2202      	movs	r2, #2
 8001c28:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001c2a:	78fa      	ldrb	r2, [r7, #3]
 8001c2c:	6879      	ldr	r1, [r7, #4]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	011b      	lsls	r3, r3, #4
 8001c32:	1a9b      	subs	r3, r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	440b      	add	r3, r1
 8001c38:	334c      	adds	r3, #76	@ 0x4c
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001c3e:	78fa      	ldrb	r2, [r7, #3]
 8001c40:	6879      	ldr	r1, [r7, #4]
 8001c42:	4613      	mov	r3, r2
 8001c44:	011b      	lsls	r3, r3, #4
 8001c46:	1a9b      	subs	r3, r3, r2
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	440b      	add	r3, r1
 8001c4c:	3326      	adds	r3, #38	@ 0x26
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d00a      	beq.n	8001c6a <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001c54:	78fa      	ldrb	r2, [r7, #3]
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	011b      	lsls	r3, r3, #4
 8001c5c:	1a9b      	subs	r3, r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	440b      	add	r3, r1
 8001c62:	3326      	adds	r3, #38	@ 0x26
 8001c64:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d159      	bne.n	8001d1e <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8001c6a:	78fb      	ldrb	r3, [r7, #3]
 8001c6c:	015a      	lsls	r2, r3, #5
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	4413      	add	r3, r2
 8001c72:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001c80:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001c88:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8001c8a:	78fb      	ldrb	r3, [r7, #3]
 8001c8c:	015a      	lsls	r2, r3, #5
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	4413      	add	r3, r2
 8001c92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001c96:	461a      	mov	r2, r3
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6013      	str	r3, [r2, #0]
 8001c9c:	e03f      	b.n	8001d1e <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8001c9e:	78fa      	ldrb	r2, [r7, #3]
 8001ca0:	6879      	ldr	r1, [r7, #4]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	011b      	lsls	r3, r3, #4
 8001ca6:	1a9b      	subs	r3, r3, r2
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	440b      	add	r3, r1
 8001cac:	334d      	adds	r3, #77	@ 0x4d
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b08      	cmp	r3, #8
 8001cb2:	d126      	bne.n	8001d02 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8001cb4:	78fa      	ldrb	r2, [r7, #3]
 8001cb6:	6879      	ldr	r1, [r7, #4]
 8001cb8:	4613      	mov	r3, r2
 8001cba:	011b      	lsls	r3, r3, #4
 8001cbc:	1a9b      	subs	r3, r3, r2
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	440b      	add	r3, r1
 8001cc2:	334d      	adds	r3, #77	@ 0x4d
 8001cc4:	2202      	movs	r2, #2
 8001cc6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8001cc8:	78fa      	ldrb	r2, [r7, #3]
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	4613      	mov	r3, r2
 8001cce:	011b      	lsls	r3, r3, #4
 8001cd0:	1a9b      	subs	r3, r3, r2
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	440b      	add	r3, r1
 8001cd6:	3344      	adds	r3, #68	@ 0x44
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	1c59      	adds	r1, r3, #1
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	011b      	lsls	r3, r3, #4
 8001ce2:	1a9b      	subs	r3, r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4403      	add	r3, r0
 8001ce8:	3344      	adds	r3, #68	@ 0x44
 8001cea:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8001cec:	78fa      	ldrb	r2, [r7, #3]
 8001cee:	6879      	ldr	r1, [r7, #4]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	011b      	lsls	r3, r3, #4
 8001cf4:	1a9b      	subs	r3, r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	440b      	add	r3, r1
 8001cfa:	334c      	adds	r3, #76	@ 0x4c
 8001cfc:	2204      	movs	r2, #4
 8001cfe:	701a      	strb	r2, [r3, #0]
 8001d00:	e00d      	b.n	8001d1e <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8001d02:	78fa      	ldrb	r2, [r7, #3]
 8001d04:	6879      	ldr	r1, [r7, #4]
 8001d06:	4613      	mov	r3, r2
 8001d08:	011b      	lsls	r3, r3, #4
 8001d0a:	1a9b      	subs	r3, r3, r2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	440b      	add	r3, r1
 8001d10:	334d      	adds	r3, #77	@ 0x4d
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2b02      	cmp	r3, #2
 8001d16:	f000 8100 	beq.w	8001f1a <HCD_HC_IN_IRQHandler+0xcca>
 8001d1a:	e000      	b.n	8001d1e <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8001d1c:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8001d1e:	78fa      	ldrb	r2, [r7, #3]
 8001d20:	6879      	ldr	r1, [r7, #4]
 8001d22:	4613      	mov	r3, r2
 8001d24:	011b      	lsls	r3, r3, #4
 8001d26:	1a9b      	subs	r3, r3, r2
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	440b      	add	r3, r1
 8001d2c:	334c      	adds	r3, #76	@ 0x4c
 8001d2e:	781a      	ldrb	r2, [r3, #0]
 8001d30:	78fb      	ldrb	r3, [r7, #3]
 8001d32:	4619      	mov	r1, r3
 8001d34:	6878      	ldr	r0, [r7, #4]
 8001d36:	f007 faeb 	bl	8009310 <HAL_HCD_HC_NotifyURBChange_Callback>
 8001d3a:	e0ef      	b.n	8001f1c <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	78fa      	ldrb	r2, [r7, #3]
 8001d42:	4611      	mov	r1, r2
 8001d44:	4618      	mov	r0, r3
 8001d46:	f004 fa8c 	bl	8006262 <USB_ReadChInterrupts>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d50:	2b40      	cmp	r3, #64	@ 0x40
 8001d52:	d12f      	bne.n	8001db4 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8001d54:	78fb      	ldrb	r3, [r7, #3]
 8001d56:	015a      	lsls	r2, r3, #5
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d60:	461a      	mov	r2, r3
 8001d62:	2340      	movs	r3, #64	@ 0x40
 8001d64:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8001d66:	78fa      	ldrb	r2, [r7, #3]
 8001d68:	6879      	ldr	r1, [r7, #4]
 8001d6a:	4613      	mov	r3, r2
 8001d6c:	011b      	lsls	r3, r3, #4
 8001d6e:	1a9b      	subs	r3, r3, r2
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	440b      	add	r3, r1
 8001d74:	334d      	adds	r3, #77	@ 0x4d
 8001d76:	2205      	movs	r2, #5
 8001d78:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8001d7a:	78fa      	ldrb	r2, [r7, #3]
 8001d7c:	6879      	ldr	r1, [r7, #4]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	011b      	lsls	r3, r3, #4
 8001d82:	1a9b      	subs	r3, r3, r2
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	440b      	add	r3, r1
 8001d88:	331a      	adds	r3, #26
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d109      	bne.n	8001da4 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8001d90:	78fa      	ldrb	r2, [r7, #3]
 8001d92:	6879      	ldr	r1, [r7, #4]
 8001d94:	4613      	mov	r3, r2
 8001d96:	011b      	lsls	r3, r3, #4
 8001d98:	1a9b      	subs	r3, r3, r2
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	440b      	add	r3, r1
 8001d9e:	3344      	adds	r3, #68	@ 0x44
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	78fa      	ldrb	r2, [r7, #3]
 8001daa:	4611      	mov	r1, r2
 8001dac:	4618      	mov	r0, r3
 8001dae:	f004 fad5 	bl	800635c <USB_HC_Halt>
 8001db2:	e0b3      	b.n	8001f1c <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	78fa      	ldrb	r2, [r7, #3]
 8001dba:	4611      	mov	r1, r2
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f004 fa50 	bl	8006262 <USB_ReadChInterrupts>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	f003 0310 	and.w	r3, r3, #16
 8001dc8:	2b10      	cmp	r3, #16
 8001dca:	f040 80a7 	bne.w	8001f1c <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8001dce:	78fa      	ldrb	r2, [r7, #3]
 8001dd0:	6879      	ldr	r1, [r7, #4]
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	011b      	lsls	r3, r3, #4
 8001dd6:	1a9b      	subs	r3, r3, r2
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	440b      	add	r3, r1
 8001ddc:	3326      	adds	r3, #38	@ 0x26
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b03      	cmp	r3, #3
 8001de2:	d11b      	bne.n	8001e1c <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8001de4:	78fa      	ldrb	r2, [r7, #3]
 8001de6:	6879      	ldr	r1, [r7, #4]
 8001de8:	4613      	mov	r3, r2
 8001dea:	011b      	lsls	r3, r3, #4
 8001dec:	1a9b      	subs	r3, r3, r2
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	440b      	add	r3, r1
 8001df2:	3344      	adds	r3, #68	@ 0x44
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8001df8:	78fa      	ldrb	r2, [r7, #3]
 8001dfa:	6879      	ldr	r1, [r7, #4]
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	011b      	lsls	r3, r3, #4
 8001e00:	1a9b      	subs	r3, r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	440b      	add	r3, r1
 8001e06:	334d      	adds	r3, #77	@ 0x4d
 8001e08:	2204      	movs	r2, #4
 8001e0a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	78fa      	ldrb	r2, [r7, #3]
 8001e12:	4611      	mov	r1, r2
 8001e14:	4618      	mov	r0, r3
 8001e16:	f004 faa1 	bl	800635c <USB_HC_Halt>
 8001e1a:	e03f      	b.n	8001e9c <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001e1c:	78fa      	ldrb	r2, [r7, #3]
 8001e1e:	6879      	ldr	r1, [r7, #4]
 8001e20:	4613      	mov	r3, r2
 8001e22:	011b      	lsls	r3, r3, #4
 8001e24:	1a9b      	subs	r3, r3, r2
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	440b      	add	r3, r1
 8001e2a:	3326      	adds	r3, #38	@ 0x26
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d00a      	beq.n	8001e48 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001e32:	78fa      	ldrb	r2, [r7, #3]
 8001e34:	6879      	ldr	r1, [r7, #4]
 8001e36:	4613      	mov	r3, r2
 8001e38:	011b      	lsls	r3, r3, #4
 8001e3a:	1a9b      	subs	r3, r3, r2
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	440b      	add	r3, r1
 8001e40:	3326      	adds	r3, #38	@ 0x26
 8001e42:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	d129      	bne.n	8001e9c <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8001e48:	78fa      	ldrb	r2, [r7, #3]
 8001e4a:	6879      	ldr	r1, [r7, #4]
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	011b      	lsls	r3, r3, #4
 8001e50:	1a9b      	subs	r3, r3, r2
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	440b      	add	r3, r1
 8001e56:	3344      	adds	r3, #68	@ 0x44
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	799b      	ldrb	r3, [r3, #6]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d00a      	beq.n	8001e7a <HCD_HC_IN_IRQHandler+0xc2a>
 8001e64:	78fa      	ldrb	r2, [r7, #3]
 8001e66:	6879      	ldr	r1, [r7, #4]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	011b      	lsls	r3, r3, #4
 8001e6c:	1a9b      	subs	r3, r3, r2
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	440b      	add	r3, r1
 8001e72:	331b      	adds	r3, #27
 8001e74:	781b      	ldrb	r3, [r3, #0]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d110      	bne.n	8001e9c <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8001e7a:	78fa      	ldrb	r2, [r7, #3]
 8001e7c:	6879      	ldr	r1, [r7, #4]
 8001e7e:	4613      	mov	r3, r2
 8001e80:	011b      	lsls	r3, r3, #4
 8001e82:	1a9b      	subs	r3, r3, r2
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	440b      	add	r3, r1
 8001e88:	334d      	adds	r3, #77	@ 0x4d
 8001e8a:	2204      	movs	r2, #4
 8001e8c:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	78fa      	ldrb	r2, [r7, #3]
 8001e94:	4611      	mov	r1, r2
 8001e96:	4618      	mov	r0, r3
 8001e98:	f004 fa60 	bl	800635c <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8001e9c:	78fa      	ldrb	r2, [r7, #3]
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	011b      	lsls	r3, r3, #4
 8001ea4:	1a9b      	subs	r3, r3, r2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	440b      	add	r3, r1
 8001eaa:	331b      	adds	r3, #27
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d129      	bne.n	8001f06 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8001eb2:	78fa      	ldrb	r2, [r7, #3]
 8001eb4:	6879      	ldr	r1, [r7, #4]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	011b      	lsls	r3, r3, #4
 8001eba:	1a9b      	subs	r3, r3, r2
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	440b      	add	r3, r1
 8001ec0:	331b      	adds	r3, #27
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001ec6:	78fb      	ldrb	r3, [r7, #3]
 8001ec8:	015a      	lsls	r2, r3, #5
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	4413      	add	r3, r2
 8001ece:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	78fa      	ldrb	r2, [r7, #3]
 8001ed6:	0151      	lsls	r1, r2, #5
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	440a      	add	r2, r1
 8001edc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001ee0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ee4:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8001ee6:	78fb      	ldrb	r3, [r7, #3]
 8001ee8:	015a      	lsls	r2, r3, #5
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	4413      	add	r3, r2
 8001eee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	78fa      	ldrb	r2, [r7, #3]
 8001ef6:	0151      	lsls	r1, r2, #5
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	440a      	add	r2, r1
 8001efc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001f00:	f043 0320 	orr.w	r3, r3, #32
 8001f04:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001f06:	78fb      	ldrb	r3, [r7, #3]
 8001f08:	015a      	lsls	r2, r3, #5
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f12:	461a      	mov	r2, r3
 8001f14:	2310      	movs	r3, #16
 8001f16:	6093      	str	r3, [r2, #8]
 8001f18:	e000      	b.n	8001f1c <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8001f1a:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8001f1c:	3718      	adds	r7, #24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b086      	sub	sp, #24
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	78fa      	ldrb	r2, [r7, #3]
 8001f3e:	4611      	mov	r1, r2
 8001f40:	4618      	mov	r0, r3
 8001f42:	f004 f98e 	bl	8006262 <USB_ReadChInterrupts>
 8001f46:	4603      	mov	r3, r0
 8001f48:	f003 0304 	and.w	r3, r3, #4
 8001f4c:	2b04      	cmp	r3, #4
 8001f4e:	d11b      	bne.n	8001f88 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001f50:	78fb      	ldrb	r3, [r7, #3]
 8001f52:	015a      	lsls	r2, r3, #5
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	4413      	add	r3, r2
 8001f58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f5c:	461a      	mov	r2, r3
 8001f5e:	2304      	movs	r3, #4
 8001f60:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001f62:	78fa      	ldrb	r2, [r7, #3]
 8001f64:	6879      	ldr	r1, [r7, #4]
 8001f66:	4613      	mov	r3, r2
 8001f68:	011b      	lsls	r3, r3, #4
 8001f6a:	1a9b      	subs	r3, r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	440b      	add	r3, r1
 8001f70:	334d      	adds	r3, #77	@ 0x4d
 8001f72:	2207      	movs	r2, #7
 8001f74:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	78fa      	ldrb	r2, [r7, #3]
 8001f7c:	4611      	mov	r1, r2
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f004 f9ec 	bl	800635c <USB_HC_Halt>
 8001f84:	f000 bc89 	b.w	800289a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	78fa      	ldrb	r2, [r7, #3]
 8001f8e:	4611      	mov	r1, r2
 8001f90:	4618      	mov	r0, r3
 8001f92:	f004 f966 	bl	8006262 <USB_ReadChInterrupts>
 8001f96:	4603      	mov	r3, r0
 8001f98:	f003 0320 	and.w	r3, r3, #32
 8001f9c:	2b20      	cmp	r3, #32
 8001f9e:	f040 8082 	bne.w	80020a6 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001fa2:	78fb      	ldrb	r3, [r7, #3]
 8001fa4:	015a      	lsls	r2, r3, #5
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	4413      	add	r3, r2
 8001faa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fae:	461a      	mov	r2, r3
 8001fb0:	2320      	movs	r3, #32
 8001fb2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8001fb4:	78fa      	ldrb	r2, [r7, #3]
 8001fb6:	6879      	ldr	r1, [r7, #4]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	011b      	lsls	r3, r3, #4
 8001fbc:	1a9b      	subs	r3, r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	3319      	adds	r3, #25
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d124      	bne.n	8002014 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8001fca:	78fa      	ldrb	r2, [r7, #3]
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	011b      	lsls	r3, r3, #4
 8001fd2:	1a9b      	subs	r3, r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	440b      	add	r3, r1
 8001fd8:	3319      	adds	r3, #25
 8001fda:	2200      	movs	r2, #0
 8001fdc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8001fde:	78fa      	ldrb	r2, [r7, #3]
 8001fe0:	6879      	ldr	r1, [r7, #4]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	011b      	lsls	r3, r3, #4
 8001fe6:	1a9b      	subs	r3, r3, r2
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	440b      	add	r3, r1
 8001fec:	334c      	adds	r3, #76	@ 0x4c
 8001fee:	2202      	movs	r2, #2
 8001ff0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8001ff2:	78fa      	ldrb	r2, [r7, #3]
 8001ff4:	6879      	ldr	r1, [r7, #4]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	011b      	lsls	r3, r3, #4
 8001ffa:	1a9b      	subs	r3, r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	440b      	add	r3, r1
 8002000:	334d      	adds	r3, #77	@ 0x4d
 8002002:	2203      	movs	r2, #3
 8002004:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	78fa      	ldrb	r2, [r7, #3]
 800200c:	4611      	mov	r1, r2
 800200e:	4618      	mov	r0, r3
 8002010:	f004 f9a4 	bl	800635c <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002014:	78fa      	ldrb	r2, [r7, #3]
 8002016:	6879      	ldr	r1, [r7, #4]
 8002018:	4613      	mov	r3, r2
 800201a:	011b      	lsls	r3, r3, #4
 800201c:	1a9b      	subs	r3, r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	440b      	add	r3, r1
 8002022:	331a      	adds	r3, #26
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	2b01      	cmp	r3, #1
 8002028:	f040 8437 	bne.w	800289a <HCD_HC_OUT_IRQHandler+0x978>
 800202c:	78fa      	ldrb	r2, [r7, #3]
 800202e:	6879      	ldr	r1, [r7, #4]
 8002030:	4613      	mov	r3, r2
 8002032:	011b      	lsls	r3, r3, #4
 8002034:	1a9b      	subs	r3, r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	440b      	add	r3, r1
 800203a:	331b      	adds	r3, #27
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	2b00      	cmp	r3, #0
 8002040:	f040 842b 	bne.w	800289a <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002044:	78fa      	ldrb	r2, [r7, #3]
 8002046:	6879      	ldr	r1, [r7, #4]
 8002048:	4613      	mov	r3, r2
 800204a:	011b      	lsls	r3, r3, #4
 800204c:	1a9b      	subs	r3, r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	440b      	add	r3, r1
 8002052:	3326      	adds	r3, #38	@ 0x26
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	2b01      	cmp	r3, #1
 8002058:	d009      	beq.n	800206e <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 800205a:	78fa      	ldrb	r2, [r7, #3]
 800205c:	6879      	ldr	r1, [r7, #4]
 800205e:	4613      	mov	r3, r2
 8002060:	011b      	lsls	r3, r3, #4
 8002062:	1a9b      	subs	r3, r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	440b      	add	r3, r1
 8002068:	331b      	adds	r3, #27
 800206a:	2201      	movs	r2, #1
 800206c:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800206e:	78fa      	ldrb	r2, [r7, #3]
 8002070:	6879      	ldr	r1, [r7, #4]
 8002072:	4613      	mov	r3, r2
 8002074:	011b      	lsls	r3, r3, #4
 8002076:	1a9b      	subs	r3, r3, r2
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	440b      	add	r3, r1
 800207c:	334d      	adds	r3, #77	@ 0x4d
 800207e:	2203      	movs	r2, #3
 8002080:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	78fa      	ldrb	r2, [r7, #3]
 8002088:	4611      	mov	r1, r2
 800208a:	4618      	mov	r0, r3
 800208c:	f004 f966 	bl	800635c <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002090:	78fa      	ldrb	r2, [r7, #3]
 8002092:	6879      	ldr	r1, [r7, #4]
 8002094:	4613      	mov	r3, r2
 8002096:	011b      	lsls	r3, r3, #4
 8002098:	1a9b      	subs	r3, r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	440b      	add	r3, r1
 800209e:	3344      	adds	r3, #68	@ 0x44
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	e3f9      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	78fa      	ldrb	r2, [r7, #3]
 80020ac:	4611      	mov	r1, r2
 80020ae:	4618      	mov	r0, r3
 80020b0:	f004 f8d7 	bl	8006262 <USB_ReadChInterrupts>
 80020b4:	4603      	mov	r3, r0
 80020b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020be:	d111      	bne.n	80020e4 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	015a      	lsls	r2, r3, #5
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	4413      	add	r3, r2
 80020c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020cc:	461a      	mov	r2, r3
 80020ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020d2:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	78fa      	ldrb	r2, [r7, #3]
 80020da:	4611      	mov	r1, r2
 80020dc:	4618      	mov	r0, r3
 80020de:	f004 f93d 	bl	800635c <USB_HC_Halt>
 80020e2:	e3da      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	78fa      	ldrb	r2, [r7, #3]
 80020ea:	4611      	mov	r1, r2
 80020ec:	4618      	mov	r0, r3
 80020ee:	f004 f8b8 	bl	8006262 <USB_ReadChInterrupts>
 80020f2:	4603      	mov	r3, r0
 80020f4:	f003 0301 	and.w	r3, r3, #1
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d168      	bne.n	80021ce <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80020fc:	78fa      	ldrb	r2, [r7, #3]
 80020fe:	6879      	ldr	r1, [r7, #4]
 8002100:	4613      	mov	r3, r2
 8002102:	011b      	lsls	r3, r3, #4
 8002104:	1a9b      	subs	r3, r3, r2
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	440b      	add	r3, r1
 800210a:	3344      	adds	r3, #68	@ 0x44
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	78fa      	ldrb	r2, [r7, #3]
 8002116:	4611      	mov	r1, r2
 8002118:	4618      	mov	r0, r3
 800211a:	f004 f8a2 	bl	8006262 <USB_ReadChInterrupts>
 800211e:	4603      	mov	r3, r0
 8002120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002124:	2b40      	cmp	r3, #64	@ 0x40
 8002126:	d112      	bne.n	800214e <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002128:	78fa      	ldrb	r2, [r7, #3]
 800212a:	6879      	ldr	r1, [r7, #4]
 800212c:	4613      	mov	r3, r2
 800212e:	011b      	lsls	r3, r3, #4
 8002130:	1a9b      	subs	r3, r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	440b      	add	r3, r1
 8002136:	3319      	adds	r3, #25
 8002138:	2201      	movs	r2, #1
 800213a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800213c:	78fb      	ldrb	r3, [r7, #3]
 800213e:	015a      	lsls	r2, r3, #5
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	4413      	add	r3, r2
 8002144:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002148:	461a      	mov	r2, r3
 800214a:	2340      	movs	r3, #64	@ 0x40
 800214c:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800214e:	78fa      	ldrb	r2, [r7, #3]
 8002150:	6879      	ldr	r1, [r7, #4]
 8002152:	4613      	mov	r3, r2
 8002154:	011b      	lsls	r3, r3, #4
 8002156:	1a9b      	subs	r3, r3, r2
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	440b      	add	r3, r1
 800215c:	331b      	adds	r3, #27
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d019      	beq.n	8002198 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002164:	78fa      	ldrb	r2, [r7, #3]
 8002166:	6879      	ldr	r1, [r7, #4]
 8002168:	4613      	mov	r3, r2
 800216a:	011b      	lsls	r3, r3, #4
 800216c:	1a9b      	subs	r3, r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	440b      	add	r3, r1
 8002172:	331b      	adds	r3, #27
 8002174:	2200      	movs	r2, #0
 8002176:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002178:	78fb      	ldrb	r3, [r7, #3]
 800217a:	015a      	lsls	r2, r3, #5
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	4413      	add	r3, r2
 8002180:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	78fa      	ldrb	r2, [r7, #3]
 8002188:	0151      	lsls	r1, r2, #5
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	440a      	add	r2, r1
 800218e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002192:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002196:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002198:	78fb      	ldrb	r3, [r7, #3]
 800219a:	015a      	lsls	r2, r3, #5
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	4413      	add	r3, r2
 80021a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021a4:	461a      	mov	r2, r3
 80021a6:	2301      	movs	r3, #1
 80021a8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80021aa:	78fa      	ldrb	r2, [r7, #3]
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	011b      	lsls	r3, r3, #4
 80021b2:	1a9b      	subs	r3, r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	440b      	add	r3, r1
 80021b8:	334d      	adds	r3, #77	@ 0x4d
 80021ba:	2201      	movs	r2, #1
 80021bc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	78fa      	ldrb	r2, [r7, #3]
 80021c4:	4611      	mov	r1, r2
 80021c6:	4618      	mov	r0, r3
 80021c8:	f004 f8c8 	bl	800635c <USB_HC_Halt>
 80021cc:	e365      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	78fa      	ldrb	r2, [r7, #3]
 80021d4:	4611      	mov	r1, r2
 80021d6:	4618      	mov	r0, r3
 80021d8:	f004 f843 	bl	8006262 <USB_ReadChInterrupts>
 80021dc:	4603      	mov	r3, r0
 80021de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021e2:	2b40      	cmp	r3, #64	@ 0x40
 80021e4:	d139      	bne.n	800225a <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80021e6:	78fa      	ldrb	r2, [r7, #3]
 80021e8:	6879      	ldr	r1, [r7, #4]
 80021ea:	4613      	mov	r3, r2
 80021ec:	011b      	lsls	r3, r3, #4
 80021ee:	1a9b      	subs	r3, r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	440b      	add	r3, r1
 80021f4:	334d      	adds	r3, #77	@ 0x4d
 80021f6:	2205      	movs	r2, #5
 80021f8:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80021fa:	78fa      	ldrb	r2, [r7, #3]
 80021fc:	6879      	ldr	r1, [r7, #4]
 80021fe:	4613      	mov	r3, r2
 8002200:	011b      	lsls	r3, r3, #4
 8002202:	1a9b      	subs	r3, r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	440b      	add	r3, r1
 8002208:	331a      	adds	r3, #26
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d109      	bne.n	8002224 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002210:	78fa      	ldrb	r2, [r7, #3]
 8002212:	6879      	ldr	r1, [r7, #4]
 8002214:	4613      	mov	r3, r2
 8002216:	011b      	lsls	r3, r3, #4
 8002218:	1a9b      	subs	r3, r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	440b      	add	r3, r1
 800221e:	3319      	adds	r3, #25
 8002220:	2201      	movs	r2, #1
 8002222:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002224:	78fa      	ldrb	r2, [r7, #3]
 8002226:	6879      	ldr	r1, [r7, #4]
 8002228:	4613      	mov	r3, r2
 800222a:	011b      	lsls	r3, r3, #4
 800222c:	1a9b      	subs	r3, r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	440b      	add	r3, r1
 8002232:	3344      	adds	r3, #68	@ 0x44
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	78fa      	ldrb	r2, [r7, #3]
 800223e:	4611      	mov	r1, r2
 8002240:	4618      	mov	r0, r3
 8002242:	f004 f88b 	bl	800635c <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002246:	78fb      	ldrb	r3, [r7, #3]
 8002248:	015a      	lsls	r2, r3, #5
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	4413      	add	r3, r2
 800224e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002252:	461a      	mov	r2, r3
 8002254:	2340      	movs	r3, #64	@ 0x40
 8002256:	6093      	str	r3, [r2, #8]
 8002258:	e31f      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	78fa      	ldrb	r2, [r7, #3]
 8002260:	4611      	mov	r1, r2
 8002262:	4618      	mov	r0, r3
 8002264:	f003 fffd 	bl	8006262 <USB_ReadChInterrupts>
 8002268:	4603      	mov	r3, r0
 800226a:	f003 0308 	and.w	r3, r3, #8
 800226e:	2b08      	cmp	r3, #8
 8002270:	d11a      	bne.n	80022a8 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002272:	78fb      	ldrb	r3, [r7, #3]
 8002274:	015a      	lsls	r2, r3, #5
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	4413      	add	r3, r2
 800227a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800227e:	461a      	mov	r2, r3
 8002280:	2308      	movs	r3, #8
 8002282:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002284:	78fa      	ldrb	r2, [r7, #3]
 8002286:	6879      	ldr	r1, [r7, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	011b      	lsls	r3, r3, #4
 800228c:	1a9b      	subs	r3, r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	440b      	add	r3, r1
 8002292:	334d      	adds	r3, #77	@ 0x4d
 8002294:	2206      	movs	r2, #6
 8002296:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	78fa      	ldrb	r2, [r7, #3]
 800229e:	4611      	mov	r1, r2
 80022a0:	4618      	mov	r0, r3
 80022a2:	f004 f85b 	bl	800635c <USB_HC_Halt>
 80022a6:	e2f8      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	78fa      	ldrb	r2, [r7, #3]
 80022ae:	4611      	mov	r1, r2
 80022b0:	4618      	mov	r0, r3
 80022b2:	f003 ffd6 	bl	8006262 <USB_ReadChInterrupts>
 80022b6:	4603      	mov	r3, r0
 80022b8:	f003 0310 	and.w	r3, r3, #16
 80022bc:	2b10      	cmp	r3, #16
 80022be:	d144      	bne.n	800234a <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80022c0:	78fa      	ldrb	r2, [r7, #3]
 80022c2:	6879      	ldr	r1, [r7, #4]
 80022c4:	4613      	mov	r3, r2
 80022c6:	011b      	lsls	r3, r3, #4
 80022c8:	1a9b      	subs	r3, r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	440b      	add	r3, r1
 80022ce:	3344      	adds	r3, #68	@ 0x44
 80022d0:	2200      	movs	r2, #0
 80022d2:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80022d4:	78fa      	ldrb	r2, [r7, #3]
 80022d6:	6879      	ldr	r1, [r7, #4]
 80022d8:	4613      	mov	r3, r2
 80022da:	011b      	lsls	r3, r3, #4
 80022dc:	1a9b      	subs	r3, r3, r2
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	440b      	add	r3, r1
 80022e2:	334d      	adds	r3, #77	@ 0x4d
 80022e4:	2204      	movs	r2, #4
 80022e6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80022e8:	78fa      	ldrb	r2, [r7, #3]
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	4613      	mov	r3, r2
 80022ee:	011b      	lsls	r3, r3, #4
 80022f0:	1a9b      	subs	r3, r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	440b      	add	r3, r1
 80022f6:	3319      	adds	r3, #25
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d114      	bne.n	8002328 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80022fe:	78fa      	ldrb	r2, [r7, #3]
 8002300:	6879      	ldr	r1, [r7, #4]
 8002302:	4613      	mov	r3, r2
 8002304:	011b      	lsls	r3, r3, #4
 8002306:	1a9b      	subs	r3, r3, r2
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	440b      	add	r3, r1
 800230c:	3318      	adds	r3, #24
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d109      	bne.n	8002328 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002314:	78fa      	ldrb	r2, [r7, #3]
 8002316:	6879      	ldr	r1, [r7, #4]
 8002318:	4613      	mov	r3, r2
 800231a:	011b      	lsls	r3, r3, #4
 800231c:	1a9b      	subs	r3, r3, r2
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	440b      	add	r3, r1
 8002322:	3319      	adds	r3, #25
 8002324:	2201      	movs	r2, #1
 8002326:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	78fa      	ldrb	r2, [r7, #3]
 800232e:	4611      	mov	r1, r2
 8002330:	4618      	mov	r0, r3
 8002332:	f004 f813 	bl	800635c <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002336:	78fb      	ldrb	r3, [r7, #3]
 8002338:	015a      	lsls	r2, r3, #5
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	4413      	add	r3, r2
 800233e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002342:	461a      	mov	r2, r3
 8002344:	2310      	movs	r3, #16
 8002346:	6093      	str	r3, [r2, #8]
 8002348:	e2a7      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	78fa      	ldrb	r2, [r7, #3]
 8002350:	4611      	mov	r1, r2
 8002352:	4618      	mov	r0, r3
 8002354:	f003 ff85 	bl	8006262 <USB_ReadChInterrupts>
 8002358:	4603      	mov	r3, r0
 800235a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800235e:	2b80      	cmp	r3, #128	@ 0x80
 8002360:	f040 8083 	bne.w	800246a <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	799b      	ldrb	r3, [r3, #6]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d111      	bne.n	8002390 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800236c:	78fa      	ldrb	r2, [r7, #3]
 800236e:	6879      	ldr	r1, [r7, #4]
 8002370:	4613      	mov	r3, r2
 8002372:	011b      	lsls	r3, r3, #4
 8002374:	1a9b      	subs	r3, r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	440b      	add	r3, r1
 800237a:	334d      	adds	r3, #77	@ 0x4d
 800237c:	2207      	movs	r2, #7
 800237e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	78fa      	ldrb	r2, [r7, #3]
 8002386:	4611      	mov	r1, r2
 8002388:	4618      	mov	r0, r3
 800238a:	f003 ffe7 	bl	800635c <USB_HC_Halt>
 800238e:	e062      	b.n	8002456 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8002390:	78fa      	ldrb	r2, [r7, #3]
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	011b      	lsls	r3, r3, #4
 8002398:	1a9b      	subs	r3, r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	440b      	add	r3, r1
 800239e:	3344      	adds	r3, #68	@ 0x44
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	1c59      	adds	r1, r3, #1
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	1a9b      	subs	r3, r3, r2
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4403      	add	r3, r0
 80023b0:	3344      	adds	r3, #68	@ 0x44
 80023b2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80023b4:	78fa      	ldrb	r2, [r7, #3]
 80023b6:	6879      	ldr	r1, [r7, #4]
 80023b8:	4613      	mov	r3, r2
 80023ba:	011b      	lsls	r3, r3, #4
 80023bc:	1a9b      	subs	r3, r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	440b      	add	r3, r1
 80023c2:	3344      	adds	r3, #68	@ 0x44
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2b02      	cmp	r3, #2
 80023c8:	d922      	bls.n	8002410 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80023ca:	78fa      	ldrb	r2, [r7, #3]
 80023cc:	6879      	ldr	r1, [r7, #4]
 80023ce:	4613      	mov	r3, r2
 80023d0:	011b      	lsls	r3, r3, #4
 80023d2:	1a9b      	subs	r3, r3, r2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	440b      	add	r3, r1
 80023d8:	3344      	adds	r3, #68	@ 0x44
 80023da:	2200      	movs	r2, #0
 80023dc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80023de:	78fa      	ldrb	r2, [r7, #3]
 80023e0:	6879      	ldr	r1, [r7, #4]
 80023e2:	4613      	mov	r3, r2
 80023e4:	011b      	lsls	r3, r3, #4
 80023e6:	1a9b      	subs	r3, r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	440b      	add	r3, r1
 80023ec:	334c      	adds	r3, #76	@ 0x4c
 80023ee:	2204      	movs	r2, #4
 80023f0:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80023f2:	78fa      	ldrb	r2, [r7, #3]
 80023f4:	6879      	ldr	r1, [r7, #4]
 80023f6:	4613      	mov	r3, r2
 80023f8:	011b      	lsls	r3, r3, #4
 80023fa:	1a9b      	subs	r3, r3, r2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	440b      	add	r3, r1
 8002400:	334c      	adds	r3, #76	@ 0x4c
 8002402:	781a      	ldrb	r2, [r3, #0]
 8002404:	78fb      	ldrb	r3, [r7, #3]
 8002406:	4619      	mov	r1, r3
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f006 ff81 	bl	8009310 <HAL_HCD_HC_NotifyURBChange_Callback>
 800240e:	e022      	b.n	8002456 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002410:	78fa      	ldrb	r2, [r7, #3]
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	4613      	mov	r3, r2
 8002416:	011b      	lsls	r3, r3, #4
 8002418:	1a9b      	subs	r3, r3, r2
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	440b      	add	r3, r1
 800241e:	334c      	adds	r3, #76	@ 0x4c
 8002420:	2202      	movs	r2, #2
 8002422:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002424:	78fb      	ldrb	r3, [r7, #3]
 8002426:	015a      	lsls	r2, r3, #5
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	4413      	add	r3, r2
 800242c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800243a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002442:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002444:	78fb      	ldrb	r3, [r7, #3]
 8002446:	015a      	lsls	r2, r3, #5
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	4413      	add	r3, r2
 800244c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002450:	461a      	mov	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002456:	78fb      	ldrb	r3, [r7, #3]
 8002458:	015a      	lsls	r2, r3, #5
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	4413      	add	r3, r2
 800245e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002462:	461a      	mov	r2, r3
 8002464:	2380      	movs	r3, #128	@ 0x80
 8002466:	6093      	str	r3, [r2, #8]
 8002468:	e217      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	78fa      	ldrb	r2, [r7, #3]
 8002470:	4611      	mov	r1, r2
 8002472:	4618      	mov	r0, r3
 8002474:	f003 fef5 	bl	8006262 <USB_ReadChInterrupts>
 8002478:	4603      	mov	r3, r0
 800247a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800247e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002482:	d11b      	bne.n	80024bc <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002484:	78fa      	ldrb	r2, [r7, #3]
 8002486:	6879      	ldr	r1, [r7, #4]
 8002488:	4613      	mov	r3, r2
 800248a:	011b      	lsls	r3, r3, #4
 800248c:	1a9b      	subs	r3, r3, r2
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	440b      	add	r3, r1
 8002492:	334d      	adds	r3, #77	@ 0x4d
 8002494:	2209      	movs	r2, #9
 8002496:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	78fa      	ldrb	r2, [r7, #3]
 800249e:	4611      	mov	r1, r2
 80024a0:	4618      	mov	r0, r3
 80024a2:	f003 ff5b 	bl	800635c <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80024a6:	78fb      	ldrb	r3, [r7, #3]
 80024a8:	015a      	lsls	r2, r3, #5
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	4413      	add	r3, r2
 80024ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024b2:	461a      	mov	r2, r3
 80024b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024b8:	6093      	str	r3, [r2, #8]
 80024ba:	e1ee      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	78fa      	ldrb	r2, [r7, #3]
 80024c2:	4611      	mov	r1, r2
 80024c4:	4618      	mov	r0, r3
 80024c6:	f003 fecc 	bl	8006262 <USB_ReadChInterrupts>
 80024ca:	4603      	mov	r3, r0
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	f040 81df 	bne.w	8002894 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80024d6:	78fb      	ldrb	r3, [r7, #3]
 80024d8:	015a      	lsls	r2, r3, #5
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	4413      	add	r3, r2
 80024de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024e2:	461a      	mov	r2, r3
 80024e4:	2302      	movs	r3, #2
 80024e6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80024e8:	78fa      	ldrb	r2, [r7, #3]
 80024ea:	6879      	ldr	r1, [r7, #4]
 80024ec:	4613      	mov	r3, r2
 80024ee:	011b      	lsls	r3, r3, #4
 80024f0:	1a9b      	subs	r3, r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	440b      	add	r3, r1
 80024f6:	334d      	adds	r3, #77	@ 0x4d
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	f040 8093 	bne.w	8002626 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002500:	78fa      	ldrb	r2, [r7, #3]
 8002502:	6879      	ldr	r1, [r7, #4]
 8002504:	4613      	mov	r3, r2
 8002506:	011b      	lsls	r3, r3, #4
 8002508:	1a9b      	subs	r3, r3, r2
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	440b      	add	r3, r1
 800250e:	334d      	adds	r3, #77	@ 0x4d
 8002510:	2202      	movs	r2, #2
 8002512:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002514:	78fa      	ldrb	r2, [r7, #3]
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	4613      	mov	r3, r2
 800251a:	011b      	lsls	r3, r3, #4
 800251c:	1a9b      	subs	r3, r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	440b      	add	r3, r1
 8002522:	334c      	adds	r3, #76	@ 0x4c
 8002524:	2201      	movs	r2, #1
 8002526:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002528:	78fa      	ldrb	r2, [r7, #3]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	1a9b      	subs	r3, r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	3326      	adds	r3, #38	@ 0x26
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	2b02      	cmp	r3, #2
 800253c:	d00b      	beq.n	8002556 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800253e:	78fa      	ldrb	r2, [r7, #3]
 8002540:	6879      	ldr	r1, [r7, #4]
 8002542:	4613      	mov	r3, r2
 8002544:	011b      	lsls	r3, r3, #4
 8002546:	1a9b      	subs	r3, r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	440b      	add	r3, r1
 800254c:	3326      	adds	r3, #38	@ 0x26
 800254e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002550:	2b03      	cmp	r3, #3
 8002552:	f040 8190 	bne.w	8002876 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	799b      	ldrb	r3, [r3, #6]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d115      	bne.n	800258a <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800255e:	78fa      	ldrb	r2, [r7, #3]
 8002560:	6879      	ldr	r1, [r7, #4]
 8002562:	4613      	mov	r3, r2
 8002564:	011b      	lsls	r3, r3, #4
 8002566:	1a9b      	subs	r3, r3, r2
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	440b      	add	r3, r1
 800256c:	333d      	adds	r3, #61	@ 0x3d
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	78fa      	ldrb	r2, [r7, #3]
 8002572:	f083 0301 	eor.w	r3, r3, #1
 8002576:	b2d8      	uxtb	r0, r3
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	4613      	mov	r3, r2
 800257c:	011b      	lsls	r3, r3, #4
 800257e:	1a9b      	subs	r3, r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	440b      	add	r3, r1
 8002584:	333d      	adds	r3, #61	@ 0x3d
 8002586:	4602      	mov	r2, r0
 8002588:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	799b      	ldrb	r3, [r3, #6]
 800258e:	2b01      	cmp	r3, #1
 8002590:	f040 8171 	bne.w	8002876 <HCD_HC_OUT_IRQHandler+0x954>
 8002594:	78fa      	ldrb	r2, [r7, #3]
 8002596:	6879      	ldr	r1, [r7, #4]
 8002598:	4613      	mov	r3, r2
 800259a:	011b      	lsls	r3, r3, #4
 800259c:	1a9b      	subs	r3, r3, r2
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	440b      	add	r3, r1
 80025a2:	3334      	adds	r3, #52	@ 0x34
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	f000 8165 	beq.w	8002876 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80025ac:	78fa      	ldrb	r2, [r7, #3]
 80025ae:	6879      	ldr	r1, [r7, #4]
 80025b0:	4613      	mov	r3, r2
 80025b2:	011b      	lsls	r3, r3, #4
 80025b4:	1a9b      	subs	r3, r3, r2
 80025b6:	009b      	lsls	r3, r3, #2
 80025b8:	440b      	add	r3, r1
 80025ba:	3334      	adds	r3, #52	@ 0x34
 80025bc:	6819      	ldr	r1, [r3, #0]
 80025be:	78fa      	ldrb	r2, [r7, #3]
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	4613      	mov	r3, r2
 80025c4:	011b      	lsls	r3, r3, #4
 80025c6:	1a9b      	subs	r3, r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4403      	add	r3, r0
 80025cc:	3328      	adds	r3, #40	@ 0x28
 80025ce:	881b      	ldrh	r3, [r3, #0]
 80025d0:	440b      	add	r3, r1
 80025d2:	1e59      	subs	r1, r3, #1
 80025d4:	78fa      	ldrb	r2, [r7, #3]
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	4613      	mov	r3, r2
 80025da:	011b      	lsls	r3, r3, #4
 80025dc:	1a9b      	subs	r3, r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4403      	add	r3, r0
 80025e2:	3328      	adds	r3, #40	@ 0x28
 80025e4:	881b      	ldrh	r3, [r3, #0]
 80025e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80025ea:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	f000 813f 	beq.w	8002876 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80025f8:	78fa      	ldrb	r2, [r7, #3]
 80025fa:	6879      	ldr	r1, [r7, #4]
 80025fc:	4613      	mov	r3, r2
 80025fe:	011b      	lsls	r3, r3, #4
 8002600:	1a9b      	subs	r3, r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	440b      	add	r3, r1
 8002606:	333d      	adds	r3, #61	@ 0x3d
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	78fa      	ldrb	r2, [r7, #3]
 800260c:	f083 0301 	eor.w	r3, r3, #1
 8002610:	b2d8      	uxtb	r0, r3
 8002612:	6879      	ldr	r1, [r7, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	011b      	lsls	r3, r3, #4
 8002618:	1a9b      	subs	r3, r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	440b      	add	r3, r1
 800261e:	333d      	adds	r3, #61	@ 0x3d
 8002620:	4602      	mov	r2, r0
 8002622:	701a      	strb	r2, [r3, #0]
 8002624:	e127      	b.n	8002876 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002626:	78fa      	ldrb	r2, [r7, #3]
 8002628:	6879      	ldr	r1, [r7, #4]
 800262a:	4613      	mov	r3, r2
 800262c:	011b      	lsls	r3, r3, #4
 800262e:	1a9b      	subs	r3, r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	440b      	add	r3, r1
 8002634:	334d      	adds	r3, #77	@ 0x4d
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	2b03      	cmp	r3, #3
 800263a:	d120      	bne.n	800267e <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800263c:	78fa      	ldrb	r2, [r7, #3]
 800263e:	6879      	ldr	r1, [r7, #4]
 8002640:	4613      	mov	r3, r2
 8002642:	011b      	lsls	r3, r3, #4
 8002644:	1a9b      	subs	r3, r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	440b      	add	r3, r1
 800264a:	334d      	adds	r3, #77	@ 0x4d
 800264c:	2202      	movs	r2, #2
 800264e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002650:	78fa      	ldrb	r2, [r7, #3]
 8002652:	6879      	ldr	r1, [r7, #4]
 8002654:	4613      	mov	r3, r2
 8002656:	011b      	lsls	r3, r3, #4
 8002658:	1a9b      	subs	r3, r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	440b      	add	r3, r1
 800265e:	331b      	adds	r3, #27
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	2b01      	cmp	r3, #1
 8002664:	f040 8107 	bne.w	8002876 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002668:	78fa      	ldrb	r2, [r7, #3]
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	4613      	mov	r3, r2
 800266e:	011b      	lsls	r3, r3, #4
 8002670:	1a9b      	subs	r3, r3, r2
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	440b      	add	r3, r1
 8002676:	334c      	adds	r3, #76	@ 0x4c
 8002678:	2202      	movs	r2, #2
 800267a:	701a      	strb	r2, [r3, #0]
 800267c:	e0fb      	b.n	8002876 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800267e:	78fa      	ldrb	r2, [r7, #3]
 8002680:	6879      	ldr	r1, [r7, #4]
 8002682:	4613      	mov	r3, r2
 8002684:	011b      	lsls	r3, r3, #4
 8002686:	1a9b      	subs	r3, r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	440b      	add	r3, r1
 800268c:	334d      	adds	r3, #77	@ 0x4d
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b04      	cmp	r3, #4
 8002692:	d13a      	bne.n	800270a <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002694:	78fa      	ldrb	r2, [r7, #3]
 8002696:	6879      	ldr	r1, [r7, #4]
 8002698:	4613      	mov	r3, r2
 800269a:	011b      	lsls	r3, r3, #4
 800269c:	1a9b      	subs	r3, r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	440b      	add	r3, r1
 80026a2:	334d      	adds	r3, #77	@ 0x4d
 80026a4:	2202      	movs	r2, #2
 80026a6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80026a8:	78fa      	ldrb	r2, [r7, #3]
 80026aa:	6879      	ldr	r1, [r7, #4]
 80026ac:	4613      	mov	r3, r2
 80026ae:	011b      	lsls	r3, r3, #4
 80026b0:	1a9b      	subs	r3, r3, r2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	440b      	add	r3, r1
 80026b6:	334c      	adds	r3, #76	@ 0x4c
 80026b8:	2202      	movs	r2, #2
 80026ba:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80026bc:	78fa      	ldrb	r2, [r7, #3]
 80026be:	6879      	ldr	r1, [r7, #4]
 80026c0:	4613      	mov	r3, r2
 80026c2:	011b      	lsls	r3, r3, #4
 80026c4:	1a9b      	subs	r3, r3, r2
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	440b      	add	r3, r1
 80026ca:	331b      	adds	r3, #27
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	f040 80d1 	bne.w	8002876 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80026d4:	78fa      	ldrb	r2, [r7, #3]
 80026d6:	6879      	ldr	r1, [r7, #4]
 80026d8:	4613      	mov	r3, r2
 80026da:	011b      	lsls	r3, r3, #4
 80026dc:	1a9b      	subs	r3, r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	440b      	add	r3, r1
 80026e2:	331b      	adds	r3, #27
 80026e4:	2200      	movs	r2, #0
 80026e6:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80026e8:	78fb      	ldrb	r3, [r7, #3]
 80026ea:	015a      	lsls	r2, r3, #5
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	4413      	add	r3, r2
 80026f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	78fa      	ldrb	r2, [r7, #3]
 80026f8:	0151      	lsls	r1, r2, #5
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	440a      	add	r2, r1
 80026fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002702:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002706:	6053      	str	r3, [r2, #4]
 8002708:	e0b5      	b.n	8002876 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800270a:	78fa      	ldrb	r2, [r7, #3]
 800270c:	6879      	ldr	r1, [r7, #4]
 800270e:	4613      	mov	r3, r2
 8002710:	011b      	lsls	r3, r3, #4
 8002712:	1a9b      	subs	r3, r3, r2
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	440b      	add	r3, r1
 8002718:	334d      	adds	r3, #77	@ 0x4d
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	2b05      	cmp	r3, #5
 800271e:	d114      	bne.n	800274a <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002720:	78fa      	ldrb	r2, [r7, #3]
 8002722:	6879      	ldr	r1, [r7, #4]
 8002724:	4613      	mov	r3, r2
 8002726:	011b      	lsls	r3, r3, #4
 8002728:	1a9b      	subs	r3, r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	334d      	adds	r3, #77	@ 0x4d
 8002730:	2202      	movs	r2, #2
 8002732:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8002734:	78fa      	ldrb	r2, [r7, #3]
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	4613      	mov	r3, r2
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	1a9b      	subs	r3, r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	440b      	add	r3, r1
 8002742:	334c      	adds	r3, #76	@ 0x4c
 8002744:	2202      	movs	r2, #2
 8002746:	701a      	strb	r2, [r3, #0]
 8002748:	e095      	b.n	8002876 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800274a:	78fa      	ldrb	r2, [r7, #3]
 800274c:	6879      	ldr	r1, [r7, #4]
 800274e:	4613      	mov	r3, r2
 8002750:	011b      	lsls	r3, r3, #4
 8002752:	1a9b      	subs	r3, r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	440b      	add	r3, r1
 8002758:	334d      	adds	r3, #77	@ 0x4d
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	2b06      	cmp	r3, #6
 800275e:	d114      	bne.n	800278a <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002760:	78fa      	ldrb	r2, [r7, #3]
 8002762:	6879      	ldr	r1, [r7, #4]
 8002764:	4613      	mov	r3, r2
 8002766:	011b      	lsls	r3, r3, #4
 8002768:	1a9b      	subs	r3, r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	440b      	add	r3, r1
 800276e:	334d      	adds	r3, #77	@ 0x4d
 8002770:	2202      	movs	r2, #2
 8002772:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002774:	78fa      	ldrb	r2, [r7, #3]
 8002776:	6879      	ldr	r1, [r7, #4]
 8002778:	4613      	mov	r3, r2
 800277a:	011b      	lsls	r3, r3, #4
 800277c:	1a9b      	subs	r3, r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	440b      	add	r3, r1
 8002782:	334c      	adds	r3, #76	@ 0x4c
 8002784:	2205      	movs	r2, #5
 8002786:	701a      	strb	r2, [r3, #0]
 8002788:	e075      	b.n	8002876 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800278a:	78fa      	ldrb	r2, [r7, #3]
 800278c:	6879      	ldr	r1, [r7, #4]
 800278e:	4613      	mov	r3, r2
 8002790:	011b      	lsls	r3, r3, #4
 8002792:	1a9b      	subs	r3, r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	440b      	add	r3, r1
 8002798:	334d      	adds	r3, #77	@ 0x4d
 800279a:	781b      	ldrb	r3, [r3, #0]
 800279c:	2b07      	cmp	r3, #7
 800279e:	d00a      	beq.n	80027b6 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80027a0:	78fa      	ldrb	r2, [r7, #3]
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	4613      	mov	r3, r2
 80027a6:	011b      	lsls	r3, r3, #4
 80027a8:	1a9b      	subs	r3, r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	334d      	adds	r3, #77	@ 0x4d
 80027b0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80027b2:	2b09      	cmp	r3, #9
 80027b4:	d170      	bne.n	8002898 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80027b6:	78fa      	ldrb	r2, [r7, #3]
 80027b8:	6879      	ldr	r1, [r7, #4]
 80027ba:	4613      	mov	r3, r2
 80027bc:	011b      	lsls	r3, r3, #4
 80027be:	1a9b      	subs	r3, r3, r2
 80027c0:	009b      	lsls	r3, r3, #2
 80027c2:	440b      	add	r3, r1
 80027c4:	334d      	adds	r3, #77	@ 0x4d
 80027c6:	2202      	movs	r2, #2
 80027c8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80027ca:	78fa      	ldrb	r2, [r7, #3]
 80027cc:	6879      	ldr	r1, [r7, #4]
 80027ce:	4613      	mov	r3, r2
 80027d0:	011b      	lsls	r3, r3, #4
 80027d2:	1a9b      	subs	r3, r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	440b      	add	r3, r1
 80027d8:	3344      	adds	r3, #68	@ 0x44
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	1c59      	adds	r1, r3, #1
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	011b      	lsls	r3, r3, #4
 80027e4:	1a9b      	subs	r3, r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4403      	add	r3, r0
 80027ea:	3344      	adds	r3, #68	@ 0x44
 80027ec:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80027ee:	78fa      	ldrb	r2, [r7, #3]
 80027f0:	6879      	ldr	r1, [r7, #4]
 80027f2:	4613      	mov	r3, r2
 80027f4:	011b      	lsls	r3, r3, #4
 80027f6:	1a9b      	subs	r3, r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	440b      	add	r3, r1
 80027fc:	3344      	adds	r3, #68	@ 0x44
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2b02      	cmp	r3, #2
 8002802:	d914      	bls.n	800282e <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002804:	78fa      	ldrb	r2, [r7, #3]
 8002806:	6879      	ldr	r1, [r7, #4]
 8002808:	4613      	mov	r3, r2
 800280a:	011b      	lsls	r3, r3, #4
 800280c:	1a9b      	subs	r3, r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	440b      	add	r3, r1
 8002812:	3344      	adds	r3, #68	@ 0x44
 8002814:	2200      	movs	r2, #0
 8002816:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002818:	78fa      	ldrb	r2, [r7, #3]
 800281a:	6879      	ldr	r1, [r7, #4]
 800281c:	4613      	mov	r3, r2
 800281e:	011b      	lsls	r3, r3, #4
 8002820:	1a9b      	subs	r3, r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	440b      	add	r3, r1
 8002826:	334c      	adds	r3, #76	@ 0x4c
 8002828:	2204      	movs	r2, #4
 800282a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800282c:	e022      	b.n	8002874 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800282e:	78fa      	ldrb	r2, [r7, #3]
 8002830:	6879      	ldr	r1, [r7, #4]
 8002832:	4613      	mov	r3, r2
 8002834:	011b      	lsls	r3, r3, #4
 8002836:	1a9b      	subs	r3, r3, r2
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	440b      	add	r3, r1
 800283c:	334c      	adds	r3, #76	@ 0x4c
 800283e:	2202      	movs	r2, #2
 8002840:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002842:	78fb      	ldrb	r3, [r7, #3]
 8002844:	015a      	lsls	r2, r3, #5
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	4413      	add	r3, r2
 800284a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002858:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002860:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002862:	78fb      	ldrb	r3, [r7, #3]
 8002864:	015a      	lsls	r2, r3, #5
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	4413      	add	r3, r2
 800286a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800286e:	461a      	mov	r2, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002874:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002876:	78fa      	ldrb	r2, [r7, #3]
 8002878:	6879      	ldr	r1, [r7, #4]
 800287a:	4613      	mov	r3, r2
 800287c:	011b      	lsls	r3, r3, #4
 800287e:	1a9b      	subs	r3, r3, r2
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	440b      	add	r3, r1
 8002884:	334c      	adds	r3, #76	@ 0x4c
 8002886:	781a      	ldrb	r2, [r3, #0]
 8002888:	78fb      	ldrb	r3, [r7, #3]
 800288a:	4619      	mov	r1, r3
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f006 fd3f 	bl	8009310 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002892:	e002      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8002894:	bf00      	nop
 8002896:	e000      	b.n	800289a <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8002898:	bf00      	nop
  }
}
 800289a:	3718      	adds	r7, #24
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08a      	sub	sp, #40	@ 0x28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80028ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b0:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	6a1b      	ldr	r3, [r3, #32]
 80028b8:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	f003 030f 	and.w	r3, r3, #15
 80028c0:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	0c5b      	lsrs	r3, r3, #17
 80028c6:	f003 030f 	and.w	r3, r3, #15
 80028ca:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	091b      	lsrs	r3, r3, #4
 80028d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80028d4:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	2b02      	cmp	r3, #2
 80028da:	d004      	beq.n	80028e6 <HCD_RXQLVL_IRQHandler+0x46>
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	2b05      	cmp	r3, #5
 80028e0:	f000 80b6 	beq.w	8002a50 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80028e4:	e0b7      	b.n	8002a56 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f000 80b3 	beq.w	8002a54 <HCD_RXQLVL_IRQHandler+0x1b4>
 80028ee:	6879      	ldr	r1, [r7, #4]
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4613      	mov	r3, r2
 80028f4:	011b      	lsls	r3, r3, #4
 80028f6:	1a9b      	subs	r3, r3, r2
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	440b      	add	r3, r1
 80028fc:	332c      	adds	r3, #44	@ 0x2c
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2b00      	cmp	r3, #0
 8002902:	f000 80a7 	beq.w	8002a54 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8002906:	6879      	ldr	r1, [r7, #4]
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	4613      	mov	r3, r2
 800290c:	011b      	lsls	r3, r3, #4
 800290e:	1a9b      	subs	r3, r3, r2
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	440b      	add	r3, r1
 8002914:	3338      	adds	r3, #56	@ 0x38
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	18d1      	adds	r1, r2, r3
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	69ba      	ldr	r2, [r7, #24]
 8002920:	4613      	mov	r3, r2
 8002922:	011b      	lsls	r3, r3, #4
 8002924:	1a9b      	subs	r3, r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	4403      	add	r3, r0
 800292a:	3334      	adds	r3, #52	@ 0x34
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4299      	cmp	r1, r3
 8002930:	f200 8083 	bhi.w	8002a3a <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6818      	ldr	r0, [r3, #0]
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	69ba      	ldr	r2, [r7, #24]
 800293c:	4613      	mov	r3, r2
 800293e:	011b      	lsls	r3, r3, #4
 8002940:	1a9b      	subs	r3, r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	440b      	add	r3, r1
 8002946:	332c      	adds	r3, #44	@ 0x2c
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	b292      	uxth	r2, r2
 800294e:	4619      	mov	r1, r3
 8002950:	f003 fc1c 	bl	800618c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8002954:	6879      	ldr	r1, [r7, #4]
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	4613      	mov	r3, r2
 800295a:	011b      	lsls	r3, r3, #4
 800295c:	1a9b      	subs	r3, r3, r2
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	440b      	add	r3, r1
 8002962:	332c      	adds	r3, #44	@ 0x2c
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	18d1      	adds	r1, r2, r3
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	4613      	mov	r3, r2
 8002970:	011b      	lsls	r3, r3, #4
 8002972:	1a9b      	subs	r3, r3, r2
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	4403      	add	r3, r0
 8002978:	332c      	adds	r3, #44	@ 0x2c
 800297a:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800297c:	6879      	ldr	r1, [r7, #4]
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4613      	mov	r3, r2
 8002982:	011b      	lsls	r3, r3, #4
 8002984:	1a9b      	subs	r3, r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	440b      	add	r3, r1
 800298a:	3338      	adds	r3, #56	@ 0x38
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	18d1      	adds	r1, r2, r3
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	4613      	mov	r3, r2
 8002998:	011b      	lsls	r3, r3, #4
 800299a:	1a9b      	subs	r3, r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	4403      	add	r3, r0
 80029a0:	3338      	adds	r3, #56	@ 0x38
 80029a2:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	015a      	lsls	r2, r3, #5
 80029a8:	6a3b      	ldr	r3, [r7, #32]
 80029aa:	4413      	add	r3, r2
 80029ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	0cdb      	lsrs	r3, r3, #19
 80029b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029b8:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4613      	mov	r3, r2
 80029c0:	011b      	lsls	r3, r3, #4
 80029c2:	1a9b      	subs	r3, r3, r2
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	440b      	add	r3, r1
 80029c8:	3328      	adds	r3, #40	@ 0x28
 80029ca:	881b      	ldrh	r3, [r3, #0]
 80029cc:	461a      	mov	r2, r3
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d13f      	bne.n	8002a54 <HCD_RXQLVL_IRQHandler+0x1b4>
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d03c      	beq.n	8002a54 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	015a      	lsls	r2, r3, #5
 80029de:	6a3b      	ldr	r3, [r7, #32]
 80029e0:	4413      	add	r3, r2
 80029e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80029f0:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80029f8:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	015a      	lsls	r2, r3, #5
 80029fe:	6a3b      	ldr	r3, [r7, #32]
 8002a00:	4413      	add	r3, r2
 8002a02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a06:	461a      	mov	r2, r3
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8002a0c:	6879      	ldr	r1, [r7, #4]
 8002a0e:	69ba      	ldr	r2, [r7, #24]
 8002a10:	4613      	mov	r3, r2
 8002a12:	011b      	lsls	r3, r3, #4
 8002a14:	1a9b      	subs	r3, r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	440b      	add	r3, r1
 8002a1a:	333c      	adds	r3, #60	@ 0x3c
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	f083 0301 	eor.w	r3, r3, #1
 8002a22:	b2d8      	uxtb	r0, r3
 8002a24:	6879      	ldr	r1, [r7, #4]
 8002a26:	69ba      	ldr	r2, [r7, #24]
 8002a28:	4613      	mov	r3, r2
 8002a2a:	011b      	lsls	r3, r3, #4
 8002a2c:	1a9b      	subs	r3, r3, r2
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	440b      	add	r3, r1
 8002a32:	333c      	adds	r3, #60	@ 0x3c
 8002a34:	4602      	mov	r2, r0
 8002a36:	701a      	strb	r2, [r3, #0]
      break;
 8002a38:	e00c      	b.n	8002a54 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8002a3a:	6879      	ldr	r1, [r7, #4]
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	4613      	mov	r3, r2
 8002a40:	011b      	lsls	r3, r3, #4
 8002a42:	1a9b      	subs	r3, r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	440b      	add	r3, r1
 8002a48:	334c      	adds	r3, #76	@ 0x4c
 8002a4a:	2204      	movs	r2, #4
 8002a4c:	701a      	strb	r2, [r3, #0]
      break;
 8002a4e:	e001      	b.n	8002a54 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8002a50:	bf00      	nop
 8002a52:	e000      	b.n	8002a56 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8002a54:	bf00      	nop
  }
}
 8002a56:	bf00      	nop
 8002a58:	3728      	adds	r7, #40	@ 0x28
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}

08002a5e <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b086      	sub	sp, #24
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8002a8a:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d10b      	bne.n	8002aae <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f003 0301 	and.w	r3, r3, #1
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d102      	bne.n	8002aa6 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f006 fc19 	bl	80092d8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	f043 0302 	orr.w	r3, r3, #2
 8002aac:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	f003 0308 	and.w	r3, r3, #8
 8002ab4:	2b08      	cmp	r3, #8
 8002ab6:	d132      	bne.n	8002b1e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	f043 0308 	orr.w	r3, r3, #8
 8002abe:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	f003 0304 	and.w	r3, r3, #4
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	d126      	bne.n	8002b18 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	7a5b      	ldrb	r3, [r3, #9]
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d113      	bne.n	8002afa <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8002ad8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002adc:	d106      	bne.n	8002aec <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2102      	movs	r1, #2
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f003 fbeb 	bl	80062c0 <USB_InitFSLSPClkSel>
 8002aea:	e011      	b.n	8002b10 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2101      	movs	r1, #1
 8002af2:	4618      	mov	r0, r3
 8002af4:	f003 fbe4 	bl	80062c0 <USB_InitFSLSPClkSel>
 8002af8:	e00a      	b.n	8002b10 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	79db      	ldrb	r3, [r3, #7]
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d106      	bne.n	8002b10 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002b08:	461a      	mov	r2, r3
 8002b0a:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8002b0e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f006 fc0f 	bl	8009334 <HAL_HCD_PortEnabled_Callback>
 8002b16:	e002      	b.n	8002b1e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f006 fc19 	bl	8009350 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f003 0320 	and.w	r3, r3, #32
 8002b24:	2b20      	cmp	r3, #32
 8002b26:	d103      	bne.n	8002b30 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	f043 0320 	orr.w	r3, r3, #32
 8002b2e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002b36:	461a      	mov	r2, r3
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	6013      	str	r3, [r2, #0]
}
 8002b3c:	bf00      	nop
 8002b3e:	3718      	adds	r7, #24
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d101      	bne.n	8002b56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e12b      	b.n	8002dae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d106      	bne.n	8002b70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f005 fa3c 	bl	8007fe8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2224      	movs	r2, #36	@ 0x24
 8002b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 0201 	bic.w	r2, r2, #1
 8002b86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ba6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ba8:	f001 f90c 	bl	8003dc4 <HAL_RCC_GetPCLK1Freq>
 8002bac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	4a81      	ldr	r2, [pc, #516]	@ (8002db8 <HAL_I2C_Init+0x274>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d807      	bhi.n	8002bc8 <HAL_I2C_Init+0x84>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	4a80      	ldr	r2, [pc, #512]	@ (8002dbc <HAL_I2C_Init+0x278>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	bf94      	ite	ls
 8002bc0:	2301      	movls	r3, #1
 8002bc2:	2300      	movhi	r3, #0
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	e006      	b.n	8002bd6 <HAL_I2C_Init+0x92>
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	4a7d      	ldr	r2, [pc, #500]	@ (8002dc0 <HAL_I2C_Init+0x27c>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	bf94      	ite	ls
 8002bd0:	2301      	movls	r3, #1
 8002bd2:	2300      	movhi	r3, #0
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e0e7      	b.n	8002dae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	4a78      	ldr	r2, [pc, #480]	@ (8002dc4 <HAL_I2C_Init+0x280>)
 8002be2:	fba2 2303 	umull	r2, r3, r2, r3
 8002be6:	0c9b      	lsrs	r3, r3, #18
 8002be8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	68ba      	ldr	r2, [r7, #8]
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	6a1b      	ldr	r3, [r3, #32]
 8002c04:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	4a6a      	ldr	r2, [pc, #424]	@ (8002db8 <HAL_I2C_Init+0x274>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d802      	bhi.n	8002c18 <HAL_I2C_Init+0xd4>
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	3301      	adds	r3, #1
 8002c16:	e009      	b.n	8002c2c <HAL_I2C_Init+0xe8>
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c1e:	fb02 f303 	mul.w	r3, r2, r3
 8002c22:	4a69      	ldr	r2, [pc, #420]	@ (8002dc8 <HAL_I2C_Init+0x284>)
 8002c24:	fba2 2303 	umull	r2, r3, r2, r3
 8002c28:	099b      	lsrs	r3, r3, #6
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	6812      	ldr	r2, [r2, #0]
 8002c30:	430b      	orrs	r3, r1
 8002c32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002c3e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	495c      	ldr	r1, [pc, #368]	@ (8002db8 <HAL_I2C_Init+0x274>)
 8002c48:	428b      	cmp	r3, r1
 8002c4a:	d819      	bhi.n	8002c80 <HAL_I2C_Init+0x13c>
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	1e59      	subs	r1, r3, #1
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c5a:	1c59      	adds	r1, r3, #1
 8002c5c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002c60:	400b      	ands	r3, r1
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d00a      	beq.n	8002c7c <HAL_I2C_Init+0x138>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	1e59      	subs	r1, r3, #1
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c74:	3301      	adds	r3, #1
 8002c76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c7a:	e051      	b.n	8002d20 <HAL_I2C_Init+0x1dc>
 8002c7c:	2304      	movs	r3, #4
 8002c7e:	e04f      	b.n	8002d20 <HAL_I2C_Init+0x1dc>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d111      	bne.n	8002cac <HAL_I2C_Init+0x168>
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	1e58      	subs	r0, r3, #1
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6859      	ldr	r1, [r3, #4]
 8002c90:	460b      	mov	r3, r1
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	440b      	add	r3, r1
 8002c96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	bf0c      	ite	eq
 8002ca4:	2301      	moveq	r3, #1
 8002ca6:	2300      	movne	r3, #0
 8002ca8:	b2db      	uxtb	r3, r3
 8002caa:	e012      	b.n	8002cd2 <HAL_I2C_Init+0x18e>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	1e58      	subs	r0, r3, #1
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6859      	ldr	r1, [r3, #4]
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	440b      	add	r3, r1
 8002cba:	0099      	lsls	r1, r3, #2
 8002cbc:	440b      	add	r3, r1
 8002cbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	bf0c      	ite	eq
 8002ccc:	2301      	moveq	r3, #1
 8002cce:	2300      	movne	r3, #0
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <HAL_I2C_Init+0x196>
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e022      	b.n	8002d20 <HAL_I2C_Init+0x1dc>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d10e      	bne.n	8002d00 <HAL_I2C_Init+0x1bc>
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	1e58      	subs	r0, r3, #1
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6859      	ldr	r1, [r3, #4]
 8002cea:	460b      	mov	r3, r1
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	440b      	add	r3, r1
 8002cf0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002cfe:	e00f      	b.n	8002d20 <HAL_I2C_Init+0x1dc>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	1e58      	subs	r0, r3, #1
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6859      	ldr	r1, [r3, #4]
 8002d08:	460b      	mov	r3, r1
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	440b      	add	r3, r1
 8002d0e:	0099      	lsls	r1, r3, #2
 8002d10:	440b      	add	r3, r1
 8002d12:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d16:	3301      	adds	r3, #1
 8002d18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d1c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002d20:	6879      	ldr	r1, [r7, #4]
 8002d22:	6809      	ldr	r1, [r1, #0]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	69da      	ldr	r2, [r3, #28]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a1b      	ldr	r3, [r3, #32]
 8002d3a:	431a      	orrs	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	430a      	orrs	r2, r1
 8002d42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	689b      	ldr	r3, [r3, #8]
 8002d4a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002d4e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	6911      	ldr	r1, [r2, #16]
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	68d2      	ldr	r2, [r2, #12]
 8002d5a:	4311      	orrs	r1, r2
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	6812      	ldr	r2, [r2, #0]
 8002d60:	430b      	orrs	r3, r1
 8002d62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	695a      	ldr	r2, [r3, #20]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	699b      	ldr	r3, [r3, #24]
 8002d76:	431a      	orrs	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	430a      	orrs	r2, r1
 8002d7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f042 0201 	orr.w	r2, r2, #1
 8002d8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2220      	movs	r2, #32
 8002d9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3710      	adds	r7, #16
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	000186a0 	.word	0x000186a0
 8002dbc:	001e847f 	.word	0x001e847f
 8002dc0:	003d08ff 	.word	0x003d08ff
 8002dc4:	431bde83 	.word	0x431bde83
 8002dc8:	10624dd3 	.word	0x10624dd3

08002dcc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b20      	cmp	r3, #32
 8002de0:	d129      	bne.n	8002e36 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2224      	movs	r2, #36	@ 0x24
 8002de6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f022 0201 	bic.w	r2, r2, #1
 8002df8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f022 0210 	bic.w	r2, r2, #16
 8002e08:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	683a      	ldr	r2, [r7, #0]
 8002e16:	430a      	orrs	r2, r1
 8002e18:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f042 0201 	orr.w	r2, r2, #1
 8002e28:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2220      	movs	r2, #32
 8002e2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8002e32:	2300      	movs	r3, #0
 8002e34:	e000      	b.n	8002e38 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8002e36:	2302      	movs	r3, #2
  }
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	2b20      	cmp	r3, #32
 8002e5c:	d12a      	bne.n	8002eb4 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2224      	movs	r2, #36	@ 0x24
 8002e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 0201 	bic.w	r2, r2, #1
 8002e74:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e7c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8002e7e:	89fb      	ldrh	r3, [r7, #14]
 8002e80:	f023 030f 	bic.w	r3, r3, #15
 8002e84:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	b29a      	uxth	r2, r3
 8002e8a:	89fb      	ldrh	r3, [r7, #14]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	89fa      	ldrh	r2, [r7, #14]
 8002e96:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f042 0201 	orr.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2220      	movs	r2, #32
 8002eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	e000      	b.n	8002eb6 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8002eb4:	2302      	movs	r3, #2
  }
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3714      	adds	r7, #20
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr

08002ec2 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8002ec2:	b580      	push	{r7, lr}
 8002ec4:	b084      	sub	sp, #16
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d101      	bne.n	8002ed4 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e08f      	b.n	8002ff4 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d106      	bne.n	8002eee <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f005 fc19 	bl	8008720 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2202      	movs	r2, #2
 8002ef2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	699a      	ldr	r2, [r3, #24]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8002f04:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	6999      	ldr	r1, [r3, #24]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	685a      	ldr	r2, [r3, #4]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002f1a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	691b      	ldr	r3, [r3, #16]
 8002f20:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	695b      	ldr	r3, [r3, #20]
 8002f2e:	041b      	lsls	r3, r3, #16
 8002f30:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6999      	ldr	r1, [r3, #24]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68fa      	ldr	r2, [r7, #12]
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	69db      	ldr	r3, [r3, #28]
 8002f44:	041b      	lsls	r3, r3, #16
 8002f46:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a19      	ldr	r1, [r3, #32]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68fa      	ldr	r2, [r7, #12]
 8002f52:	430a      	orrs	r2, r1
 8002f54:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5a:	041b      	lsls	r3, r3, #16
 8002f5c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	68fa      	ldr	r2, [r7, #12]
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f70:	041b      	lsls	r3, r3, #16
 8002f72:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	68fa      	ldr	r2, [r7, #12]
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f88:	021b      	lsls	r3, r3, #8
 8002f8a:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002f92:	041b      	lsls	r3, r3, #16
 8002f94:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8002fa4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002fac:	68ba      	ldr	r2, [r7, #8]
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8002fb8:	431a      	orrs	r2, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f042 0206 	orr.w	r2, r2, #6
 8002fd0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	699a      	ldr	r2, [r3, #24]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f042 0201 	orr.w	r2, r2, #1
 8002fe0:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2201      	movs	r2, #1
 8002fee:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3710      	adds	r7, #16
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800300a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003012:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f003 0304 	and.w	r3, r3, #4
 800301a:	2b00      	cmp	r3, #0
 800301c:	d023      	beq.n	8003066 <HAL_LTDC_IRQHandler+0x6a>
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	2b00      	cmp	r3, #0
 8003026:	d01e      	beq.n	8003066 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 0204 	bic.w	r2, r2, #4
 8003036:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2204      	movs	r2, #4
 800303e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003046:	f043 0201 	orr.w	r2, r3, #1
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2204      	movs	r2, #4
 8003054:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	f000 f86f 	bl	8003144 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f003 0302 	and.w	r3, r3, #2
 800306c:	2b00      	cmp	r3, #0
 800306e:	d023      	beq.n	80030b8 <HAL_LTDC_IRQHandler+0xbc>
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	f003 0302 	and.w	r3, r3, #2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d01e      	beq.n	80030b8 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f022 0202 	bic.w	r2, r2, #2
 8003088:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2202      	movs	r2, #2
 8003090:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003098:	f043 0202 	orr.w	r2, r3, #2
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2204      	movs	r2, #4
 80030a6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 f846 	bl	8003144 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	f003 0301 	and.w	r3, r3, #1
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d01b      	beq.n	80030fa <HAL_LTDC_IRQHandler+0xfe>
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	f003 0301 	and.w	r3, r3, #1
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d016      	beq.n	80030fa <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 0201 	bic.w	r2, r2, #1
 80030da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2201      	movs	r2, #1
 80030e2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f000 f82f 	bl	8003158 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f003 0308 	and.w	r3, r3, #8
 8003100:	2b00      	cmp	r3, #0
 8003102:	d01b      	beq.n	800313c <HAL_LTDC_IRQHandler+0x140>
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	f003 0308 	and.w	r3, r3, #8
 800310a:	2b00      	cmp	r3, #0
 800310c:	d016      	beq.n	800313c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 0208 	bic.w	r2, r2, #8
 800311c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2208      	movs	r2, #8
 8003124:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2201      	movs	r2, #1
 800312a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f000 f818 	bl	800316c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800313c:	bf00      	nop
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003180:	b5b0      	push	{r4, r5, r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8003192:	2b01      	cmp	r3, #1
 8003194:	d101      	bne.n	800319a <HAL_LTDC_ConfigLayer+0x1a>
 8003196:	2302      	movs	r3, #2
 8003198:	e02c      	b.n	80031f4 <HAL_LTDC_ConfigLayer+0x74>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2201      	movs	r2, #1
 800319e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2202      	movs	r2, #2
 80031a6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80031aa:	68fa      	ldr	r2, [r7, #12]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2134      	movs	r1, #52	@ 0x34
 80031b0:	fb01 f303 	mul.w	r3, r1, r3
 80031b4:	4413      	add	r3, r2
 80031b6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80031ba:	68bb      	ldr	r3, [r7, #8]
 80031bc:	4614      	mov	r4, r2
 80031be:	461d      	mov	r5, r3
 80031c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031cc:	682b      	ldr	r3, [r5, #0]
 80031ce:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	68b9      	ldr	r1, [r7, #8]
 80031d4:	68f8      	ldr	r0, [r7, #12]
 80031d6:	f000 f811 	bl	80031fc <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2201      	movs	r2, #1
 80031e0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3710      	adds	r7, #16
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bdb0      	pop	{r4, r5, r7, pc}

080031fc <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b089      	sub	sp, #36	@ 0x24
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	685a      	ldr	r2, [r3, #4]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	0c1b      	lsrs	r3, r3, #16
 8003214:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003218:	4413      	add	r3, r2
 800321a:	041b      	lsls	r3, r3, #16
 800321c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	461a      	mov	r2, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	01db      	lsls	r3, r3, #7
 8003228:	4413      	add	r3, r2
 800322a:	3384      	adds	r3, #132	@ 0x84
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	6812      	ldr	r2, [r2, #0]
 8003232:	4611      	mov	r1, r2
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	01d2      	lsls	r2, r2, #7
 8003238:	440a      	add	r2, r1
 800323a:	3284      	adds	r2, #132	@ 0x84
 800323c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003240:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	0c1b      	lsrs	r3, r3, #16
 800324e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003252:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003254:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4619      	mov	r1, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	01db      	lsls	r3, r3, #7
 8003260:	440b      	add	r3, r1
 8003262:	3384      	adds	r3, #132	@ 0x84
 8003264:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800326a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	68da      	ldr	r2, [r3, #12]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800327a:	4413      	add	r3, r2
 800327c:	041b      	lsls	r3, r3, #16
 800327e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	461a      	mov	r2, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	01db      	lsls	r3, r3, #7
 800328a:	4413      	add	r3, r2
 800328c:	3384      	adds	r3, #132	@ 0x84
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	68fa      	ldr	r2, [r7, #12]
 8003292:	6812      	ldr	r2, [r2, #0]
 8003294:	4611      	mov	r1, r2
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	01d2      	lsls	r2, r2, #7
 800329a:	440a      	add	r2, r1
 800329c:	3284      	adds	r2, #132	@ 0x84
 800329e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80032a2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	689a      	ldr	r2, [r3, #8]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80032b2:	4413      	add	r3, r2
 80032b4:	1c5a      	adds	r2, r3, #1
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4619      	mov	r1, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	01db      	lsls	r3, r3, #7
 80032c0:	440b      	add	r3, r1
 80032c2:	3384      	adds	r3, #132	@ 0x84
 80032c4:	4619      	mov	r1, r3
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	461a      	mov	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	01db      	lsls	r3, r3, #7
 80032d6:	4413      	add	r3, r2
 80032d8:	3384      	adds	r3, #132	@ 0x84
 80032da:	691b      	ldr	r3, [r3, #16]
 80032dc:	68fa      	ldr	r2, [r7, #12]
 80032de:	6812      	ldr	r2, [r2, #0]
 80032e0:	4611      	mov	r1, r2
 80032e2:	687a      	ldr	r2, [r7, #4]
 80032e4:	01d2      	lsls	r2, r2, #7
 80032e6:	440a      	add	r2, r1
 80032e8:	3284      	adds	r2, #132	@ 0x84
 80032ea:	f023 0307 	bic.w	r3, r3, #7
 80032ee:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	461a      	mov	r2, r3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	01db      	lsls	r3, r3, #7
 80032fa:	4413      	add	r3, r2
 80032fc:	3384      	adds	r3, #132	@ 0x84
 80032fe:	461a      	mov	r2, r3
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	691b      	ldr	r3, [r3, #16]
 8003304:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800330c:	021b      	lsls	r3, r3, #8
 800330e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003316:	041b      	lsls	r3, r3, #16
 8003318:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	699b      	ldr	r3, [r3, #24]
 800331e:	061b      	lsls	r3, r3, #24
 8003320:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003328:	461a      	mov	r2, r3
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	431a      	orrs	r2, r3
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	431a      	orrs	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4619      	mov	r1, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	01db      	lsls	r3, r3, #7
 800333c:	440b      	add	r3, r1
 800333e:	3384      	adds	r3, #132	@ 0x84
 8003340:	4619      	mov	r1, r3
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	4313      	orrs	r3, r2
 8003346:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	461a      	mov	r2, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	01db      	lsls	r3, r3, #7
 8003352:	4413      	add	r3, r2
 8003354:	3384      	adds	r3, #132	@ 0x84
 8003356:	695b      	ldr	r3, [r3, #20]
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	6812      	ldr	r2, [r2, #0]
 800335c:	4611      	mov	r1, r2
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	01d2      	lsls	r2, r2, #7
 8003362:	440a      	add	r2, r1
 8003364:	3284      	adds	r2, #132	@ 0x84
 8003366:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800336a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	461a      	mov	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	01db      	lsls	r3, r3, #7
 8003376:	4413      	add	r3, r2
 8003378:	3384      	adds	r3, #132	@ 0x84
 800337a:	461a      	mov	r2, r3
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	461a      	mov	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	01db      	lsls	r3, r3, #7
 800338c:	4413      	add	r3, r2
 800338e:	3384      	adds	r3, #132	@ 0x84
 8003390:	69db      	ldr	r3, [r3, #28]
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	6812      	ldr	r2, [r2, #0]
 8003396:	4611      	mov	r1, r2
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	01d2      	lsls	r2, r2, #7
 800339c:	440a      	add	r2, r1
 800339e:	3284      	adds	r2, #132	@ 0x84
 80033a0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80033a4:	f023 0307 	bic.w	r3, r3, #7
 80033a8:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	69da      	ldr	r2, [r3, #28]
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	6a1b      	ldr	r3, [r3, #32]
 80033b2:	68f9      	ldr	r1, [r7, #12]
 80033b4:	6809      	ldr	r1, [r1, #0]
 80033b6:	4608      	mov	r0, r1
 80033b8:	6879      	ldr	r1, [r7, #4]
 80033ba:	01c9      	lsls	r1, r1, #7
 80033bc:	4401      	add	r1, r0
 80033be:	3184      	adds	r1, #132	@ 0x84
 80033c0:	4313      	orrs	r3, r2
 80033c2:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	461a      	mov	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	01db      	lsls	r3, r3, #7
 80033ce:	4413      	add	r3, r2
 80033d0:	3384      	adds	r3, #132	@ 0x84
 80033d2:	461a      	mov	r2, r3
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d8:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d102      	bne.n	80033e8 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 80033e2:	2304      	movs	r3, #4
 80033e4:	61fb      	str	r3, [r7, #28]
 80033e6:	e01b      	b.n	8003420 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	691b      	ldr	r3, [r3, #16]
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d102      	bne.n	80033f6 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 80033f0:	2303      	movs	r3, #3
 80033f2:	61fb      	str	r3, [r7, #28]
 80033f4:	e014      	b.n	8003420 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	691b      	ldr	r3, [r3, #16]
 80033fa:	2b04      	cmp	r3, #4
 80033fc:	d00b      	beq.n	8003416 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003402:	2b02      	cmp	r3, #2
 8003404:	d007      	beq.n	8003416 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800340a:	2b03      	cmp	r3, #3
 800340c:	d003      	beq.n	8003416 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003412:	2b07      	cmp	r3, #7
 8003414:	d102      	bne.n	800341c <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8003416:	2302      	movs	r3, #2
 8003418:	61fb      	str	r3, [r7, #28]
 800341a:	e001      	b.n	8003420 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 800341c:	2301      	movs	r3, #1
 800341e:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	461a      	mov	r2, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	01db      	lsls	r3, r3, #7
 800342a:	4413      	add	r3, r2
 800342c:	3384      	adds	r3, #132	@ 0x84
 800342e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003430:	68fa      	ldr	r2, [r7, #12]
 8003432:	6812      	ldr	r2, [r2, #0]
 8003434:	4611      	mov	r1, r2
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	01d2      	lsls	r2, r2, #7
 800343a:	440a      	add	r2, r1
 800343c:	3284      	adds	r2, #132	@ 0x84
 800343e:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8003442:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003448:	69fa      	ldr	r2, [r7, #28]
 800344a:	fb02 f303 	mul.w	r3, r2, r3
 800344e:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	6859      	ldr	r1, [r3, #4]
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	1acb      	subs	r3, r1, r3
 800345a:	69f9      	ldr	r1, [r7, #28]
 800345c:	fb01 f303 	mul.w	r3, r1, r3
 8003460:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003462:	68f9      	ldr	r1, [r7, #12]
 8003464:	6809      	ldr	r1, [r1, #0]
 8003466:	4608      	mov	r0, r1
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	01c9      	lsls	r1, r1, #7
 800346c:	4401      	add	r1, r0
 800346e:	3184      	adds	r1, #132	@ 0x84
 8003470:	4313      	orrs	r3, r2
 8003472:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	461a      	mov	r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	01db      	lsls	r3, r3, #7
 800347e:	4413      	add	r3, r2
 8003480:	3384      	adds	r3, #132	@ 0x84
 8003482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	6812      	ldr	r2, [r2, #0]
 8003488:	4611      	mov	r1, r2
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	01d2      	lsls	r2, r2, #7
 800348e:	440a      	add	r2, r1
 8003490:	3284      	adds	r2, #132	@ 0x84
 8003492:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003496:	f023 0307 	bic.w	r3, r3, #7
 800349a:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	461a      	mov	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	01db      	lsls	r3, r3, #7
 80034a6:	4413      	add	r3, r2
 80034a8:	3384      	adds	r3, #132	@ 0x84
 80034aa:	461a      	mov	r2, r3
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	461a      	mov	r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	01db      	lsls	r3, r3, #7
 80034bc:	4413      	add	r3, r2
 80034be:	3384      	adds	r3, #132	@ 0x84
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	6812      	ldr	r2, [r2, #0]
 80034c6:	4611      	mov	r1, r2
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	01d2      	lsls	r2, r2, #7
 80034cc:	440a      	add	r2, r1
 80034ce:	3284      	adds	r2, #132	@ 0x84
 80034d0:	f043 0301 	orr.w	r3, r3, #1
 80034d4:	6013      	str	r3, [r2, #0]
}
 80034d6:	bf00      	nop
 80034d8:	3724      	adds	r7, #36	@ 0x24
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
	...

080034e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d101      	bne.n	80034f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e267      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0301 	and.w	r3, r3, #1
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d075      	beq.n	80035ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003502:	4b88      	ldr	r3, [pc, #544]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	f003 030c 	and.w	r3, r3, #12
 800350a:	2b04      	cmp	r3, #4
 800350c:	d00c      	beq.n	8003528 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800350e:	4b85      	ldr	r3, [pc, #532]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003516:	2b08      	cmp	r3, #8
 8003518:	d112      	bne.n	8003540 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800351a:	4b82      	ldr	r3, [pc, #520]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003522:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003526:	d10b      	bne.n	8003540 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003528:	4b7e      	ldr	r3, [pc, #504]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d05b      	beq.n	80035ec <HAL_RCC_OscConfig+0x108>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d157      	bne.n	80035ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e242      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003548:	d106      	bne.n	8003558 <HAL_RCC_OscConfig+0x74>
 800354a:	4b76      	ldr	r3, [pc, #472]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a75      	ldr	r2, [pc, #468]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003550:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003554:	6013      	str	r3, [r2, #0]
 8003556:	e01d      	b.n	8003594 <HAL_RCC_OscConfig+0xb0>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003560:	d10c      	bne.n	800357c <HAL_RCC_OscConfig+0x98>
 8003562:	4b70      	ldr	r3, [pc, #448]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a6f      	ldr	r2, [pc, #444]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003568:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800356c:	6013      	str	r3, [r2, #0]
 800356e:	4b6d      	ldr	r3, [pc, #436]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a6c      	ldr	r2, [pc, #432]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003578:	6013      	str	r3, [r2, #0]
 800357a:	e00b      	b.n	8003594 <HAL_RCC_OscConfig+0xb0>
 800357c:	4b69      	ldr	r3, [pc, #420]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a68      	ldr	r2, [pc, #416]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003582:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003586:	6013      	str	r3, [r2, #0]
 8003588:	4b66      	ldr	r3, [pc, #408]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4a65      	ldr	r2, [pc, #404]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 800358e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003592:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d013      	beq.n	80035c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800359c:	f7fd f84c 	bl	8000638 <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a2:	e008      	b.n	80035b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035a4:	f7fd f848 	bl	8000638 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b64      	cmp	r3, #100	@ 0x64
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e207      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035b6:	4b5b      	ldr	r3, [pc, #364]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d0f0      	beq.n	80035a4 <HAL_RCC_OscConfig+0xc0>
 80035c2:	e014      	b.n	80035ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c4:	f7fd f838 	bl	8000638 <HAL_GetTick>
 80035c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ca:	e008      	b.n	80035de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035cc:	f7fd f834 	bl	8000638 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b64      	cmp	r3, #100	@ 0x64
 80035d8:	d901      	bls.n	80035de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e1f3      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035de:	4b51      	ldr	r3, [pc, #324]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1f0      	bne.n	80035cc <HAL_RCC_OscConfig+0xe8>
 80035ea:	e000      	b.n	80035ee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d063      	beq.n	80036c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80035fa:	4b4a      	ldr	r3, [pc, #296]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f003 030c 	and.w	r3, r3, #12
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00b      	beq.n	800361e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003606:	4b47      	ldr	r3, [pc, #284]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800360e:	2b08      	cmp	r3, #8
 8003610:	d11c      	bne.n	800364c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003612:	4b44      	ldr	r3, [pc, #272]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d116      	bne.n	800364c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800361e:	4b41      	ldr	r3, [pc, #260]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f003 0302 	and.w	r3, r3, #2
 8003626:	2b00      	cmp	r3, #0
 8003628:	d005      	beq.n	8003636 <HAL_RCC_OscConfig+0x152>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d001      	beq.n	8003636 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e1c7      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003636:	4b3b      	ldr	r3, [pc, #236]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	691b      	ldr	r3, [r3, #16]
 8003642:	00db      	lsls	r3, r3, #3
 8003644:	4937      	ldr	r1, [pc, #220]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003646:	4313      	orrs	r3, r2
 8003648:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800364a:	e03a      	b.n	80036c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d020      	beq.n	8003696 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003654:	4b34      	ldr	r3, [pc, #208]	@ (8003728 <HAL_RCC_OscConfig+0x244>)
 8003656:	2201      	movs	r2, #1
 8003658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800365a:	f7fc ffed 	bl	8000638 <HAL_GetTick>
 800365e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003660:	e008      	b.n	8003674 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003662:	f7fc ffe9 	bl	8000638 <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	2b02      	cmp	r3, #2
 800366e:	d901      	bls.n	8003674 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e1a8      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003674:	4b2b      	ldr	r3, [pc, #172]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0302 	and.w	r3, r3, #2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d0f0      	beq.n	8003662 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003680:	4b28      	ldr	r3, [pc, #160]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	691b      	ldr	r3, [r3, #16]
 800368c:	00db      	lsls	r3, r3, #3
 800368e:	4925      	ldr	r1, [pc, #148]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 8003690:	4313      	orrs	r3, r2
 8003692:	600b      	str	r3, [r1, #0]
 8003694:	e015      	b.n	80036c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003696:	4b24      	ldr	r3, [pc, #144]	@ (8003728 <HAL_RCC_OscConfig+0x244>)
 8003698:	2200      	movs	r2, #0
 800369a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800369c:	f7fc ffcc 	bl	8000638 <HAL_GetTick>
 80036a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036a2:	e008      	b.n	80036b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036a4:	f7fc ffc8 	bl	8000638 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e187      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036b6:	4b1b      	ldr	r3, [pc, #108]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0302 	and.w	r3, r3, #2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d1f0      	bne.n	80036a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0308 	and.w	r3, r3, #8
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d036      	beq.n	800373c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d016      	beq.n	8003704 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036d6:	4b15      	ldr	r3, [pc, #84]	@ (800372c <HAL_RCC_OscConfig+0x248>)
 80036d8:	2201      	movs	r2, #1
 80036da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036dc:	f7fc ffac 	bl	8000638 <HAL_GetTick>
 80036e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036e2:	e008      	b.n	80036f6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036e4:	f7fc ffa8 	bl	8000638 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e167      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003724 <HAL_RCC_OscConfig+0x240>)
 80036f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d0f0      	beq.n	80036e4 <HAL_RCC_OscConfig+0x200>
 8003702:	e01b      	b.n	800373c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003704:	4b09      	ldr	r3, [pc, #36]	@ (800372c <HAL_RCC_OscConfig+0x248>)
 8003706:	2200      	movs	r2, #0
 8003708:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800370a:	f7fc ff95 	bl	8000638 <HAL_GetTick>
 800370e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003710:	e00e      	b.n	8003730 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003712:	f7fc ff91 	bl	8000638 <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b02      	cmp	r3, #2
 800371e:	d907      	bls.n	8003730 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e150      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
 8003724:	40023800 	.word	0x40023800
 8003728:	42470000 	.word	0x42470000
 800372c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003730:	4b88      	ldr	r3, [pc, #544]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 8003732:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003734:	f003 0302 	and.w	r3, r3, #2
 8003738:	2b00      	cmp	r3, #0
 800373a:	d1ea      	bne.n	8003712 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0304 	and.w	r3, r3, #4
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 8097 	beq.w	8003878 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800374a:	2300      	movs	r3, #0
 800374c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800374e:	4b81      	ldr	r3, [pc, #516]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 8003750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003752:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10f      	bne.n	800377a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800375a:	2300      	movs	r3, #0
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	4b7d      	ldr	r3, [pc, #500]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 8003760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003762:	4a7c      	ldr	r2, [pc, #496]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 8003764:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003768:	6413      	str	r3, [r2, #64]	@ 0x40
 800376a:	4b7a      	ldr	r3, [pc, #488]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 800376c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800376e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003772:	60bb      	str	r3, [r7, #8]
 8003774:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003776:	2301      	movs	r3, #1
 8003778:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800377a:	4b77      	ldr	r3, [pc, #476]	@ (8003958 <HAL_RCC_OscConfig+0x474>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003782:	2b00      	cmp	r3, #0
 8003784:	d118      	bne.n	80037b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003786:	4b74      	ldr	r3, [pc, #464]	@ (8003958 <HAL_RCC_OscConfig+0x474>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a73      	ldr	r2, [pc, #460]	@ (8003958 <HAL_RCC_OscConfig+0x474>)
 800378c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003790:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003792:	f7fc ff51 	bl	8000638 <HAL_GetTick>
 8003796:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003798:	e008      	b.n	80037ac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800379a:	f7fc ff4d 	bl	8000638 <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d901      	bls.n	80037ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e10c      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ac:	4b6a      	ldr	r3, [pc, #424]	@ (8003958 <HAL_RCC_OscConfig+0x474>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0f0      	beq.n	800379a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d106      	bne.n	80037ce <HAL_RCC_OscConfig+0x2ea>
 80037c0:	4b64      	ldr	r3, [pc, #400]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 80037c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037c4:	4a63      	ldr	r2, [pc, #396]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 80037c6:	f043 0301 	orr.w	r3, r3, #1
 80037ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80037cc:	e01c      	b.n	8003808 <HAL_RCC_OscConfig+0x324>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	2b05      	cmp	r3, #5
 80037d4:	d10c      	bne.n	80037f0 <HAL_RCC_OscConfig+0x30c>
 80037d6:	4b5f      	ldr	r3, [pc, #380]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 80037d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037da:	4a5e      	ldr	r2, [pc, #376]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 80037dc:	f043 0304 	orr.w	r3, r3, #4
 80037e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80037e2:	4b5c      	ldr	r3, [pc, #368]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 80037e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e6:	4a5b      	ldr	r2, [pc, #364]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 80037e8:	f043 0301 	orr.w	r3, r3, #1
 80037ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80037ee:	e00b      	b.n	8003808 <HAL_RCC_OscConfig+0x324>
 80037f0:	4b58      	ldr	r3, [pc, #352]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 80037f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f4:	4a57      	ldr	r2, [pc, #348]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 80037f6:	f023 0301 	bic.w	r3, r3, #1
 80037fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80037fc:	4b55      	ldr	r3, [pc, #340]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 80037fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003800:	4a54      	ldr	r2, [pc, #336]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 8003802:	f023 0304 	bic.w	r3, r3, #4
 8003806:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d015      	beq.n	800383c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003810:	f7fc ff12 	bl	8000638 <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003816:	e00a      	b.n	800382e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003818:	f7fc ff0e 	bl	8000638 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003826:	4293      	cmp	r3, r2
 8003828:	d901      	bls.n	800382e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e0cb      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800382e:	4b49      	ldr	r3, [pc, #292]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 8003830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d0ee      	beq.n	8003818 <HAL_RCC_OscConfig+0x334>
 800383a:	e014      	b.n	8003866 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800383c:	f7fc fefc 	bl	8000638 <HAL_GetTick>
 8003840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003842:	e00a      	b.n	800385a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003844:	f7fc fef8 	bl	8000638 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003852:	4293      	cmp	r3, r2
 8003854:	d901      	bls.n	800385a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e0b5      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800385a:	4b3e      	ldr	r3, [pc, #248]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 800385c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800385e:	f003 0302 	and.w	r3, r3, #2
 8003862:	2b00      	cmp	r3, #0
 8003864:	d1ee      	bne.n	8003844 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003866:	7dfb      	ldrb	r3, [r7, #23]
 8003868:	2b01      	cmp	r3, #1
 800386a:	d105      	bne.n	8003878 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800386c:	4b39      	ldr	r3, [pc, #228]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 800386e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003870:	4a38      	ldr	r2, [pc, #224]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 8003872:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003876:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	2b00      	cmp	r3, #0
 800387e:	f000 80a1 	beq.w	80039c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003882:	4b34      	ldr	r3, [pc, #208]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f003 030c 	and.w	r3, r3, #12
 800388a:	2b08      	cmp	r3, #8
 800388c:	d05c      	beq.n	8003948 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	2b02      	cmp	r3, #2
 8003894:	d141      	bne.n	800391a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003896:	4b31      	ldr	r3, [pc, #196]	@ (800395c <HAL_RCC_OscConfig+0x478>)
 8003898:	2200      	movs	r2, #0
 800389a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800389c:	f7fc fecc 	bl	8000638 <HAL_GetTick>
 80038a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038a2:	e008      	b.n	80038b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038a4:	f7fc fec8 	bl	8000638 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e087      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038b6:	4b27      	ldr	r3, [pc, #156]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f0      	bne.n	80038a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	69da      	ldr	r2, [r3, #28]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	431a      	orrs	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d0:	019b      	lsls	r3, r3, #6
 80038d2:	431a      	orrs	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d8:	085b      	lsrs	r3, r3, #1
 80038da:	3b01      	subs	r3, #1
 80038dc:	041b      	lsls	r3, r3, #16
 80038de:	431a      	orrs	r2, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e4:	061b      	lsls	r3, r3, #24
 80038e6:	491b      	ldr	r1, [pc, #108]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038ec:	4b1b      	ldr	r3, [pc, #108]	@ (800395c <HAL_RCC_OscConfig+0x478>)
 80038ee:	2201      	movs	r2, #1
 80038f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f2:	f7fc fea1 	bl	8000638 <HAL_GetTick>
 80038f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038f8:	e008      	b.n	800390c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038fa:	f7fc fe9d 	bl	8000638 <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	2b02      	cmp	r3, #2
 8003906:	d901      	bls.n	800390c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e05c      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800390c:	4b11      	ldr	r3, [pc, #68]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003914:	2b00      	cmp	r3, #0
 8003916:	d0f0      	beq.n	80038fa <HAL_RCC_OscConfig+0x416>
 8003918:	e054      	b.n	80039c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800391a:	4b10      	ldr	r3, [pc, #64]	@ (800395c <HAL_RCC_OscConfig+0x478>)
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003920:	f7fc fe8a 	bl	8000638 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003926:	e008      	b.n	800393a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003928:	f7fc fe86 	bl	8000638 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e045      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800393a:	4b06      	ldr	r3, [pc, #24]	@ (8003954 <HAL_RCC_OscConfig+0x470>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1f0      	bne.n	8003928 <HAL_RCC_OscConfig+0x444>
 8003946:	e03d      	b.n	80039c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	2b01      	cmp	r3, #1
 800394e:	d107      	bne.n	8003960 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e038      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
 8003954:	40023800 	.word	0x40023800
 8003958:	40007000 	.word	0x40007000
 800395c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003960:	4b1b      	ldr	r3, [pc, #108]	@ (80039d0 <HAL_RCC_OscConfig+0x4ec>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	699b      	ldr	r3, [r3, #24]
 800396a:	2b01      	cmp	r3, #1
 800396c:	d028      	beq.n	80039c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003978:	429a      	cmp	r2, r3
 800397a:	d121      	bne.n	80039c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003986:	429a      	cmp	r2, r3
 8003988:	d11a      	bne.n	80039c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003990:	4013      	ands	r3, r2
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003996:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003998:	4293      	cmp	r3, r2
 800399a:	d111      	bne.n	80039c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a6:	085b      	lsrs	r3, r3, #1
 80039a8:	3b01      	subs	r3, #1
 80039aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d107      	bne.n	80039c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039bc:	429a      	cmp	r2, r3
 80039be:	d001      	beq.n	80039c4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e000      	b.n	80039c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80039c4:	2300      	movs	r3, #0
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3718      	adds	r7, #24
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	40023800 	.word	0x40023800

080039d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d101      	bne.n	80039e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e0cc      	b.n	8003b82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039e8:	4b68      	ldr	r3, [pc, #416]	@ (8003b8c <HAL_RCC_ClockConfig+0x1b8>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 030f 	and.w	r3, r3, #15
 80039f0:	683a      	ldr	r2, [r7, #0]
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d90c      	bls.n	8003a10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039f6:	4b65      	ldr	r3, [pc, #404]	@ (8003b8c <HAL_RCC_ClockConfig+0x1b8>)
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	b2d2      	uxtb	r2, r2
 80039fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039fe:	4b63      	ldr	r3, [pc, #396]	@ (8003b8c <HAL_RCC_ClockConfig+0x1b8>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 030f 	and.w	r3, r3, #15
 8003a06:	683a      	ldr	r2, [r7, #0]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d001      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e0b8      	b.n	8003b82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0302 	and.w	r3, r3, #2
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d020      	beq.n	8003a5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 0304 	and.w	r3, r3, #4
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d005      	beq.n	8003a34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a28:	4b59      	ldr	r3, [pc, #356]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	4a58      	ldr	r2, [pc, #352]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003a2e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a32:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0308 	and.w	r3, r3, #8
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d005      	beq.n	8003a4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a40:	4b53      	ldr	r3, [pc, #332]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003a42:	689b      	ldr	r3, [r3, #8]
 8003a44:	4a52      	ldr	r2, [pc, #328]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003a46:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a4c:	4b50      	ldr	r3, [pc, #320]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	494d      	ldr	r1, [pc, #308]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d044      	beq.n	8003af4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d107      	bne.n	8003a82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a72:	4b47      	ldr	r3, [pc, #284]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d119      	bne.n	8003ab2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e07f      	b.n	8003b82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	2b02      	cmp	r3, #2
 8003a88:	d003      	beq.n	8003a92 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a8e:	2b03      	cmp	r3, #3
 8003a90:	d107      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a92:	4b3f      	ldr	r3, [pc, #252]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d109      	bne.n	8003ab2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e06f      	b.n	8003b82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aa2:	4b3b      	ldr	r3, [pc, #236]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d101      	bne.n	8003ab2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e067      	b.n	8003b82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ab2:	4b37      	ldr	r3, [pc, #220]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f023 0203 	bic.w	r2, r3, #3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	4934      	ldr	r1, [pc, #208]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ac4:	f7fc fdb8 	bl	8000638 <HAL_GetTick>
 8003ac8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aca:	e00a      	b.n	8003ae2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003acc:	f7fc fdb4 	bl	8000638 <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e04f      	b.n	8003b82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ae2:	4b2b      	ldr	r3, [pc, #172]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f003 020c 	and.w	r2, r3, #12
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d1eb      	bne.n	8003acc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003af4:	4b25      	ldr	r3, [pc, #148]	@ (8003b8c <HAL_RCC_ClockConfig+0x1b8>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 030f 	and.w	r3, r3, #15
 8003afc:	683a      	ldr	r2, [r7, #0]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d20c      	bcs.n	8003b1c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b02:	4b22      	ldr	r3, [pc, #136]	@ (8003b8c <HAL_RCC_ClockConfig+0x1b8>)
 8003b04:	683a      	ldr	r2, [r7, #0]
 8003b06:	b2d2      	uxtb	r2, r2
 8003b08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b0a:	4b20      	ldr	r3, [pc, #128]	@ (8003b8c <HAL_RCC_ClockConfig+0x1b8>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 030f 	and.w	r3, r3, #15
 8003b12:	683a      	ldr	r2, [r7, #0]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d001      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e032      	b.n	8003b82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0304 	and.w	r3, r3, #4
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d008      	beq.n	8003b3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b28:	4b19      	ldr	r3, [pc, #100]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	4916      	ldr	r1, [pc, #88]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d009      	beq.n	8003b5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b46:	4b12      	ldr	r3, [pc, #72]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	00db      	lsls	r3, r3, #3
 8003b54:	490e      	ldr	r1, [pc, #56]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b5a:	f000 f821 	bl	8003ba0 <HAL_RCC_GetSysClockFreq>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	4b0b      	ldr	r3, [pc, #44]	@ (8003b90 <HAL_RCC_ClockConfig+0x1bc>)
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	091b      	lsrs	r3, r3, #4
 8003b66:	f003 030f 	and.w	r3, r3, #15
 8003b6a:	490a      	ldr	r1, [pc, #40]	@ (8003b94 <HAL_RCC_ClockConfig+0x1c0>)
 8003b6c:	5ccb      	ldrb	r3, [r1, r3]
 8003b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b72:	4a09      	ldr	r2, [pc, #36]	@ (8003b98 <HAL_RCC_ClockConfig+0x1c4>)
 8003b74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003b76:	4b09      	ldr	r3, [pc, #36]	@ (8003b9c <HAL_RCC_ClockConfig+0x1c8>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f005 f9b2 	bl	8008ee4 <HAL_InitTick>

  return HAL_OK;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3710      	adds	r7, #16
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	40023c00 	.word	0x40023c00
 8003b90:	40023800 	.word	0x40023800
 8003b94:	08009e08 	.word	0x08009e08
 8003b98:	2000000c 	.word	0x2000000c
 8003b9c:	20000000 	.word	0x20000000

08003ba0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ba0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ba4:	b094      	sub	sp, #80	@ 0x50
 8003ba6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003bac:	2300      	movs	r3, #0
 8003bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bb8:	4b79      	ldr	r3, [pc, #484]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f003 030c 	and.w	r3, r3, #12
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d00d      	beq.n	8003be0 <HAL_RCC_GetSysClockFreq+0x40>
 8003bc4:	2b08      	cmp	r3, #8
 8003bc6:	f200 80e1 	bhi.w	8003d8c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d002      	beq.n	8003bd4 <HAL_RCC_GetSysClockFreq+0x34>
 8003bce:	2b04      	cmp	r3, #4
 8003bd0:	d003      	beq.n	8003bda <HAL_RCC_GetSysClockFreq+0x3a>
 8003bd2:	e0db      	b.n	8003d8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bd4:	4b73      	ldr	r3, [pc, #460]	@ (8003da4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003bd6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bd8:	e0db      	b.n	8003d92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003bda:	4b73      	ldr	r3, [pc, #460]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x208>)
 8003bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bde:	e0d8      	b.n	8003d92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003be0:	4b6f      	ldr	r3, [pc, #444]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003be8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bea:	4b6d      	ldr	r3, [pc, #436]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d063      	beq.n	8003cbe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bf6:	4b6a      	ldr	r3, [pc, #424]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	099b      	lsrs	r3, r3, #6
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c00:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c08:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c0e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003c12:	4622      	mov	r2, r4
 8003c14:	462b      	mov	r3, r5
 8003c16:	f04f 0000 	mov.w	r0, #0
 8003c1a:	f04f 0100 	mov.w	r1, #0
 8003c1e:	0159      	lsls	r1, r3, #5
 8003c20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c24:	0150      	lsls	r0, r2, #5
 8003c26:	4602      	mov	r2, r0
 8003c28:	460b      	mov	r3, r1
 8003c2a:	4621      	mov	r1, r4
 8003c2c:	1a51      	subs	r1, r2, r1
 8003c2e:	6139      	str	r1, [r7, #16]
 8003c30:	4629      	mov	r1, r5
 8003c32:	eb63 0301 	sbc.w	r3, r3, r1
 8003c36:	617b      	str	r3, [r7, #20]
 8003c38:	f04f 0200 	mov.w	r2, #0
 8003c3c:	f04f 0300 	mov.w	r3, #0
 8003c40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c44:	4659      	mov	r1, fp
 8003c46:	018b      	lsls	r3, r1, #6
 8003c48:	4651      	mov	r1, sl
 8003c4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c4e:	4651      	mov	r1, sl
 8003c50:	018a      	lsls	r2, r1, #6
 8003c52:	4651      	mov	r1, sl
 8003c54:	ebb2 0801 	subs.w	r8, r2, r1
 8003c58:	4659      	mov	r1, fp
 8003c5a:	eb63 0901 	sbc.w	r9, r3, r1
 8003c5e:	f04f 0200 	mov.w	r2, #0
 8003c62:	f04f 0300 	mov.w	r3, #0
 8003c66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c72:	4690      	mov	r8, r2
 8003c74:	4699      	mov	r9, r3
 8003c76:	4623      	mov	r3, r4
 8003c78:	eb18 0303 	adds.w	r3, r8, r3
 8003c7c:	60bb      	str	r3, [r7, #8]
 8003c7e:	462b      	mov	r3, r5
 8003c80:	eb49 0303 	adc.w	r3, r9, r3
 8003c84:	60fb      	str	r3, [r7, #12]
 8003c86:	f04f 0200 	mov.w	r2, #0
 8003c8a:	f04f 0300 	mov.w	r3, #0
 8003c8e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003c92:	4629      	mov	r1, r5
 8003c94:	024b      	lsls	r3, r1, #9
 8003c96:	4621      	mov	r1, r4
 8003c98:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c9c:	4621      	mov	r1, r4
 8003c9e:	024a      	lsls	r2, r1, #9
 8003ca0:	4610      	mov	r0, r2
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003caa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003cb0:	f7fc faf6 	bl	80002a0 <__aeabi_uldivmod>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	4613      	mov	r3, r2
 8003cba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003cbc:	e058      	b.n	8003d70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cbe:	4b38      	ldr	r3, [pc, #224]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	099b      	lsrs	r3, r3, #6
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	4611      	mov	r1, r2
 8003cca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003cce:	623b      	str	r3, [r7, #32]
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cd4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003cd8:	4642      	mov	r2, r8
 8003cda:	464b      	mov	r3, r9
 8003cdc:	f04f 0000 	mov.w	r0, #0
 8003ce0:	f04f 0100 	mov.w	r1, #0
 8003ce4:	0159      	lsls	r1, r3, #5
 8003ce6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cea:	0150      	lsls	r0, r2, #5
 8003cec:	4602      	mov	r2, r0
 8003cee:	460b      	mov	r3, r1
 8003cf0:	4641      	mov	r1, r8
 8003cf2:	ebb2 0a01 	subs.w	sl, r2, r1
 8003cf6:	4649      	mov	r1, r9
 8003cf8:	eb63 0b01 	sbc.w	fp, r3, r1
 8003cfc:	f04f 0200 	mov.w	r2, #0
 8003d00:	f04f 0300 	mov.w	r3, #0
 8003d04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003d08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003d0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003d10:	ebb2 040a 	subs.w	r4, r2, sl
 8003d14:	eb63 050b 	sbc.w	r5, r3, fp
 8003d18:	f04f 0200 	mov.w	r2, #0
 8003d1c:	f04f 0300 	mov.w	r3, #0
 8003d20:	00eb      	lsls	r3, r5, #3
 8003d22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d26:	00e2      	lsls	r2, r4, #3
 8003d28:	4614      	mov	r4, r2
 8003d2a:	461d      	mov	r5, r3
 8003d2c:	4643      	mov	r3, r8
 8003d2e:	18e3      	adds	r3, r4, r3
 8003d30:	603b      	str	r3, [r7, #0]
 8003d32:	464b      	mov	r3, r9
 8003d34:	eb45 0303 	adc.w	r3, r5, r3
 8003d38:	607b      	str	r3, [r7, #4]
 8003d3a:	f04f 0200 	mov.w	r2, #0
 8003d3e:	f04f 0300 	mov.w	r3, #0
 8003d42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d46:	4629      	mov	r1, r5
 8003d48:	028b      	lsls	r3, r1, #10
 8003d4a:	4621      	mov	r1, r4
 8003d4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d50:	4621      	mov	r1, r4
 8003d52:	028a      	lsls	r2, r1, #10
 8003d54:	4610      	mov	r0, r2
 8003d56:	4619      	mov	r1, r3
 8003d58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	61bb      	str	r3, [r7, #24]
 8003d5e:	61fa      	str	r2, [r7, #28]
 8003d60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d64:	f7fc fa9c 	bl	80002a0 <__aeabi_uldivmod>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003d70:	4b0b      	ldr	r3, [pc, #44]	@ (8003da0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	0c1b      	lsrs	r3, r3, #16
 8003d76:	f003 0303 	and.w	r3, r3, #3
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	005b      	lsls	r3, r3, #1
 8003d7e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003d80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d88:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d8a:	e002      	b.n	8003d92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d8c:	4b05      	ldr	r3, [pc, #20]	@ (8003da4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d8e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3750      	adds	r7, #80	@ 0x50
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d9e:	bf00      	nop
 8003da0:	40023800 	.word	0x40023800
 8003da4:	00f42400 	.word	0x00f42400
 8003da8:	007a1200 	.word	0x007a1200

08003dac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003db0:	4b03      	ldr	r3, [pc, #12]	@ (8003dc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003db2:	681b      	ldr	r3, [r3, #0]
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	2000000c 	.word	0x2000000c

08003dc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003dc8:	f7ff fff0 	bl	8003dac <HAL_RCC_GetHCLKFreq>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	4b05      	ldr	r3, [pc, #20]	@ (8003de4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	0a9b      	lsrs	r3, r3, #10
 8003dd4:	f003 0307 	and.w	r3, r3, #7
 8003dd8:	4903      	ldr	r1, [pc, #12]	@ (8003de8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dda:	5ccb      	ldrb	r3, [r1, r3]
 8003ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	40023800 	.word	0x40023800
 8003de8:	08009e18 	.word	0x08009e18

08003dec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003df0:	f7ff ffdc 	bl	8003dac <HAL_RCC_GetHCLKFreq>
 8003df4:	4602      	mov	r2, r0
 8003df6:	4b05      	ldr	r3, [pc, #20]	@ (8003e0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003df8:	689b      	ldr	r3, [r3, #8]
 8003dfa:	0b5b      	lsrs	r3, r3, #13
 8003dfc:	f003 0307 	and.w	r3, r3, #7
 8003e00:	4903      	ldr	r1, [pc, #12]	@ (8003e10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e02:	5ccb      	ldrb	r3, [r1, r3]
 8003e04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	40023800 	.word	0x40023800
 8003e10:	08009e18 	.word	0x08009e18

08003e14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	220f      	movs	r2, #15
 8003e22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003e24:	4b12      	ldr	r3, [pc, #72]	@ (8003e70 <HAL_RCC_GetClockConfig+0x5c>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f003 0203 	and.w	r2, r3, #3
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003e30:	4b0f      	ldr	r3, [pc, #60]	@ (8003e70 <HAL_RCC_GetClockConfig+0x5c>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e70 <HAL_RCC_GetClockConfig+0x5c>)
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003e48:	4b09      	ldr	r3, [pc, #36]	@ (8003e70 <HAL_RCC_GetClockConfig+0x5c>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	08db      	lsrs	r3, r3, #3
 8003e4e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003e56:	4b07      	ldr	r3, [pc, #28]	@ (8003e74 <HAL_RCC_GetClockConfig+0x60>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 020f 	and.w	r2, r3, #15
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	601a      	str	r2, [r3, #0]
}
 8003e62:	bf00      	nop
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr
 8003e6e:	bf00      	nop
 8003e70:	40023800 	.word	0x40023800
 8003e74:	40023c00 	.word	0x40023c00

08003e78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b086      	sub	sp, #24
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e80:	2300      	movs	r3, #0
 8003e82:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003e84:	2300      	movs	r3, #0
 8003e86:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0301 	and.w	r3, r3, #1
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d10b      	bne.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d105      	bne.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d075      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003eac:	4b91      	ldr	r3, [pc, #580]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003eae:	2200      	movs	r2, #0
 8003eb0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003eb2:	f7fc fbc1 	bl	8000638 <HAL_GetTick>
 8003eb6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003eb8:	e008      	b.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003eba:	f7fc fbbd 	bl	8000638 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	2b02      	cmp	r3, #2
 8003ec6:	d901      	bls.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ec8:	2303      	movs	r3, #3
 8003eca:	e189      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ecc:	4b8a      	ldr	r3, [pc, #552]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d1f0      	bne.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0301 	and.w	r3, r3, #1
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d009      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	019a      	lsls	r2, r3, #6
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	071b      	lsls	r3, r3, #28
 8003ef0:	4981      	ldr	r1, [pc, #516]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d01f      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f04:	4b7c      	ldr	r3, [pc, #496]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f0a:	0f1b      	lsrs	r3, r3, #28
 8003f0c:	f003 0307 	and.w	r3, r3, #7
 8003f10:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	019a      	lsls	r2, r3, #6
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	061b      	lsls	r3, r3, #24
 8003f1e:	431a      	orrs	r2, r3
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	071b      	lsls	r3, r3, #28
 8003f24:	4974      	ldr	r1, [pc, #464]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003f2c:	4b72      	ldr	r3, [pc, #456]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003f2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f32:	f023 021f 	bic.w	r2, r3, #31
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	496e      	ldr	r1, [pc, #440]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00d      	beq.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	019a      	lsls	r2, r3, #6
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	68db      	ldr	r3, [r3, #12]
 8003f5a:	061b      	lsls	r3, r3, #24
 8003f5c:	431a      	orrs	r2, r3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	071b      	lsls	r3, r3, #28
 8003f64:	4964      	ldr	r1, [pc, #400]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003f6c:	4b61      	ldr	r3, [pc, #388]	@ (80040f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003f6e:	2201      	movs	r2, #1
 8003f70:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f72:	f7fc fb61 	bl	8000638 <HAL_GetTick>
 8003f76:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f78:	e008      	b.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f7a:	f7fc fb5d 	bl	8000638 <HAL_GetTick>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d901      	bls.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	e129      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f8c:	4b5a      	ldr	r3, [pc, #360]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d0f0      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0304 	and.w	r3, r3, #4
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d105      	bne.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d079      	beq.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003fb0:	4b52      	ldr	r3, [pc, #328]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003fb6:	f7fc fb3f 	bl	8000638 <HAL_GetTick>
 8003fba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003fbe:	f7fc fb3b 	bl	8000638 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e107      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003fd0:	4b49      	ldr	r3, [pc, #292]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003fd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fdc:	d0ef      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0304 	and.w	r3, r3, #4
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d020      	beq.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003fea:	4b43      	ldr	r3, [pc, #268]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff0:	0f1b      	lsrs	r3, r3, #28
 8003ff2:	f003 0307 	and.w	r3, r3, #7
 8003ff6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	019a      	lsls	r2, r3, #6
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	061b      	lsls	r3, r3, #24
 8004004:	431a      	orrs	r2, r3
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	071b      	lsls	r3, r3, #28
 800400a:	493b      	ldr	r1, [pc, #236]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800400c:	4313      	orrs	r3, r2
 800400e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004012:	4b39      	ldr	r3, [pc, #228]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004014:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004018:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	3b01      	subs	r3, #1
 8004022:	021b      	lsls	r3, r3, #8
 8004024:	4934      	ldr	r1, [pc, #208]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004026:	4313      	orrs	r3, r2
 8004028:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0308 	and.w	r3, r3, #8
 8004034:	2b00      	cmp	r3, #0
 8004036:	d01e      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004038:	4b2f      	ldr	r3, [pc, #188]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800403a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800403e:	0e1b      	lsrs	r3, r3, #24
 8004040:	f003 030f 	and.w	r3, r3, #15
 8004044:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	691b      	ldr	r3, [r3, #16]
 800404a:	019a      	lsls	r2, r3, #6
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	061b      	lsls	r3, r3, #24
 8004050:	431a      	orrs	r2, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	699b      	ldr	r3, [r3, #24]
 8004056:	071b      	lsls	r3, r3, #28
 8004058:	4927      	ldr	r1, [pc, #156]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800405a:	4313      	orrs	r3, r2
 800405c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004060:	4b25      	ldr	r3, [pc, #148]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004062:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004066:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406e:	4922      	ldr	r1, [pc, #136]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004070:	4313      	orrs	r3, r2
 8004072:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004076:	4b21      	ldr	r3, [pc, #132]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004078:	2201      	movs	r2, #1
 800407a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800407c:	f7fc fadc 	bl	8000638 <HAL_GetTick>
 8004080:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004082:	e008      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004084:	f7fc fad8 	bl	8000638 <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b02      	cmp	r3, #2
 8004090:	d901      	bls.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e0a4      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004096:	4b18      	ldr	r3, [pc, #96]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800409e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040a2:	d1ef      	bne.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0320 	and.w	r3, r3, #32
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f000 808b 	beq.w	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80040b2:	2300      	movs	r3, #0
 80040b4:	60fb      	str	r3, [r7, #12]
 80040b6:	4b10      	ldr	r3, [pc, #64]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80040b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ba:	4a0f      	ldr	r2, [pc, #60]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80040bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80040c2:	4b0d      	ldr	r3, [pc, #52]	@ (80040f8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80040c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ca:	60fb      	str	r3, [r7, #12]
 80040cc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80040ce:	4b0c      	ldr	r3, [pc, #48]	@ (8004100 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4a0b      	ldr	r2, [pc, #44]	@ (8004100 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80040d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040d8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80040da:	f7fc faad 	bl	8000638 <HAL_GetTick>
 80040de:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80040e0:	e010      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040e2:	f7fc faa9 	bl	8000638 <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d909      	bls.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	e075      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80040f4:	42470068 	.word	0x42470068
 80040f8:	40023800 	.word	0x40023800
 80040fc:	42470070 	.word	0x42470070
 8004100:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004104:	4b38      	ldr	r3, [pc, #224]	@ (80041e8 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800410c:	2b00      	cmp	r3, #0
 800410e:	d0e8      	beq.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004110:	4b36      	ldr	r3, [pc, #216]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004114:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004118:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d02f      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004124:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	429a      	cmp	r2, r3
 800412c:	d028      	beq.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800412e:	4b2f      	ldr	r3, [pc, #188]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004132:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004136:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004138:	4b2d      	ldr	r3, [pc, #180]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800413a:	2201      	movs	r2, #1
 800413c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800413e:	4b2c      	ldr	r3, [pc, #176]	@ (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004140:	2200      	movs	r2, #0
 8004142:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004144:	4a29      	ldr	r2, [pc, #164]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800414a:	4b28      	ldr	r3, [pc, #160]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800414c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	2b01      	cmp	r3, #1
 8004154:	d114      	bne.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004156:	f7fc fa6f 	bl	8000638 <HAL_GetTick>
 800415a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800415c:	e00a      	b.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800415e:	f7fc fa6b 	bl	8000638 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	f241 3288 	movw	r2, #5000	@ 0x1388
 800416c:	4293      	cmp	r3, r2
 800416e:	d901      	bls.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e035      	b.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004174:	4b1d      	ldr	r3, [pc, #116]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004176:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004178:	f003 0302 	and.w	r3, r3, #2
 800417c:	2b00      	cmp	r3, #0
 800417e:	d0ee      	beq.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004184:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004188:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800418c:	d10d      	bne.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x332>
 800418e:	4b17      	ldr	r3, [pc, #92]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800419a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800419e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041a2:	4912      	ldr	r1, [pc, #72]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	608b      	str	r3, [r1, #8]
 80041a8:	e005      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80041aa:	4b10      	ldr	r3, [pc, #64]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	4a0f      	ldr	r2, [pc, #60]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80041b0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80041b4:	6093      	str	r3, [r2, #8]
 80041b6:	4b0d      	ldr	r3, [pc, #52]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80041b8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041c2:	490a      	ldr	r1, [pc, #40]	@ (80041ec <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0310 	and.w	r3, r3, #16
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d004      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80041da:	4b06      	ldr	r3, [pc, #24]	@ (80041f4 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80041dc:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80041de:	2300      	movs	r3, #0
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3718      	adds	r7, #24
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	40007000 	.word	0x40007000
 80041ec:	40023800 	.word	0x40023800
 80041f0:	42470e40 	.word	0x42470e40
 80041f4:	424711e0 	.word	0x424711e0

080041f8 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b082      	sub	sp, #8
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d101      	bne.n	800420c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e025      	b.n	8004258 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8004212:	b2db      	uxtb	r3, r3
 8004214:	2b00      	cmp	r3, #0
 8004216:	d106      	bne.n	8004226 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f003 fd77 	bl	8007d14 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2202      	movs	r2, #2
 800422a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681a      	ldr	r2, [r3, #0]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	3304      	adds	r3, #4
 8004236:	4619      	mov	r1, r3
 8004238:	4610      	mov	r0, r2
 800423a:	f001 fe5f 	bl	8005efc <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6818      	ldr	r0, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	461a      	mov	r2, r3
 8004248:	6839      	ldr	r1, [r7, #0]
 800424a:	f001 feb4 	bl	8005fb6 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2201      	movs	r2, #1
 8004252:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8004256:	2300      	movs	r3, #0
}
 8004258:	4618      	mov	r0, r3
 800425a:	3708      	adds	r7, #8
 800425c:	46bd      	mov	sp, r7
 800425e:	bd80      	pop	{r7, pc}

08004260 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e07b      	b.n	800436a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004276:	2b00      	cmp	r3, #0
 8004278:	d108      	bne.n	800428c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004282:	d009      	beq.n	8004298 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	61da      	str	r2, [r3, #28]
 800428a:	e005      	b.n	8004298 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d106      	bne.n	80042b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f004 fda2 	bl	8008dfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2202      	movs	r2, #2
 80042bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042ce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80042e0:	431a      	orrs	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042ea:	431a      	orrs	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	691b      	ldr	r3, [r3, #16]
 80042f0:	f003 0302 	and.w	r3, r3, #2
 80042f4:	431a      	orrs	r2, r3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	695b      	ldr	r3, [r3, #20]
 80042fa:	f003 0301 	and.w	r3, r3, #1
 80042fe:	431a      	orrs	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004308:	431a      	orrs	r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	69db      	ldr	r3, [r3, #28]
 800430e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004312:	431a      	orrs	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a1b      	ldr	r3, [r3, #32]
 8004318:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800431c:	ea42 0103 	orr.w	r1, r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004324:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	430a      	orrs	r2, r1
 800432e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	0c1b      	lsrs	r3, r3, #16
 8004336:	f003 0104 	and.w	r1, r3, #4
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433e:	f003 0210 	and.w	r2, r3, #16
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	430a      	orrs	r2, r1
 8004348:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69da      	ldr	r2, [r3, #28]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004358:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b088      	sub	sp, #32
 8004376:	af00      	add	r7, sp, #0
 8004378:	60f8      	str	r0, [r7, #12]
 800437a:	60b9      	str	r1, [r7, #8]
 800437c:	603b      	str	r3, [r7, #0]
 800437e:	4613      	mov	r3, r2
 8004380:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004382:	f7fc f959 	bl	8000638 <HAL_GetTick>
 8004386:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004388:	88fb      	ldrh	r3, [r7, #6]
 800438a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004392:	b2db      	uxtb	r3, r3
 8004394:	2b01      	cmp	r3, #1
 8004396:	d001      	beq.n	800439c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004398:	2302      	movs	r3, #2
 800439a:	e12a      	b.n	80045f2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d002      	beq.n	80043a8 <HAL_SPI_Transmit+0x36>
 80043a2:	88fb      	ldrh	r3, [r7, #6]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d101      	bne.n	80043ac <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e122      	b.n	80045f2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d101      	bne.n	80043ba <HAL_SPI_Transmit+0x48>
 80043b6:	2302      	movs	r3, #2
 80043b8:	e11b      	b.n	80045f2 <HAL_SPI_Transmit+0x280>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2201      	movs	r2, #1
 80043be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2203      	movs	r2, #3
 80043c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	68ba      	ldr	r2, [r7, #8]
 80043d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	88fa      	ldrh	r2, [r7, #6]
 80043da:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	88fa      	ldrh	r2, [r7, #6]
 80043e0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004408:	d10f      	bne.n	800442a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004418:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004428:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004434:	2b40      	cmp	r3, #64	@ 0x40
 8004436:	d007      	beq.n	8004448 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004446:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004450:	d152      	bne.n	80044f8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d002      	beq.n	8004460 <HAL_SPI_Transmit+0xee>
 800445a:	8b7b      	ldrh	r3, [r7, #26]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d145      	bne.n	80044ec <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004464:	881a      	ldrh	r2, [r3, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004470:	1c9a      	adds	r2, r3, #2
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800447a:	b29b      	uxth	r3, r3
 800447c:	3b01      	subs	r3, #1
 800447e:	b29a      	uxth	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004484:	e032      	b.n	80044ec <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	f003 0302 	and.w	r3, r3, #2
 8004490:	2b02      	cmp	r3, #2
 8004492:	d112      	bne.n	80044ba <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004498:	881a      	ldrh	r2, [r3, #0]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a4:	1c9a      	adds	r2, r3, #2
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	3b01      	subs	r3, #1
 80044b2:	b29a      	uxth	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80044b8:	e018      	b.n	80044ec <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044ba:	f7fc f8bd 	bl	8000638 <HAL_GetTick>
 80044be:	4602      	mov	r2, r0
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	683a      	ldr	r2, [r7, #0]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d803      	bhi.n	80044d2 <HAL_SPI_Transmit+0x160>
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044d0:	d102      	bne.n	80044d8 <HAL_SPI_Transmit+0x166>
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d109      	bne.n	80044ec <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e082      	b.n	80045f2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d1c7      	bne.n	8004486 <HAL_SPI_Transmit+0x114>
 80044f6:	e053      	b.n	80045a0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d002      	beq.n	8004506 <HAL_SPI_Transmit+0x194>
 8004500:	8b7b      	ldrh	r3, [r7, #26]
 8004502:	2b01      	cmp	r3, #1
 8004504:	d147      	bne.n	8004596 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	330c      	adds	r3, #12
 8004510:	7812      	ldrb	r2, [r2, #0]
 8004512:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004518:	1c5a      	adds	r2, r3, #1
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004522:	b29b      	uxth	r3, r3
 8004524:	3b01      	subs	r3, #1
 8004526:	b29a      	uxth	r2, r3
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800452c:	e033      	b.n	8004596 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f003 0302 	and.w	r3, r3, #2
 8004538:	2b02      	cmp	r3, #2
 800453a:	d113      	bne.n	8004564 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	330c      	adds	r3, #12
 8004546:	7812      	ldrb	r2, [r2, #0]
 8004548:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800454e:	1c5a      	adds	r2, r3, #1
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004558:	b29b      	uxth	r3, r3
 800455a:	3b01      	subs	r3, #1
 800455c:	b29a      	uxth	r2, r3
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004562:	e018      	b.n	8004596 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004564:	f7fc f868 	bl	8000638 <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	683a      	ldr	r2, [r7, #0]
 8004570:	429a      	cmp	r2, r3
 8004572:	d803      	bhi.n	800457c <HAL_SPI_Transmit+0x20a>
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800457a:	d102      	bne.n	8004582 <HAL_SPI_Transmit+0x210>
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d109      	bne.n	8004596 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e02d      	b.n	80045f2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800459a:	b29b      	uxth	r3, r3
 800459c:	2b00      	cmp	r3, #0
 800459e:	d1c6      	bne.n	800452e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045a0:	69fa      	ldr	r2, [r7, #28]
 80045a2:	6839      	ldr	r1, [r7, #0]
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f000 fbd9 	bl	8004d5c <SPI_EndRxTxTransaction>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d002      	beq.n	80045b6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2220      	movs	r2, #32
 80045b4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d10a      	bne.n	80045d4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045be:	2300      	movs	r3, #0
 80045c0:	617b      	str	r3, [r7, #20]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	617b      	str	r3, [r7, #20]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	617b      	str	r3, [r7, #20]
 80045d2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e000      	b.n	80045f2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80045f0:	2300      	movs	r3, #0
  }
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3720      	adds	r7, #32
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}

080045fa <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b088      	sub	sp, #32
 80045fe:	af02      	add	r7, sp, #8
 8004600:	60f8      	str	r0, [r7, #12]
 8004602:	60b9      	str	r1, [r7, #8]
 8004604:	603b      	str	r3, [r7, #0]
 8004606:	4613      	mov	r3, r2
 8004608:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b01      	cmp	r3, #1
 8004614:	d001      	beq.n	800461a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004616:	2302      	movs	r3, #2
 8004618:	e104      	b.n	8004824 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d002      	beq.n	8004626 <HAL_SPI_Receive+0x2c>
 8004620:	88fb      	ldrh	r3, [r7, #6]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d101      	bne.n	800462a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e0fc      	b.n	8004824 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004632:	d112      	bne.n	800465a <HAL_SPI_Receive+0x60>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d10e      	bne.n	800465a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2204      	movs	r2, #4
 8004640:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004644:	88fa      	ldrh	r2, [r7, #6]
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	9300      	str	r3, [sp, #0]
 800464a:	4613      	mov	r3, r2
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	68b9      	ldr	r1, [r7, #8]
 8004650:	68f8      	ldr	r0, [r7, #12]
 8004652:	f000 f8eb 	bl	800482c <HAL_SPI_TransmitReceive>
 8004656:	4603      	mov	r3, r0
 8004658:	e0e4      	b.n	8004824 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800465a:	f7fb ffed 	bl	8000638 <HAL_GetTick>
 800465e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004666:	2b01      	cmp	r3, #1
 8004668:	d101      	bne.n	800466e <HAL_SPI_Receive+0x74>
 800466a:	2302      	movs	r3, #2
 800466c:	e0da      	b.n	8004824 <HAL_SPI_Receive+0x22a>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2201      	movs	r2, #1
 8004672:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2204      	movs	r2, #4
 800467a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	68ba      	ldr	r2, [r7, #8]
 8004688:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	88fa      	ldrh	r2, [r7, #6]
 800468e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	88fa      	ldrh	r2, [r7, #6]
 8004694:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	2200      	movs	r2, #0
 800469a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2200      	movs	r2, #0
 80046b2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046bc:	d10f      	bne.n	80046de <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80046dc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046e8:	2b40      	cmp	r3, #64	@ 0x40
 80046ea:	d007      	beq.n	80046fc <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046fa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d170      	bne.n	80047e6 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004704:	e035      	b.n	8004772 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	f003 0301 	and.w	r3, r3, #1
 8004710:	2b01      	cmp	r3, #1
 8004712:	d115      	bne.n	8004740 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f103 020c 	add.w	r2, r3, #12
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004720:	7812      	ldrb	r2, [r2, #0]
 8004722:	b2d2      	uxtb	r2, r2
 8004724:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800472a:	1c5a      	adds	r2, r3, #1
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004734:	b29b      	uxth	r3, r3
 8004736:	3b01      	subs	r3, #1
 8004738:	b29a      	uxth	r2, r3
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800473e:	e018      	b.n	8004772 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004740:	f7fb ff7a 	bl	8000638 <HAL_GetTick>
 8004744:	4602      	mov	r2, r0
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	1ad3      	subs	r3, r2, r3
 800474a:	683a      	ldr	r2, [r7, #0]
 800474c:	429a      	cmp	r2, r3
 800474e:	d803      	bhi.n	8004758 <HAL_SPI_Receive+0x15e>
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004756:	d102      	bne.n	800475e <HAL_SPI_Receive+0x164>
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d109      	bne.n	8004772 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2201      	movs	r2, #1
 8004762:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2200      	movs	r2, #0
 800476a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e058      	b.n	8004824 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004776:	b29b      	uxth	r3, r3
 8004778:	2b00      	cmp	r3, #0
 800477a:	d1c4      	bne.n	8004706 <HAL_SPI_Receive+0x10c>
 800477c:	e038      	b.n	80047f0 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f003 0301 	and.w	r3, r3, #1
 8004788:	2b01      	cmp	r3, #1
 800478a:	d113      	bne.n	80047b4 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68da      	ldr	r2, [r3, #12]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004796:	b292      	uxth	r2, r2
 8004798:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800479e:	1c9a      	adds	r2, r3, #2
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	3b01      	subs	r3, #1
 80047ac:	b29a      	uxth	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80047b2:	e018      	b.n	80047e6 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047b4:	f7fb ff40 	bl	8000638 <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	697b      	ldr	r3, [r7, #20]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d803      	bhi.n	80047cc <HAL_SPI_Receive+0x1d2>
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ca:	d102      	bne.n	80047d2 <HAL_SPI_Receive+0x1d8>
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d109      	bne.n	80047e6 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2201      	movs	r2, #1
 80047d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80047e2:	2303      	movs	r3, #3
 80047e4:	e01e      	b.n	8004824 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047ea:	b29b      	uxth	r3, r3
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d1c6      	bne.n	800477e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	6839      	ldr	r1, [r7, #0]
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f000 fa4b 	bl	8004c90 <SPI_EndRxTransaction>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d002      	beq.n	8004806 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2220      	movs	r2, #32
 8004804:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2201      	movs	r2, #1
 800480a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800481a:	2b00      	cmp	r3, #0
 800481c:	d001      	beq.n	8004822 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e000      	b.n	8004824 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004822:	2300      	movs	r3, #0
  }
}
 8004824:	4618      	mov	r0, r3
 8004826:	3718      	adds	r7, #24
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b08a      	sub	sp, #40	@ 0x28
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
 8004838:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800483a:	2301      	movs	r3, #1
 800483c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800483e:	f7fb fefb 	bl	8000638 <HAL_GetTick>
 8004842:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800484a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004852:	887b      	ldrh	r3, [r7, #2]
 8004854:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004856:	7ffb      	ldrb	r3, [r7, #31]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d00c      	beq.n	8004876 <HAL_SPI_TransmitReceive+0x4a>
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004862:	d106      	bne.n	8004872 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d102      	bne.n	8004872 <HAL_SPI_TransmitReceive+0x46>
 800486c:	7ffb      	ldrb	r3, [r7, #31]
 800486e:	2b04      	cmp	r3, #4
 8004870:	d001      	beq.n	8004876 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004872:	2302      	movs	r3, #2
 8004874:	e17f      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d005      	beq.n	8004888 <HAL_SPI_TransmitReceive+0x5c>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d002      	beq.n	8004888 <HAL_SPI_TransmitReceive+0x5c>
 8004882:	887b      	ldrh	r3, [r7, #2]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d101      	bne.n	800488c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e174      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004892:	2b01      	cmp	r3, #1
 8004894:	d101      	bne.n	800489a <HAL_SPI_TransmitReceive+0x6e>
 8004896:	2302      	movs	r3, #2
 8004898:	e16d      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x34a>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2201      	movs	r2, #1
 800489e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	2b04      	cmp	r3, #4
 80048ac:	d003      	beq.n	80048b6 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2205      	movs	r2, #5
 80048b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	887a      	ldrh	r2, [r7, #2]
 80048c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	887a      	ldrh	r2, [r7, #2]
 80048cc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	68ba      	ldr	r2, [r7, #8]
 80048d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	887a      	ldrh	r2, [r7, #2]
 80048d8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	887a      	ldrh	r2, [r7, #2]
 80048de:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2200      	movs	r2, #0
 80048e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2200      	movs	r2, #0
 80048ea:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048f6:	2b40      	cmp	r3, #64	@ 0x40
 80048f8:	d007      	beq.n	800490a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004908:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004912:	d17e      	bne.n	8004a12 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d002      	beq.n	8004922 <HAL_SPI_TransmitReceive+0xf6>
 800491c:	8afb      	ldrh	r3, [r7, #22]
 800491e:	2b01      	cmp	r3, #1
 8004920:	d16c      	bne.n	80049fc <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004926:	881a      	ldrh	r2, [r3, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004932:	1c9a      	adds	r2, r3, #2
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800493c:	b29b      	uxth	r3, r3
 800493e:	3b01      	subs	r3, #1
 8004940:	b29a      	uxth	r2, r3
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004946:	e059      	b.n	80049fc <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f003 0302 	and.w	r3, r3, #2
 8004952:	2b02      	cmp	r3, #2
 8004954:	d11b      	bne.n	800498e <HAL_SPI_TransmitReceive+0x162>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800495a:	b29b      	uxth	r3, r3
 800495c:	2b00      	cmp	r3, #0
 800495e:	d016      	beq.n	800498e <HAL_SPI_TransmitReceive+0x162>
 8004960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004962:	2b01      	cmp	r3, #1
 8004964:	d113      	bne.n	800498e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800496a:	881a      	ldrh	r2, [r3, #0]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004976:	1c9a      	adds	r2, r3, #2
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004980:	b29b      	uxth	r3, r3
 8004982:	3b01      	subs	r3, #1
 8004984:	b29a      	uxth	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800498a:	2300      	movs	r3, #0
 800498c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f003 0301 	and.w	r3, r3, #1
 8004998:	2b01      	cmp	r3, #1
 800499a:	d119      	bne.n	80049d0 <HAL_SPI_TransmitReceive+0x1a4>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d014      	beq.n	80049d0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68da      	ldr	r2, [r3, #12]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b0:	b292      	uxth	r2, r2
 80049b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049b8:	1c9a      	adds	r2, r3, #2
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	3b01      	subs	r3, #1
 80049c6:	b29a      	uxth	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049cc:	2301      	movs	r3, #1
 80049ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80049d0:	f7fb fe32 	bl	8000638 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	6a3b      	ldr	r3, [r7, #32]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049dc:	429a      	cmp	r2, r3
 80049de:	d80d      	bhi.n	80049fc <HAL_SPI_TransmitReceive+0x1d0>
 80049e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049e6:	d009      	beq.n	80049fc <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e0bc      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1a0      	bne.n	8004948 <HAL_SPI_TransmitReceive+0x11c>
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d19b      	bne.n	8004948 <HAL_SPI_TransmitReceive+0x11c>
 8004a10:	e082      	b.n	8004b18 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d002      	beq.n	8004a20 <HAL_SPI_TransmitReceive+0x1f4>
 8004a1a:	8afb      	ldrh	r3, [r7, #22]
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d171      	bne.n	8004b04 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	330c      	adds	r3, #12
 8004a2a:	7812      	ldrb	r2, [r2, #0]
 8004a2c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a46:	e05d      	b.n	8004b04 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d11c      	bne.n	8004a90 <HAL_SPI_TransmitReceive+0x264>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d017      	beq.n	8004a90 <HAL_SPI_TransmitReceive+0x264>
 8004a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d114      	bne.n	8004a90 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	330c      	adds	r3, #12
 8004a70:	7812      	ldrb	r2, [r2, #0]
 8004a72:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a78:	1c5a      	adds	r2, r3, #1
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	3b01      	subs	r3, #1
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d119      	bne.n	8004ad2 <HAL_SPI_TransmitReceive+0x2a6>
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aa2:	b29b      	uxth	r3, r3
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d014      	beq.n	8004ad2 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68da      	ldr	r2, [r3, #12]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ab2:	b2d2      	uxtb	r2, r2
 8004ab4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aba:	1c5a      	adds	r2, r3, #1
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	b29a      	uxth	r2, r3
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ad2:	f7fb fdb1 	bl	8000638 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	6a3b      	ldr	r3, [r7, #32]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d803      	bhi.n	8004aea <HAL_SPI_TransmitReceive+0x2be>
 8004ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ae8:	d102      	bne.n	8004af0 <HAL_SPI_TransmitReceive+0x2c4>
 8004aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d109      	bne.n	8004b04 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e038      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d19c      	bne.n	8004a48 <HAL_SPI_TransmitReceive+0x21c>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b12:	b29b      	uxth	r3, r3
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d197      	bne.n	8004a48 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b18:	6a3a      	ldr	r2, [r7, #32]
 8004b1a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f000 f91d 	bl	8004d5c <SPI_EndRxTxTransaction>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d008      	beq.n	8004b3a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2220      	movs	r2, #32
 8004b2c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e01d      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d10a      	bne.n	8004b58 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b42:	2300      	movs	r3, #0
 8004b44:	613b      	str	r3, [r7, #16]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	613b      	str	r3, [r7, #16]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	613b      	str	r3, [r7, #16]
 8004b56:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d001      	beq.n	8004b74 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e000      	b.n	8004b76 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004b74:	2300      	movs	r3, #0
  }
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3728      	adds	r7, #40	@ 0x28
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
	...

08004b80 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b088      	sub	sp, #32
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	603b      	str	r3, [r7, #0]
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b90:	f7fb fd52 	bl	8000638 <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b98:	1a9b      	subs	r3, r3, r2
 8004b9a:	683a      	ldr	r2, [r7, #0]
 8004b9c:	4413      	add	r3, r2
 8004b9e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ba0:	f7fb fd4a 	bl	8000638 <HAL_GetTick>
 8004ba4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004ba6:	4b39      	ldr	r3, [pc, #228]	@ (8004c8c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	015b      	lsls	r3, r3, #5
 8004bac:	0d1b      	lsrs	r3, r3, #20
 8004bae:	69fa      	ldr	r2, [r7, #28]
 8004bb0:	fb02 f303 	mul.w	r3, r2, r3
 8004bb4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bb6:	e055      	b.n	8004c64 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bbe:	d051      	beq.n	8004c64 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004bc0:	f7fb fd3a 	bl	8000638 <HAL_GetTick>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	69bb      	ldr	r3, [r7, #24]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	69fa      	ldr	r2, [r7, #28]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d902      	bls.n	8004bd6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d13d      	bne.n	8004c52 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	685a      	ldr	r2, [r3, #4]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004be4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bee:	d111      	bne.n	8004c14 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004bf8:	d004      	beq.n	8004c04 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c02:	d107      	bne.n	8004c14 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c12:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c1c:	d10f      	bne.n	8004c3e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c2c:	601a      	str	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c3c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e018      	b.n	8004c84 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d102      	bne.n	8004c5e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	61fb      	str	r3, [r7, #28]
 8004c5c:	e002      	b.n	8004c64 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	3b01      	subs	r3, #1
 8004c62:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	689a      	ldr	r2, [r3, #8]
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	68ba      	ldr	r2, [r7, #8]
 8004c70:	429a      	cmp	r2, r3
 8004c72:	bf0c      	ite	eq
 8004c74:	2301      	moveq	r3, #1
 8004c76:	2300      	movne	r3, #0
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	79fb      	ldrb	r3, [r7, #7]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d19a      	bne.n	8004bb8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004c82:	2300      	movs	r3, #0
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3720      	adds	r7, #32
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	2000000c 	.word	0x2000000c

08004c90 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b086      	sub	sp, #24
 8004c94:	af02      	add	r7, sp, #8
 8004c96:	60f8      	str	r0, [r7, #12]
 8004c98:	60b9      	str	r1, [r7, #8]
 8004c9a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ca4:	d111      	bne.n	8004cca <SPI_EndRxTransaction+0x3a>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cae:	d004      	beq.n	8004cba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cb8:	d107      	bne.n	8004cca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004cc8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004cd2:	d12a      	bne.n	8004d2a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	689b      	ldr	r3, [r3, #8]
 8004cd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cdc:	d012      	beq.n	8004d04 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	9300      	str	r3, [sp, #0]
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	2180      	movs	r1, #128	@ 0x80
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f7ff ff49 	bl	8004b80 <SPI_WaitFlagStateUntilTimeout>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d02d      	beq.n	8004d50 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cf8:	f043 0220 	orr.w	r2, r3, #32
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e026      	b.n	8004d52 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	9300      	str	r3, [sp, #0]
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	2101      	movs	r1, #1
 8004d0e:	68f8      	ldr	r0, [r7, #12]
 8004d10:	f7ff ff36 	bl	8004b80 <SPI_WaitFlagStateUntilTimeout>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d01a      	beq.n	8004d50 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d1e:	f043 0220 	orr.w	r2, r3, #32
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e013      	b.n	8004d52 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	2200      	movs	r2, #0
 8004d32:	2101      	movs	r1, #1
 8004d34:	68f8      	ldr	r0, [r7, #12]
 8004d36:	f7ff ff23 	bl	8004b80 <SPI_WaitFlagStateUntilTimeout>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d007      	beq.n	8004d50 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d44:	f043 0220 	orr.w	r2, r3, #32
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e000      	b.n	8004d52 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004d50:	2300      	movs	r3, #0
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3710      	adds	r7, #16
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
	...

08004d5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b088      	sub	sp, #32
 8004d60:	af02      	add	r7, sp, #8
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	9300      	str	r3, [sp, #0]
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	2102      	movs	r1, #2
 8004d72:	68f8      	ldr	r0, [r7, #12]
 8004d74:	f7ff ff04 	bl	8004b80 <SPI_WaitFlagStateUntilTimeout>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d007      	beq.n	8004d8e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d82:	f043 0220 	orr.w	r2, r3, #32
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e032      	b.n	8004df4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8004dfc <SPI_EndRxTxTransaction+0xa0>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a1b      	ldr	r2, [pc, #108]	@ (8004e00 <SPI_EndRxTxTransaction+0xa4>)
 8004d94:	fba2 2303 	umull	r2, r3, r2, r3
 8004d98:	0d5b      	lsrs	r3, r3, #21
 8004d9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004d9e:	fb02 f303 	mul.w	r3, r2, r3
 8004da2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dac:	d112      	bne.n	8004dd4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	2200      	movs	r2, #0
 8004db6:	2180      	movs	r1, #128	@ 0x80
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f7ff fee1 	bl	8004b80 <SPI_WaitFlagStateUntilTimeout>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d016      	beq.n	8004df2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dc8:	f043 0220 	orr.w	r2, r3, #32
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004dd0:	2303      	movs	r3, #3
 8004dd2:	e00f      	b.n	8004df4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00a      	beq.n	8004df0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dea:	2b80      	cmp	r3, #128	@ 0x80
 8004dec:	d0f2      	beq.n	8004dd4 <SPI_EndRxTxTransaction+0x78>
 8004dee:	e000      	b.n	8004df2 <SPI_EndRxTxTransaction+0x96>
        break;
 8004df0:	bf00      	nop
  }

  return HAL_OK;
 8004df2:	2300      	movs	r3, #0
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3718      	adds	r7, #24
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	2000000c 	.word	0x2000000c
 8004e00:	165e9f81 	.word	0x165e9f81

08004e04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b082      	sub	sp, #8
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d101      	bne.n	8004e16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e041      	b.n	8004e9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d106      	bne.n	8004e30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f004 f9b2 	bl	8009194 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2202      	movs	r2, #2
 8004e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	3304      	adds	r3, #4
 8004e40:	4619      	mov	r1, r3
 8004e42:	4610      	mov	r0, r2
 8004e44:	f000 fa7e 	bl	8005344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2201      	movs	r2, #1
 8004e84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e98:	2300      	movs	r3, #0
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3708      	adds	r7, #8
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}
	...

08004ea4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b085      	sub	sp, #20
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d001      	beq.n	8004ebc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e04e      	b.n	8004f5a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68da      	ldr	r2, [r3, #12]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f042 0201 	orr.w	r2, r2, #1
 8004ed2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a23      	ldr	r2, [pc, #140]	@ (8004f68 <HAL_TIM_Base_Start_IT+0xc4>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d022      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x80>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ee6:	d01d      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x80>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a1f      	ldr	r2, [pc, #124]	@ (8004f6c <HAL_TIM_Base_Start_IT+0xc8>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d018      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x80>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a1e      	ldr	r2, [pc, #120]	@ (8004f70 <HAL_TIM_Base_Start_IT+0xcc>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d013      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x80>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a1c      	ldr	r2, [pc, #112]	@ (8004f74 <HAL_TIM_Base_Start_IT+0xd0>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d00e      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x80>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a1b      	ldr	r2, [pc, #108]	@ (8004f78 <HAL_TIM_Base_Start_IT+0xd4>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d009      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x80>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a19      	ldr	r2, [pc, #100]	@ (8004f7c <HAL_TIM_Base_Start_IT+0xd8>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d004      	beq.n	8004f24 <HAL_TIM_Base_Start_IT+0x80>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a18      	ldr	r2, [pc, #96]	@ (8004f80 <HAL_TIM_Base_Start_IT+0xdc>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d111      	bne.n	8004f48 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f003 0307 	and.w	r3, r3, #7
 8004f2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2b06      	cmp	r3, #6
 8004f34:	d010      	beq.n	8004f58 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f042 0201 	orr.w	r2, r2, #1
 8004f44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f46:	e007      	b.n	8004f58 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f042 0201 	orr.w	r2, r2, #1
 8004f56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3714      	adds	r7, #20
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	40010000 	.word	0x40010000
 8004f6c:	40000400 	.word	0x40000400
 8004f70:	40000800 	.word	0x40000800
 8004f74:	40000c00 	.word	0x40000c00
 8004f78:	40010400 	.word	0x40010400
 8004f7c:	40014000 	.word	0x40014000
 8004f80:	40001800 	.word	0x40001800

08004f84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	f003 0302 	and.w	r3, r3, #2
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d020      	beq.n	8004fe8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f003 0302 	and.w	r3, r3, #2
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d01b      	beq.n	8004fe8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f06f 0202 	mvn.w	r2, #2
 8004fb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	699b      	ldr	r3, [r3, #24]
 8004fc6:	f003 0303 	and.w	r3, r3, #3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d003      	beq.n	8004fd6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 f999 	bl	8005306 <HAL_TIM_IC_CaptureCallback>
 8004fd4:	e005      	b.n	8004fe2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 f98b 	bl	80052f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fdc:	6878      	ldr	r0, [r7, #4]
 8004fde:	f000 f99c 	bl	800531a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	f003 0304 	and.w	r3, r3, #4
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d020      	beq.n	8005034 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f003 0304 	and.w	r3, r3, #4
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d01b      	beq.n	8005034 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f06f 0204 	mvn.w	r2, #4
 8005004:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2202      	movs	r2, #2
 800500a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	699b      	ldr	r3, [r3, #24]
 8005012:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005016:	2b00      	cmp	r3, #0
 8005018:	d003      	beq.n	8005022 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f973 	bl	8005306 <HAL_TIM_IC_CaptureCallback>
 8005020:	e005      	b.n	800502e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f965 	bl	80052f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f000 f976 	bl	800531a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2200      	movs	r2, #0
 8005032:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	f003 0308 	and.w	r3, r3, #8
 800503a:	2b00      	cmp	r3, #0
 800503c:	d020      	beq.n	8005080 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f003 0308 	and.w	r3, r3, #8
 8005044:	2b00      	cmp	r3, #0
 8005046:	d01b      	beq.n	8005080 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f06f 0208 	mvn.w	r2, #8
 8005050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2204      	movs	r2, #4
 8005056:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	f003 0303 	and.w	r3, r3, #3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d003      	beq.n	800506e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 f94d 	bl	8005306 <HAL_TIM_IC_CaptureCallback>
 800506c:	e005      	b.n	800507a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 f93f 	bl	80052f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f000 f950 	bl	800531a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	f003 0310 	and.w	r3, r3, #16
 8005086:	2b00      	cmp	r3, #0
 8005088:	d020      	beq.n	80050cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f003 0310 	and.w	r3, r3, #16
 8005090:	2b00      	cmp	r3, #0
 8005092:	d01b      	beq.n	80050cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f06f 0210 	mvn.w	r2, #16
 800509c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2208      	movs	r2, #8
 80050a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	69db      	ldr	r3, [r3, #28]
 80050aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d003      	beq.n	80050ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f000 f927 	bl	8005306 <HAL_TIM_IC_CaptureCallback>
 80050b8:	e005      	b.n	80050c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f000 f919 	bl	80052f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f000 f92a 	bl	800531a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	f003 0301 	and.w	r3, r3, #1
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d00c      	beq.n	80050f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f003 0301 	and.w	r3, r3, #1
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d007      	beq.n	80050f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f06f 0201 	mvn.w	r2, #1
 80050e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f003 fe38 	bl	8008d60 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d00c      	beq.n	8005114 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005100:	2b00      	cmp	r3, #0
 8005102:	d007      	beq.n	8005114 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800510c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f000 fade 	bl	80056d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00c      	beq.n	8005138 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005124:	2b00      	cmp	r3, #0
 8005126:	d007      	beq.n	8005138 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 f8fb 	bl	800532e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	f003 0320 	and.w	r3, r3, #32
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00c      	beq.n	800515c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f003 0320 	and.w	r3, r3, #32
 8005148:	2b00      	cmp	r3, #0
 800514a:	d007      	beq.n	800515c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f06f 0220 	mvn.w	r2, #32
 8005154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 fab0 	bl	80056bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800515c:	bf00      	nop
 800515e:	3710      	adds	r7, #16
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800516e:	2300      	movs	r3, #0
 8005170:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005178:	2b01      	cmp	r3, #1
 800517a:	d101      	bne.n	8005180 <HAL_TIM_ConfigClockSource+0x1c>
 800517c:	2302      	movs	r3, #2
 800517e:	e0b4      	b.n	80052ea <HAL_TIM_ConfigClockSource+0x186>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2202      	movs	r2, #2
 800518c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800519e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68ba      	ldr	r2, [r7, #8]
 80051ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051b8:	d03e      	beq.n	8005238 <HAL_TIM_ConfigClockSource+0xd4>
 80051ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051be:	f200 8087 	bhi.w	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051c6:	f000 8086 	beq.w	80052d6 <HAL_TIM_ConfigClockSource+0x172>
 80051ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051ce:	d87f      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051d0:	2b70      	cmp	r3, #112	@ 0x70
 80051d2:	d01a      	beq.n	800520a <HAL_TIM_ConfigClockSource+0xa6>
 80051d4:	2b70      	cmp	r3, #112	@ 0x70
 80051d6:	d87b      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051d8:	2b60      	cmp	r3, #96	@ 0x60
 80051da:	d050      	beq.n	800527e <HAL_TIM_ConfigClockSource+0x11a>
 80051dc:	2b60      	cmp	r3, #96	@ 0x60
 80051de:	d877      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051e0:	2b50      	cmp	r3, #80	@ 0x50
 80051e2:	d03c      	beq.n	800525e <HAL_TIM_ConfigClockSource+0xfa>
 80051e4:	2b50      	cmp	r3, #80	@ 0x50
 80051e6:	d873      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051e8:	2b40      	cmp	r3, #64	@ 0x40
 80051ea:	d058      	beq.n	800529e <HAL_TIM_ConfigClockSource+0x13a>
 80051ec:	2b40      	cmp	r3, #64	@ 0x40
 80051ee:	d86f      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051f0:	2b30      	cmp	r3, #48	@ 0x30
 80051f2:	d064      	beq.n	80052be <HAL_TIM_ConfigClockSource+0x15a>
 80051f4:	2b30      	cmp	r3, #48	@ 0x30
 80051f6:	d86b      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 80051f8:	2b20      	cmp	r3, #32
 80051fa:	d060      	beq.n	80052be <HAL_TIM_ConfigClockSource+0x15a>
 80051fc:	2b20      	cmp	r3, #32
 80051fe:	d867      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
 8005200:	2b00      	cmp	r3, #0
 8005202:	d05c      	beq.n	80052be <HAL_TIM_ConfigClockSource+0x15a>
 8005204:	2b10      	cmp	r3, #16
 8005206:	d05a      	beq.n	80052be <HAL_TIM_ConfigClockSource+0x15a>
 8005208:	e062      	b.n	80052d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800521a:	f000 f9b3 	bl	8005584 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800522c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68ba      	ldr	r2, [r7, #8]
 8005234:	609a      	str	r2, [r3, #8]
      break;
 8005236:	e04f      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005248:	f000 f99c 	bl	8005584 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689a      	ldr	r2, [r3, #8]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800525a:	609a      	str	r2, [r3, #8]
      break;
 800525c:	e03c      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800526a:	461a      	mov	r2, r3
 800526c:	f000 f910 	bl	8005490 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	2150      	movs	r1, #80	@ 0x50
 8005276:	4618      	mov	r0, r3
 8005278:	f000 f969 	bl	800554e <TIM_ITRx_SetConfig>
      break;
 800527c:	e02c      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800528a:	461a      	mov	r2, r3
 800528c:	f000 f92f 	bl	80054ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	2160      	movs	r1, #96	@ 0x60
 8005296:	4618      	mov	r0, r3
 8005298:	f000 f959 	bl	800554e <TIM_ITRx_SetConfig>
      break;
 800529c:	e01c      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052aa:	461a      	mov	r2, r3
 80052ac:	f000 f8f0 	bl	8005490 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2140      	movs	r1, #64	@ 0x40
 80052b6:	4618      	mov	r0, r3
 80052b8:	f000 f949 	bl	800554e <TIM_ITRx_SetConfig>
      break;
 80052bc:	e00c      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4619      	mov	r1, r3
 80052c8:	4610      	mov	r0, r2
 80052ca:	f000 f940 	bl	800554e <TIM_ITRx_SetConfig>
      break;
 80052ce:	e003      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	73fb      	strb	r3, [r7, #15]
      break;
 80052d4:	e000      	b.n	80052d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80052d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3710      	adds	r7, #16
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}

080052f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052f2:	b480      	push	{r7}
 80052f4:	b083      	sub	sp, #12
 80052f6:	af00      	add	r7, sp, #0
 80052f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052fa:	bf00      	nop
 80052fc:	370c      	adds	r7, #12
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr

08005306 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005306:	b480      	push	{r7}
 8005308:	b083      	sub	sp, #12
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800530e:	bf00      	nop
 8005310:	370c      	adds	r7, #12
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr

0800531a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800531a:	b480      	push	{r7}
 800531c:	b083      	sub	sp, #12
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005322:	bf00      	nop
 8005324:	370c      	adds	r7, #12
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr

0800532e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
	...

08005344 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005344:	b480      	push	{r7}
 8005346:	b085      	sub	sp, #20
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4a43      	ldr	r2, [pc, #268]	@ (8005464 <TIM_Base_SetConfig+0x120>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d013      	beq.n	8005384 <TIM_Base_SetConfig+0x40>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005362:	d00f      	beq.n	8005384 <TIM_Base_SetConfig+0x40>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a40      	ldr	r2, [pc, #256]	@ (8005468 <TIM_Base_SetConfig+0x124>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d00b      	beq.n	8005384 <TIM_Base_SetConfig+0x40>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a3f      	ldr	r2, [pc, #252]	@ (800546c <TIM_Base_SetConfig+0x128>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d007      	beq.n	8005384 <TIM_Base_SetConfig+0x40>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a3e      	ldr	r2, [pc, #248]	@ (8005470 <TIM_Base_SetConfig+0x12c>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d003      	beq.n	8005384 <TIM_Base_SetConfig+0x40>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a3d      	ldr	r2, [pc, #244]	@ (8005474 <TIM_Base_SetConfig+0x130>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d108      	bne.n	8005396 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800538a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	68fa      	ldr	r2, [r7, #12]
 8005392:	4313      	orrs	r3, r2
 8005394:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a32      	ldr	r2, [pc, #200]	@ (8005464 <TIM_Base_SetConfig+0x120>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d02b      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053a4:	d027      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a2f      	ldr	r2, [pc, #188]	@ (8005468 <TIM_Base_SetConfig+0x124>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d023      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a2e      	ldr	r2, [pc, #184]	@ (800546c <TIM_Base_SetConfig+0x128>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d01f      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a2d      	ldr	r2, [pc, #180]	@ (8005470 <TIM_Base_SetConfig+0x12c>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d01b      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a2c      	ldr	r2, [pc, #176]	@ (8005474 <TIM_Base_SetConfig+0x130>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d017      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a2b      	ldr	r2, [pc, #172]	@ (8005478 <TIM_Base_SetConfig+0x134>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d013      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4a2a      	ldr	r2, [pc, #168]	@ (800547c <TIM_Base_SetConfig+0x138>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d00f      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a29      	ldr	r2, [pc, #164]	@ (8005480 <TIM_Base_SetConfig+0x13c>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d00b      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a28      	ldr	r2, [pc, #160]	@ (8005484 <TIM_Base_SetConfig+0x140>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d007      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a27      	ldr	r2, [pc, #156]	@ (8005488 <TIM_Base_SetConfig+0x144>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d003      	beq.n	80053f6 <TIM_Base_SetConfig+0xb2>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a26      	ldr	r2, [pc, #152]	@ (800548c <TIM_Base_SetConfig+0x148>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d108      	bne.n	8005408 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	4313      	orrs	r3, r2
 8005406:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	4313      	orrs	r3, r2
 8005414:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	689a      	ldr	r2, [r3, #8]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a0e      	ldr	r2, [pc, #56]	@ (8005464 <TIM_Base_SetConfig+0x120>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d003      	beq.n	8005436 <TIM_Base_SetConfig+0xf2>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a10      	ldr	r2, [pc, #64]	@ (8005474 <TIM_Base_SetConfig+0x130>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d103      	bne.n	800543e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	691a      	ldr	r2, [r3, #16]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f043 0204 	orr.w	r2, r3, #4
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2201      	movs	r2, #1
 800544e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	68fa      	ldr	r2, [r7, #12]
 8005454:	601a      	str	r2, [r3, #0]
}
 8005456:	bf00      	nop
 8005458:	3714      	adds	r7, #20
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
 8005462:	bf00      	nop
 8005464:	40010000 	.word	0x40010000
 8005468:	40000400 	.word	0x40000400
 800546c:	40000800 	.word	0x40000800
 8005470:	40000c00 	.word	0x40000c00
 8005474:	40010400 	.word	0x40010400
 8005478:	40014000 	.word	0x40014000
 800547c:	40014400 	.word	0x40014400
 8005480:	40014800 	.word	0x40014800
 8005484:	40001800 	.word	0x40001800
 8005488:	40001c00 	.word	0x40001c00
 800548c:	40002000 	.word	0x40002000

08005490 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005490:	b480      	push	{r7}
 8005492:	b087      	sub	sp, #28
 8005494:	af00      	add	r7, sp, #0
 8005496:	60f8      	str	r0, [r7, #12]
 8005498:	60b9      	str	r1, [r7, #8]
 800549a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	6a1b      	ldr	r3, [r3, #32]
 80054a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6a1b      	ldr	r3, [r3, #32]
 80054a6:	f023 0201 	bic.w	r2, r3, #1
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80054ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	011b      	lsls	r3, r3, #4
 80054c0:	693a      	ldr	r2, [r7, #16]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	f023 030a 	bic.w	r3, r3, #10
 80054cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	693a      	ldr	r2, [r7, #16]
 80054da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	621a      	str	r2, [r3, #32]
}
 80054e2:	bf00      	nop
 80054e4:	371c      	adds	r7, #28
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr

080054ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054ee:	b480      	push	{r7}
 80054f0:	b087      	sub	sp, #28
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	60f8      	str	r0, [r7, #12]
 80054f6:	60b9      	str	r1, [r7, #8]
 80054f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6a1b      	ldr	r3, [r3, #32]
 80054fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6a1b      	ldr	r3, [r3, #32]
 8005504:	f023 0210 	bic.w	r2, r3, #16
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	699b      	ldr	r3, [r3, #24]
 8005510:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005518:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	031b      	lsls	r3, r3, #12
 800551e:	693a      	ldr	r2, [r7, #16]
 8005520:	4313      	orrs	r3, r2
 8005522:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800552a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	011b      	lsls	r3, r3, #4
 8005530:	697a      	ldr	r2, [r7, #20]
 8005532:	4313      	orrs	r3, r2
 8005534:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	697a      	ldr	r2, [r7, #20]
 8005540:	621a      	str	r2, [r3, #32]
}
 8005542:	bf00      	nop
 8005544:	371c      	adds	r7, #28
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr

0800554e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800554e:	b480      	push	{r7}
 8005550:	b085      	sub	sp, #20
 8005552:	af00      	add	r7, sp, #0
 8005554:	6078      	str	r0, [r7, #4]
 8005556:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005564:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005566:	683a      	ldr	r2, [r7, #0]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	4313      	orrs	r3, r2
 800556c:	f043 0307 	orr.w	r3, r3, #7
 8005570:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	609a      	str	r2, [r3, #8]
}
 8005578:	bf00      	nop
 800557a:	3714      	adds	r7, #20
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005584:	b480      	push	{r7}
 8005586:	b087      	sub	sp, #28
 8005588:	af00      	add	r7, sp, #0
 800558a:	60f8      	str	r0, [r7, #12]
 800558c:	60b9      	str	r1, [r7, #8]
 800558e:	607a      	str	r2, [r7, #4]
 8005590:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800559e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	021a      	lsls	r2, r3, #8
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	431a      	orrs	r2, r3
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	697a      	ldr	r2, [r7, #20]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	697a      	ldr	r2, [r7, #20]
 80055b6:	609a      	str	r2, [r3, #8]
}
 80055b8:	bf00      	nop
 80055ba:	371c      	adds	r7, #28
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr

080055c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d101      	bne.n	80055dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055d8:	2302      	movs	r3, #2
 80055da:	e05a      	b.n	8005692 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2202      	movs	r2, #2
 80055e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005602:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68fa      	ldr	r2, [r7, #12]
 800560a:	4313      	orrs	r3, r2
 800560c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a21      	ldr	r2, [pc, #132]	@ (80056a0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d022      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005628:	d01d      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a1d      	ldr	r2, [pc, #116]	@ (80056a4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d018      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a1b      	ldr	r2, [pc, #108]	@ (80056a8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d013      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a1a      	ldr	r2, [pc, #104]	@ (80056ac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d00e      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a18      	ldr	r2, [pc, #96]	@ (80056b0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d009      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a17      	ldr	r2, [pc, #92]	@ (80056b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d004      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a15      	ldr	r2, [pc, #84]	@ (80056b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d10c      	bne.n	8005680 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800566c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	4313      	orrs	r3, r2
 8005676:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3714      	adds	r7, #20
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	40010000 	.word	0x40010000
 80056a4:	40000400 	.word	0x40000400
 80056a8:	40000800 	.word	0x40000800
 80056ac:	40000c00 	.word	0x40000c00
 80056b0:	40010400 	.word	0x40010400
 80056b4:	40014000 	.word	0x40014000
 80056b8:	40001800 	.word	0x40001800

080056bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80056c4:	bf00      	nop
 80056c6:	370c      	adds	r7, #12
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056d8:	bf00      	nop
 80056da:	370c      	adds	r7, #12
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d101      	bne.n	80056f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e042      	b.n	800577c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d106      	bne.n	8005710 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f003 fd8e 	bl	800922c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2224      	movs	r2, #36	@ 0x24
 8005714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68da      	ldr	r2, [r3, #12]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005726:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 f973 	bl	8005a14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	691a      	ldr	r2, [r3, #16]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800573c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	695a      	ldr	r2, [r3, #20]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800574c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68da      	ldr	r2, [r3, #12]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800575c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2220      	movs	r2, #32
 8005768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2220      	movs	r2, #32
 8005770:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3708      	adds	r7, #8
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b08a      	sub	sp, #40	@ 0x28
 8005788:	af02      	add	r7, sp, #8
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	603b      	str	r3, [r7, #0]
 8005790:	4613      	mov	r3, r2
 8005792:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005794:	2300      	movs	r3, #0
 8005796:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	2b20      	cmp	r3, #32
 80057a2:	d175      	bne.n	8005890 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d002      	beq.n	80057b0 <HAL_UART_Transmit+0x2c>
 80057aa:	88fb      	ldrh	r3, [r7, #6]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d101      	bne.n	80057b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e06e      	b.n	8005892 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2221      	movs	r2, #33	@ 0x21
 80057be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057c2:	f7fa ff39 	bl	8000638 <HAL_GetTick>
 80057c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	88fa      	ldrh	r2, [r7, #6]
 80057cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	88fa      	ldrh	r2, [r7, #6]
 80057d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057dc:	d108      	bne.n	80057f0 <HAL_UART_Transmit+0x6c>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d104      	bne.n	80057f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80057e6:	2300      	movs	r3, #0
 80057e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	61bb      	str	r3, [r7, #24]
 80057ee:	e003      	b.n	80057f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057f4:	2300      	movs	r3, #0
 80057f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057f8:	e02e      	b.n	8005858 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	2200      	movs	r2, #0
 8005802:	2180      	movs	r1, #128	@ 0x80
 8005804:	68f8      	ldr	r0, [r7, #12]
 8005806:	f000 f848 	bl	800589a <UART_WaitOnFlagUntilTimeout>
 800580a:	4603      	mov	r3, r0
 800580c:	2b00      	cmp	r3, #0
 800580e:	d005      	beq.n	800581c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2220      	movs	r2, #32
 8005814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	e03a      	b.n	8005892 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d10b      	bne.n	800583a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	881b      	ldrh	r3, [r3, #0]
 8005826:	461a      	mov	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005830:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	3302      	adds	r3, #2
 8005836:	61bb      	str	r3, [r7, #24]
 8005838:	e007      	b.n	800584a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	781a      	ldrb	r2, [r3, #0]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	3301      	adds	r3, #1
 8005848:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800584e:	b29b      	uxth	r3, r3
 8005850:	3b01      	subs	r3, #1
 8005852:	b29a      	uxth	r2, r3
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800585c:	b29b      	uxth	r3, r3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1cb      	bne.n	80057fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	9300      	str	r3, [sp, #0]
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	2200      	movs	r2, #0
 800586a:	2140      	movs	r1, #64	@ 0x40
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 f814 	bl	800589a <UART_WaitOnFlagUntilTimeout>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d005      	beq.n	8005884 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2220      	movs	r2, #32
 800587c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e006      	b.n	8005892 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2220      	movs	r2, #32
 8005888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800588c:	2300      	movs	r3, #0
 800588e:	e000      	b.n	8005892 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005890:	2302      	movs	r3, #2
  }
}
 8005892:	4618      	mov	r0, r3
 8005894:	3720      	adds	r7, #32
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}

0800589a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800589a:	b580      	push	{r7, lr}
 800589c:	b086      	sub	sp, #24
 800589e:	af00      	add	r7, sp, #0
 80058a0:	60f8      	str	r0, [r7, #12]
 80058a2:	60b9      	str	r1, [r7, #8]
 80058a4:	603b      	str	r3, [r7, #0]
 80058a6:	4613      	mov	r3, r2
 80058a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058aa:	e03b      	b.n	8005924 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ac:	6a3b      	ldr	r3, [r7, #32]
 80058ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b2:	d037      	beq.n	8005924 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058b4:	f7fa fec0 	bl	8000638 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	6a3a      	ldr	r2, [r7, #32]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d302      	bcc.n	80058ca <UART_WaitOnFlagUntilTimeout+0x30>
 80058c4:	6a3b      	ldr	r3, [r7, #32]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d101      	bne.n	80058ce <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058ca:	2303      	movs	r3, #3
 80058cc:	e03a      	b.n	8005944 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	f003 0304 	and.w	r3, r3, #4
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d023      	beq.n	8005924 <UART_WaitOnFlagUntilTimeout+0x8a>
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	2b80      	cmp	r3, #128	@ 0x80
 80058e0:	d020      	beq.n	8005924 <UART_WaitOnFlagUntilTimeout+0x8a>
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	2b40      	cmp	r3, #64	@ 0x40
 80058e6:	d01d      	beq.n	8005924 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 0308 	and.w	r3, r3, #8
 80058f2:	2b08      	cmp	r3, #8
 80058f4:	d116      	bne.n	8005924 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80058f6:	2300      	movs	r3, #0
 80058f8:	617b      	str	r3, [r7, #20]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	617b      	str	r3, [r7, #20]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	617b      	str	r3, [r7, #20]
 800590a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800590c:	68f8      	ldr	r0, [r7, #12]
 800590e:	f000 f81d 	bl	800594c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2208      	movs	r2, #8
 8005916:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2200      	movs	r2, #0
 800591c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	e00f      	b.n	8005944 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	4013      	ands	r3, r2
 800592e:	68ba      	ldr	r2, [r7, #8]
 8005930:	429a      	cmp	r2, r3
 8005932:	bf0c      	ite	eq
 8005934:	2301      	moveq	r3, #1
 8005936:	2300      	movne	r3, #0
 8005938:	b2db      	uxtb	r3, r3
 800593a:	461a      	mov	r2, r3
 800593c:	79fb      	ldrb	r3, [r7, #7]
 800593e:	429a      	cmp	r2, r3
 8005940:	d0b4      	beq.n	80058ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3718      	adds	r7, #24
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800594c:	b480      	push	{r7}
 800594e:	b095      	sub	sp, #84	@ 0x54
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	330c      	adds	r3, #12
 800595a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800595e:	e853 3f00 	ldrex	r3, [r3]
 8005962:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005966:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800596a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	330c      	adds	r3, #12
 8005972:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005974:	643a      	str	r2, [r7, #64]	@ 0x40
 8005976:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005978:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800597a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800597c:	e841 2300 	strex	r3, r2, [r1]
 8005980:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1e5      	bne.n	8005954 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	3314      	adds	r3, #20
 800598e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005990:	6a3b      	ldr	r3, [r7, #32]
 8005992:	e853 3f00 	ldrex	r3, [r3]
 8005996:	61fb      	str	r3, [r7, #28]
   return(result);
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	f023 0301 	bic.w	r3, r3, #1
 800599e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	3314      	adds	r3, #20
 80059a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059b0:	e841 2300 	strex	r3, r2, [r1]
 80059b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d1e5      	bne.n	8005988 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	d119      	bne.n	80059f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	330c      	adds	r3, #12
 80059ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	e853 3f00 	ldrex	r3, [r3]
 80059d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	f023 0310 	bic.w	r3, r3, #16
 80059da:	647b      	str	r3, [r7, #68]	@ 0x44
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	330c      	adds	r3, #12
 80059e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059e4:	61ba      	str	r2, [r7, #24]
 80059e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e8:	6979      	ldr	r1, [r7, #20]
 80059ea:	69ba      	ldr	r2, [r7, #24]
 80059ec:	e841 2300 	strex	r3, r2, [r1]
 80059f0:	613b      	str	r3, [r7, #16]
   return(result);
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d1e5      	bne.n	80059c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2220      	movs	r2, #32
 80059fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005a06:	bf00      	nop
 8005a08:	3754      	adds	r7, #84	@ 0x54
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
	...

08005a14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a18:	b0c0      	sub	sp, #256	@ 0x100
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a30:	68d9      	ldr	r1, [r3, #12]
 8005a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	ea40 0301 	orr.w	r3, r0, r1
 8005a3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a42:	689a      	ldr	r2, [r3, #8]
 8005a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	431a      	orrs	r2, r3
 8005a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	431a      	orrs	r2, r3
 8005a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a58:	69db      	ldr	r3, [r3, #28]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005a6c:	f021 010c 	bic.w	r1, r1, #12
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a7a:	430b      	orrs	r3, r1
 8005a7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	695b      	ldr	r3, [r3, #20]
 8005a86:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a8e:	6999      	ldr	r1, [r3, #24]
 8005a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	ea40 0301 	orr.w	r3, r0, r1
 8005a9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	4b8f      	ldr	r3, [pc, #572]	@ (8005ce0 <UART_SetConfig+0x2cc>)
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d005      	beq.n	8005ab4 <UART_SetConfig+0xa0>
 8005aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	4b8d      	ldr	r3, [pc, #564]	@ (8005ce4 <UART_SetConfig+0x2d0>)
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d104      	bne.n	8005abe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ab4:	f7fe f99a 	bl	8003dec <HAL_RCC_GetPCLK2Freq>
 8005ab8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005abc:	e003      	b.n	8005ac6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005abe:	f7fe f981 	bl	8003dc4 <HAL_RCC_GetPCLK1Freq>
 8005ac2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aca:	69db      	ldr	r3, [r3, #28]
 8005acc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ad0:	f040 810c 	bne.w	8005cec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ad4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ade:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005ae2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005ae6:	4622      	mov	r2, r4
 8005ae8:	462b      	mov	r3, r5
 8005aea:	1891      	adds	r1, r2, r2
 8005aec:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005aee:	415b      	adcs	r3, r3
 8005af0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005af2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005af6:	4621      	mov	r1, r4
 8005af8:	eb12 0801 	adds.w	r8, r2, r1
 8005afc:	4629      	mov	r1, r5
 8005afe:	eb43 0901 	adc.w	r9, r3, r1
 8005b02:	f04f 0200 	mov.w	r2, #0
 8005b06:	f04f 0300 	mov.w	r3, #0
 8005b0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b16:	4690      	mov	r8, r2
 8005b18:	4699      	mov	r9, r3
 8005b1a:	4623      	mov	r3, r4
 8005b1c:	eb18 0303 	adds.w	r3, r8, r3
 8005b20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b24:	462b      	mov	r3, r5
 8005b26:	eb49 0303 	adc.w	r3, r9, r3
 8005b2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b3a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005b42:	460b      	mov	r3, r1
 8005b44:	18db      	adds	r3, r3, r3
 8005b46:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b48:	4613      	mov	r3, r2
 8005b4a:	eb42 0303 	adc.w	r3, r2, r3
 8005b4e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b58:	f7fa fba2 	bl	80002a0 <__aeabi_uldivmod>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	460b      	mov	r3, r1
 8005b60:	4b61      	ldr	r3, [pc, #388]	@ (8005ce8 <UART_SetConfig+0x2d4>)
 8005b62:	fba3 2302 	umull	r2, r3, r3, r2
 8005b66:	095b      	lsrs	r3, r3, #5
 8005b68:	011c      	lsls	r4, r3, #4
 8005b6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b74:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005b78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005b7c:	4642      	mov	r2, r8
 8005b7e:	464b      	mov	r3, r9
 8005b80:	1891      	adds	r1, r2, r2
 8005b82:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005b84:	415b      	adcs	r3, r3
 8005b86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005b8c:	4641      	mov	r1, r8
 8005b8e:	eb12 0a01 	adds.w	sl, r2, r1
 8005b92:	4649      	mov	r1, r9
 8005b94:	eb43 0b01 	adc.w	fp, r3, r1
 8005b98:	f04f 0200 	mov.w	r2, #0
 8005b9c:	f04f 0300 	mov.w	r3, #0
 8005ba0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ba4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005ba8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bac:	4692      	mov	sl, r2
 8005bae:	469b      	mov	fp, r3
 8005bb0:	4643      	mov	r3, r8
 8005bb2:	eb1a 0303 	adds.w	r3, sl, r3
 8005bb6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005bba:	464b      	mov	r3, r9
 8005bbc:	eb4b 0303 	adc.w	r3, fp, r3
 8005bc0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bd0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005bd4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005bd8:	460b      	mov	r3, r1
 8005bda:	18db      	adds	r3, r3, r3
 8005bdc:	643b      	str	r3, [r7, #64]	@ 0x40
 8005bde:	4613      	mov	r3, r2
 8005be0:	eb42 0303 	adc.w	r3, r2, r3
 8005be4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005be6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005bea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005bee:	f7fa fb57 	bl	80002a0 <__aeabi_uldivmod>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	4611      	mov	r1, r2
 8005bf8:	4b3b      	ldr	r3, [pc, #236]	@ (8005ce8 <UART_SetConfig+0x2d4>)
 8005bfa:	fba3 2301 	umull	r2, r3, r3, r1
 8005bfe:	095b      	lsrs	r3, r3, #5
 8005c00:	2264      	movs	r2, #100	@ 0x64
 8005c02:	fb02 f303 	mul.w	r3, r2, r3
 8005c06:	1acb      	subs	r3, r1, r3
 8005c08:	00db      	lsls	r3, r3, #3
 8005c0a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c0e:	4b36      	ldr	r3, [pc, #216]	@ (8005ce8 <UART_SetConfig+0x2d4>)
 8005c10:	fba3 2302 	umull	r2, r3, r3, r2
 8005c14:	095b      	lsrs	r3, r3, #5
 8005c16:	005b      	lsls	r3, r3, #1
 8005c18:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c1c:	441c      	add	r4, r3
 8005c1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c22:	2200      	movs	r2, #0
 8005c24:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c28:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005c2c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005c30:	4642      	mov	r2, r8
 8005c32:	464b      	mov	r3, r9
 8005c34:	1891      	adds	r1, r2, r2
 8005c36:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c38:	415b      	adcs	r3, r3
 8005c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005c40:	4641      	mov	r1, r8
 8005c42:	1851      	adds	r1, r2, r1
 8005c44:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c46:	4649      	mov	r1, r9
 8005c48:	414b      	adcs	r3, r1
 8005c4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c4c:	f04f 0200 	mov.w	r2, #0
 8005c50:	f04f 0300 	mov.w	r3, #0
 8005c54:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005c58:	4659      	mov	r1, fp
 8005c5a:	00cb      	lsls	r3, r1, #3
 8005c5c:	4651      	mov	r1, sl
 8005c5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c62:	4651      	mov	r1, sl
 8005c64:	00ca      	lsls	r2, r1, #3
 8005c66:	4610      	mov	r0, r2
 8005c68:	4619      	mov	r1, r3
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	4642      	mov	r2, r8
 8005c6e:	189b      	adds	r3, r3, r2
 8005c70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c74:	464b      	mov	r3, r9
 8005c76:	460a      	mov	r2, r1
 8005c78:	eb42 0303 	adc.w	r3, r2, r3
 8005c7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005c8c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005c90:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005c94:	460b      	mov	r3, r1
 8005c96:	18db      	adds	r3, r3, r3
 8005c98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	eb42 0303 	adc.w	r3, r2, r3
 8005ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ca2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005ca6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005caa:	f7fa faf9 	bl	80002a0 <__aeabi_uldivmod>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce8 <UART_SetConfig+0x2d4>)
 8005cb4:	fba3 1302 	umull	r1, r3, r3, r2
 8005cb8:	095b      	lsrs	r3, r3, #5
 8005cba:	2164      	movs	r1, #100	@ 0x64
 8005cbc:	fb01 f303 	mul.w	r3, r1, r3
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	00db      	lsls	r3, r3, #3
 8005cc4:	3332      	adds	r3, #50	@ 0x32
 8005cc6:	4a08      	ldr	r2, [pc, #32]	@ (8005ce8 <UART_SetConfig+0x2d4>)
 8005cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005ccc:	095b      	lsrs	r3, r3, #5
 8005cce:	f003 0207 	and.w	r2, r3, #7
 8005cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4422      	add	r2, r4
 8005cda:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005cdc:	e106      	b.n	8005eec <UART_SetConfig+0x4d8>
 8005cde:	bf00      	nop
 8005ce0:	40011000 	.word	0x40011000
 8005ce4:	40011400 	.word	0x40011400
 8005ce8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005cf6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005cfa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005cfe:	4642      	mov	r2, r8
 8005d00:	464b      	mov	r3, r9
 8005d02:	1891      	adds	r1, r2, r2
 8005d04:	6239      	str	r1, [r7, #32]
 8005d06:	415b      	adcs	r3, r3
 8005d08:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d0e:	4641      	mov	r1, r8
 8005d10:	1854      	adds	r4, r2, r1
 8005d12:	4649      	mov	r1, r9
 8005d14:	eb43 0501 	adc.w	r5, r3, r1
 8005d18:	f04f 0200 	mov.w	r2, #0
 8005d1c:	f04f 0300 	mov.w	r3, #0
 8005d20:	00eb      	lsls	r3, r5, #3
 8005d22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d26:	00e2      	lsls	r2, r4, #3
 8005d28:	4614      	mov	r4, r2
 8005d2a:	461d      	mov	r5, r3
 8005d2c:	4643      	mov	r3, r8
 8005d2e:	18e3      	adds	r3, r4, r3
 8005d30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d34:	464b      	mov	r3, r9
 8005d36:	eb45 0303 	adc.w	r3, r5, r3
 8005d3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d4a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d4e:	f04f 0200 	mov.w	r2, #0
 8005d52:	f04f 0300 	mov.w	r3, #0
 8005d56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005d5a:	4629      	mov	r1, r5
 8005d5c:	008b      	lsls	r3, r1, #2
 8005d5e:	4621      	mov	r1, r4
 8005d60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d64:	4621      	mov	r1, r4
 8005d66:	008a      	lsls	r2, r1, #2
 8005d68:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005d6c:	f7fa fa98 	bl	80002a0 <__aeabi_uldivmod>
 8005d70:	4602      	mov	r2, r0
 8005d72:	460b      	mov	r3, r1
 8005d74:	4b60      	ldr	r3, [pc, #384]	@ (8005ef8 <UART_SetConfig+0x4e4>)
 8005d76:	fba3 2302 	umull	r2, r3, r3, r2
 8005d7a:	095b      	lsrs	r3, r3, #5
 8005d7c:	011c      	lsls	r4, r3, #4
 8005d7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d82:	2200      	movs	r2, #0
 8005d84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d88:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005d8c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005d90:	4642      	mov	r2, r8
 8005d92:	464b      	mov	r3, r9
 8005d94:	1891      	adds	r1, r2, r2
 8005d96:	61b9      	str	r1, [r7, #24]
 8005d98:	415b      	adcs	r3, r3
 8005d9a:	61fb      	str	r3, [r7, #28]
 8005d9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005da0:	4641      	mov	r1, r8
 8005da2:	1851      	adds	r1, r2, r1
 8005da4:	6139      	str	r1, [r7, #16]
 8005da6:	4649      	mov	r1, r9
 8005da8:	414b      	adcs	r3, r1
 8005daa:	617b      	str	r3, [r7, #20]
 8005dac:	f04f 0200 	mov.w	r2, #0
 8005db0:	f04f 0300 	mov.w	r3, #0
 8005db4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005db8:	4659      	mov	r1, fp
 8005dba:	00cb      	lsls	r3, r1, #3
 8005dbc:	4651      	mov	r1, sl
 8005dbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dc2:	4651      	mov	r1, sl
 8005dc4:	00ca      	lsls	r2, r1, #3
 8005dc6:	4610      	mov	r0, r2
 8005dc8:	4619      	mov	r1, r3
 8005dca:	4603      	mov	r3, r0
 8005dcc:	4642      	mov	r2, r8
 8005dce:	189b      	adds	r3, r3, r2
 8005dd0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005dd4:	464b      	mov	r3, r9
 8005dd6:	460a      	mov	r2, r1
 8005dd8:	eb42 0303 	adc.w	r3, r2, r3
 8005ddc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005dea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005dec:	f04f 0200 	mov.w	r2, #0
 8005df0:	f04f 0300 	mov.w	r3, #0
 8005df4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005df8:	4649      	mov	r1, r9
 8005dfa:	008b      	lsls	r3, r1, #2
 8005dfc:	4641      	mov	r1, r8
 8005dfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e02:	4641      	mov	r1, r8
 8005e04:	008a      	lsls	r2, r1, #2
 8005e06:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005e0a:	f7fa fa49 	bl	80002a0 <__aeabi_uldivmod>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	460b      	mov	r3, r1
 8005e12:	4611      	mov	r1, r2
 8005e14:	4b38      	ldr	r3, [pc, #224]	@ (8005ef8 <UART_SetConfig+0x4e4>)
 8005e16:	fba3 2301 	umull	r2, r3, r3, r1
 8005e1a:	095b      	lsrs	r3, r3, #5
 8005e1c:	2264      	movs	r2, #100	@ 0x64
 8005e1e:	fb02 f303 	mul.w	r3, r2, r3
 8005e22:	1acb      	subs	r3, r1, r3
 8005e24:	011b      	lsls	r3, r3, #4
 8005e26:	3332      	adds	r3, #50	@ 0x32
 8005e28:	4a33      	ldr	r2, [pc, #204]	@ (8005ef8 <UART_SetConfig+0x4e4>)
 8005e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e2e:	095b      	lsrs	r3, r3, #5
 8005e30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e34:	441c      	add	r4, r3
 8005e36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e3e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005e40:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005e44:	4642      	mov	r2, r8
 8005e46:	464b      	mov	r3, r9
 8005e48:	1891      	adds	r1, r2, r2
 8005e4a:	60b9      	str	r1, [r7, #8]
 8005e4c:	415b      	adcs	r3, r3
 8005e4e:	60fb      	str	r3, [r7, #12]
 8005e50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e54:	4641      	mov	r1, r8
 8005e56:	1851      	adds	r1, r2, r1
 8005e58:	6039      	str	r1, [r7, #0]
 8005e5a:	4649      	mov	r1, r9
 8005e5c:	414b      	adcs	r3, r1
 8005e5e:	607b      	str	r3, [r7, #4]
 8005e60:	f04f 0200 	mov.w	r2, #0
 8005e64:	f04f 0300 	mov.w	r3, #0
 8005e68:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e6c:	4659      	mov	r1, fp
 8005e6e:	00cb      	lsls	r3, r1, #3
 8005e70:	4651      	mov	r1, sl
 8005e72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e76:	4651      	mov	r1, sl
 8005e78:	00ca      	lsls	r2, r1, #3
 8005e7a:	4610      	mov	r0, r2
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	4603      	mov	r3, r0
 8005e80:	4642      	mov	r2, r8
 8005e82:	189b      	adds	r3, r3, r2
 8005e84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e86:	464b      	mov	r3, r9
 8005e88:	460a      	mov	r2, r1
 8005e8a:	eb42 0303 	adc.w	r3, r2, r3
 8005e8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e9a:	667a      	str	r2, [r7, #100]	@ 0x64
 8005e9c:	f04f 0200 	mov.w	r2, #0
 8005ea0:	f04f 0300 	mov.w	r3, #0
 8005ea4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ea8:	4649      	mov	r1, r9
 8005eaa:	008b      	lsls	r3, r1, #2
 8005eac:	4641      	mov	r1, r8
 8005eae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005eb2:	4641      	mov	r1, r8
 8005eb4:	008a      	lsls	r2, r1, #2
 8005eb6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005eba:	f7fa f9f1 	bl	80002a0 <__aeabi_uldivmod>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ef8 <UART_SetConfig+0x4e4>)
 8005ec4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ec8:	095b      	lsrs	r3, r3, #5
 8005eca:	2164      	movs	r1, #100	@ 0x64
 8005ecc:	fb01 f303 	mul.w	r3, r1, r3
 8005ed0:	1ad3      	subs	r3, r2, r3
 8005ed2:	011b      	lsls	r3, r3, #4
 8005ed4:	3332      	adds	r3, #50	@ 0x32
 8005ed6:	4a08      	ldr	r2, [pc, #32]	@ (8005ef8 <UART_SetConfig+0x4e4>)
 8005ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8005edc:	095b      	lsrs	r3, r3, #5
 8005ede:	f003 020f 	and.w	r2, r3, #15
 8005ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4422      	add	r2, r4
 8005eea:	609a      	str	r2, [r3, #8]
}
 8005eec:	bf00      	nop
 8005eee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ef8:	51eb851f 	.word	0x51eb851f

08005efc <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d123      	bne.n	8005f56 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005f16:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005f1a:	683a      	ldr	r2, [r7, #0]
 8005f1c:	6851      	ldr	r1, [r2, #4]
 8005f1e:	683a      	ldr	r2, [r7, #0]
 8005f20:	6892      	ldr	r2, [r2, #8]
 8005f22:	4311      	orrs	r1, r2
 8005f24:	683a      	ldr	r2, [r7, #0]
 8005f26:	68d2      	ldr	r2, [r2, #12]
 8005f28:	4311      	orrs	r1, r2
 8005f2a:	683a      	ldr	r2, [r7, #0]
 8005f2c:	6912      	ldr	r2, [r2, #16]
 8005f2e:	4311      	orrs	r1, r2
 8005f30:	683a      	ldr	r2, [r7, #0]
 8005f32:	6952      	ldr	r2, [r2, #20]
 8005f34:	4311      	orrs	r1, r2
 8005f36:	683a      	ldr	r2, [r7, #0]
 8005f38:	6992      	ldr	r2, [r2, #24]
 8005f3a:	4311      	orrs	r1, r2
 8005f3c:	683a      	ldr	r2, [r7, #0]
 8005f3e:	69d2      	ldr	r2, [r2, #28]
 8005f40:	4311      	orrs	r1, r2
 8005f42:	683a      	ldr	r2, [r7, #0]
 8005f44:	6a12      	ldr	r2, [r2, #32]
 8005f46:	4311      	orrs	r1, r2
 8005f48:	683a      	ldr	r2, [r7, #0]
 8005f4a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f4c:	430a      	orrs	r2, r1
 8005f4e:	431a      	orrs	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	601a      	str	r2, [r3, #0]
 8005f54:	e028      	b.n	8005fa8 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	69d9      	ldr	r1, [r3, #28]
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	6a1b      	ldr	r3, [r3, #32]
 8005f66:	4319      	orrs	r1, r3
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f6c:	430b      	orrs	r3, r1
 8005f6e:	431a      	orrs	r2, r3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005f7c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8005f80:	683a      	ldr	r2, [r7, #0]
 8005f82:	6851      	ldr	r1, [r2, #4]
 8005f84:	683a      	ldr	r2, [r7, #0]
 8005f86:	6892      	ldr	r2, [r2, #8]
 8005f88:	4311      	orrs	r1, r2
 8005f8a:	683a      	ldr	r2, [r7, #0]
 8005f8c:	68d2      	ldr	r2, [r2, #12]
 8005f8e:	4311      	orrs	r1, r2
 8005f90:	683a      	ldr	r2, [r7, #0]
 8005f92:	6912      	ldr	r2, [r2, #16]
 8005f94:	4311      	orrs	r1, r2
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	6952      	ldr	r2, [r2, #20]
 8005f9a:	4311      	orrs	r1, r2
 8005f9c:	683a      	ldr	r2, [r7, #0]
 8005f9e:	6992      	ldr	r2, [r2, #24]
 8005fa0:	430a      	orrs	r2, r1
 8005fa2:	431a      	orrs	r2, r3
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	370c      	adds	r7, #12
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr

08005fb6 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	b085      	sub	sp, #20
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	60f8      	str	r0, [r7, #12]
 8005fbe:	60b9      	str	r1, [r7, #8]
 8005fc0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d128      	bne.n	800601a <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	1e59      	subs	r1, r3, #1
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	011b      	lsls	r3, r3, #4
 8005fde:	4319      	orrs	r1, r3
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	3b01      	subs	r3, #1
 8005fe6:	021b      	lsls	r3, r3, #8
 8005fe8:	4319      	orrs	r1, r3
 8005fea:	68bb      	ldr	r3, [r7, #8]
 8005fec:	68db      	ldr	r3, [r3, #12]
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	031b      	lsls	r3, r3, #12
 8005ff2:	4319      	orrs	r1, r3
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	3b01      	subs	r3, #1
 8005ffa:	041b      	lsls	r3, r3, #16
 8005ffc:	4319      	orrs	r1, r3
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	695b      	ldr	r3, [r3, #20]
 8006002:	3b01      	subs	r3, #1
 8006004:	051b      	lsls	r3, r3, #20
 8006006:	4319      	orrs	r1, r3
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	699b      	ldr	r3, [r3, #24]
 800600c:	3b01      	subs	r3, #1
 800600e:	061b      	lsls	r3, r3, #24
 8006010:	430b      	orrs	r3, r1
 8006012:	431a      	orrs	r2, r3
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	609a      	str	r2, [r3, #8]
 8006018:	e02f      	b.n	800607a <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006022:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006026:	68ba      	ldr	r2, [r7, #8]
 8006028:	68d2      	ldr	r2, [r2, #12]
 800602a:	3a01      	subs	r2, #1
 800602c:	0311      	lsls	r1, r2, #12
 800602e:	68ba      	ldr	r2, [r7, #8]
 8006030:	6952      	ldr	r2, [r2, #20]
 8006032:	3a01      	subs	r2, #1
 8006034:	0512      	lsls	r2, r2, #20
 8006036:	430a      	orrs	r2, r1
 8006038:	431a      	orrs	r2, r3
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	1e59      	subs	r1, r3, #1
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	3b01      	subs	r3, #1
 8006052:	011b      	lsls	r3, r3, #4
 8006054:	4319      	orrs	r1, r3
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	3b01      	subs	r3, #1
 800605c:	021b      	lsls	r3, r3, #8
 800605e:	4319      	orrs	r1, r3
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	691b      	ldr	r3, [r3, #16]
 8006064:	3b01      	subs	r3, #1
 8006066:	041b      	lsls	r3, r3, #16
 8006068:	4319      	orrs	r1, r3
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	699b      	ldr	r3, [r3, #24]
 800606e:	3b01      	subs	r3, #1
 8006070:	061b      	lsls	r3, r3, #24
 8006072:	430b      	orrs	r3, r1
 8006074:	431a      	orrs	r2, r3
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800607a:	2300      	movs	r3, #0
}
 800607c:	4618      	mov	r0, r3
 800607e:	3714      	adds	r7, #20
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006088:	b480      	push	{r7}
 800608a:	b083      	sub	sp, #12
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f043 0201 	orr.w	r2, r3, #1
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	370c      	adds	r7, #12
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr

080060aa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80060aa:	b480      	push	{r7}
 80060ac:	b083      	sub	sp, #12
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	f023 0201 	bic.w	r2, r3, #1
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80060be:	2300      	movs	r3, #0
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b085      	sub	sp, #20
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80060d6:	2300      	movs	r3, #0
 80060d8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	3301      	adds	r3, #1
 80060de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80060e6:	d901      	bls.n	80060ec <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80060e8:	2303      	movs	r3, #3
 80060ea:	e01b      	b.n	8006124 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	691b      	ldr	r3, [r3, #16]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	daf2      	bge.n	80060da <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80060f4:	2300      	movs	r3, #0
 80060f6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	019b      	lsls	r3, r3, #6
 80060fc:	f043 0220 	orr.w	r2, r3, #32
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	3301      	adds	r3, #1
 8006108:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006110:	d901      	bls.n	8006116 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006112:	2303      	movs	r3, #3
 8006114:	e006      	b.n	8006124 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	691b      	ldr	r3, [r3, #16]
 800611a:	f003 0320 	and.w	r3, r3, #32
 800611e:	2b20      	cmp	r3, #32
 8006120:	d0f0      	beq.n	8006104 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	3714      	adds	r7, #20
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006138:	2300      	movs	r3, #0
 800613a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	3301      	adds	r3, #1
 8006140:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006148:	d901      	bls.n	800614e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e018      	b.n	8006180 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	2b00      	cmp	r3, #0
 8006154:	daf2      	bge.n	800613c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006156:	2300      	movs	r3, #0
 8006158:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2210      	movs	r2, #16
 800615e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	3301      	adds	r3, #1
 8006164:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800616c:	d901      	bls.n	8006172 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e006      	b.n	8006180 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	691b      	ldr	r3, [r3, #16]
 8006176:	f003 0310 	and.w	r3, r3, #16
 800617a:	2b10      	cmp	r3, #16
 800617c:	d0f0      	beq.n	8006160 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800617e:	2300      	movs	r3, #0
}
 8006180:	4618      	mov	r0, r3
 8006182:	3714      	adds	r7, #20
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800618c:	b480      	push	{r7}
 800618e:	b08b      	sub	sp, #44	@ 0x2c
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	4613      	mov	r3, r2
 8006198:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80061a2:	88fb      	ldrh	r3, [r7, #6]
 80061a4:	089b      	lsrs	r3, r3, #2
 80061a6:	b29b      	uxth	r3, r3
 80061a8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80061aa:	88fb      	ldrh	r3, [r7, #6]
 80061ac:	f003 0303 	and.w	r3, r3, #3
 80061b0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80061b2:	2300      	movs	r3, #0
 80061b4:	623b      	str	r3, [r7, #32]
 80061b6:	e014      	b.n	80061e2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c2:	601a      	str	r2, [r3, #0]
    pDest++;
 80061c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c6:	3301      	adds	r3, #1
 80061c8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80061ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061cc:	3301      	adds	r3, #1
 80061ce:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80061d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d2:	3301      	adds	r3, #1
 80061d4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80061d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d8:	3301      	adds	r3, #1
 80061da:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80061dc:	6a3b      	ldr	r3, [r7, #32]
 80061de:	3301      	adds	r3, #1
 80061e0:	623b      	str	r3, [r7, #32]
 80061e2:	6a3a      	ldr	r2, [r7, #32]
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d3e6      	bcc.n	80061b8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80061ea:	8bfb      	ldrh	r3, [r7, #30]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d01e      	beq.n	800622e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80061f0:	2300      	movs	r3, #0
 80061f2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061fa:	461a      	mov	r2, r3
 80061fc:	f107 0310 	add.w	r3, r7, #16
 8006200:	6812      	ldr	r2, [r2, #0]
 8006202:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006204:	693a      	ldr	r2, [r7, #16]
 8006206:	6a3b      	ldr	r3, [r7, #32]
 8006208:	b2db      	uxtb	r3, r3
 800620a:	00db      	lsls	r3, r3, #3
 800620c:	fa22 f303 	lsr.w	r3, r2, r3
 8006210:	b2da      	uxtb	r2, r3
 8006212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006214:	701a      	strb	r2, [r3, #0]
      i++;
 8006216:	6a3b      	ldr	r3, [r7, #32]
 8006218:	3301      	adds	r3, #1
 800621a:	623b      	str	r3, [r7, #32]
      pDest++;
 800621c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800621e:	3301      	adds	r3, #1
 8006220:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006222:	8bfb      	ldrh	r3, [r7, #30]
 8006224:	3b01      	subs	r3, #1
 8006226:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006228:	8bfb      	ldrh	r3, [r7, #30]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d1ea      	bne.n	8006204 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800622e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006230:	4618      	mov	r0, r3
 8006232:	372c      	adds	r7, #44	@ 0x2c
 8006234:	46bd      	mov	sp, r7
 8006236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623a:	4770      	bx	lr

0800623c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800623c:	b480      	push	{r7}
 800623e:	b085      	sub	sp, #20
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	695b      	ldr	r3, [r3, #20]
 8006248:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	699b      	ldr	r3, [r3, #24]
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	4013      	ands	r3, r2
 8006252:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006254:	68fb      	ldr	r3, [r7, #12]
}
 8006256:	4618      	mov	r0, r3
 8006258:	3714      	adds	r7, #20
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr

08006262 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006262:	b480      	push	{r7}
 8006264:	b085      	sub	sp, #20
 8006266:	af00      	add	r7, sp, #0
 8006268:	6078      	str	r0, [r7, #4]
 800626a:	460b      	mov	r3, r1
 800626c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006272:	78fb      	ldrb	r3, [r7, #3]
 8006274:	015a      	lsls	r2, r3, #5
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	4413      	add	r3, r2
 800627a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006282:	78fb      	ldrb	r3, [r7, #3]
 8006284:	015a      	lsls	r2, r3, #5
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	4413      	add	r3, r2
 800628a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	68ba      	ldr	r2, [r7, #8]
 8006292:	4013      	ands	r3, r2
 8006294:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006296:	68bb      	ldr	r3, [r7, #8]
}
 8006298:	4618      	mov	r0, r3
 800629a:	3714      	adds	r7, #20
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b083      	sub	sp, #12
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	695b      	ldr	r3, [r3, #20]
 80062b0:	f003 0301 	and.w	r3, r3, #1
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b085      	sub	sp, #20
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	460b      	mov	r3, r1
 80062ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80062de:	f023 0303 	bic.w	r3, r3, #3
 80062e2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	78fb      	ldrb	r3, [r7, #3]
 80062ee:	f003 0303 	and.w	r3, r3, #3
 80062f2:	68f9      	ldr	r1, [r7, #12]
 80062f4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80062f8:	4313      	orrs	r3, r2
 80062fa:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80062fc:	78fb      	ldrb	r3, [r7, #3]
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d107      	bne.n	8006312 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006308:	461a      	mov	r2, r3
 800630a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800630e:	6053      	str	r3, [r2, #4]
 8006310:	e00c      	b.n	800632c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8006312:	78fb      	ldrb	r3, [r7, #3]
 8006314:	2b02      	cmp	r3, #2
 8006316:	d107      	bne.n	8006328 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800631e:	461a      	mov	r2, r3
 8006320:	f241 7370 	movw	r3, #6000	@ 0x1770
 8006324:	6053      	str	r3, [r2, #4]
 8006326:	e001      	b.n	800632c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e000      	b.n	800632e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800632c:	2300      	movs	r3, #0
}
 800632e:	4618      	mov	r0, r3
 8006330:	3714      	adds	r7, #20
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr

0800633a <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800633a:	b480      	push	{r7}
 800633c:	b085      	sub	sp, #20
 800633e:	af00      	add	r7, sp, #0
 8006340:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800634c:	695b      	ldr	r3, [r3, #20]
 800634e:	b29b      	uxth	r3, r3
}
 8006350:	4618      	mov	r0, r3
 8006352:	3714      	adds	r7, #20
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr

0800635c <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800635c:	b480      	push	{r7}
 800635e:	b089      	sub	sp, #36	@ 0x24
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	460b      	mov	r3, r1
 8006366:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800636c:	78fb      	ldrb	r3, [r7, #3]
 800636e:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006370:	2300      	movs	r3, #0
 8006372:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006374:	69bb      	ldr	r3, [r7, #24]
 8006376:	015a      	lsls	r2, r3, #5
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	4413      	add	r3, r2
 800637c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	0c9b      	lsrs	r3, r3, #18
 8006384:	f003 0303 	and.w	r3, r3, #3
 8006388:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	015a      	lsls	r2, r3, #5
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	4413      	add	r3, r2
 8006392:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	0fdb      	lsrs	r3, r3, #31
 800639a:	f003 0301 	and.w	r3, r3, #1
 800639e:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	015a      	lsls	r2, r3, #5
 80063a4:	69fb      	ldr	r3, [r7, #28]
 80063a6:	4413      	add	r3, r2
 80063a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	0fdb      	lsrs	r3, r3, #31
 80063b0:	f003 0301 	and.w	r3, r3, #1
 80063b4:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f003 0320 	and.w	r3, r3, #32
 80063be:	2b20      	cmp	r3, #32
 80063c0:	d10d      	bne.n	80063de <USB_HC_Halt+0x82>
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d10a      	bne.n	80063de <USB_HC_Halt+0x82>
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d005      	beq.n	80063da <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d002      	beq.n	80063da <USB_HC_Halt+0x7e>
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	2b03      	cmp	r3, #3
 80063d8:	d101      	bne.n	80063de <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80063da:	2300      	movs	r3, #0
 80063dc:	e0d8      	b.n	8006590 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d002      	beq.n	80063ea <USB_HC_Halt+0x8e>
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d173      	bne.n	80064d2 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	015a      	lsls	r2, r3, #5
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	4413      	add	r3, r2
 80063f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	69ba      	ldr	r2, [r7, #24]
 80063fa:	0151      	lsls	r1, r2, #5
 80063fc:	69fa      	ldr	r2, [r7, #28]
 80063fe:	440a      	add	r2, r1
 8006400:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006404:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006408:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	f003 0320 	and.w	r3, r3, #32
 8006412:	2b00      	cmp	r3, #0
 8006414:	d14a      	bne.n	80064ac <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800641a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800641e:	2b00      	cmp	r3, #0
 8006420:	d133      	bne.n	800648a <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006422:	69bb      	ldr	r3, [r7, #24]
 8006424:	015a      	lsls	r2, r3, #5
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	4413      	add	r3, r2
 800642a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	69ba      	ldr	r2, [r7, #24]
 8006432:	0151      	lsls	r1, r2, #5
 8006434:	69fa      	ldr	r2, [r7, #28]
 8006436:	440a      	add	r2, r1
 8006438:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800643c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006440:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	015a      	lsls	r2, r3, #5
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	4413      	add	r3, r2
 800644a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	69ba      	ldr	r2, [r7, #24]
 8006452:	0151      	lsls	r1, r2, #5
 8006454:	69fa      	ldr	r2, [r7, #28]
 8006456:	440a      	add	r2, r1
 8006458:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800645c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006460:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	3301      	adds	r3, #1
 8006466:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800646e:	d82e      	bhi.n	80064ce <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	015a      	lsls	r2, r3, #5
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	4413      	add	r3, r2
 8006478:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006482:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006486:	d0ec      	beq.n	8006462 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006488:	e081      	b.n	800658e <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800648a:	69bb      	ldr	r3, [r7, #24]
 800648c:	015a      	lsls	r2, r3, #5
 800648e:	69fb      	ldr	r3, [r7, #28]
 8006490:	4413      	add	r3, r2
 8006492:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	69ba      	ldr	r2, [r7, #24]
 800649a:	0151      	lsls	r1, r2, #5
 800649c:	69fa      	ldr	r2, [r7, #28]
 800649e:	440a      	add	r2, r1
 80064a0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80064a4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80064a8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80064aa:	e070      	b.n	800658e <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80064ac:	69bb      	ldr	r3, [r7, #24]
 80064ae:	015a      	lsls	r2, r3, #5
 80064b0:	69fb      	ldr	r3, [r7, #28]
 80064b2:	4413      	add	r3, r2
 80064b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	69ba      	ldr	r2, [r7, #24]
 80064bc:	0151      	lsls	r1, r2, #5
 80064be:	69fa      	ldr	r2, [r7, #28]
 80064c0:	440a      	add	r2, r1
 80064c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80064c6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80064ca:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80064cc:	e05f      	b.n	800658e <USB_HC_Halt+0x232>
            break;
 80064ce:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80064d0:	e05d      	b.n	800658e <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80064d2:	69bb      	ldr	r3, [r7, #24]
 80064d4:	015a      	lsls	r2, r3, #5
 80064d6:	69fb      	ldr	r3, [r7, #28]
 80064d8:	4413      	add	r3, r2
 80064da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	69ba      	ldr	r2, [r7, #24]
 80064e2:	0151      	lsls	r1, r2, #5
 80064e4:	69fa      	ldr	r2, [r7, #28]
 80064e6:	440a      	add	r2, r1
 80064e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80064ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80064f0:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80064f2:	69fb      	ldr	r3, [r7, #28]
 80064f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80064f8:	691b      	ldr	r3, [r3, #16]
 80064fa:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d133      	bne.n	800656a <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	015a      	lsls	r2, r3, #5
 8006506:	69fb      	ldr	r3, [r7, #28]
 8006508:	4413      	add	r3, r2
 800650a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	69ba      	ldr	r2, [r7, #24]
 8006512:	0151      	lsls	r1, r2, #5
 8006514:	69fa      	ldr	r2, [r7, #28]
 8006516:	440a      	add	r2, r1
 8006518:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800651c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006520:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006522:	69bb      	ldr	r3, [r7, #24]
 8006524:	015a      	lsls	r2, r3, #5
 8006526:	69fb      	ldr	r3, [r7, #28]
 8006528:	4413      	add	r3, r2
 800652a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	69ba      	ldr	r2, [r7, #24]
 8006532:	0151      	lsls	r1, r2, #5
 8006534:	69fa      	ldr	r2, [r7, #28]
 8006536:	440a      	add	r2, r1
 8006538:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800653c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006540:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	3301      	adds	r3, #1
 8006546:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800654e:	d81d      	bhi.n	800658c <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	015a      	lsls	r2, r3, #5
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	4413      	add	r3, r2
 8006558:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006562:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006566:	d0ec      	beq.n	8006542 <USB_HC_Halt+0x1e6>
 8006568:	e011      	b.n	800658e <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	015a      	lsls	r2, r3, #5
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	4413      	add	r3, r2
 8006572:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	69ba      	ldr	r2, [r7, #24]
 800657a:	0151      	lsls	r1, r2, #5
 800657c:	69fa      	ldr	r2, [r7, #28]
 800657e:	440a      	add	r2, r1
 8006580:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006584:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006588:	6013      	str	r3, [r2, #0]
 800658a:	e000      	b.n	800658e <USB_HC_Halt+0x232>
          break;
 800658c:	bf00      	nop
    }
  }

  return HAL_OK;
 800658e:	2300      	movs	r3, #0
}
 8006590:	4618      	mov	r0, r3
 8006592:	3724      	adds	r7, #36	@ 0x24
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr

0800659c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b088      	sub	sp, #32
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80065a4:	2300      	movs	r3, #0
 80065a6:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80065ac:	2300      	movs	r3, #0
 80065ae:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f7ff fd7a 	bl	80060aa <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80065b6:	2110      	movs	r1, #16
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f7ff fd87 	bl	80060cc <USB_FlushTxFifo>
 80065be:	4603      	mov	r3, r0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d001      	beq.n	80065c8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f7ff fdb1 	bl	8006130 <USB_FlushRxFifo>
 80065ce:	4603      	mov	r3, r0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d001      	beq.n	80065d8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80065d4:	2301      	movs	r3, #1
 80065d6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80065d8:	2300      	movs	r3, #0
 80065da:	61bb      	str	r3, [r7, #24]
 80065dc:	e01f      	b.n	800661e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	015a      	lsls	r2, r3, #5
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	4413      	add	r3, r2
 80065e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80065f4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065fc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006604:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	015a      	lsls	r2, r3, #5
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	4413      	add	r3, r2
 800660e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006612:	461a      	mov	r2, r3
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006618:	69bb      	ldr	r3, [r7, #24]
 800661a:	3301      	adds	r3, #1
 800661c:	61bb      	str	r3, [r7, #24]
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	2b0f      	cmp	r3, #15
 8006622:	d9dc      	bls.n	80065de <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006624:	2300      	movs	r3, #0
 8006626:	61bb      	str	r3, [r7, #24]
 8006628:	e034      	b.n	8006694 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800662a:	69bb      	ldr	r3, [r7, #24]
 800662c:	015a      	lsls	r2, r3, #5
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	4413      	add	r3, r2
 8006632:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006640:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006648:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006650:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006652:	69bb      	ldr	r3, [r7, #24]
 8006654:	015a      	lsls	r2, r3, #5
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	4413      	add	r3, r2
 800665a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800665e:	461a      	mov	r2, r3
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	3301      	adds	r3, #1
 8006668:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006670:	d80c      	bhi.n	800668c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	015a      	lsls	r2, r3, #5
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	4413      	add	r3, r2
 800667a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006684:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006688:	d0ec      	beq.n	8006664 <USB_StopHost+0xc8>
 800668a:	e000      	b.n	800668e <USB_StopHost+0xf2>
        break;
 800668c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800668e:	69bb      	ldr	r3, [r7, #24]
 8006690:	3301      	adds	r3, #1
 8006692:	61bb      	str	r3, [r7, #24]
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	2b0f      	cmp	r3, #15
 8006698:	d9c7      	bls.n	800662a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80066a0:	461a      	mov	r2, r3
 80066a2:	f04f 33ff 	mov.w	r3, #4294967295
 80066a6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f04f 32ff 	mov.w	r2, #4294967295
 80066ae:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f7ff fce9 	bl	8006088 <USB_EnableGlobalInt>

  return ret;
 80066b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3720      	adds	r7, #32
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b082      	sub	sp, #8
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80066ce:	1c5a      	adds	r2, r3, #1
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 f804 	bl	80066e4 <USBH_HandleSof>
}
 80066dc:	bf00      	nop
 80066de:	3708      	adds	r7, #8
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b082      	sub	sp, #8
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	781b      	ldrb	r3, [r3, #0]
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	2b0b      	cmp	r3, #11
 80066f4:	d10a      	bne.n	800670c <USBH_HandleSof+0x28>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d005      	beq.n	800670c <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006706:	699b      	ldr	r3, [r3, #24]
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	4798      	blx	r3
  }
}
 800670c:	bf00      	nop
 800670e:	3708      	adds	r7, #8
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2201      	movs	r2, #1
 8006720:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8006724:	2300      	movs	r3, #0
 8006726:	2200      	movs	r2, #0
 8006728:	2101      	movs	r1, #1
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f85b 	bl	80067e6 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8006730:	bf00      	nop
}
 8006732:	3708      	adds	r7, #8
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}

08006738 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8006738:	b480      	push	{r7}
 800673a:	b083      	sub	sp, #12
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2201      	movs	r2, #1
 800674c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8006750:	bf00      	nop
}
 8006752:	370c      	adds	r7, #12
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr

0800675c <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b082      	sub	sp, #8
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800677c:	2300      	movs	r3, #0
 800677e:	2200      	movs	r2, #0
 8006780:	2101      	movs	r1, #1
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 f82f 	bl	80067e6 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8006788:	2300      	movs	r3, #0
}
 800678a:	4618      	mov	r0, r3
 800678c:	3708      	adds	r7, #8
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}

08006792 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006792:	b580      	push	{r7, lr}
 8006794:	b082      	sub	sp, #8
 8006796:	af00      	add	r7, sp, #0
 8006798:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2201      	movs	r2, #1
 800679e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f002 fdda 	bl	800936c <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	791b      	ldrb	r3, [r3, #4]
 80067bc:	4619      	mov	r1, r3
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f000 f847 	bl	8006852 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	795b      	ldrb	r3, [r3, #5]
 80067c8:	4619      	mov	r1, r3
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 f841 	bl	8006852 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80067d0:	2300      	movs	r3, #0
 80067d2:	2200      	movs	r2, #0
 80067d4:	2101      	movs	r1, #1
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 f805 	bl	80067e6 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3708      	adds	r7, #8
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}

080067e6 <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 80067e6:	b580      	push	{r7, lr}
 80067e8:	b086      	sub	sp, #24
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	60f8      	str	r0, [r7, #12]
 80067ee:	607a      	str	r2, [r7, #4]
 80067f0:	603b      	str	r3, [r7, #0]
 80067f2:	460b      	mov	r3, r1
 80067f4:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 80067f6:	7afa      	ldrb	r2, [r7, #11]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8006804:	4618      	mov	r0, r3
 8006806:	f000 f895 	bl	8006934 <osMessageWaiting>
 800680a:	4603      	mov	r3, r0
 800680c:	f1c3 0310 	rsb	r3, r3, #16
 8006810:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d009      	beq.n	800682c <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	4619      	mov	r1, r3
 8006828:	f000 f844 	bl	80068b4 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 800682c:	bf00      	nop
 800682e:	3718      	adds	r7, #24
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800683c:	2300      	movs	r3, #0
 800683e:	2200      	movs	r2, #0
 8006840:	2101      	movs	r1, #1
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f7ff ffcf 	bl	80067e6 <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8006848:	2300      	movs	r3, #0
}
 800684a:	4618      	mov	r0, r3
 800684c:	3708      	adds	r7, #8
 800684e:	46bd      	mov	sp, r7
 8006850:	bd80      	pop	{r7, pc}

08006852 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8006852:	b480      	push	{r7}
 8006854:	b083      	sub	sp, #12
 8006856:	af00      	add	r7, sp, #0
 8006858:	6078      	str	r0, [r7, #4]
 800685a:	460b      	mov	r3, r1
 800685c:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800685e:	78fb      	ldrb	r3, [r7, #3]
 8006860:	2b0f      	cmp	r3, #15
 8006862:	d80d      	bhi.n	8006880 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8006864:	78fb      	ldrb	r3, [r7, #3]
 8006866:	687a      	ldr	r2, [r7, #4]
 8006868:	33e0      	adds	r3, #224	@ 0xe0
 800686a:	009b      	lsls	r3, r3, #2
 800686c:	4413      	add	r3, r2
 800686e:	685a      	ldr	r2, [r3, #4]
 8006870:	78fb      	ldrb	r3, [r7, #3]
 8006872:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8006876:	6879      	ldr	r1, [r7, #4]
 8006878:	33e0      	adds	r3, #224	@ 0xe0
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	440b      	add	r3, r1
 800687e:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	370c      	adds	r7, #12
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr

0800688e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800688e:	b480      	push	{r7}
 8006890:	b083      	sub	sp, #12
 8006892:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006894:	f3ef 8305 	mrs	r3, IPSR
 8006898:	607b      	str	r3, [r7, #4]
  return(result);
 800689a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800689c:	2b00      	cmp	r3, #0
 800689e:	bf14      	ite	ne
 80068a0:	2301      	movne	r3, #1
 80068a2:	2300      	moveq	r3, #0
 80068a4:	b2db      	uxtb	r3, r3
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
	...

080068b4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b086      	sub	sp, #24
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80068c0:	2300      	movs	r3, #0
 80068c2:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d101      	bne.n	80068d2 <osMessagePut+0x1e>
    ticks = 1;
 80068ce:	2301      	movs	r3, #1
 80068d0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80068d2:	f7ff ffdc 	bl	800688e <inHandlerMode>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d018      	beq.n	800690e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80068dc:	f107 0210 	add.w	r2, r7, #16
 80068e0:	f107 0108 	add.w	r1, r7, #8
 80068e4:	2300      	movs	r3, #0
 80068e6:	68f8      	ldr	r0, [r7, #12]
 80068e8:	f000 f9c4 	bl	8006c74 <xQueueGenericSendFromISR>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b01      	cmp	r3, #1
 80068f0:	d001      	beq.n	80068f6 <osMessagePut+0x42>
      return osErrorOS;
 80068f2:	23ff      	movs	r3, #255	@ 0xff
 80068f4:	e018      	b.n	8006928 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d014      	beq.n	8006926 <osMessagePut+0x72>
 80068fc:	4b0c      	ldr	r3, [pc, #48]	@ (8006930 <osMessagePut+0x7c>)
 80068fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006902:	601a      	str	r2, [r3, #0]
 8006904:	f3bf 8f4f 	dsb	sy
 8006908:	f3bf 8f6f 	isb	sy
 800690c:	e00b      	b.n	8006926 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800690e:	f107 0108 	add.w	r1, r7, #8
 8006912:	2300      	movs	r3, #0
 8006914:	697a      	ldr	r2, [r7, #20]
 8006916:	68f8      	ldr	r0, [r7, #12]
 8006918:	f000 f8aa 	bl	8006a70 <xQueueGenericSend>
 800691c:	4603      	mov	r3, r0
 800691e:	2b01      	cmp	r3, #1
 8006920:	d001      	beq.n	8006926 <osMessagePut+0x72>
      return osErrorOS;
 8006922:	23ff      	movs	r3, #255	@ 0xff
 8006924:	e000      	b.n	8006928 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8006926:	2300      	movs	r3, #0
}
 8006928:	4618      	mov	r0, r3
 800692a:	3718      	adds	r7, #24
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}
 8006930:	e000ed04 	.word	0xe000ed04

08006934 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b082      	sub	sp, #8
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800693c:	f7ff ffa7 	bl	800688e <inHandlerMode>
 8006940:	4603      	mov	r3, r0
 8006942:	2b00      	cmp	r3, #0
 8006944:	d004      	beq.n	8006950 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 fa51 	bl	8006dee <uxQueueMessagesWaitingFromISR>
 800694c:	4603      	mov	r3, r0
 800694e:	e003      	b.n	8006958 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 fa2d 	bl	8006db0 <uxQueueMessagesWaiting>
 8006956:	4603      	mov	r3, r0
  }
}
 8006958:	4618      	mov	r0, r3
 800695a:	3708      	adds	r7, #8
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}

08006960 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006960:	b480      	push	{r7}
 8006962:	b085      	sub	sp, #20
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	68fa      	ldr	r2, [r7, #12]
 8006974:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	689a      	ldr	r2, [r3, #8]
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	683a      	ldr	r2, [r7, #0]
 8006984:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	683a      	ldr	r2, [r7, #0]
 800698a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	687a      	ldr	r2, [r7, #4]
 8006990:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	1c5a      	adds	r2, r3, #1
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	601a      	str	r2, [r3, #0]
}
 800699c:	bf00      	nop
 800699e:	3714      	adds	r7, #20
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr

080069a8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80069a8:	b480      	push	{r7}
 80069aa:	b085      	sub	sp, #20
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069be:	d103      	bne.n	80069c8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	691b      	ldr	r3, [r3, #16]
 80069c4:	60fb      	str	r3, [r7, #12]
 80069c6:	e00c      	b.n	80069e2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	3308      	adds	r3, #8
 80069cc:	60fb      	str	r3, [r7, #12]
 80069ce:	e002      	b.n	80069d6 <vListInsert+0x2e>
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	60fb      	str	r3, [r7, #12]
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68ba      	ldr	r2, [r7, #8]
 80069de:	429a      	cmp	r2, r3
 80069e0:	d2f6      	bcs.n	80069d0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	685a      	ldr	r2, [r3, #4]
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	683a      	ldr	r2, [r7, #0]
 80069f0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	68fa      	ldr	r2, [r7, #12]
 80069f6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	683a      	ldr	r2, [r7, #0]
 80069fc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	1c5a      	adds	r2, r3, #1
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	601a      	str	r2, [r3, #0]
}
 8006a0e:	bf00      	nop
 8006a10:	3714      	adds	r7, #20
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr

08006a1a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006a1a:	b480      	push	{r7}
 8006a1c:	b085      	sub	sp, #20
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	691b      	ldr	r3, [r3, #16]
 8006a26:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	6892      	ldr	r2, [r2, #8]
 8006a30:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	6852      	ldr	r2, [r2, #4]
 8006a3a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	687a      	ldr	r2, [r7, #4]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d103      	bne.n	8006a4e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	689a      	ldr	r2, [r3, #8]
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	1e5a      	subs	r2, r3, #1
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3714      	adds	r7, #20
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
	...

08006a70 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b08e      	sub	sp, #56	@ 0x38
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	60f8      	str	r0, [r7, #12]
 8006a78:	60b9      	str	r1, [r7, #8]
 8006a7a:	607a      	str	r2, [r7, #4]
 8006a7c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d10b      	bne.n	8006aa4 <xQueueGenericSend+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a90:	f383 8811 	msr	BASEPRI, r3
 8006a94:	f3bf 8f6f 	isb	sy
 8006a98:	f3bf 8f4f 	dsb	sy
 8006a9c:	62bb      	str	r3, [r7, #40]	@ 0x28
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006a9e:	bf00      	nop
 8006aa0:	bf00      	nop
 8006aa2:	e7fd      	b.n	8006aa0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d103      	bne.n	8006ab2 <xQueueGenericSend+0x42>
 8006aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d101      	bne.n	8006ab6 <xQueueGenericSend+0x46>
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e000      	b.n	8006ab8 <xQueueGenericSend+0x48>
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d10b      	bne.n	8006ad4 <xQueueGenericSend+0x64>
	__asm volatile
 8006abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac0:	f383 8811 	msr	BASEPRI, r3
 8006ac4:	f3bf 8f6f 	isb	sy
 8006ac8:	f3bf 8f4f 	dsb	sy
 8006acc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006ace:	bf00      	nop
 8006ad0:	bf00      	nop
 8006ad2:	e7fd      	b.n	8006ad0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	2b02      	cmp	r3, #2
 8006ad8:	d103      	bne.n	8006ae2 <xQueueGenericSend+0x72>
 8006ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d101      	bne.n	8006ae6 <xQueueGenericSend+0x76>
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	e000      	b.n	8006ae8 <xQueueGenericSend+0x78>
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d10b      	bne.n	8006b04 <xQueueGenericSend+0x94>
	__asm volatile
 8006aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006af0:	f383 8811 	msr	BASEPRI, r3
 8006af4:	f3bf 8f6f 	isb	sy
 8006af8:	f3bf 8f4f 	dsb	sy
 8006afc:	623b      	str	r3, [r7, #32]
}
 8006afe:	bf00      	nop
 8006b00:	bf00      	nop
 8006b02:	e7fd      	b.n	8006b00 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b04:	f000 fd7e 	bl	8007604 <xTaskGetSchedulerState>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d102      	bne.n	8006b14 <xQueueGenericSend+0xa4>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d101      	bne.n	8006b18 <xQueueGenericSend+0xa8>
 8006b14:	2301      	movs	r3, #1
 8006b16:	e000      	b.n	8006b1a <xQueueGenericSend+0xaa>
 8006b18:	2300      	movs	r3, #0
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10b      	bne.n	8006b36 <xQueueGenericSend+0xc6>
	__asm volatile
 8006b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	61fb      	str	r3, [r7, #28]
}
 8006b30:	bf00      	nop
 8006b32:	bf00      	nop
 8006b34:	e7fd      	b.n	8006b32 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b36:	f000 fe87 	bl	8007848 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d302      	bcc.n	8006b4c <xQueueGenericSend+0xdc>
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d129      	bne.n	8006ba0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006b4c:	683a      	ldr	r2, [r7, #0]
 8006b4e:	68b9      	ldr	r1, [r7, #8]
 8006b50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b52:	f000 f96b 	bl	8006e2c <prvCopyDataToQueue>
 8006b56:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d010      	beq.n	8006b82 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b62:	3324      	adds	r3, #36	@ 0x24
 8006b64:	4618      	mov	r0, r3
 8006b66:	f000 fc43 	bl	80073f0 <xTaskRemoveFromEventList>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d013      	beq.n	8006b98 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006b70:	4b3f      	ldr	r3, [pc, #252]	@ (8006c70 <xQueueGenericSend+0x200>)
 8006b72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b76:	601a      	str	r2, [r3, #0]
 8006b78:	f3bf 8f4f 	dsb	sy
 8006b7c:	f3bf 8f6f 	isb	sy
 8006b80:	e00a      	b.n	8006b98 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d007      	beq.n	8006b98 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006b88:	4b39      	ldr	r3, [pc, #228]	@ (8006c70 <xQueueGenericSend+0x200>)
 8006b8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b8e:	601a      	str	r2, [r3, #0]
 8006b90:	f3bf 8f4f 	dsb	sy
 8006b94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006b98:	f000 fe88 	bl	80078ac <vPortExitCritical>
				return pdPASS;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e063      	b.n	8006c68 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d103      	bne.n	8006bae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006ba6:	f000 fe81 	bl	80078ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006baa:	2300      	movs	r3, #0
 8006bac:	e05c      	b.n	8006c68 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d106      	bne.n	8006bc2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006bb4:	f107 0314 	add.w	r3, r7, #20
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f000 fc7d 	bl	80074b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006bc2:	f000 fe73 	bl	80078ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006bc6:	f000 fa05 	bl	8006fd4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006bca:	f000 fe3d 	bl	8007848 <vPortEnterCritical>
 8006bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006bd4:	b25b      	sxtb	r3, r3
 8006bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bda:	d103      	bne.n	8006be4 <xQueueGenericSend+0x174>
 8006bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bde:	2200      	movs	r2, #0
 8006be0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006bea:	b25b      	sxtb	r3, r3
 8006bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bf0:	d103      	bne.n	8006bfa <xQueueGenericSend+0x18a>
 8006bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006bfa:	f000 fe57 	bl	80078ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006bfe:	1d3a      	adds	r2, r7, #4
 8006c00:	f107 0314 	add.w	r3, r7, #20
 8006c04:	4611      	mov	r1, r2
 8006c06:	4618      	mov	r0, r3
 8006c08:	f000 fc6c 	bl	80074e4 <xTaskCheckForTimeOut>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d124      	bne.n	8006c5c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006c12:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c14:	f000 f9c6 	bl	8006fa4 <prvIsQueueFull>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d018      	beq.n	8006c50 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c20:	3310      	adds	r3, #16
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	4611      	mov	r1, r2
 8006c26:	4618      	mov	r0, r3
 8006c28:	f000 fbbc 	bl	80073a4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006c2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c2e:	f000 f967 	bl	8006f00 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006c32:	f000 f9dd 	bl	8006ff0 <xTaskResumeAll>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f47f af7c 	bne.w	8006b36 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006c3e:	4b0c      	ldr	r3, [pc, #48]	@ (8006c70 <xQueueGenericSend+0x200>)
 8006c40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c44:	601a      	str	r2, [r3, #0]
 8006c46:	f3bf 8f4f 	dsb	sy
 8006c4a:	f3bf 8f6f 	isb	sy
 8006c4e:	e772      	b.n	8006b36 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006c50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c52:	f000 f955 	bl	8006f00 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c56:	f000 f9cb 	bl	8006ff0 <xTaskResumeAll>
 8006c5a:	e76c      	b.n	8006b36 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006c5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c5e:	f000 f94f 	bl	8006f00 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c62:	f000 f9c5 	bl	8006ff0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006c66:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3738      	adds	r7, #56	@ 0x38
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}
 8006c70:	e000ed04 	.word	0xe000ed04

08006c74 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b090      	sub	sp, #64	@ 0x40
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	60b9      	str	r1, [r7, #8]
 8006c7e:	607a      	str	r2, [r7, #4]
 8006c80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d10b      	bne.n	8006ca4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c90:	f383 8811 	msr	BASEPRI, r3
 8006c94:	f3bf 8f6f 	isb	sy
 8006c98:	f3bf 8f4f 	dsb	sy
 8006c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006c9e:	bf00      	nop
 8006ca0:	bf00      	nop
 8006ca2:	e7fd      	b.n	8006ca0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d103      	bne.n	8006cb2 <xQueueGenericSendFromISR+0x3e>
 8006caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d101      	bne.n	8006cb6 <xQueueGenericSendFromISR+0x42>
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e000      	b.n	8006cb8 <xQueueGenericSendFromISR+0x44>
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d10b      	bne.n	8006cd4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc0:	f383 8811 	msr	BASEPRI, r3
 8006cc4:	f3bf 8f6f 	isb	sy
 8006cc8:	f3bf 8f4f 	dsb	sy
 8006ccc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006cce:	bf00      	nop
 8006cd0:	bf00      	nop
 8006cd2:	e7fd      	b.n	8006cd0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	2b02      	cmp	r3, #2
 8006cd8:	d103      	bne.n	8006ce2 <xQueueGenericSendFromISR+0x6e>
 8006cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d101      	bne.n	8006ce6 <xQueueGenericSendFromISR+0x72>
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e000      	b.n	8006ce8 <xQueueGenericSendFromISR+0x74>
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d10b      	bne.n	8006d04 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cf0:	f383 8811 	msr	BASEPRI, r3
 8006cf4:	f3bf 8f6f 	isb	sy
 8006cf8:	f3bf 8f4f 	dsb	sy
 8006cfc:	623b      	str	r3, [r7, #32]
}
 8006cfe:	bf00      	nop
 8006d00:	bf00      	nop
 8006d02:	e7fd      	b.n	8006d00 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d04:	f000 fe52 	bl	80079ac <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006d08:	f3ef 8211 	mrs	r2, BASEPRI
 8006d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d10:	f383 8811 	msr	BASEPRI, r3
 8006d14:	f3bf 8f6f 	isb	sy
 8006d18:	f3bf 8f4f 	dsb	sy
 8006d1c:	61fa      	str	r2, [r7, #28]
 8006d1e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006d20:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006d22:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d302      	bcc.n	8006d36 <xQueueGenericSendFromISR+0xc2>
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	2b02      	cmp	r3, #2
 8006d34:	d12f      	bne.n	8006d96 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d3c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d46:	683a      	ldr	r2, [r7, #0]
 8006d48:	68b9      	ldr	r1, [r7, #8]
 8006d4a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006d4c:	f000 f86e 	bl	8006e2c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006d50:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d58:	d112      	bne.n	8006d80 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d016      	beq.n	8006d90 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d64:	3324      	adds	r3, #36	@ 0x24
 8006d66:	4618      	mov	r0, r3
 8006d68:	f000 fb42 	bl	80073f0 <xTaskRemoveFromEventList>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d00e      	beq.n	8006d90 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00b      	beq.n	8006d90 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	601a      	str	r2, [r3, #0]
 8006d7e:	e007      	b.n	8006d90 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006d80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006d84:	3301      	adds	r3, #1
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	b25a      	sxtb	r2, r3
 8006d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006d90:	2301      	movs	r3, #1
 8006d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006d94:	e001      	b.n	8006d9a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006d96:	2300      	movs	r3, #0
 8006d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d9c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006da4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006da6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3740      	adds	r7, #64	@ 0x40
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}

08006db0 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b084      	sub	sp, #16
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d10b      	bne.n	8006dd6 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 8006dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc2:	f383 8811 	msr	BASEPRI, r3
 8006dc6:	f3bf 8f6f 	isb	sy
 8006dca:	f3bf 8f4f 	dsb	sy
 8006dce:	60bb      	str	r3, [r7, #8]
}
 8006dd0:	bf00      	nop
 8006dd2:	bf00      	nop
 8006dd4:	e7fd      	b.n	8006dd2 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8006dd6:	f000 fd37 	bl	8007848 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dde:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8006de0:	f000 fd64 	bl	80078ac <vPortExitCritical>

	return uxReturn;
 8006de4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006de6:	4618      	mov	r0, r3
 8006de8:	3710      	adds	r7, #16
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}

08006dee <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8006dee:	b480      	push	{r7}
 8006df0:	b087      	sub	sp, #28
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d10b      	bne.n	8006e18 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 8006e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e04:	f383 8811 	msr	BASEPRI, r3
 8006e08:	f3bf 8f6f 	isb	sy
 8006e0c:	f3bf 8f4f 	dsb	sy
 8006e10:	60fb      	str	r3, [r7, #12]
}
 8006e12:	bf00      	nop
 8006e14:	bf00      	nop
 8006e16:	e7fd      	b.n	8006e14 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e1c:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8006e1e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006e20:	4618      	mov	r0, r3
 8006e22:	371c      	adds	r7, #28
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr

08006e2c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b086      	sub	sp, #24
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	60f8      	str	r0, [r7, #12]
 8006e34:	60b9      	str	r1, [r7, #8]
 8006e36:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e40:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d10d      	bne.n	8006e66 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d14d      	bne.n	8006eee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	4618      	mov	r0, r3
 8006e58:	f000 fbf2 	bl	8007640 <xTaskPriorityDisinherit>
 8006e5c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2200      	movs	r2, #0
 8006e62:	609a      	str	r2, [r3, #8]
 8006e64:	e043      	b.n	8006eee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d119      	bne.n	8006ea0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	6858      	ldr	r0, [r3, #4]
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e74:	461a      	mov	r2, r3
 8006e76:	68b9      	ldr	r1, [r7, #8]
 8006e78:	f002 fbfe 	bl	8009678 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	685a      	ldr	r2, [r3, #4]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e84:	441a      	add	r2, r3
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	685a      	ldr	r2, [r3, #4]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d32b      	bcc.n	8006eee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	605a      	str	r2, [r3, #4]
 8006e9e:	e026      	b.n	8006eee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	68d8      	ldr	r0, [r3, #12]
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	68b9      	ldr	r1, [r7, #8]
 8006eac:	f002 fbe4 	bl	8009678 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	68da      	ldr	r2, [r3, #12]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb8:	425b      	negs	r3, r3
 8006eba:	441a      	add	r2, r3
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	68da      	ldr	r2, [r3, #12]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d207      	bcs.n	8006edc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	689a      	ldr	r2, [r3, #8]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ed4:	425b      	negs	r3, r3
 8006ed6:	441a      	add	r2, r3
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	d105      	bne.n	8006eee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d002      	beq.n	8006eee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	3b01      	subs	r3, #1
 8006eec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	1c5a      	adds	r2, r3, #1
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006ef6:	697b      	ldr	r3, [r7, #20]
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3718      	adds	r7, #24
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}

08006f00 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b084      	sub	sp, #16
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006f08:	f000 fc9e 	bl	8007848 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f12:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f14:	e011      	b.n	8006f3a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d012      	beq.n	8006f44 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	3324      	adds	r3, #36	@ 0x24
 8006f22:	4618      	mov	r0, r3
 8006f24:	f000 fa64 	bl	80073f0 <xTaskRemoveFromEventList>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d001      	beq.n	8006f32 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006f2e:	f000 fb3d 	bl	80075ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006f32:	7bfb      	ldrb	r3, [r7, #15]
 8006f34:	3b01      	subs	r3, #1
 8006f36:	b2db      	uxtb	r3, r3
 8006f38:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	dce9      	bgt.n	8006f16 <prvUnlockQueue+0x16>
 8006f42:	e000      	b.n	8006f46 <prvUnlockQueue+0x46>
					break;
 8006f44:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	22ff      	movs	r2, #255	@ 0xff
 8006f4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006f4e:	f000 fcad 	bl	80078ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006f52:	f000 fc79 	bl	8007848 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006f5c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f5e:	e011      	b.n	8006f84 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	691b      	ldr	r3, [r3, #16]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d012      	beq.n	8006f8e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	3310      	adds	r3, #16
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f000 fa3f 	bl	80073f0 <xTaskRemoveFromEventList>
 8006f72:	4603      	mov	r3, r0
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d001      	beq.n	8006f7c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006f78:	f000 fb18 	bl	80075ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006f7c:	7bbb      	ldrb	r3, [r7, #14]
 8006f7e:	3b01      	subs	r3, #1
 8006f80:	b2db      	uxtb	r3, r3
 8006f82:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	dce9      	bgt.n	8006f60 <prvUnlockQueue+0x60>
 8006f8c:	e000      	b.n	8006f90 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006f8e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	22ff      	movs	r2, #255	@ 0xff
 8006f94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006f98:	f000 fc88 	bl	80078ac <vPortExitCritical>
}
 8006f9c:	bf00      	nop
 8006f9e:	3710      	adds	r7, #16
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006fac:	f000 fc4c 	bl	8007848 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d102      	bne.n	8006fc2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	60fb      	str	r3, [r7, #12]
 8006fc0:	e001      	b.n	8006fc6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006fc6:	f000 fc71 	bl	80078ac <vPortExitCritical>

	return xReturn;
 8006fca:	68fb      	ldr	r3, [r7, #12]
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	3710      	adds	r7, #16
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}

08006fd4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006fd8:	4b04      	ldr	r3, [pc, #16]	@ (8006fec <vTaskSuspendAll+0x18>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	3301      	adds	r3, #1
 8006fde:	4a03      	ldr	r2, [pc, #12]	@ (8006fec <vTaskSuspendAll+0x18>)
 8006fe0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006fe2:	bf00      	nop
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr
 8006fec:	20000160 	.word	0x20000160

08006ff0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b084      	sub	sp, #16
 8006ff4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006ffe:	4b42      	ldr	r3, [pc, #264]	@ (8007108 <xTaskResumeAll+0x118>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d10b      	bne.n	800701e <xTaskResumeAll+0x2e>
	__asm volatile
 8007006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800700a:	f383 8811 	msr	BASEPRI, r3
 800700e:	f3bf 8f6f 	isb	sy
 8007012:	f3bf 8f4f 	dsb	sy
 8007016:	603b      	str	r3, [r7, #0]
}
 8007018:	bf00      	nop
 800701a:	bf00      	nop
 800701c:	e7fd      	b.n	800701a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800701e:	f000 fc13 	bl	8007848 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007022:	4b39      	ldr	r3, [pc, #228]	@ (8007108 <xTaskResumeAll+0x118>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	3b01      	subs	r3, #1
 8007028:	4a37      	ldr	r2, [pc, #220]	@ (8007108 <xTaskResumeAll+0x118>)
 800702a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800702c:	4b36      	ldr	r3, [pc, #216]	@ (8007108 <xTaskResumeAll+0x118>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d161      	bne.n	80070f8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007034:	4b35      	ldr	r3, [pc, #212]	@ (800710c <xTaskResumeAll+0x11c>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d05d      	beq.n	80070f8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800703c:	e02e      	b.n	800709c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800703e:	4b34      	ldr	r3, [pc, #208]	@ (8007110 <xTaskResumeAll+0x120>)
 8007040:	68db      	ldr	r3, [r3, #12]
 8007042:	68db      	ldr	r3, [r3, #12]
 8007044:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	3318      	adds	r3, #24
 800704a:	4618      	mov	r0, r3
 800704c:	f7ff fce5 	bl	8006a1a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	3304      	adds	r3, #4
 8007054:	4618      	mov	r0, r3
 8007056:	f7ff fce0 	bl	8006a1a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800705e:	2201      	movs	r2, #1
 8007060:	409a      	lsls	r2, r3
 8007062:	4b2c      	ldr	r3, [pc, #176]	@ (8007114 <xTaskResumeAll+0x124>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	4313      	orrs	r3, r2
 8007068:	4a2a      	ldr	r2, [pc, #168]	@ (8007114 <xTaskResumeAll+0x124>)
 800706a:	6013      	str	r3, [r2, #0]
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007070:	4613      	mov	r3, r2
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	4413      	add	r3, r2
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	4a27      	ldr	r2, [pc, #156]	@ (8007118 <xTaskResumeAll+0x128>)
 800707a:	441a      	add	r2, r3
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	3304      	adds	r3, #4
 8007080:	4619      	mov	r1, r3
 8007082:	4610      	mov	r0, r2
 8007084:	f7ff fc6c 	bl	8006960 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800708c:	4b23      	ldr	r3, [pc, #140]	@ (800711c <xTaskResumeAll+0x12c>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007092:	429a      	cmp	r2, r3
 8007094:	d302      	bcc.n	800709c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007096:	4b22      	ldr	r3, [pc, #136]	@ (8007120 <xTaskResumeAll+0x130>)
 8007098:	2201      	movs	r2, #1
 800709a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800709c:	4b1c      	ldr	r3, [pc, #112]	@ (8007110 <xTaskResumeAll+0x120>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d1cc      	bne.n	800703e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d001      	beq.n	80070ae <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80070aa:	f000 fa8b 	bl	80075c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80070ae:	4b1d      	ldr	r3, [pc, #116]	@ (8007124 <xTaskResumeAll+0x134>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d010      	beq.n	80070dc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80070ba:	f000 f837 	bl	800712c <xTaskIncrementTick>
 80070be:	4603      	mov	r3, r0
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d002      	beq.n	80070ca <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80070c4:	4b16      	ldr	r3, [pc, #88]	@ (8007120 <xTaskResumeAll+0x130>)
 80070c6:	2201      	movs	r2, #1
 80070c8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	3b01      	subs	r3, #1
 80070ce:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d1f1      	bne.n	80070ba <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80070d6:	4b13      	ldr	r3, [pc, #76]	@ (8007124 <xTaskResumeAll+0x134>)
 80070d8:	2200      	movs	r2, #0
 80070da:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80070dc:	4b10      	ldr	r3, [pc, #64]	@ (8007120 <xTaskResumeAll+0x130>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d009      	beq.n	80070f8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80070e4:	2301      	movs	r3, #1
 80070e6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80070e8:	4b0f      	ldr	r3, [pc, #60]	@ (8007128 <xTaskResumeAll+0x138>)
 80070ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070ee:	601a      	str	r2, [r3, #0]
 80070f0:	f3bf 8f4f 	dsb	sy
 80070f4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80070f8:	f000 fbd8 	bl	80078ac <vPortExitCritical>

	return xAlreadyYielded;
 80070fc:	68bb      	ldr	r3, [r7, #8]
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3710      	adds	r7, #16
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
 8007106:	bf00      	nop
 8007108:	20000160 	.word	0x20000160
 800710c:	20000140 	.word	0x20000140
 8007110:	20000118 	.word	0x20000118
 8007114:	20000148 	.word	0x20000148
 8007118:	20000084 	.word	0x20000084
 800711c:	20000080 	.word	0x20000080
 8007120:	20000154 	.word	0x20000154
 8007124:	20000150 	.word	0x20000150
 8007128:	e000ed04 	.word	0xe000ed04

0800712c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b086      	sub	sp, #24
 8007130:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007132:	2300      	movs	r3, #0
 8007134:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007136:	4b4f      	ldr	r3, [pc, #316]	@ (8007274 <xTaskIncrementTick+0x148>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	2b00      	cmp	r3, #0
 800713c:	f040 808f 	bne.w	800725e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007140:	4b4d      	ldr	r3, [pc, #308]	@ (8007278 <xTaskIncrementTick+0x14c>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	3301      	adds	r3, #1
 8007146:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007148:	4a4b      	ldr	r2, [pc, #300]	@ (8007278 <xTaskIncrementTick+0x14c>)
 800714a:	693b      	ldr	r3, [r7, #16]
 800714c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d121      	bne.n	8007198 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007154:	4b49      	ldr	r3, [pc, #292]	@ (800727c <xTaskIncrementTick+0x150>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d00b      	beq.n	8007176 <xTaskIncrementTick+0x4a>
	__asm volatile
 800715e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007162:	f383 8811 	msr	BASEPRI, r3
 8007166:	f3bf 8f6f 	isb	sy
 800716a:	f3bf 8f4f 	dsb	sy
 800716e:	603b      	str	r3, [r7, #0]
}
 8007170:	bf00      	nop
 8007172:	bf00      	nop
 8007174:	e7fd      	b.n	8007172 <xTaskIncrementTick+0x46>
 8007176:	4b41      	ldr	r3, [pc, #260]	@ (800727c <xTaskIncrementTick+0x150>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	60fb      	str	r3, [r7, #12]
 800717c:	4b40      	ldr	r3, [pc, #256]	@ (8007280 <xTaskIncrementTick+0x154>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a3e      	ldr	r2, [pc, #248]	@ (800727c <xTaskIncrementTick+0x150>)
 8007182:	6013      	str	r3, [r2, #0]
 8007184:	4a3e      	ldr	r2, [pc, #248]	@ (8007280 <xTaskIncrementTick+0x154>)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	6013      	str	r3, [r2, #0]
 800718a:	4b3e      	ldr	r3, [pc, #248]	@ (8007284 <xTaskIncrementTick+0x158>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	3301      	adds	r3, #1
 8007190:	4a3c      	ldr	r2, [pc, #240]	@ (8007284 <xTaskIncrementTick+0x158>)
 8007192:	6013      	str	r3, [r2, #0]
 8007194:	f000 fa16 	bl	80075c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007198:	4b3b      	ldr	r3, [pc, #236]	@ (8007288 <xTaskIncrementTick+0x15c>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	693a      	ldr	r2, [r7, #16]
 800719e:	429a      	cmp	r2, r3
 80071a0:	d348      	bcc.n	8007234 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80071a2:	4b36      	ldr	r3, [pc, #216]	@ (800727c <xTaskIncrementTick+0x150>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d104      	bne.n	80071b6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071ac:	4b36      	ldr	r3, [pc, #216]	@ (8007288 <xTaskIncrementTick+0x15c>)
 80071ae:	f04f 32ff 	mov.w	r2, #4294967295
 80071b2:	601a      	str	r2, [r3, #0]
					break;
 80071b4:	e03e      	b.n	8007234 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071b6:	4b31      	ldr	r3, [pc, #196]	@ (800727c <xTaskIncrementTick+0x150>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80071c6:	693a      	ldr	r2, [r7, #16]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	429a      	cmp	r2, r3
 80071cc:	d203      	bcs.n	80071d6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80071ce:	4a2e      	ldr	r2, [pc, #184]	@ (8007288 <xTaskIncrementTick+0x15c>)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80071d4:	e02e      	b.n	8007234 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	3304      	adds	r3, #4
 80071da:	4618      	mov	r0, r3
 80071dc:	f7ff fc1d 	bl	8006a1a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d004      	beq.n	80071f2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	3318      	adds	r3, #24
 80071ec:	4618      	mov	r0, r3
 80071ee:	f7ff fc14 	bl	8006a1a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f6:	2201      	movs	r2, #1
 80071f8:	409a      	lsls	r2, r3
 80071fa:	4b24      	ldr	r3, [pc, #144]	@ (800728c <xTaskIncrementTick+0x160>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4313      	orrs	r3, r2
 8007200:	4a22      	ldr	r2, [pc, #136]	@ (800728c <xTaskIncrementTick+0x160>)
 8007202:	6013      	str	r3, [r2, #0]
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007208:	4613      	mov	r3, r2
 800720a:	009b      	lsls	r3, r3, #2
 800720c:	4413      	add	r3, r2
 800720e:	009b      	lsls	r3, r3, #2
 8007210:	4a1f      	ldr	r2, [pc, #124]	@ (8007290 <xTaskIncrementTick+0x164>)
 8007212:	441a      	add	r2, r3
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	3304      	adds	r3, #4
 8007218:	4619      	mov	r1, r3
 800721a:	4610      	mov	r0, r2
 800721c:	f7ff fba0 	bl	8006960 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007224:	4b1b      	ldr	r3, [pc, #108]	@ (8007294 <xTaskIncrementTick+0x168>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800722a:	429a      	cmp	r2, r3
 800722c:	d3b9      	bcc.n	80071a2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800722e:	2301      	movs	r3, #1
 8007230:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007232:	e7b6      	b.n	80071a2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007234:	4b17      	ldr	r3, [pc, #92]	@ (8007294 <xTaskIncrementTick+0x168>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800723a:	4915      	ldr	r1, [pc, #84]	@ (8007290 <xTaskIncrementTick+0x164>)
 800723c:	4613      	mov	r3, r2
 800723e:	009b      	lsls	r3, r3, #2
 8007240:	4413      	add	r3, r2
 8007242:	009b      	lsls	r3, r3, #2
 8007244:	440b      	add	r3, r1
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	2b01      	cmp	r3, #1
 800724a:	d901      	bls.n	8007250 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800724c:	2301      	movs	r3, #1
 800724e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007250:	4b11      	ldr	r3, [pc, #68]	@ (8007298 <xTaskIncrementTick+0x16c>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d007      	beq.n	8007268 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007258:	2301      	movs	r3, #1
 800725a:	617b      	str	r3, [r7, #20]
 800725c:	e004      	b.n	8007268 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800725e:	4b0f      	ldr	r3, [pc, #60]	@ (800729c <xTaskIncrementTick+0x170>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	3301      	adds	r3, #1
 8007264:	4a0d      	ldr	r2, [pc, #52]	@ (800729c <xTaskIncrementTick+0x170>)
 8007266:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007268:	697b      	ldr	r3, [r7, #20]
}
 800726a:	4618      	mov	r0, r3
 800726c:	3718      	adds	r7, #24
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}
 8007272:	bf00      	nop
 8007274:	20000160 	.word	0x20000160
 8007278:	20000144 	.word	0x20000144
 800727c:	20000110 	.word	0x20000110
 8007280:	20000114 	.word	0x20000114
 8007284:	20000158 	.word	0x20000158
 8007288:	2000015c 	.word	0x2000015c
 800728c:	20000148 	.word	0x20000148
 8007290:	20000084 	.word	0x20000084
 8007294:	20000080 	.word	0x20000080
 8007298:	20000154 	.word	0x20000154
 800729c:	20000150 	.word	0x20000150

080072a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b088      	sub	sp, #32
 80072a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80072a6:	4b3a      	ldr	r3, [pc, #232]	@ (8007390 <vTaskSwitchContext+0xf0>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d003      	beq.n	80072b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80072ae:	4b39      	ldr	r3, [pc, #228]	@ (8007394 <vTaskSwitchContext+0xf4>)
 80072b0:	2201      	movs	r2, #1
 80072b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80072b4:	e067      	b.n	8007386 <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
 80072b6:	4b37      	ldr	r3, [pc, #220]	@ (8007394 <vTaskSwitchContext+0xf4>)
 80072b8:	2200      	movs	r2, #0
 80072ba:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 80072bc:	4b36      	ldr	r3, [pc, #216]	@ (8007398 <vTaskSwitchContext+0xf8>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072c2:	61fb      	str	r3, [r7, #28]
 80072c4:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 80072c8:	61bb      	str	r3, [r7, #24]
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	69ba      	ldr	r2, [r7, #24]
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d111      	bne.n	80072f8 <vTaskSwitchContext+0x58>
 80072d4:	69fb      	ldr	r3, [r7, #28]
 80072d6:	3304      	adds	r3, #4
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	69ba      	ldr	r2, [r7, #24]
 80072dc:	429a      	cmp	r2, r3
 80072de:	d10b      	bne.n	80072f8 <vTaskSwitchContext+0x58>
 80072e0:	69fb      	ldr	r3, [r7, #28]
 80072e2:	3308      	adds	r3, #8
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	69ba      	ldr	r2, [r7, #24]
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d105      	bne.n	80072f8 <vTaskSwitchContext+0x58>
 80072ec:	69fb      	ldr	r3, [r7, #28]
 80072ee:	330c      	adds	r3, #12
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	69ba      	ldr	r2, [r7, #24]
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d008      	beq.n	800730a <vTaskSwitchContext+0x6a>
 80072f8:	4b27      	ldr	r3, [pc, #156]	@ (8007398 <vTaskSwitchContext+0xf8>)
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	4b26      	ldr	r3, [pc, #152]	@ (8007398 <vTaskSwitchContext+0xf8>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	3334      	adds	r3, #52	@ 0x34
 8007302:	4619      	mov	r1, r3
 8007304:	4610      	mov	r0, r2
 8007306:	f000 fd0f 	bl	8007d28 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800730a:	4b24      	ldr	r3, [pc, #144]	@ (800739c <vTaskSwitchContext+0xfc>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	fab3 f383 	clz	r3, r3
 8007316:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007318:	7afb      	ldrb	r3, [r7, #11]
 800731a:	f1c3 031f 	rsb	r3, r3, #31
 800731e:	617b      	str	r3, [r7, #20]
 8007320:	491f      	ldr	r1, [pc, #124]	@ (80073a0 <vTaskSwitchContext+0x100>)
 8007322:	697a      	ldr	r2, [r7, #20]
 8007324:	4613      	mov	r3, r2
 8007326:	009b      	lsls	r3, r3, #2
 8007328:	4413      	add	r3, r2
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	440b      	add	r3, r1
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d10b      	bne.n	800734c <vTaskSwitchContext+0xac>
	__asm volatile
 8007334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007338:	f383 8811 	msr	BASEPRI, r3
 800733c:	f3bf 8f6f 	isb	sy
 8007340:	f3bf 8f4f 	dsb	sy
 8007344:	607b      	str	r3, [r7, #4]
}
 8007346:	bf00      	nop
 8007348:	bf00      	nop
 800734a:	e7fd      	b.n	8007348 <vTaskSwitchContext+0xa8>
 800734c:	697a      	ldr	r2, [r7, #20]
 800734e:	4613      	mov	r3, r2
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	4413      	add	r3, r2
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	4a12      	ldr	r2, [pc, #72]	@ (80073a0 <vTaskSwitchContext+0x100>)
 8007358:	4413      	add	r3, r2
 800735a:	613b      	str	r3, [r7, #16]
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	685a      	ldr	r2, [r3, #4]
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	605a      	str	r2, [r3, #4]
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	685a      	ldr	r2, [r3, #4]
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	3308      	adds	r3, #8
 800736e:	429a      	cmp	r2, r3
 8007370:	d104      	bne.n	800737c <vTaskSwitchContext+0xdc>
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	685a      	ldr	r2, [r3, #4]
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	605a      	str	r2, [r3, #4]
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	4a05      	ldr	r2, [pc, #20]	@ (8007398 <vTaskSwitchContext+0xf8>)
 8007384:	6013      	str	r3, [r2, #0]
}
 8007386:	bf00      	nop
 8007388:	3720      	adds	r7, #32
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop
 8007390:	20000160 	.word	0x20000160
 8007394:	20000154 	.word	0x20000154
 8007398:	20000080 	.word	0x20000080
 800739c:	20000148 	.word	0x20000148
 80073a0:	20000084 	.word	0x20000084

080073a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d10b      	bne.n	80073cc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80073b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b8:	f383 8811 	msr	BASEPRI, r3
 80073bc:	f3bf 8f6f 	isb	sy
 80073c0:	f3bf 8f4f 	dsb	sy
 80073c4:	60fb      	str	r3, [r7, #12]
}
 80073c6:	bf00      	nop
 80073c8:	bf00      	nop
 80073ca:	e7fd      	b.n	80073c8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80073cc:	4b07      	ldr	r3, [pc, #28]	@ (80073ec <vTaskPlaceOnEventList+0x48>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	3318      	adds	r3, #24
 80073d2:	4619      	mov	r1, r3
 80073d4:	6878      	ldr	r0, [r7, #4]
 80073d6:	f7ff fae7 	bl	80069a8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80073da:	2101      	movs	r1, #1
 80073dc:	6838      	ldr	r0, [r7, #0]
 80073de:	f000 f9b7 	bl	8007750 <prvAddCurrentTaskToDelayedList>
}
 80073e2:	bf00      	nop
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
 80073ea:	bf00      	nop
 80073ec:	20000080 	.word	0x20000080

080073f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b086      	sub	sp, #24
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	68db      	ldr	r3, [r3, #12]
 80073fe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d10b      	bne.n	800741e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740a:	f383 8811 	msr	BASEPRI, r3
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	f3bf 8f4f 	dsb	sy
 8007416:	60fb      	str	r3, [r7, #12]
}
 8007418:	bf00      	nop
 800741a:	bf00      	nop
 800741c:	e7fd      	b.n	800741a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	3318      	adds	r3, #24
 8007422:	4618      	mov	r0, r3
 8007424:	f7ff faf9 	bl	8006a1a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007428:	4b1d      	ldr	r3, [pc, #116]	@ (80074a0 <xTaskRemoveFromEventList+0xb0>)
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d11c      	bne.n	800746a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	3304      	adds	r3, #4
 8007434:	4618      	mov	r0, r3
 8007436:	f7ff faf0 	bl	8006a1a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800743a:	693b      	ldr	r3, [r7, #16]
 800743c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800743e:	2201      	movs	r2, #1
 8007440:	409a      	lsls	r2, r3
 8007442:	4b18      	ldr	r3, [pc, #96]	@ (80074a4 <xTaskRemoveFromEventList+0xb4>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4313      	orrs	r3, r2
 8007448:	4a16      	ldr	r2, [pc, #88]	@ (80074a4 <xTaskRemoveFromEventList+0xb4>)
 800744a:	6013      	str	r3, [r2, #0]
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007450:	4613      	mov	r3, r2
 8007452:	009b      	lsls	r3, r3, #2
 8007454:	4413      	add	r3, r2
 8007456:	009b      	lsls	r3, r3, #2
 8007458:	4a13      	ldr	r2, [pc, #76]	@ (80074a8 <xTaskRemoveFromEventList+0xb8>)
 800745a:	441a      	add	r2, r3
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	3304      	adds	r3, #4
 8007460:	4619      	mov	r1, r3
 8007462:	4610      	mov	r0, r2
 8007464:	f7ff fa7c 	bl	8006960 <vListInsertEnd>
 8007468:	e005      	b.n	8007476 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	3318      	adds	r3, #24
 800746e:	4619      	mov	r1, r3
 8007470:	480e      	ldr	r0, [pc, #56]	@ (80074ac <xTaskRemoveFromEventList+0xbc>)
 8007472:	f7ff fa75 	bl	8006960 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800747a:	4b0d      	ldr	r3, [pc, #52]	@ (80074b0 <xTaskRemoveFromEventList+0xc0>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007480:	429a      	cmp	r2, r3
 8007482:	d905      	bls.n	8007490 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007484:	2301      	movs	r3, #1
 8007486:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007488:	4b0a      	ldr	r3, [pc, #40]	@ (80074b4 <xTaskRemoveFromEventList+0xc4>)
 800748a:	2201      	movs	r2, #1
 800748c:	601a      	str	r2, [r3, #0]
 800748e:	e001      	b.n	8007494 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007490:	2300      	movs	r3, #0
 8007492:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007494:	697b      	ldr	r3, [r7, #20]
}
 8007496:	4618      	mov	r0, r3
 8007498:	3718      	adds	r7, #24
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
 800749e:	bf00      	nop
 80074a0:	20000160 	.word	0x20000160
 80074a4:	20000148 	.word	0x20000148
 80074a8:	20000084 	.word	0x20000084
 80074ac:	20000118 	.word	0x20000118
 80074b0:	20000080 	.word	0x20000080
 80074b4:	20000154 	.word	0x20000154

080074b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80074b8:	b480      	push	{r7}
 80074ba:	b083      	sub	sp, #12
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80074c0:	4b06      	ldr	r3, [pc, #24]	@ (80074dc <vTaskInternalSetTimeOutState+0x24>)
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80074c8:	4b05      	ldr	r3, [pc, #20]	@ (80074e0 <vTaskInternalSetTimeOutState+0x28>)
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	605a      	str	r2, [r3, #4]
}
 80074d0:	bf00      	nop
 80074d2:	370c      	adds	r7, #12
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr
 80074dc:	20000158 	.word	0x20000158
 80074e0:	20000144 	.word	0x20000144

080074e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b088      	sub	sp, #32
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d10b      	bne.n	800750c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80074f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f8:	f383 8811 	msr	BASEPRI, r3
 80074fc:	f3bf 8f6f 	isb	sy
 8007500:	f3bf 8f4f 	dsb	sy
 8007504:	613b      	str	r3, [r7, #16]
}
 8007506:	bf00      	nop
 8007508:	bf00      	nop
 800750a:	e7fd      	b.n	8007508 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d10b      	bne.n	800752a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007516:	f383 8811 	msr	BASEPRI, r3
 800751a:	f3bf 8f6f 	isb	sy
 800751e:	f3bf 8f4f 	dsb	sy
 8007522:	60fb      	str	r3, [r7, #12]
}
 8007524:	bf00      	nop
 8007526:	bf00      	nop
 8007528:	e7fd      	b.n	8007526 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800752a:	f000 f98d 	bl	8007848 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800752e:	4b1d      	ldr	r3, [pc, #116]	@ (80075a4 <xTaskCheckForTimeOut+0xc0>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	69ba      	ldr	r2, [r7, #24]
 800753a:	1ad3      	subs	r3, r2, r3
 800753c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007546:	d102      	bne.n	800754e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007548:	2300      	movs	r3, #0
 800754a:	61fb      	str	r3, [r7, #28]
 800754c:	e023      	b.n	8007596 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	4b15      	ldr	r3, [pc, #84]	@ (80075a8 <xTaskCheckForTimeOut+0xc4>)
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	429a      	cmp	r2, r3
 8007558:	d007      	beq.n	800756a <xTaskCheckForTimeOut+0x86>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	69ba      	ldr	r2, [r7, #24]
 8007560:	429a      	cmp	r2, r3
 8007562:	d302      	bcc.n	800756a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007564:	2301      	movs	r3, #1
 8007566:	61fb      	str	r3, [r7, #28]
 8007568:	e015      	b.n	8007596 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	697a      	ldr	r2, [r7, #20]
 8007570:	429a      	cmp	r2, r3
 8007572:	d20b      	bcs.n	800758c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	1ad2      	subs	r2, r2, r3
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f7ff ff99 	bl	80074b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007586:	2300      	movs	r3, #0
 8007588:	61fb      	str	r3, [r7, #28]
 800758a:	e004      	b.n	8007596 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	2200      	movs	r2, #0
 8007590:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007592:	2301      	movs	r3, #1
 8007594:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007596:	f000 f989 	bl	80078ac <vPortExitCritical>

	return xReturn;
 800759a:	69fb      	ldr	r3, [r7, #28]
}
 800759c:	4618      	mov	r0, r3
 800759e:	3720      	adds	r7, #32
 80075a0:	46bd      	mov	sp, r7
 80075a2:	bd80      	pop	{r7, pc}
 80075a4:	20000144 	.word	0x20000144
 80075a8:	20000158 	.word	0x20000158

080075ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80075ac:	b480      	push	{r7}
 80075ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80075b0:	4b03      	ldr	r3, [pc, #12]	@ (80075c0 <vTaskMissedYield+0x14>)
 80075b2:	2201      	movs	r2, #1
 80075b4:	601a      	str	r2, [r3, #0]
}
 80075b6:	bf00      	nop
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr
 80075c0:	20000154 	.word	0x20000154

080075c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80075c4:	b480      	push	{r7}
 80075c6:	b083      	sub	sp, #12
 80075c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075ca:	4b0c      	ldr	r3, [pc, #48]	@ (80075fc <prvResetNextTaskUnblockTime+0x38>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d104      	bne.n	80075de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80075d4:	4b0a      	ldr	r3, [pc, #40]	@ (8007600 <prvResetNextTaskUnblockTime+0x3c>)
 80075d6:	f04f 32ff 	mov.w	r2, #4294967295
 80075da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80075dc:	e008      	b.n	80075f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075de:	4b07      	ldr	r3, [pc, #28]	@ (80075fc <prvResetNextTaskUnblockTime+0x38>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	68db      	ldr	r3, [r3, #12]
 80075e4:	68db      	ldr	r3, [r3, #12]
 80075e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	4a04      	ldr	r2, [pc, #16]	@ (8007600 <prvResetNextTaskUnblockTime+0x3c>)
 80075ee:	6013      	str	r3, [r2, #0]
}
 80075f0:	bf00      	nop
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr
 80075fc:	20000110 	.word	0x20000110
 8007600:	2000015c 	.word	0x2000015c

08007604 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007604:	b480      	push	{r7}
 8007606:	b083      	sub	sp, #12
 8007608:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800760a:	4b0b      	ldr	r3, [pc, #44]	@ (8007638 <xTaskGetSchedulerState+0x34>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d102      	bne.n	8007618 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007612:	2301      	movs	r3, #1
 8007614:	607b      	str	r3, [r7, #4]
 8007616:	e008      	b.n	800762a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007618:	4b08      	ldr	r3, [pc, #32]	@ (800763c <xTaskGetSchedulerState+0x38>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d102      	bne.n	8007626 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007620:	2302      	movs	r3, #2
 8007622:	607b      	str	r3, [r7, #4]
 8007624:	e001      	b.n	800762a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007626:	2300      	movs	r3, #0
 8007628:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800762a:	687b      	ldr	r3, [r7, #4]
	}
 800762c:	4618      	mov	r0, r3
 800762e:	370c      	adds	r7, #12
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr
 8007638:	2000014c 	.word	0x2000014c
 800763c:	20000160 	.word	0x20000160

08007640 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007640:	b580      	push	{r7, lr}
 8007642:	b086      	sub	sp, #24
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800764c:	2300      	movs	r3, #0
 800764e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d070      	beq.n	8007738 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007656:	4b3b      	ldr	r3, [pc, #236]	@ (8007744 <xTaskPriorityDisinherit+0x104>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	693a      	ldr	r2, [r7, #16]
 800765c:	429a      	cmp	r2, r3
 800765e:	d00b      	beq.n	8007678 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007664:	f383 8811 	msr	BASEPRI, r3
 8007668:	f3bf 8f6f 	isb	sy
 800766c:	f3bf 8f4f 	dsb	sy
 8007670:	60fb      	str	r3, [r7, #12]
}
 8007672:	bf00      	nop
 8007674:	bf00      	nop
 8007676:	e7fd      	b.n	8007674 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007678:	693b      	ldr	r3, [r7, #16]
 800767a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800767c:	2b00      	cmp	r3, #0
 800767e:	d10b      	bne.n	8007698 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007684:	f383 8811 	msr	BASEPRI, r3
 8007688:	f3bf 8f6f 	isb	sy
 800768c:	f3bf 8f4f 	dsb	sy
 8007690:	60bb      	str	r3, [r7, #8]
}
 8007692:	bf00      	nop
 8007694:	bf00      	nop
 8007696:	e7fd      	b.n	8007694 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800769c:	1e5a      	subs	r2, r3, #1
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d044      	beq.n	8007738 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d140      	bne.n	8007738 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	3304      	adds	r3, #4
 80076ba:	4618      	mov	r0, r3
 80076bc:	f7ff f9ad 	bl	8006a1a <uxListRemove>
 80076c0:	4603      	mov	r3, r0
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d115      	bne.n	80076f2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076ca:	491f      	ldr	r1, [pc, #124]	@ (8007748 <xTaskPriorityDisinherit+0x108>)
 80076cc:	4613      	mov	r3, r2
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	4413      	add	r3, r2
 80076d2:	009b      	lsls	r3, r3, #2
 80076d4:	440b      	add	r3, r1
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d10a      	bne.n	80076f2 <xTaskPriorityDisinherit+0xb2>
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e0:	2201      	movs	r2, #1
 80076e2:	fa02 f303 	lsl.w	r3, r2, r3
 80076e6:	43da      	mvns	r2, r3
 80076e8:	4b18      	ldr	r3, [pc, #96]	@ (800774c <xTaskPriorityDisinherit+0x10c>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4013      	ands	r3, r2
 80076ee:	4a17      	ldr	r2, [pc, #92]	@ (800774c <xTaskPriorityDisinherit+0x10c>)
 80076f0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076fe:	f1c3 0207 	rsb	r2, r3, #7
 8007702:	693b      	ldr	r3, [r7, #16]
 8007704:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800770a:	2201      	movs	r2, #1
 800770c:	409a      	lsls	r2, r3
 800770e:	4b0f      	ldr	r3, [pc, #60]	@ (800774c <xTaskPriorityDisinherit+0x10c>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	4313      	orrs	r3, r2
 8007714:	4a0d      	ldr	r2, [pc, #52]	@ (800774c <xTaskPriorityDisinherit+0x10c>)
 8007716:	6013      	str	r3, [r2, #0]
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800771c:	4613      	mov	r3, r2
 800771e:	009b      	lsls	r3, r3, #2
 8007720:	4413      	add	r3, r2
 8007722:	009b      	lsls	r3, r3, #2
 8007724:	4a08      	ldr	r2, [pc, #32]	@ (8007748 <xTaskPriorityDisinherit+0x108>)
 8007726:	441a      	add	r2, r3
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	3304      	adds	r3, #4
 800772c:	4619      	mov	r1, r3
 800772e:	4610      	mov	r0, r2
 8007730:	f7ff f916 	bl	8006960 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007734:	2301      	movs	r3, #1
 8007736:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007738:	697b      	ldr	r3, [r7, #20]
	}
 800773a:	4618      	mov	r0, r3
 800773c:	3718      	adds	r7, #24
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}
 8007742:	bf00      	nop
 8007744:	20000080 	.word	0x20000080
 8007748:	20000084 	.word	0x20000084
 800774c:	20000148 	.word	0x20000148

08007750 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b084      	sub	sp, #16
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800775a:	4b29      	ldr	r3, [pc, #164]	@ (8007800 <prvAddCurrentTaskToDelayedList+0xb0>)
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007760:	4b28      	ldr	r3, [pc, #160]	@ (8007804 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	3304      	adds	r3, #4
 8007766:	4618      	mov	r0, r3
 8007768:	f7ff f957 	bl	8006a1a <uxListRemove>
 800776c:	4603      	mov	r3, r0
 800776e:	2b00      	cmp	r3, #0
 8007770:	d10b      	bne.n	800778a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007772:	4b24      	ldr	r3, [pc, #144]	@ (8007804 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007778:	2201      	movs	r2, #1
 800777a:	fa02 f303 	lsl.w	r3, r2, r3
 800777e:	43da      	mvns	r2, r3
 8007780:	4b21      	ldr	r3, [pc, #132]	@ (8007808 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4013      	ands	r3, r2
 8007786:	4a20      	ldr	r2, [pc, #128]	@ (8007808 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007788:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007790:	d10a      	bne.n	80077a8 <prvAddCurrentTaskToDelayedList+0x58>
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d007      	beq.n	80077a8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007798:	4b1a      	ldr	r3, [pc, #104]	@ (8007804 <prvAddCurrentTaskToDelayedList+0xb4>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	3304      	adds	r3, #4
 800779e:	4619      	mov	r1, r3
 80077a0:	481a      	ldr	r0, [pc, #104]	@ (800780c <prvAddCurrentTaskToDelayedList+0xbc>)
 80077a2:	f7ff f8dd 	bl	8006960 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80077a6:	e026      	b.n	80077f6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80077a8:	68fa      	ldr	r2, [r7, #12]
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4413      	add	r3, r2
 80077ae:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80077b0:	4b14      	ldr	r3, [pc, #80]	@ (8007804 <prvAddCurrentTaskToDelayedList+0xb4>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	68ba      	ldr	r2, [r7, #8]
 80077b6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80077b8:	68ba      	ldr	r2, [r7, #8]
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	429a      	cmp	r2, r3
 80077be:	d209      	bcs.n	80077d4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80077c0:	4b13      	ldr	r3, [pc, #76]	@ (8007810 <prvAddCurrentTaskToDelayedList+0xc0>)
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007804 <prvAddCurrentTaskToDelayedList+0xb4>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	3304      	adds	r3, #4
 80077ca:	4619      	mov	r1, r3
 80077cc:	4610      	mov	r0, r2
 80077ce:	f7ff f8eb 	bl	80069a8 <vListInsert>
}
 80077d2:	e010      	b.n	80077f6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80077d4:	4b0f      	ldr	r3, [pc, #60]	@ (8007814 <prvAddCurrentTaskToDelayedList+0xc4>)
 80077d6:	681a      	ldr	r2, [r3, #0]
 80077d8:	4b0a      	ldr	r3, [pc, #40]	@ (8007804 <prvAddCurrentTaskToDelayedList+0xb4>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	3304      	adds	r3, #4
 80077de:	4619      	mov	r1, r3
 80077e0:	4610      	mov	r0, r2
 80077e2:	f7ff f8e1 	bl	80069a8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80077e6:	4b0c      	ldr	r3, [pc, #48]	@ (8007818 <prvAddCurrentTaskToDelayedList+0xc8>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68ba      	ldr	r2, [r7, #8]
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d202      	bcs.n	80077f6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80077f0:	4a09      	ldr	r2, [pc, #36]	@ (8007818 <prvAddCurrentTaskToDelayedList+0xc8>)
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	6013      	str	r3, [r2, #0]
}
 80077f6:	bf00      	nop
 80077f8:	3710      	adds	r7, #16
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	20000144 	.word	0x20000144
 8007804:	20000080 	.word	0x20000080
 8007808:	20000148 	.word	0x20000148
 800780c:	2000012c 	.word	0x2000012c
 8007810:	20000114 	.word	0x20000114
 8007814:	20000110 	.word	0x20000110
 8007818:	2000015c 	.word	0x2000015c
 800781c:	00000000 	.word	0x00000000

08007820 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007820:	4b07      	ldr	r3, [pc, #28]	@ (8007840 <pxCurrentTCBConst2>)
 8007822:	6819      	ldr	r1, [r3, #0]
 8007824:	6808      	ldr	r0, [r1, #0]
 8007826:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800782a:	f380 8809 	msr	PSP, r0
 800782e:	f3bf 8f6f 	isb	sy
 8007832:	f04f 0000 	mov.w	r0, #0
 8007836:	f380 8811 	msr	BASEPRI, r0
 800783a:	4770      	bx	lr
 800783c:	f3af 8000 	nop.w

08007840 <pxCurrentTCBConst2>:
 8007840:	20000080 	.word	0x20000080
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007844:	bf00      	nop
 8007846:	bf00      	nop

08007848 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
	__asm volatile
 800784e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007852:	f383 8811 	msr	BASEPRI, r3
 8007856:	f3bf 8f6f 	isb	sy
 800785a:	f3bf 8f4f 	dsb	sy
 800785e:	607b      	str	r3, [r7, #4]
}
 8007860:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007862:	4b10      	ldr	r3, [pc, #64]	@ (80078a4 <vPortEnterCritical+0x5c>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	3301      	adds	r3, #1
 8007868:	4a0e      	ldr	r2, [pc, #56]	@ (80078a4 <vPortEnterCritical+0x5c>)
 800786a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800786c:	4b0d      	ldr	r3, [pc, #52]	@ (80078a4 <vPortEnterCritical+0x5c>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	2b01      	cmp	r3, #1
 8007872:	d110      	bne.n	8007896 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007874:	4b0c      	ldr	r3, [pc, #48]	@ (80078a8 <vPortEnterCritical+0x60>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	b2db      	uxtb	r3, r3
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00b      	beq.n	8007896 <vPortEnterCritical+0x4e>
	__asm volatile
 800787e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007882:	f383 8811 	msr	BASEPRI, r3
 8007886:	f3bf 8f6f 	isb	sy
 800788a:	f3bf 8f4f 	dsb	sy
 800788e:	603b      	str	r3, [r7, #0]
}
 8007890:	bf00      	nop
 8007892:	bf00      	nop
 8007894:	e7fd      	b.n	8007892 <vPortEnterCritical+0x4a>
	}
}
 8007896:	bf00      	nop
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr
 80078a2:	bf00      	nop
 80078a4:	20000008 	.word	0x20000008
 80078a8:	e000ed04 	.word	0xe000ed04

080078ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80078b2:	4b12      	ldr	r3, [pc, #72]	@ (80078fc <vPortExitCritical+0x50>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d10b      	bne.n	80078d2 <vPortExitCritical+0x26>
	__asm volatile
 80078ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078be:	f383 8811 	msr	BASEPRI, r3
 80078c2:	f3bf 8f6f 	isb	sy
 80078c6:	f3bf 8f4f 	dsb	sy
 80078ca:	607b      	str	r3, [r7, #4]
}
 80078cc:	bf00      	nop
 80078ce:	bf00      	nop
 80078d0:	e7fd      	b.n	80078ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80078d2:	4b0a      	ldr	r3, [pc, #40]	@ (80078fc <vPortExitCritical+0x50>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	3b01      	subs	r3, #1
 80078d8:	4a08      	ldr	r2, [pc, #32]	@ (80078fc <vPortExitCritical+0x50>)
 80078da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80078dc:	4b07      	ldr	r3, [pc, #28]	@ (80078fc <vPortExitCritical+0x50>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d105      	bne.n	80078f0 <vPortExitCritical+0x44>
 80078e4:	2300      	movs	r3, #0
 80078e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	f383 8811 	msr	BASEPRI, r3
}
 80078ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr
 80078fc:	20000008 	.word	0x20000008

08007900 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007900:	f3ef 8009 	mrs	r0, PSP
 8007904:	f3bf 8f6f 	isb	sy
 8007908:	4b15      	ldr	r3, [pc, #84]	@ (8007960 <pxCurrentTCBConst>)
 800790a:	681a      	ldr	r2, [r3, #0]
 800790c:	f01e 0f10 	tst.w	lr, #16
 8007910:	bf08      	it	eq
 8007912:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007916:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800791a:	6010      	str	r0, [r2, #0]
 800791c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007920:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007924:	f380 8811 	msr	BASEPRI, r0
 8007928:	f3bf 8f4f 	dsb	sy
 800792c:	f3bf 8f6f 	isb	sy
 8007930:	f7ff fcb6 	bl	80072a0 <vTaskSwitchContext>
 8007934:	f04f 0000 	mov.w	r0, #0
 8007938:	f380 8811 	msr	BASEPRI, r0
 800793c:	bc09      	pop	{r0, r3}
 800793e:	6819      	ldr	r1, [r3, #0]
 8007940:	6808      	ldr	r0, [r1, #0]
 8007942:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007946:	f01e 0f10 	tst.w	lr, #16
 800794a:	bf08      	it	eq
 800794c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007950:	f380 8809 	msr	PSP, r0
 8007954:	f3bf 8f6f 	isb	sy
 8007958:	4770      	bx	lr
 800795a:	bf00      	nop
 800795c:	f3af 8000 	nop.w

08007960 <pxCurrentTCBConst>:
 8007960:	20000080 	.word	0x20000080
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007964:	bf00      	nop
 8007966:	bf00      	nop

08007968 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b082      	sub	sp, #8
 800796c:	af00      	add	r7, sp, #0
	__asm volatile
 800796e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007972:	f383 8811 	msr	BASEPRI, r3
 8007976:	f3bf 8f6f 	isb	sy
 800797a:	f3bf 8f4f 	dsb	sy
 800797e:	607b      	str	r3, [r7, #4]
}
 8007980:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007982:	f7ff fbd3 	bl	800712c <xTaskIncrementTick>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d003      	beq.n	8007994 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800798c:	4b06      	ldr	r3, [pc, #24]	@ (80079a8 <SysTick_Handler+0x40>)
 800798e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007992:	601a      	str	r2, [r3, #0]
 8007994:	2300      	movs	r3, #0
 8007996:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	f383 8811 	msr	BASEPRI, r3
}
 800799e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80079a0:	bf00      	nop
 80079a2:	3708      	adds	r7, #8
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}
 80079a8:	e000ed04 	.word	0xe000ed04

080079ac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80079ac:	b480      	push	{r7}
 80079ae:	b085      	sub	sp, #20
 80079b0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80079b2:	f3ef 8305 	mrs	r3, IPSR
 80079b6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2b0f      	cmp	r3, #15
 80079bc:	d915      	bls.n	80079ea <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80079be:	4a18      	ldr	r2, [pc, #96]	@ (8007a20 <vPortValidateInterruptPriority+0x74>)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	4413      	add	r3, r2
 80079c4:	781b      	ldrb	r3, [r3, #0]
 80079c6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80079c8:	4b16      	ldr	r3, [pc, #88]	@ (8007a24 <vPortValidateInterruptPriority+0x78>)
 80079ca:	781b      	ldrb	r3, [r3, #0]
 80079cc:	7afa      	ldrb	r2, [r7, #11]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d20b      	bcs.n	80079ea <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80079d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d6:	f383 8811 	msr	BASEPRI, r3
 80079da:	f3bf 8f6f 	isb	sy
 80079de:	f3bf 8f4f 	dsb	sy
 80079e2:	607b      	str	r3, [r7, #4]
}
 80079e4:	bf00      	nop
 80079e6:	bf00      	nop
 80079e8:	e7fd      	b.n	80079e6 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80079ea:	4b0f      	ldr	r3, [pc, #60]	@ (8007a28 <vPortValidateInterruptPriority+0x7c>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80079f2:	4b0e      	ldr	r3, [pc, #56]	@ (8007a2c <vPortValidateInterruptPriority+0x80>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d90b      	bls.n	8007a12 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80079fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fe:	f383 8811 	msr	BASEPRI, r3
 8007a02:	f3bf 8f6f 	isb	sy
 8007a06:	f3bf 8f4f 	dsb	sy
 8007a0a:	603b      	str	r3, [r7, #0]
}
 8007a0c:	bf00      	nop
 8007a0e:	bf00      	nop
 8007a10:	e7fd      	b.n	8007a0e <vPortValidateInterruptPriority+0x62>
	}
 8007a12:	bf00      	nop
 8007a14:	3714      	adds	r7, #20
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr
 8007a1e:	bf00      	nop
 8007a20:	e000e3f0 	.word	0xe000e3f0
 8007a24:	20000164 	.word	0x20000164
 8007a28:	e000ed0c 	.word	0xe000ed0c
 8007a2c:	20000168 	.word	0x20000168

08007a30 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8007a34:	4b06      	ldr	r3, [pc, #24]	@ (8007a50 <MX_CRC_Init+0x20>)
 8007a36:	4a07      	ldr	r2, [pc, #28]	@ (8007a54 <MX_CRC_Init+0x24>)
 8007a38:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8007a3a:	4805      	ldr	r0, [pc, #20]	@ (8007a50 <MX_CRC_Init+0x20>)
 8007a3c:	f7f8 ff0e 	bl	800085c <HAL_CRC_Init>
 8007a40:	4603      	mov	r3, r0
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d001      	beq.n	8007a4a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8007a46:	f001 f99d 	bl	8008d84 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8007a4a:	bf00      	nop
 8007a4c:	bd80      	pop	{r7, pc}
 8007a4e:	bf00      	nop
 8007a50:	2000016c 	.word	0x2000016c
 8007a54:	40023000 	.word	0x40023000

08007a58 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b085      	sub	sp, #20
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a0b      	ldr	r2, [pc, #44]	@ (8007a94 <HAL_CRC_MspInit+0x3c>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d10d      	bne.n	8007a86 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	60fb      	str	r3, [r7, #12]
 8007a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8007a98 <HAL_CRC_MspInit+0x40>)
 8007a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a72:	4a09      	ldr	r2, [pc, #36]	@ (8007a98 <HAL_CRC_MspInit+0x40>)
 8007a74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8007a7a:	4b07      	ldr	r3, [pc, #28]	@ (8007a98 <HAL_CRC_MspInit+0x40>)
 8007a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007a82:	60fb      	str	r3, [r7, #12]
 8007a84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8007a86:	bf00      	nop
 8007a88:	3714      	adds	r7, #20
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop
 8007a94:	40023000 	.word	0x40023000
 8007a98:	40023800 	.word	0x40023800

08007a9c <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8007aa0:	4b15      	ldr	r3, [pc, #84]	@ (8007af8 <MX_DMA2D_Init+0x5c>)
 8007aa2:	4a16      	ldr	r2, [pc, #88]	@ (8007afc <MX_DMA2D_Init+0x60>)
 8007aa4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8007aa6:	4b14      	ldr	r3, [pc, #80]	@ (8007af8 <MX_DMA2D_Init+0x5c>)
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8007aac:	4b12      	ldr	r3, [pc, #72]	@ (8007af8 <MX_DMA2D_Init+0x5c>)
 8007aae:	2200      	movs	r2, #0
 8007ab0:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8007ab2:	4b11      	ldr	r3, [pc, #68]	@ (8007af8 <MX_DMA2D_Init+0x5c>)
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8007ab8:	4b0f      	ldr	r3, [pc, #60]	@ (8007af8 <MX_DMA2D_Init+0x5c>)
 8007aba:	2200      	movs	r2, #0
 8007abc:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8007abe:	4b0e      	ldr	r3, [pc, #56]	@ (8007af8 <MX_DMA2D_Init+0x5c>)
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8007ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8007af8 <MX_DMA2D_Init+0x5c>)
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8007aca:	4b0b      	ldr	r3, [pc, #44]	@ (8007af8 <MX_DMA2D_Init+0x5c>)
 8007acc:	2200      	movs	r2, #0
 8007ace:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8007ad0:	4809      	ldr	r0, [pc, #36]	@ (8007af8 <MX_DMA2D_Init+0x5c>)
 8007ad2:	f7f8 fedf 	bl	8000894 <HAL_DMA2D_Init>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d001      	beq.n	8007ae0 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8007adc:	f001 f952 	bl	8008d84 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8007ae0:	2101      	movs	r1, #1
 8007ae2:	4805      	ldr	r0, [pc, #20]	@ (8007af8 <MX_DMA2D_Init+0x5c>)
 8007ae4:	f7f9 f830 	bl	8000b48 <HAL_DMA2D_ConfigLayer>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d001      	beq.n	8007af2 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8007aee:	f001 f949 	bl	8008d84 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8007af2:	bf00      	nop
 8007af4:	bd80      	pop	{r7, pc}
 8007af6:	bf00      	nop
 8007af8:	20000174 	.word	0x20000174
 8007afc:	4002b000 	.word	0x4002b000

08007b00 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b084      	sub	sp, #16
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a0e      	ldr	r2, [pc, #56]	@ (8007b48 <HAL_DMA2D_MspInit+0x48>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d115      	bne.n	8007b3e <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8007b12:	2300      	movs	r3, #0
 8007b14:	60fb      	str	r3, [r7, #12]
 8007b16:	4b0d      	ldr	r3, [pc, #52]	@ (8007b4c <HAL_DMA2D_MspInit+0x4c>)
 8007b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b1a:	4a0c      	ldr	r2, [pc, #48]	@ (8007b4c <HAL_DMA2D_MspInit+0x4c>)
 8007b1c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b22:	4b0a      	ldr	r3, [pc, #40]	@ (8007b4c <HAL_DMA2D_MspInit+0x4c>)
 8007b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b2a:	60fb      	str	r3, [r7, #12]
 8007b2c:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8007b2e:	2200      	movs	r2, #0
 8007b30:	2105      	movs	r1, #5
 8007b32:	205a      	movs	r0, #90	@ 0x5a
 8007b34:	f7f8 fe68 	bl	8000808 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8007b38:	205a      	movs	r0, #90	@ 0x5a
 8007b3a:	f7f8 fe81 	bl	8000840 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8007b3e:	bf00      	nop
 8007b40:	3710      	adds	r7, #16
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop
 8007b48:	4002b000 	.word	0x4002b000
 8007b4c:	40023800 	.word	0x40023800

08007b50 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b088      	sub	sp, #32
 8007b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8007b56:	1d3b      	adds	r3, r7, #4
 8007b58:	2200      	movs	r2, #0
 8007b5a:	601a      	str	r2, [r3, #0]
 8007b5c:	605a      	str	r2, [r3, #4]
 8007b5e:	609a      	str	r2, [r3, #8]
 8007b60:	60da      	str	r2, [r3, #12]
 8007b62:	611a      	str	r2, [r3, #16]
 8007b64:	615a      	str	r2, [r3, #20]
 8007b66:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8007b68:	4b1f      	ldr	r3, [pc, #124]	@ (8007be8 <MX_FMC_Init+0x98>)
 8007b6a:	4a20      	ldr	r2, [pc, #128]	@ (8007bec <MX_FMC_Init+0x9c>)
 8007b6c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8007b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8007be8 <MX_FMC_Init+0x98>)
 8007b70:	2201      	movs	r2, #1
 8007b72:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8007b74:	4b1c      	ldr	r3, [pc, #112]	@ (8007be8 <MX_FMC_Init+0x98>)
 8007b76:	2200      	movs	r2, #0
 8007b78:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8007b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8007be8 <MX_FMC_Init+0x98>)
 8007b7c:	2204      	movs	r2, #4
 8007b7e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8007b80:	4b19      	ldr	r3, [pc, #100]	@ (8007be8 <MX_FMC_Init+0x98>)
 8007b82:	2210      	movs	r2, #16
 8007b84:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8007b86:	4b18      	ldr	r3, [pc, #96]	@ (8007be8 <MX_FMC_Init+0x98>)
 8007b88:	2240      	movs	r2, #64	@ 0x40
 8007b8a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8007b8c:	4b16      	ldr	r3, [pc, #88]	@ (8007be8 <MX_FMC_Init+0x98>)
 8007b8e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8007b92:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8007b94:	4b14      	ldr	r3, [pc, #80]	@ (8007be8 <MX_FMC_Init+0x98>)
 8007b96:	2200      	movs	r2, #0
 8007b98:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8007b9a:	4b13      	ldr	r3, [pc, #76]	@ (8007be8 <MX_FMC_Init+0x98>)
 8007b9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007ba0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8007ba2:	4b11      	ldr	r3, [pc, #68]	@ (8007be8 <MX_FMC_Init+0x98>)
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8007ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8007be8 <MX_FMC_Init+0x98>)
 8007baa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007bae:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8007bb0:	2302      	movs	r3, #2
 8007bb2:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8007bb4:	2307      	movs	r3, #7
 8007bb6:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8007bb8:	2304      	movs	r3, #4
 8007bba:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8007bbc:	2307      	movs	r3, #7
 8007bbe:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8007bc0:	2303      	movs	r3, #3
 8007bc2:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8007bc8:	2302      	movs	r3, #2
 8007bca:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8007bcc:	1d3b      	adds	r3, r7, #4
 8007bce:	4619      	mov	r1, r3
 8007bd0:	4805      	ldr	r0, [pc, #20]	@ (8007be8 <MX_FMC_Init+0x98>)
 8007bd2:	f7fc fb11 	bl	80041f8 <HAL_SDRAM_Init>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d001      	beq.n	8007be0 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8007bdc:	f001 f8d2 	bl	8008d84 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8007be0:	bf00      	nop
 8007be2:	3720      	adds	r7, #32
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}
 8007be8:	200001b4 	.word	0x200001b4
 8007bec:	a0000140 	.word	0xa0000140

08007bf0 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b086      	sub	sp, #24
 8007bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007bf6:	1d3b      	adds	r3, r7, #4
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	601a      	str	r2, [r3, #0]
 8007bfc:	605a      	str	r2, [r3, #4]
 8007bfe:	609a      	str	r2, [r3, #8]
 8007c00:	60da      	str	r2, [r3, #12]
 8007c02:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8007c04:	4b3b      	ldr	r3, [pc, #236]	@ (8007cf4 <HAL_FMC_MspInit+0x104>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d16f      	bne.n	8007cec <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8007c0c:	4b39      	ldr	r3, [pc, #228]	@ (8007cf4 <HAL_FMC_MspInit+0x104>)
 8007c0e:	2201      	movs	r2, #1
 8007c10:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8007c12:	2300      	movs	r3, #0
 8007c14:	603b      	str	r3, [r7, #0]
 8007c16:	4b38      	ldr	r3, [pc, #224]	@ (8007cf8 <HAL_FMC_MspInit+0x108>)
 8007c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c1a:	4a37      	ldr	r2, [pc, #220]	@ (8007cf8 <HAL_FMC_MspInit+0x108>)
 8007c1c:	f043 0301 	orr.w	r3, r3, #1
 8007c20:	6393      	str	r3, [r2, #56]	@ 0x38
 8007c22:	4b35      	ldr	r3, [pc, #212]	@ (8007cf8 <HAL_FMC_MspInit+0x108>)
 8007c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c26:	f003 0301 	and.w	r3, r3, #1
 8007c2a:	603b      	str	r3, [r7, #0]
 8007c2c:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8007c2e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8007c32:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c34:	2302      	movs	r3, #2
 8007c36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c3c:	2303      	movs	r3, #3
 8007c3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007c40:	230c      	movs	r3, #12
 8007c42:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007c44:	1d3b      	adds	r3, r7, #4
 8007c46:	4619      	mov	r1, r3
 8007c48:	482c      	ldr	r0, [pc, #176]	@ (8007cfc <HAL_FMC_MspInit+0x10c>)
 8007c4a:	f7f9 f80f 	bl	8000c6c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8007c4e:	2301      	movs	r3, #1
 8007c50:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c52:	2302      	movs	r3, #2
 8007c54:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c56:	2300      	movs	r3, #0
 8007c58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c5a:	2303      	movs	r3, #3
 8007c5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007c5e:	230c      	movs	r3, #12
 8007c60:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8007c62:	1d3b      	adds	r3, r7, #4
 8007c64:	4619      	mov	r1, r3
 8007c66:	4826      	ldr	r0, [pc, #152]	@ (8007d00 <HAL_FMC_MspInit+0x110>)
 8007c68:	f7f9 f800 	bl	8000c6c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8007c6c:	f248 1333 	movw	r3, #33075	@ 0x8133
 8007c70:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c72:	2302      	movs	r3, #2
 8007c74:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c76:	2300      	movs	r3, #0
 8007c78:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c7a:	2303      	movs	r3, #3
 8007c7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007c7e:	230c      	movs	r3, #12
 8007c80:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007c82:	1d3b      	adds	r3, r7, #4
 8007c84:	4619      	mov	r1, r3
 8007c86:	481f      	ldr	r0, [pc, #124]	@ (8007d04 <HAL_FMC_MspInit+0x114>)
 8007c88:	f7f8 fff0 	bl	8000c6c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8007c8c:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8007c90:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c92:	2302      	movs	r3, #2
 8007c94:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c96:	2300      	movs	r3, #0
 8007c98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c9a:	2303      	movs	r3, #3
 8007c9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007c9e:	230c      	movs	r3, #12
 8007ca0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007ca2:	1d3b      	adds	r3, r7, #4
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	4818      	ldr	r0, [pc, #96]	@ (8007d08 <HAL_FMC_MspInit+0x118>)
 8007ca8:	f7f8 ffe0 	bl	8000c6c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8007cac:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8007cb0:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007cb2:	2302      	movs	r3, #2
 8007cb4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007cba:	2303      	movs	r3, #3
 8007cbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007cbe:	230c      	movs	r3, #12
 8007cc0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007cc2:	1d3b      	adds	r3, r7, #4
 8007cc4:	4619      	mov	r1, r3
 8007cc6:	4811      	ldr	r0, [pc, #68]	@ (8007d0c <HAL_FMC_MspInit+0x11c>)
 8007cc8:	f7f8 ffd0 	bl	8000c6c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8007ccc:	2360      	movs	r3, #96	@ 0x60
 8007cce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007cd0:	2302      	movs	r3, #2
 8007cd2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007cd8:	2303      	movs	r3, #3
 8007cda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007cdc:	230c      	movs	r3, #12
 8007cde:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007ce0:	1d3b      	adds	r3, r7, #4
 8007ce2:	4619      	mov	r1, r3
 8007ce4:	480a      	ldr	r0, [pc, #40]	@ (8007d10 <HAL_FMC_MspInit+0x120>)
 8007ce6:	f7f8 ffc1 	bl	8000c6c <HAL_GPIO_Init>
 8007cea:	e000      	b.n	8007cee <HAL_FMC_MspInit+0xfe>
    return;
 8007cec:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8007cee:	3718      	adds	r7, #24
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}
 8007cf4:	200001e8 	.word	0x200001e8
 8007cf8:	40023800 	.word	0x40023800
 8007cfc:	40021400 	.word	0x40021400
 8007d00:	40020800 	.word	0x40020800
 8007d04:	40021800 	.word	0x40021800
 8007d08:	40021000 	.word	0x40021000
 8007d0c:	40020c00 	.word	0x40020c00
 8007d10:	40020400 	.word	0x40020400

08007d14 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b082      	sub	sp, #8
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8007d1c:	f7ff ff68 	bl	8007bf0 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8007d20:	bf00      	nop
 8007d22:	3708      	adds	r7, #8
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}

08007d28 <vApplicationStackOverflowHook>:
}
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
 8007d30:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8007d32:	bf00      	nop
 8007d34:	370c      	adds	r7, #12
 8007d36:	46bd      	mov	sp, r7
 8007d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3c:	4770      	bx	lr
	...

08007d40 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b08e      	sub	sp, #56	@ 0x38
 8007d44:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007d46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	601a      	str	r2, [r3, #0]
 8007d4e:	605a      	str	r2, [r3, #4]
 8007d50:	609a      	str	r2, [r3, #8]
 8007d52:	60da      	str	r2, [r3, #12]
 8007d54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007d56:	2300      	movs	r3, #0
 8007d58:	623b      	str	r3, [r7, #32]
 8007d5a:	4b7d      	ldr	r3, [pc, #500]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d5e:	4a7c      	ldr	r2, [pc, #496]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007d60:	f043 0304 	orr.w	r3, r3, #4
 8007d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8007d66:	4b7a      	ldr	r3, [pc, #488]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d6a:	f003 0304 	and.w	r3, r3, #4
 8007d6e:	623b      	str	r3, [r7, #32]
 8007d70:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8007d72:	2300      	movs	r3, #0
 8007d74:	61fb      	str	r3, [r7, #28]
 8007d76:	4b76      	ldr	r3, [pc, #472]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d7a:	4a75      	ldr	r2, [pc, #468]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007d7c:	f043 0320 	orr.w	r3, r3, #32
 8007d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8007d82:	4b73      	ldr	r3, [pc, #460]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d86:	f003 0320 	and.w	r3, r3, #32
 8007d8a:	61fb      	str	r3, [r7, #28]
 8007d8c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8007d8e:	2300      	movs	r3, #0
 8007d90:	61bb      	str	r3, [r7, #24]
 8007d92:	4b6f      	ldr	r3, [pc, #444]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d96:	4a6e      	ldr	r2, [pc, #440]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007d98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8007d9e:	4b6c      	ldr	r3, [pc, #432]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007da6:	61bb      	str	r3, [r7, #24]
 8007da8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007daa:	2300      	movs	r3, #0
 8007dac:	617b      	str	r3, [r7, #20]
 8007dae:	4b68      	ldr	r3, [pc, #416]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007db2:	4a67      	ldr	r2, [pc, #412]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007db4:	f043 0301 	orr.w	r3, r3, #1
 8007db8:	6313      	str	r3, [r2, #48]	@ 0x30
 8007dba:	4b65      	ldr	r3, [pc, #404]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dbe:	f003 0301 	and.w	r3, r3, #1
 8007dc2:	617b      	str	r3, [r7, #20]
 8007dc4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	613b      	str	r3, [r7, #16]
 8007dca:	4b61      	ldr	r3, [pc, #388]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dce:	4a60      	ldr	r2, [pc, #384]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007dd0:	f043 0302 	orr.w	r3, r3, #2
 8007dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8007dd6:	4b5e      	ldr	r3, [pc, #376]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dda:	f003 0302 	and.w	r3, r3, #2
 8007dde:	613b      	str	r3, [r7, #16]
 8007de0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8007de2:	2300      	movs	r3, #0
 8007de4:	60fb      	str	r3, [r7, #12]
 8007de6:	4b5a      	ldr	r3, [pc, #360]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dea:	4a59      	ldr	r2, [pc, #356]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007dec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8007df2:	4b57      	ldr	r3, [pc, #348]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007df6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dfa:	60fb      	str	r3, [r7, #12]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007dfe:	2300      	movs	r3, #0
 8007e00:	60bb      	str	r3, [r7, #8]
 8007e02:	4b53      	ldr	r3, [pc, #332]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e06:	4a52      	ldr	r2, [pc, #328]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007e08:	f043 0310 	orr.w	r3, r3, #16
 8007e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8007e0e:	4b50      	ldr	r3, [pc, #320]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e12:	f003 0310 	and.w	r3, r3, #16
 8007e16:	60bb      	str	r3, [r7, #8]
 8007e18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	607b      	str	r3, [r7, #4]
 8007e1e:	4b4c      	ldr	r3, [pc, #304]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e22:	4a4b      	ldr	r2, [pc, #300]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007e24:	f043 0308 	orr.w	r3, r3, #8
 8007e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8007e2a:	4b49      	ldr	r3, [pc, #292]	@ (8007f50 <MX_GPIO_Init+0x210>)
 8007e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e2e:	f003 0308 	and.w	r3, r3, #8
 8007e32:	607b      	str	r3, [r7, #4]
 8007e34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8007e36:	2201      	movs	r2, #1
 8007e38:	2102      	movs	r1, #2
 8007e3a:	4846      	ldr	r0, [pc, #280]	@ (8007f54 <MX_GPIO_Init+0x214>)
 8007e3c:	f7f9 f8c2 	bl	8000fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8007e40:	2200      	movs	r2, #0
 8007e42:	2114      	movs	r1, #20
 8007e44:	4843      	ldr	r0, [pc, #268]	@ (8007f54 <MX_GPIO_Init+0x214>)
 8007e46:	f7f9 f8bd 	bl	8000fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	2180      	movs	r1, #128	@ 0x80
 8007e4e:	4842      	ldr	r0, [pc, #264]	@ (8007f58 <MX_GPIO_Init+0x218>)
 8007e50:	f7f9 f8b8 	bl	8000fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8007e54:	2200      	movs	r2, #0
 8007e56:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8007e5a:	4840      	ldr	r0, [pc, #256]	@ (8007f5c <MX_GPIO_Init+0x21c>)
 8007e5c:	f7f9 f8b2 	bl	8000fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8007e60:	2200      	movs	r2, #0
 8007e62:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8007e66:	483e      	ldr	r0, [pc, #248]	@ (8007f60 <MX_GPIO_Init+0x220>)
 8007e68:	f7f9 f8ac 	bl	8000fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GYRO_CS_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8007e6c:	2316      	movs	r3, #22
 8007e6e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007e70:	2301      	movs	r3, #1
 8007e72:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e74:	2300      	movs	r3, #0
 8007e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007e7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e80:	4619      	mov	r1, r3
 8007e82:	4834      	ldr	r0, [pc, #208]	@ (8007f54 <MX_GPIO_Init+0x214>)
 8007e84:	f7f8 fef2 	bl	8000c6c <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8007e88:	f248 0307 	movw	r3, #32775	@ 0x8007
 8007e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8007e8e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8007e92:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e94:	2300      	movs	r3, #0
 8007e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e9c:	4619      	mov	r1, r3
 8007e9e:	482e      	ldr	r0, [pc, #184]	@ (8007f58 <MX_GPIO_Init+0x218>)
 8007ea0:	f7f8 fee4 	bl	8000c6c <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8007ea4:	2380      	movs	r3, #128	@ 0x80
 8007ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007eac:	2300      	movs	r3, #0
 8007eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8007eb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007eb8:	4619      	mov	r1, r3
 8007eba:	4827      	ldr	r0, [pc, #156]	@ (8007f58 <MX_GPIO_Init+0x218>)
 8007ebc:	f7f8 fed6 	bl	8000c6c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8007ec0:	2320      	movs	r3, #32
 8007ec2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8007ec4:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8007ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8007ece:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	481f      	ldr	r0, [pc, #124]	@ (8007f54 <MX_GPIO_Init+0x214>)
 8007ed6:	f7f8 fec9 	bl	8000c6c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8007eda:	2304      	movs	r3, #4
 8007edc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8007ee6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007eea:	4619      	mov	r1, r3
 8007eec:	481d      	ldr	r0, [pc, #116]	@ (8007f64 <MX_GPIO_Init+0x224>)
 8007eee:	f7f8 febd 	bl	8000c6c <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8007ef2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007ef6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007efc:	2300      	movs	r3, #0
 8007efe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8007f00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f04:	4619      	mov	r1, r3
 8007f06:	4815      	ldr	r0, [pc, #84]	@ (8007f5c <MX_GPIO_Init+0x21c>)
 8007f08:	f7f8 feb0 	bl	8000c6c <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8007f0c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8007f10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007f12:	2301      	movs	r3, #1
 8007f14:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f16:	2300      	movs	r3, #0
 8007f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007f1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f22:	4619      	mov	r1, r3
 8007f24:	480d      	ldr	r0, [pc, #52]	@ (8007f5c <MX_GPIO_Init+0x21c>)
 8007f26:	f7f8 fea1 	bl	8000c6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8007f2a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8007f2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007f30:	2301      	movs	r3, #1
 8007f32:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f34:	2300      	movs	r3, #0
 8007f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f38:	2300      	movs	r3, #0
 8007f3a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007f3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f40:	4619      	mov	r1, r3
 8007f42:	4807      	ldr	r0, [pc, #28]	@ (8007f60 <MX_GPIO_Init+0x220>)
 8007f44:	f7f8 fe92 	bl	8000c6c <HAL_GPIO_Init>

}
 8007f48:	bf00      	nop
 8007f4a:	3738      	adds	r7, #56	@ 0x38
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}
 8007f50:	40023800 	.word	0x40023800
 8007f54:	40020800 	.word	0x40020800
 8007f58:	40020000 	.word	0x40020000
 8007f5c:	40020c00 	.word	0x40020c00
 8007f60:	40021800 	.word	0x40021800
 8007f64:	40020400 	.word	0x40020400

08007f68 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8007f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8007fdc <MX_I2C3_Init+0x74>)
 8007f6e:	4a1c      	ldr	r2, [pc, #112]	@ (8007fe0 <MX_I2C3_Init+0x78>)
 8007f70:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8007f72:	4b1a      	ldr	r3, [pc, #104]	@ (8007fdc <MX_I2C3_Init+0x74>)
 8007f74:	4a1b      	ldr	r2, [pc, #108]	@ (8007fe4 <MX_I2C3_Init+0x7c>)
 8007f76:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8007f78:	4b18      	ldr	r3, [pc, #96]	@ (8007fdc <MX_I2C3_Init+0x74>)
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8007f7e:	4b17      	ldr	r3, [pc, #92]	@ (8007fdc <MX_I2C3_Init+0x74>)
 8007f80:	2200      	movs	r2, #0
 8007f82:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007f84:	4b15      	ldr	r3, [pc, #84]	@ (8007fdc <MX_I2C3_Init+0x74>)
 8007f86:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007f8a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007f8c:	4b13      	ldr	r3, [pc, #76]	@ (8007fdc <MX_I2C3_Init+0x74>)
 8007f8e:	2200      	movs	r2, #0
 8007f90:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8007f92:	4b12      	ldr	r3, [pc, #72]	@ (8007fdc <MX_I2C3_Init+0x74>)
 8007f94:	2200      	movs	r2, #0
 8007f96:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007f98:	4b10      	ldr	r3, [pc, #64]	@ (8007fdc <MX_I2C3_Init+0x74>)
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8007fdc <MX_I2C3_Init+0x74>)
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8007fa4:	480d      	ldr	r0, [pc, #52]	@ (8007fdc <MX_I2C3_Init+0x74>)
 8007fa6:	f7fa fdcd 	bl	8002b44 <HAL_I2C_Init>
 8007faa:	4603      	mov	r3, r0
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d001      	beq.n	8007fb4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8007fb0:	f000 fee8 	bl	8008d84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8007fb4:	2100      	movs	r1, #0
 8007fb6:	4809      	ldr	r0, [pc, #36]	@ (8007fdc <MX_I2C3_Init+0x74>)
 8007fb8:	f7fa ff08 	bl	8002dcc <HAL_I2CEx_ConfigAnalogFilter>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d001      	beq.n	8007fc6 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8007fc2:	f000 fedf 	bl	8008d84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8007fc6:	2100      	movs	r1, #0
 8007fc8:	4804      	ldr	r0, [pc, #16]	@ (8007fdc <MX_I2C3_Init+0x74>)
 8007fca:	f7fa ff3b 	bl	8002e44 <HAL_I2CEx_ConfigDigitalFilter>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d001      	beq.n	8007fd8 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8007fd4:	f000 fed6 	bl	8008d84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8007fd8:	bf00      	nop
 8007fda:	bd80      	pop	{r7, pc}
 8007fdc:	200001ec 	.word	0x200001ec
 8007fe0:	40005c00 	.word	0x40005c00
 8007fe4:	000186a0 	.word	0x000186a0

08007fe8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b08a      	sub	sp, #40	@ 0x28
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ff0:	f107 0314 	add.w	r3, r7, #20
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	601a      	str	r2, [r3, #0]
 8007ff8:	605a      	str	r2, [r3, #4]
 8007ffa:	609a      	str	r2, [r3, #8]
 8007ffc:	60da      	str	r2, [r3, #12]
 8007ffe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a29      	ldr	r2, [pc, #164]	@ (80080ac <HAL_I2C_MspInit+0xc4>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d14b      	bne.n	80080a2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800800a:	2300      	movs	r3, #0
 800800c:	613b      	str	r3, [r7, #16]
 800800e:	4b28      	ldr	r3, [pc, #160]	@ (80080b0 <HAL_I2C_MspInit+0xc8>)
 8008010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008012:	4a27      	ldr	r2, [pc, #156]	@ (80080b0 <HAL_I2C_MspInit+0xc8>)
 8008014:	f043 0304 	orr.w	r3, r3, #4
 8008018:	6313      	str	r3, [r2, #48]	@ 0x30
 800801a:	4b25      	ldr	r3, [pc, #148]	@ (80080b0 <HAL_I2C_MspInit+0xc8>)
 800801c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800801e:	f003 0304 	and.w	r3, r3, #4
 8008022:	613b      	str	r3, [r7, #16]
 8008024:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008026:	2300      	movs	r3, #0
 8008028:	60fb      	str	r3, [r7, #12]
 800802a:	4b21      	ldr	r3, [pc, #132]	@ (80080b0 <HAL_I2C_MspInit+0xc8>)
 800802c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800802e:	4a20      	ldr	r2, [pc, #128]	@ (80080b0 <HAL_I2C_MspInit+0xc8>)
 8008030:	f043 0301 	orr.w	r3, r3, #1
 8008034:	6313      	str	r3, [r2, #48]	@ 0x30
 8008036:	4b1e      	ldr	r3, [pc, #120]	@ (80080b0 <HAL_I2C_MspInit+0xc8>)
 8008038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800803a:	f003 0301 	and.w	r3, r3, #1
 800803e:	60fb      	str	r3, [r7, #12]
 8008040:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8008042:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008046:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008048:	2312      	movs	r3, #18
 800804a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800804c:	2301      	movs	r3, #1
 800804e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008050:	2300      	movs	r3, #0
 8008052:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8008054:	2304      	movs	r3, #4
 8008056:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8008058:	f107 0314 	add.w	r3, r7, #20
 800805c:	4619      	mov	r1, r3
 800805e:	4815      	ldr	r0, [pc, #84]	@ (80080b4 <HAL_I2C_MspInit+0xcc>)
 8008060:	f7f8 fe04 	bl	8000c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8008064:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800806a:	2312      	movs	r3, #18
 800806c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800806e:	2301      	movs	r3, #1
 8008070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008072:	2300      	movs	r3, #0
 8008074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8008076:	2304      	movs	r3, #4
 8008078:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800807a:	f107 0314 	add.w	r3, r7, #20
 800807e:	4619      	mov	r1, r3
 8008080:	480d      	ldr	r0, [pc, #52]	@ (80080b8 <HAL_I2C_MspInit+0xd0>)
 8008082:	f7f8 fdf3 	bl	8000c6c <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8008086:	2300      	movs	r3, #0
 8008088:	60bb      	str	r3, [r7, #8]
 800808a:	4b09      	ldr	r3, [pc, #36]	@ (80080b0 <HAL_I2C_MspInit+0xc8>)
 800808c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800808e:	4a08      	ldr	r2, [pc, #32]	@ (80080b0 <HAL_I2C_MspInit+0xc8>)
 8008090:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008094:	6413      	str	r3, [r2, #64]	@ 0x40
 8008096:	4b06      	ldr	r3, [pc, #24]	@ (80080b0 <HAL_I2C_MspInit+0xc8>)
 8008098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800809a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800809e:	60bb      	str	r3, [r7, #8]
 80080a0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80080a2:	bf00      	nop
 80080a4:	3728      	adds	r7, #40	@ 0x28
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}
 80080aa:	bf00      	nop
 80080ac:	40005c00 	.word	0x40005c00
 80080b0:	40023800 	.word	0x40023800
 80080b4:	40020800 	.word	0x40020800
 80080b8:	40020000 	.word	0x40020000

080080bc <i3g4250d_platform_init>:
#define GYRO_CS_PORT GPIOC
#define GYRO_CS_PIN  GPIO_PIN_1

// Platform initialization
int32_t i3g4250d_platform_init(stmdev_ctx_t *ctx, void *spi_handle)
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
 80080c4:	6039      	str	r1, [r7, #0]
  ctx->write_reg = i3g4250d_platform_write;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	4a08      	ldr	r2, [pc, #32]	@ (80080ec <i3g4250d_platform_init+0x30>)
 80080ca:	601a      	str	r2, [r3, #0]
  ctx->read_reg  = i3g4250d_platform_read;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	4a08      	ldr	r2, [pc, #32]	@ (80080f0 <i3g4250d_platform_init+0x34>)
 80080d0:	605a      	str	r2, [r3, #4]
  ctx->mdelay    = i3g4250d_platform_delay;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	4a07      	ldr	r2, [pc, #28]	@ (80080f4 <i3g4250d_platform_init+0x38>)
 80080d6:	609a      	str	r2, [r3, #8]
  ctx->handle    = spi_handle;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	683a      	ldr	r2, [r7, #0]
 80080dc:	60da      	str	r2, [r3, #12]
  return 0;
 80080de:	2300      	movs	r3, #0
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	370c      	adds	r7, #12
 80080e4:	46bd      	mov	sp, r7
 80080e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ea:	4770      	bx	lr
 80080ec:	08008195 	.word	0x08008195
 80080f0:	080080f9 	.word	0x080080f9
 80080f4:	08008231 	.word	0x08008231

080080f8 <i3g4250d_platform_read>:
  * @param  len     Number of bytes
  * @retval 0: OK, -1: Error
  */
int32_t i3g4250d_platform_read(void *handle, uint8_t reg, 
                             uint8_t *data, uint16_t len)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b086      	sub	sp, #24
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	60f8      	str	r0, [r7, #12]
 8008100:	607a      	str	r2, [r7, #4]
 8008102:	461a      	mov	r2, r3
 8008104:	460b      	mov	r3, r1
 8008106:	72fb      	strb	r3, [r7, #11]
 8008108:	4613      	mov	r3, r2
 800810a:	813b      	strh	r3, [r7, #8]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef*)handle;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	617b      	str	r3, [r7, #20]
  uint8_t addr = reg | 0x80;  // Set bit 7 (READ = 1)
 8008110:	7afb      	ldrb	r3, [r7, #11]
 8008112:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008116:	b2db      	uxtb	r3, r3
 8008118:	74fb      	strb	r3, [r7, #19]
  
  if (len > 1) {
 800811a:	893b      	ldrh	r3, [r7, #8]
 800811c:	2b01      	cmp	r3, #1
 800811e:	d904      	bls.n	800812a <i3g4250d_platform_read+0x32>
    addr |= 0x40;  // Multi-byte: set bit 6
 8008120:	7cfb      	ldrb	r3, [r7, #19]
 8008122:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008126:	b2db      	uxtb	r3, r3
 8008128:	74fb      	strb	r3, [r7, #19]
  }
  
  HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_RESET);
 800812a:	2200      	movs	r2, #0
 800812c:	2102      	movs	r1, #2
 800812e:	4818      	ldr	r0, [pc, #96]	@ (8008190 <i3g4250d_platform_read+0x98>)
 8008130:	f7f8 ff48 	bl	8000fc4 <HAL_GPIO_WritePin>
  
  if (HAL_SPI_Transmit(hspi, &addr, 1, 100) != HAL_OK) {
 8008134:	f107 0113 	add.w	r1, r7, #19
 8008138:	2364      	movs	r3, #100	@ 0x64
 800813a:	2201      	movs	r2, #1
 800813c:	6978      	ldr	r0, [r7, #20]
 800813e:	f7fc f918 	bl	8004372 <HAL_SPI_Transmit>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d007      	beq.n	8008158 <i3g4250d_platform_read+0x60>
    HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_SET);
 8008148:	2201      	movs	r2, #1
 800814a:	2102      	movs	r1, #2
 800814c:	4810      	ldr	r0, [pc, #64]	@ (8008190 <i3g4250d_platform_read+0x98>)
 800814e:	f7f8 ff39 	bl	8000fc4 <HAL_GPIO_WritePin>
    return -1;
 8008152:	f04f 33ff 	mov.w	r3, #4294967295
 8008156:	e016      	b.n	8008186 <i3g4250d_platform_read+0x8e>
  }
  
  if (HAL_SPI_Receive(hspi, data, len, 100) != HAL_OK) {
 8008158:	893a      	ldrh	r2, [r7, #8]
 800815a:	2364      	movs	r3, #100	@ 0x64
 800815c:	6879      	ldr	r1, [r7, #4]
 800815e:	6978      	ldr	r0, [r7, #20]
 8008160:	f7fc fa4b 	bl	80045fa <HAL_SPI_Receive>
 8008164:	4603      	mov	r3, r0
 8008166:	2b00      	cmp	r3, #0
 8008168:	d007      	beq.n	800817a <i3g4250d_platform_read+0x82>
    HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_SET);
 800816a:	2201      	movs	r2, #1
 800816c:	2102      	movs	r1, #2
 800816e:	4808      	ldr	r0, [pc, #32]	@ (8008190 <i3g4250d_platform_read+0x98>)
 8008170:	f7f8 ff28 	bl	8000fc4 <HAL_GPIO_WritePin>
    return -1;
 8008174:	f04f 33ff 	mov.w	r3, #4294967295
 8008178:	e005      	b.n	8008186 <i3g4250d_platform_read+0x8e>
  }
  
  HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_SET);
 800817a:	2201      	movs	r2, #1
 800817c:	2102      	movs	r1, #2
 800817e:	4804      	ldr	r0, [pc, #16]	@ (8008190 <i3g4250d_platform_read+0x98>)
 8008180:	f7f8 ff20 	bl	8000fc4 <HAL_GPIO_WritePin>
  return 0;
 8008184:	2300      	movs	r3, #0
}
 8008186:	4618      	mov	r0, r3
 8008188:	3718      	adds	r7, #24
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
 800818e:	bf00      	nop
 8008190:	40020800 	.word	0x40020800

08008194 <i3g4250d_platform_write>:
  * @param  len     Number of bytes
  * @retval 0: OK, -1: Error
  */
int32_t i3g4250d_platform_write(void *handle, uint8_t reg,
                                const uint8_t *data, uint16_t len)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b086      	sub	sp, #24
 8008198:	af00      	add	r7, sp, #0
 800819a:	60f8      	str	r0, [r7, #12]
 800819c:	607a      	str	r2, [r7, #4]
 800819e:	461a      	mov	r2, r3
 80081a0:	460b      	mov	r3, r1
 80081a2:	72fb      	strb	r3, [r7, #11]
 80081a4:	4613      	mov	r3, r2
 80081a6:	813b      	strh	r3, [r7, #8]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef*)handle;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	617b      	str	r3, [r7, #20]
  uint8_t addr = reg & 0x7F;
 80081ac:	7afb      	ldrb	r3, [r7, #11]
 80081ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80081b2:	b2db      	uxtb	r3, r3
 80081b4:	74fb      	strb	r3, [r7, #19]

  if (len > 1) addr |= 0x40;
 80081b6:	893b      	ldrh	r3, [r7, #8]
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d904      	bls.n	80081c6 <i3g4250d_platform_write+0x32>
 80081bc:	7cfb      	ldrb	r3, [r7, #19]
 80081be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081c2:	b2db      	uxtb	r3, r3
 80081c4:	74fb      	strb	r3, [r7, #19]

  HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_RESET);
 80081c6:	2200      	movs	r2, #0
 80081c8:	2102      	movs	r1, #2
 80081ca:	4818      	ldr	r0, [pc, #96]	@ (800822c <i3g4250d_platform_write+0x98>)
 80081cc:	f7f8 fefa 	bl	8000fc4 <HAL_GPIO_WritePin>

  if (HAL_SPI_Transmit(hspi, &addr, 1, 100) != HAL_OK) {
 80081d0:	f107 0113 	add.w	r1, r7, #19
 80081d4:	2364      	movs	r3, #100	@ 0x64
 80081d6:	2201      	movs	r2, #1
 80081d8:	6978      	ldr	r0, [r7, #20]
 80081da:	f7fc f8ca 	bl	8004372 <HAL_SPI_Transmit>
 80081de:	4603      	mov	r3, r0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d007      	beq.n	80081f4 <i3g4250d_platform_write+0x60>
    HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_SET);
 80081e4:	2201      	movs	r2, #1
 80081e6:	2102      	movs	r1, #2
 80081e8:	4810      	ldr	r0, [pc, #64]	@ (800822c <i3g4250d_platform_write+0x98>)
 80081ea:	f7f8 feeb 	bl	8000fc4 <HAL_GPIO_WritePin>
    return -1;
 80081ee:	f04f 33ff 	mov.w	r3, #4294967295
 80081f2:	e016      	b.n	8008222 <i3g4250d_platform_write+0x8e>
  }

  if (HAL_SPI_Transmit(hspi, (uint8_t*)data, len, 100) != HAL_OK) {
 80081f4:	893a      	ldrh	r2, [r7, #8]
 80081f6:	2364      	movs	r3, #100	@ 0x64
 80081f8:	6879      	ldr	r1, [r7, #4]
 80081fa:	6978      	ldr	r0, [r7, #20]
 80081fc:	f7fc f8b9 	bl	8004372 <HAL_SPI_Transmit>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d007      	beq.n	8008216 <i3g4250d_platform_write+0x82>
    HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_SET);
 8008206:	2201      	movs	r2, #1
 8008208:	2102      	movs	r1, #2
 800820a:	4808      	ldr	r0, [pc, #32]	@ (800822c <i3g4250d_platform_write+0x98>)
 800820c:	f7f8 feda 	bl	8000fc4 <HAL_GPIO_WritePin>
    return -1;
 8008210:	f04f 33ff 	mov.w	r3, #4294967295
 8008214:	e005      	b.n	8008222 <i3g4250d_platform_write+0x8e>
  }

  HAL_GPIO_WritePin(GYRO_CS_PORT, GYRO_CS_PIN, GPIO_PIN_SET);
 8008216:	2201      	movs	r2, #1
 8008218:	2102      	movs	r1, #2
 800821a:	4804      	ldr	r0, [pc, #16]	@ (800822c <i3g4250d_platform_write+0x98>)
 800821c:	f7f8 fed2 	bl	8000fc4 <HAL_GPIO_WritePin>
  return 0;
 8008220:	2300      	movs	r3, #0
}
 8008222:	4618      	mov	r0, r3
 8008224:	3718      	adds	r7, #24
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
 800822a:	bf00      	nop
 800822c:	40020800 	.word	0x40020800

08008230 <i3g4250d_platform_delay>:

/**
 * @brief  Platform delay function
 * @param  ms  Milliseconds to delay
 */
void i3g4250d_platform_delay(uint32_t ms){
 8008230:	b580      	push	{r7, lr}
 8008232:	b082      	sub	sp, #8
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f7f8 fa09 	bl	8000650 <HAL_Delay>
}
 800823e:	bf00      	nop
 8008240:	3708      	adds	r7, #8
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}

08008246 <i3g4250d_read_reg>:
  *
  */
int32_t i3g4250d_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8008246:	b590      	push	{r4, r7, lr}
 8008248:	b087      	sub	sp, #28
 800824a:	af00      	add	r7, sp, #0
 800824c:	60f8      	str	r0, [r7, #12]
 800824e:	607a      	str	r2, [r7, #4]
 8008250:	461a      	mov	r2, r3
 8008252:	460b      	mov	r3, r1
 8008254:	72fb      	strb	r3, [r7, #11]
 8008256:	4613      	mov	r3, r2
 8008258:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL) return -1;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d102      	bne.n	8008266 <i3g4250d_read_reg+0x20>
 8008260:	f04f 33ff 	mov.w	r3, #4294967295
 8008264:	e009      	b.n	800827a <i3g4250d_read_reg+0x34>

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	685c      	ldr	r4, [r3, #4]
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	68d8      	ldr	r0, [r3, #12]
 800826e:	893b      	ldrh	r3, [r7, #8]
 8008270:	7af9      	ldrb	r1, [r7, #11]
 8008272:	687a      	ldr	r2, [r7, #4]
 8008274:	47a0      	blx	r4
 8008276:	6178      	str	r0, [r7, #20]

  return ret;
 8008278:	697b      	ldr	r3, [r7, #20]
}
 800827a:	4618      	mov	r0, r3
 800827c:	371c      	adds	r7, #28
 800827e:	46bd      	mov	sp, r7
 8008280:	bd90      	pop	{r4, r7, pc}

08008282 <i3g4250d_write_reg>:
  *
  */
int32_t i3g4250d_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                           uint8_t *data,
                           uint16_t len)
{
 8008282:	b590      	push	{r4, r7, lr}
 8008284:	b087      	sub	sp, #28
 8008286:	af00      	add	r7, sp, #0
 8008288:	60f8      	str	r0, [r7, #12]
 800828a:	607a      	str	r2, [r7, #4]
 800828c:	461a      	mov	r2, r3
 800828e:	460b      	mov	r3, r1
 8008290:	72fb      	strb	r3, [r7, #11]
 8008292:	4613      	mov	r3, r2
 8008294:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL) return -1;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d102      	bne.n	80082a2 <i3g4250d_write_reg+0x20>
 800829c:	f04f 33ff 	mov.w	r3, #4294967295
 80082a0:	e009      	b.n	80082b6 <i3g4250d_write_reg+0x34>

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681c      	ldr	r4, [r3, #0]
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	68d8      	ldr	r0, [r3, #12]
 80082aa:	893b      	ldrh	r3, [r7, #8]
 80082ac:	7af9      	ldrb	r1, [r7, #11]
 80082ae:	687a      	ldr	r2, [r7, #4]
 80082b0:	47a0      	blx	r4
 80082b2:	6178      	str	r0, [r7, #20]

  return ret;
 80082b4:	697b      	ldr	r3, [r7, #20]
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	371c      	adds	r7, #28
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd90      	pop	{r4, r7, pc}
	...

080082c0 <i3g4250d_from_fs245dps_to_mdps>:
  * @{
  *
  */

float_t i3g4250d_from_fs245dps_to_mdps(int16_t lsb)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b083      	sub	sp, #12
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	4603      	mov	r3, r0
 80082c8:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 8.75f);
 80082ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80082ce:	ee07 3a90 	vmov	s15, r3
 80082d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80082d6:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80082ec <i3g4250d_from_fs245dps_to_mdps+0x2c>
 80082da:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80082de:	eeb0 0a67 	vmov.f32	s0, s15
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr
 80082ec:	410c0000 	.word	0x410c0000

080082f0 <i3g4250d_from_lsb_to_celsius>:

float_t i3g4250d_from_lsb_to_celsius(int16_t lsb)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b083      	sub	sp, #12
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	4603      	mov	r3, r0
 80082f8:	80fb      	strh	r3, [r7, #6]
  return (25.0f + (float_t)lsb);
 80082fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80082fe:	ee07 3a90 	vmov	s15, r3
 8008302:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008306:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800830a:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 800830e:	eeb0 0a67 	vmov.f32	s0, s15
 8008312:	370c      	adds	r7, #12
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr

0800831c <i3g4250d_power_mode_set>:
  * @param  val    0: power-down mode, 1: normal mode
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_power_mode_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b084      	sub	sp, #16
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
 8008324:	460b      	mov	r3, r1
 8008326:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 8008328:	f107 020b 	add.w	r2, r7, #11
 800832c:	2301      	movs	r3, #1
 800832e:	2120      	movs	r1, #32
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f7ff ff88 	bl	8008246 <i3g4250d_read_reg>
 8008336:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d001      	beq.n	8008342 <i3g4250d_power_mode_set+0x26>
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	e016      	b.n	8008370 <i3g4250d_power_mode_set+0x54>

  if (val != 0U)
 8008342:	78fb      	ldrb	r3, [r7, #3]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d005      	beq.n	8008354 <i3g4250d_power_mode_set+0x38>
  {
    ctrl_reg1 |= I3G4250D_CTRL1_PD_BIT;  // pd bitini 1 yap (dierler bitler ellemeden) (normal mod)
 8008348:	7afb      	ldrb	r3, [r7, #11]
 800834a:	f043 0308 	orr.w	r3, r3, #8
 800834e:	b2db      	uxtb	r3, r3
 8008350:	72fb      	strb	r3, [r7, #11]
 8008352:	e004      	b.n	800835e <i3g4250d_power_mode_set+0x42>
  }
  else
  {
    ctrl_reg1 &= ~I3G4250D_CTRL1_PD_BIT; // pd bitini 0 yap (dierler bitler ellemeden) (g tasarrufu)
 8008354:	7afb      	ldrb	r3, [r7, #11]
 8008356:	f023 0308 	bic.w	r3, r3, #8
 800835a:	b2db      	uxtb	r3, r3
 800835c:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 800835e:	f107 020b 	add.w	r2, r7, #11
 8008362:	2301      	movs	r3, #1
 8008364:	2120      	movs	r1, #32
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f7ff ff8b 	bl	8008282 <i3g4250d_write_reg>
 800836c:	60f8      	str	r0, [r7, #12]

  return ret;
 800836e:	68fb      	ldr	r3, [r7, #12]
}
 8008370:	4618      	mov	r0, r3
 8008372:	3710      	adds	r7, #16
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}

08008378 <i3g4250d_data_rate_set>:
  * @param  val    Change the values of dr in reg CTRL_REG1
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_data_rate_set(const stmdev_ctx_t *ctx, i3g4250d_dr_t val)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b084      	sub	sp, #16
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
 8008380:	460b      	mov	r3, r1
 8008382:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 8008384:	f107 020b 	add.w	r2, r7, #11
 8008388:	2301      	movs	r3, #1
 800838a:	2120      	movs	r1, #32
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f7ff ff5a 	bl	8008246 <i3g4250d_read_reg>
 8008392:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d001      	beq.n	800839e <i3g4250d_data_rate_set+0x26>
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	e014      	b.n	80083c8 <i3g4250d_data_rate_set+0x50>

  ctrl_reg1 &= ~I3G4250D_CTRL1_DR_MASK;     // DR[1:0] bitlerini sfrla digerlerini eskileri koru
 800839e:	7afb      	ldrb	r3, [r7, #11]
 80083a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80083a4:	b2db      	uxtb	r3, r3
 80083a6:	72fb      	strb	r3, [r7, #11]
  ctrl_reg1 |= FIELD_PREP(I3G4250D_CTRL1_DR_MASK, I3G4250D_CTRL1_DR_POS, (uint8_t)val); // yeni degeri yaz sonra sfrlanmla orla
 80083a8:	78fb      	ldrb	r3, [r7, #3]
 80083aa:	019b      	lsls	r3, r3, #6
 80083ac:	b2da      	uxtb	r2, r3
 80083ae:	7afb      	ldrb	r3, [r7, #11]
 80083b0:	4313      	orrs	r3, r2
 80083b2:	b2db      	uxtb	r3, r3
 80083b4:	72fb      	strb	r3, [r7, #11]

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 80083b6:	f107 020b 	add.w	r2, r7, #11
 80083ba:	2301      	movs	r3, #1
 80083bc:	2120      	movs	r1, #32
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f7ff ff5f 	bl	8008282 <i3g4250d_write_reg>
 80083c4:	60f8      	str	r0, [r7, #12]

  return ret;
 80083c6:	68fb      	ldr	r3, [r7, #12]
}
 80083c8:	4618      	mov	r0, r3
 80083ca:	3710      	adds	r7, #16
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}

080083d0 <i3g4250d_full_scale_set>:
  * @param  val    change the values of fs in reg CTRL_REG4
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_full_scale_set(const stmdev_ctx_t *ctx, i3g4250d_fs_t val)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b084      	sub	sp, #16
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
 80083d8:	460b      	mov	r3, r1
 80083da:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg4;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG4, &ctrl_reg4, 1);
 80083dc:	f107 020b 	add.w	r2, r7, #11
 80083e0:	2301      	movs	r3, #1
 80083e2:	2123      	movs	r1, #35	@ 0x23
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	f7ff ff2e 	bl	8008246 <i3g4250d_read_reg>
 80083ea:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d001      	beq.n	80083f6 <i3g4250d_full_scale_set+0x26>
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	e017      	b.n	8008426 <i3g4250d_full_scale_set+0x56>

  ctrl_reg4 &= ~I3G4250D_CTRL4_FS_MASK;
 80083f6:	7afb      	ldrb	r3, [r7, #11]
 80083f8:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80083fc:	b2db      	uxtb	r3, r3
 80083fe:	72fb      	strb	r3, [r7, #11]
  ctrl_reg4 |= FIELD_PREP(I3G4250D_CTRL4_FS_MASK, I3G4250D_CTRL4_FS_POS, (uint8_t)val);
 8008400:	78fb      	ldrb	r3, [r7, #3]
 8008402:	011b      	lsls	r3, r3, #4
 8008404:	b2db      	uxtb	r3, r3
 8008406:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800840a:	b2da      	uxtb	r2, r3
 800840c:	7afb      	ldrb	r3, [r7, #11]
 800840e:	4313      	orrs	r3, r2
 8008410:	b2db      	uxtb	r3, r3
 8008412:	72fb      	strb	r3, [r7, #11]

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG4, &ctrl_reg4, 1);
 8008414:	f107 020b 	add.w	r2, r7, #11
 8008418:	2301      	movs	r3, #1
 800841a:	2123      	movs	r1, #35	@ 0x23
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f7ff ff30 	bl	8008282 <i3g4250d_write_reg>
 8008422:	60f8      	str	r0, [r7, #12]

  return ret;
 8008424:	68fb      	ldr	r3, [r7, #12]
}
 8008426:	4618      	mov	r0, r3
 8008428:	3710      	adds	r7, #16
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}

0800842e <i3g4250d_temperature_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_temperature_raw_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 800842e:	b580      	push	{r7, lr}
 8008430:	b084      	sub	sp, #16
 8008432:	af00      	add	r7, sp, #0
 8008434:	6078      	str	r0, [r7, #4]
 8008436:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_OUT_TEMP, buff, 1);
 8008438:	2301      	movs	r3, #1
 800843a:	683a      	ldr	r2, [r7, #0]
 800843c:	2126      	movs	r1, #38	@ 0x26
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f7ff ff01 	bl	8008246 <i3g4250d_read_reg>
 8008444:	60f8      	str	r0, [r7, #12]

  return ret;
 8008446:	68fb      	ldr	r3, [r7, #12]
}
 8008448:	4618      	mov	r0, r3
 800844a:	3710      	adds	r7, #16
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <i3g4250d_angular_rate_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_angular_rate_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b086      	sub	sp, #24
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret =  i3g4250d_read_reg(ctx, I3G4250D_OUT_X_L, buff, 6);
 800845a:	f107 020c 	add.w	r2, r7, #12
 800845e:	2306      	movs	r3, #6
 8008460:	2128      	movs	r1, #40	@ 0x28
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7ff feef 	bl	8008246 <i3g4250d_read_reg>
 8008468:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d001      	beq.n	8008474 <i3g4250d_angular_rate_raw_get+0x24>
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	e036      	b.n	80084e2 <i3g4250d_angular_rate_raw_get+0x92>

  val[0] = (int16_t)buff[1];
 8008474:	7b7b      	ldrb	r3, [r7, #13]
 8008476:	b21a      	sxth	r2, r3
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008482:	b29b      	uxth	r3, r3
 8008484:	021b      	lsls	r3, r3, #8
 8008486:	b29b      	uxth	r3, r3
 8008488:	7b3a      	ldrb	r2, [r7, #12]
 800848a:	4413      	add	r3, r2
 800848c:	b29b      	uxth	r3, r3
 800848e:	b21a      	sxth	r2, r3
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8008494:	7bfa      	ldrb	r2, [r7, #15]
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	3302      	adds	r3, #2
 800849a:	b212      	sxth	r2, r2
 800849c:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	3302      	adds	r3, #2
 80084a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	021b      	lsls	r3, r3, #8
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	7bba      	ldrb	r2, [r7, #14]
 80084ae:	4413      	add	r3, r2
 80084b0:	b29a      	uxth	r2, r3
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	3302      	adds	r3, #2
 80084b6:	b212      	sxth	r2, r2
 80084b8:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80084ba:	7c7a      	ldrb	r2, [r7, #17]
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	3304      	adds	r3, #4
 80084c0:	b212      	sxth	r2, r2
 80084c2:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	3304      	adds	r3, #4
 80084c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	021b      	lsls	r3, r3, #8
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	7c3a      	ldrb	r2, [r7, #16]
 80084d4:	4413      	add	r3, r2
 80084d6:	b29a      	uxth	r2, r3
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	3304      	adds	r3, #4
 80084dc:	b212      	sxth	r2, r2
 80084de:	801a      	strh	r2, [r3, #0]

  return ret;
 80084e0:	697b      	ldr	r3, [r7, #20]
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	3718      	adds	r7, #24
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}

080084ea <i3g4250d_device_id_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 80084ea:	b580      	push	{r7, lr}
 80084ec:	b084      	sub	sp, #16
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	6078      	str	r0, [r7, #4]
 80084f2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_WHO_AM_I, buff, 1);
 80084f4:	2301      	movs	r3, #1
 80084f6:	683a      	ldr	r2, [r7, #0]
 80084f8:	210f      	movs	r1, #15
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f7ff fea3 	bl	8008246 <i3g4250d_read_reg>
 8008500:	60f8      	str	r0, [r7, #12]

  return ret;
 8008502:	68fb      	ldr	r3, [r7, #12]
}
 8008504:	4618      	mov	r0, r3
 8008506:	3710      	adds	r7, #16
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}

0800850c <i3g4250d_axis_x_data_set>:
  * @param  val    0: disabled, 1: enabled
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_axis_x_data_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b084      	sub	sp, #16
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
 8008514:	460b      	mov	r3, r1
 8008516:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 8008518:	f107 020b 	add.w	r2, r7, #11
 800851c:	2301      	movs	r3, #1
 800851e:	2120      	movs	r1, #32
 8008520:	6878      	ldr	r0, [r7, #4]
 8008522:	f7ff fe90 	bl	8008246 <i3g4250d_read_reg>
 8008526:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d001      	beq.n	8008532 <i3g4250d_axis_x_data_set+0x26>
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	e016      	b.n	8008560 <i3g4250d_axis_x_data_set+0x54>

  if (val != 0U)
 8008532:	78fb      	ldrb	r3, [r7, #3]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d005      	beq.n	8008544 <i3g4250d_axis_x_data_set+0x38>
  {
    ctrl_reg1 |= I3G4250D_CTRL1_XEN_BIT;
 8008538:	7afb      	ldrb	r3, [r7, #11]
 800853a:	f043 0301 	orr.w	r3, r3, #1
 800853e:	b2db      	uxtb	r3, r3
 8008540:	72fb      	strb	r3, [r7, #11]
 8008542:	e004      	b.n	800854e <i3g4250d_axis_x_data_set+0x42>
  }
  else
  {
    ctrl_reg1 &= ~I3G4250D_CTRL1_XEN_BIT;
 8008544:	7afb      	ldrb	r3, [r7, #11]
 8008546:	f023 0301 	bic.w	r3, r3, #1
 800854a:	b2db      	uxtb	r3, r3
 800854c:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 800854e:	f107 020b 	add.w	r2, r7, #11
 8008552:	2301      	movs	r3, #1
 8008554:	2120      	movs	r1, #32
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f7ff fe93 	bl	8008282 <i3g4250d_write_reg>
 800855c:	60f8      	str	r0, [r7, #12]

  return ret;
 800855e:	68fb      	ldr	r3, [r7, #12]
}
 8008560:	4618      	mov	r0, r3
 8008562:	3710      	adds	r7, #16
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}

08008568 <i3g4250d_axis_y_data_set>:
  * @param  val    0: disabled, 1: enabled
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_axis_y_data_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b084      	sub	sp, #16
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	460b      	mov	r3, r1
 8008572:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 8008574:	f107 020b 	add.w	r2, r7, #11
 8008578:	2301      	movs	r3, #1
 800857a:	2120      	movs	r1, #32
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f7ff fe62 	bl	8008246 <i3g4250d_read_reg>
 8008582:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d001      	beq.n	800858e <i3g4250d_axis_y_data_set+0x26>
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	e016      	b.n	80085bc <i3g4250d_axis_y_data_set+0x54>

  if (val != 0U)
 800858e:	78fb      	ldrb	r3, [r7, #3]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d005      	beq.n	80085a0 <i3g4250d_axis_y_data_set+0x38>
  {
    ctrl_reg1 |= I3G4250D_CTRL1_YEN_BIT;
 8008594:	7afb      	ldrb	r3, [r7, #11]
 8008596:	f043 0302 	orr.w	r3, r3, #2
 800859a:	b2db      	uxtb	r3, r3
 800859c:	72fb      	strb	r3, [r7, #11]
 800859e:	e004      	b.n	80085aa <i3g4250d_axis_y_data_set+0x42>
  }
  else
  {
    ctrl_reg1 &= ~I3G4250D_CTRL1_YEN_BIT;
 80085a0:	7afb      	ldrb	r3, [r7, #11]
 80085a2:	f023 0302 	bic.w	r3, r3, #2
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 80085aa:	f107 020b 	add.w	r2, r7, #11
 80085ae:	2301      	movs	r3, #1
 80085b0:	2120      	movs	r1, #32
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f7ff fe65 	bl	8008282 <i3g4250d_write_reg>
 80085b8:	60f8      	str	r0, [r7, #12]

  return ret;
 80085ba:	68fb      	ldr	r3, [r7, #12]
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3710      	adds	r7, #16
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}

080085c4 <i3g4250d_axis_z_data_set>:
  * @param  val    0: disabled, 1: enabled
  * @retval        Interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t i3g4250d_axis_z_data_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b084      	sub	sp, #16
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	460b      	mov	r3, r1
 80085ce:	70fb      	strb	r3, [r7, #3]
  uint8_t ctrl_reg1;
  int32_t ret;

  ret = i3g4250d_read_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 80085d0:	f107 020b 	add.w	r2, r7, #11
 80085d4:	2301      	movs	r3, #1
 80085d6:	2120      	movs	r1, #32
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f7ff fe34 	bl	8008246 <i3g4250d_read_reg>
 80085de:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d001      	beq.n	80085ea <i3g4250d_axis_z_data_set+0x26>
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	e016      	b.n	8008618 <i3g4250d_axis_z_data_set+0x54>

  if (val != 0U)
 80085ea:	78fb      	ldrb	r3, [r7, #3]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d005      	beq.n	80085fc <i3g4250d_axis_z_data_set+0x38>
  {
    ctrl_reg1 |= I3G4250D_CTRL1_ZEN_BIT;
 80085f0:	7afb      	ldrb	r3, [r7, #11]
 80085f2:	f043 0304 	orr.w	r3, r3, #4
 80085f6:	b2db      	uxtb	r3, r3
 80085f8:	72fb      	strb	r3, [r7, #11]
 80085fa:	e004      	b.n	8008606 <i3g4250d_axis_z_data_set+0x42>
  }
  else
  {
    ctrl_reg1 &= ~I3G4250D_CTRL1_ZEN_BIT;
 80085fc:	7afb      	ldrb	r3, [r7, #11]
 80085fe:	f023 0304 	bic.w	r3, r3, #4
 8008602:	b2db      	uxtb	r3, r3
 8008604:	72fb      	strb	r3, [r7, #11]
  }

  ret = i3g4250d_write_reg(ctx, I3G4250D_CTRL_REG1, &ctrl_reg1, 1);
 8008606:	f107 020b 	add.w	r2, r7, #11
 800860a:	2301      	movs	r3, #1
 800860c:	2120      	movs	r1, #32
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f7ff fe37 	bl	8008282 <i3g4250d_write_reg>
 8008614:	60f8      	str	r0, [r7, #12]

  return ret;
 8008616:	68fb      	ldr	r3, [r7, #12]
}
 8008618:	4618      	mov	r0, r3
 800861a:	3710      	adds	r7, #16
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}

08008620 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b08e      	sub	sp, #56	@ 0x38
 8008624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8008626:	1d3b      	adds	r3, r7, #4
 8008628:	2234      	movs	r2, #52	@ 0x34
 800862a:	2100      	movs	r1, #0
 800862c:	4618      	mov	r0, r3
 800862e:	f000 ffdf 	bl	80095f0 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8008632:	4b39      	ldr	r3, [pc, #228]	@ (8008718 <MX_LTDC_Init+0xf8>)
 8008634:	4a39      	ldr	r2, [pc, #228]	@ (800871c <MX_LTDC_Init+0xfc>)
 8008636:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8008638:	4b37      	ldr	r3, [pc, #220]	@ (8008718 <MX_LTDC_Init+0xf8>)
 800863a:	2200      	movs	r2, #0
 800863c:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800863e:	4b36      	ldr	r3, [pc, #216]	@ (8008718 <MX_LTDC_Init+0xf8>)
 8008640:	2200      	movs	r2, #0
 8008642:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8008644:	4b34      	ldr	r3, [pc, #208]	@ (8008718 <MX_LTDC_Init+0xf8>)
 8008646:	2200      	movs	r2, #0
 8008648:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800864a:	4b33      	ldr	r3, [pc, #204]	@ (8008718 <MX_LTDC_Init+0xf8>)
 800864c:	2200      	movs	r2, #0
 800864e:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 8008650:	4b31      	ldr	r3, [pc, #196]	@ (8008718 <MX_LTDC_Init+0xf8>)
 8008652:	2209      	movs	r2, #9
 8008654:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8008656:	4b30      	ldr	r3, [pc, #192]	@ (8008718 <MX_LTDC_Init+0xf8>)
 8008658:	2201      	movs	r2, #1
 800865a:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 800865c:	4b2e      	ldr	r3, [pc, #184]	@ (8008718 <MX_LTDC_Init+0xf8>)
 800865e:	221d      	movs	r2, #29
 8008660:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 8008662:	4b2d      	ldr	r3, [pc, #180]	@ (8008718 <MX_LTDC_Init+0xf8>)
 8008664:	2203      	movs	r2, #3
 8008666:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8008668:	4b2b      	ldr	r3, [pc, #172]	@ (8008718 <MX_LTDC_Init+0xf8>)
 800866a:	f240 120d 	movw	r2, #269	@ 0x10d
 800866e:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8008670:	4b29      	ldr	r3, [pc, #164]	@ (8008718 <MX_LTDC_Init+0xf8>)
 8008672:	f240 1243 	movw	r2, #323	@ 0x143
 8008676:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 279;
 8008678:	4b27      	ldr	r3, [pc, #156]	@ (8008718 <MX_LTDC_Init+0xf8>)
 800867a:	f240 1217 	movw	r2, #279	@ 0x117
 800867e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 327;
 8008680:	4b25      	ldr	r3, [pc, #148]	@ (8008718 <MX_LTDC_Init+0xf8>)
 8008682:	f240 1247 	movw	r2, #327	@ 0x147
 8008686:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8008688:	4b23      	ldr	r3, [pc, #140]	@ (8008718 <MX_LTDC_Init+0xf8>)
 800868a:	2200      	movs	r2, #0
 800868c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8008690:	4b21      	ldr	r3, [pc, #132]	@ (8008718 <MX_LTDC_Init+0xf8>)
 8008692:	2200      	movs	r2, #0
 8008694:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8008698:	4b1f      	ldr	r3, [pc, #124]	@ (8008718 <MX_LTDC_Init+0xf8>)
 800869a:	2200      	movs	r2, #0
 800869c:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80086a0:	481d      	ldr	r0, [pc, #116]	@ (8008718 <MX_LTDC_Init+0xf8>)
 80086a2:	f7fa fc0e 	bl	8002ec2 <HAL_LTDC_Init>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d001      	beq.n	80086b0 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80086ac:	f000 fb6a 	bl	8008d84 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80086b0:	2300      	movs	r3, #0
 80086b2:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 80086b4:	23f0      	movs	r3, #240	@ 0xf0
 80086b6:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80086b8:	2300      	movs	r3, #0
 80086ba:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 80086bc:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80086c0:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80086c2:	2302      	movs	r3, #2
 80086c4:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80086c6:	23ff      	movs	r3, #255	@ 0xff
 80086c8:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80086ca:	2300      	movs	r3, #0
 80086cc:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80086ce:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80086d2:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80086d4:	2307      	movs	r3, #7
 80086d6:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 80086d8:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 80086dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 80086de:	23f0      	movs	r3, #240	@ 0xf0
 80086e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 80086e2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80086e6:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80086e8:	2300      	movs	r3, #0
 80086ea:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 80086ee:	2300      	movs	r3, #0
 80086f0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 80086f4:	2300      	movs	r3, #0
 80086f6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80086fa:	1d3b      	adds	r3, r7, #4
 80086fc:	2200      	movs	r2, #0
 80086fe:	4619      	mov	r1, r3
 8008700:	4805      	ldr	r0, [pc, #20]	@ (8008718 <MX_LTDC_Init+0xf8>)
 8008702:	f7fa fd3d 	bl	8003180 <HAL_LTDC_ConfigLayer>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d001      	beq.n	8008710 <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 800870c:	f000 fb3a 	bl	8008d84 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8008710:	bf00      	nop
 8008712:	3738      	adds	r7, #56	@ 0x38
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}
 8008718:	20000240 	.word	0x20000240
 800871c:	40016800 	.word	0x40016800

08008720 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b09a      	sub	sp, #104	@ 0x68
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008728:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800872c:	2200      	movs	r2, #0
 800872e:	601a      	str	r2, [r3, #0]
 8008730:	605a      	str	r2, [r3, #4]
 8008732:	609a      	str	r2, [r3, #8]
 8008734:	60da      	str	r2, [r3, #12]
 8008736:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008738:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800873c:	2230      	movs	r2, #48	@ 0x30
 800873e:	2100      	movs	r1, #0
 8008740:	4618      	mov	r0, r3
 8008742:	f000 ff55 	bl	80095f0 <memset>
  if(ltdcHandle->Instance==LTDC)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a85      	ldr	r2, [pc, #532]	@ (8008960 <HAL_LTDC_MspInit+0x240>)
 800874c:	4293      	cmp	r3, r2
 800874e:	f040 8102 	bne.w	8008956 <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8008752:	2308      	movs	r3, #8
 8008754:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8008756:	2332      	movs	r3, #50	@ 0x32
 8008758:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800875a:	2302      	movs	r3, #2
 800875c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800875e:	2300      	movs	r3, #0
 8008760:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008762:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008766:	4618      	mov	r0, r3
 8008768:	f7fb fb86 	bl	8003e78 <HAL_RCCEx_PeriphCLKConfig>
 800876c:	4603      	mov	r3, r0
 800876e:	2b00      	cmp	r3, #0
 8008770:	d001      	beq.n	8008776 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8008772:	f000 fb07 	bl	8008d84 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8008776:	2300      	movs	r3, #0
 8008778:	623b      	str	r3, [r7, #32]
 800877a:	4b7a      	ldr	r3, [pc, #488]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 800877c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800877e:	4a79      	ldr	r2, [pc, #484]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 8008780:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008784:	6453      	str	r3, [r2, #68]	@ 0x44
 8008786:	4b77      	ldr	r3, [pc, #476]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 8008788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800878a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800878e:	623b      	str	r3, [r7, #32]
 8008790:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8008792:	2300      	movs	r3, #0
 8008794:	61fb      	str	r3, [r7, #28]
 8008796:	4b73      	ldr	r3, [pc, #460]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 8008798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800879a:	4a72      	ldr	r2, [pc, #456]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 800879c:	f043 0320 	orr.w	r3, r3, #32
 80087a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80087a2:	4b70      	ldr	r3, [pc, #448]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 80087a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087a6:	f003 0320 	and.w	r3, r3, #32
 80087aa:	61fb      	str	r3, [r7, #28]
 80087ac:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80087ae:	2300      	movs	r3, #0
 80087b0:	61bb      	str	r3, [r7, #24]
 80087b2:	4b6c      	ldr	r3, [pc, #432]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 80087b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087b6:	4a6b      	ldr	r2, [pc, #428]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 80087b8:	f043 0301 	orr.w	r3, r3, #1
 80087bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80087be:	4b69      	ldr	r3, [pc, #420]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 80087c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087c2:	f003 0301 	and.w	r3, r3, #1
 80087c6:	61bb      	str	r3, [r7, #24]
 80087c8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80087ca:	2300      	movs	r3, #0
 80087cc:	617b      	str	r3, [r7, #20]
 80087ce:	4b65      	ldr	r3, [pc, #404]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 80087d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087d2:	4a64      	ldr	r2, [pc, #400]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 80087d4:	f043 0302 	orr.w	r3, r3, #2
 80087d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80087da:	4b62      	ldr	r3, [pc, #392]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 80087dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087de:	f003 0302 	and.w	r3, r3, #2
 80087e2:	617b      	str	r3, [r7, #20]
 80087e4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80087e6:	2300      	movs	r3, #0
 80087e8:	613b      	str	r3, [r7, #16]
 80087ea:	4b5e      	ldr	r3, [pc, #376]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 80087ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087ee:	4a5d      	ldr	r2, [pc, #372]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 80087f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80087f6:	4b5b      	ldr	r3, [pc, #364]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 80087f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087fe:	613b      	str	r3, [r7, #16]
 8008800:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008802:	2300      	movs	r3, #0
 8008804:	60fb      	str	r3, [r7, #12]
 8008806:	4b57      	ldr	r3, [pc, #348]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 8008808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800880a:	4a56      	ldr	r2, [pc, #344]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 800880c:	f043 0304 	orr.w	r3, r3, #4
 8008810:	6313      	str	r3, [r2, #48]	@ 0x30
 8008812:	4b54      	ldr	r3, [pc, #336]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 8008814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008816:	f003 0304 	and.w	r3, r3, #4
 800881a:	60fb      	str	r3, [r7, #12]
 800881c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800881e:	2300      	movs	r3, #0
 8008820:	60bb      	str	r3, [r7, #8]
 8008822:	4b50      	ldr	r3, [pc, #320]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 8008824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008826:	4a4f      	ldr	r2, [pc, #316]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 8008828:	f043 0308 	orr.w	r3, r3, #8
 800882c:	6313      	str	r3, [r2, #48]	@ 0x30
 800882e:	4b4d      	ldr	r3, [pc, #308]	@ (8008964 <HAL_LTDC_MspInit+0x244>)
 8008830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008832:	f003 0308 	and.w	r3, r3, #8
 8008836:	60bb      	str	r3, [r7, #8]
 8008838:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 800883a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800883e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008840:	2302      	movs	r3, #2
 8008842:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008844:	2300      	movs	r3, #0
 8008846:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008848:	2300      	movs	r3, #0
 800884a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800884c:	230e      	movs	r3, #14
 800884e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8008850:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8008854:	4619      	mov	r1, r3
 8008856:	4844      	ldr	r0, [pc, #272]	@ (8008968 <HAL_LTDC_MspInit+0x248>)
 8008858:	f7f8 fa08 	bl	8000c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800885c:	f641 0358 	movw	r3, #6232	@ 0x1858
 8008860:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008862:	2302      	movs	r3, #2
 8008864:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008866:	2300      	movs	r3, #0
 8008868:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800886a:	2300      	movs	r3, #0
 800886c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800886e:	230e      	movs	r3, #14
 8008870:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008872:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8008876:	4619      	mov	r1, r3
 8008878:	483c      	ldr	r0, [pc, #240]	@ (800896c <HAL_LTDC_MspInit+0x24c>)
 800887a:	f7f8 f9f7 	bl	8000c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800887e:	2303      	movs	r3, #3
 8008880:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008882:	2302      	movs	r3, #2
 8008884:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008886:	2300      	movs	r3, #0
 8008888:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800888a:	2300      	movs	r3, #0
 800888c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800888e:	2309      	movs	r3, #9
 8008890:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008892:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8008896:	4619      	mov	r1, r3
 8008898:	4835      	ldr	r0, [pc, #212]	@ (8008970 <HAL_LTDC_MspInit+0x250>)
 800889a:	f7f8 f9e7 	bl	8000c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 800889e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80088a2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088a4:	2302      	movs	r3, #2
 80088a6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088a8:	2300      	movs	r3, #0
 80088aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088ac:	2300      	movs	r3, #0
 80088ae:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80088b0:	230e      	movs	r3, #14
 80088b2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80088b4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80088b8:	4619      	mov	r1, r3
 80088ba:	482d      	ldr	r0, [pc, #180]	@ (8008970 <HAL_LTDC_MspInit+0x250>)
 80088bc:	f7f8 f9d6 	bl	8000c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80088c0:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80088c4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088c6:	2302      	movs	r3, #2
 80088c8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088ca:	2300      	movs	r3, #0
 80088cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088ce:	2300      	movs	r3, #0
 80088d0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80088d2:	230e      	movs	r3, #14
 80088d4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80088d6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80088da:	4619      	mov	r1, r3
 80088dc:	4825      	ldr	r0, [pc, #148]	@ (8008974 <HAL_LTDC_MspInit+0x254>)
 80088de:	f7f8 f9c5 	bl	8000c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80088e2:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80088e6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088e8:	2302      	movs	r3, #2
 80088ea:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088ec:	2300      	movs	r3, #0
 80088ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088f0:	2300      	movs	r3, #0
 80088f2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80088f4:	230e      	movs	r3, #14
 80088f6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80088f8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80088fc:	4619      	mov	r1, r3
 80088fe:	481e      	ldr	r0, [pc, #120]	@ (8008978 <HAL_LTDC_MspInit+0x258>)
 8008900:	f7f8 f9b4 	bl	8000c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8008904:	2348      	movs	r3, #72	@ 0x48
 8008906:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008908:	2302      	movs	r3, #2
 800890a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800890c:	2300      	movs	r3, #0
 800890e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008910:	2300      	movs	r3, #0
 8008912:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8008914:	230e      	movs	r3, #14
 8008916:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008918:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800891c:	4619      	mov	r1, r3
 800891e:	4817      	ldr	r0, [pc, #92]	@ (800897c <HAL_LTDC_MspInit+0x25c>)
 8008920:	f7f8 f9a4 	bl	8000c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8008924:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8008928:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800892a:	2302      	movs	r3, #2
 800892c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800892e:	2300      	movs	r3, #0
 8008930:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008932:	2300      	movs	r3, #0
 8008934:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8008936:	2309      	movs	r3, #9
 8008938:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800893a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800893e:	4619      	mov	r1, r3
 8008940:	480c      	ldr	r0, [pc, #48]	@ (8008974 <HAL_LTDC_MspInit+0x254>)
 8008942:	f7f8 f993 	bl	8000c6c <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8008946:	2200      	movs	r2, #0
 8008948:	2105      	movs	r1, #5
 800894a:	2058      	movs	r0, #88	@ 0x58
 800894c:	f7f7 ff5c 	bl	8000808 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8008950:	2058      	movs	r0, #88	@ 0x58
 8008952:	f7f7 ff75 	bl	8000840 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8008956:	bf00      	nop
 8008958:	3768      	adds	r7, #104	@ 0x68
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
 800895e:	bf00      	nop
 8008960:	40016800 	.word	0x40016800
 8008964:	40023800 	.word	0x40023800
 8008968:	40021400 	.word	0x40021400
 800896c:	40020000 	.word	0x40020000
 8008970:	40020400 	.word	0x40020400
 8008974:	40021800 	.word	0x40021800
 8008978:	40020800 	.word	0x40020800
 800897c:	40020c00 	.word	0x40020c00

08008980 <gyro_init>:
/**
  * @brief  Initialize gyroscope
  * @retval 0: OK, -1: Error
  */
static int32_t gyro_init(void)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b082      	sub	sp, #8
 8008984:	af00      	add	r7, sp, #0
  int32_t ret;
  
  // 1. WHO_AM_I kontrol
  ret = i3g4250d_device_id_get(&gyro_ctx, &whoami_id);
 8008986:	4934      	ldr	r1, [pc, #208]	@ (8008a58 <gyro_init+0xd8>)
 8008988:	4834      	ldr	r0, [pc, #208]	@ (8008a5c <gyro_init+0xdc>)
 800898a:	f7ff fdae 	bl	80084ea <i3g4250d_device_id_get>
 800898e:	6078      	str	r0, [r7, #4]
  if (ret != 0) {
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d002      	beq.n	800899c <gyro_init+0x1c>
    return -1;  // SPI hatas
 8008996:	f04f 33ff 	mov.w	r3, #4294967295
 800899a:	e058      	b.n	8008a4e <gyro_init+0xce>
  }
  
  if (whoami_id != I3G4250D_ID) {
 800899c:	4b2e      	ldr	r3, [pc, #184]	@ (8008a58 <gyro_init+0xd8>)
 800899e:	781b      	ldrb	r3, [r3, #0]
 80089a0:	2bd3      	cmp	r3, #211	@ 0xd3
 80089a2:	d002      	beq.n	80089aa <gyro_init+0x2a>
    return -2;  // Yanl cihaz
 80089a4:	f06f 0301 	mvn.w	r3, #1
 80089a8:	e051      	b.n	8008a4e <gyro_init+0xce>
  }
  
  // 2. Power-on mode (PD bit = 1) -
  
  ret = i3g4250d_power_mode_set(&gyro_ctx, PROPERTY_ENABLE);
 80089aa:	2101      	movs	r1, #1
 80089ac:	482b      	ldr	r0, [pc, #172]	@ (8008a5c <gyro_init+0xdc>)
 80089ae:	f7ff fcb5 	bl	800831c <i3g4250d_power_mode_set>
 80089b2:	6078      	str	r0, [r7, #4]
  if (ret != 0) {
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d002      	beq.n	80089c0 <gyro_init+0x40>
    return -3;
 80089ba:	f06f 0302 	mvn.w	r3, #2
 80089be:	e046      	b.n	8008a4e <gyro_init+0xce>
  }
  // 3. Enable all axes (X, Y, Z)
  ret = i3g4250d_axis_x_data_set(&gyro_ctx, PROPERTY_ENABLE);
 80089c0:	2101      	movs	r1, #1
 80089c2:	4826      	ldr	r0, [pc, #152]	@ (8008a5c <gyro_init+0xdc>)
 80089c4:	f7ff fda2 	bl	800850c <i3g4250d_axis_x_data_set>
 80089c8:	6078      	str	r0, [r7, #4]
  if (ret != 0) { return -4; }
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d002      	beq.n	80089d6 <gyro_init+0x56>
 80089d0:	f06f 0303 	mvn.w	r3, #3
 80089d4:	e03b      	b.n	8008a4e <gyro_init+0xce>
  
  ret = i3g4250d_axis_y_data_set(&gyro_ctx, PROPERTY_ENABLE);
 80089d6:	2101      	movs	r1, #1
 80089d8:	4820      	ldr	r0, [pc, #128]	@ (8008a5c <gyro_init+0xdc>)
 80089da:	f7ff fdc5 	bl	8008568 <i3g4250d_axis_y_data_set>
 80089de:	6078      	str	r0, [r7, #4]
  if (ret != 0) { return -5; }
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d002      	beq.n	80089ec <gyro_init+0x6c>
 80089e6:	f06f 0304 	mvn.w	r3, #4
 80089ea:	e030      	b.n	8008a4e <gyro_init+0xce>
  
  ret = i3g4250d_axis_z_data_set(&gyro_ctx, PROPERTY_ENABLE);
 80089ec:	2101      	movs	r1, #1
 80089ee:	481b      	ldr	r0, [pc, #108]	@ (8008a5c <gyro_init+0xdc>)
 80089f0:	f7ff fde8 	bl	80085c4 <i3g4250d_axis_z_data_set>
 80089f4:	6078      	str	r0, [r7, #4]
  if (ret != 0) { return -6; }
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d002      	beq.n	8008a02 <gyro_init+0x82>
 80089fc:	f06f 0305 	mvn.w	r3, #5
 8008a00:	e025      	b.n	8008a4e <gyro_init+0xce>
  
  // 4. Output data rate: 100 Hz
  ret = i3g4250d_data_rate_set(&gyro_ctx, I3G4250D_ODR_100Hz);
 8008a02:	2100      	movs	r1, #0
 8008a04:	4815      	ldr	r0, [pc, #84]	@ (8008a5c <gyro_init+0xdc>)
 8008a06:	f7ff fcb7 	bl	8008378 <i3g4250d_data_rate_set>
 8008a0a:	6078      	str	r0, [r7, #4]
  if (ret != 0) {
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d002      	beq.n	8008a18 <gyro_init+0x98>
    return -7;
 8008a12:	f06f 0306 	mvn.w	r3, #6
 8008a16:	e01a      	b.n	8008a4e <gyro_init+0xce>
  }
  
  // 5. Full-scale: 245 dps
  ret = i3g4250d_full_scale_set(&gyro_ctx, I3G4250D_245dps);
 8008a18:	2100      	movs	r1, #0
 8008a1a:	4810      	ldr	r0, [pc, #64]	@ (8008a5c <gyro_init+0xdc>)
 8008a1c:	f7ff fcd8 	bl	80083d0 <i3g4250d_full_scale_set>
 8008a20:	6078      	str	r0, [r7, #4]
  if (ret != 0) {
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d002      	beq.n	8008a2e <gyro_init+0xae>
    return -8;
 8008a28:	f06f 0307 	mvn.w	r3, #7
 8008a2c:	e00f      	b.n	8008a4e <gyro_init+0xce>
  }
  
  // 7. Test: Scaklk oku (opsiyonel)
  ret = i3g4250d_temperature_raw_get(&gyro_ctx, &temp_raw);
 8008a2e:	490c      	ldr	r1, [pc, #48]	@ (8008a60 <gyro_init+0xe0>)
 8008a30:	480a      	ldr	r0, [pc, #40]	@ (8008a5c <gyro_init+0xdc>)
 8008a32:	f7ff fcfc 	bl	800842e <i3g4250d_temperature_raw_get>
 8008a36:	6078      	str	r0, [r7, #4]
  if (ret != 0) {
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d002      	beq.n	8008a44 <gyro_init+0xc4>
    return -9;  // Scaklk okuma hatas
 8008a3e:	f06f 0308 	mvn.w	r3, #8
 8008a42:	e004      	b.n	8008a4e <gyro_init+0xce>
  }

  // 6. Ksa delay (sensr boot iin)
  gyro_ctx.mdelay(100);
 8008a44:	4b05      	ldr	r3, [pc, #20]	@ (8008a5c <gyro_init+0xdc>)
 8008a46:	689b      	ldr	r3, [r3, #8]
 8008a48:	2064      	movs	r0, #100	@ 0x64
 8008a4a:	4798      	blx	r3
  
  return 0;  // Baarl
 8008a4c:	2300      	movs	r3, #0
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3708      	adds	r7, #8
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	200002fc 	.word	0x200002fc
 8008a5c:	200002e8 	.word	0x200002e8
 8008a60:	20000314 	.word	0x20000314

08008a64 <gyro_read>:
  * @brief  Read gyroscope angular rate
  * @param  data  Pointer to 3x int16_t array [X, Y, Z]
  * @retval 0: OK, -1: Error
  */
static int32_t gyro_read(int16_t *data)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b082      	sub	sp, #8
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  return i3g4250d_angular_rate_raw_get(&gyro_ctx, data);
 8008a6c:	6879      	ldr	r1, [r7, #4]
 8008a6e:	4804      	ldr	r0, [pc, #16]	@ (8008a80 <gyro_read+0x1c>)
 8008a70:	f7ff fcee 	bl	8008450 <i3g4250d_angular_rate_raw_get>
 8008a74:	4603      	mov	r3, r0
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3708      	adds	r7, #8
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	bf00      	nop
 8008a80:	200002e8 	.word	0x200002e8

08008a84 <i3g4250d_platform_led_on>:
/**
 * @brief  Turn on LED
 * @param  led_id: 0=Green, 1=Red
 */
void i3g4250d_platform_led_on(uint8_t led_id)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b082      	sub	sp, #8
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	71fb      	strb	r3, [r7, #7]
  if (led_id == PROPERTY_DISABLE) {
 8008a8e:	79fb      	ldrb	r3, [r7, #7]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d106      	bne.n	8008aa2 <i3g4250d_platform_led_on+0x1e>
    HAL_GPIO_WritePin(LED_GREEN_PORT, LED_GREEN_PIN, GPIO_PIN_SET);
 8008a94:	2201      	movs	r2, #1
 8008a96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8008a9a:	4808      	ldr	r0, [pc, #32]	@ (8008abc <i3g4250d_platform_led_on+0x38>)
 8008a9c:	f7f8 fa92 	bl	8000fc4 <HAL_GPIO_WritePin>
  } else if (led_id == PROPERTY_ENABLE) {
    HAL_GPIO_WritePin(LED_RED_PORT, LED_RED_PIN, GPIO_PIN_SET);
  }
}
 8008aa0:	e008      	b.n	8008ab4 <i3g4250d_platform_led_on+0x30>
  } else if (led_id == PROPERTY_ENABLE) {
 8008aa2:	79fb      	ldrb	r3, [r7, #7]
 8008aa4:	2b01      	cmp	r3, #1
 8008aa6:	d105      	bne.n	8008ab4 <i3g4250d_platform_led_on+0x30>
    HAL_GPIO_WritePin(LED_RED_PORT, LED_RED_PIN, GPIO_PIN_SET);
 8008aa8:	2201      	movs	r2, #1
 8008aaa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8008aae:	4803      	ldr	r0, [pc, #12]	@ (8008abc <i3g4250d_platform_led_on+0x38>)
 8008ab0:	f7f8 fa88 	bl	8000fc4 <HAL_GPIO_WritePin>
}
 8008ab4:	bf00      	nop
 8008ab6:	3708      	adds	r7, #8
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}
 8008abc:	40021800 	.word	0x40021800

08008ac0 <i3g4250d_platform_print>:
/**
 * @brief  Print message via UART
 * @param  msg: Null-terminated string
 */
void i3g4250d_platform_print(const char *msg)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b082      	sub	sp, #8
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f7f7 fb91 	bl	80001f0 <strlen>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	b29a      	uxth	r2, r3
 8008ad2:	2364      	movs	r3, #100	@ 0x64
 8008ad4:	6879      	ldr	r1, [r7, #4]
 8008ad6:	4803      	ldr	r0, [pc, #12]	@ (8008ae4 <i3g4250d_platform_print+0x24>)
 8008ad8:	f7fc fe54 	bl	8005784 <HAL_UART_Transmit>
}
 8008adc:	bf00      	nop
 8008ade:	3708      	adds	r7, #8
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}
 8008ae4:	20000408 	.word	0x20000408

08008ae8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b0a0      	sub	sp, #128	@ 0x80
 8008aec:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008aee:	f7f7 fd6d 	bl	80005cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008af2:	f000 f8cb 	bl	8008c8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008af6:	f7ff f923 	bl	8007d40 <MX_GPIO_Init>
  MX_CRC_Init();
 8008afa:	f7fe ff99 	bl	8007a30 <MX_CRC_Init>
  MX_DMA2D_Init();
 8008afe:	f7fe ffcd 	bl	8007a9c <MX_DMA2D_Init>
  MX_FMC_Init();
 8008b02:	f7ff f825 	bl	8007b50 <MX_FMC_Init>
  MX_I2C3_Init();
 8008b06:	f7ff fa2f 	bl	8007f68 <MX_I2C3_Init>
  MX_LTDC_Init();
 8008b0a:	f7ff fd89 	bl	8008620 <MX_LTDC_Init>
  MX_SPI5_Init();  
 8008b0e:	f000 f93f 	bl	8008d90 <MX_SPI5_Init>
  MX_TIM1_Init();
 8008b12:	f000 faef 	bl	80090f4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8008b16:	f000 fb5f 	bl	80091d8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // Platform layer' balat
  i3g4250d_platform_init(&gyro_ctx, &hspi5);
 8008b1a:	4951      	ldr	r1, [pc, #324]	@ (8008c60 <main+0x178>)
 8008b1c:	4851      	ldr	r0, [pc, #324]	@ (8008c64 <main+0x17c>)
 8008b1e:	f7ff facd 	bl	80080bc <i3g4250d_platform_init>

  // Gyroscope balat
  int32_t status = gyro_init();
 8008b22:	f7ff ff2d 	bl	8008980 <gyro_init>
 8008b26:	6778      	str	r0, [r7, #116]	@ 0x74

  if (status == 0) {
 8008b28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	f040 8093 	bne.w	8008c56 <main+0x16e>
    //  Platform-agnostic LED control
    i3g4250d_platform_led_on(0);  // Green LED
 8008b30:	2000      	movs	r0, #0
 8008b32:	f7ff ffa7 	bl	8008a84 <i3g4250d_platform_led_on>
    
    //  Platform-agnostic print
    i3g4250d_platform_print("\r\n=== GYROSCOPE INITIALIZED ===\r\n");
 8008b36:	484c      	ldr	r0, [pc, #304]	@ (8008c68 <main+0x180>)
 8008b38:	f7ff ffc2 	bl	8008ac0 <i3g4250d_platform_print>
    
    char msg[100];
    sprintf(msg, "WHO_AM_I: 0x%02X (OK)\r\n\r\n", whoami_id);
 8008b3c:	4b4b      	ldr	r3, [pc, #300]	@ (8008c6c <main+0x184>)
 8008b3e:	781b      	ldrb	r3, [r3, #0]
 8008b40:	461a      	mov	r2, r3
 8008b42:	463b      	mov	r3, r7
 8008b44:	494a      	ldr	r1, [pc, #296]	@ (8008c70 <main+0x188>)
 8008b46:	4618      	mov	r0, r3
 8008b48:	f000 fd30 	bl	80095ac <siprintf>
    i3g4250d_platform_print(msg);
 8008b4c:	463b      	mov	r3, r7
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f7ff ffb6 	bl	8008ac0 <i3g4250d_platform_print>
    
    while(1) {
      // Read gyroscope data
      gyro_read(gyro_data);
 8008b54:	4847      	ldr	r0, [pc, #284]	@ (8008c74 <main+0x18c>)
 8008b56:	f7ff ff85 	bl	8008a64 <gyro_read>
      
      gyro_dps[0] = i3g4250d_from_fs245dps_to_mdps(gyro_data[0]) / 1000.0f;
 8008b5a:	4b46      	ldr	r3, [pc, #280]	@ (8008c74 <main+0x18c>)
 8008b5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008b60:	4618      	mov	r0, r3
 8008b62:	f7ff fbad 	bl	80082c0 <i3g4250d_from_fs245dps_to_mdps>
 8008b66:	eeb0 7a40 	vmov.f32	s14, s0
 8008b6a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8008c78 <main+0x190>
 8008b6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008b72:	4b42      	ldr	r3, [pc, #264]	@ (8008c7c <main+0x194>)
 8008b74:	edc3 7a00 	vstr	s15, [r3]
      gyro_dps[1] = i3g4250d_from_fs245dps_to_mdps(gyro_data[1]) / 1000.0f;
 8008b78:	4b3e      	ldr	r3, [pc, #248]	@ (8008c74 <main+0x18c>)
 8008b7a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7ff fb9e 	bl	80082c0 <i3g4250d_from_fs245dps_to_mdps>
 8008b84:	eeb0 7a40 	vmov.f32	s14, s0
 8008b88:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8008c78 <main+0x190>
 8008b8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008b90:	4b3a      	ldr	r3, [pc, #232]	@ (8008c7c <main+0x194>)
 8008b92:	edc3 7a01 	vstr	s15, [r3, #4]
      gyro_dps[2] = i3g4250d_from_fs245dps_to_mdps(gyro_data[2]) / 1000.0f;
 8008b96:	4b37      	ldr	r3, [pc, #220]	@ (8008c74 <main+0x18c>)
 8008b98:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f7ff fb8f 	bl	80082c0 <i3g4250d_from_fs245dps_to_mdps>
 8008ba2:	eeb0 7a40 	vmov.f32	s14, s0
 8008ba6:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8008c78 <main+0x190>
 8008baa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008bae:	4b33      	ldr	r3, [pc, #204]	@ (8008c7c <main+0x194>)
 8008bb0:	edc3 7a02 	vstr	s15, [r3, #8]

      // Read temperature
      i3g4250d_temperature_raw_get(&gyro_ctx, &temp_raw);
 8008bb4:	4932      	ldr	r1, [pc, #200]	@ (8008c80 <main+0x198>)
 8008bb6:	482b      	ldr	r0, [pc, #172]	@ (8008c64 <main+0x17c>)
 8008bb8:	f7ff fc39 	bl	800842e <i3g4250d_temperature_raw_get>
      temp_celsius = i3g4250d_from_lsb_to_celsius((int8_t)temp_raw);
 8008bbc:	4b30      	ldr	r3, [pc, #192]	@ (8008c80 <main+0x198>)
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	b25b      	sxtb	r3, r3
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	f7ff fb94 	bl	80082f0 <i3g4250d_from_lsb_to_celsius>
 8008bc8:	eef0 7a40 	vmov.f32	s15, s0
 8008bcc:	4b2d      	ldr	r3, [pc, #180]	@ (8008c84 <main+0x19c>)
 8008bce:	edc3 7a00 	vstr	s15, [r3]
      
      
      // Direkt mdps (millidegree/sec) olarak integer gnder
      int x_mdps = i3g4250d_from_fs245dps_to_mdps(gyro_data[0]);
 8008bd2:	4b28      	ldr	r3, [pc, #160]	@ (8008c74 <main+0x18c>)
 8008bd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f7ff fb71 	bl	80082c0 <i3g4250d_from_fs245dps_to_mdps>
 8008bde:	eef0 7a40 	vmov.f32	s15, s0
 8008be2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008be6:	ee17 3a90 	vmov	r3, s15
 8008bea:	673b      	str	r3, [r7, #112]	@ 0x70
      int y_mdps = i3g4250d_from_fs245dps_to_mdps(gyro_data[1]);
 8008bec:	4b21      	ldr	r3, [pc, #132]	@ (8008c74 <main+0x18c>)
 8008bee:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f7ff fb64 	bl	80082c0 <i3g4250d_from_fs245dps_to_mdps>
 8008bf8:	eef0 7a40 	vmov.f32	s15, s0
 8008bfc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008c00:	ee17 3a90 	vmov	r3, s15
 8008c04:	66fb      	str	r3, [r7, #108]	@ 0x6c
      int z_mdps = i3g4250d_from_fs245dps_to_mdps(gyro_data[2]);
 8008c06:	4b1b      	ldr	r3, [pc, #108]	@ (8008c74 <main+0x18c>)
 8008c08:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	f7ff fb57 	bl	80082c0 <i3g4250d_from_fs245dps_to_mdps>
 8008c12:	eef0 7a40 	vmov.f32	s15, s0
 8008c16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008c1a:	ee17 3a90 	vmov	r3, s15
 8008c1e:	66bb      	str	r3, [r7, #104]	@ 0x68
      int temp_int = (int)temp_celsius;
 8008c20:	4b18      	ldr	r3, [pc, #96]	@ (8008c84 <main+0x19c>)
 8008c22:	edd3 7a00 	vldr	s15, [r3]
 8008c26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008c2a:	ee17 3a90 	vmov	r3, s15
 8008c2e:	667b      	str	r3, [r7, #100]	@ 0x64

      sprintf(msg, "X:%d Y:%d Z:%d MDPS TEMP:%d\r\n",
 8008c30:	4638      	mov	r0, r7
 8008c32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c34:	9301      	str	r3, [sp, #4]
 8008c36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008c38:	9300      	str	r3, [sp, #0]
 8008c3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008c3c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008c3e:	4912      	ldr	r1, [pc, #72]	@ (8008c88 <main+0x1a0>)
 8008c40:	f000 fcb4 	bl	80095ac <siprintf>
          x_mdps, y_mdps, z_mdps, temp_int);
              
      i3g4250d_platform_print(msg);
 8008c44:	463b      	mov	r3, r7
 8008c46:	4618      	mov	r0, r3
 8008c48:	f7ff ff3a 	bl	8008ac0 <i3g4250d_platform_print>
      
      i3g4250d_platform_delay(200);
 8008c4c:	20c8      	movs	r0, #200	@ 0xc8
 8008c4e:	f7ff faef 	bl	8008230 <i3g4250d_platform_delay>
    while(1) {
 8008c52:	bf00      	nop
 8008c54:	e77e      	b.n	8008b54 <main+0x6c>
    }
  } else {  //  Error
    i3g4250d_platform_led_on(PROPERTY_ENABLE);  // Red LED
 8008c56:	2001      	movs	r0, #1
 8008c58:	f7ff ff14 	bl	8008a84 <i3g4250d_platform_led_on>
    while(1);
 8008c5c:	bf00      	nop
 8008c5e:	e7fd      	b.n	8008c5c <main+0x174>
 8008c60:	2000031c 	.word	0x2000031c
 8008c64:	200002e8 	.word	0x200002e8
 8008c68:	08009da8 	.word	0x08009da8
 8008c6c:	200002fc 	.word	0x200002fc
 8008c70:	08009dcc 	.word	0x08009dcc
 8008c74:	20000300 	.word	0x20000300
 8008c78:	447a0000 	.word	0x447a0000
 8008c7c:	20000308 	.word	0x20000308
 8008c80:	20000314 	.word	0x20000314
 8008c84:	20000318 	.word	0x20000318
 8008c88:	08009de8 	.word	0x08009de8

08008c8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b094      	sub	sp, #80	@ 0x50
 8008c90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008c92:	f107 0320 	add.w	r3, r7, #32
 8008c96:	2230      	movs	r2, #48	@ 0x30
 8008c98:	2100      	movs	r1, #0
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f000 fca8 	bl	80095f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008ca0:	f107 030c 	add.w	r3, r7, #12
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	601a      	str	r2, [r3, #0]
 8008ca8:	605a      	str	r2, [r3, #4]
 8008caa:	609a      	str	r2, [r3, #8]
 8008cac:	60da      	str	r2, [r3, #12]
 8008cae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	60bb      	str	r3, [r7, #8]
 8008cb4:	4b28      	ldr	r3, [pc, #160]	@ (8008d58 <SystemClock_Config+0xcc>)
 8008cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cb8:	4a27      	ldr	r2, [pc, #156]	@ (8008d58 <SystemClock_Config+0xcc>)
 8008cba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008cbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8008cc0:	4b25      	ldr	r3, [pc, #148]	@ (8008d58 <SystemClock_Config+0xcc>)
 8008cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008cc8:	60bb      	str	r3, [r7, #8]
 8008cca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8008ccc:	2300      	movs	r3, #0
 8008cce:	607b      	str	r3, [r7, #4]
 8008cd0:	4b22      	ldr	r3, [pc, #136]	@ (8008d5c <SystemClock_Config+0xd0>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8008cd8:	4a20      	ldr	r2, [pc, #128]	@ (8008d5c <SystemClock_Config+0xd0>)
 8008cda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008cde:	6013      	str	r3, [r2, #0]
 8008ce0:	4b1e      	ldr	r3, [pc, #120]	@ (8008d5c <SystemClock_Config+0xd0>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008ce8:	607b      	str	r3, [r7, #4]
 8008cea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8008cec:	2301      	movs	r3, #1
 8008cee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8008cf0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8008cf4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008cf6:	2302      	movs	r3, #2
 8008cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8008cfa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8008cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8008d00:	2304      	movs	r3, #4
 8008d02:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8008d04:	2348      	movs	r3, #72	@ 0x48
 8008d06:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008d08:	2302      	movs	r3, #2
 8008d0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8008d0c:	2303      	movs	r3, #3
 8008d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008d10:	f107 0320 	add.w	r3, r7, #32
 8008d14:	4618      	mov	r0, r3
 8008d16:	f7fa fbe5 	bl	80034e4 <HAL_RCC_OscConfig>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d001      	beq.n	8008d24 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8008d20:	f000 f830 	bl	8008d84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008d24:	230f      	movs	r3, #15
 8008d26:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008d28:	2302      	movs	r3, #2
 8008d2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8008d30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008d34:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008d36:	2300      	movs	r3, #0
 8008d38:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8008d3a:	f107 030c 	add.w	r3, r7, #12
 8008d3e:	2102      	movs	r1, #2
 8008d40:	4618      	mov	r0, r3
 8008d42:	f7fa fe47 	bl	80039d4 <HAL_RCC_ClockConfig>
 8008d46:	4603      	mov	r3, r0
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d001      	beq.n	8008d50 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8008d4c:	f000 f81a 	bl	8008d84 <Error_Handler>
  }
}
 8008d50:	bf00      	nop
 8008d52:	3750      	adds	r7, #80	@ 0x50
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd80      	pop	{r7, pc}
 8008d58:	40023800 	.word	0x40023800
 8008d5c:	40007000 	.word	0x40007000

08008d60 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b082      	sub	sp, #8
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a04      	ldr	r2, [pc, #16]	@ (8008d80 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d101      	bne.n	8008d76 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8008d72:	f7f7 fc4d 	bl	8000610 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8008d76:	bf00      	nop
 8008d78:	3708      	adds	r7, #8
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}
 8008d7e:	bf00      	nop
 8008d80:	40001000 	.word	0x40001000

08008d84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008d84:	b480      	push	{r7}
 8008d86:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8008d88:	b672      	cpsid	i
}
 8008d8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008d8c:	bf00      	nop
 8008d8e:	e7fd      	b.n	8008d8c <Error_Handler+0x8>

08008d90 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8008d94:	4b17      	ldr	r3, [pc, #92]	@ (8008df4 <MX_SPI5_Init+0x64>)
 8008d96:	4a18      	ldr	r2, [pc, #96]	@ (8008df8 <MX_SPI5_Init+0x68>)
 8008d98:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8008d9a:	4b16      	ldr	r3, [pc, #88]	@ (8008df4 <MX_SPI5_Init+0x64>)
 8008d9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8008da0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8008da2:	4b14      	ldr	r3, [pc, #80]	@ (8008df4 <MX_SPI5_Init+0x64>)
 8008da4:	2200      	movs	r2, #0
 8008da6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8008da8:	4b12      	ldr	r3, [pc, #72]	@ (8008df4 <MX_SPI5_Init+0x64>)
 8008daa:	2200      	movs	r2, #0
 8008dac:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8008dae:	4b11      	ldr	r3, [pc, #68]	@ (8008df4 <MX_SPI5_Init+0x64>)
 8008db0:	2202      	movs	r2, #2
 8008db2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 8008db4:	4b0f      	ldr	r3, [pc, #60]	@ (8008df4 <MX_SPI5_Init+0x64>)
 8008db6:	2201      	movs	r2, #1
 8008db8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8008dba:	4b0e      	ldr	r3, [pc, #56]	@ (8008df4 <MX_SPI5_Init+0x64>)
 8008dbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008dc0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8008dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8008df4 <MX_SPI5_Init+0x64>)
 8008dc4:	2220      	movs	r2, #32
 8008dc6:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8008df4 <MX_SPI5_Init+0x64>)
 8008dca:	2200      	movs	r2, #0
 8008dcc:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8008dce:	4b09      	ldr	r3, [pc, #36]	@ (8008df4 <MX_SPI5_Init+0x64>)
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008dd4:	4b07      	ldr	r3, [pc, #28]	@ (8008df4 <MX_SPI5_Init+0x64>)
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8008dda:	4b06      	ldr	r3, [pc, #24]	@ (8008df4 <MX_SPI5_Init+0x64>)
 8008ddc:	220a      	movs	r2, #10
 8008dde:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8008de0:	4804      	ldr	r0, [pc, #16]	@ (8008df4 <MX_SPI5_Init+0x64>)
 8008de2:	f7fb fa3d 	bl	8004260 <HAL_SPI_Init>
 8008de6:	4603      	mov	r3, r0
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d001      	beq.n	8008df0 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8008dec:	f7ff ffca 	bl	8008d84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8008df0:	bf00      	nop
 8008df2:	bd80      	pop	{r7, pc}
 8008df4:	2000031c 	.word	0x2000031c
 8008df8:	40015000 	.word	0x40015000

08008dfc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b08a      	sub	sp, #40	@ 0x28
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e04:	f107 0314 	add.w	r3, r7, #20
 8008e08:	2200      	movs	r2, #0
 8008e0a:	601a      	str	r2, [r3, #0]
 8008e0c:	605a      	str	r2, [r3, #4]
 8008e0e:	609a      	str	r2, [r3, #8]
 8008e10:	60da      	str	r2, [r3, #12]
 8008e12:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a19      	ldr	r2, [pc, #100]	@ (8008e80 <HAL_SPI_MspInit+0x84>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d12c      	bne.n	8008e78 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8008e1e:	2300      	movs	r3, #0
 8008e20:	613b      	str	r3, [r7, #16]
 8008e22:	4b18      	ldr	r3, [pc, #96]	@ (8008e84 <HAL_SPI_MspInit+0x88>)
 8008e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e26:	4a17      	ldr	r2, [pc, #92]	@ (8008e84 <HAL_SPI_MspInit+0x88>)
 8008e28:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8008e2e:	4b15      	ldr	r3, [pc, #84]	@ (8008e84 <HAL_SPI_MspInit+0x88>)
 8008e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008e36:	613b      	str	r3, [r7, #16]
 8008e38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	60fb      	str	r3, [r7, #12]
 8008e3e:	4b11      	ldr	r3, [pc, #68]	@ (8008e84 <HAL_SPI_MspInit+0x88>)
 8008e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e42:	4a10      	ldr	r2, [pc, #64]	@ (8008e84 <HAL_SPI_MspInit+0x88>)
 8008e44:	f043 0320 	orr.w	r3, r3, #32
 8008e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8008e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8008e84 <HAL_SPI_MspInit+0x88>)
 8008e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e4e:	f003 0320 	and.w	r3, r3, #32
 8008e52:	60fb      	str	r3, [r7, #12]
 8008e54:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8008e56:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8008e5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e5c:	2302      	movs	r3, #2
 8008e5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e60:	2300      	movs	r3, #0
 8008e62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008e64:	2300      	movs	r3, #0
 8008e66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8008e68:	2305      	movs	r3, #5
 8008e6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008e6c:	f107 0314 	add.w	r3, r7, #20
 8008e70:	4619      	mov	r1, r3
 8008e72:	4805      	ldr	r0, [pc, #20]	@ (8008e88 <HAL_SPI_MspInit+0x8c>)
 8008e74:	f7f7 fefa 	bl	8000c6c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8008e78:	bf00      	nop
 8008e7a:	3728      	adds	r7, #40	@ 0x28
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}
 8008e80:	40015000 	.word	0x40015000
 8008e84:	40023800 	.word	0x40023800
 8008e88:	40021400 	.word	0x40021400

08008e8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b082      	sub	sp, #8
 8008e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008e92:	2300      	movs	r3, #0
 8008e94:	607b      	str	r3, [r7, #4]
 8008e96:	4b12      	ldr	r3, [pc, #72]	@ (8008ee0 <HAL_MspInit+0x54>)
 8008e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e9a:	4a11      	ldr	r2, [pc, #68]	@ (8008ee0 <HAL_MspInit+0x54>)
 8008e9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008ea0:	6453      	str	r3, [r2, #68]	@ 0x44
 8008ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8008ee0 <HAL_MspInit+0x54>)
 8008ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ea6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008eaa:	607b      	str	r3, [r7, #4]
 8008eac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008eae:	2300      	movs	r3, #0
 8008eb0:	603b      	str	r3, [r7, #0]
 8008eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8008ee0 <HAL_MspInit+0x54>)
 8008eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eb6:	4a0a      	ldr	r2, [pc, #40]	@ (8008ee0 <HAL_MspInit+0x54>)
 8008eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ebc:	6413      	str	r3, [r2, #64]	@ 0x40
 8008ebe:	4b08      	ldr	r3, [pc, #32]	@ (8008ee0 <HAL_MspInit+0x54>)
 8008ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ec6:	603b      	str	r3, [r7, #0]
 8008ec8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8008eca:	2200      	movs	r2, #0
 8008ecc:	210f      	movs	r1, #15
 8008ece:	f06f 0001 	mvn.w	r0, #1
 8008ed2:	f7f7 fc99 	bl	8000808 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008ed6:	bf00      	nop
 8008ed8:	3708      	adds	r7, #8
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}
 8008ede:	bf00      	nop
 8008ee0:	40023800 	.word	0x40023800

08008ee4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b08e      	sub	sp, #56	@ 0x38
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8008eec:	2300      	movs	r3, #0
 8008eee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	60fb      	str	r3, [r7, #12]
 8008ef8:	4b33      	ldr	r3, [pc, #204]	@ (8008fc8 <HAL_InitTick+0xe4>)
 8008efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008efc:	4a32      	ldr	r2, [pc, #200]	@ (8008fc8 <HAL_InitTick+0xe4>)
 8008efe:	f043 0310 	orr.w	r3, r3, #16
 8008f02:	6413      	str	r3, [r2, #64]	@ 0x40
 8008f04:	4b30      	ldr	r3, [pc, #192]	@ (8008fc8 <HAL_InitTick+0xe4>)
 8008f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f08:	f003 0310 	and.w	r3, r3, #16
 8008f0c:	60fb      	str	r3, [r7, #12]
 8008f0e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8008f10:	f107 0210 	add.w	r2, r7, #16
 8008f14:	f107 0314 	add.w	r3, r7, #20
 8008f18:	4611      	mov	r1, r2
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f7fa ff7a 	bl	8003e14 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8008f20:	6a3b      	ldr	r3, [r7, #32]
 8008f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8008f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d103      	bne.n	8008f32 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8008f2a:	f7fa ff4b 	bl	8003dc4 <HAL_RCC_GetPCLK1Freq>
 8008f2e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008f30:	e004      	b.n	8008f3c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8008f32:	f7fa ff47 	bl	8003dc4 <HAL_RCC_GetPCLK1Freq>
 8008f36:	4603      	mov	r3, r0
 8008f38:	005b      	lsls	r3, r3, #1
 8008f3a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8008f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f3e:	4a23      	ldr	r2, [pc, #140]	@ (8008fcc <HAL_InitTick+0xe8>)
 8008f40:	fba2 2303 	umull	r2, r3, r2, r3
 8008f44:	0c9b      	lsrs	r3, r3, #18
 8008f46:	3b01      	subs	r3, #1
 8008f48:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8008f4a:	4b21      	ldr	r3, [pc, #132]	@ (8008fd0 <HAL_InitTick+0xec>)
 8008f4c:	4a21      	ldr	r2, [pc, #132]	@ (8008fd4 <HAL_InitTick+0xf0>)
 8008f4e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8008f50:	4b1f      	ldr	r3, [pc, #124]	@ (8008fd0 <HAL_InitTick+0xec>)
 8008f52:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8008f56:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8008f58:	4a1d      	ldr	r2, [pc, #116]	@ (8008fd0 <HAL_InitTick+0xec>)
 8008f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f5c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8008f5e:	4b1c      	ldr	r3, [pc, #112]	@ (8008fd0 <HAL_InitTick+0xec>)
 8008f60:	2200      	movs	r2, #0
 8008f62:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008f64:	4b1a      	ldr	r3, [pc, #104]	@ (8008fd0 <HAL_InitTick+0xec>)
 8008f66:	2200      	movs	r2, #0
 8008f68:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008f6a:	4b19      	ldr	r3, [pc, #100]	@ (8008fd0 <HAL_InitTick+0xec>)
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8008f70:	4817      	ldr	r0, [pc, #92]	@ (8008fd0 <HAL_InitTick+0xec>)
 8008f72:	f7fb ff47 	bl	8004e04 <HAL_TIM_Base_Init>
 8008f76:	4603      	mov	r3, r0
 8008f78:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8008f7c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d11b      	bne.n	8008fbc <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8008f84:	4812      	ldr	r0, [pc, #72]	@ (8008fd0 <HAL_InitTick+0xec>)
 8008f86:	f7fb ff8d 	bl	8004ea4 <HAL_TIM_Base_Start_IT>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8008f90:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d111      	bne.n	8008fbc <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008f98:	2036      	movs	r0, #54	@ 0x36
 8008f9a:	f7f7 fc51 	bl	8000840 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2b0f      	cmp	r3, #15
 8008fa2:	d808      	bhi.n	8008fb6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	6879      	ldr	r1, [r7, #4]
 8008fa8:	2036      	movs	r0, #54	@ 0x36
 8008faa:	f7f7 fc2d 	bl	8000808 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8008fae:	4a0a      	ldr	r2, [pc, #40]	@ (8008fd8 <HAL_InitTick+0xf4>)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6013      	str	r3, [r2, #0]
 8008fb4:	e002      	b.n	8008fbc <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8008fbc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3738      	adds	r7, #56	@ 0x38
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}
 8008fc8:	40023800 	.word	0x40023800
 8008fcc:	431bde83 	.word	0x431bde83
 8008fd0:	20000374 	.word	0x20000374
 8008fd4:	40001000 	.word	0x40001000
 8008fd8:	20000000 	.word	0x20000000

08008fdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8008fe0:	bf00      	nop
 8008fe2:	e7fd      	b.n	8008fe0 <NMI_Handler+0x4>

08008fe4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008fe8:	bf00      	nop
 8008fea:	e7fd      	b.n	8008fe8 <HardFault_Handler+0x4>

08008fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008fec:	b480      	push	{r7}
 8008fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008ff0:	bf00      	nop
 8008ff2:	e7fd      	b.n	8008ff0 <MemManage_Handler+0x4>

08008ff4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008ff8:	bf00      	nop
 8008ffa:	e7fd      	b.n	8008ff8 <BusFault_Handler+0x4>

08008ffc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009000:	bf00      	nop
 8009002:	e7fd      	b.n	8009000 <UsageFault_Handler+0x4>

08009004 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009004:	b480      	push	{r7}
 8009006:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009008:	bf00      	nop
 800900a:	46bd      	mov	sp, r7
 800900c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009010:	4770      	bx	lr
	...

08009014 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8009018:	4802      	ldr	r0, [pc, #8]	@ (8009024 <TIM6_DAC_IRQHandler+0x10>)
 800901a:	f7fb ffb3 	bl	8004f84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800901e:	bf00      	nop
 8009020:	bd80      	pop	{r7, pc}
 8009022:	bf00      	nop
 8009024:	20000374 	.word	0x20000374

08009028 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 800902c:	4802      	ldr	r0, [pc, #8]	@ (8009038 <OTG_HS_IRQHandler+0x10>)
 800902e:	f7f7 ffe2 	bl	8000ff6 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8009032:	bf00      	nop
 8009034:	bd80      	pop	{r7, pc}
 8009036:	bf00      	nop
 8009038:	20000450 	.word	0x20000450

0800903c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8009040:	4802      	ldr	r0, [pc, #8]	@ (800904c <LTDC_IRQHandler+0x10>)
 8009042:	f7f9 ffdb 	bl	8002ffc <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8009046:	bf00      	nop
 8009048:	bd80      	pop	{r7, pc}
 800904a:	bf00      	nop
 800904c:	20000240 	.word	0x20000240

08009050 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8009054:	4802      	ldr	r0, [pc, #8]	@ (8009060 <DMA2D_IRQHandler+0x10>)
 8009056:	f7f7 fc66 	bl	8000926 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800905a:	bf00      	nop
 800905c:	bd80      	pop	{r7, pc}
 800905e:	bf00      	nop
 8009060:	20000174 	.word	0x20000174

08009064 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b086      	sub	sp, #24
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800906c:	4a14      	ldr	r2, [pc, #80]	@ (80090c0 <_sbrk+0x5c>)
 800906e:	4b15      	ldr	r3, [pc, #84]	@ (80090c4 <_sbrk+0x60>)
 8009070:	1ad3      	subs	r3, r2, r3
 8009072:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009078:	4b13      	ldr	r3, [pc, #76]	@ (80090c8 <_sbrk+0x64>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d102      	bne.n	8009086 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009080:	4b11      	ldr	r3, [pc, #68]	@ (80090c8 <_sbrk+0x64>)
 8009082:	4a12      	ldr	r2, [pc, #72]	@ (80090cc <_sbrk+0x68>)
 8009084:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8009086:	4b10      	ldr	r3, [pc, #64]	@ (80090c8 <_sbrk+0x64>)
 8009088:	681a      	ldr	r2, [r3, #0]
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	4413      	add	r3, r2
 800908e:	693a      	ldr	r2, [r7, #16]
 8009090:	429a      	cmp	r2, r3
 8009092:	d207      	bcs.n	80090a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8009094:	f000 fac4 	bl	8009620 <__errno>
 8009098:	4603      	mov	r3, r0
 800909a:	220c      	movs	r2, #12
 800909c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800909e:	f04f 33ff 	mov.w	r3, #4294967295
 80090a2:	e009      	b.n	80090b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80090a4:	4b08      	ldr	r3, [pc, #32]	@ (80090c8 <_sbrk+0x64>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80090aa:	4b07      	ldr	r3, [pc, #28]	@ (80090c8 <_sbrk+0x64>)
 80090ac:	681a      	ldr	r2, [r3, #0]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	4413      	add	r3, r2
 80090b2:	4a05      	ldr	r2, [pc, #20]	@ (80090c8 <_sbrk+0x64>)
 80090b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80090b6:	68fb      	ldr	r3, [r7, #12]
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3718      	adds	r7, #24
 80090bc:	46bd      	mov	sp, r7
 80090be:	bd80      	pop	{r7, pc}
 80090c0:	20030000 	.word	0x20030000
 80090c4:	00000400 	.word	0x00000400
 80090c8:	200003bc 	.word	0x200003bc
 80090cc:	20000978 	.word	0x20000978

080090d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80090d0:	b480      	push	{r7}
 80090d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80090d4:	4b06      	ldr	r3, [pc, #24]	@ (80090f0 <SystemInit+0x20>)
 80090d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090da:	4a05      	ldr	r2, [pc, #20]	@ (80090f0 <SystemInit+0x20>)
 80090dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80090e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80090e4:	bf00      	nop
 80090e6:	46bd      	mov	sp, r7
 80090e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ec:	4770      	bx	lr
 80090ee:	bf00      	nop
 80090f0:	e000ed00 	.word	0xe000ed00

080090f4 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b086      	sub	sp, #24
 80090f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80090fa:	f107 0308 	add.w	r3, r7, #8
 80090fe:	2200      	movs	r2, #0
 8009100:	601a      	str	r2, [r3, #0]
 8009102:	605a      	str	r2, [r3, #4]
 8009104:	609a      	str	r2, [r3, #8]
 8009106:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009108:	463b      	mov	r3, r7
 800910a:	2200      	movs	r2, #0
 800910c:	601a      	str	r2, [r3, #0]
 800910e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8009110:	4b1e      	ldr	r3, [pc, #120]	@ (800918c <MX_TIM1_Init+0x98>)
 8009112:	4a1f      	ldr	r2, [pc, #124]	@ (8009190 <MX_TIM1_Init+0x9c>)
 8009114:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8009116:	4b1d      	ldr	r3, [pc, #116]	@ (800918c <MX_TIM1_Init+0x98>)
 8009118:	2200      	movs	r2, #0
 800911a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800911c:	4b1b      	ldr	r3, [pc, #108]	@ (800918c <MX_TIM1_Init+0x98>)
 800911e:	2200      	movs	r2, #0
 8009120:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8009122:	4b1a      	ldr	r3, [pc, #104]	@ (800918c <MX_TIM1_Init+0x98>)
 8009124:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009128:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800912a:	4b18      	ldr	r3, [pc, #96]	@ (800918c <MX_TIM1_Init+0x98>)
 800912c:	2200      	movs	r2, #0
 800912e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8009130:	4b16      	ldr	r3, [pc, #88]	@ (800918c <MX_TIM1_Init+0x98>)
 8009132:	2200      	movs	r2, #0
 8009134:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009136:	4b15      	ldr	r3, [pc, #84]	@ (800918c <MX_TIM1_Init+0x98>)
 8009138:	2200      	movs	r2, #0
 800913a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800913c:	4813      	ldr	r0, [pc, #76]	@ (800918c <MX_TIM1_Init+0x98>)
 800913e:	f7fb fe61 	bl	8004e04 <HAL_TIM_Base_Init>
 8009142:	4603      	mov	r3, r0
 8009144:	2b00      	cmp	r3, #0
 8009146:	d001      	beq.n	800914c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8009148:	f7ff fe1c 	bl	8008d84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800914c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009150:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8009152:	f107 0308 	add.w	r3, r7, #8
 8009156:	4619      	mov	r1, r3
 8009158:	480c      	ldr	r0, [pc, #48]	@ (800918c <MX_TIM1_Init+0x98>)
 800915a:	f7fc f803 	bl	8005164 <HAL_TIM_ConfigClockSource>
 800915e:	4603      	mov	r3, r0
 8009160:	2b00      	cmp	r3, #0
 8009162:	d001      	beq.n	8009168 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8009164:	f7ff fe0e 	bl	8008d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009168:	2300      	movs	r3, #0
 800916a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800916c:	2300      	movs	r3, #0
 800916e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009170:	463b      	mov	r3, r7
 8009172:	4619      	mov	r1, r3
 8009174:	4805      	ldr	r0, [pc, #20]	@ (800918c <MX_TIM1_Init+0x98>)
 8009176:	f7fc fa25 	bl	80055c4 <HAL_TIMEx_MasterConfigSynchronization>
 800917a:	4603      	mov	r3, r0
 800917c:	2b00      	cmp	r3, #0
 800917e:	d001      	beq.n	8009184 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8009180:	f7ff fe00 	bl	8008d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8009184:	bf00      	nop
 8009186:	3718      	adds	r7, #24
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}
 800918c:	200003c0 	.word	0x200003c0
 8009190:	40010000 	.word	0x40010000

08009194 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8009194:	b480      	push	{r7}
 8009196:	b085      	sub	sp, #20
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	4a0b      	ldr	r2, [pc, #44]	@ (80091d0 <HAL_TIM_Base_MspInit+0x3c>)
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d10d      	bne.n	80091c2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80091a6:	2300      	movs	r3, #0
 80091a8:	60fb      	str	r3, [r7, #12]
 80091aa:	4b0a      	ldr	r3, [pc, #40]	@ (80091d4 <HAL_TIM_Base_MspInit+0x40>)
 80091ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091ae:	4a09      	ldr	r2, [pc, #36]	@ (80091d4 <HAL_TIM_Base_MspInit+0x40>)
 80091b0:	f043 0301 	orr.w	r3, r3, #1
 80091b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80091b6:	4b07      	ldr	r3, [pc, #28]	@ (80091d4 <HAL_TIM_Base_MspInit+0x40>)
 80091b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091ba:	f003 0301 	and.w	r3, r3, #1
 80091be:	60fb      	str	r3, [r7, #12]
 80091c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80091c2:	bf00      	nop
 80091c4:	3714      	adds	r7, #20
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr
 80091ce:	bf00      	nop
 80091d0:	40010000 	.word	0x40010000
 80091d4:	40023800 	.word	0x40023800

080091d8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80091dc:	4b11      	ldr	r3, [pc, #68]	@ (8009224 <MX_USART1_UART_Init+0x4c>)
 80091de:	4a12      	ldr	r2, [pc, #72]	@ (8009228 <MX_USART1_UART_Init+0x50>)
 80091e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80091e2:	4b10      	ldr	r3, [pc, #64]	@ (8009224 <MX_USART1_UART_Init+0x4c>)
 80091e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80091e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80091ea:	4b0e      	ldr	r3, [pc, #56]	@ (8009224 <MX_USART1_UART_Init+0x4c>)
 80091ec:	2200      	movs	r2, #0
 80091ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80091f0:	4b0c      	ldr	r3, [pc, #48]	@ (8009224 <MX_USART1_UART_Init+0x4c>)
 80091f2:	2200      	movs	r2, #0
 80091f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80091f6:	4b0b      	ldr	r3, [pc, #44]	@ (8009224 <MX_USART1_UART_Init+0x4c>)
 80091f8:	2200      	movs	r2, #0
 80091fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80091fc:	4b09      	ldr	r3, [pc, #36]	@ (8009224 <MX_USART1_UART_Init+0x4c>)
 80091fe:	220c      	movs	r2, #12
 8009200:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009202:	4b08      	ldr	r3, [pc, #32]	@ (8009224 <MX_USART1_UART_Init+0x4c>)
 8009204:	2200      	movs	r2, #0
 8009206:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009208:	4b06      	ldr	r3, [pc, #24]	@ (8009224 <MX_USART1_UART_Init+0x4c>)
 800920a:	2200      	movs	r2, #0
 800920c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800920e:	4805      	ldr	r0, [pc, #20]	@ (8009224 <MX_USART1_UART_Init+0x4c>)
 8009210:	f7fc fa68 	bl	80056e4 <HAL_UART_Init>
 8009214:	4603      	mov	r3, r0
 8009216:	2b00      	cmp	r3, #0
 8009218:	d001      	beq.n	800921e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800921a:	f7ff fdb3 	bl	8008d84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800921e:	bf00      	nop
 8009220:	bd80      	pop	{r7, pc}
 8009222:	bf00      	nop
 8009224:	20000408 	.word	0x20000408
 8009228:	40011000 	.word	0x40011000

0800922c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b08a      	sub	sp, #40	@ 0x28
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009234:	f107 0314 	add.w	r3, r7, #20
 8009238:	2200      	movs	r2, #0
 800923a:	601a      	str	r2, [r3, #0]
 800923c:	605a      	str	r2, [r3, #4]
 800923e:	609a      	str	r2, [r3, #8]
 8009240:	60da      	str	r2, [r3, #12]
 8009242:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	4a19      	ldr	r2, [pc, #100]	@ (80092b0 <HAL_UART_MspInit+0x84>)
 800924a:	4293      	cmp	r3, r2
 800924c:	d12c      	bne.n	80092a8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800924e:	2300      	movs	r3, #0
 8009250:	613b      	str	r3, [r7, #16]
 8009252:	4b18      	ldr	r3, [pc, #96]	@ (80092b4 <HAL_UART_MspInit+0x88>)
 8009254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009256:	4a17      	ldr	r2, [pc, #92]	@ (80092b4 <HAL_UART_MspInit+0x88>)
 8009258:	f043 0310 	orr.w	r3, r3, #16
 800925c:	6453      	str	r3, [r2, #68]	@ 0x44
 800925e:	4b15      	ldr	r3, [pc, #84]	@ (80092b4 <HAL_UART_MspInit+0x88>)
 8009260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009262:	f003 0310 	and.w	r3, r3, #16
 8009266:	613b      	str	r3, [r7, #16]
 8009268:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800926a:	2300      	movs	r3, #0
 800926c:	60fb      	str	r3, [r7, #12]
 800926e:	4b11      	ldr	r3, [pc, #68]	@ (80092b4 <HAL_UART_MspInit+0x88>)
 8009270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009272:	4a10      	ldr	r2, [pc, #64]	@ (80092b4 <HAL_UART_MspInit+0x88>)
 8009274:	f043 0301 	orr.w	r3, r3, #1
 8009278:	6313      	str	r3, [r2, #48]	@ 0x30
 800927a:	4b0e      	ldr	r3, [pc, #56]	@ (80092b4 <HAL_UART_MspInit+0x88>)
 800927c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800927e:	f003 0301 	and.w	r3, r3, #1
 8009282:	60fb      	str	r3, [r7, #12]
 8009284:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8009286:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800928a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800928c:	2302      	movs	r3, #2
 800928e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009290:	2300      	movs	r3, #0
 8009292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009294:	2303      	movs	r3, #3
 8009296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8009298:	2307      	movs	r3, #7
 800929a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800929c:	f107 0314 	add.w	r3, r7, #20
 80092a0:	4619      	mov	r1, r3
 80092a2:	4805      	ldr	r0, [pc, #20]	@ (80092b8 <HAL_UART_MspInit+0x8c>)
 80092a4:	f7f7 fce2 	bl	8000c6c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80092a8:	bf00      	nop
 80092aa:	3728      	adds	r7, #40	@ 0x28
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bd80      	pop	{r7, pc}
 80092b0:	40011000 	.word	0x40011000
 80092b4:	40023800 	.word	0x40023800
 80092b8:	40020000 	.word	0x40020000

080092bc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b082      	sub	sp, #8
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80092ca:	4618      	mov	r0, r3
 80092cc:	f7fd f9f8 	bl	80066c0 <USBH_LL_IncTimer>
}
 80092d0:	bf00      	nop
 80092d2:	3708      	adds	r7, #8
 80092d4:	46bd      	mov	sp, r7
 80092d6:	bd80      	pop	{r7, pc}

080092d8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b082      	sub	sp, #8
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80092e6:	4618      	mov	r0, r3
 80092e8:	f7fd fa38 	bl	800675c <USBH_LL_Connect>
}
 80092ec:	bf00      	nop
 80092ee:	3708      	adds	r7, #8
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b082      	sub	sp, #8
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009302:	4618      	mov	r0, r3
 8009304:	f7fd fa45 	bl	8006792 <USBH_LL_Disconnect>
}
 8009308:	bf00      	nop
 800930a:	3708      	adds	r7, #8
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}

08009310 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b082      	sub	sp, #8
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
 8009318:	460b      	mov	r3, r1
 800931a:	70fb      	strb	r3, [r7, #3]
 800931c:	4613      	mov	r3, r2
 800931e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009326:	4618      	mov	r0, r3
 8009328:	f7fd fa84 	bl	8006834 <USBH_LL_NotifyURBChange>
#endif
}
 800932c:	bf00      	nop
 800932e:	3708      	adds	r7, #8
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b082      	sub	sp, #8
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009342:	4618      	mov	r0, r3
 8009344:	f7fd f9e6 	bl	8006714 <USBH_LL_PortEnabled>
}
 8009348:	bf00      	nop
 800934a:	3708      	adds	r7, #8
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}

08009350 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b082      	sub	sp, #8
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800935e:	4618      	mov	r0, r3
 8009360:	f7fd f9ea 	bl	8006738 <USBH_LL_PortDisabled>
}
 8009364:	bf00      	nop
 8009366:	3708      	adds	r7, #8
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}

0800936c <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b084      	sub	sp, #16
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009374:	2300      	movs	r3, #0
 8009376:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009378:	2300      	movs	r3, #0
 800937a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009382:	4618      	mov	r0, r3
 8009384:	f7f7 ff47 	bl	8001216 <HAL_HCD_Stop>
 8009388:	4603      	mov	r3, r0
 800938a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800938c:	7bfb      	ldrb	r3, [r7, #15]
 800938e:	4618      	mov	r0, r3
 8009390:	f000 f808 	bl	80093a4 <USBH_Get_USB_Status>
 8009394:	4603      	mov	r3, r0
 8009396:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009398:	7bbb      	ldrb	r3, [r7, #14]
}
 800939a:	4618      	mov	r0, r3
 800939c:	3710      	adds	r7, #16
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
	...

080093a4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b085      	sub	sp, #20
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	4603      	mov	r3, r0
 80093ac:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80093ae:	2300      	movs	r3, #0
 80093b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80093b2:	79fb      	ldrb	r3, [r7, #7]
 80093b4:	2b03      	cmp	r3, #3
 80093b6:	d817      	bhi.n	80093e8 <USBH_Get_USB_Status+0x44>
 80093b8:	a201      	add	r2, pc, #4	@ (adr r2, 80093c0 <USBH_Get_USB_Status+0x1c>)
 80093ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093be:	bf00      	nop
 80093c0:	080093d1 	.word	0x080093d1
 80093c4:	080093d7 	.word	0x080093d7
 80093c8:	080093dd 	.word	0x080093dd
 80093cc:	080093e3 	.word	0x080093e3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80093d0:	2300      	movs	r3, #0
 80093d2:	73fb      	strb	r3, [r7, #15]
    break;
 80093d4:	e00b      	b.n	80093ee <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80093d6:	2302      	movs	r3, #2
 80093d8:	73fb      	strb	r3, [r7, #15]
    break;
 80093da:	e008      	b.n	80093ee <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80093dc:	2301      	movs	r3, #1
 80093de:	73fb      	strb	r3, [r7, #15]
    break;
 80093e0:	e005      	b.n	80093ee <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80093e2:	2302      	movs	r3, #2
 80093e4:	73fb      	strb	r3, [r7, #15]
    break;
 80093e6:	e002      	b.n	80093ee <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80093e8:	2302      	movs	r3, #2
 80093ea:	73fb      	strb	r3, [r7, #15]
    break;
 80093ec:	bf00      	nop
  }
  return usb_status;
 80093ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3714      	adds	r7, #20
 80093f4:	46bd      	mov	sp, r7
 80093f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fa:	4770      	bx	lr

080093fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80093fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8009434 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8009400:	f7ff fe66 	bl	80090d0 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8009404:	480c      	ldr	r0, [pc, #48]	@ (8009438 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8009406:	490d      	ldr	r1, [pc, #52]	@ (800943c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8009408:	4a0d      	ldr	r2, [pc, #52]	@ (8009440 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800940a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800940c:	e002      	b.n	8009414 <LoopCopyDataInit>

0800940e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800940e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009410:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009412:	3304      	adds	r3, #4

08009414 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009414:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009416:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009418:	d3f9      	bcc.n	800940e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800941a:	4a0a      	ldr	r2, [pc, #40]	@ (8009444 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800941c:	4c0a      	ldr	r4, [pc, #40]	@ (8009448 <LoopFillZerobss+0x22>)
  movs r3, #0
 800941e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009420:	e001      	b.n	8009426 <LoopFillZerobss>

08009422 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009422:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009424:	3204      	adds	r2, #4

08009426 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009426:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009428:	d3fb      	bcc.n	8009422 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800942a:	f000 f8ff 	bl	800962c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800942e:	f7ff fb5b 	bl	8008ae8 <main>
  bx  lr    
 8009432:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8009434:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8009438:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800943c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8009440:	08009e64 	.word	0x08009e64
  ldr r2, =_sbss
 8009444:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8009448:	20000978 	.word	0x20000978

0800944c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800944c:	e7fe      	b.n	800944c <ADC_IRQHandler>
	...

08009450 <sbrk_aligned>:
 8009450:	b570      	push	{r4, r5, r6, lr}
 8009452:	4e0f      	ldr	r6, [pc, #60]	@ (8009490 <sbrk_aligned+0x40>)
 8009454:	460c      	mov	r4, r1
 8009456:	6831      	ldr	r1, [r6, #0]
 8009458:	4605      	mov	r5, r0
 800945a:	b911      	cbnz	r1, 8009462 <sbrk_aligned+0x12>
 800945c:	f000 f8d0 	bl	8009600 <_sbrk_r>
 8009460:	6030      	str	r0, [r6, #0]
 8009462:	4621      	mov	r1, r4
 8009464:	4628      	mov	r0, r5
 8009466:	f000 f8cb 	bl	8009600 <_sbrk_r>
 800946a:	1c43      	adds	r3, r0, #1
 800946c:	d103      	bne.n	8009476 <sbrk_aligned+0x26>
 800946e:	f04f 34ff 	mov.w	r4, #4294967295
 8009472:	4620      	mov	r0, r4
 8009474:	bd70      	pop	{r4, r5, r6, pc}
 8009476:	1cc4      	adds	r4, r0, #3
 8009478:	f024 0403 	bic.w	r4, r4, #3
 800947c:	42a0      	cmp	r0, r4
 800947e:	d0f8      	beq.n	8009472 <sbrk_aligned+0x22>
 8009480:	1a21      	subs	r1, r4, r0
 8009482:	4628      	mov	r0, r5
 8009484:	f000 f8bc 	bl	8009600 <_sbrk_r>
 8009488:	3001      	adds	r0, #1
 800948a:	d1f2      	bne.n	8009472 <sbrk_aligned+0x22>
 800948c:	e7ef      	b.n	800946e <sbrk_aligned+0x1e>
 800948e:	bf00      	nop
 8009490:	20000830 	.word	0x20000830

08009494 <_malloc_r>:
 8009494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009498:	1ccd      	adds	r5, r1, #3
 800949a:	f025 0503 	bic.w	r5, r5, #3
 800949e:	3508      	adds	r5, #8
 80094a0:	2d0c      	cmp	r5, #12
 80094a2:	bf38      	it	cc
 80094a4:	250c      	movcc	r5, #12
 80094a6:	2d00      	cmp	r5, #0
 80094a8:	4606      	mov	r6, r0
 80094aa:	db01      	blt.n	80094b0 <_malloc_r+0x1c>
 80094ac:	42a9      	cmp	r1, r5
 80094ae:	d904      	bls.n	80094ba <_malloc_r+0x26>
 80094b0:	230c      	movs	r3, #12
 80094b2:	6033      	str	r3, [r6, #0]
 80094b4:	2000      	movs	r0, #0
 80094b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009590 <_malloc_r+0xfc>
 80094be:	f000 f869 	bl	8009594 <__malloc_lock>
 80094c2:	f8d8 3000 	ldr.w	r3, [r8]
 80094c6:	461c      	mov	r4, r3
 80094c8:	bb44      	cbnz	r4, 800951c <_malloc_r+0x88>
 80094ca:	4629      	mov	r1, r5
 80094cc:	4630      	mov	r0, r6
 80094ce:	f7ff ffbf 	bl	8009450 <sbrk_aligned>
 80094d2:	1c43      	adds	r3, r0, #1
 80094d4:	4604      	mov	r4, r0
 80094d6:	d158      	bne.n	800958a <_malloc_r+0xf6>
 80094d8:	f8d8 4000 	ldr.w	r4, [r8]
 80094dc:	4627      	mov	r7, r4
 80094de:	2f00      	cmp	r7, #0
 80094e0:	d143      	bne.n	800956a <_malloc_r+0xd6>
 80094e2:	2c00      	cmp	r4, #0
 80094e4:	d04b      	beq.n	800957e <_malloc_r+0xea>
 80094e6:	6823      	ldr	r3, [r4, #0]
 80094e8:	4639      	mov	r1, r7
 80094ea:	4630      	mov	r0, r6
 80094ec:	eb04 0903 	add.w	r9, r4, r3
 80094f0:	f000 f886 	bl	8009600 <_sbrk_r>
 80094f4:	4581      	cmp	r9, r0
 80094f6:	d142      	bne.n	800957e <_malloc_r+0xea>
 80094f8:	6821      	ldr	r1, [r4, #0]
 80094fa:	1a6d      	subs	r5, r5, r1
 80094fc:	4629      	mov	r1, r5
 80094fe:	4630      	mov	r0, r6
 8009500:	f7ff ffa6 	bl	8009450 <sbrk_aligned>
 8009504:	3001      	adds	r0, #1
 8009506:	d03a      	beq.n	800957e <_malloc_r+0xea>
 8009508:	6823      	ldr	r3, [r4, #0]
 800950a:	442b      	add	r3, r5
 800950c:	6023      	str	r3, [r4, #0]
 800950e:	f8d8 3000 	ldr.w	r3, [r8]
 8009512:	685a      	ldr	r2, [r3, #4]
 8009514:	bb62      	cbnz	r2, 8009570 <_malloc_r+0xdc>
 8009516:	f8c8 7000 	str.w	r7, [r8]
 800951a:	e00f      	b.n	800953c <_malloc_r+0xa8>
 800951c:	6822      	ldr	r2, [r4, #0]
 800951e:	1b52      	subs	r2, r2, r5
 8009520:	d420      	bmi.n	8009564 <_malloc_r+0xd0>
 8009522:	2a0b      	cmp	r2, #11
 8009524:	d917      	bls.n	8009556 <_malloc_r+0xc2>
 8009526:	1961      	adds	r1, r4, r5
 8009528:	42a3      	cmp	r3, r4
 800952a:	6025      	str	r5, [r4, #0]
 800952c:	bf18      	it	ne
 800952e:	6059      	strne	r1, [r3, #4]
 8009530:	6863      	ldr	r3, [r4, #4]
 8009532:	bf08      	it	eq
 8009534:	f8c8 1000 	streq.w	r1, [r8]
 8009538:	5162      	str	r2, [r4, r5]
 800953a:	604b      	str	r3, [r1, #4]
 800953c:	4630      	mov	r0, r6
 800953e:	f000 f82f 	bl	80095a0 <__malloc_unlock>
 8009542:	f104 000b 	add.w	r0, r4, #11
 8009546:	1d23      	adds	r3, r4, #4
 8009548:	f020 0007 	bic.w	r0, r0, #7
 800954c:	1ac2      	subs	r2, r0, r3
 800954e:	bf1c      	itt	ne
 8009550:	1a1b      	subne	r3, r3, r0
 8009552:	50a3      	strne	r3, [r4, r2]
 8009554:	e7af      	b.n	80094b6 <_malloc_r+0x22>
 8009556:	6862      	ldr	r2, [r4, #4]
 8009558:	42a3      	cmp	r3, r4
 800955a:	bf0c      	ite	eq
 800955c:	f8c8 2000 	streq.w	r2, [r8]
 8009560:	605a      	strne	r2, [r3, #4]
 8009562:	e7eb      	b.n	800953c <_malloc_r+0xa8>
 8009564:	4623      	mov	r3, r4
 8009566:	6864      	ldr	r4, [r4, #4]
 8009568:	e7ae      	b.n	80094c8 <_malloc_r+0x34>
 800956a:	463c      	mov	r4, r7
 800956c:	687f      	ldr	r7, [r7, #4]
 800956e:	e7b6      	b.n	80094de <_malloc_r+0x4a>
 8009570:	461a      	mov	r2, r3
 8009572:	685b      	ldr	r3, [r3, #4]
 8009574:	42a3      	cmp	r3, r4
 8009576:	d1fb      	bne.n	8009570 <_malloc_r+0xdc>
 8009578:	2300      	movs	r3, #0
 800957a:	6053      	str	r3, [r2, #4]
 800957c:	e7de      	b.n	800953c <_malloc_r+0xa8>
 800957e:	230c      	movs	r3, #12
 8009580:	6033      	str	r3, [r6, #0]
 8009582:	4630      	mov	r0, r6
 8009584:	f000 f80c 	bl	80095a0 <__malloc_unlock>
 8009588:	e794      	b.n	80094b4 <_malloc_r+0x20>
 800958a:	6005      	str	r5, [r0, #0]
 800958c:	e7d6      	b.n	800953c <_malloc_r+0xa8>
 800958e:	bf00      	nop
 8009590:	20000834 	.word	0x20000834

08009594 <__malloc_lock>:
 8009594:	4801      	ldr	r0, [pc, #4]	@ (800959c <__malloc_lock+0x8>)
 8009596:	f000 b86d 	b.w	8009674 <__retarget_lock_acquire_recursive>
 800959a:	bf00      	nop
 800959c:	20000974 	.word	0x20000974

080095a0 <__malloc_unlock>:
 80095a0:	4801      	ldr	r0, [pc, #4]	@ (80095a8 <__malloc_unlock+0x8>)
 80095a2:	f000 b868 	b.w	8009676 <__retarget_lock_release_recursive>
 80095a6:	bf00      	nop
 80095a8:	20000974 	.word	0x20000974

080095ac <siprintf>:
 80095ac:	b40e      	push	{r1, r2, r3}
 80095ae:	b510      	push	{r4, lr}
 80095b0:	b09d      	sub	sp, #116	@ 0x74
 80095b2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80095b4:	9002      	str	r0, [sp, #8]
 80095b6:	9006      	str	r0, [sp, #24]
 80095b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80095bc:	480a      	ldr	r0, [pc, #40]	@ (80095e8 <siprintf+0x3c>)
 80095be:	9107      	str	r1, [sp, #28]
 80095c0:	9104      	str	r1, [sp, #16]
 80095c2:	490a      	ldr	r1, [pc, #40]	@ (80095ec <siprintf+0x40>)
 80095c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80095c8:	9105      	str	r1, [sp, #20]
 80095ca:	2400      	movs	r4, #0
 80095cc:	a902      	add	r1, sp, #8
 80095ce:	6800      	ldr	r0, [r0, #0]
 80095d0:	9301      	str	r3, [sp, #4]
 80095d2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80095d4:	f000 f904 	bl	80097e0 <_svfiprintf_r>
 80095d8:	9b02      	ldr	r3, [sp, #8]
 80095da:	701c      	strb	r4, [r3, #0]
 80095dc:	b01d      	add	sp, #116	@ 0x74
 80095de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095e2:	b003      	add	sp, #12
 80095e4:	4770      	bx	lr
 80095e6:	bf00      	nop
 80095e8:	20000010 	.word	0x20000010
 80095ec:	ffff0208 	.word	0xffff0208

080095f0 <memset>:
 80095f0:	4402      	add	r2, r0
 80095f2:	4603      	mov	r3, r0
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d100      	bne.n	80095fa <memset+0xa>
 80095f8:	4770      	bx	lr
 80095fa:	f803 1b01 	strb.w	r1, [r3], #1
 80095fe:	e7f9      	b.n	80095f4 <memset+0x4>

08009600 <_sbrk_r>:
 8009600:	b538      	push	{r3, r4, r5, lr}
 8009602:	4d06      	ldr	r5, [pc, #24]	@ (800961c <_sbrk_r+0x1c>)
 8009604:	2300      	movs	r3, #0
 8009606:	4604      	mov	r4, r0
 8009608:	4608      	mov	r0, r1
 800960a:	602b      	str	r3, [r5, #0]
 800960c:	f7ff fd2a 	bl	8009064 <_sbrk>
 8009610:	1c43      	adds	r3, r0, #1
 8009612:	d102      	bne.n	800961a <_sbrk_r+0x1a>
 8009614:	682b      	ldr	r3, [r5, #0]
 8009616:	b103      	cbz	r3, 800961a <_sbrk_r+0x1a>
 8009618:	6023      	str	r3, [r4, #0]
 800961a:	bd38      	pop	{r3, r4, r5, pc}
 800961c:	20000970 	.word	0x20000970

08009620 <__errno>:
 8009620:	4b01      	ldr	r3, [pc, #4]	@ (8009628 <__errno+0x8>)
 8009622:	6818      	ldr	r0, [r3, #0]
 8009624:	4770      	bx	lr
 8009626:	bf00      	nop
 8009628:	20000010 	.word	0x20000010

0800962c <__libc_init_array>:
 800962c:	b570      	push	{r4, r5, r6, lr}
 800962e:	4d0d      	ldr	r5, [pc, #52]	@ (8009664 <__libc_init_array+0x38>)
 8009630:	4c0d      	ldr	r4, [pc, #52]	@ (8009668 <__libc_init_array+0x3c>)
 8009632:	1b64      	subs	r4, r4, r5
 8009634:	10a4      	asrs	r4, r4, #2
 8009636:	2600      	movs	r6, #0
 8009638:	42a6      	cmp	r6, r4
 800963a:	d109      	bne.n	8009650 <__libc_init_array+0x24>
 800963c:	4d0b      	ldr	r5, [pc, #44]	@ (800966c <__libc_init_array+0x40>)
 800963e:	4c0c      	ldr	r4, [pc, #48]	@ (8009670 <__libc_init_array+0x44>)
 8009640:	f000 fba6 	bl	8009d90 <_init>
 8009644:	1b64      	subs	r4, r4, r5
 8009646:	10a4      	asrs	r4, r4, #2
 8009648:	2600      	movs	r6, #0
 800964a:	42a6      	cmp	r6, r4
 800964c:	d105      	bne.n	800965a <__libc_init_array+0x2e>
 800964e:	bd70      	pop	{r4, r5, r6, pc}
 8009650:	f855 3b04 	ldr.w	r3, [r5], #4
 8009654:	4798      	blx	r3
 8009656:	3601      	adds	r6, #1
 8009658:	e7ee      	b.n	8009638 <__libc_init_array+0xc>
 800965a:	f855 3b04 	ldr.w	r3, [r5], #4
 800965e:	4798      	blx	r3
 8009660:	3601      	adds	r6, #1
 8009662:	e7f2      	b.n	800964a <__libc_init_array+0x1e>
 8009664:	08009e5c 	.word	0x08009e5c
 8009668:	08009e5c 	.word	0x08009e5c
 800966c:	08009e5c 	.word	0x08009e5c
 8009670:	08009e60 	.word	0x08009e60

08009674 <__retarget_lock_acquire_recursive>:
 8009674:	4770      	bx	lr

08009676 <__retarget_lock_release_recursive>:
 8009676:	4770      	bx	lr

08009678 <memcpy>:
 8009678:	440a      	add	r2, r1
 800967a:	4291      	cmp	r1, r2
 800967c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009680:	d100      	bne.n	8009684 <memcpy+0xc>
 8009682:	4770      	bx	lr
 8009684:	b510      	push	{r4, lr}
 8009686:	f811 4b01 	ldrb.w	r4, [r1], #1
 800968a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800968e:	4291      	cmp	r1, r2
 8009690:	d1f9      	bne.n	8009686 <memcpy+0xe>
 8009692:	bd10      	pop	{r4, pc}

08009694 <_free_r>:
 8009694:	b538      	push	{r3, r4, r5, lr}
 8009696:	4605      	mov	r5, r0
 8009698:	2900      	cmp	r1, #0
 800969a:	d041      	beq.n	8009720 <_free_r+0x8c>
 800969c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096a0:	1f0c      	subs	r4, r1, #4
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	bfb8      	it	lt
 80096a6:	18e4      	addlt	r4, r4, r3
 80096a8:	f7ff ff74 	bl	8009594 <__malloc_lock>
 80096ac:	4a1d      	ldr	r2, [pc, #116]	@ (8009724 <_free_r+0x90>)
 80096ae:	6813      	ldr	r3, [r2, #0]
 80096b0:	b933      	cbnz	r3, 80096c0 <_free_r+0x2c>
 80096b2:	6063      	str	r3, [r4, #4]
 80096b4:	6014      	str	r4, [r2, #0]
 80096b6:	4628      	mov	r0, r5
 80096b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096bc:	f7ff bf70 	b.w	80095a0 <__malloc_unlock>
 80096c0:	42a3      	cmp	r3, r4
 80096c2:	d908      	bls.n	80096d6 <_free_r+0x42>
 80096c4:	6820      	ldr	r0, [r4, #0]
 80096c6:	1821      	adds	r1, r4, r0
 80096c8:	428b      	cmp	r3, r1
 80096ca:	bf01      	itttt	eq
 80096cc:	6819      	ldreq	r1, [r3, #0]
 80096ce:	685b      	ldreq	r3, [r3, #4]
 80096d0:	1809      	addeq	r1, r1, r0
 80096d2:	6021      	streq	r1, [r4, #0]
 80096d4:	e7ed      	b.n	80096b2 <_free_r+0x1e>
 80096d6:	461a      	mov	r2, r3
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	b10b      	cbz	r3, 80096e0 <_free_r+0x4c>
 80096dc:	42a3      	cmp	r3, r4
 80096de:	d9fa      	bls.n	80096d6 <_free_r+0x42>
 80096e0:	6811      	ldr	r1, [r2, #0]
 80096e2:	1850      	adds	r0, r2, r1
 80096e4:	42a0      	cmp	r0, r4
 80096e6:	d10b      	bne.n	8009700 <_free_r+0x6c>
 80096e8:	6820      	ldr	r0, [r4, #0]
 80096ea:	4401      	add	r1, r0
 80096ec:	1850      	adds	r0, r2, r1
 80096ee:	4283      	cmp	r3, r0
 80096f0:	6011      	str	r1, [r2, #0]
 80096f2:	d1e0      	bne.n	80096b6 <_free_r+0x22>
 80096f4:	6818      	ldr	r0, [r3, #0]
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	6053      	str	r3, [r2, #4]
 80096fa:	4408      	add	r0, r1
 80096fc:	6010      	str	r0, [r2, #0]
 80096fe:	e7da      	b.n	80096b6 <_free_r+0x22>
 8009700:	d902      	bls.n	8009708 <_free_r+0x74>
 8009702:	230c      	movs	r3, #12
 8009704:	602b      	str	r3, [r5, #0]
 8009706:	e7d6      	b.n	80096b6 <_free_r+0x22>
 8009708:	6820      	ldr	r0, [r4, #0]
 800970a:	1821      	adds	r1, r4, r0
 800970c:	428b      	cmp	r3, r1
 800970e:	bf04      	itt	eq
 8009710:	6819      	ldreq	r1, [r3, #0]
 8009712:	685b      	ldreq	r3, [r3, #4]
 8009714:	6063      	str	r3, [r4, #4]
 8009716:	bf04      	itt	eq
 8009718:	1809      	addeq	r1, r1, r0
 800971a:	6021      	streq	r1, [r4, #0]
 800971c:	6054      	str	r4, [r2, #4]
 800971e:	e7ca      	b.n	80096b6 <_free_r+0x22>
 8009720:	bd38      	pop	{r3, r4, r5, pc}
 8009722:	bf00      	nop
 8009724:	20000834 	.word	0x20000834

08009728 <__ssputs_r>:
 8009728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800972c:	688e      	ldr	r6, [r1, #8]
 800972e:	461f      	mov	r7, r3
 8009730:	42be      	cmp	r6, r7
 8009732:	680b      	ldr	r3, [r1, #0]
 8009734:	4682      	mov	sl, r0
 8009736:	460c      	mov	r4, r1
 8009738:	4690      	mov	r8, r2
 800973a:	d82d      	bhi.n	8009798 <__ssputs_r+0x70>
 800973c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009740:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009744:	d026      	beq.n	8009794 <__ssputs_r+0x6c>
 8009746:	6965      	ldr	r5, [r4, #20]
 8009748:	6909      	ldr	r1, [r1, #16]
 800974a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800974e:	eba3 0901 	sub.w	r9, r3, r1
 8009752:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009756:	1c7b      	adds	r3, r7, #1
 8009758:	444b      	add	r3, r9
 800975a:	106d      	asrs	r5, r5, #1
 800975c:	429d      	cmp	r5, r3
 800975e:	bf38      	it	cc
 8009760:	461d      	movcc	r5, r3
 8009762:	0553      	lsls	r3, r2, #21
 8009764:	d527      	bpl.n	80097b6 <__ssputs_r+0x8e>
 8009766:	4629      	mov	r1, r5
 8009768:	f7ff fe94 	bl	8009494 <_malloc_r>
 800976c:	4606      	mov	r6, r0
 800976e:	b360      	cbz	r0, 80097ca <__ssputs_r+0xa2>
 8009770:	6921      	ldr	r1, [r4, #16]
 8009772:	464a      	mov	r2, r9
 8009774:	f7ff ff80 	bl	8009678 <memcpy>
 8009778:	89a3      	ldrh	r3, [r4, #12]
 800977a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800977e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009782:	81a3      	strh	r3, [r4, #12]
 8009784:	6126      	str	r6, [r4, #16]
 8009786:	6165      	str	r5, [r4, #20]
 8009788:	444e      	add	r6, r9
 800978a:	eba5 0509 	sub.w	r5, r5, r9
 800978e:	6026      	str	r6, [r4, #0]
 8009790:	60a5      	str	r5, [r4, #8]
 8009792:	463e      	mov	r6, r7
 8009794:	42be      	cmp	r6, r7
 8009796:	d900      	bls.n	800979a <__ssputs_r+0x72>
 8009798:	463e      	mov	r6, r7
 800979a:	6820      	ldr	r0, [r4, #0]
 800979c:	4632      	mov	r2, r6
 800979e:	4641      	mov	r1, r8
 80097a0:	f000 faa6 	bl	8009cf0 <memmove>
 80097a4:	68a3      	ldr	r3, [r4, #8]
 80097a6:	1b9b      	subs	r3, r3, r6
 80097a8:	60a3      	str	r3, [r4, #8]
 80097aa:	6823      	ldr	r3, [r4, #0]
 80097ac:	4433      	add	r3, r6
 80097ae:	6023      	str	r3, [r4, #0]
 80097b0:	2000      	movs	r0, #0
 80097b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097b6:	462a      	mov	r2, r5
 80097b8:	f000 fab4 	bl	8009d24 <_realloc_r>
 80097bc:	4606      	mov	r6, r0
 80097be:	2800      	cmp	r0, #0
 80097c0:	d1e0      	bne.n	8009784 <__ssputs_r+0x5c>
 80097c2:	6921      	ldr	r1, [r4, #16]
 80097c4:	4650      	mov	r0, sl
 80097c6:	f7ff ff65 	bl	8009694 <_free_r>
 80097ca:	230c      	movs	r3, #12
 80097cc:	f8ca 3000 	str.w	r3, [sl]
 80097d0:	89a3      	ldrh	r3, [r4, #12]
 80097d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097d6:	81a3      	strh	r3, [r4, #12]
 80097d8:	f04f 30ff 	mov.w	r0, #4294967295
 80097dc:	e7e9      	b.n	80097b2 <__ssputs_r+0x8a>
	...

080097e0 <_svfiprintf_r>:
 80097e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097e4:	4698      	mov	r8, r3
 80097e6:	898b      	ldrh	r3, [r1, #12]
 80097e8:	061b      	lsls	r3, r3, #24
 80097ea:	b09d      	sub	sp, #116	@ 0x74
 80097ec:	4607      	mov	r7, r0
 80097ee:	460d      	mov	r5, r1
 80097f0:	4614      	mov	r4, r2
 80097f2:	d510      	bpl.n	8009816 <_svfiprintf_r+0x36>
 80097f4:	690b      	ldr	r3, [r1, #16]
 80097f6:	b973      	cbnz	r3, 8009816 <_svfiprintf_r+0x36>
 80097f8:	2140      	movs	r1, #64	@ 0x40
 80097fa:	f7ff fe4b 	bl	8009494 <_malloc_r>
 80097fe:	6028      	str	r0, [r5, #0]
 8009800:	6128      	str	r0, [r5, #16]
 8009802:	b930      	cbnz	r0, 8009812 <_svfiprintf_r+0x32>
 8009804:	230c      	movs	r3, #12
 8009806:	603b      	str	r3, [r7, #0]
 8009808:	f04f 30ff 	mov.w	r0, #4294967295
 800980c:	b01d      	add	sp, #116	@ 0x74
 800980e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009812:	2340      	movs	r3, #64	@ 0x40
 8009814:	616b      	str	r3, [r5, #20]
 8009816:	2300      	movs	r3, #0
 8009818:	9309      	str	r3, [sp, #36]	@ 0x24
 800981a:	2320      	movs	r3, #32
 800981c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009820:	f8cd 800c 	str.w	r8, [sp, #12]
 8009824:	2330      	movs	r3, #48	@ 0x30
 8009826:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80099c4 <_svfiprintf_r+0x1e4>
 800982a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800982e:	f04f 0901 	mov.w	r9, #1
 8009832:	4623      	mov	r3, r4
 8009834:	469a      	mov	sl, r3
 8009836:	f813 2b01 	ldrb.w	r2, [r3], #1
 800983a:	b10a      	cbz	r2, 8009840 <_svfiprintf_r+0x60>
 800983c:	2a25      	cmp	r2, #37	@ 0x25
 800983e:	d1f9      	bne.n	8009834 <_svfiprintf_r+0x54>
 8009840:	ebba 0b04 	subs.w	fp, sl, r4
 8009844:	d00b      	beq.n	800985e <_svfiprintf_r+0x7e>
 8009846:	465b      	mov	r3, fp
 8009848:	4622      	mov	r2, r4
 800984a:	4629      	mov	r1, r5
 800984c:	4638      	mov	r0, r7
 800984e:	f7ff ff6b 	bl	8009728 <__ssputs_r>
 8009852:	3001      	adds	r0, #1
 8009854:	f000 80a7 	beq.w	80099a6 <_svfiprintf_r+0x1c6>
 8009858:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800985a:	445a      	add	r2, fp
 800985c:	9209      	str	r2, [sp, #36]	@ 0x24
 800985e:	f89a 3000 	ldrb.w	r3, [sl]
 8009862:	2b00      	cmp	r3, #0
 8009864:	f000 809f 	beq.w	80099a6 <_svfiprintf_r+0x1c6>
 8009868:	2300      	movs	r3, #0
 800986a:	f04f 32ff 	mov.w	r2, #4294967295
 800986e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009872:	f10a 0a01 	add.w	sl, sl, #1
 8009876:	9304      	str	r3, [sp, #16]
 8009878:	9307      	str	r3, [sp, #28]
 800987a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800987e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009880:	4654      	mov	r4, sl
 8009882:	2205      	movs	r2, #5
 8009884:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009888:	484e      	ldr	r0, [pc, #312]	@ (80099c4 <_svfiprintf_r+0x1e4>)
 800988a:	f7f6 fcb9 	bl	8000200 <memchr>
 800988e:	9a04      	ldr	r2, [sp, #16]
 8009890:	b9d8      	cbnz	r0, 80098ca <_svfiprintf_r+0xea>
 8009892:	06d0      	lsls	r0, r2, #27
 8009894:	bf44      	itt	mi
 8009896:	2320      	movmi	r3, #32
 8009898:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800989c:	0711      	lsls	r1, r2, #28
 800989e:	bf44      	itt	mi
 80098a0:	232b      	movmi	r3, #43	@ 0x2b
 80098a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098a6:	f89a 3000 	ldrb.w	r3, [sl]
 80098aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80098ac:	d015      	beq.n	80098da <_svfiprintf_r+0xfa>
 80098ae:	9a07      	ldr	r2, [sp, #28]
 80098b0:	4654      	mov	r4, sl
 80098b2:	2000      	movs	r0, #0
 80098b4:	f04f 0c0a 	mov.w	ip, #10
 80098b8:	4621      	mov	r1, r4
 80098ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098be:	3b30      	subs	r3, #48	@ 0x30
 80098c0:	2b09      	cmp	r3, #9
 80098c2:	d94b      	bls.n	800995c <_svfiprintf_r+0x17c>
 80098c4:	b1b0      	cbz	r0, 80098f4 <_svfiprintf_r+0x114>
 80098c6:	9207      	str	r2, [sp, #28]
 80098c8:	e014      	b.n	80098f4 <_svfiprintf_r+0x114>
 80098ca:	eba0 0308 	sub.w	r3, r0, r8
 80098ce:	fa09 f303 	lsl.w	r3, r9, r3
 80098d2:	4313      	orrs	r3, r2
 80098d4:	9304      	str	r3, [sp, #16]
 80098d6:	46a2      	mov	sl, r4
 80098d8:	e7d2      	b.n	8009880 <_svfiprintf_r+0xa0>
 80098da:	9b03      	ldr	r3, [sp, #12]
 80098dc:	1d19      	adds	r1, r3, #4
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	9103      	str	r1, [sp, #12]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	bfbb      	ittet	lt
 80098e6:	425b      	neglt	r3, r3
 80098e8:	f042 0202 	orrlt.w	r2, r2, #2
 80098ec:	9307      	strge	r3, [sp, #28]
 80098ee:	9307      	strlt	r3, [sp, #28]
 80098f0:	bfb8      	it	lt
 80098f2:	9204      	strlt	r2, [sp, #16]
 80098f4:	7823      	ldrb	r3, [r4, #0]
 80098f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80098f8:	d10a      	bne.n	8009910 <_svfiprintf_r+0x130>
 80098fa:	7863      	ldrb	r3, [r4, #1]
 80098fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80098fe:	d132      	bne.n	8009966 <_svfiprintf_r+0x186>
 8009900:	9b03      	ldr	r3, [sp, #12]
 8009902:	1d1a      	adds	r2, r3, #4
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	9203      	str	r2, [sp, #12]
 8009908:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800990c:	3402      	adds	r4, #2
 800990e:	9305      	str	r3, [sp, #20]
 8009910:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80099d4 <_svfiprintf_r+0x1f4>
 8009914:	7821      	ldrb	r1, [r4, #0]
 8009916:	2203      	movs	r2, #3
 8009918:	4650      	mov	r0, sl
 800991a:	f7f6 fc71 	bl	8000200 <memchr>
 800991e:	b138      	cbz	r0, 8009930 <_svfiprintf_r+0x150>
 8009920:	9b04      	ldr	r3, [sp, #16]
 8009922:	eba0 000a 	sub.w	r0, r0, sl
 8009926:	2240      	movs	r2, #64	@ 0x40
 8009928:	4082      	lsls	r2, r0
 800992a:	4313      	orrs	r3, r2
 800992c:	3401      	adds	r4, #1
 800992e:	9304      	str	r3, [sp, #16]
 8009930:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009934:	4824      	ldr	r0, [pc, #144]	@ (80099c8 <_svfiprintf_r+0x1e8>)
 8009936:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800993a:	2206      	movs	r2, #6
 800993c:	f7f6 fc60 	bl	8000200 <memchr>
 8009940:	2800      	cmp	r0, #0
 8009942:	d036      	beq.n	80099b2 <_svfiprintf_r+0x1d2>
 8009944:	4b21      	ldr	r3, [pc, #132]	@ (80099cc <_svfiprintf_r+0x1ec>)
 8009946:	bb1b      	cbnz	r3, 8009990 <_svfiprintf_r+0x1b0>
 8009948:	9b03      	ldr	r3, [sp, #12]
 800994a:	3307      	adds	r3, #7
 800994c:	f023 0307 	bic.w	r3, r3, #7
 8009950:	3308      	adds	r3, #8
 8009952:	9303      	str	r3, [sp, #12]
 8009954:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009956:	4433      	add	r3, r6
 8009958:	9309      	str	r3, [sp, #36]	@ 0x24
 800995a:	e76a      	b.n	8009832 <_svfiprintf_r+0x52>
 800995c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009960:	460c      	mov	r4, r1
 8009962:	2001      	movs	r0, #1
 8009964:	e7a8      	b.n	80098b8 <_svfiprintf_r+0xd8>
 8009966:	2300      	movs	r3, #0
 8009968:	3401      	adds	r4, #1
 800996a:	9305      	str	r3, [sp, #20]
 800996c:	4619      	mov	r1, r3
 800996e:	f04f 0c0a 	mov.w	ip, #10
 8009972:	4620      	mov	r0, r4
 8009974:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009978:	3a30      	subs	r2, #48	@ 0x30
 800997a:	2a09      	cmp	r2, #9
 800997c:	d903      	bls.n	8009986 <_svfiprintf_r+0x1a6>
 800997e:	2b00      	cmp	r3, #0
 8009980:	d0c6      	beq.n	8009910 <_svfiprintf_r+0x130>
 8009982:	9105      	str	r1, [sp, #20]
 8009984:	e7c4      	b.n	8009910 <_svfiprintf_r+0x130>
 8009986:	fb0c 2101 	mla	r1, ip, r1, r2
 800998a:	4604      	mov	r4, r0
 800998c:	2301      	movs	r3, #1
 800998e:	e7f0      	b.n	8009972 <_svfiprintf_r+0x192>
 8009990:	ab03      	add	r3, sp, #12
 8009992:	9300      	str	r3, [sp, #0]
 8009994:	462a      	mov	r2, r5
 8009996:	4b0e      	ldr	r3, [pc, #56]	@ (80099d0 <_svfiprintf_r+0x1f0>)
 8009998:	a904      	add	r1, sp, #16
 800999a:	4638      	mov	r0, r7
 800999c:	f3af 8000 	nop.w
 80099a0:	1c42      	adds	r2, r0, #1
 80099a2:	4606      	mov	r6, r0
 80099a4:	d1d6      	bne.n	8009954 <_svfiprintf_r+0x174>
 80099a6:	89ab      	ldrh	r3, [r5, #12]
 80099a8:	065b      	lsls	r3, r3, #25
 80099aa:	f53f af2d 	bmi.w	8009808 <_svfiprintf_r+0x28>
 80099ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80099b0:	e72c      	b.n	800980c <_svfiprintf_r+0x2c>
 80099b2:	ab03      	add	r3, sp, #12
 80099b4:	9300      	str	r3, [sp, #0]
 80099b6:	462a      	mov	r2, r5
 80099b8:	4b05      	ldr	r3, [pc, #20]	@ (80099d0 <_svfiprintf_r+0x1f0>)
 80099ba:	a904      	add	r1, sp, #16
 80099bc:	4638      	mov	r0, r7
 80099be:	f000 f879 	bl	8009ab4 <_printf_i>
 80099c2:	e7ed      	b.n	80099a0 <_svfiprintf_r+0x1c0>
 80099c4:	08009e20 	.word	0x08009e20
 80099c8:	08009e2a 	.word	0x08009e2a
 80099cc:	00000000 	.word	0x00000000
 80099d0:	08009729 	.word	0x08009729
 80099d4:	08009e26 	.word	0x08009e26

080099d8 <_printf_common>:
 80099d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099dc:	4616      	mov	r6, r2
 80099de:	4698      	mov	r8, r3
 80099e0:	688a      	ldr	r2, [r1, #8]
 80099e2:	690b      	ldr	r3, [r1, #16]
 80099e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80099e8:	4293      	cmp	r3, r2
 80099ea:	bfb8      	it	lt
 80099ec:	4613      	movlt	r3, r2
 80099ee:	6033      	str	r3, [r6, #0]
 80099f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80099f4:	4607      	mov	r7, r0
 80099f6:	460c      	mov	r4, r1
 80099f8:	b10a      	cbz	r2, 80099fe <_printf_common+0x26>
 80099fa:	3301      	adds	r3, #1
 80099fc:	6033      	str	r3, [r6, #0]
 80099fe:	6823      	ldr	r3, [r4, #0]
 8009a00:	0699      	lsls	r1, r3, #26
 8009a02:	bf42      	ittt	mi
 8009a04:	6833      	ldrmi	r3, [r6, #0]
 8009a06:	3302      	addmi	r3, #2
 8009a08:	6033      	strmi	r3, [r6, #0]
 8009a0a:	6825      	ldr	r5, [r4, #0]
 8009a0c:	f015 0506 	ands.w	r5, r5, #6
 8009a10:	d106      	bne.n	8009a20 <_printf_common+0x48>
 8009a12:	f104 0a19 	add.w	sl, r4, #25
 8009a16:	68e3      	ldr	r3, [r4, #12]
 8009a18:	6832      	ldr	r2, [r6, #0]
 8009a1a:	1a9b      	subs	r3, r3, r2
 8009a1c:	42ab      	cmp	r3, r5
 8009a1e:	dc26      	bgt.n	8009a6e <_printf_common+0x96>
 8009a20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009a24:	6822      	ldr	r2, [r4, #0]
 8009a26:	3b00      	subs	r3, #0
 8009a28:	bf18      	it	ne
 8009a2a:	2301      	movne	r3, #1
 8009a2c:	0692      	lsls	r2, r2, #26
 8009a2e:	d42b      	bmi.n	8009a88 <_printf_common+0xb0>
 8009a30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009a34:	4641      	mov	r1, r8
 8009a36:	4638      	mov	r0, r7
 8009a38:	47c8      	blx	r9
 8009a3a:	3001      	adds	r0, #1
 8009a3c:	d01e      	beq.n	8009a7c <_printf_common+0xa4>
 8009a3e:	6823      	ldr	r3, [r4, #0]
 8009a40:	6922      	ldr	r2, [r4, #16]
 8009a42:	f003 0306 	and.w	r3, r3, #6
 8009a46:	2b04      	cmp	r3, #4
 8009a48:	bf02      	ittt	eq
 8009a4a:	68e5      	ldreq	r5, [r4, #12]
 8009a4c:	6833      	ldreq	r3, [r6, #0]
 8009a4e:	1aed      	subeq	r5, r5, r3
 8009a50:	68a3      	ldr	r3, [r4, #8]
 8009a52:	bf0c      	ite	eq
 8009a54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a58:	2500      	movne	r5, #0
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	bfc4      	itt	gt
 8009a5e:	1a9b      	subgt	r3, r3, r2
 8009a60:	18ed      	addgt	r5, r5, r3
 8009a62:	2600      	movs	r6, #0
 8009a64:	341a      	adds	r4, #26
 8009a66:	42b5      	cmp	r5, r6
 8009a68:	d11a      	bne.n	8009aa0 <_printf_common+0xc8>
 8009a6a:	2000      	movs	r0, #0
 8009a6c:	e008      	b.n	8009a80 <_printf_common+0xa8>
 8009a6e:	2301      	movs	r3, #1
 8009a70:	4652      	mov	r2, sl
 8009a72:	4641      	mov	r1, r8
 8009a74:	4638      	mov	r0, r7
 8009a76:	47c8      	blx	r9
 8009a78:	3001      	adds	r0, #1
 8009a7a:	d103      	bne.n	8009a84 <_printf_common+0xac>
 8009a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a84:	3501      	adds	r5, #1
 8009a86:	e7c6      	b.n	8009a16 <_printf_common+0x3e>
 8009a88:	18e1      	adds	r1, r4, r3
 8009a8a:	1c5a      	adds	r2, r3, #1
 8009a8c:	2030      	movs	r0, #48	@ 0x30
 8009a8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a92:	4422      	add	r2, r4
 8009a94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009a98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a9c:	3302      	adds	r3, #2
 8009a9e:	e7c7      	b.n	8009a30 <_printf_common+0x58>
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	4622      	mov	r2, r4
 8009aa4:	4641      	mov	r1, r8
 8009aa6:	4638      	mov	r0, r7
 8009aa8:	47c8      	blx	r9
 8009aaa:	3001      	adds	r0, #1
 8009aac:	d0e6      	beq.n	8009a7c <_printf_common+0xa4>
 8009aae:	3601      	adds	r6, #1
 8009ab0:	e7d9      	b.n	8009a66 <_printf_common+0x8e>
	...

08009ab4 <_printf_i>:
 8009ab4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ab8:	7e0f      	ldrb	r7, [r1, #24]
 8009aba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009abc:	2f78      	cmp	r7, #120	@ 0x78
 8009abe:	4691      	mov	r9, r2
 8009ac0:	4680      	mov	r8, r0
 8009ac2:	460c      	mov	r4, r1
 8009ac4:	469a      	mov	sl, r3
 8009ac6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009aca:	d807      	bhi.n	8009adc <_printf_i+0x28>
 8009acc:	2f62      	cmp	r7, #98	@ 0x62
 8009ace:	d80a      	bhi.n	8009ae6 <_printf_i+0x32>
 8009ad0:	2f00      	cmp	r7, #0
 8009ad2:	f000 80d1 	beq.w	8009c78 <_printf_i+0x1c4>
 8009ad6:	2f58      	cmp	r7, #88	@ 0x58
 8009ad8:	f000 80b8 	beq.w	8009c4c <_printf_i+0x198>
 8009adc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ae0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009ae4:	e03a      	b.n	8009b5c <_printf_i+0xa8>
 8009ae6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009aea:	2b15      	cmp	r3, #21
 8009aec:	d8f6      	bhi.n	8009adc <_printf_i+0x28>
 8009aee:	a101      	add	r1, pc, #4	@ (adr r1, 8009af4 <_printf_i+0x40>)
 8009af0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009af4:	08009b4d 	.word	0x08009b4d
 8009af8:	08009b61 	.word	0x08009b61
 8009afc:	08009add 	.word	0x08009add
 8009b00:	08009add 	.word	0x08009add
 8009b04:	08009add 	.word	0x08009add
 8009b08:	08009add 	.word	0x08009add
 8009b0c:	08009b61 	.word	0x08009b61
 8009b10:	08009add 	.word	0x08009add
 8009b14:	08009add 	.word	0x08009add
 8009b18:	08009add 	.word	0x08009add
 8009b1c:	08009add 	.word	0x08009add
 8009b20:	08009c5f 	.word	0x08009c5f
 8009b24:	08009b8b 	.word	0x08009b8b
 8009b28:	08009c19 	.word	0x08009c19
 8009b2c:	08009add 	.word	0x08009add
 8009b30:	08009add 	.word	0x08009add
 8009b34:	08009c81 	.word	0x08009c81
 8009b38:	08009add 	.word	0x08009add
 8009b3c:	08009b8b 	.word	0x08009b8b
 8009b40:	08009add 	.word	0x08009add
 8009b44:	08009add 	.word	0x08009add
 8009b48:	08009c21 	.word	0x08009c21
 8009b4c:	6833      	ldr	r3, [r6, #0]
 8009b4e:	1d1a      	adds	r2, r3, #4
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	6032      	str	r2, [r6, #0]
 8009b54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	e09c      	b.n	8009c9a <_printf_i+0x1e6>
 8009b60:	6833      	ldr	r3, [r6, #0]
 8009b62:	6820      	ldr	r0, [r4, #0]
 8009b64:	1d19      	adds	r1, r3, #4
 8009b66:	6031      	str	r1, [r6, #0]
 8009b68:	0606      	lsls	r6, r0, #24
 8009b6a:	d501      	bpl.n	8009b70 <_printf_i+0xbc>
 8009b6c:	681d      	ldr	r5, [r3, #0]
 8009b6e:	e003      	b.n	8009b78 <_printf_i+0xc4>
 8009b70:	0645      	lsls	r5, r0, #25
 8009b72:	d5fb      	bpl.n	8009b6c <_printf_i+0xb8>
 8009b74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009b78:	2d00      	cmp	r5, #0
 8009b7a:	da03      	bge.n	8009b84 <_printf_i+0xd0>
 8009b7c:	232d      	movs	r3, #45	@ 0x2d
 8009b7e:	426d      	negs	r5, r5
 8009b80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b84:	4858      	ldr	r0, [pc, #352]	@ (8009ce8 <_printf_i+0x234>)
 8009b86:	230a      	movs	r3, #10
 8009b88:	e011      	b.n	8009bae <_printf_i+0xfa>
 8009b8a:	6821      	ldr	r1, [r4, #0]
 8009b8c:	6833      	ldr	r3, [r6, #0]
 8009b8e:	0608      	lsls	r0, r1, #24
 8009b90:	f853 5b04 	ldr.w	r5, [r3], #4
 8009b94:	d402      	bmi.n	8009b9c <_printf_i+0xe8>
 8009b96:	0649      	lsls	r1, r1, #25
 8009b98:	bf48      	it	mi
 8009b9a:	b2ad      	uxthmi	r5, r5
 8009b9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b9e:	4852      	ldr	r0, [pc, #328]	@ (8009ce8 <_printf_i+0x234>)
 8009ba0:	6033      	str	r3, [r6, #0]
 8009ba2:	bf14      	ite	ne
 8009ba4:	230a      	movne	r3, #10
 8009ba6:	2308      	moveq	r3, #8
 8009ba8:	2100      	movs	r1, #0
 8009baa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009bae:	6866      	ldr	r6, [r4, #4]
 8009bb0:	60a6      	str	r6, [r4, #8]
 8009bb2:	2e00      	cmp	r6, #0
 8009bb4:	db05      	blt.n	8009bc2 <_printf_i+0x10e>
 8009bb6:	6821      	ldr	r1, [r4, #0]
 8009bb8:	432e      	orrs	r6, r5
 8009bba:	f021 0104 	bic.w	r1, r1, #4
 8009bbe:	6021      	str	r1, [r4, #0]
 8009bc0:	d04b      	beq.n	8009c5a <_printf_i+0x1a6>
 8009bc2:	4616      	mov	r6, r2
 8009bc4:	fbb5 f1f3 	udiv	r1, r5, r3
 8009bc8:	fb03 5711 	mls	r7, r3, r1, r5
 8009bcc:	5dc7      	ldrb	r7, [r0, r7]
 8009bce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009bd2:	462f      	mov	r7, r5
 8009bd4:	42bb      	cmp	r3, r7
 8009bd6:	460d      	mov	r5, r1
 8009bd8:	d9f4      	bls.n	8009bc4 <_printf_i+0x110>
 8009bda:	2b08      	cmp	r3, #8
 8009bdc:	d10b      	bne.n	8009bf6 <_printf_i+0x142>
 8009bde:	6823      	ldr	r3, [r4, #0]
 8009be0:	07df      	lsls	r7, r3, #31
 8009be2:	d508      	bpl.n	8009bf6 <_printf_i+0x142>
 8009be4:	6923      	ldr	r3, [r4, #16]
 8009be6:	6861      	ldr	r1, [r4, #4]
 8009be8:	4299      	cmp	r1, r3
 8009bea:	bfde      	ittt	le
 8009bec:	2330      	movle	r3, #48	@ 0x30
 8009bee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009bf2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009bf6:	1b92      	subs	r2, r2, r6
 8009bf8:	6122      	str	r2, [r4, #16]
 8009bfa:	f8cd a000 	str.w	sl, [sp]
 8009bfe:	464b      	mov	r3, r9
 8009c00:	aa03      	add	r2, sp, #12
 8009c02:	4621      	mov	r1, r4
 8009c04:	4640      	mov	r0, r8
 8009c06:	f7ff fee7 	bl	80099d8 <_printf_common>
 8009c0a:	3001      	adds	r0, #1
 8009c0c:	d14a      	bne.n	8009ca4 <_printf_i+0x1f0>
 8009c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c12:	b004      	add	sp, #16
 8009c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c18:	6823      	ldr	r3, [r4, #0]
 8009c1a:	f043 0320 	orr.w	r3, r3, #32
 8009c1e:	6023      	str	r3, [r4, #0]
 8009c20:	4832      	ldr	r0, [pc, #200]	@ (8009cec <_printf_i+0x238>)
 8009c22:	2778      	movs	r7, #120	@ 0x78
 8009c24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009c28:	6823      	ldr	r3, [r4, #0]
 8009c2a:	6831      	ldr	r1, [r6, #0]
 8009c2c:	061f      	lsls	r7, r3, #24
 8009c2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009c32:	d402      	bmi.n	8009c3a <_printf_i+0x186>
 8009c34:	065f      	lsls	r7, r3, #25
 8009c36:	bf48      	it	mi
 8009c38:	b2ad      	uxthmi	r5, r5
 8009c3a:	6031      	str	r1, [r6, #0]
 8009c3c:	07d9      	lsls	r1, r3, #31
 8009c3e:	bf44      	itt	mi
 8009c40:	f043 0320 	orrmi.w	r3, r3, #32
 8009c44:	6023      	strmi	r3, [r4, #0]
 8009c46:	b11d      	cbz	r5, 8009c50 <_printf_i+0x19c>
 8009c48:	2310      	movs	r3, #16
 8009c4a:	e7ad      	b.n	8009ba8 <_printf_i+0xf4>
 8009c4c:	4826      	ldr	r0, [pc, #152]	@ (8009ce8 <_printf_i+0x234>)
 8009c4e:	e7e9      	b.n	8009c24 <_printf_i+0x170>
 8009c50:	6823      	ldr	r3, [r4, #0]
 8009c52:	f023 0320 	bic.w	r3, r3, #32
 8009c56:	6023      	str	r3, [r4, #0]
 8009c58:	e7f6      	b.n	8009c48 <_printf_i+0x194>
 8009c5a:	4616      	mov	r6, r2
 8009c5c:	e7bd      	b.n	8009bda <_printf_i+0x126>
 8009c5e:	6833      	ldr	r3, [r6, #0]
 8009c60:	6825      	ldr	r5, [r4, #0]
 8009c62:	6961      	ldr	r1, [r4, #20]
 8009c64:	1d18      	adds	r0, r3, #4
 8009c66:	6030      	str	r0, [r6, #0]
 8009c68:	062e      	lsls	r6, r5, #24
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	d501      	bpl.n	8009c72 <_printf_i+0x1be>
 8009c6e:	6019      	str	r1, [r3, #0]
 8009c70:	e002      	b.n	8009c78 <_printf_i+0x1c4>
 8009c72:	0668      	lsls	r0, r5, #25
 8009c74:	d5fb      	bpl.n	8009c6e <_printf_i+0x1ba>
 8009c76:	8019      	strh	r1, [r3, #0]
 8009c78:	2300      	movs	r3, #0
 8009c7a:	6123      	str	r3, [r4, #16]
 8009c7c:	4616      	mov	r6, r2
 8009c7e:	e7bc      	b.n	8009bfa <_printf_i+0x146>
 8009c80:	6833      	ldr	r3, [r6, #0]
 8009c82:	1d1a      	adds	r2, r3, #4
 8009c84:	6032      	str	r2, [r6, #0]
 8009c86:	681e      	ldr	r6, [r3, #0]
 8009c88:	6862      	ldr	r2, [r4, #4]
 8009c8a:	2100      	movs	r1, #0
 8009c8c:	4630      	mov	r0, r6
 8009c8e:	f7f6 fab7 	bl	8000200 <memchr>
 8009c92:	b108      	cbz	r0, 8009c98 <_printf_i+0x1e4>
 8009c94:	1b80      	subs	r0, r0, r6
 8009c96:	6060      	str	r0, [r4, #4]
 8009c98:	6863      	ldr	r3, [r4, #4]
 8009c9a:	6123      	str	r3, [r4, #16]
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ca2:	e7aa      	b.n	8009bfa <_printf_i+0x146>
 8009ca4:	6923      	ldr	r3, [r4, #16]
 8009ca6:	4632      	mov	r2, r6
 8009ca8:	4649      	mov	r1, r9
 8009caa:	4640      	mov	r0, r8
 8009cac:	47d0      	blx	sl
 8009cae:	3001      	adds	r0, #1
 8009cb0:	d0ad      	beq.n	8009c0e <_printf_i+0x15a>
 8009cb2:	6823      	ldr	r3, [r4, #0]
 8009cb4:	079b      	lsls	r3, r3, #30
 8009cb6:	d413      	bmi.n	8009ce0 <_printf_i+0x22c>
 8009cb8:	68e0      	ldr	r0, [r4, #12]
 8009cba:	9b03      	ldr	r3, [sp, #12]
 8009cbc:	4298      	cmp	r0, r3
 8009cbe:	bfb8      	it	lt
 8009cc0:	4618      	movlt	r0, r3
 8009cc2:	e7a6      	b.n	8009c12 <_printf_i+0x15e>
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	4632      	mov	r2, r6
 8009cc8:	4649      	mov	r1, r9
 8009cca:	4640      	mov	r0, r8
 8009ccc:	47d0      	blx	sl
 8009cce:	3001      	adds	r0, #1
 8009cd0:	d09d      	beq.n	8009c0e <_printf_i+0x15a>
 8009cd2:	3501      	adds	r5, #1
 8009cd4:	68e3      	ldr	r3, [r4, #12]
 8009cd6:	9903      	ldr	r1, [sp, #12]
 8009cd8:	1a5b      	subs	r3, r3, r1
 8009cda:	42ab      	cmp	r3, r5
 8009cdc:	dcf2      	bgt.n	8009cc4 <_printf_i+0x210>
 8009cde:	e7eb      	b.n	8009cb8 <_printf_i+0x204>
 8009ce0:	2500      	movs	r5, #0
 8009ce2:	f104 0619 	add.w	r6, r4, #25
 8009ce6:	e7f5      	b.n	8009cd4 <_printf_i+0x220>
 8009ce8:	08009e31 	.word	0x08009e31
 8009cec:	08009e42 	.word	0x08009e42

08009cf0 <memmove>:
 8009cf0:	4288      	cmp	r0, r1
 8009cf2:	b510      	push	{r4, lr}
 8009cf4:	eb01 0402 	add.w	r4, r1, r2
 8009cf8:	d902      	bls.n	8009d00 <memmove+0x10>
 8009cfa:	4284      	cmp	r4, r0
 8009cfc:	4623      	mov	r3, r4
 8009cfe:	d807      	bhi.n	8009d10 <memmove+0x20>
 8009d00:	1e43      	subs	r3, r0, #1
 8009d02:	42a1      	cmp	r1, r4
 8009d04:	d008      	beq.n	8009d18 <memmove+0x28>
 8009d06:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d0e:	e7f8      	b.n	8009d02 <memmove+0x12>
 8009d10:	4402      	add	r2, r0
 8009d12:	4601      	mov	r1, r0
 8009d14:	428a      	cmp	r2, r1
 8009d16:	d100      	bne.n	8009d1a <memmove+0x2a>
 8009d18:	bd10      	pop	{r4, pc}
 8009d1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d22:	e7f7      	b.n	8009d14 <memmove+0x24>

08009d24 <_realloc_r>:
 8009d24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d28:	4607      	mov	r7, r0
 8009d2a:	4614      	mov	r4, r2
 8009d2c:	460d      	mov	r5, r1
 8009d2e:	b921      	cbnz	r1, 8009d3a <_realloc_r+0x16>
 8009d30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d34:	4611      	mov	r1, r2
 8009d36:	f7ff bbad 	b.w	8009494 <_malloc_r>
 8009d3a:	b92a      	cbnz	r2, 8009d48 <_realloc_r+0x24>
 8009d3c:	f7ff fcaa 	bl	8009694 <_free_r>
 8009d40:	4625      	mov	r5, r4
 8009d42:	4628      	mov	r0, r5
 8009d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d48:	f000 f81a 	bl	8009d80 <_malloc_usable_size_r>
 8009d4c:	4284      	cmp	r4, r0
 8009d4e:	4606      	mov	r6, r0
 8009d50:	d802      	bhi.n	8009d58 <_realloc_r+0x34>
 8009d52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009d56:	d8f4      	bhi.n	8009d42 <_realloc_r+0x1e>
 8009d58:	4621      	mov	r1, r4
 8009d5a:	4638      	mov	r0, r7
 8009d5c:	f7ff fb9a 	bl	8009494 <_malloc_r>
 8009d60:	4680      	mov	r8, r0
 8009d62:	b908      	cbnz	r0, 8009d68 <_realloc_r+0x44>
 8009d64:	4645      	mov	r5, r8
 8009d66:	e7ec      	b.n	8009d42 <_realloc_r+0x1e>
 8009d68:	42b4      	cmp	r4, r6
 8009d6a:	4622      	mov	r2, r4
 8009d6c:	4629      	mov	r1, r5
 8009d6e:	bf28      	it	cs
 8009d70:	4632      	movcs	r2, r6
 8009d72:	f7ff fc81 	bl	8009678 <memcpy>
 8009d76:	4629      	mov	r1, r5
 8009d78:	4638      	mov	r0, r7
 8009d7a:	f7ff fc8b 	bl	8009694 <_free_r>
 8009d7e:	e7f1      	b.n	8009d64 <_realloc_r+0x40>

08009d80 <_malloc_usable_size_r>:
 8009d80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d84:	1f18      	subs	r0, r3, #4
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	bfbc      	itt	lt
 8009d8a:	580b      	ldrlt	r3, [r1, r0]
 8009d8c:	18c0      	addlt	r0, r0, r3
 8009d8e:	4770      	bx	lr

08009d90 <_init>:
 8009d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d92:	bf00      	nop
 8009d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d96:	bc08      	pop	{r3}
 8009d98:	469e      	mov	lr, r3
 8009d9a:	4770      	bx	lr

08009d9c <_fini>:
 8009d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d9e:	bf00      	nop
 8009da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009da2:	bc08      	pop	{r3}
 8009da4:	469e      	mov	lr, r3
 8009da6:	4770      	bx	lr
