// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : axi_interconnect_wrapper.v
// Device     : gemini
// LiteX sha1 : --------
// Date       : 2023-06-02 15:02:26
//------------------------------------------------------------------------------
// This file is Copyright (c) 2022 RapidSilicon
//--------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module axi_interconnect_wrapper (
    input  wire          clk,
    input  wire          rst,
    input  wire          s00_axi_awvalid,
    output wire          s00_axi_awready,
    input  wire   [31:0] s00_axi_awaddr,
    input  wire    [1:0] s00_axi_awburst,
    input  wire    [7:0] s00_axi_awlen,
    input  wire    [2:0] s00_axi_awsize,
    input  wire          s00_axi_awlock,
    input  wire    [2:0] s00_axi_awprot,
    input  wire    [3:0] s00_axi_awcache,
    input  wire    [3:0] s00_axi_awqos,
    input  wire    [3:0] s00_axi_awregion,
    input  wire    [7:0] s00_axi_awid,
    input  wire          s00_axi_awuser,
    input  wire          s00_axi_wvalid,
    output wire          s00_axi_wready,
    input  wire          s00_axi_wlast,
    input  wire   [31:0] s00_axi_wdata,
    input  wire    [3:0] s00_axi_wstrb,
    input  wire          s00_axi_wuser,
    output wire          s00_axi_bvalid,
    input  wire          s00_axi_bready,
    output wire    [1:0] s00_axi_bresp,
    output wire    [7:0] s00_axi_bid,
    output wire          s00_axi_buser,
    input  wire          s00_axi_arvalid,
    output wire          s00_axi_arready,
    input  wire   [31:0] s00_axi_araddr,
    input  wire    [1:0] s00_axi_arburst,
    input  wire    [7:0] s00_axi_arlen,
    input  wire    [2:0] s00_axi_arsize,
    input  wire          s00_axi_arlock,
    input  wire    [2:0] s00_axi_arprot,
    input  wire    [3:0] s00_axi_arcache,
    input  wire    [3:0] s00_axi_arqos,
    input  wire    [3:0] s00_axi_arregion,
    input  wire    [7:0] s00_axi_arid,
    input  wire          s00_axi_aruser,
    output wire          s00_axi_rvalid,
    input  wire          s00_axi_rready,
    output wire          s00_axi_rlast,
    output wire    [1:0] s00_axi_rresp,
    output wire   [31:0] s00_axi_rdata,
    output wire    [7:0] s00_axi_rid,
    output wire          s00_axi_ruser,
    input  wire          s01_axi_awvalid,
    output wire          s01_axi_awready,
    input  wire   [31:0] s01_axi_awaddr,
    input  wire    [1:0] s01_axi_awburst,
    input  wire    [7:0] s01_axi_awlen,
    input  wire    [2:0] s01_axi_awsize,
    input  wire          s01_axi_awlock,
    input  wire    [2:0] s01_axi_awprot,
    input  wire    [3:0] s01_axi_awcache,
    input  wire    [3:0] s01_axi_awqos,
    input  wire    [3:0] s01_axi_awregion,
    input  wire    [7:0] s01_axi_awid,
    input  wire          s01_axi_awuser,
    input  wire          s01_axi_wvalid,
    output wire          s01_axi_wready,
    input  wire          s01_axi_wlast,
    input  wire   [31:0] s01_axi_wdata,
    input  wire    [3:0] s01_axi_wstrb,
    input  wire          s01_axi_wuser,
    output wire          s01_axi_bvalid,
    input  wire          s01_axi_bready,
    output wire    [1:0] s01_axi_bresp,
    output wire    [7:0] s01_axi_bid,
    output wire          s01_axi_buser,
    input  wire          s01_axi_arvalid,
    output wire          s01_axi_arready,
    input  wire   [31:0] s01_axi_araddr,
    input  wire    [1:0] s01_axi_arburst,
    input  wire    [7:0] s01_axi_arlen,
    input  wire    [2:0] s01_axi_arsize,
    input  wire          s01_axi_arlock,
    input  wire    [2:0] s01_axi_arprot,
    input  wire    [3:0] s01_axi_arcache,
    input  wire    [3:0] s01_axi_arqos,
    input  wire    [3:0] s01_axi_arregion,
    input  wire    [7:0] s01_axi_arid,
    input  wire          s01_axi_aruser,
    output wire          s01_axi_rvalid,
    input  wire          s01_axi_rready,
    output wire          s01_axi_rlast,
    output wire    [1:0] s01_axi_rresp,
    output wire   [31:0] s01_axi_rdata,
    output wire    [7:0] s01_axi_rid,
    output wire          s01_axi_ruser,
    input  wire          s02_axi_awvalid,
    output wire          s02_axi_awready,
    input  wire   [31:0] s02_axi_awaddr,
    input  wire    [1:0] s02_axi_awburst,
    input  wire    [7:0] s02_axi_awlen,
    input  wire    [2:0] s02_axi_awsize,
    input  wire          s02_axi_awlock,
    input  wire    [2:0] s02_axi_awprot,
    input  wire    [3:0] s02_axi_awcache,
    input  wire    [3:0] s02_axi_awqos,
    input  wire    [3:0] s02_axi_awregion,
    input  wire    [7:0] s02_axi_awid,
    input  wire          s02_axi_awuser,
    input  wire          s02_axi_wvalid,
    output wire          s02_axi_wready,
    input  wire          s02_axi_wlast,
    input  wire   [31:0] s02_axi_wdata,
    input  wire    [3:0] s02_axi_wstrb,
    input  wire          s02_axi_wuser,
    output wire          s02_axi_bvalid,
    input  wire          s02_axi_bready,
    output wire    [1:0] s02_axi_bresp,
    output wire    [7:0] s02_axi_bid,
    output wire          s02_axi_buser,
    input  wire          s02_axi_arvalid,
    output wire          s02_axi_arready,
    input  wire   [31:0] s02_axi_araddr,
    input  wire    [1:0] s02_axi_arburst,
    input  wire    [7:0] s02_axi_arlen,
    input  wire    [2:0] s02_axi_arsize,
    input  wire          s02_axi_arlock,
    input  wire    [2:0] s02_axi_arprot,
    input  wire    [3:0] s02_axi_arcache,
    input  wire    [3:0] s02_axi_arqos,
    input  wire    [3:0] s02_axi_arregion,
    input  wire    [7:0] s02_axi_arid,
    input  wire          s02_axi_aruser,
    output wire          s02_axi_rvalid,
    input  wire          s02_axi_rready,
    output wire          s02_axi_rlast,
    output wire    [1:0] s02_axi_rresp,
    output wire   [31:0] s02_axi_rdata,
    output wire    [7:0] s02_axi_rid,
    output wire          s02_axi_ruser,
    input  wire          s03_axi_awvalid,
    output wire          s03_axi_awready,
    input  wire   [31:0] s03_axi_awaddr,
    input  wire    [1:0] s03_axi_awburst,
    input  wire    [7:0] s03_axi_awlen,
    input  wire    [2:0] s03_axi_awsize,
    input  wire          s03_axi_awlock,
    input  wire    [2:0] s03_axi_awprot,
    input  wire    [3:0] s03_axi_awcache,
    input  wire    [3:0] s03_axi_awqos,
    input  wire    [3:0] s03_axi_awregion,
    input  wire    [7:0] s03_axi_awid,
    input  wire          s03_axi_awuser,
    input  wire          s03_axi_wvalid,
    output wire          s03_axi_wready,
    input  wire          s03_axi_wlast,
    input  wire   [31:0] s03_axi_wdata,
    input  wire    [3:0] s03_axi_wstrb,
    input  wire          s03_axi_wuser,
    output wire          s03_axi_bvalid,
    input  wire          s03_axi_bready,
    output wire    [1:0] s03_axi_bresp,
    output wire    [7:0] s03_axi_bid,
    output wire          s03_axi_buser,
    input  wire          s03_axi_arvalid,
    output wire          s03_axi_arready,
    input  wire   [31:0] s03_axi_araddr,
    input  wire    [1:0] s03_axi_arburst,
    input  wire    [7:0] s03_axi_arlen,
    input  wire    [2:0] s03_axi_arsize,
    input  wire          s03_axi_arlock,
    input  wire    [2:0] s03_axi_arprot,
    input  wire    [3:0] s03_axi_arcache,
    input  wire    [3:0] s03_axi_arqos,
    input  wire    [3:0] s03_axi_arregion,
    input  wire    [7:0] s03_axi_arid,
    input  wire          s03_axi_aruser,
    output wire          s03_axi_rvalid,
    input  wire          s03_axi_rready,
    output wire          s03_axi_rlast,
    output wire    [1:0] s03_axi_rresp,
    output wire   [31:0] s03_axi_rdata,
    output wire    [7:0] s03_axi_rid,
    output wire          s03_axi_ruser,
    output wire          m00_axi_awvalid,
    input  wire          m00_axi_awready,
    output wire   [31:0] m00_axi_awaddr,
    output wire    [1:0] m00_axi_awburst,
    output wire    [7:0] m00_axi_awlen,
    output wire    [2:0] m00_axi_awsize,
    output wire          m00_axi_awlock,
    output wire    [2:0] m00_axi_awprot,
    output wire    [3:0] m00_axi_awcache,
    output wire    [3:0] m00_axi_awqos,
    output wire    [3:0] m00_axi_awregion,
    output wire    [7:0] m00_axi_awid,
    output wire          m00_axi_awuser,
    output wire          m00_axi_wvalid,
    input  wire          m00_axi_wready,
    output wire          m00_axi_wlast,
    output wire   [31:0] m00_axi_wdata,
    output wire    [3:0] m00_axi_wstrb,
    output wire          m00_axi_wuser,
    input  wire          m00_axi_bvalid,
    output wire          m00_axi_bready,
    input  wire    [1:0] m00_axi_bresp,
    input  wire    [7:0] m00_axi_bid,
    input  wire          m00_axi_buser,
    output wire          m00_axi_arvalid,
    input  wire          m00_axi_arready,
    output wire   [31:0] m00_axi_araddr,
    output wire    [1:0] m00_axi_arburst,
    output wire    [7:0] m00_axi_arlen,
    output wire    [2:0] m00_axi_arsize,
    output wire          m00_axi_arlock,
    output wire    [2:0] m00_axi_arprot,
    output wire    [3:0] m00_axi_arcache,
    output wire    [3:0] m00_axi_arqos,
    output wire    [3:0] m00_axi_arregion,
    output wire    [7:0] m00_axi_arid,
    output wire          m00_axi_aruser,
    input  wire          m00_axi_rvalid,
    output wire          m00_axi_rready,
    input  wire          m00_axi_rlast,
    input  wire    [1:0] m00_axi_rresp,
    input  wire   [31:0] m00_axi_rdata,
    input  wire    [7:0] m00_axi_rid,
    input  wire          m00_axi_ruser,
    output wire          m01_axi_awvalid,
    input  wire          m01_axi_awready,
    output wire   [31:0] m01_axi_awaddr,
    output wire    [1:0] m01_axi_awburst,
    output wire    [7:0] m01_axi_awlen,
    output wire    [2:0] m01_axi_awsize,
    output wire          m01_axi_awlock,
    output wire    [2:0] m01_axi_awprot,
    output wire    [3:0] m01_axi_awcache,
    output wire    [3:0] m01_axi_awqos,
    output wire    [3:0] m01_axi_awregion,
    output wire    [7:0] m01_axi_awid,
    output wire          m01_axi_awuser,
    output wire          m01_axi_wvalid,
    input  wire          m01_axi_wready,
    output wire          m01_axi_wlast,
    output wire   [31:0] m01_axi_wdata,
    output wire    [3:0] m01_axi_wstrb,
    output wire          m01_axi_wuser,
    input  wire          m01_axi_bvalid,
    output wire          m01_axi_bready,
    input  wire    [1:0] m01_axi_bresp,
    input  wire    [7:0] m01_axi_bid,
    input  wire          m01_axi_buser,
    output wire          m01_axi_arvalid,
    input  wire          m01_axi_arready,
    output wire   [31:0] m01_axi_araddr,
    output wire    [1:0] m01_axi_arburst,
    output wire    [7:0] m01_axi_arlen,
    output wire    [2:0] m01_axi_arsize,
    output wire          m01_axi_arlock,
    output wire    [2:0] m01_axi_arprot,
    output wire    [3:0] m01_axi_arcache,
    output wire    [3:0] m01_axi_arqos,
    output wire    [3:0] m01_axi_arregion,
    output wire    [7:0] m01_axi_arid,
    output wire          m01_axi_aruser,
    input  wire          m01_axi_rvalid,
    output wire          m01_axi_rready,
    input  wire          m01_axi_rlast,
    input  wire    [1:0] m01_axi_rresp,
    input  wire   [31:0] m01_axi_rdata,
    input  wire    [7:0] m01_axi_rid,
    input  wire          m01_axi_ruser,
    output wire          m02_axi_awvalid,
    input  wire          m02_axi_awready,
    output wire   [31:0] m02_axi_awaddr,
    output wire    [1:0] m02_axi_awburst,
    output wire    [7:0] m02_axi_awlen,
    output wire    [2:0] m02_axi_awsize,
    output wire          m02_axi_awlock,
    output wire    [2:0] m02_axi_awprot,
    output wire    [3:0] m02_axi_awcache,
    output wire    [3:0] m02_axi_awqos,
    output wire    [3:0] m02_axi_awregion,
    output wire    [7:0] m02_axi_awid,
    output wire          m02_axi_awuser,
    output wire          m02_axi_wvalid,
    input  wire          m02_axi_wready,
    output wire          m02_axi_wlast,
    output wire   [31:0] m02_axi_wdata,
    output wire    [3:0] m02_axi_wstrb,
    output wire          m02_axi_wuser,
    input  wire          m02_axi_bvalid,
    output wire          m02_axi_bready,
    input  wire    [1:0] m02_axi_bresp,
    input  wire    [7:0] m02_axi_bid,
    input  wire          m02_axi_buser,
    output wire          m02_axi_arvalid,
    input  wire          m02_axi_arready,
    output wire   [31:0] m02_axi_araddr,
    output wire    [1:0] m02_axi_arburst,
    output wire    [7:0] m02_axi_arlen,
    output wire    [2:0] m02_axi_arsize,
    output wire          m02_axi_arlock,
    output wire    [2:0] m02_axi_arprot,
    output wire    [3:0] m02_axi_arcache,
    output wire    [3:0] m02_axi_arqos,
    output wire    [3:0] m02_axi_arregion,
    output wire    [7:0] m02_axi_arid,
    output wire          m02_axi_aruser,
    input  wire          m02_axi_rvalid,
    output wire          m02_axi_rready,
    input  wire          m02_axi_rlast,
    input  wire    [1:0] m02_axi_rresp,
    input  wire   [31:0] m02_axi_rdata,
    input  wire    [7:0] m02_axi_rid,
    input  wire          m02_axi_ruser,
    output wire          m03_axi_awvalid,
    input  wire          m03_axi_awready,
    output wire   [31:0] m03_axi_awaddr,
    output wire    [1:0] m03_axi_awburst,
    output wire    [7:0] m03_axi_awlen,
    output wire    [2:0] m03_axi_awsize,
    output wire          m03_axi_awlock,
    output wire    [2:0] m03_axi_awprot,
    output wire    [3:0] m03_axi_awcache,
    output wire    [3:0] m03_axi_awqos,
    output wire    [3:0] m03_axi_awregion,
    output wire    [7:0] m03_axi_awid,
    output wire          m03_axi_awuser,
    output wire          m03_axi_wvalid,
    input  wire          m03_axi_wready,
    output wire          m03_axi_wlast,
    output wire   [31:0] m03_axi_wdata,
    output wire    [3:0] m03_axi_wstrb,
    output wire          m03_axi_wuser,
    input  wire          m03_axi_bvalid,
    output wire          m03_axi_bready,
    input  wire    [1:0] m03_axi_bresp,
    input  wire    [7:0] m03_axi_bid,
    input  wire          m03_axi_buser,
    output wire          m03_axi_arvalid,
    input  wire          m03_axi_arready,
    output wire   [31:0] m03_axi_araddr,
    output wire    [1:0] m03_axi_arburst,
    output wire    [7:0] m03_axi_arlen,
    output wire    [2:0] m03_axi_arsize,
    output wire          m03_axi_arlock,
    output wire    [2:0] m03_axi_arprot,
    output wire    [3:0] m03_axi_arcache,
    output wire    [3:0] m03_axi_arqos,
    output wire    [3:0] m03_axi_arregion,
    output wire    [7:0] m03_axi_arid,
    output wire          m03_axi_aruser,
    input  wire          m03_axi_rvalid,
    output wire          m03_axi_rready,
    input  wire          m03_axi_rlast,
    input  wire    [1:0] m03_axi_rresp,
    input  wire   [31:0] m03_axi_rdata,
    input  wire    [7:0] m03_axi_rid,
    input  wire          m03_axi_ruser
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

wire          sys_clk;
wire          sys_rst;
wire          axiinterface0_aw_valid0;
wire          axiinterface0_aw_ready0;
wire   [31:0] axiinterface0_aw_payload_addr0;
wire    [1:0] axiinterface0_aw_payload_burst0;
wire    [7:0] axiinterface0_aw_payload_len0;
wire    [2:0] axiinterface0_aw_payload_size0;
wire          axiinterface0_aw_payload_lock0;
wire    [2:0] axiinterface0_aw_payload_prot0;
wire    [3:0] axiinterface0_aw_payload_cache0;
wire    [3:0] axiinterface0_aw_payload_qos0;
wire    [3:0] axiinterface0_aw_payload_region0;
wire    [7:0] axiinterface0_aw_param_id0;
wire          axiinterface0_aw_param_user0;
wire          axiinterface0_w_valid0;
wire          axiinterface0_w_ready0;
wire          axiinterface0_w_last0;
wire   [31:0] axiinterface0_w_payload_data0;
wire    [3:0] axiinterface0_w_payload_strb0;
wire          axiinterface0_w_param_user0;
wire          axiinterface0_b_valid0;
wire          axiinterface0_b_ready0;
wire    [1:0] axiinterface0_b_payload_resp0;
wire    [7:0] axiinterface0_b_param_id0;
wire          axiinterface0_b_param_user0;
wire          axiinterface0_ar_valid0;
wire          axiinterface0_ar_ready0;
wire   [31:0] axiinterface0_ar_payload_addr0;
wire    [1:0] axiinterface0_ar_payload_burst0;
wire    [7:0] axiinterface0_ar_payload_len0;
wire    [2:0] axiinterface0_ar_payload_size0;
wire          axiinterface0_ar_payload_lock0;
wire    [2:0] axiinterface0_ar_payload_prot0;
wire    [3:0] axiinterface0_ar_payload_cache0;
wire    [3:0] axiinterface0_ar_payload_qos0;
wire    [3:0] axiinterface0_ar_payload_region0;
wire    [7:0] axiinterface0_ar_param_id0;
wire          axiinterface0_ar_param_user0;
wire          axiinterface0_r_valid0;
wire          axiinterface0_r_ready0;
wire          axiinterface0_r_last0;
wire    [1:0] axiinterface0_r_payload_resp0;
wire   [31:0] axiinterface0_r_payload_data0;
wire    [7:0] axiinterface0_r_param_id0;
wire          axiinterface0_r_param_user0;
wire          axiinterface1_aw_valid0;
wire          axiinterface1_aw_ready0;
wire   [31:0] axiinterface1_aw_payload_addr0;
wire    [1:0] axiinterface1_aw_payload_burst0;
wire    [7:0] axiinterface1_aw_payload_len0;
wire    [2:0] axiinterface1_aw_payload_size0;
wire          axiinterface1_aw_payload_lock0;
wire    [2:0] axiinterface1_aw_payload_prot0;
wire    [3:0] axiinterface1_aw_payload_cache0;
wire    [3:0] axiinterface1_aw_payload_qos0;
wire    [3:0] axiinterface1_aw_payload_region0;
wire    [7:0] axiinterface1_aw_param_id0;
wire          axiinterface1_aw_param_user0;
wire          axiinterface1_w_valid0;
wire          axiinterface1_w_ready0;
wire          axiinterface1_w_last0;
wire   [31:0] axiinterface1_w_payload_data0;
wire    [3:0] axiinterface1_w_payload_strb0;
wire          axiinterface1_w_param_user0;
wire          axiinterface1_b_valid0;
wire          axiinterface1_b_ready0;
wire    [1:0] axiinterface1_b_payload_resp0;
wire    [7:0] axiinterface1_b_param_id0;
wire          axiinterface1_b_param_user0;
wire          axiinterface1_ar_valid0;
wire          axiinterface1_ar_ready0;
wire   [31:0] axiinterface1_ar_payload_addr0;
wire    [1:0] axiinterface1_ar_payload_burst0;
wire    [7:0] axiinterface1_ar_payload_len0;
wire    [2:0] axiinterface1_ar_payload_size0;
wire          axiinterface1_ar_payload_lock0;
wire    [2:0] axiinterface1_ar_payload_prot0;
wire    [3:0] axiinterface1_ar_payload_cache0;
wire    [3:0] axiinterface1_ar_payload_qos0;
wire    [3:0] axiinterface1_ar_payload_region0;
wire    [7:0] axiinterface1_ar_param_id0;
wire          axiinterface1_ar_param_user0;
wire          axiinterface1_r_valid0;
wire          axiinterface1_r_ready0;
wire          axiinterface1_r_last0;
wire    [1:0] axiinterface1_r_payload_resp0;
wire   [31:0] axiinterface1_r_payload_data0;
wire    [7:0] axiinterface1_r_param_id0;
wire          axiinterface1_r_param_user0;
wire          axiinterface2_aw_valid0;
wire          axiinterface2_aw_ready0;
wire   [31:0] axiinterface2_aw_payload_addr0;
wire    [1:0] axiinterface2_aw_payload_burst0;
wire    [7:0] axiinterface2_aw_payload_len0;
wire    [2:0] axiinterface2_aw_payload_size0;
wire          axiinterface2_aw_payload_lock0;
wire    [2:0] axiinterface2_aw_payload_prot0;
wire    [3:0] axiinterface2_aw_payload_cache0;
wire    [3:0] axiinterface2_aw_payload_qos0;
wire    [3:0] axiinterface2_aw_payload_region0;
wire    [7:0] axiinterface2_aw_param_id0;
wire          axiinterface2_aw_param_user0;
wire          axiinterface2_w_valid0;
wire          axiinterface2_w_ready0;
wire          axiinterface2_w_last0;
wire   [31:0] axiinterface2_w_payload_data0;
wire    [3:0] axiinterface2_w_payload_strb0;
wire          axiinterface2_w_param_user0;
wire          axiinterface2_b_valid0;
wire          axiinterface2_b_ready0;
wire    [1:0] axiinterface2_b_payload_resp0;
wire    [7:0] axiinterface2_b_param_id0;
wire          axiinterface2_b_param_user0;
wire          axiinterface2_ar_valid0;
wire          axiinterface2_ar_ready0;
wire   [31:0] axiinterface2_ar_payload_addr0;
wire    [1:0] axiinterface2_ar_payload_burst0;
wire    [7:0] axiinterface2_ar_payload_len0;
wire    [2:0] axiinterface2_ar_payload_size0;
wire          axiinterface2_ar_payload_lock0;
wire    [2:0] axiinterface2_ar_payload_prot0;
wire    [3:0] axiinterface2_ar_payload_cache0;
wire    [3:0] axiinterface2_ar_payload_qos0;
wire    [3:0] axiinterface2_ar_payload_region0;
wire    [7:0] axiinterface2_ar_param_id0;
wire          axiinterface2_ar_param_user0;
wire          axiinterface2_r_valid0;
wire          axiinterface2_r_ready0;
wire          axiinterface2_r_last0;
wire    [1:0] axiinterface2_r_payload_resp0;
wire   [31:0] axiinterface2_r_payload_data0;
wire    [7:0] axiinterface2_r_param_id0;
wire          axiinterface2_r_param_user0;
wire          axiinterface3_aw_valid0;
wire          axiinterface3_aw_ready0;
wire   [31:0] axiinterface3_aw_payload_addr0;
wire    [1:0] axiinterface3_aw_payload_burst0;
wire    [7:0] axiinterface3_aw_payload_len0;
wire    [2:0] axiinterface3_aw_payload_size0;
wire          axiinterface3_aw_payload_lock0;
wire    [2:0] axiinterface3_aw_payload_prot0;
wire    [3:0] axiinterface3_aw_payload_cache0;
wire    [3:0] axiinterface3_aw_payload_qos0;
wire    [3:0] axiinterface3_aw_payload_region0;
wire    [7:0] axiinterface3_aw_param_id0;
wire          axiinterface3_aw_param_user0;
wire          axiinterface3_w_valid0;
wire          axiinterface3_w_ready0;
wire          axiinterface3_w_last0;
wire   [31:0] axiinterface3_w_payload_data0;
wire    [3:0] axiinterface3_w_payload_strb0;
wire          axiinterface3_w_param_user0;
wire          axiinterface3_b_valid0;
wire          axiinterface3_b_ready0;
wire    [1:0] axiinterface3_b_payload_resp0;
wire    [7:0] axiinterface3_b_param_id0;
wire          axiinterface3_b_param_user0;
wire          axiinterface3_ar_valid0;
wire          axiinterface3_ar_ready0;
wire   [31:0] axiinterface3_ar_payload_addr0;
wire    [1:0] axiinterface3_ar_payload_burst0;
wire    [7:0] axiinterface3_ar_payload_len0;
wire    [2:0] axiinterface3_ar_payload_size0;
wire          axiinterface3_ar_payload_lock0;
wire    [2:0] axiinterface3_ar_payload_prot0;
wire    [3:0] axiinterface3_ar_payload_cache0;
wire    [3:0] axiinterface3_ar_payload_qos0;
wire    [3:0] axiinterface3_ar_payload_region0;
wire    [7:0] axiinterface3_ar_param_id0;
wire          axiinterface3_ar_param_user0;
wire          axiinterface3_r_valid0;
wire          axiinterface3_r_ready0;
wire          axiinterface3_r_last0;
wire    [1:0] axiinterface3_r_payload_resp0;
wire   [31:0] axiinterface3_r_payload_data0;
wire    [7:0] axiinterface3_r_param_id0;
wire          axiinterface3_r_param_user0;
wire          axiinterface0_aw_valid1;
wire          axiinterface0_aw_ready1;
wire   [31:0] axiinterface0_aw_payload_addr1;
wire    [1:0] axiinterface0_aw_payload_burst1;
wire    [7:0] axiinterface0_aw_payload_len1;
wire    [2:0] axiinterface0_aw_payload_size1;
wire          axiinterface0_aw_payload_lock1;
wire    [2:0] axiinterface0_aw_payload_prot1;
wire    [3:0] axiinterface0_aw_payload_cache1;
wire    [3:0] axiinterface0_aw_payload_qos1;
wire    [3:0] axiinterface0_aw_payload_region1;
wire    [7:0] axiinterface0_aw_param_id1;
wire          axiinterface0_aw_param_user1;
wire          axiinterface0_w_valid1;
wire          axiinterface0_w_ready1;
wire          axiinterface0_w_last1;
wire   [31:0] axiinterface0_w_payload_data1;
wire    [3:0] axiinterface0_w_payload_strb1;
wire          axiinterface0_w_param_user1;
wire          axiinterface0_b_valid1;
wire          axiinterface0_b_ready1;
wire    [1:0] axiinterface0_b_payload_resp1;
wire    [7:0] axiinterface0_b_param_id1;
wire          axiinterface0_b_param_user1;
wire          axiinterface0_ar_valid1;
wire          axiinterface0_ar_ready1;
wire   [31:0] axiinterface0_ar_payload_addr1;
wire    [1:0] axiinterface0_ar_payload_burst1;
wire    [7:0] axiinterface0_ar_payload_len1;
wire    [2:0] axiinterface0_ar_payload_size1;
wire          axiinterface0_ar_payload_lock1;
wire    [2:0] axiinterface0_ar_payload_prot1;
wire    [3:0] axiinterface0_ar_payload_cache1;
wire    [3:0] axiinterface0_ar_payload_qos1;
wire    [3:0] axiinterface0_ar_payload_region1;
wire    [7:0] axiinterface0_ar_param_id1;
wire          axiinterface0_ar_param_user1;
wire          axiinterface0_r_valid1;
wire          axiinterface0_r_ready1;
wire          axiinterface0_r_last1;
wire    [1:0] axiinterface0_r_payload_resp1;
wire   [31:0] axiinterface0_r_payload_data1;
wire    [7:0] axiinterface0_r_param_id1;
wire          axiinterface0_r_param_user1;
wire          axiinterface1_aw_valid1;
wire          axiinterface1_aw_ready1;
wire   [31:0] axiinterface1_aw_payload_addr1;
wire    [1:0] axiinterface1_aw_payload_burst1;
wire    [7:0] axiinterface1_aw_payload_len1;
wire    [2:0] axiinterface1_aw_payload_size1;
wire          axiinterface1_aw_payload_lock1;
wire    [2:0] axiinterface1_aw_payload_prot1;
wire    [3:0] axiinterface1_aw_payload_cache1;
wire    [3:0] axiinterface1_aw_payload_qos1;
wire    [3:0] axiinterface1_aw_payload_region1;
wire    [7:0] axiinterface1_aw_param_id1;
wire          axiinterface1_aw_param_user1;
wire          axiinterface1_w_valid1;
wire          axiinterface1_w_ready1;
wire          axiinterface1_w_last1;
wire   [31:0] axiinterface1_w_payload_data1;
wire    [3:0] axiinterface1_w_payload_strb1;
wire          axiinterface1_w_param_user1;
wire          axiinterface1_b_valid1;
wire          axiinterface1_b_ready1;
wire    [1:0] axiinterface1_b_payload_resp1;
wire    [7:0] axiinterface1_b_param_id1;
wire          axiinterface1_b_param_user1;
wire          axiinterface1_ar_valid1;
wire          axiinterface1_ar_ready1;
wire   [31:0] axiinterface1_ar_payload_addr1;
wire    [1:0] axiinterface1_ar_payload_burst1;
wire    [7:0] axiinterface1_ar_payload_len1;
wire    [2:0] axiinterface1_ar_payload_size1;
wire          axiinterface1_ar_payload_lock1;
wire    [2:0] axiinterface1_ar_payload_prot1;
wire    [3:0] axiinterface1_ar_payload_cache1;
wire    [3:0] axiinterface1_ar_payload_qos1;
wire    [3:0] axiinterface1_ar_payload_region1;
wire    [7:0] axiinterface1_ar_param_id1;
wire          axiinterface1_ar_param_user1;
wire          axiinterface1_r_valid1;
wire          axiinterface1_r_ready1;
wire          axiinterface1_r_last1;
wire    [1:0] axiinterface1_r_payload_resp1;
wire   [31:0] axiinterface1_r_payload_data1;
wire    [7:0] axiinterface1_r_param_id1;
wire          axiinterface1_r_param_user1;
wire          axiinterface2_aw_valid1;
wire          axiinterface2_aw_ready1;
wire   [31:0] axiinterface2_aw_payload_addr1;
wire    [1:0] axiinterface2_aw_payload_burst1;
wire    [7:0] axiinterface2_aw_payload_len1;
wire    [2:0] axiinterface2_aw_payload_size1;
wire          axiinterface2_aw_payload_lock1;
wire    [2:0] axiinterface2_aw_payload_prot1;
wire    [3:0] axiinterface2_aw_payload_cache1;
wire    [3:0] axiinterface2_aw_payload_qos1;
wire    [3:0] axiinterface2_aw_payload_region1;
wire    [7:0] axiinterface2_aw_param_id1;
wire          axiinterface2_aw_param_user1;
wire          axiinterface2_w_valid1;
wire          axiinterface2_w_ready1;
wire          axiinterface2_w_last1;
wire   [31:0] axiinterface2_w_payload_data1;
wire    [3:0] axiinterface2_w_payload_strb1;
wire          axiinterface2_w_param_user1;
wire          axiinterface2_b_valid1;
wire          axiinterface2_b_ready1;
wire    [1:0] axiinterface2_b_payload_resp1;
wire    [7:0] axiinterface2_b_param_id1;
wire          axiinterface2_b_param_user1;
wire          axiinterface2_ar_valid1;
wire          axiinterface2_ar_ready1;
wire   [31:0] axiinterface2_ar_payload_addr1;
wire    [1:0] axiinterface2_ar_payload_burst1;
wire    [7:0] axiinterface2_ar_payload_len1;
wire    [2:0] axiinterface2_ar_payload_size1;
wire          axiinterface2_ar_payload_lock1;
wire    [2:0] axiinterface2_ar_payload_prot1;
wire    [3:0] axiinterface2_ar_payload_cache1;
wire    [3:0] axiinterface2_ar_payload_qos1;
wire    [3:0] axiinterface2_ar_payload_region1;
wire    [7:0] axiinterface2_ar_param_id1;
wire          axiinterface2_ar_param_user1;
wire          axiinterface2_r_valid1;
wire          axiinterface2_r_ready1;
wire          axiinterface2_r_last1;
wire    [1:0] axiinterface2_r_payload_resp1;
wire   [31:0] axiinterface2_r_payload_data1;
wire    [7:0] axiinterface2_r_param_id1;
wire          axiinterface2_r_param_user1;
wire          axiinterface3_aw_valid1;
wire          axiinterface3_aw_ready1;
wire   [31:0] axiinterface3_aw_payload_addr1;
wire    [1:0] axiinterface3_aw_payload_burst1;
wire    [7:0] axiinterface3_aw_payload_len1;
wire    [2:0] axiinterface3_aw_payload_size1;
wire          axiinterface3_aw_payload_lock1;
wire    [2:0] axiinterface3_aw_payload_prot1;
wire    [3:0] axiinterface3_aw_payload_cache1;
wire    [3:0] axiinterface3_aw_payload_qos1;
wire    [3:0] axiinterface3_aw_payload_region1;
wire    [7:0] axiinterface3_aw_param_id1;
wire          axiinterface3_aw_param_user1;
wire          axiinterface3_w_valid1;
wire          axiinterface3_w_ready1;
wire          axiinterface3_w_last1;
wire   [31:0] axiinterface3_w_payload_data1;
wire    [3:0] axiinterface3_w_payload_strb1;
wire          axiinterface3_w_param_user1;
wire          axiinterface3_b_valid1;
wire          axiinterface3_b_ready1;
wire    [1:0] axiinterface3_b_payload_resp1;
wire    [7:0] axiinterface3_b_param_id1;
wire          axiinterface3_b_param_user1;
wire          axiinterface3_ar_valid1;
wire          axiinterface3_ar_ready1;
wire   [31:0] axiinterface3_ar_payload_addr1;
wire    [1:0] axiinterface3_ar_payload_burst1;
wire    [7:0] axiinterface3_ar_payload_len1;
wire    [2:0] axiinterface3_ar_payload_size1;
wire          axiinterface3_ar_payload_lock1;
wire    [2:0] axiinterface3_ar_payload_prot1;
wire    [3:0] axiinterface3_ar_payload_cache1;
wire    [3:0] axiinterface3_ar_payload_qos1;
wire    [3:0] axiinterface3_ar_payload_region1;
wire    [7:0] axiinterface3_ar_param_id1;
wire          axiinterface3_ar_param_user1;
wire          axiinterface3_r_valid1;
wire          axiinterface3_r_ready1;
wire          axiinterface3_r_last1;
wire    [1:0] axiinterface3_r_payload_resp1;
wire   [31:0] axiinterface3_r_payload_data1;
wire    [7:0] axiinterface3_r_param_id1;
wire          axiinterface3_r_param_user1;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign sys_clk = clk;
assign sys_rst = rst;
assign axiinterface0_aw_valid0 = s00_axi_awvalid;
assign axiinterface0_aw_payload_addr0 = s00_axi_awaddr;
assign axiinterface0_aw_payload_burst0 = s00_axi_awburst;
assign axiinterface0_aw_payload_len0 = s00_axi_awlen;
assign axiinterface0_aw_payload_size0 = s00_axi_awsize;
assign axiinterface0_aw_payload_lock0 = s00_axi_awlock;
assign axiinterface0_aw_payload_prot0 = s00_axi_awprot;
assign axiinterface0_aw_payload_cache0 = s00_axi_awcache;
assign axiinterface0_aw_payload_qos0 = s00_axi_awqos;
assign axiinterface0_aw_payload_region0 = s00_axi_awregion;
assign axiinterface0_aw_param_id0 = s00_axi_awid;
assign axiinterface0_aw_param_user0 = s00_axi_awuser;
assign s00_axi_awready = axiinterface0_aw_ready0;
assign axiinterface0_w_valid0 = s00_axi_wvalid;
assign axiinterface0_w_payload_data0 = s00_axi_wdata;
assign axiinterface0_w_payload_strb0 = s00_axi_wstrb;
assign axiinterface0_w_param_user0 = s00_axi_wuser;
assign axiinterface0_w_last0 = s00_axi_wlast;
assign s00_axi_wready = axiinterface0_w_ready0;
assign s00_axi_bvalid = axiinterface0_b_valid0;
assign s00_axi_bresp = axiinterface0_b_payload_resp0;
assign s00_axi_bid = axiinterface0_b_param_id0;
assign s00_axi_buser = axiinterface0_b_param_user0;
assign axiinterface0_b_ready0 = s00_axi_bready;
assign axiinterface0_ar_valid0 = s00_axi_arvalid;
assign axiinterface0_ar_payload_addr0 = s00_axi_araddr;
assign axiinterface0_ar_payload_burst0 = s00_axi_arburst;
assign axiinterface0_ar_payload_len0 = s00_axi_arlen;
assign axiinterface0_ar_payload_size0 = s00_axi_arsize;
assign axiinterface0_ar_payload_lock0 = s00_axi_arlock;
assign axiinterface0_ar_payload_prot0 = s00_axi_arprot;
assign axiinterface0_ar_payload_cache0 = s00_axi_arcache;
assign axiinterface0_ar_payload_qos0 = s00_axi_arqos;
assign axiinterface0_ar_payload_region0 = s00_axi_arregion;
assign axiinterface0_ar_param_id0 = s00_axi_arid;
assign axiinterface0_ar_param_user0 = s00_axi_aruser;
assign s00_axi_arready = axiinterface0_ar_ready0;
assign s00_axi_rvalid = axiinterface0_r_valid0;
assign s00_axi_rresp = axiinterface0_r_payload_resp0;
assign s00_axi_rdata = axiinterface0_r_payload_data0;
assign s00_axi_rid = axiinterface0_r_param_id0;
assign s00_axi_ruser = axiinterface0_r_param_user0;
assign s00_axi_rlast = axiinterface0_r_last0;
assign axiinterface0_r_ready0 = s00_axi_rready;
assign axiinterface1_aw_valid0 = s01_axi_awvalid;
assign axiinterface1_aw_payload_addr0 = s01_axi_awaddr;
assign axiinterface1_aw_payload_burst0 = s01_axi_awburst;
assign axiinterface1_aw_payload_len0 = s01_axi_awlen;
assign axiinterface1_aw_payload_size0 = s01_axi_awsize;
assign axiinterface1_aw_payload_lock0 = s01_axi_awlock;
assign axiinterface1_aw_payload_prot0 = s01_axi_awprot;
assign axiinterface1_aw_payload_cache0 = s01_axi_awcache;
assign axiinterface1_aw_payload_qos0 = s01_axi_awqos;
assign axiinterface1_aw_payload_region0 = s01_axi_awregion;
assign axiinterface1_aw_param_id0 = s01_axi_awid;
assign axiinterface1_aw_param_user0 = s01_axi_awuser;
assign s01_axi_awready = axiinterface1_aw_ready0;
assign axiinterface1_w_valid0 = s01_axi_wvalid;
assign axiinterface1_w_payload_data0 = s01_axi_wdata;
assign axiinterface1_w_payload_strb0 = s01_axi_wstrb;
assign axiinterface1_w_param_user0 = s01_axi_wuser;
assign axiinterface1_w_last0 = s01_axi_wlast;
assign s01_axi_wready = axiinterface1_w_ready0;
assign s01_axi_bvalid = axiinterface1_b_valid0;
assign s01_axi_bresp = axiinterface1_b_payload_resp0;
assign s01_axi_bid = axiinterface1_b_param_id0;
assign s01_axi_buser = axiinterface1_b_param_user0;
assign axiinterface1_b_ready0 = s01_axi_bready;
assign axiinterface1_ar_valid0 = s01_axi_arvalid;
assign axiinterface1_ar_payload_addr0 = s01_axi_araddr;
assign axiinterface1_ar_payload_burst0 = s01_axi_arburst;
assign axiinterface1_ar_payload_len0 = s01_axi_arlen;
assign axiinterface1_ar_payload_size0 = s01_axi_arsize;
assign axiinterface1_ar_payload_lock0 = s01_axi_arlock;
assign axiinterface1_ar_payload_prot0 = s01_axi_arprot;
assign axiinterface1_ar_payload_cache0 = s01_axi_arcache;
assign axiinterface1_ar_payload_qos0 = s01_axi_arqos;
assign axiinterface1_ar_payload_region0 = s01_axi_arregion;
assign axiinterface1_ar_param_id0 = s01_axi_arid;
assign axiinterface1_ar_param_user0 = s01_axi_aruser;
assign s01_axi_arready = axiinterface1_ar_ready0;
assign s01_axi_rvalid = axiinterface1_r_valid0;
assign s01_axi_rresp = axiinterface1_r_payload_resp0;
assign s01_axi_rdata = axiinterface1_r_payload_data0;
assign s01_axi_rid = axiinterface1_r_param_id0;
assign s01_axi_ruser = axiinterface1_r_param_user0;
assign s01_axi_rlast = axiinterface1_r_last0;
assign axiinterface1_r_ready0 = s01_axi_rready;
assign axiinterface2_aw_valid0 = s02_axi_awvalid;
assign axiinterface2_aw_payload_addr0 = s02_axi_awaddr;
assign axiinterface2_aw_payload_burst0 = s02_axi_awburst;
assign axiinterface2_aw_payload_len0 = s02_axi_awlen;
assign axiinterface2_aw_payload_size0 = s02_axi_awsize;
assign axiinterface2_aw_payload_lock0 = s02_axi_awlock;
assign axiinterface2_aw_payload_prot0 = s02_axi_awprot;
assign axiinterface2_aw_payload_cache0 = s02_axi_awcache;
assign axiinterface2_aw_payload_qos0 = s02_axi_awqos;
assign axiinterface2_aw_payload_region0 = s02_axi_awregion;
assign axiinterface2_aw_param_id0 = s02_axi_awid;
assign axiinterface2_aw_param_user0 = s02_axi_awuser;
assign s02_axi_awready = axiinterface2_aw_ready0;
assign axiinterface2_w_valid0 = s02_axi_wvalid;
assign axiinterface2_w_payload_data0 = s02_axi_wdata;
assign axiinterface2_w_payload_strb0 = s02_axi_wstrb;
assign axiinterface2_w_param_user0 = s02_axi_wuser;
assign axiinterface2_w_last0 = s02_axi_wlast;
assign s02_axi_wready = axiinterface2_w_ready0;
assign s02_axi_bvalid = axiinterface2_b_valid0;
assign s02_axi_bresp = axiinterface2_b_payload_resp0;
assign s02_axi_bid = axiinterface2_b_param_id0;
assign s02_axi_buser = axiinterface2_b_param_user0;
assign axiinterface2_b_ready0 = s02_axi_bready;
assign axiinterface2_ar_valid0 = s02_axi_arvalid;
assign axiinterface2_ar_payload_addr0 = s02_axi_araddr;
assign axiinterface2_ar_payload_burst0 = s02_axi_arburst;
assign axiinterface2_ar_payload_len0 = s02_axi_arlen;
assign axiinterface2_ar_payload_size0 = s02_axi_arsize;
assign axiinterface2_ar_payload_lock0 = s02_axi_arlock;
assign axiinterface2_ar_payload_prot0 = s02_axi_arprot;
assign axiinterface2_ar_payload_cache0 = s02_axi_arcache;
assign axiinterface2_ar_payload_qos0 = s02_axi_arqos;
assign axiinterface2_ar_payload_region0 = s02_axi_arregion;
assign axiinterface2_ar_param_id0 = s02_axi_arid;
assign axiinterface2_ar_param_user0 = s02_axi_aruser;
assign s02_axi_arready = axiinterface2_ar_ready0;
assign s02_axi_rvalid = axiinterface2_r_valid0;
assign s02_axi_rresp = axiinterface2_r_payload_resp0;
assign s02_axi_rdata = axiinterface2_r_payload_data0;
assign s02_axi_rid = axiinterface2_r_param_id0;
assign s02_axi_ruser = axiinterface2_r_param_user0;
assign s02_axi_rlast = axiinterface2_r_last0;
assign axiinterface2_r_ready0 = s02_axi_rready;
assign axiinterface3_aw_valid0 = s03_axi_awvalid;
assign axiinterface3_aw_payload_addr0 = s03_axi_awaddr;
assign axiinterface3_aw_payload_burst0 = s03_axi_awburst;
assign axiinterface3_aw_payload_len0 = s03_axi_awlen;
assign axiinterface3_aw_payload_size0 = s03_axi_awsize;
assign axiinterface3_aw_payload_lock0 = s03_axi_awlock;
assign axiinterface3_aw_payload_prot0 = s03_axi_awprot;
assign axiinterface3_aw_payload_cache0 = s03_axi_awcache;
assign axiinterface3_aw_payload_qos0 = s03_axi_awqos;
assign axiinterface3_aw_payload_region0 = s03_axi_awregion;
assign axiinterface3_aw_param_id0 = s03_axi_awid;
assign axiinterface3_aw_param_user0 = s03_axi_awuser;
assign s03_axi_awready = axiinterface3_aw_ready0;
assign axiinterface3_w_valid0 = s03_axi_wvalid;
assign axiinterface3_w_payload_data0 = s03_axi_wdata;
assign axiinterface3_w_payload_strb0 = s03_axi_wstrb;
assign axiinterface3_w_param_user0 = s03_axi_wuser;
assign axiinterface3_w_last0 = s03_axi_wlast;
assign s03_axi_wready = axiinterface3_w_ready0;
assign s03_axi_bvalid = axiinterface3_b_valid0;
assign s03_axi_bresp = axiinterface3_b_payload_resp0;
assign s03_axi_bid = axiinterface3_b_param_id0;
assign s03_axi_buser = axiinterface3_b_param_user0;
assign axiinterface3_b_ready0 = s03_axi_bready;
assign axiinterface3_ar_valid0 = s03_axi_arvalid;
assign axiinterface3_ar_payload_addr0 = s03_axi_araddr;
assign axiinterface3_ar_payload_burst0 = s03_axi_arburst;
assign axiinterface3_ar_payload_len0 = s03_axi_arlen;
assign axiinterface3_ar_payload_size0 = s03_axi_arsize;
assign axiinterface3_ar_payload_lock0 = s03_axi_arlock;
assign axiinterface3_ar_payload_prot0 = s03_axi_arprot;
assign axiinterface3_ar_payload_cache0 = s03_axi_arcache;
assign axiinterface3_ar_payload_qos0 = s03_axi_arqos;
assign axiinterface3_ar_payload_region0 = s03_axi_arregion;
assign axiinterface3_ar_param_id0 = s03_axi_arid;
assign axiinterface3_ar_param_user0 = s03_axi_aruser;
assign s03_axi_arready = axiinterface3_ar_ready0;
assign s03_axi_rvalid = axiinterface3_r_valid0;
assign s03_axi_rresp = axiinterface3_r_payload_resp0;
assign s03_axi_rdata = axiinterface3_r_payload_data0;
assign s03_axi_rid = axiinterface3_r_param_id0;
assign s03_axi_ruser = axiinterface3_r_param_user0;
assign s03_axi_rlast = axiinterface3_r_last0;
assign axiinterface3_r_ready0 = s03_axi_rready;
assign m00_axi_awvalid = axiinterface0_aw_valid1;
assign m00_axi_awaddr = axiinterface0_aw_payload_addr1;
assign m00_axi_awburst = axiinterface0_aw_payload_burst1;
assign m00_axi_awlen = axiinterface0_aw_payload_len1;
assign m00_axi_awsize = axiinterface0_aw_payload_size1;
assign m00_axi_awlock = axiinterface0_aw_payload_lock1;
assign m00_axi_awprot = axiinterface0_aw_payload_prot1;
assign m00_axi_awcache = axiinterface0_aw_payload_cache1;
assign m00_axi_awqos = axiinterface0_aw_payload_qos1;
assign m00_axi_awregion = axiinterface0_aw_payload_region1;
assign m00_axi_awid = axiinterface0_aw_param_id1;
assign m00_axi_awuser = axiinterface0_aw_param_user1;
assign axiinterface0_aw_ready1 = m00_axi_awready;
assign m00_axi_wvalid = axiinterface0_w_valid1;
assign m00_axi_wdata = axiinterface0_w_payload_data1;
assign m00_axi_wstrb = axiinterface0_w_payload_strb1;
assign m00_axi_wuser = axiinterface0_w_param_user1;
assign m00_axi_wlast = axiinterface0_w_last1;
assign axiinterface0_w_ready1 = m00_axi_wready;
assign axiinterface0_b_valid1 = m00_axi_bvalid;
assign axiinterface0_b_payload_resp1 = m00_axi_bresp;
assign axiinterface0_b_param_id1 = m00_axi_bid;
assign axiinterface0_b_param_user1 = m00_axi_buser;
assign m00_axi_bready = axiinterface0_b_ready1;
assign m00_axi_arvalid = axiinterface0_ar_valid1;
assign m00_axi_araddr = axiinterface0_ar_payload_addr1;
assign m00_axi_arburst = axiinterface0_ar_payload_burst1;
assign m00_axi_arlen = axiinterface0_ar_payload_len1;
assign m00_axi_arsize = axiinterface0_ar_payload_size1;
assign m00_axi_arlock = axiinterface0_ar_payload_lock1;
assign m00_axi_arprot = axiinterface0_ar_payload_prot1;
assign m00_axi_arcache = axiinterface0_ar_payload_cache1;
assign m00_axi_arqos = axiinterface0_ar_payload_qos1;
assign m00_axi_arregion = axiinterface0_ar_payload_region1;
assign m00_axi_arid = axiinterface0_ar_param_id1;
assign m00_axi_aruser = axiinterface0_ar_param_user1;
assign axiinterface0_ar_ready1 = m00_axi_arready;
assign axiinterface0_r_valid1 = m00_axi_rvalid;
assign axiinterface0_r_payload_resp1 = m00_axi_rresp;
assign axiinterface0_r_payload_data1 = m00_axi_rdata;
assign axiinterface0_r_param_id1 = m00_axi_rid;
assign axiinterface0_r_param_user1 = m00_axi_ruser;
assign axiinterface0_r_last1 = m00_axi_rlast;
assign m00_axi_rready = axiinterface0_r_ready1;
assign m01_axi_awvalid = axiinterface1_aw_valid1;
assign m01_axi_awaddr = axiinterface1_aw_payload_addr1;
assign m01_axi_awburst = axiinterface1_aw_payload_burst1;
assign m01_axi_awlen = axiinterface1_aw_payload_len1;
assign m01_axi_awsize = axiinterface1_aw_payload_size1;
assign m01_axi_awlock = axiinterface1_aw_payload_lock1;
assign m01_axi_awprot = axiinterface1_aw_payload_prot1;
assign m01_axi_awcache = axiinterface1_aw_payload_cache1;
assign m01_axi_awqos = axiinterface1_aw_payload_qos1;
assign m01_axi_awregion = axiinterface1_aw_payload_region1;
assign m01_axi_awid = axiinterface1_aw_param_id1;
assign m01_axi_awuser = axiinterface1_aw_param_user1;
assign axiinterface1_aw_ready1 = m01_axi_awready;
assign m01_axi_wvalid = axiinterface1_w_valid1;
assign m01_axi_wdata = axiinterface1_w_payload_data1;
assign m01_axi_wstrb = axiinterface1_w_payload_strb1;
assign m01_axi_wuser = axiinterface1_w_param_user1;
assign m01_axi_wlast = axiinterface1_w_last1;
assign axiinterface1_w_ready1 = m01_axi_wready;
assign axiinterface1_b_valid1 = m01_axi_bvalid;
assign axiinterface1_b_payload_resp1 = m01_axi_bresp;
assign axiinterface1_b_param_id1 = m01_axi_bid;
assign axiinterface1_b_param_user1 = m01_axi_buser;
assign m01_axi_bready = axiinterface1_b_ready1;
assign m01_axi_arvalid = axiinterface1_ar_valid1;
assign m01_axi_araddr = axiinterface1_ar_payload_addr1;
assign m01_axi_arburst = axiinterface1_ar_payload_burst1;
assign m01_axi_arlen = axiinterface1_ar_payload_len1;
assign m01_axi_arsize = axiinterface1_ar_payload_size1;
assign m01_axi_arlock = axiinterface1_ar_payload_lock1;
assign m01_axi_arprot = axiinterface1_ar_payload_prot1;
assign m01_axi_arcache = axiinterface1_ar_payload_cache1;
assign m01_axi_arqos = axiinterface1_ar_payload_qos1;
assign m01_axi_arregion = axiinterface1_ar_payload_region1;
assign m01_axi_arid = axiinterface1_ar_param_id1;
assign m01_axi_aruser = axiinterface1_ar_param_user1;
assign axiinterface1_ar_ready1 = m01_axi_arready;
assign axiinterface1_r_valid1 = m01_axi_rvalid;
assign axiinterface1_r_payload_resp1 = m01_axi_rresp;
assign axiinterface1_r_payload_data1 = m01_axi_rdata;
assign axiinterface1_r_param_id1 = m01_axi_rid;
assign axiinterface1_r_param_user1 = m01_axi_ruser;
assign axiinterface1_r_last1 = m01_axi_rlast;
assign m01_axi_rready = axiinterface1_r_ready1;
assign m02_axi_awvalid = axiinterface2_aw_valid1;
assign m02_axi_awaddr = axiinterface2_aw_payload_addr1;
assign m02_axi_awburst = axiinterface2_aw_payload_burst1;
assign m02_axi_awlen = axiinterface2_aw_payload_len1;
assign m02_axi_awsize = axiinterface2_aw_payload_size1;
assign m02_axi_awlock = axiinterface2_aw_payload_lock1;
assign m02_axi_awprot = axiinterface2_aw_payload_prot1;
assign m02_axi_awcache = axiinterface2_aw_payload_cache1;
assign m02_axi_awqos = axiinterface2_aw_payload_qos1;
assign m02_axi_awregion = axiinterface2_aw_payload_region1;
assign m02_axi_awid = axiinterface2_aw_param_id1;
assign m02_axi_awuser = axiinterface2_aw_param_user1;
assign axiinterface2_aw_ready1 = m02_axi_awready;
assign m02_axi_wvalid = axiinterface2_w_valid1;
assign m02_axi_wdata = axiinterface2_w_payload_data1;
assign m02_axi_wstrb = axiinterface2_w_payload_strb1;
assign m02_axi_wuser = axiinterface2_w_param_user1;
assign m02_axi_wlast = axiinterface2_w_last1;
assign axiinterface2_w_ready1 = m02_axi_wready;
assign axiinterface2_b_valid1 = m02_axi_bvalid;
assign axiinterface2_b_payload_resp1 = m02_axi_bresp;
assign axiinterface2_b_param_id1 = m02_axi_bid;
assign axiinterface2_b_param_user1 = m02_axi_buser;
assign m02_axi_bready = axiinterface2_b_ready1;
assign m02_axi_arvalid = axiinterface2_ar_valid1;
assign m02_axi_araddr = axiinterface2_ar_payload_addr1;
assign m02_axi_arburst = axiinterface2_ar_payload_burst1;
assign m02_axi_arlen = axiinterface2_ar_payload_len1;
assign m02_axi_arsize = axiinterface2_ar_payload_size1;
assign m02_axi_arlock = axiinterface2_ar_payload_lock1;
assign m02_axi_arprot = axiinterface2_ar_payload_prot1;
assign m02_axi_arcache = axiinterface2_ar_payload_cache1;
assign m02_axi_arqos = axiinterface2_ar_payload_qos1;
assign m02_axi_arregion = axiinterface2_ar_payload_region1;
assign m02_axi_arid = axiinterface2_ar_param_id1;
assign m02_axi_aruser = axiinterface2_ar_param_user1;
assign axiinterface2_ar_ready1 = m02_axi_arready;
assign axiinterface2_r_valid1 = m02_axi_rvalid;
assign axiinterface2_r_payload_resp1 = m02_axi_rresp;
assign axiinterface2_r_payload_data1 = m02_axi_rdata;
assign axiinterface2_r_param_id1 = m02_axi_rid;
assign axiinterface2_r_param_user1 = m02_axi_ruser;
assign axiinterface2_r_last1 = m02_axi_rlast;
assign m02_axi_rready = axiinterface2_r_ready1;
assign m03_axi_awvalid = axiinterface3_aw_valid1;
assign m03_axi_awaddr = axiinterface3_aw_payload_addr1;
assign m03_axi_awburst = axiinterface3_aw_payload_burst1;
assign m03_axi_awlen = axiinterface3_aw_payload_len1;
assign m03_axi_awsize = axiinterface3_aw_payload_size1;
assign m03_axi_awlock = axiinterface3_aw_payload_lock1;
assign m03_axi_awprot = axiinterface3_aw_payload_prot1;
assign m03_axi_awcache = axiinterface3_aw_payload_cache1;
assign m03_axi_awqos = axiinterface3_aw_payload_qos1;
assign m03_axi_awregion = axiinterface3_aw_payload_region1;
assign m03_axi_awid = axiinterface3_aw_param_id1;
assign m03_axi_awuser = axiinterface3_aw_param_user1;
assign axiinterface3_aw_ready1 = m03_axi_awready;
assign m03_axi_wvalid = axiinterface3_w_valid1;
assign m03_axi_wdata = axiinterface3_w_payload_data1;
assign m03_axi_wstrb = axiinterface3_w_payload_strb1;
assign m03_axi_wuser = axiinterface3_w_param_user1;
assign m03_axi_wlast = axiinterface3_w_last1;
assign axiinterface3_w_ready1 = m03_axi_wready;
assign axiinterface3_b_valid1 = m03_axi_bvalid;
assign axiinterface3_b_payload_resp1 = m03_axi_bresp;
assign axiinterface3_b_param_id1 = m03_axi_bid;
assign axiinterface3_b_param_user1 = m03_axi_buser;
assign m03_axi_bready = axiinterface3_b_ready1;
assign m03_axi_arvalid = axiinterface3_ar_valid1;
assign m03_axi_araddr = axiinterface3_ar_payload_addr1;
assign m03_axi_arburst = axiinterface3_ar_payload_burst1;
assign m03_axi_arlen = axiinterface3_ar_payload_len1;
assign m03_axi_arsize = axiinterface3_ar_payload_size1;
assign m03_axi_arlock = axiinterface3_ar_payload_lock1;
assign m03_axi_arprot = axiinterface3_ar_payload_prot1;
assign m03_axi_arcache = axiinterface3_ar_payload_cache1;
assign m03_axi_arqos = axiinterface3_ar_payload_qos1;
assign m03_axi_arregion = axiinterface3_ar_payload_region1;
assign m03_axi_arid = axiinterface3_ar_param_id1;
assign m03_axi_aruser = axiinterface3_ar_param_user1;
assign axiinterface3_ar_ready1 = m03_axi_arready;
assign axiinterface3_r_valid1 = m03_axi_rvalid;
assign axiinterface3_r_payload_resp1 = m03_axi_rresp;
assign axiinterface3_r_payload_data1 = m03_axi_rdata;
assign axiinterface3_r_param_id1 = m03_axi_rid;
assign axiinterface3_r_param_user1 = m03_axi_ruser;
assign axiinterface3_r_last1 = m03_axi_rlast;
assign m03_axi_rready = axiinterface3_r_ready1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

axi_interconnect #(
	.ADDR_WIDTH(32),
	.ARUSER_ENABLE(1'd1),
	.ARUSER_WIDTH(1),
	.AWUSER_ENABLE(1'd1),
	.AWUSER_WIDTH(1),
	.BUSER_ENABLE(1'd1),
	.BUSER_WIDTH(1),
	.DATA_WIDTH(32),
	.ID_WIDTH(8),
	.M_COUNT(4),
	.RUSER_ENABLE(1'd1),
	.RUSER_WIDTH(1),
	.S_COUNT(4),
	.WUSER_ENABLE(1'd1),
	.WUSER_WIDTH(1)
) axi_interconnect (
	.clk(sys_clk),
	.m_axi_arready({axiinterface3_ar_ready1, axiinterface2_ar_ready1, axiinterface1_ar_ready1, axiinterface0_ar_ready1}),
	.m_axi_awready({axiinterface3_aw_ready1, axiinterface2_aw_ready1, axiinterface1_aw_ready1, axiinterface0_aw_ready1}),
	.m_axi_bid({axiinterface3_b_param_id1, axiinterface2_b_param_id1, axiinterface1_b_param_id1, axiinterface0_b_param_id1}),
	.m_axi_bresp({axiinterface3_b_payload_resp1, axiinterface2_b_payload_resp1, axiinterface1_b_payload_resp1, axiinterface0_b_payload_resp1}),
	.m_axi_buser({axiinterface3_b_param_user1, axiinterface2_b_param_user1, axiinterface1_b_param_user1, axiinterface0_b_param_user1}),
	.m_axi_bvalid({axiinterface3_b_valid1, axiinterface2_b_valid1, axiinterface1_b_valid1, axiinterface0_b_valid1}),
	.m_axi_rdata({axiinterface3_r_payload_data1, axiinterface2_r_payload_data1, axiinterface1_r_payload_data1, axiinterface0_r_payload_data1}),
	.m_axi_rid({axiinterface3_r_param_id1, axiinterface2_r_param_id1, axiinterface1_r_param_id1, axiinterface0_r_param_id1}),
	.m_axi_rlast({axiinterface3_r_last1, axiinterface2_r_last1, axiinterface1_r_last1, axiinterface0_r_last1}),
	.m_axi_rresp({axiinterface3_r_payload_resp1, axiinterface2_r_payload_resp1, axiinterface1_r_payload_resp1, axiinterface0_r_payload_resp1}),
	.m_axi_ruser({axiinterface3_r_param_user1, axiinterface2_r_param_user1, axiinterface1_r_param_user1, axiinterface0_r_param_user1}),
	.m_axi_rvalid({axiinterface3_r_valid1, axiinterface2_r_valid1, axiinterface1_r_valid1, axiinterface0_r_valid1}),
	.m_axi_wready({axiinterface3_w_ready1, axiinterface2_w_ready1, axiinterface1_w_ready1, axiinterface0_w_ready1}),
	.rst(sys_rst),
	.s_axi_araddr({axiinterface3_ar_payload_addr0, axiinterface2_ar_payload_addr0, axiinterface1_ar_payload_addr0, axiinterface0_ar_payload_addr0}),
	.s_axi_arburst({axiinterface3_ar_payload_burst0, axiinterface2_ar_payload_burst0, axiinterface1_ar_payload_burst0, axiinterface0_ar_payload_burst0}),
	.s_axi_arcache({axiinterface3_ar_payload_cache0, axiinterface2_ar_payload_cache0, axiinterface1_ar_payload_cache0, axiinterface0_ar_payload_cache0}),
	.s_axi_arid({axiinterface3_ar_param_id0, axiinterface2_ar_param_id0, axiinterface1_ar_param_id0, axiinterface0_ar_param_id0}),
	.s_axi_arlen({axiinterface3_ar_payload_len0, axiinterface2_ar_payload_len0, axiinterface1_ar_payload_len0, axiinterface0_ar_payload_len0}),
	.s_axi_arlock({axiinterface3_ar_payload_lock0, axiinterface2_ar_payload_lock0, axiinterface1_ar_payload_lock0, axiinterface0_ar_payload_lock0}),
	.s_axi_arprot({axiinterface3_ar_payload_prot0, axiinterface2_ar_payload_prot0, axiinterface1_ar_payload_prot0, axiinterface0_ar_payload_prot0}),
	.s_axi_arqos({axiinterface3_ar_payload_qos0, axiinterface2_ar_payload_qos0, axiinterface1_ar_payload_qos0, axiinterface0_ar_payload_qos0}),
	.s_axi_arsize({axiinterface3_ar_payload_size0, axiinterface2_ar_payload_size0, axiinterface1_ar_payload_size0, axiinterface0_ar_payload_size0}),
	.s_axi_aruser({axiinterface3_ar_param_user0, axiinterface2_ar_param_user0, axiinterface1_ar_param_user0, axiinterface0_ar_param_user0}),
	.s_axi_arvalid({axiinterface3_ar_valid0, axiinterface2_ar_valid0, axiinterface1_ar_valid0, axiinterface0_ar_valid0}),
	.s_axi_awaddr({axiinterface3_aw_payload_addr0, axiinterface2_aw_payload_addr0, axiinterface1_aw_payload_addr0, axiinterface0_aw_payload_addr0}),
	.s_axi_awburst({axiinterface3_aw_payload_burst0, axiinterface2_aw_payload_burst0, axiinterface1_aw_payload_burst0, axiinterface0_aw_payload_burst0}),
	.s_axi_awcache({axiinterface3_aw_payload_cache0, axiinterface2_aw_payload_cache0, axiinterface1_aw_payload_cache0, axiinterface0_aw_payload_cache0}),
	.s_axi_awid({axiinterface3_aw_param_id0, axiinterface2_aw_param_id0, axiinterface1_aw_param_id0, axiinterface0_aw_param_id0}),
	.s_axi_awlen({axiinterface3_aw_payload_len0, axiinterface2_aw_payload_len0, axiinterface1_aw_payload_len0, axiinterface0_aw_payload_len0}),
	.s_axi_awlock({axiinterface3_aw_payload_lock0, axiinterface2_aw_payload_lock0, axiinterface1_aw_payload_lock0, axiinterface0_aw_payload_lock0}),
	.s_axi_awprot({axiinterface3_aw_payload_prot0, axiinterface2_aw_payload_prot0, axiinterface1_aw_payload_prot0, axiinterface0_aw_payload_prot0}),
	.s_axi_awqos({axiinterface3_aw_payload_qos0, axiinterface2_aw_payload_qos0, axiinterface1_aw_payload_qos0, axiinterface0_aw_payload_qos0}),
	.s_axi_awsize({axiinterface3_aw_payload_size0, axiinterface2_aw_payload_size0, axiinterface1_aw_payload_size0, axiinterface0_aw_payload_size0}),
	.s_axi_awuser({axiinterface3_aw_param_user0, axiinterface2_aw_param_user0, axiinterface1_aw_param_user0, axiinterface0_aw_param_user0}),
	.s_axi_awvalid({axiinterface3_aw_valid0, axiinterface2_aw_valid0, axiinterface1_aw_valid0, axiinterface0_aw_valid0}),
	.s_axi_bready({axiinterface3_b_ready0, axiinterface2_b_ready0, axiinterface1_b_ready0, axiinterface0_b_ready0}),
	.s_axi_rready({axiinterface3_r_ready0, axiinterface2_r_ready0, axiinterface1_r_ready0, axiinterface0_r_ready0}),
	.s_axi_wdata({axiinterface3_w_payload_data0, axiinterface2_w_payload_data0, axiinterface1_w_payload_data0, axiinterface0_w_payload_data0}),
	.s_axi_wlast({axiinterface3_w_last0, axiinterface2_w_last0, axiinterface1_w_last0, axiinterface0_w_last0}),
	.s_axi_wstrb({axiinterface3_w_payload_strb0, axiinterface2_w_payload_strb0, axiinterface1_w_payload_strb0, axiinterface0_w_payload_strb0}),
	.s_axi_wuser({axiinterface3_w_param_user0, axiinterface2_w_param_user0, axiinterface1_w_param_user0, axiinterface0_w_param_user0}),
	.s_axi_wvalid({axiinterface3_w_valid0, axiinterface2_w_valid0, axiinterface1_w_valid0, axiinterface0_w_valid0}),
	.m_axi_araddr({axiinterface3_ar_payload_addr1, axiinterface2_ar_payload_addr1, axiinterface1_ar_payload_addr1, axiinterface0_ar_payload_addr1}),
	.m_axi_arburst({axiinterface3_ar_payload_burst1, axiinterface2_ar_payload_burst1, axiinterface1_ar_payload_burst1, axiinterface0_ar_payload_burst1}),
	.m_axi_arcache({axiinterface3_ar_payload_cache1, axiinterface2_ar_payload_cache1, axiinterface1_ar_payload_cache1, axiinterface0_ar_payload_cache1}),
	.m_axi_arid({axiinterface3_ar_param_id1, axiinterface2_ar_param_id1, axiinterface1_ar_param_id1, axiinterface0_ar_param_id1}),
	.m_axi_arlen({axiinterface3_ar_payload_len1, axiinterface2_ar_payload_len1, axiinterface1_ar_payload_len1, axiinterface0_ar_payload_len1}),
	.m_axi_arlock({axiinterface3_ar_payload_lock1, axiinterface2_ar_payload_lock1, axiinterface1_ar_payload_lock1, axiinterface0_ar_payload_lock1}),
	.m_axi_arprot({axiinterface3_ar_payload_prot1, axiinterface2_ar_payload_prot1, axiinterface1_ar_payload_prot1, axiinterface0_ar_payload_prot1}),
	.m_axi_arqos({axiinterface3_ar_payload_qos1, axiinterface2_ar_payload_qos1, axiinterface1_ar_payload_qos1, axiinterface0_ar_payload_qos1}),
	.m_axi_arregion({axiinterface3_ar_payload_region1, axiinterface2_ar_payload_region1, axiinterface1_ar_payload_region1, axiinterface0_ar_payload_region1}),
	.m_axi_arsize({axiinterface3_ar_payload_size1, axiinterface2_ar_payload_size1, axiinterface1_ar_payload_size1, axiinterface0_ar_payload_size1}),
	.m_axi_aruser({axiinterface3_ar_param_user1, axiinterface2_ar_param_user1, axiinterface1_ar_param_user1, axiinterface0_ar_param_user1}),
	.m_axi_arvalid({axiinterface3_ar_valid1, axiinterface2_ar_valid1, axiinterface1_ar_valid1, axiinterface0_ar_valid1}),
	.m_axi_awaddr({axiinterface3_aw_payload_addr1, axiinterface2_aw_payload_addr1, axiinterface1_aw_payload_addr1, axiinterface0_aw_payload_addr1}),
	.m_axi_awburst({axiinterface3_aw_payload_burst1, axiinterface2_aw_payload_burst1, axiinterface1_aw_payload_burst1, axiinterface0_aw_payload_burst1}),
	.m_axi_awcache({axiinterface3_aw_payload_cache1, axiinterface2_aw_payload_cache1, axiinterface1_aw_payload_cache1, axiinterface0_aw_payload_cache1}),
	.m_axi_awid({axiinterface3_aw_param_id1, axiinterface2_aw_param_id1, axiinterface1_aw_param_id1, axiinterface0_aw_param_id1}),
	.m_axi_awlen({axiinterface3_aw_payload_len1, axiinterface2_aw_payload_len1, axiinterface1_aw_payload_len1, axiinterface0_aw_payload_len1}),
	.m_axi_awlock({axiinterface3_aw_payload_lock1, axiinterface2_aw_payload_lock1, axiinterface1_aw_payload_lock1, axiinterface0_aw_payload_lock1}),
	.m_axi_awprot({axiinterface3_aw_payload_prot1, axiinterface2_aw_payload_prot1, axiinterface1_aw_payload_prot1, axiinterface0_aw_payload_prot1}),
	.m_axi_awqos({axiinterface3_aw_payload_qos1, axiinterface2_aw_payload_qos1, axiinterface1_aw_payload_qos1, axiinterface0_aw_payload_qos1}),
	.m_axi_awregion({axiinterface3_aw_payload_region1, axiinterface2_aw_payload_region1, axiinterface1_aw_payload_region1, axiinterface0_aw_payload_region1}),
	.m_axi_awsize({axiinterface3_aw_payload_size1, axiinterface2_aw_payload_size1, axiinterface1_aw_payload_size1, axiinterface0_aw_payload_size1}),
	.m_axi_awuser({axiinterface3_aw_param_user1, axiinterface2_aw_param_user1, axiinterface1_aw_param_user1, axiinterface0_aw_param_user1}),
	.m_axi_awvalid({axiinterface3_aw_valid1, axiinterface2_aw_valid1, axiinterface1_aw_valid1, axiinterface0_aw_valid1}),
	.m_axi_bready({axiinterface3_b_ready1, axiinterface2_b_ready1, axiinterface1_b_ready1, axiinterface0_b_ready1}),
	.m_axi_rready({axiinterface3_r_ready1, axiinterface2_r_ready1, axiinterface1_r_ready1, axiinterface0_r_ready1}),
	.m_axi_wdata({axiinterface3_w_payload_data1, axiinterface2_w_payload_data1, axiinterface1_w_payload_data1, axiinterface0_w_payload_data1}),
	.m_axi_wlast({axiinterface3_w_last1, axiinterface2_w_last1, axiinterface1_w_last1, axiinterface0_w_last1}),
	.m_axi_wstrb({axiinterface3_w_payload_strb1, axiinterface2_w_payload_strb1, axiinterface1_w_payload_strb1, axiinterface0_w_payload_strb1}),
	.m_axi_wuser({axiinterface3_w_param_user1, axiinterface2_w_param_user1, axiinterface1_w_param_user1, axiinterface0_w_param_user1}),
	.m_axi_wvalid({axiinterface3_w_valid1, axiinterface2_w_valid1, axiinterface1_w_valid1, axiinterface0_w_valid1}),
	.s_axi_arready({axiinterface3_ar_ready0, axiinterface2_ar_ready0, axiinterface1_ar_ready0, axiinterface0_ar_ready0}),
	.s_axi_awready({axiinterface3_aw_ready0, axiinterface2_aw_ready0, axiinterface1_aw_ready0, axiinterface0_aw_ready0}),
	.s_axi_bid({axiinterface3_b_param_id0, axiinterface2_b_param_id0, axiinterface1_b_param_id0, axiinterface0_b_param_id0}),
	.s_axi_bresp({axiinterface3_b_payload_resp0, axiinterface2_b_payload_resp0, axiinterface1_b_payload_resp0, axiinterface0_b_payload_resp0}),
	.s_axi_buser({axiinterface3_b_param_user0, axiinterface2_b_param_user0, axiinterface1_b_param_user0, axiinterface0_b_param_user0}),
	.s_axi_bvalid({axiinterface3_b_valid0, axiinterface2_b_valid0, axiinterface1_b_valid0, axiinterface0_b_valid0}),
	.s_axi_rdata({axiinterface3_r_payload_data0, axiinterface2_r_payload_data0, axiinterface1_r_payload_data0, axiinterface0_r_payload_data0}),
	.s_axi_rid({axiinterface3_r_param_id0, axiinterface2_r_param_id0, axiinterface1_r_param_id0, axiinterface0_r_param_id0}),
	.s_axi_rlast({axiinterface3_r_last0, axiinterface2_r_last0, axiinterface1_r_last0, axiinterface0_r_last0}),
	.s_axi_rresp({axiinterface3_r_payload_resp0, axiinterface2_r_payload_resp0, axiinterface1_r_payload_resp0, axiinterface0_r_payload_resp0}),
	.s_axi_ruser({axiinterface3_r_param_user0, axiinterface2_r_param_user0, axiinterface1_r_param_user0, axiinterface0_r_param_user0}),
	.s_axi_rvalid({axiinterface3_r_valid0, axiinterface2_r_valid0, axiinterface1_r_valid0, axiinterface0_r_valid0}),
	.s_axi_wready({axiinterface3_w_ready0, axiinterface2_w_ready0, axiinterface1_w_ready0, axiinterface0_w_ready0})
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2023-06-02 15:02:26.
//------------------------------------------------------------------------------
