 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CTE
Version: O-2018.06
Date   : Fri Mar 10 20:45:02 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: st_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result_reg_RY_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CTE                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  st_reg[3]/CK (DFFRX1)                                   0.00       0.50 r
  st_reg[3]/Q (DFFRX1)                                    0.78       1.28 r
  U1915/Y (NOR2X1)                                        0.39       1.67 f
  U1911/Y (NAND3X1)                                       0.56       2.23 r
  U902/Y (NOR2X1)                                         0.30       2.53 f
  U1130/Y (CLKBUFX3)                                      0.83       3.36 f
  U1104/Y (CLKBUFX3)                                      0.86       4.22 f
  U1785/Y (AOI22X1)                                       0.45       4.66 r
  U1784/Y (OAI211X1)                                      0.58       5.24 f
  add_1_root_add_0_root_add_275_2/A[0] (CTE_DW01_add_7)
                                                          0.00       5.24 f
  add_1_root_add_0_root_add_275_2/U1/Y (AND2X2)           0.41       5.66 f
  add_1_root_add_0_root_add_275_2/U1_1/CO (ADDFXL)        0.48       6.14 f
  add_1_root_add_0_root_add_275_2/U1_2/CO (ADDFXL)        0.53       6.66 f
  add_1_root_add_0_root_add_275_2/U1_3/CO (ADDFXL)        0.53       7.19 f
  add_1_root_add_0_root_add_275_2/U1_4/CO (ADDFXL)        0.53       7.72 f
  add_1_root_add_0_root_add_275_2/U1_5/CO (ADDFXL)        0.53       8.25 f
  add_1_root_add_0_root_add_275_2/U1_6/CO (ADDFXL)        0.53       8.77 f
  add_1_root_add_0_root_add_275_2/U1_7/CO (ADDFXL)        0.53       9.30 f
  add_1_root_add_0_root_add_275_2/U1_8/CO (ADDFXL)        0.53       9.83 f
  add_1_root_add_0_root_add_275_2/U1_9/CO (ADDFXL)        0.53      10.36 f
  add_1_root_add_0_root_add_275_2/U1_10/CO (ADDFXL)       0.53      10.88 f
  add_1_root_add_0_root_add_275_2/U1_11/CO (ADDFXL)       0.53      11.41 f
  add_1_root_add_0_root_add_275_2/U1_12/CO (ADDFXL)       0.53      11.94 f
  add_1_root_add_0_root_add_275_2/U1_13/CO (ADDFXL)       0.53      12.46 f
  add_1_root_add_0_root_add_275_2/U1_14/CO (ADDFXL)       0.53      12.99 f
  add_1_root_add_0_root_add_275_2/U1_15/CO (ADDFXL)       0.53      13.52 f
  add_1_root_add_0_root_add_275_2/U1_16/CO (ADDFXL)       0.53      14.05 f
  add_1_root_add_0_root_add_275_2/U1_17/CO (ADDFXL)       0.53      14.57 f
  add_1_root_add_0_root_add_275_2/U1_18/CO (ADDFXL)       0.53      15.10 f
  add_1_root_add_0_root_add_275_2/U1_19/CO (ADDFXL)       0.53      15.63 f
  add_1_root_add_0_root_add_275_2/U1_20/CO (ADDFXL)       0.53      16.16 f
  add_1_root_add_0_root_add_275_2/U1_21/CO (ADDFXL)       0.53      16.68 f
  add_1_root_add_0_root_add_275_2/U1_22/CO (ADDFXL)       0.53      17.21 f
  add_1_root_add_0_root_add_275_2/U1_23/CO (ADDFXL)       0.53      17.74 f
  add_1_root_add_0_root_add_275_2/U1_24/S (ADDFXL)        0.56      18.30 r
  add_1_root_add_0_root_add_275_2/SUM[24] (CTE_DW01_add_7)
                                                          0.00      18.30 r
  add_0_root_add_0_root_add_275_2/B[24] (CTE_DW01_add_6)
                                                          0.00      18.30 r
  add_0_root_add_0_root_add_275_2/U1_24/CO (ADDFXL)       0.86      19.17 r
  add_0_root_add_0_root_add_275_2/U1_25/Y (XOR3X1)        0.44      19.61 r
  add_0_root_add_0_root_add_275_2/SUM[25] (CTE_DW01_add_6)
                                                          0.00      19.61 r
  U1555/Y (AOI22X1)                                       0.16      19.77 f
  U1550/Y (NAND2X1)                                       0.21      19.97 r
  result_reg_RY_reg[25]/D (DFFRX1)                        0.00      19.97 r
  data arrival time                                                 19.97

  clock clk (rise edge)                                  24.00      24.00
  clock network delay (ideal)                             0.50      24.50
  clock uncertainty                                      -0.10      24.40
  result_reg_RY_reg[25]/CK (DFFRX1)                       0.00      24.40 r
  library setup time                                     -0.25      24.15
  data required time                                                24.15
  --------------------------------------------------------------------------
  data required time                                                24.15
  data arrival time                                                -19.97
  --------------------------------------------------------------------------
  slack (MET)                                                        4.17


1
