/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [3:0] _02_;
  wire [7:0] _03_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [31:0] celloutsig_0_16z;
  wire [14:0] celloutsig_0_17z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [16:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = !(_00_ ? celloutsig_0_5z[0] : celloutsig_0_5z[1]);
  assign celloutsig_1_6z = !(celloutsig_1_0z ? in_data[190] : celloutsig_1_3z);
  reg [7:0] _06_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 8'h00;
    else _06_ <= { in_data[90:84], celloutsig_0_0z };
  assign { _03_[7], _01_[3:1], _03_[3:0] } = _06_;
  reg [3:0] _07_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 4'h0;
    else _07_ <= { _01_[3:1], celloutsig_0_0z };
  assign { _00_, _02_[2:0] } = _07_;
  assign celloutsig_0_8z = { _00_, _02_[2], celloutsig_0_7z, celloutsig_0_3z } & { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_9z = { in_data[95:83], celloutsig_0_6z, celloutsig_0_6z } & { in_data[25:15], _00_, _02_[2:0] };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z } & { in_data[170:162], celloutsig_1_8z };
  assign celloutsig_0_12z = in_data[58:55] / { 1'h1, _02_[2:0] };
  assign celloutsig_1_2z = { in_data[183:181], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[174:170] };
  assign celloutsig_0_3z = { _03_[7], _01_[3:1], _03_[3], celloutsig_0_0z } && { in_data[29:28], _00_, _02_[2:0] };
  assign celloutsig_0_6z = { in_data[89:77], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } && { _01_[2:1], _03_[3:2], _03_[7], _01_[3:1], _03_[3:0], celloutsig_0_3z, _03_[7], _01_[3:1], _03_[3:0], celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_12z } && { celloutsig_0_9z[7:4], celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[153:140], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } && { in_data[167:155], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[132:118] && { in_data[140:138], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[190], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z } && in_data[142:135];
  assign celloutsig_1_8z = { in_data[110:105], celloutsig_1_3z } && { celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_18z = - { celloutsig_1_7z[2:1], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_1_19z = - celloutsig_1_9z[6:0];
  assign celloutsig_0_4z = - { _02_[2:0], celloutsig_0_3z };
  assign celloutsig_0_5z = - in_data[53:49];
  assign celloutsig_0_11z = - { celloutsig_0_5z[1:0], celloutsig_0_4z };
  assign celloutsig_0_16z = - { celloutsig_0_14z, _03_[7], _01_[3:1], _03_[3:0], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_17z = - { celloutsig_0_8z[2:1], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_1_7z = - { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[109:101] !== in_data[170:162];
  assign celloutsig_0_0z = | in_data[82:59];
  assign celloutsig_1_10z = ^ { in_data[181:166], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_13z = ^ { in_data[114:101], celloutsig_1_10z };
  assign celloutsig_0_14z = { celloutsig_0_12z[3:2], celloutsig_0_0z } <<< { _02_[2:1], celloutsig_0_3z };
  assign celloutsig_1_0z = ~((in_data[171] & in_data[163]) | in_data[177]);
  assign _01_[0] = celloutsig_0_0z;
  assign _02_[3] = _00_;
  assign _03_[6:4] = _01_[3:1];
  assign { out_data[144:128], out_data[102:96], out_data[63:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
