3D nand flash memory exhibit contrast characteristic manufacturing variability horizontal layer systematically investigate similarity PS within horizontal layer extensive characterization 3D flash chip 3D nand flash memory posse similarity within 3D flash WLs horizontal layer 3D flash exhibit virtually equivalent reliability characteristic similarity previously utilized effective optimization opportunity 3D flash memory focus exploit similarity improve latency carefully reuse various flash operating parameter monitor access WL remain WLs horizontal layer quickly access avoid unnecessary redundant subsequent program operation propose program sequence mixed scheme MOS 3D nand flash memory reduce program latency implement PS aware FTL cubeFTL advantage propose technique evaluation cubeFTL improve IOPS exist PS unaware FTL CCS CONCEPTS computer organization firmware hardware non volatile memory keywords 3D nand flash memory similarity variability ssd introduction 3D nand flash memory memory vertically stack enable continuous growth flash capacity overcome various technical challenge 2D nand flash memory 2D flash memory technology encounter fundamental limit technology device reliability due severe interference manufacturing complexity exploit vertical dimension capacity increase 3D nand flash memory contribute sustain per growth rate nand flash capacity establish flash storage facto standard mobile performance enterprise environment although architecture 3D nand flash memory conceptually described multiple 2D nand flash layer stack vertical direction inner organization 3D nand flash memory logical explanation illustrates organizational difference nand 2D flash 3D flash 3D nand consists horizontal layer layer stack along axis horizontal layer consists WLs similarly 3D nand described vertical layer layer axis layer consists vertically stack WLs SL transistor 2D nand rotate micro october columbus usa shim kim counterclockwise direction axis axis rotation corresponds layer furthermore 3D nand device   smart adopt cylindrical trap CT structure CT non conductive layer silicon  sin trap electrical information 2D nand device float gate structure conductor poly sin layer modify dimensional wrap around channel  overall organization structure 3D nand flash memory greatly 2D nand flash memory physical electrical characteristic 3D nand flash memory 2D nand flash memory 3D nand flash memory reliable interference data corruption issue CT structure dimension affected vertical etch described error characteristic 3D nand flash memory significantly geometric location within 3D organization furthermore reliability concern loss 2D nand flash memory therefore advantage 3D flash memory revisit various optimization issue nand flash memory exploit 3D nand specific characteristic although already attempt understand various characteristic 3D flash memory focus introduce practical 3D flash memory source variation vertical dimension manufacturing variability tends increase 2D flash memory devise variation originate source understand reliability characteristic 3D flash memory practical devise perform comprehensive characterization 3D TLC nand flash chip flash evenly physical location flash chip characterization confirm exists variability layer researcher similarly 3D nand flash memory manufacture vertically successive etch topmost layer layer structure along axis varies significant layer layer variation variability vertical variability inter layer variability although researcher exploit vertical variability improve flash reliability suggests technique effectively although inter layer variability clearly variation easily predictable source variation flash status physical location flash inter related without reasonable prediction model inter layer variability effectiveness exist technique limited observation strongly motivates scheme exploit vertical variability characterization exists similarity PS within 3D flash flash layer 3D flash etch WLs layer homogeneous reliability characteristic however expectation WLs layer exhibit virtually equivalent reliability characteristic intra layer similarity horizontal similarity intra layer similarity horizontal similarity previously report literature effective optimization opportunity 3D flash memory focus exploit horizontal similarity performance SSDs insight horizontal similarity effectively implement flash program operation safely skip without degrade data reliability error characteristic WLs within layer virtually equivalent obtain parameter access WL layer remain WLs layer access efficiently skip unnecessary exploit horizontal similarity propose novel latency optimization technique program operation propose latency optimization technique parameter monitor vertical variability 3D flash memory fully utilized unlike exist technique parameter estimation propose technique accurately reflect environment parameter effectiveness propose optimization technique depends nand parameter monitor WL layer propose modify program sequence 3D nand flash memory characterization modify program sequence mixed scheme MOS allows WLs layer successively programmed extra flexibility MOS scheme program sacrifice data reliability interference exists layer 3D flash memory evaluate effectiveness propose optimization technique implement PS aware FTL cubeFTL fully exploit intra layer similarity 3D flash memory emulate 3D flash memory accurately reflect cubic organization 3D nand flash memory experimental various workload cubeFTL improve IOPS exist PS unaware FTL organize optimization technique review manufacturing 3D nand flash memory explain program operation report finding characterization propose PS aware optimization technique PS aware FTL experimental exploit similarity 3D flash memory performance SSDs micro october columbus usa WLs channel SL silicon sin oxide SL sectional detailed illustration vertical layer 3D nand flash memory related summarize concludes summary future background optimize latency program operation propose technique intelligently identify redundant horizontal similarity briefly overview 3D nand manufacturing directly related characteristic report review program operation operation micro operation propose technique described 3D nand manufacturing detailed organization vertical layer 3D nand flash memory sectional along axis along stack vertically cylindrical channel channel stage 3D nand flash manufacturing etch etch important manufacturing 3D nand flash memory similarity variability 3D nand flash memory etch proceeds layer substrate introduces structural variation channel layer structural variation difference flash characteristic inter layer variability consequence structural variation aspect ratio channel diameter channel varies significantly height layer channel diameter topmost layer wider layer aspect ratio cylindrical channel furthermore channel layer ellipse  unlike upper layer mainly due  fluid dynamic channel diameter latency variation program erase operation channel physical barrier along WLs layer fluctuation channel increase parasitic resistance capacitance variation error characteristic layer electrical stress nand operation varies structure nand status endurance   pgm vfy  voltage vfy vfy ISPP parameter  vth ISPP VFYs overview mlc nand program data retention affected structural variation etch unlike inter layer variability layer nand layer almost homogeneous characteristic manufacture etch variation diameter channel homogeneous etch directly contributes intra layer similarity nand flash program operation nand flash memory chip consists compose multiple WLs per logical mapped WL TLC nand flash memory logical mapped WL logical mapped WL WL per vth mlc nand flash memory vth program nand specific vth distribution within specify vth flash device generally incremental pulse program ISPP scheme vth distribution illustrates ISPP scheme program mlc nand flash memory ISPP scheme gradually increase program voltage VI desire vth program nand checked verify verify operation shade correctly programmed denote program verify pgm vfy respectively similarly  FY latency pgm vfy respectively properly programmed verify exclude inhibit subsequent program otherwise another program verify micro october columbus usa shim kim convention sequence program verify ISPP loop verify program unless already verify programmed WL verify programmed program nand WL WL target vth ISPP loop ISPP loop WL prevent exceed desire vth programmed error programmed vfy operation ISPP loop tPROG define perform MaxLoop program verify loop loop  MaxLoop VF inal VS VI VF inal VS program voltage program voltage respectively ISPP loop  sum  FY verify operation ISPP loop summary tPROG express tPROG MaxLoop  FY illustrates  programmed mlc flash programmed ISPP loop vfy operation ISPP loop although nand programmed verify program nand WL programmed ISPP loop vfy operation ISPP loop programmed exclude ISPP loop programmed ISPP loop vfy operation programmed programmed similarly programmed ISPP loop vfy operation ISPP loop retries latency data flash memory corrupt various error source cycle data retention nand withm program error code ecc flash controller monitor error beyond ecc correction capability uncorrectable error detect flash controller retries operation combination uncorrectable error reference voltage distinguish distinguishes shift due data retention overlap introduce error shade overlap error failure occurs adjust vth error initial retention optimal reference voltage retries offset latency  linearly increase retries  increase optimization technique propose reduce  nand lifetime core technique relies quickly offset technique propose vth distribution optimal quickly identify unlike exist technique propose reduces  exploit intra layer similarity variability characterization 3D nand flash memory variability characterization methodology understand implication cubic organization variability 3D nand flash memory perform comprehensive characterization 3D TLC flash chip horizontal layer layer consists WLs chip WLs reliability nand memory wij retention error retention WL wij pre cycle wij WL layer flash goal understand characteristic variability 3D flash memory wij cycle data retention nand controller controller varied cycle initial lifetime retention variability WLs define metric define ratio maximum  minimum    WLs maximum retention error minimum retention error respectively along vertical layer similarly define ratio maximum  minimum  WLs maximum retention error minimum retention error respectively WLs horizontal layer indicates  variability intra layer variability variability exploit similarity 3D flash memory performance SSDs micro october columbus usa layer layer layer layer II layer layer layer layer layer layer layer layer normalize ber normalize ber normalize tPROG WL WL WL WL WL WL WL WL WL WL WL WL ret ret ret retention retention             normalize bers normalize bers variation  comparison characterization intra layer similarity II layer layer layer ret ret ret normalize ber normalize ber normalize ber     retention retention retention normalize bers normalize bers normalize bers variation characterization inter layer variability closer similarity horizontal intra layer similarity summarizes characterization intra layer similarity ber difference exists WLs layer WLs layer WL WL WL WL picked representative layer vertical location bers normalize layer retention ber ber compute wij per WL report literature   ber although layer ber channel variation layer virtually regardless flash horizontal similarity consistently maintain cycle retention horizontal intra layer similarity implies parameter WL layer safely apply remain WLs layer without additional estimate parameter WLs layer tPROG tPROG WL layer tPROG remain WLs layer exactly predict flash optimization technique rely parameter estimation efficiency intra layer similarity optimization 3D flash memory furthermore WLs layer increase future efficiency exploit  similarity improve vertical inter layer variability summarizes characterization inter layer variability unlike intra layer similarity significant layer layer ber difference exist within flash intra layer similarity ber WL ber normalize  reliable layer nand retention WLs cycle bers complicate fashion accurately predict ber WL WLs retention cycle furthermore flash retention retention around maximum lifetime ber reliable layer    increase faster reliable layer  introduce nonlinear dynamic behavior significant per ber difference sample II II ber WL nonlinear fashion physical location challenge accurately estimate per WL ber important realize efficiency exist technique exploit inter layer variability micro october columbus usa shim kim WL program default VFYs 3D nand program reduce VFYs flash controller overall procedure skip redundant VFYs PS aware  program latency optimization optimize program scheme horizontal similarity focus equation  reduce skip redundant VFYs reduce MaxLoop elimination redundant VFYs programmed ISPP scheme ISPP loop priori vfy although impossible thanks horizontal similarity vfy operation WL layer accurately predict ISPP loop subsequent WLs layer skip unnecessary vfy propose technique rewrite equation assume  program tPROG  FY ISPP loop programmed vfy ISPP loop programmed earlier ISPP loop program program LP LP LP similarly VP VP  LP LPM advance program WL skip vfy  equation however significant program variation nand WL LP model interval min max constant  ISPP loop min ISPP loop max min ISPP loop vfy min ISPP loop verify exclude subsequent ISPP loop avoid program error vfy reduction technique WL layer programmed monitor min max horizontal similarity remain WLs layer programmed vfy skip  max min min assume ISPP loop WL remain WLs programmed VFYs skip max min skip vfy normalize ber proportion relationship bers distribution skip VFYs ber program programmed VFYs skip max max min max max min min scheme 3D TLC nand ISPP loop tend skip vfy typical skip VFYs ber program assume min max ber normalize  retention safely skip VFYs skip vfy TLC nand flash memory program VFYs skip ber program becomes VFYs skip programmed skip VFYs reduce average tPROG chip without degrade flash reliability although assume min max skip VFYs program min max technique min max advantage dynamic skip VFYs skip VFYs statically redundant VFYs skip technique min operating reduction ISPP loop program latency optimization technique focus reduce MaxLoop equation balance ber layer without compromise flash reliability technique mainly motivate observation default VSt VF inal reliability safely relaxed increase VSt decrease VF inal layer modify inal VSt inal VF inal MaxLoop becomes MaxLoop inal VI shorten difference VF inal  MaxLoop reduce reduce overall tPROG normalize ber spare margin ecc limit     normalize ber ecc limit error balance error balance error balance layer exploit similarity 3D flash memory performance SSDs micro october columbus usa     normalize ber ber VSt adjustment margin normalize ber     ber VF inal adjustment margin VSt  inal adjustment margin layer illustrates MaxLoop reduction technique exploit horizontal similarity default mode VSt VF inal conservatively satisfy data reliability  layer operating nand lifetime data retention however WLs layer  programmed considerable spare ber margin SM exist programmed non operating layer SM advance program WL exploit horizontal similarity effectively reuse adjust VSt VF inal subsequent WLs layer MaxLoop effectively reduce without reliability adjustment VSt VF inal ber  ecc correction capability although adjust VSt VF inal adaptively exploit inter layer variability scheme novel VSt VF inal adjust tight fashion WL layer programmed monitor ber BEREP erase program SM estimate difference monitor BEREP maximum ber  EP SM indicates ber relaxed without degrade data reliability efficient parameter adjust VSt VF inal subsequent WLs layer layer VSt VF inal adjust SM operating physical location flash advantage propose scheme exist technique unlike adjusts VF inal characterization error accurately reflect nand health status predict overall spare vth margin decrease   program increase ber ecc limit BEREP retention bers VF inal VSt bers VSt VF inal adjustment BEREP propose scheme decision adapt operating scheme propose  flash decrease VF inal entire lifetime improvement program latency scheme relax ber layer exploit SM reflect difference originate flash flash adjusts VSt VF inal improve program latency efficiently adjustment margin VSt VF inal BEREP WL layer compute SM  EP BEREP BEREP relaxed maximum  EP compute SM adjustment margin VSt VF inal BEREP indicates SM adjustment margin VSt VF inal adjust VSt VF inal tPROG reduce experimentally  EP characterization similarly conversion SM adjustment margin VSt VF inal construct extensive experimental measurement adjustment margin another pre define adjustment margin VSt VF inal modification program sequence propose program latency optimization technique WLs flash distinct leader WLs follower WLs leader WL consists WLs layer default normal program latency follower WL remain WLs leader WLs reduce program latency conventional program sequence horizontal leader WL programmed WLs follower WL although horizontal scheme workload sequential peak bandwidth SL WLs SL horizontal vertical mixed program 3D flash micro october columbus usa shim kim horizontal normalize ber mixed retention normalize ber comparison program sequence limited WL writes leader WL increase WLs faster WL evaluate additional program vertical scheme mixed scheme MOS respectively difference scheme conventional horizontal reserve WLs follower WL mixed scheme WLs layer follower WL follower WL WLs workload bandwidth validate feasibility propose program sequence evaluate reliability characteristic program sequence 3D TLC flash chip normalize ber program sequence ber normalize ber horizontal program sequence virtually equivalent reliability unlike 2D nand flash WLs 3D flash SL transistor WLs programmed independently without interfere WLs layer programmed WLs andw inhibit programmed SL transistor introduce interference 2D nand flash safety PS aware optimization latency optimization technique described assume recent min max SM applicable subsequent program operation although assumption likely practical setting nand operating surge ambient monitor min max BEREP longer valid optimize tPROG avoid rare failure ber WL program operation flash memory vendor nand flash memory interface function access setting internal nand flash memory modification operating parameter ber WL program operation feature ber WL significantly previously programmed WL layer assume WL improperly programmed program data WL data reprogrammed min max SM monitor maximum error difference sequence difference negligible mainly random  rtn distribution retries retention avg retries proportion avg PS aware default PS unaware PS aware subsequent exist nand interface minor code additional overhead negligible extra safety optimization technique latency optimization latency improve fashion tPROG exploit horizontal similarity characteristic 3D nand flash memory explain operation fails flash controller retries operation modify uncorrectable error exists minimize retries aggressively reuse recent optimal offset layer denote recent offset assume compute WL  request WL  simply request thanks horizontal similarity layer described WL  built propose technique operates accurately memory overhead exploit horizontal similarity optimal rarely mispredicted environmental factor suddenly propose scheme effectively minimizes  without hardware modification operational delay distribution  scheme exist scheme respectively 3D TLC nand flash chip propose technique reduce  average exist PS unaware scheme substantially improve  3D flash memory  PS aware FTL PS aware optimization technique explain novel FTL 3D nand flash SSDs cubeFTL describes overall architecture cubeFTL cubeFTL FTL additional module optimal parameter manager opm WL allocation manager wam opm role PS aware latency optimization cubeFTL optimal parameter target WLs program shorter latency wam responsible WLs incoming host performance asymmetry leader WLs follower wam selects appropriate WL optimal offset fail compute future prediction optimal offset adjustment exploit similarity 3D flash memory performance SSDs micro october columbus usa extend mapping follower WLs prog param opt ort mapping garbage collector GC active blk manager bandwidth requirement buffer WL allocation manager wam GC invoke active blk host writes flash controller 3D TLC nand device monitor prog erase parameter logical prog optimal parameter manager opm organizational overview cubeFTL workload characteristic wam detects amount sufficient invokes garbage collection GCs optimal parameter role opm optimal parameter program operation PS aware latency optimization explain respectively reduce tPROG follower WLs opm monitor leader WL program ISPP loop program min max ber BEREP opm computes skip VFYs programmed vfy program eliminates vfy WL monitor BEREP opm obtains appropriate VSt VF inal refer predefined optimal program parameter VSt VF inal temporarily follower WLs latency optimization opm maintains optimal reference voltage ort recent layer ssd layer index ssd reading WL layer correspond ort default opm adjusts reduce  retries newly incur misprediction additional retention opm update ort introduce uncorrectable error overhead maintain ort trivial 3D TLC nand device adjustable program byte per layer sufficient therefore layer WLs KB overhead byte layer byte   layer MB memory TB ssd  exploit vertical variability due inconsistency explain leader WLs programmed default parameter  reduction leader WLs buffer normal bandwidth bandwidth active info WL WL WL layer WL allocation manager wam adaptive WL allocation opm optimal parameter operation exist nand interface nand manufacturer already interface adjust various parameter significant hardware modification PS aware latency optimization cubeFTL parameter therefore performance overhead negligible average tPROG  adaptive WL allocation advantage propose technique storage wam selects appropriate WLs host account performance requirement guideline wam handle host writes follower WLs  requirement leader WLs normal program sufficient wam enables cubeFTL performance requirement wam monitor buffer utilization estimate bandwidth requirement threshold wam judge bandwidth otherwise estimate  estimate requirement wam selects WL active flush entry buffer guideline wam follower WLs otherwise prefers leader WLs workload aware WL allocation wam flexibly desire WL manages active fully mixed fashion MOS wam layer index active  layer leader WL  layer follower WL wam flush buffer leader WLs  follower WLs layer bandwidth requirement follower WLs successively   allows cubeFTL follower WLs buffer heavily buffer available quickly host request bandwidth cubeFTL leader WLs however cubeFTL leader WLs active cubeFTL follower WLs bandwidth avoid awkward situation active per chip active per chip however active micro october columbus usa shim kim mail web OLTP proxy  normalize IOPS pageFTL  cubeFTL normalize IOPS ret normalize IOPS pageFTL  cubeFTL mail web OLTP proxy  normalize IOPS ret pageFTL  cubeFTL normalize IOPS mail web OLTP proxy  normalize IOPS ret comparison normalize IOPS workload per chip memory overhead opm optimal parameter follower WLs cubeFTL wam manages active per chip experimental RESULTS experimental setting evaluate effectiveness propose technique implement cubeFTL unified ssd development platform nand flash storage evaluation platform GB capacity evaluation storage capacity GB target ssd configure bus 3D TLC nand chip chip consists consists layer WLs per layer KB evaluation modify nand flash model platform distinguish leader WLs follower WLs leader WLs typical operating parameter apply follower WLs tPROG shorten  reduce average cubeFTL  pageFTL   baseline FTL mapping FTL without 3D  optimization  employ MaxLoop reduction technique propose exist technique reduce tPROG  however adjusts VF inal conservative manner ensure flash reliability operating evaluation workload  benchmark mail web proxy OLTP realworld DB application  mail web proxy emulate activity mail server web server proxy cache server respectively OLTP intensive DB workload  RocksDB mongodb respectively yahoo service benchmark ycsb ycsb workload update workload consists writes performance evaluation overall performance cubeFTL pageFTL  IOPS FTL cycle retention  highly depends ssd evaluation understand effectiveness propose latency optimization evaluation cycle retention parameter reflect overall propose technique described sec cycle retention cycle retention characterization partly construct probabilistic retry model assume retry occurs cycle retries respectively retention retention normalize IOPS  retries performance gain cubeFTL program latency optimization cubeFTL significantly improves performance  workload outperforms pageFTL  respectively performance gain  pageFTL insignificant cubeFTL due conservative VF inal adjustment  reduce tPROG average tPROG reduction cubeFTL average OLTP cubeFTL achieve IOPS improvement ratio OLTP intensive workload cubeFTL advantage workload aware adaptive WL allocation heuristic wam module allocate follower WLs burst writes request cubeFTL improve IOPS pageFTL normalize IOPS retention retention cycle respectively IOPS gain cubeFTL  significantly increase unlike IOPS gain cubeFTL proxy OLTP ssd lifetime retry overhead dominate overall performance  achieve improvement ratio efficient  reduction technique impact adaptive WL allocation evaluate effectiveness workload aware WL allocation cubeFTL evaluate latency workload cubeFTL  fashion cubeFTL wam module cubeFTL disabled  handle host writes without performance requirement WLs active horizontal cumulative distribution latency workload cubeFTL cubeFTL request latency pageFTL  cubeFTL percentile latency pageFTL percentile latency exploit similarity 3D flash memory performance SSDs micro october columbus usa latency latency pageFTL   pageFTL   cumulative distribution latency cumulative distribution latency comparison latency longer cubeFTL cubeFTL perform slightly percentile cubeFTL shorter cubeFTL follower WLs burst writes cubeFTL flush buffer quickly host writes return noteworthy adaptive WL allocation effective improve application latency greatly affect user perceive performance cumulative distribution latency workload propose  optimization impact retry occurs cubeFTL reduce latency  cubeFTL previous writes owe flush buffer cubeFTL conclusion wam enable cubeFTL maximize benefit PS aware latency optimization related intensive investigation reduce nand flash memory program latency latency however exist technique exploit intra layer similarity 3D nand flash memory technique propose target 2D nand flash memory reduces MaxLoop dynamically increase VI although technique improve tPROG extra safety mechanism handle accelerate fashion similarity variability efficiency technique limited investigator recently propose 3D nand specific optimization technique however none technique exploit similarity 3D nand flash memory comprehensive fashion reduce program latency hung propose program latency improvement technique exploit inter layer variability dynamic characteristic horizontal layer cycle retention physical location therefore practical benefit limited furthermore horizontal similarity exploit propose reliability enhancement technique exploit inter layer variability horizontal similarity MaxLoop reduction technique horizontal similarity however technique detail described limited adjust VSt technique adjusts VSt VF inal furthermore propose technique treat latency optimization comprehensive fashion vfy reduction technique program sequence reduction retries latency improvement propose reference voltage adjustment technique exploit vertical variability however neither dynamically operating exploit horizontal similarity technique depends static flash operating parameter efficiency limited advantage additional inter layer variability CONCLUSIONS novel latency optimization technique 3D flash SSDs propose technique exploit horizontal intra layer similarity newly discover characterization intra layer similarity allows flash operating parameter monitor WL layer reuse tight fashion remain WLs layer reduce tPROG WL layer programmed monitor ISPP loop program spare ber margin reuse remain WLs layer skip redundant VFYs reduce MaxLoop propose modify program mixed improve peak bandwidth combine propose program latency optimization technique reduce  reuse optimal offset layer reuse optimal monitor experimental cubeFTL propose technique improve IOPS exist PS unaware FTL efficiency propose technique directly flash operating parameter operating accurately reflect optimization procedure adaptive fashion although focus improve latency highperformance SSDs  similarity widely optimize aspect performance SSDs improve quality error correction cod algorithm SSDs exploit various information leader WL horizontal similarity guarantee accurate response SSDs highly deterministic latency SSDs