read_verilog top.v
synth_xilinx
select -assert-count 2 t:FDRE
