/* $Id: $
 * 
 * $Copyright: Copyright 2015 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 * 
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated.
 * Edits to this file will be lost when it is regenerated.
 */

#include <sal/core/libc.h>
#include <shared/swstate/sw_state.h>
#include <shared/error.h>
#include <shared/swstate/sw_state_defs.h>
#include <shared/bsl.h>
#include <shared/swstate/access/sw_state_access.h>


/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_alloc(int _unit){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    SW_STATE_IS_ALREADY_ALLOCATED_CHECK(sw_state[_unit]->dpp.soc.arad.tm->interrupts);
    rv = shr_sw_state_alloc(_unit, (uint8 **) &sw_state[_unit]->dpp.soc.arad.tm->interrupts, sizeof(ARAD_INTERRUPTS));
    return rv;
}

/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_is_allocated(int _unit, uint8 *is_allocated){
    int rv = _SHR_E_NONE;
    *is_allocated = (sw_state[_unit]->dpp.soc.arad.tm->interrupts) ? 1 : 0;
    rv = _SHR_E_NONE;
    return rv;
}

/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_free(int _unit){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    SW_STATE_IS_DEINIT_CHECK();
    SW_STATE_NULL_CHECK(sw_state[_unit]->dpp.soc.arad.tm->interrupts);
    rv = shr_sw_state_free(_unit, (uint8 *) sw_state[_unit]->dpp.soc.arad.tm->interrupts);
    return rv;
}


#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_cmc_irq2_mask_set(int _unit, int cmc_irq2_mask_idx, uint32 cmc_irq2_mask){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->interrupts->cmc_irq2_mask[cmc_irq2_mask_idx] = cmc_irq2_mask;
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_cmc_irq2_mask_get(int _unit, int cmc_irq2_mask_idx, uint32 *cmc_irq2_mask){
    int rv = _SHR_E_NONE;
    *cmc_irq2_mask = sw_state[_unit]->dpp.soc.arad.tm->interrupts->cmc_irq2_mask[cmc_irq2_mask_idx];
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_cmc_irq3_mask_set(int _unit, int cmc_irq3_mask_idx, uint32 cmc_irq3_mask){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->interrupts->cmc_irq3_mask[cmc_irq3_mask_idx] = cmc_irq3_mask;
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_cmc_irq3_mask_get(int _unit, int cmc_irq3_mask_idx, uint32 *cmc_irq3_mask){
    int rv = _SHR_E_NONE;
    *cmc_irq3_mask = sw_state[_unit]->dpp.soc.arad.tm->interrupts->cmc_irq3_mask[cmc_irq3_mask_idx];
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_cmc_irq4_mask_set(int _unit, int cmc_irq4_mask_idx, uint32 cmc_irq4_mask){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->interrupts->cmc_irq4_mask[cmc_irq4_mask_idx] = cmc_irq4_mask;
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_cmc_irq4_mask_get(int _unit, int cmc_irq4_mask_idx, uint32 *cmc_irq4_mask){
    int rv = _SHR_E_NONE;
    *cmc_irq4_mask = sw_state[_unit]->dpp.soc.arad.tm->interrupts->cmc_irq4_mask[cmc_irq4_mask_idx];
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_set(int _unit, int interrupt_data_ptr_arr_idx, CONST ARAD_INTERRUPT_DATA *interrupt_data){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sal_memcpy(&(sw_state[_unit]->dpp.soc.arad.tm->interrupts->interrupt_data[interrupt_data_ptr_arr_idx]), interrupt_data, sizeof(ARAD_INTERRUPT_DATA));
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_get(int _unit, int interrupt_data_ptr_arr_idx, ARAD_INTERRUPT_DATA *interrupt_data){
    int rv = _SHR_E_NONE;
    *interrupt_data = sw_state[_unit]->dpp.soc.arad.tm->interrupts->interrupt_data[interrupt_data_ptr_arr_idx];
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_alloc(int _unit, int nof_instances_to_alloc){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    SW_STATE_IS_ALREADY_ALLOCATED_CHECK(sw_state[_unit]->dpp.soc.arad.tm->interrupts->interrupt_data);
    rv = shr_sw_state_alloc(_unit, (uint8 **) &sw_state[_unit]->dpp.soc.arad.tm->interrupts->interrupt_data, nof_instances_to_alloc * sizeof(ARAD_INTERRUPT_DATA));
    return rv;
}

/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_is_allocated(int _unit, uint8 *is_allocated){
    int rv = _SHR_E_NONE;
    *is_allocated = (sw_state[_unit]->dpp.soc.arad.tm->interrupts->interrupt_data) ? 1 : 0;
    rv = _SHR_E_NONE;
    return rv;
}

/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_free(int _unit){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    SW_STATE_IS_DEINIT_CHECK();
    SW_STATE_NULL_CHECK(sw_state[_unit]->dpp.soc.arad.tm->interrupts->interrupt_data);
    rv = shr_sw_state_free(_unit, (uint8 *) sw_state[_unit]->dpp.soc.arad.tm->interrupts->interrupt_data);
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_flags_set(int _unit, int interrupt_data_ptr_arr_idx, uint32 flags){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->interrupts->interrupt_data[interrupt_data_ptr_arr_idx].flags = flags;
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_flags_get(int _unit, int interrupt_data_ptr_arr_idx, uint32 *flags){
    int rv = _SHR_E_NONE;
    *flags = sw_state[_unit]->dpp.soc.arad.tm->interrupts->interrupt_data[interrupt_data_ptr_arr_idx].flags;
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_storm_timed_count_set(int _unit, int interrupt_data_ptr_arr_idx, uint32 storm_timed_count){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->interrupts->interrupt_data[interrupt_data_ptr_arr_idx].storm_timed_count = storm_timed_count;
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_storm_timed_count_get(int _unit, int interrupt_data_ptr_arr_idx, uint32 *storm_timed_count){
    int rv = _SHR_E_NONE;
    *storm_timed_count = sw_state[_unit]->dpp.soc.arad.tm->interrupts->interrupt_data[interrupt_data_ptr_arr_idx].storm_timed_count;
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_storm_timed_period_set(int _unit, int interrupt_data_ptr_arr_idx, uint32 storm_timed_period){
    int rv = _SHR_E_NONE;
    SW_STATE_IS_WARM_BOOT_CHECK();
    sw_state[_unit]->dpp.soc.arad.tm->interrupts->interrupt_data[interrupt_data_ptr_arr_idx].storm_timed_period = storm_timed_period;
    return rv;
}

#endif

#ifdef BCM_ARAD_SUPPORT
/* AUTO-GENERATED - DO NOT MODIFY */
int sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_storm_timed_period_get(int _unit, int interrupt_data_ptr_arr_idx, uint32 *storm_timed_period){
    int rv = _SHR_E_NONE;
    *storm_timed_period = sw_state[_unit]->dpp.soc.arad.tm->interrupts->interrupt_data[interrupt_data_ptr_arr_idx].storm_timed_period;
    return rv;
}

#endif


int
sw_state_dpp_soc_arad_tm_interrupts_access_cb_init(int _unit){
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.alloc = sw_state_dpp_soc_arad_tm_interrupts_alloc;
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.is_allocated = sw_state_dpp_soc_arad_tm_interrupts_is_allocated;
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.free = sw_state_dpp_soc_arad_tm_interrupts_free;
#ifdef BCM_ARAD_SUPPORT
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.cmc_irq2_mask.set = sw_state_dpp_soc_arad_tm_interrupts_cmc_irq2_mask_set;
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.cmc_irq2_mask.get = sw_state_dpp_soc_arad_tm_interrupts_cmc_irq2_mask_get;
#endif
#ifdef BCM_ARAD_SUPPORT
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.cmc_irq3_mask.set = sw_state_dpp_soc_arad_tm_interrupts_cmc_irq3_mask_set;
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.cmc_irq3_mask.get = sw_state_dpp_soc_arad_tm_interrupts_cmc_irq3_mask_get;
#endif
#ifdef BCM_ARAD_SUPPORT
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.cmc_irq4_mask.set = sw_state_dpp_soc_arad_tm_interrupts_cmc_irq4_mask_set;
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.cmc_irq4_mask.get = sw_state_dpp_soc_arad_tm_interrupts_cmc_irq4_mask_get;
#endif
#ifdef BCM_ARAD_SUPPORT
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.interrupt_data.set = sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_set;
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.interrupt_data.get = sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_get;
#endif
#ifdef BCM_ARAD_SUPPORT
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.interrupt_data.alloc = sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_alloc;
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.interrupt_data.is_allocated = sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_is_allocated;
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.interrupt_data.free = sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_free;
#endif
#ifdef BCM_ARAD_SUPPORT
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.interrupt_data.flags.set = sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_flags_set;
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.interrupt_data.flags.get = sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_flags_get;
#endif
#ifdef BCM_ARAD_SUPPORT
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.interrupt_data.storm_timed_count.set = sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_storm_timed_count_set;
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.interrupt_data.storm_timed_count.get = sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_storm_timed_count_get;
#endif
#ifdef BCM_ARAD_SUPPORT
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.interrupt_data.storm_timed_period.set = sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_storm_timed_period_set;
    sw_state_access[_unit].dpp.soc.arad.tm.interrupts.interrupt_data.storm_timed_period.get = sw_state_dpp_soc_arad_tm_interrupts_interrupt_data_storm_timed_period_get;
#endif
    return _SHR_E_NONE;
}
