{"vcs1":{"timestamp_begin":1699252912.887787554, "rt":0.77, "ut":0.37, "st":0.29}}
{"vcselab":{"timestamp_begin":1699252913.751439795, "rt":0.87, "ut":0.57, "st":0.25}}
{"link":{"timestamp_begin":1699252914.686236622, "rt":0.55, "ut":0.17, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699252912.051153106}
{"VCS_COMP_START_TIME": 1699252912.051153106}
{"VCS_COMP_END_TIME": 1699252915.335356591}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 337716}}
{"stitch_vcselab": {"peak_mem": 222604}}
