set_property IOSTANDARD LVCMOS33 [get_ports *]

set_property PACKAGE_PIN D1 [get_ports {out[0]}]
set_property PACKAGE_PIN B4 [get_ports {out[1]}]
set_property PACKAGE_PIN A7 [get_ports {out[2]}]
set_property PACKAGE_PIN B9 [get_ports {out[3]}]
set_property PACKAGE_PIN B14 [get_ports {out[4]}]

set_property PACKAGE_PIN E16 [get_ports flag]

set_property PACKAGE_PIN P10 [get_ports {line[0]}]
set_property PACKAGE_PIN R11 [get_ports {line[1]}]
set_property PACKAGE_PIN T12 [get_ports {line[2]}]
set_property PACKAGE_PIN R12 [get_ports {line[3]}]

set_property PACKAGE_PIN T13 [get_ports {column[0]}]
set_property PACKAGE_PIN R13 [get_ports {column[1]}]
set_property PACKAGE_PIN T14 [get_ports {column[2]}]
set_property PACKAGE_PIN P14 [get_ports {column[3]}]

set_property PACKAGE_PIN F5 [get_ports clk_in]


set_property PACKAGE_PIN C16 [get_ports {first[0]}]
set_property PACKAGE_PIN D15 [get_ports {first[1]}]
set_property PACKAGE_PIN E15 [get_ports {first[2]}]
set_property PACKAGE_PIN A14 [get_ports {first[3]}]
set_property PACKAGE_PIN B15 [get_ports {first[4]}]
set_property PACKAGE_PIN B16 [get_ports {first[5]}]
set_property PACKAGE_PIN A15 [get_ports {first[6]}]
set_property PACKAGE_PIN B11 [get_ports {second[0]}]
set_property PACKAGE_PIN A12 [get_ports {second[1]}]
set_property PACKAGE_PIN A13 [get_ports {second[2]}]
set_property PACKAGE_PIN C8 [get_ports {second[3]}]
set_property PACKAGE_PIN A9 [get_ports {second[4]}]
set_property PACKAGE_PIN B10 [get_ports {second[5]}]
set_property PACKAGE_PIN A10 [get_ports {second[6]}]
set_property PACKAGE_PIN B6 [get_ports {third[0]}]
set_property PACKAGE_PIN C7 [get_ports {third[1]}]
set_property PACKAGE_PIN A8 [get_ports {third[2]}]
set_property PACKAGE_PIN A3 [get_ports {third[3]}]
set_property PACKAGE_PIN A4 [get_ports {third[4]}]
set_property PACKAGE_PIN A5 [get_ports {third[5]}]
set_property PACKAGE_PIN B5 [get_ports {third[6]}]

set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets <const0>]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets <const1>]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {answ[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {answ[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {answ[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {answ[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {answ[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {answ[5]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {answ[6]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {answ[7]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {answ[8]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {answ[9]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {answ[9]_i_1_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {answ[9]_i_2_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets board/flag]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {board/line[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {board/line[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {board/line[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {board/line[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {board/out[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {board/out[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {board/out[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {board/out[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {board/out[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_counter[9]_i_2_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_counter_reg_n_0_[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_counter_reg_n_0_[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_counter_reg_n_0_[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_counter_reg_n_0_[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_counter_reg_n_0_[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_counter_reg_n_0_[5]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_counter_reg_n_0_[6]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_counter_reg_n_0_[7]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk_counter_reg_n_0_[8]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_in]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_in_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_in_IBUF_BUFG]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {column[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {column[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {column[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {column[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {column_IBUF[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {column_IBUF[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {column_IBUF[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {column_IBUF[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/first[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/first[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/first[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/first[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/first[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/first[5]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/first[6]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/second[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/second[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/second[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/second[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/second[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/second[5]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/second[6]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/third[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/third[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/third[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/third[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/third[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/third[5]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {display/third[6]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {first[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {first[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {first[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {first[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {first[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {first[5]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {first[6]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets flag]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets key_pressed]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {line[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {line[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {line[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {line[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num04_in[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num04_in[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num04_in[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num04_in[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num04_in[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num04_in[5]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num04_in[6]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num04_in[7]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num04_in[8]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num04_in[9]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets num13_out]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets num14_out]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num1[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num1[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num1[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num1[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num1[5]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num1[6]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num1[7]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num1[8]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num1[9]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets num1__0]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num2[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num2[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num2[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num2[5]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num2[6]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num2[7]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num2[8]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num2[9]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[0]_i_1_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[1]_i_1_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[1]_i_3_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[2]_i_1_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[2]_i_3_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[3]_i_1_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[3]_i_3_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[3]_i_4_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[3]_i_5_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[3]_i_6_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[3]_i_7_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[3]_i_8_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[3]_i_9_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[4]_i_1_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[4]_i_2_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[4]_i_3_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[4]_i_5_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[5]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[5]_i_10_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[5]_i_11_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[5]_i_12_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[5]_i_13_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[5]_i_14_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[5]_i_1_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[5]_i_2_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[5]_i_3_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[5]_i_5_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[5]_i_7_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[5]_i_8_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[5]_i_9_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[6]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[6]_i_1_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[6]_i_2_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[6]_i_3_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[6]_i_4_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[7]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[7]_i_1_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[7]_i_3_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[7]_i_4_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[7]_i_5_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[7]_i_6_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[7]_i_7_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[7]_i_8_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[8]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[8]_i_1_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[8]_i_3_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[8]_i_4_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[8]_i_5_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[8]_i_6_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[8]_i_7_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[8]_i_8_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_10_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_11_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_13_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_17_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_19_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_1_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_20_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_21_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_22_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_23_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_24_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_2_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_3_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_4_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_5_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_6_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_7_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_8_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num[9]_i_9_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num__0[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num__0[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num__0[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[3]_i_2_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[3]_i_2_n_1}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[3]_i_2_n_2}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[3]_i_2_n_3}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[5]_i_4_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[5]_i_4_n_1}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[5]_i_4_n_2}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[5]_i_4_n_3}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[5]_i_6_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[5]_i_6_n_1}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[5]_i_6_n_2}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[5]_i_6_n_3}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[7]_i_2_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[7]_i_2_n_1}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[7]_i_2_n_2}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[7]_i_2_n_3}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[8]_i_2_n_3}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[9]_i_12_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[9]_i_12_n_1}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[9]_i_12_n_2}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[9]_i_12_n_3}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[9]_i_16_n_1}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[9]_i_16_n_2}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {num_reg[9]_i_16_n_3}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {out[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {out[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {out[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {out[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {out[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {p_0_in__0[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {p_0_in__0[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {p_0_in__0[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {p_0_in__0[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {p_0_in__0[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {p_0_in__0[5]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {p_0_in__0[6]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {p_0_in__0[7]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {p_0_in__0[8]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {p_0_in__0[9]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets prev_flag]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {second[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {second[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {second[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {second[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {second[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {second[5]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {second[6]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {state[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {state[0]_i_1_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {state[0]_i_2_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {state[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {state[1]_i_1_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {state[1]_i_2_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {state[1]_i_3_n_0}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {third[0]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {third[1]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {third[2]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {third[3]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {third[4]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {third[5]}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {third[6]}]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_in_IBUF_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {board/out[0]} {board/out[1]} {board/out[2]} {board/out[3]} {board/out[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {display/num[0]} {display/num[1]} {display/num[2]} {display/num[3]} {display/num[4]} {display/num[5]} {display/num[6]} {display/num[7]} {display/num[8]} {display/num[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 7 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {display/second[0]} {display/second[1]} {display/second[2]} {display/second[3]} {display/second[4]} {display/second[5]} {display/second[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 7 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {display/first[0]} {display/first[1]} {display/first[2]} {display/first[3]} {display/first[4]} {display/first[5]} {display/first[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 7 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {display/third[0]} {display/third[1]} {display/third[2]} {display/third[3]} {display/third[4]} {display/third[5]} {display/third[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list board/flag]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list key_pressed]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list prev_flag]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_in_IBUF_BUFG]
