vlib modelsim_lib/work
vlib modelsim_lib/msim

vlib modelsim_lib/msim/xilinx_vip
vlib modelsim_lib/msim/xpm
vlib modelsim_lib/msim/axi_lite_ipif_v3_0_4
vlib modelsim_lib/msim/axi_intc_v4_1_17
vlib modelsim_lib/msim/xil_defaultlib
vlib modelsim_lib/msim/lib_cdc_v1_0_2
vlib modelsim_lib/msim/proc_sys_reset_v5_0_13
vlib modelsim_lib/msim/generic_baseblocks_v2_1_0
vlib modelsim_lib/msim/axi_infrastructure_v1_1_0
vlib modelsim_lib/msim/axi_register_slice_v2_1_27
vlib modelsim_lib/msim/fifo_generator_v13_2_7
vlib modelsim_lib/msim/axi_data_fifo_v2_1_26
vlib modelsim_lib/msim/axi_crossbar_v2_1_28
vlib modelsim_lib/msim/interrupt_control_v3_1_4
vlib modelsim_lib/msim/axi_gpio_v2_0_29
vlib modelsim_lib/msim/xlconcat_v2_1_4
vlib modelsim_lib/msim/xlslice_v1_0_2
vlib modelsim_lib/msim/axi_vip_v1_1_13
vlib modelsim_lib/msim/zynq_ultra_ps_e_vip_v1_0_13
vlib modelsim_lib/msim/xbip_utils_v3_0_10
vlib modelsim_lib/msim/c_reg_fd_v12_0_6
vlib modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_4
vlib modelsim_lib/msim/xbip_pipe_v3_0_6
vlib modelsim_lib/msim/xbip_dsp48_addsub_v3_0_6
vlib modelsim_lib/msim/xbip_addsub_v3_0_6
vlib modelsim_lib/msim/c_addsub_v12_0_14
vlib modelsim_lib/msim/c_gate_bit_v12_0_6
vlib modelsim_lib/msim/xbip_counter_v3_0_6
vlib modelsim_lib/msim/c_counter_binary_v12_0_15
vlib modelsim_lib/msim/lib_pkg_v1_0_2
vlib modelsim_lib/msim/lib_fifo_v1_0_16
vlib modelsim_lib/msim/lib_srl_fifo_v1_0_2
vlib modelsim_lib/msim/axi_datamover_v5_1_29
vlib modelsim_lib/msim/axi_sg_v4_1_15
vlib modelsim_lib/msim/axi_dma_v7_1_28
vlib modelsim_lib/msim/axis_infrastructure_v1_1_0
vlib modelsim_lib/msim/axis_data_fifo_v2_0_9
vlib modelsim_lib/msim/xlconstant_v1_1_7
vlib modelsim_lib/msim/smartconnect_v1_0
vlib modelsim_lib/msim/axi_protocol_converter_v2_1_27

vmap xilinx_vip modelsim_lib/msim/xilinx_vip
vmap xpm modelsim_lib/msim/xpm
vmap axi_lite_ipif_v3_0_4 modelsim_lib/msim/axi_lite_ipif_v3_0_4
vmap axi_intc_v4_1_17 modelsim_lib/msim/axi_intc_v4_1_17
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib
vmap lib_cdc_v1_0_2 modelsim_lib/msim/lib_cdc_v1_0_2
vmap proc_sys_reset_v5_0_13 modelsim_lib/msim/proc_sys_reset_v5_0_13
vmap generic_baseblocks_v2_1_0 modelsim_lib/msim/generic_baseblocks_v2_1_0
vmap axi_infrastructure_v1_1_0 modelsim_lib/msim/axi_infrastructure_v1_1_0
vmap axi_register_slice_v2_1_27 modelsim_lib/msim/axi_register_slice_v2_1_27
vmap fifo_generator_v13_2_7 modelsim_lib/msim/fifo_generator_v13_2_7
vmap axi_data_fifo_v2_1_26 modelsim_lib/msim/axi_data_fifo_v2_1_26
vmap axi_crossbar_v2_1_28 modelsim_lib/msim/axi_crossbar_v2_1_28
vmap interrupt_control_v3_1_4 modelsim_lib/msim/interrupt_control_v3_1_4
vmap axi_gpio_v2_0_29 modelsim_lib/msim/axi_gpio_v2_0_29
vmap xlconcat_v2_1_4 modelsim_lib/msim/xlconcat_v2_1_4
vmap xlslice_v1_0_2 modelsim_lib/msim/xlslice_v1_0_2
vmap axi_vip_v1_1_13 modelsim_lib/msim/axi_vip_v1_1_13
vmap zynq_ultra_ps_e_vip_v1_0_13 modelsim_lib/msim/zynq_ultra_ps_e_vip_v1_0_13
vmap xbip_utils_v3_0_10 modelsim_lib/msim/xbip_utils_v3_0_10
vmap c_reg_fd_v12_0_6 modelsim_lib/msim/c_reg_fd_v12_0_6
vmap xbip_dsp48_wrapper_v3_0_4 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_4
vmap xbip_pipe_v3_0_6 modelsim_lib/msim/xbip_pipe_v3_0_6
vmap xbip_dsp48_addsub_v3_0_6 modelsim_lib/msim/xbip_dsp48_addsub_v3_0_6
vmap xbip_addsub_v3_0_6 modelsim_lib/msim/xbip_addsub_v3_0_6
vmap c_addsub_v12_0_14 modelsim_lib/msim/c_addsub_v12_0_14
vmap c_gate_bit_v12_0_6 modelsim_lib/msim/c_gate_bit_v12_0_6
vmap xbip_counter_v3_0_6 modelsim_lib/msim/xbip_counter_v3_0_6
vmap c_counter_binary_v12_0_15 modelsim_lib/msim/c_counter_binary_v12_0_15
vmap lib_pkg_v1_0_2 modelsim_lib/msim/lib_pkg_v1_0_2
vmap lib_fifo_v1_0_16 modelsim_lib/msim/lib_fifo_v1_0_16
vmap lib_srl_fifo_v1_0_2 modelsim_lib/msim/lib_srl_fifo_v1_0_2
vmap axi_datamover_v5_1_29 modelsim_lib/msim/axi_datamover_v5_1_29
vmap axi_sg_v4_1_15 modelsim_lib/msim/axi_sg_v4_1_15
vmap axi_dma_v7_1_28 modelsim_lib/msim/axi_dma_v7_1_28
vmap axis_infrastructure_v1_1_0 modelsim_lib/msim/axis_infrastructure_v1_1_0
vmap axis_data_fifo_v2_0_9 modelsim_lib/msim/axis_data_fifo_v2_0_9
vmap xlconstant_v1_1_7 modelsim_lib/msim/xlconstant_v1_1_7
vmap smartconnect_v1_0 modelsim_lib/msim/smartconnect_v1_0
vmap axi_protocol_converter_v2_1_27 modelsim_lib/msim/axi_protocol_converter_v2_1_27

vlog -work xilinx_vip  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"D:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"D:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"D:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"D:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"D:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"D:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"D:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"D:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"D:/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm  -93  \
"D:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd" \

vcom -work axi_lite_ipif_v3_0_4  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work axi_intc_v4_1_17  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../bd/kria_bd/ip/kria_bd_axi_intc_0_0/sim/kria_bd_axi_intc_0_0.vhd" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.v" \

vcom -work lib_cdc_v1_0_2  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work proc_sys_reset_v5_0_13  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../bd/kria_bd/ip/kria_bd_proc_sys_reset_1_0/sim/kria_bd_proc_sys_reset_1_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_proc_sys_reset_2_0/sim/kria_bd_proc_sys_reset_2_0.vhd" \

vlog -work generic_baseblocks_v2_1_0  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_infrastructure_v1_1_0  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_27  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work fifo_generator_v13_2_7  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_7  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_7  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \

vlog -work axi_data_fifo_v2_1_26  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_28  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_xbar_0/sim/kria_bd_xbar_0.v" \

vcom -work interrupt_control_v3_1_4  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_gpio_v2_0_29  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../bd/kria_bd/ip/kria_bd_uf_leds_0/sim/kria_bd_uf_leds_0.vhd" \

vlog -work xlconcat_v2_1_4  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_xlconcat_0_0/sim/kria_bd_xlconcat_0_0.v" \

vlog -work xlslice_v1_0_2  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_xlslice_0_0/sim/kria_bd_xlslice_0_0.v" \

vlog -work axi_vip_v1_1_13  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work zynq_ultra_ps_e_vip_v1_0_13  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/sim/kria_bd_zynq_ultra_ps_e_0_0_vip_wrapper.v" \

vcom -work xbip_utils_v3_0_10  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work c_reg_fd_v12_0_6  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_4  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_6  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_6  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_addsub_v3_0_6  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vcom -work c_addsub_v12_0_14  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ebb8/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vcom -work c_gate_bit_v12_0_6  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7161/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \

vcom -work xbip_counter_v3_0_6  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/9ac8/hdl/xbip_counter_v3_0_vh_rfs.vhd" \

vcom -work c_counter_binary_v12_0_15  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/e1e1/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../bd/kria_bd/ip/kria_bd_c_counter_binary_0_0/sim/kria_bd_c_counter_binary_0_0.vhd" \

vcom -work lib_pkg_v1_0_2  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vcom -work lib_fifo_v1_0_16  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_2  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_29  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vcom -work axi_sg_v4_1_15  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd" \

vcom -work axi_dma_v7_1_28  -93  \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd" \

vcom -work xil_defaultlib  -93  \
"../../../bd/kria_bd/ip/kria_bd_axi_dma_0_0/sim/kria_bd_axi_dma_0_0.vhd" \
"../../../bd/kria_bd/ipshared/7a1e/hdl/IP_PersonalFifo_v1_0_M00_AXIS.vhd" \
"../../../bd/kria_bd/ipshared/7a1e/hdl/IP_PersonalFifo_v1_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_IP_PersonalFifo_0_0/sim/kria_bd_IP_PersonalFifo_0_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_axi_dma_1_0/sim/kria_bd_axi_dma_1_0.vhd" \

vlog -work axis_infrastructure_v1_1_0  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

vlog -work axis_data_fifo_v2_0_9  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/dbd8/hdl/axis_data_fifo_v2_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_axis_data_fifo_0_0/sim/kria_bd_axis_data_fifo_0_0.v" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/sim/bd_9a00.v" \

vlog -work xlconstant_v1_1_7  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_0/sim/bd_9a00_one_0.v" \

vcom -work xil_defaultlib  -93  \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_1/sim/bd_9a00_psr_aclk_0.vhd" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/c012/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_2/sim/bd_9a00_arsw_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_3/sim/bd_9a00_rsw_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_4/sim/bd_9a00_awsw_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_5/sim/bd_9a00_wsw_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_6/sim/bd_9a00_bsw_0.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/be1f/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_7/sim/bd_9a00_s00mmu_0.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/4fd2/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_8/sim/bd_9a00_s00tr_0.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/637d/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_9/sim/bd_9a00_s00sic_0.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f38e/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_10/sim/bd_9a00_s00a2s_0.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_11/sim/bd_9a00_sawn_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_12/sim/bd_9a00_swn_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_13/sim/bd_9a00_sbn_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_14/sim/bd_9a00_s01mmu_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_15/sim/bd_9a00_s01tr_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_16/sim/bd_9a00_s01sic_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_17/sim/bd_9a00_s01a2s_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_18/sim/bd_9a00_sarn_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_19/sim/bd_9a00_srn_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_20/sim/bd_9a00_s02mmu_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_21/sim/bd_9a00_s02tr_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_22/sim/bd_9a00_s02sic_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_23/sim/bd_9a00_s02a2s_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_24/sim/bd_9a00_sawn_1.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_25/sim/bd_9a00_swn_1.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_26/sim/bd_9a00_sbn_1.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/9cc5/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_27/sim/bd_9a00_m00s2a_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_28/sim/bd_9a00_m00arn_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_29/sim/bd_9a00_m00rn_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_30/sim/bd_9a00_m00awn_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_31/sim/bd_9a00_m00wn_0.sv" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_32/sim/bd_9a00_m00bn_0.sv" \

vlog -work smartconnect_v1_0  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/6bba/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_13 -L xilinx_vip "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/bd_0/ip/ip_33/sim/bd_9a00_m00e_0.sv" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_axi_smc_1/sim/kria_bd_axi_smc_1.v" \

vcom -work xil_defaultlib  -93  \
"../../../bd/kria_bd/sim/kria_bd.vhd" \

vlog -work axi_protocol_converter_v2_1_27  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -mfcu  "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/7698" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/abef/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/8713/hdl" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/f0b6/hdl/verilog" "+incdir+../../../../Kria_AxiDMA.gen/sources_1/bd/kria_bd/ipshared/66be/hdl/verilog" "+incdir+D:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/kria_bd/ip/kria_bd_auto_pc_0/sim/kria_bd_auto_pc_0.v" \
"../../../bd/kria_bd/ip/kria_bd_axis_data_fifo_1_0/sim/kria_bd_axis_data_fifo_1_0.v" \

vlog -work xil_defaultlib \
"glbl.v"

