Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: RS232.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RS232.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RS232"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : RS232
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Michael/Xilinx/RS232/Rxd.vhd" in Library work.
Architecture behavioral of Entity rs232rxd is up to date.
Compiling vhdl file "C:/Users/Michael/Xilinx/RS232/Rs232Txd.vhd" in Library work.
Architecture behavioral of Entity rs232txd is up to date.
Compiling vhdl file "C:/Users/Michael/Xilinx/RS232/RS232.vhd" in Library work.
Architecture behavioral of Entity rs232 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RS232> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Rs232Rxd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Rs232Txd> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RS232> in library <work> (Architecture <behavioral>).
Entity <RS232> analyzed. Unit <RS232> generated.

Analyzing Entity <Rs232Rxd> in library <work> (Architecture <behavioral>).
    Set property "enum_encoding = 00 01 11 10" for signal <presState>.
    Set property "enum_encoding = 00 01 11 10" for signal <nextState>.
Entity <Rs232Rxd> analyzed. Unit <Rs232Rxd> generated.

Analyzing Entity <Rs232Txd> in library <work> (Architecture <behavioral>).
    Set property "enum_encoding = 00 01 11 10" for signal <presState>.
    Set property "enum_encoding = 00 01 11 10" for signal <nextState>.
Entity <Rs232Txd> analyzed. Unit <Rs232Txd> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Rs232Rxd>.
    Related source file is "C:/Users/Michael/Xilinx/RS232/Rxd.vhd".
    Found finite state machine <FSM_0> for signal <presState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | iClock1x                  (rising_edge)        |
    | Reset              | iClock1xEnable            (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | stidle                                         |
    | Power Up State     | stidle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <iClock1xEnable>.
    Found 4-bit up counter for signal <iClockDiv>.
    Found 8-bit register for signal <iDataOut1>.
    Found 4-bit up counter for signal <iNoBitsReceived>.
    Found 1-bit register for signal <iRxd1>.
    Found 1-bit register for signal <iRxd2>.
    Found 8-bit register for signal <iShiftRegister>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  19 D-type flip-flop(s).
Unit <Rs232Rxd> synthesized.


Synthesizing Unit <Rs232Txd>.
    Related source file is "C:/Users/Michael/Xilinx/RS232/Rs232Txd.vhd".
INFO:Xst:1799 - State sttxdcompleted is never reached in FSM <presState>.
    Found finite state machine <FSM_1> for signal <presState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | iClock1x                  (rising_edge)        |
    | Reset              | iClock1xEnable            (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | stidle                                         |
    | Power Up State     | stidle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <iClock1xEnable>.
    Found 4-bit up counter for signal <iClockDiv>.
    Found 4-bit up counter for signal <iNoBitsSend>.
    Found 1-bit register for signal <iSend1>.
    Found 1-bit register for signal <iSend2>.
    Found 9-bit register for signal <iTxdBuffer>.
    Found 20-bit up counter for signal <sendCount>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  12 D-type flip-flop(s).
Unit <Rs232Txd> synthesized.


Synthesizing Unit <RS232>.
    Related source file is "C:/Users/Michael/Xilinx/RS232/RS232.vhd".
Unit <RS232> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 20-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 9
 1-bit register                                        : 6
 8-bit register                                        : 2
 9-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <u2/presState/FSM> on signal <presState[1:2]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 stidle         | 00
 stdata         | 01
 ststop         | 11
 sttxdcompleted | unreached
----------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u1/presState/FSM> on signal <presState[1:4]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 stidle         | 0001
 stdata         | 0010
 ststop         | 1000
 strxdcompleted | 0100
----------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 5
 20-bit up counter                                     : 1
 4-bit up counter                                      : 4
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RS232> ...

Optimizing unit <Rs232Rxd> ...

Optimizing unit <Rs232Txd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RS232, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RS232.ngr
Top Level Output File Name         : RS232
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 113
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 19
#      LUT2                        : 10
#      LUT2_D                      : 1
#      LUT3                        : 7
#      LUT3_L                      : 1
#      LUT4                        : 21
#      LUT4_D                      : 1
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 73
#      FDC                         : 13
#      FDE                         : 27
#      FDP                         : 1
#      FDR                         : 8
#      FDRE                        : 20
#      FDS                         : 2
#      FDSE                        : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 11
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       45  out of   4656     0%  
 Number of Slice Flip Flops:             73  out of   9312     0%  
 Number of 4 input LUTs:                 67  out of   9312     0%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
u1/iClockDiv_31                    | BUFG                   | 24    |
Clock16x                           | BUFGP                  | 34    |
u2/iClockDiv_3                     | NONE(u2/iNoBitsSend_3) | 15    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------+---------------------------+-------+
Control Signal                                       | Buffer(FF name)           | Load  |
-----------------------------------------------------+---------------------------+-------+
u1/iClock1xEnable_inv(u1/iClock1xEnable_inv1_INV_0:O)| NONE(u1/iNoBitsReceived_0)| 8     |
u2/iClock1xEnable_inv(u2/iClock1xEnable_inv1_INV_0:O)| NONE(u2/iNoBitsSend_0)    | 6     |
-----------------------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.904ns (Maximum Frequency: 256.118MHz)
   Minimum input arrival time before clock: 4.101ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/iClockDiv_31'
  Clock period: 3.862ns (frequency: 258.926MHz)
  Total number of paths / destination ports: 118 / 39
-------------------------------------------------------------------------
Delay:               3.862ns (Levels of Logic = 2)
  Source:            u1/iNoBitsReceived_0 (FF)
  Destination:       u1/iShiftRegister_7 (FF)
  Source Clock:      u1/iClockDiv_31 rising
  Destination Clock: u1/iClockDiv_31 rising

  Data Path: u1/iNoBitsReceived_0 to u1/iShiftRegister_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.514   0.638  u1/iNoBitsReceived_0 (u1/iNoBitsReceived_0)
     LUT2_D:I1->O          1   0.612   0.360  u1/iEnableDataOut_inv_SW0 (N2)
     LUT4:I3->O            8   0.612   0.643  u1/iEnableDataOut_inv (u1/iEnableDataOut_inv)
     FDE:CE                    0.483          u1/iShiftRegister_0
    ----------------------------------------
    Total                      3.862ns (2.221ns logic, 1.641ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock16x'
  Clock period: 3.904ns (frequency: 256.118MHz)
  Total number of paths / destination ports: 342 / 80
-------------------------------------------------------------------------
Delay:               3.904ns (Levels of Logic = 20)
  Source:            u2/sendCount_1 (FF)
  Destination:       u2/sendCount_19 (FF)
  Source Clock:      Clock16x rising
  Destination Clock: Clock16x rising

  Data Path: u2/sendCount_1 to u2/sendCount_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.514   0.532  u2/sendCount_1 (u2/sendCount_1)
     LUT1:I0->O            1   0.612   0.000  u2/Mcount_sendCount_cy<1>_rt (u2/Mcount_sendCount_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  u2/Mcount_sendCount_cy<1> (u2/Mcount_sendCount_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<2> (u2/Mcount_sendCount_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<3> (u2/Mcount_sendCount_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<4> (u2/Mcount_sendCount_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<5> (u2/Mcount_sendCount_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<6> (u2/Mcount_sendCount_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<7> (u2/Mcount_sendCount_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<8> (u2/Mcount_sendCount_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<9> (u2/Mcount_sendCount_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<10> (u2/Mcount_sendCount_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<11> (u2/Mcount_sendCount_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<12> (u2/Mcount_sendCount_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<13> (u2/Mcount_sendCount_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<14> (u2/Mcount_sendCount_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<15> (u2/Mcount_sendCount_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<16> (u2/Mcount_sendCount_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  u2/Mcount_sendCount_cy<17> (u2/Mcount_sendCount_cy<17>)
     MUXCY:CI->O           0   0.051   0.000  u2/Mcount_sendCount_cy<18> (u2/Mcount_sendCount_cy<18>)
     XORCY:CI->O           1   0.699   0.000  u2/Mcount_sendCount_xor<19> (u2/Result<19>)
     FDRE:D                    0.268          u2/sendCount_19
    ----------------------------------------
    Total                      3.904ns (3.373ns logic, 0.532ns route)
                                       (86.4% logic, 13.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u2/iClockDiv_3'
  Clock period: 3.562ns (frequency: 280.737MHz)
  Total number of paths / destination ports: 89 / 24
-------------------------------------------------------------------------
Delay:               3.562ns (Levels of Logic = 2)
  Source:            u2/iNoBitsSend_0 (FF)
  Destination:       u2/iTxdBuffer_8 (FF)
  Source Clock:      u2/iClockDiv_3 rising
  Destination Clock: u2/iClockDiv_3 rising

  Data Path: u2/iNoBitsSend_0 to u2/iTxdBuffer_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.514   0.541  u2/iNoBitsSend_0 (u2/iNoBitsSend_0)
     LUT4_D:I3->LO         1   0.612   0.103  u2/presState_cmp_eq00001 (N9)
     LUT4:I3->O            9   0.612   0.697  u2/iTxdBuffer_not00011 (u2/iTxdBuffer_not0001)
     FDE:CE                    0.483          u2/iTxdBuffer_0
    ----------------------------------------
    Total                      3.562ns (2.221ns logic, 1.341ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u1/iClockDiv_31'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.754ns (Levels of Logic = 1)
  Source:            Rxd (PAD)
  Destination:       u1/iShiftRegister_7 (FF)
  Destination Clock: u1/iClockDiv_31 rising

  Data Path: Rxd to u1/iShiftRegister_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.380  Rxd_IBUF (Rxd_IBUF)
     FDE:D                     0.268          u1/iShiftRegister_7
    ----------------------------------------
    Total                      1.754ns (1.374ns logic, 0.380ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock16x'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              4.101ns (Levels of Logic = 2)
  Source:            Reset (PAD)
  Destination:       u2/sendCount_19 (FF)
  Destination Clock: Clock16x rising

  Data Path: Reset to u2/sendCount_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  Reset_IBUF (Reset_IBUF)
     LUT4:I0->O           20   0.612   0.937  u2/sendCount_or00001 (u2/sendCount_or0000)
     FDRE:R                    0.795          u2/sendCount_0
    ----------------------------------------
    Total                      4.101ns (2.513ns logic, 1.588ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u2/iClockDiv_3'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.412ns (Levels of Logic = 2)
  Source:            DataIn<7> (PAD)
  Destination:       u2/iTxdBuffer_8 (FF)
  Destination Clock: u2/iClockDiv_3 rising

  Data Path: DataIn<7> to u2/iTxdBuffer_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.426  DataIn_7_IBUF (DataIn_7_IBUF)
     LUT3:I1->O            1   0.612   0.000  u2/iTxdBuffer_mux0000<8>11 (u2/iTxdBuffer_mux0000<8>)
     FDE:D                     0.268          u2/iTxdBuffer_8
    ----------------------------------------
    Total                      2.412ns (1.986ns logic, 0.426ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u2/iClockDiv_3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            u2/iTxdBuffer_0 (FF)
  Destination:       Txd (PAD)
  Source Clock:      u2/iClockDiv_3 rising

  Data Path: u2/iTxdBuffer_0 to Txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  u2/iTxdBuffer_0 (u2/iTxdBuffer_0)
     OBUF:I->O                 3.169          Txd_OBUF (Txd)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/iClockDiv_31'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            u1/iDataOut1_7 (FF)
  Destination:       DataOut1<7> (PAD)
  Source Clock:      u1/iClockDiv_31 rising

  Data Path: u1/iDataOut1_7 to DataOut1<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  u1/iDataOut1_7 (u1/iDataOut1_7)
     OBUF:I->O                 3.169          DataOut1_7_OBUF (DataOut1<7>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.09 secs
 
--> 

Total memory usage is 255704 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

