<dec f='llvm/build/lib/Target/AArch64/AArch64GenRegisterInfo.inc' l='883' type='6'/>
<doc f='llvm/build/lib/Target/AArch64/AArch64GenRegisterInfo.inc' l='883'>// 6</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='1191' u='r' c='_ZN12_GLOBAL__N_119AArch64DAGToDAGISel12createDTupleEN4llvm8ArrayRefINS1_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3031' u='r' c='_ZNK4llvm16AArch64InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='653' c='_ZNK12_GLOBAL__N_119AArch64SIMDInstrOpt17processSeqRegInstEPN4llvm12MachineInstrEPjS4_j'/>
