{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669929586642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669929586645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  1 16:19:46 2022 " "Processing started: Thu Dec  1 16:19:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669929586645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669929586645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669929586645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1669929587153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929587959 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929587959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669929587959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929587980 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929587980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669929587980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-Behavior " "Found design unit 1: decod-Behavior" {  } { { "decod.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/decod.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929587995 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929587995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669929587995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "machine.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/machine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588011 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669929588011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Part 1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Part 1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Part 1 " "Found entity 1: Part 1" {  } { { "Part 1.bdf" "" { Schematic "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/Part 1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669929588027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/latch1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588040 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669929588040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Block5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block5 " "Found entity 1: Block5" {  } { { "Block5.bdf" "" { Schematic "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/Block5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669929588054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUproblem2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALUproblem2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUproblem2-calculation " "Found design unit 1: ALUproblem2-calculation" {  } { { "ALUproblem2.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/ALUproblem2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588070 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUproblem2 " "Found entity 1: ALUproblem2" {  } { { "ALUproblem2.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/ALUproblem2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669929588070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegNEW.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssegNEW.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegNEW-Behavior " "Found design unit 1: ssegNEW-Behavior" {  } { { "ssegNEW.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/ssegNEW.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588086 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssegNEW " "Found entity 1: ssegNEW" {  } { { "ssegNEW.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/ssegNEW.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669929588086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modifedsseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modifedsseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modifedsseg-Behavior " "Found design unit 1: modifedsseg-Behavior" {  } { { "modifedsseg.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/modifedsseg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588110 ""} { "Info" "ISGN_ENTITY_NAME" "1 modifedsseg " "Found entity 1: modifedsseg" {  } { { "modifedsseg.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/modifedsseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669929588110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "figure7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file figure7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 figure7 " "Found entity 1: figure7" {  } { { "figure7.bdf" "" { Schematic "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/figure7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669929588130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modpt3ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modpt3ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modpt3ALU-calculation " "Found design unit 1: modpt3ALU-calculation" {  } { { "modpt3ALU.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/modpt3ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588146 ""} { "Info" "ISGN_ENTITY_NAME" "1 modpt3ALU " "Found entity 1: modpt3ALU" {  } { { "modpt3ALU.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/modpt3ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669929588146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669929588146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUproblem2 " "Elaborating entity \"ALUproblem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669929588327 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Neg GND " "Pin \"Neg\" is stuck at GND" {  } { { "ALUproblem2.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/ALUproblem2.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669929588949 "|ALUproblem2|Neg"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669929588949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669929589443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669929589443 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "student_id\[0\] " "No output dependent on input pin \"student_id\[0\]\"" {  } { { "ALUproblem2.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/ALUproblem2.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669929589656 "|ALUproblem2|student_id[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "student_id\[1\] " "No output dependent on input pin \"student_id\[1\]\"" {  } { { "ALUproblem2.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/ALUproblem2.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669929589656 "|ALUproblem2|student_id[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "student_id\[2\] " "No output dependent on input pin \"student_id\[2\]\"" {  } { { "ALUproblem2.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/ALUproblem2.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669929589656 "|ALUproblem2|student_id[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "student_id\[3\] " "No output dependent on input pin \"student_id\[3\]\"" {  } { { "ALUproblem2.vhd" "" { Text "/home/student1/hemalik/Desktop/Lab 6/Lab6NEWNEW/ALUproblem2.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669929589656 "|ALUproblem2|student_id[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1669929589656 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669929589657 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669929589657 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669929589657 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669929589657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669929589758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  1 16:19:49 2022 " "Processing ended: Thu Dec  1 16:19:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669929589758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669929589758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669929589758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669929589758 ""}
