---
title: "B*-Floorplan & FM-Partition"
date: 2020-04-01
permalink: /projects/btree
excerpt_separator: <!--more-->
toc: true
tags:
  - National Taiwan University, Taiwan
  - Electronic Design Automation Lab (Prof. Yao-Wen Chang)
  - EDA
---



<!-- --- -->
<!-- title: "B*-Floorplan & FM-Partition"
collection: EDA-related
type: "EDA-related"
permalink: /projects/btree
venue: "Physical Design for Nanometer Ics (Prof. Yao-Wen Chang)"
date: 2020-04-01
location: "National Taiwan University, Taiwan"
--- -->

<!-- [More information here]() -->
* Implement a circuit floorplanner based on B*-Tree and fast-SA algorithm with fixed-outline constraint and a circuit
partitioner based on FM algorithm.
<!--more-->



