-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity snn_top_hls_process_post_spike is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    post_id : IN STD_LOGIC_VECTOR (7 downto 0);
    current_time : IN STD_LOGIC_VECTOR (31 downto 0);
    params_a_plus_val : IN STD_LOGIC_VECTOR (15 downto 0);
    params_a_minus_val : IN STD_LOGIC_VECTOR (15 downto 0);
    params_tau_plus_val : IN STD_LOGIC_VECTOR (7 downto 0);
    params_tau_minus_val : IN STD_LOGIC_VECTOR (7 downto 0);
    params_stdp_window_val : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL16post_spike_times_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_0_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_0_we0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_1_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_1_we0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_2_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_2_we0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_3_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_3_we0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_4_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_4_we0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_5_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_5_we0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_6_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_6_we0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL16post_spike_times_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL16post_spike_times_7_ce0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_7_we0 : OUT STD_LOGIC;
    p_ZL16post_spike_times_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_7_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_6_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_5_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_4_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_3_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_2_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_1_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZL15pre_spike_times_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    p_ZL15pre_spike_times_0_ce0 : OUT STD_LOGIC;
    p_ZL15pre_spike_times_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_update_fifo_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    weight_update_fifo_full_n : IN STD_LOGIC;
    weight_update_fifo_write : OUT STD_LOGIC );
end;


architecture behav of snn_top_hls_process_post_spike is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal shl_ln_fu_336_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_reg_383 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln2_fu_345_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln2_reg_388 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_start : STD_LOGIC;
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_done : STD_LOGIC;
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_idle : STD_LOGIC;
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_ready : STD_LOGIC;
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_weight_update_fifo_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_weight_update_fifo_write : STD_LOGIC;
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_7_ce0 : STD_LOGIC;
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_6_ce0 : STD_LOGIC;
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_5_ce0 : STD_LOGIC;
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_4_ce0 : STD_LOGIC;
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_3_ce0 : STD_LOGIC;
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_2_ce0 : STD_LOGIC;
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_1_ce0 : STD_LOGIC;
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_0_ce0 : STD_LOGIC;
    signal grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln129_fu_306_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_ZL16post_spike_times_6_we0_local : STD_LOGIC;
    signal trunc_ln129_fu_292_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_ZL16post_spike_times_6_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_5_we0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_5_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_4_we0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_4_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_3_we0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_3_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_2_we0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_2_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_1_we0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_1_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_0_we0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_0_ce0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_7_we0_local : STD_LOGIC;
    signal p_ZL16post_spike_times_7_ce0_local : STD_LOGIC;
    signal lshr_ln_fu_296_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component snn_top_hls_process_post_spike_Pipeline_STDP_LTP_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_update_fifo_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        weight_update_fifo_full_n : IN STD_LOGIC;
        weight_update_fifo_write : OUT STD_LOGIC;
        params_stdp_window_val : IN STD_LOGIC_VECTOR (15 downto 0);
        current_time : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln55 : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln46 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln151 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln58 : IN STD_LOGIC_VECTOR (15 downto 0);
        sext_ln134 : IN STD_LOGIC_VECTOR (15 downto 0);
        post_id : IN STD_LOGIC_VECTOR (7 downto 0);
        p_ZL15pre_spike_times_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_7_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_6_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_5_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_4_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_3_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_2_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_1_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_ZL15pre_spike_times_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_ZL15pre_spike_times_0_ce0 : OUT STD_LOGIC;
        p_ZL15pre_spike_times_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256 : component snn_top_hls_process_post_spike_Pipeline_STDP_LTP_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_start,
        ap_done => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_done,
        ap_idle => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_idle,
        ap_ready => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_ready,
        weight_update_fifo_din => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_weight_update_fifo_din,
        weight_update_fifo_full_n => weight_update_fifo_full_n,
        weight_update_fifo_write => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_weight_update_fifo_write,
        params_stdp_window_val => params_stdp_window_val,
        current_time => current_time,
        sext_ln55 => shl_ln_reg_383,
        zext_ln46 => params_stdp_window_val,
        sext_ln151 => params_a_plus_val,
        sext_ln58 => shl_ln2_reg_388,
        sext_ln134 => params_a_minus_val,
        post_id => post_id,
        p_ZL15pre_spike_times_7_address0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_7_address0,
        p_ZL15pre_spike_times_7_ce0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_7_ce0,
        p_ZL15pre_spike_times_7_q0 => p_ZL15pre_spike_times_7_q0,
        p_ZL15pre_spike_times_6_address0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_6_address0,
        p_ZL15pre_spike_times_6_ce0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_6_ce0,
        p_ZL15pre_spike_times_6_q0 => p_ZL15pre_spike_times_6_q0,
        p_ZL15pre_spike_times_5_address0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_5_address0,
        p_ZL15pre_spike_times_5_ce0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_5_ce0,
        p_ZL15pre_spike_times_5_q0 => p_ZL15pre_spike_times_5_q0,
        p_ZL15pre_spike_times_4_address0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_4_address0,
        p_ZL15pre_spike_times_4_ce0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_4_ce0,
        p_ZL15pre_spike_times_4_q0 => p_ZL15pre_spike_times_4_q0,
        p_ZL15pre_spike_times_3_address0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_3_address0,
        p_ZL15pre_spike_times_3_ce0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_3_ce0,
        p_ZL15pre_spike_times_3_q0 => p_ZL15pre_spike_times_3_q0,
        p_ZL15pre_spike_times_2_address0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_2_address0,
        p_ZL15pre_spike_times_2_ce0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_2_ce0,
        p_ZL15pre_spike_times_2_q0 => p_ZL15pre_spike_times_2_q0,
        p_ZL15pre_spike_times_1_address0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_1_address0,
        p_ZL15pre_spike_times_1_ce0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_1_ce0,
        p_ZL15pre_spike_times_1_q0 => p_ZL15pre_spike_times_1_q0,
        p_ZL15pre_spike_times_0_address0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_0_address0,
        p_ZL15pre_spike_times_0_ce0 => grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_0_ce0,
        p_ZL15pre_spike_times_0_q0 => p_ZL15pre_spike_times_0_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_ready = ap_const_logic_1)) then 
                    grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    shl_ln2_reg_388(15 downto 8) <= shl_ln2_fu_345_p3(15 downto 8);
                    shl_ln_reg_383(15 downto 8) <= shl_ln_fu_336_p3(15 downto 8);
            end if;
        end if;
    end process;
    shl_ln_reg_383(7 downto 0) <= "00000000";
    shl_ln2_reg_388(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_done, ap_CS_fsm_state2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_done)
    begin
        if ((grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_done, ap_CS_fsm_state2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_done, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_start <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_ap_start_reg;
    lshr_ln_fu_296_p4 <= post_id(5 downto 3);
    p_ZL15pre_spike_times_0_address0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_0_address0;
    p_ZL15pre_spike_times_0_ce0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_0_ce0;
    p_ZL15pre_spike_times_1_address0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_1_address0;
    p_ZL15pre_spike_times_1_ce0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_1_ce0;
    p_ZL15pre_spike_times_2_address0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_2_address0;
    p_ZL15pre_spike_times_2_ce0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_2_ce0;
    p_ZL15pre_spike_times_3_address0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_3_address0;
    p_ZL15pre_spike_times_3_ce0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_3_ce0;
    p_ZL15pre_spike_times_4_address0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_4_address0;
    p_ZL15pre_spike_times_4_ce0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_4_ce0;
    p_ZL15pre_spike_times_5_address0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_5_address0;
    p_ZL15pre_spike_times_5_ce0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_5_ce0;
    p_ZL15pre_spike_times_6_address0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_6_address0;
    p_ZL15pre_spike_times_6_ce0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_6_ce0;
    p_ZL15pre_spike_times_7_address0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_7_address0;
    p_ZL15pre_spike_times_7_ce0 <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_p_ZL15pre_spike_times_7_ce0;
    p_ZL16post_spike_times_0_address0 <= zext_ln129_fu_306_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_0_ce0 <= p_ZL16post_spike_times_0_ce0_local;

    p_ZL16post_spike_times_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_0_d0 <= current_time;
    p_ZL16post_spike_times_0_we0 <= p_ZL16post_spike_times_0_we0_local;

    p_ZL16post_spike_times_0_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, trunc_ln129_fu_292_p1)
    begin
        if (((ap_start = ap_const_logic_1) and (trunc_ln129_fu_292_p1 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_0_we0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_1_address0 <= zext_ln129_fu_306_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_1_ce0 <= p_ZL16post_spike_times_1_ce0_local;

    p_ZL16post_spike_times_1_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_1_d0 <= current_time;
    p_ZL16post_spike_times_1_we0 <= p_ZL16post_spike_times_1_we0_local;

    p_ZL16post_spike_times_1_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, trunc_ln129_fu_292_p1)
    begin
        if (((ap_start = ap_const_logic_1) and (trunc_ln129_fu_292_p1 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_1_we0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_2_address0 <= zext_ln129_fu_306_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_2_ce0 <= p_ZL16post_spike_times_2_ce0_local;

    p_ZL16post_spike_times_2_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_2_d0 <= current_time;
    p_ZL16post_spike_times_2_we0 <= p_ZL16post_spike_times_2_we0_local;

    p_ZL16post_spike_times_2_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, trunc_ln129_fu_292_p1)
    begin
        if (((ap_start = ap_const_logic_1) and (trunc_ln129_fu_292_p1 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_2_we0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_3_address0 <= zext_ln129_fu_306_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_3_ce0 <= p_ZL16post_spike_times_3_ce0_local;

    p_ZL16post_spike_times_3_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_3_d0 <= current_time;
    p_ZL16post_spike_times_3_we0 <= p_ZL16post_spike_times_3_we0_local;

    p_ZL16post_spike_times_3_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, trunc_ln129_fu_292_p1)
    begin
        if (((ap_start = ap_const_logic_1) and (trunc_ln129_fu_292_p1 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_3_we0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_4_address0 <= zext_ln129_fu_306_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_4_ce0 <= p_ZL16post_spike_times_4_ce0_local;

    p_ZL16post_spike_times_4_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_4_d0 <= current_time;
    p_ZL16post_spike_times_4_we0 <= p_ZL16post_spike_times_4_we0_local;

    p_ZL16post_spike_times_4_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, trunc_ln129_fu_292_p1)
    begin
        if (((ap_start = ap_const_logic_1) and (trunc_ln129_fu_292_p1 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_4_we0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_5_address0 <= zext_ln129_fu_306_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_5_ce0 <= p_ZL16post_spike_times_5_ce0_local;

    p_ZL16post_spike_times_5_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_5_d0 <= current_time;
    p_ZL16post_spike_times_5_we0 <= p_ZL16post_spike_times_5_we0_local;

    p_ZL16post_spike_times_5_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, trunc_ln129_fu_292_p1)
    begin
        if (((ap_start = ap_const_logic_1) and (trunc_ln129_fu_292_p1 = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_5_we0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_6_address0 <= zext_ln129_fu_306_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_6_ce0 <= p_ZL16post_spike_times_6_ce0_local;

    p_ZL16post_spike_times_6_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_6_d0 <= current_time;
    p_ZL16post_spike_times_6_we0 <= p_ZL16post_spike_times_6_we0_local;

    p_ZL16post_spike_times_6_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, trunc_ln129_fu_292_p1)
    begin
        if (((ap_start = ap_const_logic_1) and (trunc_ln129_fu_292_p1 = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_6_we0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_7_address0 <= zext_ln129_fu_306_p1(3 - 1 downto 0);
    p_ZL16post_spike_times_7_ce0 <= p_ZL16post_spike_times_7_ce0_local;

    p_ZL16post_spike_times_7_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL16post_spike_times_7_d0 <= current_time;
    p_ZL16post_spike_times_7_we0 <= p_ZL16post_spike_times_7_we0_local;

    p_ZL16post_spike_times_7_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, trunc_ln129_fu_292_p1)
    begin
        if (((ap_start = ap_const_logic_1) and (trunc_ln129_fu_292_p1 = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_ZL16post_spike_times_7_we0_local <= ap_const_logic_1;
        else 
            p_ZL16post_spike_times_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln2_fu_345_p3 <= (params_tau_minus_val & ap_const_lv8_0);
    shl_ln_fu_336_p3 <= (params_tau_plus_val & ap_const_lv8_0);
    trunc_ln129_fu_292_p1 <= post_id(3 - 1 downto 0);
    weight_update_fifo_din <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_weight_update_fifo_din;
    weight_update_fifo_write <= grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256_weight_update_fifo_write;
    zext_ln129_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_296_p4),64));
end behav;
