#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fc5f1705900 .scope module, "test" "test" 2 7;
 .timescale -9 -12;
P_0x600002048c00 .param/l "l" 1 2 10, +C4<00000000000000000000000000001010>;
P_0x600002048c40 .param/l "w" 1 2 9, +C4<00000000000000000000000000000111>;
v0x600003c48510_0 .var "add", 3 0;
v0x600003c485a0_0 .var "clk", 0 0;
v0x600003c48630_0 .var/i "dl", 31 0;
v0x600003c486c0_0 .var "enable", 0 0;
v0x600003c48750_0 .net "out", 6 0, v0x600003c482d0_0;  1 drivers
v0x600003c487e0_0 .var "reset", 0 0;
v0x600003c48870_0 .var "write", 6 0;
v0x600003c48900_0 .var "wrt_read", 0 0;
S_0x7fc5f1705a70 .scope module, "mem0" "memory" 2 29, 3 4 0, S_0x7fc5f1705900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wrt_read";
    .port_info 3 /INPUT 7 "write";
    .port_info 4 /INPUT 4 "add";
    .port_info 5 /INPUT 1 "enable";
    .port_info 6 /OUTPUT 7 "out";
P_0x600002048a80 .param/l "L" 0 3 4, +C4<00000000000000000000000000001010>;
P_0x600002048ac0 .param/l "W" 0 3 4, +C4<00000000000000000000000000000111>;
v0x600003c48000_0 .net "add", 3 0, v0x600003c48510_0;  1 drivers
v0x600003c48090_0 .net "clk", 0 0, v0x600003c485a0_0;  1 drivers
v0x600003c48120_0 .net "enable", 0 0, v0x600003c486c0_0;  1 drivers
v0x600003c481b0_0 .var/i "i", 31 0;
v0x600003c48240 .array "mem", 0 9, 6 0;
v0x600003c482d0_0 .var "out", 6 0;
v0x600003c48360_0 .net "reset", 0 0, v0x600003c487e0_0;  1 drivers
v0x600003c483f0_0 .net "write", 6 0, v0x600003c48870_0;  1 drivers
v0x600003c48480_0 .net "wrt_read", 0 0, v0x600003c48900_0;  1 drivers
E_0x600001b4b000 .event posedge, v0x600003c48090_0;
    .scope S_0x7fc5f1705a70;
T_0 ;
    %wait E_0x600001b4b000;
    %load/vec4 v0x600003c48360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003c481b0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x600003c481b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 3, v0x600003c481b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c48240, 0, 4;
    %load/vec4 v0x600003c481b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003c481b0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600003c48480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x600003c483f0_0;
    %load/vec4 v0x600003c48000_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003c48240, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x600003c48000_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x600003c48240, 4;
    %assign/vec4 v0x600003c482d0_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc5f1705900;
T_1 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x600003c48630_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7fc5f1705900;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c485a0_0, 0, 1;
T_2.0 ;
    %delay 2000, 0;
    %load/vec4 v0x600003c485a0_0;
    %nor/r;
    %store/vec4 v0x600003c485a0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7fc5f1705900;
T_3 ;
    %vpi_call 2 44 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc5f1705900 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c487e0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x600003c48870_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003c48510_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c486c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c48900_0, 0, 1;
    %load/vec4 v0x600003c48630_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 55 "$display", "After reset asserted - out: %d", v0x600003c48750_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c487e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c486c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003c48900_0, 0, 1;
    %pushi/vec4 10, 0, 7;
    %store/vec4 v0x600003c48870_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003c48510_0, 0, 4;
    %load/vec4 v0x600003c48630_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0x600003c48870_0, 0, 7;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600003c48510_0, 0, 4;
    %load/vec4 v0x600003c48630_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 66, 0, 7;
    %store/vec4 v0x600003c48870_0, 0, 7;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600003c48510_0, 0, 4;
    %load/vec4 v0x600003c48630_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003c48900_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600003c48510_0, 0, 4;
    %load/vec4 v0x600003c48630_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 81 "$display", "0) out: %d", v0x600003c48750_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600003c48510_0, 0, 4;
    %load/vec4 v0x600003c48630_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 86 "$display", "1) out: %d", v0x600003c48750_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600003c48510_0, 0, 4;
    %load/vec4 v0x600003c48630_0;
    %pad/s 64;
    %muli 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 2 91 "$display", "3) out: %d", v0x600003c48750_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 99 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "memory2.v";
