##################################################
### KCU1500 Rev1.0 Master XDC file 05-24-2017 ####
##################################################
#Other net   PACKAGE_PIN AJ18     - DXP_0_N                   Bank   0 - DXN
#Other net   PACKAGE_PIN AF19     - VCCDAC                    Bank   0 - VCCADC
#Other net   PACKAGE_PIN AF18     - GNDADC                    Bank   0 - GNDADC
#Other net   PACKAGE_PIN AJ19     - DXP_0_P                   Bank   0 - DXP
#Other net   PACKAGE_PIN AH19     - VREFP_ADC                 Bank   0 - VREFP
#Other net   PACKAGE_PIN AG18     - GNDADC                    Bank   0 - VREFN
#Other net   PACKAGE_PIN AG19     - VP_ADC                    Bank   0 - VP
#Other net   PACKAGE_PIN AH18     - VN_ADC                    Bank   0 - VN
#Other net   PACKAGE_PIN V12      - M0_0                      Bank   0 - M0_0
#Other net   PACKAGE_PIN U12      - M1_0                      Bank   0 - M1_0
#Other net   PACKAGE_PIN Y12      - INIT_B_0                  Bank   0 - INIT_B_0
#Other net   PACKAGE_PIN R12      - M2_0                      Bank   0 - M2_0
#Other net   PACKAGE_PIN W12      - CFGBVS_0_W12              Bank   0 - CFGBVS_0
#Other net   PACKAGE_PIN AA12     - PUDC_B_0                  Bank   0 - PUDC_B_0
#Other net   PACKAGE_PIN AD12     - N17282053                 Bank   0 - POR_OVERRIDE
#Other net   PACKAGE_PIN AC12     - DONE_0                    Bank   0 - DONE_0
#Other net   PACKAGE_PIN AE12     - PROGRAM_B_0               Bank   0 - PROGRAM_B_0
#Other net   PACKAGE_PIN AE15     - TDI_0                     Bank   0 - TDI_0
#Other net   PACKAGE_PIN AG12     - SPI0_CS_B                 Bank   0 - RDWR_FCS_B_0
#Other net   PACKAGE_PIN AL12     - SPI0_WP_                  Bank   0 - D02_0
#Other net   PACKAGE_PIN AK12     - SPI0_DQ0                  Bank   0 - D00_MOSI_0
#Other net   PACKAGE_PIN AH12     - SPI0_HOLD_B               Bank   0 - D03_0
#Other net   PACKAGE_PIN AJ12     - SPI0_DQ1                  Bank   0 - D01_DIN_0
#Other net   PACKAGE_PIN AG15     - TMS_0                     Bank   0 - TMS_0
#Other net   PACKAGE_PIN AG13     - FPGA_CCLK                 Bank   0 - CCLK_0
#Other net   PACKAGE_PIN AE13     - TCK_0                     Bank   0 - TCK_0
#Other net   PACKAGE_PIN AM12     - N17282696                 Bank   0 - VBATT
#Other net   PACKAGE_PIN AC13     - TDO_0                     Bank   1 - TDO_0
set_property PACKAGE_PIN AL29     [get_ports "DDR4_C0_DQ29"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ29"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_44
set_property PACKAGE_PIN AL30     [get_ports "DDR4_C0_DQ31"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ31"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_44
set_property PACKAGE_PIN AM31     [get_ports "DDR4_C0_DQ30"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ30"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_44
set_property PACKAGE_PIN AN31     [get_ports "DDR4_C0_DQ28"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ28"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_44
set_property PACKAGE_PIN AM29     [get_ports "DDR4_C0_DQS3_T"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_44
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS3_T"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_44
set_property PACKAGE_PIN AM30     [get_ports "DDR4_C0_DQS3_C"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_44
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS3_C"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_44
set_property PACKAGE_PIN AN29     [get_ports "DDR4_C0_DQ24"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ24"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_44
set_property PACKAGE_PIN AP29     [get_ports "DDR4_C0_DQ26"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ26"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_44
set_property PACKAGE_PIN AP30     [get_ports "DDR4_C0_DQ27"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ27"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_44
set_property PACKAGE_PIN AR30     [get_ports "DDR4_C0_DQ25"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ25"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_44
set_property PACKAGE_PIN AP31     [get_ports "DDR4_C0_DM3"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DM3"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_44
set_property PACKAGE_PIN AT29     [get_ports "DDR4_C0_DQ20"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ20"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_44
set_property PACKAGE_PIN AT30     [get_ports "DDR4_C0_DQ17"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ17"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_44
set_property PACKAGE_PIN AU30     [get_ports "DDR4_C0_DQ16"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ16"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_44
set_property PACKAGE_PIN AU31     [get_ports "DDR4_C0_DQ21"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ21"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_44
set_property PACKAGE_PIN AU29     [get_ports "DDR4_C0_DQS2_T"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_44
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS2_T"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_44
set_property PACKAGE_PIN AV29     [get_ports "DDR4_C0_DQS2_C"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_44
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS2_C"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_44
set_property PACKAGE_PIN AU32     [get_ports "DDR4_C0_DQ19"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ19"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_44
set_property PACKAGE_PIN AV32     [get_ports "DDR4_C0_DQ23"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ23"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_44
set_property PACKAGE_PIN AV31     [get_ports "DDR4_C0_DQ18"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ18"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_44
set_property PACKAGE_PIN AW31     [get_ports "DDR4_C0_DQ22"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ22"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_44
set_property PACKAGE_PIN AW29     [get_ports "DDR4_C0_DM2"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DM2"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_44
set_property PACKAGE_PIN AW30     [get_ports "RANK44_PIN_AW30"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_44
set_property IOSTANDARD  SSTL12_DCI [get_ports "RANK44_PIN_AW30"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_44
set_property PACKAGE_PIN AY31     [get_ports "DDR4_C0_DQ14"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ14"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_44
set_property PACKAGE_PIN AY32     [get_ports "DDR4_C0_DQ9"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ9"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_44
set_property PACKAGE_PIN AY30     [get_ports "DDR4_C0_DQ11"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ11"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_44
set_property PACKAGE_PIN BA30     [get_ports "DDR4_C0_DQ12"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ12"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_44
set_property PACKAGE_PIN BA32     [get_ports "DDR4_C0_DQS1_T"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_44
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS1_T"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_44
set_property PACKAGE_PIN BB32     [get_ports "DDR4_C0_DQS1_C"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_44
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS1_C"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_44
set_property PACKAGE_PIN BA29     [get_ports "DDR4_C0_DQ10"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ10"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_44
set_property PACKAGE_PIN BB29     [get_ports "DDR4_C0_DQ8"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ8"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_44
set_property PACKAGE_PIN BB30     [get_ports "DDR4_C0_DQ15"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ15"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_44
set_property PACKAGE_PIN BB31     [get_ports "DDR4_C0_DQ13"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ13"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_44
set_property PACKAGE_PIN BC31     [get_ports "DDR4_C0_DM1"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DM1"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_44
set_property PACKAGE_PIN BC29     [get_ports "DDR4_C0_DQ7"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ7"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_44
set_property PACKAGE_PIN BD29     [get_ports "DDR4_C0_DQ4"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ4"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_44
set_property PACKAGE_PIN BD33     [get_ports "DDR4_C0_DQ5"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ5"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_44
set_property PACKAGE_PIN BE33     [get_ports "DDR4_C0_DQ3"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ3"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_44
set_property PACKAGE_PIN BD30     [get_ports "DDR4_C0_DQS0_T"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_44
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS0_T"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_44
set_property PACKAGE_PIN BD31     [get_ports "DDR4_C0_DQS0_C"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_44
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS0_C"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_44
set_property PACKAGE_PIN BE30     [get_ports "DDR4_C0_DQ6"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ6"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_44
set_property PACKAGE_PIN BF30     [get_ports "DDR4_C0_DQ1"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ1"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_44
set_property PACKAGE_PIN BE31     [get_ports "DDR4_C0_DQ2"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ2"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_44
set_property PACKAGE_PIN BE32     [get_ports "DDR4_C0_DQ0"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ0"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_44
set_property PACKAGE_PIN BF34     [get_ports "VRP_44"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_44
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_44"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_44
set_property PACKAGE_PIN BF32     [get_ports "DDR4_C0_DM0"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_44
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DM0"] ;# Bank  44 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_44
#Other net   PACKAGE_PIN AK30     - VREF_44                   Bank  44 - VREF_44
set_property PACKAGE_PIN AL34     [get_ports "DDR4_C0_A14_WE_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A14_WE_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_45
set_property PACKAGE_PIN AM34     [get_ports "DDR4_C0_A0"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_45
set_property IOSTANDARD  SSTL12_DCU [get_ports "DDR4_C0_A0"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_45
set_property PACKAGE_PIN AL33     [get_ports "DDR4_C0_A2"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_T3U_N12_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A2"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_T3U_N12_45
set_property PACKAGE_PIN AL32     [get_ports "DDR4_C0_A8"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A8"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_45
set_property PACKAGE_PIN AM32     [get_ports "DDR4_C0_A10"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A10"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_45
set_property PACKAGE_PIN AN32     [get_ports "DDR4_C0_A16_RAS_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A16_RAS_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_45
set_property PACKAGE_PIN AN33     [get_ports "DDR4_C0_A11"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A11"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_45
set_property PACKAGE_PIN AN34     [get_ports "DDR4_C0_A15_CAS_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A15_CAS_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_45
set_property PACKAGE_PIN AP34     [get_ports "DDR4_C0_A13"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A13"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_45
set_property PACKAGE_PIN AP33     [get_ports "DDR4_C0_A9"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A9"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_45
set_property PACKAGE_PIN AR33     [get_ports "DDR4_C0_A3"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A3"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_45
set_property PACKAGE_PIN AT33     [get_ports "DDR4_C0_A12"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A12"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_45
set_property PACKAGE_PIN AT34     [get_ports "DDR4_C0_A7"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L19N_T3L_N1_DBC_AD9N_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A7"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L19N_T3L_N1_DBC_AD9N_45
set_property PACKAGE_PIN AV33     [get_ports "DDR4_C0_A4"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A4"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_45
set_property PACKAGE_PIN AW33     [get_ports "DDR4_C0_A1"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A1"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_45
set_property PACKAGE_PIN AV34     [get_ports "DDR4_C0_A6"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A6"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_45
set_property PACKAGE_PIN AW34     [get_ports "DDR4_C0_A5"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_A5"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_45
set_property PACKAGE_PIN AW35     [get_ports "DDR4_C0_CK_T"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_45
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "DDR4_C0_CK_T"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_45
set_property PACKAGE_PIN AW36     [get_ports "DDR4_C0_CK_C"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_45
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "DDR4_C0_CK_C"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_45
set_property PACKAGE_PIN AY33     [get_ports "DDR4_C0_BG0"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_BG0"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_45
set_property PACKAGE_PIN BA33     [get_ports "DDR4_C0_ACT_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_ACT_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_45
set_property PACKAGE_PIN AY35     [get_ports "DDR4_C0_BA0"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_BA0"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_45
set_property PACKAGE_PIN AY36     [get_ports "DDR4_C0_BA1"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_BA1"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_45
set_property PACKAGE_PIN AU34     [get_ports "DDR4_C0_ALERT_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_T2U_N12_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_ALERT_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_T2U_N12_45
set_property PACKAGE_PIN BA34     [get_ports "SYSCLK0_300_P"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_45
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "SYSCLK0_300_P"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_45
set_property PACKAGE_PIN BB34     [get_ports "SYSCLK0_300_N"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_45
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "SYSCLK0_300_N"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_45
set_property PACKAGE_PIN BA35     [get_ports "DDR4_C0_DQ64"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_45
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ64"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_45
set_property PACKAGE_PIN BB35     [get_ports "DDR4_C0_DQ65"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_45
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ65"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_45
set_property PACKAGE_PIN BF35     [get_ports "DDR4_C0_CKE"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_T1U_N12_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_CKE"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_T1U_N12_45
set_property PACKAGE_PIN BB36     [get_ports "DDR4_C0_DQ66"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_45
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ66"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_45
set_property PACKAGE_PIN BC36     [get_ports "DDR4_C0_DQ67"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_45
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ67"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_45
set_property PACKAGE_PIN BB37     [get_ports "DDR4_C0_DQS8_T"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_45
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS8_T"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_45
set_property PACKAGE_PIN BC37     [get_ports "DDR4_C0_DQS8_C"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_45
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS8_C"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_45
set_property PACKAGE_PIN BD36     [get_ports "DDR4_C0_DQ68"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_45
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ68"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_45
set_property PACKAGE_PIN BE36     [get_ports "DDR4_C0_DQ69"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_45
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ69"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_45
set_property PACKAGE_PIN BD35     [get_ports "DDR4_C0_DQ70"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_45
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ70"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_45
set_property PACKAGE_PIN BE35     [get_ports "DDR4_C0_DQ71"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_45
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ71"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_45
set_property PACKAGE_PIN BC34     [get_ports "DDR4_C0_DM8"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_45
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DM8"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_45
set_property PACKAGE_PIN BD34     [get_ports "DDR4_C0_ODT"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_ODT"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_45
set_property PACKAGE_PIN BB38     [get_ports "DDR4_C0_CS_TOP_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_CS_TOP_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_45
set_property PACKAGE_PIN BC38     [get_ports "DDR4_C0_CS_BOT_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_45
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C0_CS_BOT_B"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_45
set_property PACKAGE_PIN BD38     [get_ports "VRP_45"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_45
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_45"] ;# Bank  45 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_45
#Other net   PACKAGE_PIN AK33     - VREF45                    Bank  45 - VREF_45
set_property PACKAGE_PIN W33      [get_ports "DDR4_C0_DQ56"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ56"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_46
set_property PACKAGE_PIN W34      [get_ports "DDR4_C0_DQ63"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ63"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_46
set_property PACKAGE_PIN Y32      [get_ports "DDR4_C0_DQ57"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ57"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_46
set_property PACKAGE_PIN Y33      [get_ports "DDR4_C0_DQ58"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ58"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_46
set_property PACKAGE_PIN W31      [get_ports "DDR4_C0_DQS7_T"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_46
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS7_T"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_46
set_property PACKAGE_PIN Y31      [get_ports "DDR4_C0_DQS7_C"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_46
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS7_C"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_46
set_property PACKAGE_PIN W30      [get_ports "DDR4_C0_DQ60"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ60"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_46
set_property PACKAGE_PIN Y30      [get_ports "DDR4_C0_DQ61"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ61"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_46
set_property PACKAGE_PIN AA34     [get_ports "DDR4_C0_DQ59"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ59"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_46
set_property PACKAGE_PIN AB34     [get_ports "DDR4_C0_DQ62"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ62"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_46
set_property PACKAGE_PIN AA32     [get_ports "DDR4_C0_DM7"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DM7"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_46
set_property PACKAGE_PIN AC34     [get_ports "DDR4_C0_DQ51"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ51"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_46
set_property PACKAGE_PIN AD34     [get_ports "DDR4_C0_DQ50"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ50"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_46
set_property PACKAGE_PIN AC32     [get_ports "DDR4_C0_DQ48"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ48"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_46
set_property PACKAGE_PIN AC33     [get_ports "DDR4_C0_DQ52"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ52"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_46
set_property PACKAGE_PIN AC31     [get_ports "DDR4_C0_DQS6_T"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_46
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS6_T"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_46
set_property PACKAGE_PIN AD31     [get_ports "DDR4_C0_DQS6_C"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_46
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS6_C"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_46
set_property PACKAGE_PIN AE30     [get_ports "DDR4_C0_DQ53"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ53"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_46
set_property PACKAGE_PIN AF30     [get_ports "DDR4_C0_DQ49"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ49"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_46
set_property PACKAGE_PIN AD33     [get_ports "DDR4_C0_DQ54"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ54"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_46
set_property PACKAGE_PIN AE33     [get_ports "DDR4_C0_DQ55"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ55"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_46
set_property PACKAGE_PIN AE31     [get_ports "DDR4_C0_DM6"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DM6"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_46
set_property PACKAGE_PIN AF32     [get_ports "DDR4_C0_DQ47"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ47"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_46
set_property PACKAGE_PIN AF33     [get_ports "DDR4_C0_DQ42"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ42"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_46
set_property PACKAGE_PIN AG31     [get_ports "DDR4_C0_DQ44"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ44"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_46
set_property PACKAGE_PIN AG32     [get_ports "DDR4_C0_DQ45"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ45"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_46
set_property PACKAGE_PIN AH31     [get_ports "DDR4_C0_DQS5_T"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_46
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS5_T"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_46
set_property PACKAGE_PIN AH32     [get_ports "DDR4_C0_DQS5_C"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_46
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS5_C"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_46
set_property PACKAGE_PIN AF34     [get_ports "DDR4_C0_DQ46"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ46"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_46
set_property PACKAGE_PIN AG34     [get_ports "DDR4_C0_DQ43"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ43"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_46
set_property PACKAGE_PIN AH33     [get_ports "DDR4_C0_DQ40"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ40"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_46
set_property PACKAGE_PIN AJ33     [get_ports "DDR4_C0_DQ41"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ41"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_46
set_property PACKAGE_PIN AH34     [get_ports "DDR4_C0_DM5"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DM5"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_46
set_property PACKAGE_PIN AJ34     [get_ports "DDR4_C0_RESET_C"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_46
set_property IOSTANDARD  LVCOS12 [get_ports "DDR4_C0_RESET_C"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_46
set_property PACKAGE_PIN AJ31     [get_ports "DDR4_C0_DQ33"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ33"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_46
set_property PACKAGE_PIN AK31     [get_ports "DDR4_C0_DQ38"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ38"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_46
set_property PACKAGE_PIN AG29     [get_ports "DDR4_C0_DQ37"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ37"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_46
set_property PACKAGE_PIN AG30     [get_ports "DDR4_C0_DQ35"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ35"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_46
set_property PACKAGE_PIN AH28     [get_ports "DDR4_C0_DQS4_T"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_46
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS4_T"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_46
set_property PACKAGE_PIN AH29     [get_ports "DDR4_C0_DQS4_C"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_46
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C0_DQS4_C"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_46
set_property PACKAGE_PIN AJ29     [get_ports "DDR4_C0_DQ34"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ34"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_46
set_property PACKAGE_PIN AJ30     [get_ports "DDR4_C0_DQ39"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ39"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_46
set_property PACKAGE_PIN AJ28     [get_ports "DDR4_C0_DQ36"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ36"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_46
set_property PACKAGE_PIN AK28     [get_ports "DDR4_C0_DQ32"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DQ32"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_46
set_property PACKAGE_PIN AK26     [get_ports "VRP_46"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_46
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_46"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_46
set_property PACKAGE_PIN AJ27     [get_ports "DDR4_C0_DM4"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_46
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C0_DM4"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_46
set_property PACKAGE_PIN AK27     [get_ports "RANK_46_PIN_AK27"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L1N_T0L_N1_DBC_46
set_property IOSTANDARD  SSTL12_DCI [get_ports "RANK_46_PIN_AK27"] ;# Bank  46 VCCO - VCC1V2_FPGA - IO_L1N_T0L_N1_DBC_46
#Other net   PACKAGE_PIN AB31     - VREF_46                   Bank  46 - VREF_46
set_property PACKAGE_PIN F33      [get_ports "DDR4_C2_DQ29"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ29"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_51
set_property PACKAGE_PIN E33      [get_ports "DDR4_C2_DQ31"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ31"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_51
set_property PACKAGE_PIN F32      [get_ports "DDR4_C2_DQ30"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ30"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_51
set_property PACKAGE_PIN E32      [get_ports "DDR4_C2_DQ28"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ28"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_51
set_property PACKAGE_PIN J33      [get_ports "DDR4_C2_DQS3_T"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_51
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS3_T"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_51
set_property PACKAGE_PIN H33      [get_ports "DDR4_C2_DQS3_C"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_51
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS3_C"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_51
set_property PACKAGE_PIN H32      [get_ports "DDR4_C2_DQ24"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ24"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_51
set_property PACKAGE_PIN G32      [get_ports "DDR4_C2_DQ26"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ26"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_51
set_property PACKAGE_PIN H31      [get_ports "DDR4_C2_DQ27"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ27"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_51
set_property PACKAGE_PIN G31      [get_ports "DDR4_C2_DQ25"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ25"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_51
set_property PACKAGE_PIN G30      [get_ports "DDR4_C2_DM3"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DM3"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_51
set_property PACKAGE_PIN L33      [get_ports "DDR4_C2_DQ20"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ20"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_51
set_property PACKAGE_PIN K33      [get_ports "DDR4_C2_DQ17"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ17"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_51
set_property PACKAGE_PIN K31      [get_ports "DDR4_C2_DQ16"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ16"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_51
set_property PACKAGE_PIN J31      [get_ports "DDR4_C2_DQ21"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ21"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_51
set_property PACKAGE_PIN K30      [get_ports "DDR4_C2_DQS2_T"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_51
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS2_T"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_51
set_property PACKAGE_PIN J30      [get_ports "DDR4_C2_DQS2_C"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_51
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS2_C"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_51
set_property PACKAGE_PIN M30      [get_ports "DDR4_C2_DQ19"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ19"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_51
set_property PACKAGE_PIN L30      [get_ports "DDR4_C2_DQ23"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ23"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_51
set_property PACKAGE_PIN L32      [get_ports "DDR4_C2_DQ18"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ18"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_51
set_property PACKAGE_PIN K32      [get_ports "DDR4_C2_DQ22"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ22"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_51
set_property PACKAGE_PIN M31      [get_ports "DDR4_C2_DM2"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DM2"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_51
set_property PACKAGE_PIN M32      [get_ports "RANK51_PIN_M32"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_51
set_property IOSTANDARD  SSTL12_DCI [get_ports "RANK51_PIN_M32"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_51
set_property PACKAGE_PIN N32      [get_ports "DDR4_C2_DQ14"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ14"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_51
set_property PACKAGE_PIN N33      [get_ports "DDR4_C2_DQ9"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ9"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_51
set_property PACKAGE_PIN P31      [get_ports "DDR4_C2_DQ11"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ11"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_51
set_property PACKAGE_PIN N31      [get_ports "DDR4_C2_DQ12"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ12"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_51
set_property PACKAGE_PIN M34      [get_ports "DDR4_C2_DQS1_T"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_51
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS1_T"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_51
set_property PACKAGE_PIN L34      [get_ports "DDR4_C2_DQS1_C"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_51
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS1_C"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_51
set_property PACKAGE_PIN P34      [get_ports "DDR4_C2_DQ10"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ10"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_51
set_property PACKAGE_PIN N34      [get_ports "DDR4_C2_DQ8"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ8"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_51
set_property PACKAGE_PIN R31      [get_ports "DDR4_C2_DQ15"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ15"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_51
set_property PACKAGE_PIN R32      [get_ports "DDR4_C2_DQ13"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ13"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_51
set_property PACKAGE_PIN R30      [get_ports "DDR4_C2_DM1"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DM1"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_51
set_property PACKAGE_PIN U30      [get_ports "DDR4_C2_DQ7"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ7"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_51
set_property PACKAGE_PIN T30      [get_ports "DDR4_C2_DQ4"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ4"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_51
set_property PACKAGE_PIN V31      [get_ports "DDR4_C2_DQ5"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ5"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_51
set_property PACKAGE_PIN U31      [get_ports "DDR4_C2_DQ3"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ3"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_51
set_property PACKAGE_PIN V32      [get_ports "DDR4_C2_DQS0_T"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_51
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS0_T"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_51
set_property PACKAGE_PIN V33      [get_ports "DDR4_C2_DQS0_C"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_51
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS0_C"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_51
set_property PACKAGE_PIN U32      [get_ports "DDR4_C2_DQ6"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ6"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_51
set_property PACKAGE_PIN T32      [get_ports "DDR4_C2_DQ1"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ1"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_51
set_property PACKAGE_PIN T33      [get_ports "DDR4_C2_DQ2"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ2"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_51
set_property PACKAGE_PIN R33      [get_ports "DDR4_C2_DQ0"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ0"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_51
set_property PACKAGE_PIN V34      [get_ports "VRP_50"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_51
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_50"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_51
set_property PACKAGE_PIN U34      [get_ports "DDR4_C2_DM0"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_51
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DM0"] ;# Bank  51 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_51
#Other net   PACKAGE_PIN U29      - VREF_50                   Bank  51 - VREF_51
set_property PACKAGE_PIN D31      [get_ports "DDR4_C2_A14_WE_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A14_WE_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_52
set_property PACKAGE_PIN C31      [get_ports "DDR4_C2_A0"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A0"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_52
set_property PACKAGE_PIN B31      [get_ports "DDR4_C2_A2"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_T3U_N12_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A2"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_T3U_N12_52
set_property PACKAGE_PIN C32      [get_ports "DDR4_C2_A8"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A8"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_52
set_property PACKAGE_PIN B32      [get_ports "DDR4_C2_A10"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A10"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_52
set_property PACKAGE_PIN A32      [get_ports "DDR4_C2_A16_RAS_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A16_RAS_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_52
set_property PACKAGE_PIN A33      [get_ports "DDR4_C2_A11"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A11"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_52
set_property PACKAGE_PIN D33      [get_ports "DDR4_C2_A15_CAS_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A15_CAS_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_52
set_property PACKAGE_PIN C33      [get_ports "DDR4_C2_A13"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A13"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_52
set_property PACKAGE_PIN D34      [get_ports "DDR4_C2_A9"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A9"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_52
set_property PACKAGE_PIN C34      [get_ports "DDR4_C2_A3"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A3"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_52
set_property PACKAGE_PIN B34      [get_ports "DDR4_C2_A12"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A12"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_52
set_property PACKAGE_PIN A34      [get_ports "DDR4_C2_A7"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L19N_T3L_N1_DBC_AD9N_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A7"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L19N_T3L_N1_DBC_AD9N_52
set_property PACKAGE_PIN E35      [get_ports "DDR4_C2_A4"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A4"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_52
set_property PACKAGE_PIN D35      [get_ports "DDR4_C2_A1"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A1"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_52
set_property PACKAGE_PIN B35      [get_ports "DDR4_C2_A6"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A6"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_52
set_property PACKAGE_PIN A35      [get_ports "DDR4_C2_A5"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_A5"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_52
set_property PACKAGE_PIN B36      [get_ports "DDR4_C2_CK_T"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_52
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "DDR4_C2_CK_T"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_52
set_property PACKAGE_PIN B37      [get_ports "DDR4_C2_CK_C"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_52
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "DDR4_C2_CK_C"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_52
set_property PACKAGE_PIN A37      [get_ports "DDR4_C2_BG0"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_BG0"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_52
set_property PACKAGE_PIN A38      [get_ports "DDR4_C2_ACT_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_ACT_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_52
set_property PACKAGE_PIN E36      [get_ports "DDR4_C2_BA0"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_BA0"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_52
set_property PACKAGE_PIN D36      [get_ports "DDR4_C2_BA1"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_BA1"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_52
set_property PACKAGE_PIN E37      [get_ports "DDR4_C2_ALERT_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_T2U_N12_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_ALERT_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_T2U_N12_52
set_property PACKAGE_PIN C36      [get_ports "SYSCLK2_300_P"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_52
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "SYSCLK2_300_P"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_52
set_property PACKAGE_PIN C37      [get_ports "SYSCLK2_300_N"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_52
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "SYSCLK2_300_N"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_52
set_property PACKAGE_PIN C38      [get_ports "DDR4_C2_DQ64"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_52
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ64"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_52
set_property PACKAGE_PIN C39      [get_ports "DDR4_C2_DQ65"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_52
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ65"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_52
set_property PACKAGE_PIN F38      [get_ports "DDR4_C2_CKE"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_T1U_N12_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_CKE"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_T1U_N12_52
set_property PACKAGE_PIN E38      [get_ports "DDR4_C2_DQ66"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_52
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ66"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_52
set_property PACKAGE_PIN D38      [get_ports "DDR4_C2_DQ67"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_52
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ67"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_52
set_property PACKAGE_PIN B39      [get_ports "DDR4_C2_DQS8_T"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_52
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS8_T"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_52
set_property PACKAGE_PIN A39      [get_ports "DDR4_C2_DQS8_C"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_52
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS8_C"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_52
set_property PACKAGE_PIN B40      [get_ports "DDR4_C2_DQ68"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_52
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ68"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_52
set_property PACKAGE_PIN A40      [get_ports "DDR4_C2_DQ69"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_52
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ69"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_52
set_property PACKAGE_PIN E39      [get_ports "DDR4_C2_DQ70"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_52
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ70"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_52
set_property PACKAGE_PIN D39      [get_ports "DDR4_C2_DQ71"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_52
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ71"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_52
set_property PACKAGE_PIN E40      [get_ports "DDR4_C2_DM8"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_52
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DM8"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_52
set_property PACKAGE_PIN D40      [get_ports "DDR4_C2_ODT"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_ODT"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_52
set_property PACKAGE_PIN F34      [get_ports "DDR4_C2_CS_TOP_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_CS_TOP_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_52
set_property PACKAGE_PIN F35      [get_ports "DDR4_C2_CS_BOT_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_52
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C2_CS_BOT_B"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_52
set_property PACKAGE_PIN G35      [get_ports "VRP_51"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_52
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_51"] ;# Bank  52 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_52
#Other net   PACKAGE_PIN J34      - VREF51                    Bank  52 - VREF_52
set_property PACKAGE_PIN B30      [get_ports "DDR4_C2_DQ56"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ56"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_53
set_property PACKAGE_PIN A30      [get_ports "DDR4_C2_DQ63"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ63"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_53
set_property PACKAGE_PIN B29      [get_ports "DDR4_C2_DQ57"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ57"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_53
set_property PACKAGE_PIN A29      [get_ports "DDR4_C2_DQ58"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ58"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_53
set_property PACKAGE_PIN A27      [get_ports "DDR4_C2_DQS7_T"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_53
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS7_T"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_53
set_property PACKAGE_PIN A28      [get_ports "DDR4_C2_DQS7_C"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_53
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS7_C"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_53
set_property PACKAGE_PIN E30      [get_ports "DDR4_C2_DQ60"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ60"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_53
set_property PACKAGE_PIN D30      [get_ports "DDR4_C2_DQ61"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ61"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_53
set_property PACKAGE_PIN D29      [get_ports "DDR4_C2_DQ59"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ59"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_53
set_property PACKAGE_PIN C29      [get_ports "DDR4_C2_DQ62"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ62"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_53
set_property PACKAGE_PIN C27      [get_ports "DDR4_C2_DM7"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DM7"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_53
set_property PACKAGE_PIN E28      [get_ports "DDR4_C2_DQ51"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ51"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_53
set_property PACKAGE_PIN D28      [get_ports "DDR4_C2_DQ50"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ50"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_53
set_property PACKAGE_PIN F27      [get_ports "DDR4_C2_DQ48"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ48"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_53
set_property PACKAGE_PIN E27      [get_ports "DDR4_C2_DQ52"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ52"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_53
set_property PACKAGE_PIN F28      [get_ports "DDR4_C2_DQS6_T"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_53
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS6_T"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_53
set_property PACKAGE_PIN F29      [get_ports "DDR4_C2_DQS6_C"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_53
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS6_C"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_53
set_property PACKAGE_PIN H29      [get_ports "DDR4_C2_DQ53"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ53"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_53
set_property PACKAGE_PIN G29      [get_ports "DDR4_C2_DQ49"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ49"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_53
set_property PACKAGE_PIN G26      [get_ports "DDR4_C2_DQ54"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ54"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_53
set_property PACKAGE_PIN G27      [get_ports "DDR4_C2_DQ55"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ55"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_53
set_property PACKAGE_PIN J26      [get_ports "DDR4_C2_DM6"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DM6"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_53
set_property PACKAGE_PIN J28      [get_ports "DDR4_C2_DQ47"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ47"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_53
set_property PACKAGE_PIN J29      [get_ports "DDR4_C2_DQ42"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ42"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_53
set_property PACKAGE_PIN H27      [get_ports "DDR4_C2_DQ44"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ44"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_53
set_property PACKAGE_PIN H28      [get_ports "DDR4_C2_DQ45"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ45"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_53
set_property PACKAGE_PIN K26      [get_ports "DDR4_C2_DQS5_T"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_53
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS5_T"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_53
set_property PACKAGE_PIN K27      [get_ports "DDR4_C2_DQS5_C"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_53
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS5_C"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_53
set_property PACKAGE_PIN M27      [get_ports "DDR4_C2_DQ46"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ46"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_53
set_property PACKAGE_PIN L27      [get_ports "DDR4_C2_DQ43"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ43"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_53
set_property PACKAGE_PIN L28      [get_ports "DDR4_C2_DQ40"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ40"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_53
set_property PACKAGE_PIN K28      [get_ports "DDR4_C2_DQ41"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ41"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_53
set_property PACKAGE_PIN M29      [get_ports "DDR4_C2_DM5"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DM5"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_53
set_property PACKAGE_PIN L29      [get_ports "DDR4_C2_RESET_C"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_53
set_property IOSTANDARD  LVCMOS12 [get_ports "DDR4_C2_RESET_C"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_53
set_property PACKAGE_PIN P26      [get_ports "DDR4_C2_DQ33"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ33"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_53
set_property PACKAGE_PIN N26      [get_ports "DDR4_C2_DQ38"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ38"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_53
set_property PACKAGE_PIN P28      [get_ports "DDR4_C2_DQ37"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ37"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_53
set_property PACKAGE_PIN N28      [get_ports "DDR4_C2_DQ35"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ35"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_53
set_property PACKAGE_PIN P29      [get_ports "DDR4_C2_DQS4_T"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_53
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS4_T"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_53
set_property PACKAGE_PIN N29      [get_ports "DDR4_C2_DQS4_C"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_53
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C2_DQS4_C"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_53
set_property PACKAGE_PIN T26      [get_ports "DDR4_C2_DQ34"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ34"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_53
set_property PACKAGE_PIN R26      [get_ports "DDR4_C2_DQ39"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ39"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_53
set_property PACKAGE_PIN T27      [get_ports "DDR4_C2_DQ36"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ36"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_53
set_property PACKAGE_PIN R27      [get_ports "DDR4_C2_DQ32"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DQ32"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_53
set_property PACKAGE_PIN N27      [get_ports "VRP_52"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_53
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_52"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_53
set_property PACKAGE_PIN T28      [get_ports "DDR4_C2_DM4"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_53
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C2_DM4"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_53
set_property PACKAGE_PIN R28      [get_ports "RANK_52_PIN_R28"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L1N_T0L_N1_DBC_53
set_property IOSTANDARD  SSTL12_DCI [get_ports "RANK_52_PIN_R28"] ;# Bank  53 VCCO - VCC1V2_FPGA - IO_L1N_T0L_N1_DBC_53
#Other net   PACKAGE_PIN T29      - VREF_52                   Bank  53 - VREF_53
#Other net   PACKAGE_PIN AK25     - N17295924                 Bank  65 - VREF_65
set_property PACKAGE_PIN AY28     [get_ports "DDR4_RESET_GATING"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_A09_D25_65
set_property IOSTANDARD  LVCMOS18 [get_ports "DDR4_RESET_GATING"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L12N_T1U_N11_GC_A09_D25_65
set_property PACKAGE_PIN AW25     [get_ports "USER_LED_0"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L10P_T1U_N6_QBC_AD4P_A12_D28_65
set_property IOSTANDARD  LVCMOS18 [get_ports "USER_LED_0"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L10P_T1U_N6_QBC_AD4P_A12_D28_65
set_property PACKAGE_PIN AY25     [get_ports "USER_LED_1"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L10N_T1U_N7_QBC_AD4N_A13_D29_65
set_property IOSTANDARD  LVCMOS18 [get_ports "USER_LED_1"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L10N_T1U_N7_QBC_AD4N_A13_D29_65
set_property PACKAGE_PIN BA27     [get_ports "USER_LED_2"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L9P_T1L_N4_AD12P_A14_D30_65
set_property IOSTANDARD  LVCMOS18 [get_ports "USER_LED_2"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L9P_T1L_N4_AD12P_A14_D30_65
set_property PACKAGE_PIN BA28     [get_ports "USER_LED_3"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L9N_T1L_N5_AD12N_A15_D31_65
set_property IOSTANDARD  LVCMOS18 [get_ports "USER_LED_3"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L9N_T1L_N5_AD12N_A15_D31_65
set_property PACKAGE_PIN BB26     [get_ports "USER_LED_4"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L8P_T1L_N2_AD5P_A16_65
set_property IOSTANDARD  LVCMOS18 [get_ports "USER_LED_4"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L8P_T1L_N2_AD5P_A16_65
set_property PACKAGE_PIN BB27     [get_ports "USER_LED_5"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L8N_T1L_N3_AD5N_A17_65
set_property IOSTANDARD  LVCMOS18 [get_ports "USER_LED_5"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L8N_T1L_N3_AD5N_A17_65
set_property PACKAGE_PIN BA25     [get_ports "USER_LED_6"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L7P_T1L_N0_QBC_AD13P_A18_65
set_property IOSTANDARD  LVCMOS18 [get_ports "USER_LED_6"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L7P_T1L_N0_QBC_AD13P_A18_65
set_property PACKAGE_PIN BB25     [get_ports "USER_LED_7"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L7N_T1L_N1_QBC_AD13N_A19_65
set_property IOSTANDARD  LVCMOS18 [get_ports "USER_LED_7"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L7N_T1L_N1_QBC_AD13N_A19_65
set_property PACKAGE_PIN BE26     [get_ports "CPU_RESET"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L4N_T0U_N7_DBC_AD7N_A25_65
set_property IOSTANDARD  LVCMOS18 [get_ports "CPU_RESET"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L4N_T0U_N7_DBC_AD7N_A25_65
set_property PACKAGE_PIN BF28     [get_ports "TESTCLK_OUT"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L1P_T0L_N0_DBC_RS0_65
set_property IOSTANDARD  LVCMOS18 [get_ports "TESTCLK_OUT"] ;# Bank  65 VCCO - VCC1V8_FPGA - IO_L1P_T0L_N0_DBC_RS0_65
set_property PACKAGE_PIN AL20     [get_ports "DDR4_C1_DQ29"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ29"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_66
set_property PACKAGE_PIN AM20     [get_ports "DDR4_C1_DQ31"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ31"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_66
set_property PACKAGE_PIN AL19     [get_ports "DDR4_C1_DQ30"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ30"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_66
set_property PACKAGE_PIN AM19     [get_ports "DDR4_C1_DQ28"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ28"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_66
set_property PACKAGE_PIN AL17     [get_ports "DDR4_C1_DQS3_T"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_66
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS3_T"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_66
set_property PACKAGE_PIN AM17     [get_ports "DDR4_C1_DQS3_C"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_66
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS3_C"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_66
set_property PACKAGE_PIN AM16     [get_ports "DDR4_C1_DQ24"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ24"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_66
set_property PACKAGE_PIN AN16     [get_ports "DDR4_C1_DQ26"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ26"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_66
set_property PACKAGE_PIN AN19     [get_ports "DDR4_C1_DQ27"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ27"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_66
set_property PACKAGE_PIN AP19     [get_ports "DDR4_C1_DQ25"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ25"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_66
set_property PACKAGE_PIN AN18     [get_ports "DDR4_C1_DM3"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DM3"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_66
set_property PACKAGE_PIN AP20     [get_ports "DDR4_C1_DQ20"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ20"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_66
set_property PACKAGE_PIN AR20     [get_ports "DDR4_C1_DQ17"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ17"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_66
set_property PACKAGE_PIN AP18     [get_ports "DDR4_C1_DQ16"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ16"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_66
set_property PACKAGE_PIN AR18     [get_ports "DDR4_C1_DQ21"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ21"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_66
set_property PACKAGE_PIN AR17     [get_ports "DDR4_C1_DQS2_T"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_66
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS2_T"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_66
set_property PACKAGE_PIN AT17     [get_ports "DDR4_C1_DQS2_C"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_66
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS2_C"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_66
set_property PACKAGE_PIN AT18     [get_ports "DDR4_C1_DQ19"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ19"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_66
set_property PACKAGE_PIN AU17     [get_ports "DDR4_C1_DQ23"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ23"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_66
set_property PACKAGE_PIN AT20     [get_ports "DDR4_C1_DQ18"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ18"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_66
set_property PACKAGE_PIN AU20     [get_ports "DDR4_C1_DQ22"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ22"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_66
set_property PACKAGE_PIN AT19     [get_ports "DDR4_C1_DM2"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DM2"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_66
set_property PACKAGE_PIN AU19     [get_ports "DDR4_C1_RESET_C"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_66
set_property IOSTANDARD  LVCMOS12 [get_ports "DDR4_C1_RESET_C"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_66
set_property PACKAGE_PIN AV19     [get_ports "DDR4_C1_DQ14"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ14"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_66
set_property PACKAGE_PIN AW19     [get_ports "DDR4_C1_DQ9"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ9"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_66
set_property PACKAGE_PIN AV17     [get_ports "DDR4_C1_ALERT_B"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_T1U_N12_66
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_ALERT_B"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_T1U_N12_66
set_property PACKAGE_PIN AV18     [get_ports "DDR4_C1_DQ11"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ11"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_66
set_property PACKAGE_PIN AW18     [get_ports "DDR4_C1_DQ12"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ12"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_66
set_property PACKAGE_PIN AV21     [get_ports "DDR4_C1_DQS1_T"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_66
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS1_T"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_66
set_property PACKAGE_PIN AW21     [get_ports "DDR4_C1_DQS1_C"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_66
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS1_C"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_66
set_property PACKAGE_PIN AW20     [get_ports "DDR4_C1_DQ10"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ10"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_66
set_property PACKAGE_PIN AY20     [get_ports "DDR4_C1_DQ8"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ8"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_66
set_property PACKAGE_PIN AY18     [get_ports "DDR4_C1_DQ15"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ15"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_66
set_property PACKAGE_PIN BA18     [get_ports "DDR4_C1_DQ13"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ13"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_66
set_property PACKAGE_PIN AY17     [get_ports "DDR4_C1_DM1"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DM1"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_66
xeset_property PACKAGE_PIN BB19     [get_ports "DDR4_C1_DQ7"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ7"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_66
set_property PACKAGE_PIN BC18     [get_ports "DDR4_C1_DQ4"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ4"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_66
set_property PACKAGE_PIN BB17     [get_ports "DDR4_C1_DQ5"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ5"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_66
set_property PACKAGE_PIN BC17     [get_ports "DDR4_C1_DQ3"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ3"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_66
set_property PACKAGE_PIN BC19     [get_ports "DDR4_C1_DQS0_T"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_66
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS0_T"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_66
set_property PACKAGE_PIN BD19     [get_ports "DDR4_C1_DQS0_C"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_66
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS0_C"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_66
set_property PACKAGE_PIN BD18     [get_ports "DDR4_C1_DQ6"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ6"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_66
set_property PACKAGE_PIN BE18     [get_ports "DDR4_C1_DQ1"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ1"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_66
set_property PACKAGE_PIN BF19     [get_ports "DDR4_C1_DQ2"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ2"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_66
set_property PACKAGE_PIN BF18     [get_ports "DDR4_C1_DQ0"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ0"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_66
set_property PACKAGE_PIN BA19     [get_ports "VRP_66"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_66
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_66"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_66
set_property PACKAGE_PIN BE17     [get_ports "DDR4_C1_DM0"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_66
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DM0"] ;# Bank  66 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_66
#Other net   PACKAGE_PIN AL18     - VREF_66                   Bank  66 - VREF_66
set_property PACKAGE_PIN AL14     [get_ports "DDR4_C1_A14_WE_B"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A14_WE_B"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_67
set_property PACKAGE_PIN AM14     [get_ports "DDR4_C1_A0"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A0"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_67
set_property PACKAGE_PIN AT13     [get_ports "DDR4_C1_A2"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_T3U_N12_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A2"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_T3U_N12_67
set_property PACKAGE_PIN AL15     [get_ports "DDR4_C1_A8"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A8"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_67
set_property PACKAGE_PIN AM15     [get_ports "DDR4_C1_A10"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A10"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_67
set_property PACKAGE_PIN AP13     [get_ports "DDR4_C1_A16_RAS_B"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A16_RAS_B"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_67
set_property PACKAGE_PIN AR13     [get_ports "DDR4_C1_A11"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A11"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_67
set_property PACKAGE_PIN AN14     [get_ports "DDR4_C1_A15_CAS_B"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A15_CAS_B"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_67
set_property PACKAGE_PIN AN13     [get_ports "DDR4_C1_A13"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A13"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_67
set_property PACKAGE_PIN AP15     [get_ports "DDR4_C1_A9"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A9"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_67
set_property PACKAGE_PIN AP14     [get_ports "DDR4_C1_A3"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A3"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_67
set_property PACKAGE_PIN AR16     [get_ports "DDR4_C1_A12"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A12"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_67
set_property PACKAGE_PIN AR15     [get_ports "DDR4_C1_A7"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L19N_T3L_N1_DBC_AD9N_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A7"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L19N_T3L_N1_DBC_AD9N_67
set_property PACKAGE_PIN AU16     [get_ports "DDR4_C1_A4"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A4"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_67
set_property PACKAGE_PIN AV16     [get_ports "DDR4_C1_A1"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A1"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_67
set_property PACKAGE_PIN AT15     [get_ports "DDR4_C1_A6"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A6"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_67
set_property PACKAGE_PIN AU15     [get_ports "DDR4_C1_A5"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_A5"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_67
set_property PACKAGE_PIN AU14     [get_ports "DDR4_C1_CK_T"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_67
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "DDR4_C1_CK_T"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_67
set_property PACKAGE_PIN AV14     [get_ports "DDR4_C1_CK_C"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_67
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "DDR4_C1_CK_C"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_67
set_property PACKAGE_PIN AU13     [get_ports "DDR4_C1_BG0"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_BG0"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_67
set_property PACKAGE_PIN AV13     [get_ports "DDR4_C1_ACT_B"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_ACT_B"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_67
set_property PACKAGE_PIN AW16     [get_ports "DDR4_C1_BA0"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_BA0"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_67
set_property PACKAGE_PIN AW15     [get_ports "DDR4_C1_BA1"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_BA1"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_67
set_property PACKAGE_PIN AT14     [get_ports "DDR4_C1_CS_BOT_B"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_T2U_N12_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_CS_BOT_B"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_T2U_N12_67
set_property PACKAGE_PIN AW14     [get_ports "SYSCLK1_300_P"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_67
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "SYSCLK1_300_P"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_67
set_property PACKAGE_PIN AW13     [get_ports "SYSCLK1_300_N"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_67
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "SYSCLK1_300_N"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_67
set_property PACKAGE_PIN AY13     [get_ports "DDR4_C1_DQ47"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ47"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_67
set_property PACKAGE_PIN BA13     [get_ports "DDR4_C1_DQ42"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ42"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_67
set_property PACKAGE_PIN BB16     [get_ports "DDR4_C1_CKE"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_T1U_N12_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_CKE"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_T1U_N12_67
set_property PACKAGE_PIN BA15     [get_ports "DDR4_C1_DQ44"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ44"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_67
set_property PACKAGE_PIN BA14     [get_ports "DDR4_C1_DQ45"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ45"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_67
set_property PACKAGE_PIN BB15     [get_ports "DDR4_C1_DQS5_T"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_67
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "DDR4_C1_DQS5_T"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_67
set_property PACKAGE_PIN BB14     [get_ports "DDR4_C1_DQS5_C"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_67
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "DDR4_C1_DQS5_C"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_67
set_property PACKAGE_PIN AY16     [get_ports "DDR4_C1_DQ46"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ46"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_67
set_property PACKAGE_PIN AY15     [get_ports "DDR4_C1_DQ43"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ43"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_67
set_property PACKAGE_PIN AY12     [get_ports "DDR4_C1_DQ40"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ40"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_67
set_property PACKAGE_PIN AY11     [get_ports "DDR4_C1_DQ41"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ41"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_67
set_property PACKAGE_PIN BA12     [get_ports "DDR4_C1_DM5"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DM5"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_67
set_property PACKAGE_PIN BB12     [get_ports "DDR4_C1_ODT"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_ODT"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_67
set_property PACKAGE_PIN BC14     [get_ports "DDR4_C1_DQ33"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ33"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_67
set_property PACKAGE_PIN BC13     [get_ports "DDR4_C1_DQ38"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ38"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_67
set_property PACKAGE_PIN BD15     [get_ports "DDR4_C1_DQ37"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ37"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_67
set_property PACKAGE_PIN BD14     [get_ports "DDR4_C1_DQ35"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ35"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_67
set_property PACKAGE_PIN BD13     [get_ports "DDR4_C1_DQS4_T"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_67
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS4_T"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_67
set_property PACKAGE_PIN BE13     [get_ports "DDR4_C1_DQS4_C"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_67
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS4_C"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_67
set_property PACKAGE_PIN BD16     [get_ports "DDR4_C1_DQ34"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ34"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_67
set_property PACKAGE_PIN BE16     [get_ports "DDR4_C1_DQ39"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ39"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_67
set_property PACKAGE_PIN BE15     [get_ports "DDR4_C1_DQ36"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ36"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_67
set_property PACKAGE_PIN BF15     [get_ports "DDR4_C1_DQ32"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ32"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_67
set_property PACKAGE_PIN BC16     [get_ports "VRP_67"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_67
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_67"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_67
set_property PACKAGE_PIN BF14     [get_ports "DDR4_C1_DM4"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_67
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DM4"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_67
set_property PACKAGE_PIN BF13     [get_ports "DDR4_C1_CS_TOP_B"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L1N_T0L_N1_DBC_67
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C1_CS_TOP_B"] ;# Bank  67 VCCO - VCC1V2_FPGA - IO_L1N_T0L_N1_DBC_67
#Other net   PACKAGE_PIN AL13     - VREF67                    Bank  67 - VREF_67
set_property PACKAGE_PIN BA9      [get_ports "DDR4_C1_DQ56"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ56"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_68
set_property PACKAGE_PIN BA8      [get_ports "DDR4_C1_DQ63"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ63"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_68
set_property PACKAGE_PIN BB9      [get_ports "DDR4_C1_DQ57"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ57"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_68
set_property PACKAGE_PIN BC9      [get_ports "DDR4_C1_DQ58"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ58"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_68
set_property PACKAGE_PIN BA7      [get_ports "DDR4_C1_DQS7_T"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_68
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS7_T"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_68
set_property PACKAGE_PIN BB7      [get_ports "DDR4_C1_DQS7_C"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_68
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS7_C"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_68
set_property PACKAGE_PIN BC8      [get_ports "DDR4_C1_DQ60"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ60"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_68
set_property PACKAGE_PIN BC7      [get_ports "DDR4_C1_DQ61"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ61"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_68
set_property PACKAGE_PIN BB11     [get_ports "DDR4_C1_DQ59"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ59"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_68
set_property PACKAGE_PIN BB10     [get_ports "DDR4_C1_DQ62"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ62"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_68
set_property PACKAGE_PIN BC12     [get_ports "DDR4_C1_DM7"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DM7"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_68
set_property PACKAGE_PIN BD9      [get_ports "DDR4_C1_DQ51"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ51"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_68
set_property PACKAGE_PIN BD8      [get_ports "DDR4_C1_DQ50"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ50"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_68
set_property PACKAGE_PIN BE12     [get_ports "DDR4_C1_DQ48"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ48"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_68
set_property PACKAGE_PIN BF12     [get_ports "DDR4_C1_DQ52"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ52"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_68
set_property PACKAGE_PIN BE11     [get_ports "DDR4_C1_DQS6_T"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_68
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS6_T"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_68
set_property PACKAGE_PIN BE10     [get_ports "DDR4_C1_DQS6_C"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_68
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C1_DQS6_C"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_68
set_property PACKAGE_PIN BF10     [get_ports "DDR4_C1_DQ53"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ53"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_68
set_property PACKAGE_PIN BF9      [get_ports "DDR4_C1_DQ49"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ49"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_68
set_property PACKAGE_PIN BE8      [get_ports "DDR4_C1_DQ54"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ54"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_68
set_property PACKAGE_PIN BF8      [get_ports "DDR4_C1_DQ55"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DQ55"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_68
set_property PACKAGE_PIN BD10     [get_ports "VRP68"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_68
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP68"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_68
set_property PACKAGE_PIN BE7      [get_ports "DDR4_C1_DM6"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_68
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C1_DM6"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_68
set_property PACKAGE_PIN BF7      [get_ports "RANK68_PIN_BF7"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L1N_T0L_N1_DBC_68
set_property IOSTANDARD  SSTL12_DCI [get_ports "RANK68_PIN_BF7"] ;# Bank  68 VCCO - VCC1V2_FPGA - IO_L1N_T0L_N1_DBC_68
#Other net   PACKAGE_PIN BA10     - VREF68                    Bank  68 - VREF_68
set_property PACKAGE_PIN B17      [get_ports "DDR4_C3_DQ29"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ29"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_71
set_property PACKAGE_PIN A17      [get_ports "DDR4_C3_DQ31"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_71
set_property IOSTANDARD  POD12_sDCI [get_ports "DDR4_C3_DQ31"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_71
set_property PACKAGE_PIN C16      [get_ports "DDR4_C3_DQ30"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ30"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_71
set_property PACKAGE_PIN B16      [get_ports "DDR4_C3_DQ28"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ28"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_71
set_property PACKAGE_PIN B15      [get_ports "DDR4_C3_DQS3_T"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_71
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS3_T"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_71
set_property PACKAGE_PIN A15      [get_ports "DDR4_C3_DQS3_C"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_71
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS3_C"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_71
set_property PACKAGE_PIN A14      [get_ports "DDR4_C3_DQ24"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ24"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_71
set_property PACKAGE_PIN A13      [get_ports "DDR4_C3_DQ26"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ26"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_71
set_property PACKAGE_PIN C14      [get_ports "DDR4_C3_DQ27"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ27"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_71
set_property PACKAGE_PIN B14      [get_ports "DDR4_C3_DQ25"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ25"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_71
set_property PACKAGE_PIN D13      [get_ports "DDR4_C3_DM3"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DM3"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_71
set_property PACKAGE_PIN E16      [get_ports "DDR4_C3_DQ20"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ20"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_71
set_property PACKAGE_PIN D16      [get_ports "DDR4_C3_DQ17"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ17"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_71
set_property PACKAGE_PIN E15      [get_ports "DDR4_C3_DQ16"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ16"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_71
set_property PACKAGE_PIN D15      [get_ports "DDR4_C3_DQ21"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ21"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_71
set_property PACKAGE_PIN G17      [get_ports "DDR4_C3_DQS2_T"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_71
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS2_T"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_71
set_property PACKAGE_PIN G16      [get_ports "DDR4_C3_DQS2_C"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_71
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS2_C"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_71
set_property PACKAGE_PIN F13      [get_ports "DDR4_C3_DQ19"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ19"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_71
set_property PACKAGE_PIN E13      [get_ports "DDR4_C3_DQ23"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ23"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_71
set_property PACKAGE_PIN G15      [get_ports "DDR4_C3_DQ18"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ18"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_71
set_property PACKAGE_PIN F15      [get_ports "DDR4_C3_DQ22"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ22"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_71
set_property PACKAGE_PIN G14      [get_ports "DDR4_C3_DM2"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DM2"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_71
set_property PACKAGE_PIN F14      [get_ports "RANK70_PIN_F14"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_71
set_property IOSTANDARD  SSTL12_DCI [get_ports "RANK70_PIN_F14"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_71
set_property PACKAGE_PIN J16      [get_ports "DDR4_C3_DQ14"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ14"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_71
set_property PACKAGE_PIN J15      [get_ports "DDR4_C3_DQ9"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ9"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_71
set_property PACKAGE_PIN J14      [get_ports "DDR4_C3_DQ11"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ11"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_71
set_property PACKAGE_PIN H14      [get_ports "DDR4_C3_DQ12"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ12"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_71
set_property PACKAGE_PIN H17      [get_ports "DDR4_C3_DQS1_T"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_71
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS1_T"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_71
set_property PACKAGE_PIN H16      [get_ports "DDR4_C3_DQS1_C"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_71
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS1_C"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_71
set_property PACKAGE_PIN J13      [get_ports "DDR4_C3_DQ10"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ10"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_71
set_property PACKAGE_PIN H13      [get_ports "DDR4_C3_DQ8"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ8"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_71
set_property PACKAGE_PIN K16      [get_ports "DDR4_C3_DQ15"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ15"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_71
set_property PACKAGE_PIN K15      [get_ports "DDR4_C3_DQ13"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ13"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_71
set_property PACKAGE_PIN L13      [get_ports "DDR4_C3_DM1"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DM1"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_71
set_property PACKAGE_PIN N16      [get_ports "DDR4_C3_DQ7"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ7"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_71
set_property PACKAGE_PIN M16      [get_ports "DDR4_C3_DQ4"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ4"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_71
set_property PACKAGE_PIN M14      [get_ports "DDR4_C3_DQ5"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ5"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_71
set_property PACKAGE_PIN L14      [get_ports "DDR4_C3_DQ3"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ3"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_71
set_property PACKAGE_PIN R16      [get_ports "DDR4_C3_DQS0_T"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_71
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS0_T"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_71
set_property PACKAGE_PIN P16      [get_ports "DDR4_C3_DQS0_C"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_71
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS0_C"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_71
set_property PACKAGE_PIN R15      [get_ports "DDR4_C3_DQ6"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ6"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_71
set_property PACKAGE_PIN P15      [get_ports "DDR4_C3_DQ1"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ1"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_71
set_property PACKAGE_PIN P14      [get_ports "DDR4_C3_DQ2"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ2"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_71
set_property PACKAGE_PIN N14      [get_ports "DDR4_C3_DQ0"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ0"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_71
set_property PACKAGE_PIN M15      [get_ports "VRP_70"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_71
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_70"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_71
set_property PACKAGE_PIN P13      [get_ports "DDR4_C3_DM0"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_71
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DM0"] ;# Bank  71 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_71
#Other net   PACKAGE_PIN R13      - VREF_70                   Bank  71 - VREF_71
set_property PACKAGE_PIN B20      [get_ports "DDR4_C3_A14_WE_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A14_WE_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_72
set_property PACKAGE_PIN A20      [get_ports "DDR4_C3_A0"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A0"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_72
set_property PACKAGE_PIN A18      [get_ports "DDR4_C3_A2"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_T3U_N12_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A2"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_T3U_N12_72
set_property PACKAGE_PIN B19      [get_ports "DDR4_C3_A8"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A8"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_72
set_property PACKAGE_PIN A19      [get_ports "DDR4_C3_A10"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A10"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_72
set_property PACKAGE_PIN D18      [get_ports "DDR4_C3_A16_RAS_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A16_RAS_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_72
set_property PACKAGE_PIN C18      [get_ports "DDR4_C3_A11"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A11"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_72
set_property PACKAGE_PIN C21      [get_ports "DDR4_C3_A15_CAS_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A15_CAS_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_72
set_property PACKAGE_PIN B21      [get_ports "DDR4_C3_A13"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A13"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_72
set_property PACKAGE_PIN D21      [get_ports "DDR4_C3_A9"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A9"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_72
set_property PACKAGE_PIN D20      [get_ports "DDR4_C3_A3"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A3"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_72
set_property PACKAGE_PIN D19      [get_ports "DDR4_C3_A12"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A12"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_72
set_property PACKAGE_PIN C19      [get_ports "DDR4_C3_A7"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L19N_T3L_N1_DBC_AD9N_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A7"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L19N_T3L_N1_DBC_AD9N_72
set_property PACKAGE_PIN F18      [get_ports "DDR4_C3_A4"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A4"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_72
set_property PACKAGE_PIN F17      [get_ports "DDR4_C3_A1"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A1"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_72
set_property PACKAGE_PIN E21      [get_ports "DDR4_C3_A6"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A6"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_72
set_property PACKAGE_PIN E20      [get_ports "DDR4_C3_A5"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_A5"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_72
set_property PACKAGE_PIN E18      [get_ports "DDR4_C3_CK_T"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_72
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "DDR4_C3_CK_T"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_72
set_property PACKAGE_PIN E17      [get_ports "DDR4_C3_CK_C"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_72
set_property IOSTANDARD  DIFF_SSTL12_DCI [get_ports "DDR4_C3_CK_C"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_72
set_property PACKAGE_PIN F20      [get_ports "DDR4_C3_BG0"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_BG0"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_72
set_property PACKAGE_PIN F19      [get_ports "DDR4_C3_ACT_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_ACT_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_72
set_property PACKAGE_PIN G20      [get_ports "DDR4_C3_BA0"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_BA0"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_72
set_property PACKAGE_PIN G19      [get_ports "DDR4_C3_BA1"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_BA1"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_72
set_property PACKAGE_PIN G21      [get_ports "DDR4_C3_ALERT_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_T2U_N12_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_ALERT_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_T2U_N12_72
set_property PACKAGE_PIN H19      [get_ports "SYSCLK3_300_P"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_72
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "SYSCLK3_300_P"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_72
set_property PACKAGE_PIN H18      [get_ports "SYSCLK3_300_N"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_72
set_property IOSTANDARD  DIFF_SSTL12 [get_ports "SYSCLK3_300_N"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L13N_T2L_N1_GC_QBC_72
set_property PACKAGE_PIN J20      [get_ports "DDR4_C3_DQ64"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_72
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ64"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_72
set_property PACKAGE_PIN J19      [get_ports "DDR4_C3_DQ65"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_72
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ65"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_72
set_property PACKAGE_PIN K21      [get_ports "DDR4_C3_CKE"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_T1U_N12_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_CKE"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_T1U_N12_72
set_property PACKAGE_PIN K18      [get_ports "DDR4_C3_DQ66"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_72
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ66"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_72
set_property PACKAGE_PIN J18      [get_ports "DDR4_C3_DQ67"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_72
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ67"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_72
set_property PACKAGE_PIN J21      [get_ports "DDR4_C3_DQS8_T"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_72
set_property IOSTANDARD   DIFF_POD12 [get_ports "DDR4_C3_DQS8_T"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_72
set_property PACKAGE_PIN H21      [get_ports "DDR4_C3_DQS8_C"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_72
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS8_C"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_72
set_property PACKAGE_PIN L20      [get_ports "DDR4_C3_DQ68"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_72
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ68"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_72
set_property PACKAGE_PIN K20      [get_ports "DDR4_C3_DQ69"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_72
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ69"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_72
set_property PACKAGE_PIN L19      [get_ports "DDR4_C3_DQ70"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_72
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ70"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_72
set_property PACKAGE_PIN L18      [get_ports "DDR4_C3_DQ71"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_72
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ71"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_72
set_property PACKAGE_PIN L17      [get_ports "DDR4_C3_DM8"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_72
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DM8"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_72
set_property PACKAGE_PIN K17      [get_ports "DDR4_C3_ODT"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_ODT"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_72
set_property PACKAGE_PIN N21      [get_ports "DDR4_C3_CS_TOP_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_CS_TOP_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_72
set_property PACKAGE_PIN M21      [get_ports "DDR4_C3_CS_BOT_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_72
set_property IOSTANDARD  SSTL12_DCI [get_ports "DDR4_C3_CS_BOT_B"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_72
set_property PACKAGE_PIN R18      [get_ports "VRP_71"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_72
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_71"] ;# Bank  72 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_72
#Other net   PACKAGE_PIN R17      - VREF71                    Bank  72 - VREF_72
set_property PACKAGE_PIN B25      [get_ports "DDR4_C3_DQ56"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ56"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L24P_T3U_N10_73
set_property PACKAGE_PIN A25      [get_ports "DDR4_C3_DQ63"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ63"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L24N_T3U_N11_73
set_property PACKAGE_PIN B24      [get_ports "DDR4_C3_DQ57"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ57"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L23P_T3U_N8_73
set_property PACKAGE_PIN A24      [get_ports "DDR4_C3_DQ58"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ58"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L23N_T3U_N9_73
set_property PACKAGE_PIN A23      [get_ports "DDR4_C3_DQS7_T"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_73
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS7_T"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L22P_T3U_N6_DBC_AD0P_73
set_property PACKAGE_PIN A22      [get_ports "DDR4_C3_DQS7_C"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_73
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS7_C"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L22N_T3U_N7_DBC_AD0N_73
set_property PACKAGE_PIN C26      [get_ports "DDR4_C3_DQ60"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ60"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L21P_T3L_N4_AD8P_73
set_property PACKAGE_PIN B26      [get_ports "DDR4_C3_DQ61"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ61"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L21N_T3L_N5_AD8N_73
set_property PACKAGE_PIN C24      [get_ports "DDR4_C3_DQ59"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ59"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L20P_T3L_N2_AD1P_73
set_property PACKAGE_PIN C23      [get_ports "DDR4_C3_DQ62"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ62"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L20N_T3L_N3_AD1N_73
set_property PACKAGE_PIN C22      [get_ports "DDR4_C3_DM7"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DM7"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L19P_T3L_N0_DBC_AD9P_73
set_property PACKAGE_PIN E25      [get_ports "DDR4_C3_DQ51"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ51"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L18P_T2U_N10_AD2P_73
set_property PACKAGE_PIN D25      [get_ports "DDR4_C3_DQ50"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ50"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L18N_T2U_N11_AD2N_73
set_property PACKAGE_PIN D24      [get_ports "DDR4_C3_DQ48"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ48"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L17P_T2U_N8_AD10P_73
set_property PACKAGE_PIN D23      [get_ports "DDR4_C3_DQ52"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ52"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L17N_T2U_N9_AD10N_73
set_property PACKAGE_PIN E23      [get_ports "DDR4_C3_DQS6_T"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_73
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS6_T"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L16P_T2U_N6_QBC_AD3P_73
set_property PACKAGE_PIN E22      [get_ports "DDR4_C3_DQS6_C"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_73
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS6_C"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L16N_T2U_N7_QBC_AD3N_73
set_property PACKAGE_PIN G22      [get_ports "DDR4_C3_DQ53"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ53"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L15P_T2L_N4_AD11P_73
set_property PACKAGE_PIN F22      [get_ports "DDR4_C3_DQ49"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ49"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L15N_T2L_N5_AD11N_73
set_property PACKAGE_PIN F24      [get_ports "DDR4_C3_DQ54"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ54"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L14P_T2L_N2_GC_73
set_property PACKAGE_PIN F23      [get_ports "DDR4_C3_DQ55"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ55"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L14N_T2L_N3_GC_73
set_property PACKAGE_PIN G25      [get_ports "DDR4_C3_DM6"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DM6"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L13P_T2L_N0_GC_QBC_73
set_property PACKAGE_PIN J24      [get_ports "DDR4_C3_DQ47"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ47"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L12P_T1U_N10_GC_73
set_property PACKAGE_PIN H24      [get_ports "DDR4_C3_DQ42"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ42"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L12N_T1U_N11_GC_73
set_property PACKAGE_PIN J23      [get_ports "DDR4_C3_DQ44"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ44"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L11P_T1U_N8_GC_73
set_property PACKAGE_PIN H23      [get_ports "DDR4_C3_DQ45"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ45"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L11N_T1U_N9_GC_73
set_property PACKAGE_PIN K25      [get_ports "DDR4_C3_DQS5_T"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_73
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS5_T"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L10P_T1U_N6_QBC_AD4P_73
set_property PACKAGE_PIN J25      [get_ports "DDR4_C3_DQS5_C"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_73
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS5_C"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L10N_T1U_N7_QBC_AD4N_73
set_property PACKAGE_PIN L23      [get_ports "DDR4_C3_DQ46"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ46"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L9P_T1L_N4_AD12P_73
set_property PACKAGE_PIN K23      [get_ports "DDR4_C3_DQ43"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ43"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L9N_T1L_N5_AD12N_73
set_property PACKAGE_PIN L22      [get_ports "DDR4_C3_DQ40"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ40"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L8P_T1L_N2_AD5P_73
set_property PACKAGE_PIN K22      [get_ports "DDR4_C3_DQ41"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ41"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L8N_T1L_N3_AD5N_73
set_property PACKAGE_PIN L25      [get_ports "DDR4_C3_DM5"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DM5"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L7P_T1L_N0_QBC_AD13P_73
set_property PACKAGE_PIN L24      [get_ports "DDR4_C3_RESET_C"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_73
set_property IOSTANDARD  LVCMOS12 [get_ports "DDR4_C3_RESET_C"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L7N_T1L_N1_QBC_AD13N_73
set_property PACKAGE_PIN R25      [get_ports "DDR4_C3_DQ33"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ33"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L6P_T0U_N10_AD6P_73
set_property PACKAGE_PIN P25      [get_ports "DDR4_C3_DQ38"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ38"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L6N_T0U_N11_AD6N_73
set_property PACKAGE_PIN M25      [get_ports "DDR4_C3_DQ37"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ37"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L5P_T0U_N8_AD14P_73
set_property PACKAGE_PIN M24      [get_ports "DDR4_C3_DQ35"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ35"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L5N_T0U_N9_AD14N_73
set_property PACKAGE_PIN P24      [get_ports "DDR4_C3_DQS4_T"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_73
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS4_T"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L4P_T0U_N6_DBC_AD7P_73
set_property PACKAGE_PIN N24      [get_ports "DDR4_C3_DQS4_C"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_73
set_property IOSTANDARD  DIFF_POD12 [get_ports "DDR4_C3_DQS4_C"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L4N_T0U_N7_DBC_AD7N_73
set_property PACKAGE_PIN P23      [get_ports "DDR4_C3_DQ34"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ34"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L3P_T0L_N4_AD15P_73
set_property PACKAGE_PIN N23      [get_ports "DDR4_C3_DQ39"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ39"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L3N_T0L_N5_AD15N_73
set_property PACKAGE_PIN N22      [get_ports "DDR4_C3_DQ36"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ36"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L2P_T0L_N2_73
set_property PACKAGE_PIN M22      [get_ports "DDR4_C3_DQ32"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DQ32"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L2N_T0L_N3_73
set_property PACKAGE_PIN R23      [get_ports "VRP_72"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_73
set_property IOSTANDARD  LVCMOSxx [get_ports "VRP_72"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_T0U_N12_VRP_73
set_property PACKAGE_PIN R21      [get_ports "DDR4_C3_DM4"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_73
set_property IOSTANDARD  POD12_DCI [get_ports "DDR4_C3_DM4"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L1P_T0L_N0_DBC_73
set_property PACKAGE_PIN P21      [get_ports "RANK_72_PIN_P21"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L1N_T0L_N1_DBC_73
set_property IOSTANDARD  SSTL12_DCI [get_ports "RANK_72_PIN_P21"] ;# Bank  73 VCCO - VCC1V2_FPGA - IO_L1N_T0L_N1_DBC_73
#Other net   PACKAGE_PIN R22      - VREF_72                   Bank  73 - VREF_73
et_property PACKAGE_PIN AV24     [get_ports "USER_SI570_CLOCK_P"] ;# Bank  84 VCCO - VCC1V8_FPGA - IO_L14P_T2L_N2_GC_84
set_property IOSTANDARD  LVDS_25     [get_ports "USER_SI570_CLOCK_P"] ;# Bank  84 VCCO - VCC1V8_FPGA - IO_L14P_T2L_N2_GC_84
set_property PACKAGE_PIN AW24     [get_ports "USER_SI570_CLOCK_N"] ;# Bank  84 VCCO - VCC1V8_FPGA - IO_L14N_T2L_N3_GC_84
set_property IOSTANDARD  LVDS_25     [get_ports "USER_SI570_CLOCK_N"] ;# Bank  84 VCCO - VCC1V8_FPGA - IO_L14N_T2L_N3_GC_84
#Other net   PACKAGE_PIN AL23     - No Connect                Bank  84 - VREF_84
#Other net   PACKAGE_PIN AY21     - N17282565                 Bank  94 - VREF_94
#Other net   PACKAGE_PIN BE42     - MGTAVTT_FPGA              Bank 128 - MGTAVTTRCAL_LS
#Other net   PACKAGE_PIN B42      - MGTAVTT_FPGA              Bank 133 - MGTAVTTRCAL_LN
#Other net   PACKAGE_PIN BA5      - MGTAVTT_FPGA              Bank 226 - MGTAVTTRCAL_RS
#Other net   PACKAGE_PIN C7       - MGTAVTT_FPGA              Bank 231 - MGTAVTTRCAL_RN

