
11281_1-wire_DHT11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037c4  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080039a8  080039a8  000049a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a58  08003a58  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003a58  08003a58  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003a58  08003a58  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a58  08003a58  00004a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a5c  08003a5c  00004a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003a60  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000068  08003ac8  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08003ac8  00005268  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000caa9  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002403  00000000  00000000  00011b3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  00013f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a2f  00000000  00000000  00014c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001af84  00000000  00000000  0001569f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001001d  00000000  00000000  00030623  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a5ee  00000000  00000000  00040640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dac2e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d30  00000000  00000000  000dac74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000de9a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000068 	.word	0x20000068
 8000200:	00000000 	.word	0x00000000
 8000204:	08003990 	.word	0x08003990

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000006c 	.word	0x2000006c
 8000220:	08003990 	.word	0x08003990

08000224 <delay_us>:
#include"tim.h"

extern TIM_HandleTypeDef htim6;

void delay_us(uint16_t us)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b082      	sub	sp, #8
 8000228:	af00      	add	r7, sp, #0
 800022a:	4603      	mov	r3, r0
 800022c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim6 , 0);
 800022e:	4b0a      	ldr	r3, [pc, #40]	@ (8000258 <delay_us+0x34>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	2200      	movs	r2, #0
 8000234:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Base_Start(&htim6);
 8000236:	4808      	ldr	r0, [pc, #32]	@ (8000258 <delay_us+0x34>)
 8000238:	f001 fc90 	bl	8001b5c <HAL_TIM_Base_Start>


	while(__HAL_TIM_GET_COUNTER(&htim6) < us)
 800023c:	bf00      	nop
 800023e:	4b06      	ldr	r3, [pc, #24]	@ (8000258 <delay_us+0x34>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000244:	88fb      	ldrh	r3, [r7, #6]
 8000246:	429a      	cmp	r2, r3
 8000248:	d3f9      	bcc.n	800023e <delay_us+0x1a>
	{
	}

	HAL_TIM_Base_Stop(&htim6);
 800024a:	4803      	ldr	r0, [pc, #12]	@ (8000258 <delay_us+0x34>)
 800024c:	f001 fcde 	bl	8001c0c <HAL_TIM_Base_Stop>
}
 8000250:	bf00      	nop
 8000252:	3708      	adds	r7, #8
 8000254:	46bd      	mov	sp, r7
 8000256:	bd80      	pop	{r7, pc}
 8000258:	20000088 	.word	0x20000088

0800025c <Check>:
#include"main.h"
#include"dht11.h"
#include"delay_us.h"

uint8_t Check(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
	Wire_L();
 8000260:	2200      	movs	r2, #0
 8000262:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000266:	4817      	ldr	r0, [pc, #92]	@ (80002c4 <Check+0x68>)
 8000268:	f000 ffff 	bl	800126a <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800026c:	2014      	movs	r0, #20
 800026e:	f000 fbdd 	bl	8000a2c <HAL_Delay>

	Wire_H();
 8000272:	2201      	movs	r2, #1
 8000274:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000278:	4812      	ldr	r0, [pc, #72]	@ (80002c4 <Check+0x68>)
 800027a:	f000 fff6 	bl	800126a <HAL_GPIO_WritePin>
	delay_us(30);
 800027e:	201e      	movs	r0, #30
 8000280:	f7ff ffd0 	bl	8000224 <delay_us>

	if(Read_Wire() == 0)
 8000284:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000288:	480e      	ldr	r0, [pc, #56]	@ (80002c4 <Check+0x68>)
 800028a:	f000 ffd7 	bl	800123c <HAL_GPIO_ReadPin>
 800028e:	4603      	mov	r3, r0
 8000290:	2b00      	cmp	r3, #0
 8000292:	d113      	bne.n	80002bc <Check+0x60>
	{
		while(Read_Wire() == 0)
 8000294:	bf00      	nop
 8000296:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800029a:	480a      	ldr	r0, [pc, #40]	@ (80002c4 <Check+0x68>)
 800029c:	f000 ffce 	bl	800123c <HAL_GPIO_ReadPin>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d0f7      	beq.n	8000296 <Check+0x3a>
		{
		}
		while(Read_Wire() == 1)
 80002a6:	bf00      	nop
 80002a8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80002ac:	4805      	ldr	r0, [pc, #20]	@ (80002c4 <Check+0x68>)
 80002ae:	f000 ffc5 	bl	800123c <HAL_GPIO_ReadPin>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b01      	cmp	r3, #1
 80002b6:	d0f7      	beq.n	80002a8 <Check+0x4c>
		{
		}
		return 0;
 80002b8:	2300      	movs	r3, #0
 80002ba:	e000      	b.n	80002be <Check+0x62>
	}
	else
	{
		return 1;
 80002bc:	2301      	movs	r3, #1
	}
}
 80002be:	4618      	mov	r0, r3
 80002c0:	bd80      	pop	{r7, pc}
 80002c2:	bf00      	nop
 80002c4:	40012000 	.word	0x40012000

080002c8 <ReadOneByte>:

uint8_t ReadOneByte(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b082      	sub	sp, #8
 80002cc:	af00      	add	r7, sp, #0
	uint8_t receive;
	volatile int i = 0;
 80002ce:	2300      	movs	r3, #0
 80002d0:	603b      	str	r3, [r7, #0]
	uint8_t try = 0;
 80002d2:	2300      	movs	r3, #0
 80002d4:	71bb      	strb	r3, [r7, #6]
	for(i = 0 ; i < 8 ; i ++)
 80002d6:	2300      	movs	r3, #0
 80002d8:	603b      	str	r3, [r7, #0]
 80002da:	e035      	b.n	8000348 <ReadOneByte+0x80>
	{
		while(Read_Wire() == 0 && try < 100)
		{
			try ++;
 80002dc:	79bb      	ldrb	r3, [r7, #6]
 80002de:	3301      	adds	r3, #1
 80002e0:	71bb      	strb	r3, [r7, #6]
			delay_us(1);
 80002e2:	2001      	movs	r0, #1
 80002e4:	f7ff ff9e 	bl	8000224 <delay_us>
		while(Read_Wire() == 0 && try < 100)
 80002e8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80002ec:	481a      	ldr	r0, [pc, #104]	@ (8000358 <ReadOneByte+0x90>)
 80002ee:	f000 ffa5 	bl	800123c <HAL_GPIO_ReadPin>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d102      	bne.n	80002fe <ReadOneByte+0x36>
 80002f8:	79bb      	ldrb	r3, [r7, #6]
 80002fa:	2b63      	cmp	r3, #99	@ 0x63
 80002fc:	d9ee      	bls.n	80002dc <ReadOneByte+0x14>

		}

		delay_us(40);
 80002fe:	2028      	movs	r0, #40	@ 0x28
 8000300:	f7ff ff90 	bl	8000224 <delay_us>

		receive <<= 1;
 8000304:	79fb      	ldrb	r3, [r7, #7]
 8000306:	005b      	lsls	r3, r3, #1
 8000308:	71fb      	strb	r3, [r7, #7]

		if(Read_Wire() == 0)
 800030a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800030e:	4812      	ldr	r0, [pc, #72]	@ (8000358 <ReadOneByte+0x90>)
 8000310:	f000 ff94 	bl	800123c <HAL_GPIO_ReadPin>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d00a      	beq.n	8000330 <ReadOneByte+0x68>
		{
		}

		else if(Read_Wire() == 1)
 800031a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800031e:	480e      	ldr	r0, [pc, #56]	@ (8000358 <ReadOneByte+0x90>)
 8000320:	f000 ff8c 	bl	800123c <HAL_GPIO_ReadPin>
 8000324:	4603      	mov	r3, r0
 8000326:	2b01      	cmp	r3, #1
 8000328:	d102      	bne.n	8000330 <ReadOneByte+0x68>
		{
			receive += 1;
 800032a:	79fb      	ldrb	r3, [r7, #7]
 800032c:	3301      	adds	r3, #1
 800032e:	71fb      	strb	r3, [r7, #7]
		}

		while(Read_Wire() == 1)
 8000330:	bf00      	nop
 8000332:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000336:	4808      	ldr	r0, [pc, #32]	@ (8000358 <ReadOneByte+0x90>)
 8000338:	f000 ff80 	bl	800123c <HAL_GPIO_ReadPin>
 800033c:	4603      	mov	r3, r0
 800033e:	2b01      	cmp	r3, #1
 8000340:	d0f7      	beq.n	8000332 <ReadOneByte+0x6a>
	for(i = 0 ; i < 8 ; i ++)
 8000342:	683b      	ldr	r3, [r7, #0]
 8000344:	3301      	adds	r3, #1
 8000346:	603b      	str	r3, [r7, #0]
 8000348:	683b      	ldr	r3, [r7, #0]
 800034a:	2b07      	cmp	r3, #7
 800034c:	ddcc      	ble.n	80002e8 <ReadOneByte+0x20>
		}


	}

	return receive;
 800034e:	79fb      	ldrb	r3, [r7, #7]
}
 8000350:	4618      	mov	r0, r3
 8000352:	3708      	adds	r7, #8
 8000354:	46bd      	mov	sp, r7
 8000356:	bd80      	pop	{r7, pc}
 8000358:	40012000 	.word	0x40012000

0800035c <ReadData>:

uint8_t ReadData(uint8_t *buf)
{
 800035c:	b590      	push	{r4, r7, lr}
 800035e:	b085      	sub	sp, #20
 8000360:	af00      	add	r7, sp, #0
 8000362:	6078      	str	r0, [r7, #4]
	volatile uint8_t i = 0;
 8000364:	2300      	movs	r3, #0
 8000366:	73fb      	strb	r3, [r7, #15]
	if(Check() == 1)
 8000368:	f7ff ff78 	bl	800025c <Check>
 800036c:	4603      	mov	r3, r0
 800036e:	2b01      	cmp	r3, #1
 8000370:	d101      	bne.n	8000376 <ReadData+0x1a>
	{
		return 0xFF;
 8000372:	23ff      	movs	r3, #255	@ 0xff
 8000374:	e02b      	b.n	80003ce <ReadData+0x72>
	}

	for(i = 0 ; i < 5 ; i ++)
 8000376:	2300      	movs	r3, #0
 8000378:	73fb      	strb	r3, [r7, #15]
 800037a:	e00d      	b.n	8000398 <ReadData+0x3c>
	{
		buf[i] = ReadOneByte();
 800037c:	7bfb      	ldrb	r3, [r7, #15]
 800037e:	b2db      	uxtb	r3, r3
 8000380:	461a      	mov	r2, r3
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	189c      	adds	r4, r3, r2
 8000386:	f7ff ff9f 	bl	80002c8 <ReadOneByte>
 800038a:	4603      	mov	r3, r0
 800038c:	7023      	strb	r3, [r4, #0]
	for(i = 0 ; i < 5 ; i ++)
 800038e:	7bfb      	ldrb	r3, [r7, #15]
 8000390:	b2db      	uxtb	r3, r3
 8000392:	3301      	adds	r3, #1
 8000394:	b2db      	uxtb	r3, r3
 8000396:	73fb      	strb	r3, [r7, #15]
 8000398:	7bfb      	ldrb	r3, [r7, #15]
 800039a:	b2db      	uxtb	r3, r3
 800039c:	2b04      	cmp	r3, #4
 800039e:	d9ed      	bls.n	800037c <ReadData+0x20>
	}

	if (buf[0] + buf[1] + buf[2] + buf[3] == buf[4])
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	461a      	mov	r2, r3
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	3301      	adds	r3, #1
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	4413      	add	r3, r2
 80003ae:	687a      	ldr	r2, [r7, #4]
 80003b0:	3202      	adds	r2, #2
 80003b2:	7812      	ldrb	r2, [r2, #0]
 80003b4:	4413      	add	r3, r2
 80003b6:	687a      	ldr	r2, [r7, #4]
 80003b8:	3203      	adds	r2, #3
 80003ba:	7812      	ldrb	r2, [r2, #0]
 80003bc:	4413      	add	r3, r2
 80003be:	687a      	ldr	r2, [r7, #4]
 80003c0:	3204      	adds	r2, #4
 80003c2:	7812      	ldrb	r2, [r2, #0]
 80003c4:	4293      	cmp	r3, r2
 80003c6:	d101      	bne.n	80003cc <ReadData+0x70>
	{
		return 0;
 80003c8:	2300      	movs	r3, #0
 80003ca:	e000      	b.n	80003ce <ReadData+0x72>
	}

	else
	{
		return 1;
 80003cc:	2301      	movs	r3, #1
	}
}
 80003ce:	4618      	mov	r0, r3
 80003d0:	3714      	adds	r7, #20
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd90      	pop	{r4, r7, pc}
	...

080003d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b086      	sub	sp, #24
 80003dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003de:	f107 0308 	add.w	r3, r7, #8
 80003e2:	2200      	movs	r2, #0
 80003e4:	601a      	str	r2, [r3, #0]
 80003e6:	605a      	str	r2, [r3, #4]
 80003e8:	609a      	str	r2, [r3, #8]
 80003ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003ec:	4b18      	ldr	r3, [pc, #96]	@ (8000450 <MX_GPIO_Init+0x78>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	4a17      	ldr	r2, [pc, #92]	@ (8000450 <MX_GPIO_Init+0x78>)
 80003f2:	f043 0304 	orr.w	r3, r3, #4
 80003f6:	6193      	str	r3, [r2, #24]
 80003f8:	4b15      	ldr	r3, [pc, #84]	@ (8000450 <MX_GPIO_Init+0x78>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	f003 0304 	and.w	r3, r3, #4
 8000400:	607b      	str	r3, [r7, #4]
 8000402:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000404:	4b12      	ldr	r3, [pc, #72]	@ (8000450 <MX_GPIO_Init+0x78>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	4a11      	ldr	r2, [pc, #68]	@ (8000450 <MX_GPIO_Init+0x78>)
 800040a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800040e:	6193      	str	r3, [r2, #24]
 8000410:	4b0f      	ldr	r3, [pc, #60]	@ (8000450 <MX_GPIO_Init+0x78>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000418:	603b      	str	r3, [r7, #0]
 800041a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_11, GPIO_PIN_SET);
 800041c:	2201      	movs	r2, #1
 800041e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000422:	480c      	ldr	r0, [pc, #48]	@ (8000454 <MX_GPIO_Init+0x7c>)
 8000424:	f000 ff21 	bl	800126a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PG11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000428:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800042c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800042e:	2311      	movs	r3, #17
 8000430:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000432:	2300      	movs	r3, #0
 8000434:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000436:	2303      	movs	r3, #3
 8000438:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800043a:	f107 0308 	add.w	r3, r7, #8
 800043e:	4619      	mov	r1, r3
 8000440:	4804      	ldr	r0, [pc, #16]	@ (8000454 <MX_GPIO_Init+0x7c>)
 8000442:	f000 fd67 	bl	8000f14 <HAL_GPIO_Init>

}
 8000446:	bf00      	nop
 8000448:	3718      	adds	r7, #24
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
 800044e:	bf00      	nop
 8000450:	40021000 	.word	0x40021000
 8000454:	40012000 	.word	0x40012000

08000458 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file , char *ptr , int len)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b084      	sub	sp, #16
 800045c:	af00      	add	r7, sp, #0
 800045e:	60f8      	str	r0, [r7, #12]
 8000460:	60b9      	str	r1, [r7, #8]
 8000462:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1 , (uint8_t *)ptr , len , HAL_MAX_DELAY);
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	b29a      	uxth	r2, r3
 8000468:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800046c:	68b9      	ldr	r1, [r7, #8]
 800046e:	4804      	ldr	r0, [pc, #16]	@ (8000480 <_write+0x28>)
 8000470:	f001 fd34 	bl	8001edc <HAL_UART_Transmit>
	return len;
 8000474:	687b      	ldr	r3, [r7, #4]
}
 8000476:	4618      	mov	r0, r3
 8000478:	3710      	adds	r7, #16
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	200000d0 	.word	0x200000d0

08000484 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b084      	sub	sp, #16
 8000488:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800048a:	f000 fa6d 	bl	8000968 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800048e:	f000 f835 	bl	80004fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000492:	f7ff ffa1 	bl	80003d8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000496:	f000 f9c3 	bl	8000820 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 800049a:	f000 f96d 	bl	8000778 <MX_TIM6_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint8_t dht_buf[5];

	        uint8_t status = ReadData(dht_buf);
 800049e:	463b      	mov	r3, r7
 80004a0:	4618      	mov	r0, r3
 80004a2:	f7ff ff5b 	bl	800035c <ReadData>
 80004a6:	4603      	mov	r3, r0
 80004a8:	71fb      	strb	r3, [r7, #7]

	        if(status == 0)
 80004aa:	79fb      	ldrb	r3, [r7, #7]
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d10c      	bne.n	80004ca <main+0x46>
	        {
	            printf("Humi: %d.%d %%, Temp: %d.%d C\r\n",
	                    dht_buf[0], dht_buf[1], dht_buf[2], dht_buf[3]);
 80004b0:	783b      	ldrb	r3, [r7, #0]
	            printf("Humi: %d.%d %%, Temp: %d.%d C\r\n",
 80004b2:	4619      	mov	r1, r3
	                    dht_buf[0], dht_buf[1], dht_buf[2], dht_buf[3]);
 80004b4:	787b      	ldrb	r3, [r7, #1]
	            printf("Humi: %d.%d %%, Temp: %d.%d C\r\n",
 80004b6:	461a      	mov	r2, r3
	                    dht_buf[0], dht_buf[1], dht_buf[2], dht_buf[3]);
 80004b8:	78bb      	ldrb	r3, [r7, #2]
	            printf("Humi: %d.%d %%, Temp: %d.%d C\r\n",
 80004ba:	4618      	mov	r0, r3
	                    dht_buf[0], dht_buf[1], dht_buf[2], dht_buf[3]);
 80004bc:	78fb      	ldrb	r3, [r7, #3]
	            printf("Humi: %d.%d %%, Temp: %d.%d C\r\n",
 80004be:	9300      	str	r3, [sp, #0]
 80004c0:	4603      	mov	r3, r0
 80004c2:	480b      	ldr	r0, [pc, #44]	@ (80004f0 <main+0x6c>)
 80004c4:	f002 fb92 	bl	8002bec <iprintf>
 80004c8:	e00c      	b.n	80004e4 <main+0x60>
	        }
	        else if(status == 1)
 80004ca:	79fb      	ldrb	r3, [r7, #7]
 80004cc:	2b01      	cmp	r3, #1
 80004ce:	d103      	bne.n	80004d8 <main+0x54>
	        {
	            printf("Fail 1: Checksum Error\r\n");
 80004d0:	4808      	ldr	r0, [pc, #32]	@ (80004f4 <main+0x70>)
 80004d2:	f002 fbf3 	bl	8002cbc <puts>
 80004d6:	e005      	b.n	80004e4 <main+0x60>
	        }
	        else if(status == 0xFF)
 80004d8:	79fb      	ldrb	r3, [r7, #7]
 80004da:	2bff      	cmp	r3, #255	@ 0xff
 80004dc:	d102      	bne.n	80004e4 <main+0x60>
	        {
	            printf("Fail 2: No Response\r\n");
 80004de:	4806      	ldr	r0, [pc, #24]	@ (80004f8 <main+0x74>)
 80004e0:	f002 fbec 	bl	8002cbc <puts>
	        }

	        // 采样间隔 1-2秒，DHT11 很慢
	        HAL_Delay(1500);
 80004e4:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80004e8:	f000 faa0 	bl	8000a2c <HAL_Delay>
  {
 80004ec:	e7d7      	b.n	800049e <main+0x1a>
 80004ee:	bf00      	nop
 80004f0:	080039a8 	.word	0x080039a8
 80004f4:	080039c8 	.word	0x080039c8
 80004f8:	080039e0 	.word	0x080039e0

080004fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b090      	sub	sp, #64	@ 0x40
 8000500:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000502:	f107 0318 	add.w	r3, r7, #24
 8000506:	2228      	movs	r2, #40	@ 0x28
 8000508:	2100      	movs	r1, #0
 800050a:	4618      	mov	r0, r3
 800050c:	f002 fbde 	bl	8002ccc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000510:	1d3b      	adds	r3, r7, #4
 8000512:	2200      	movs	r2, #0
 8000514:	601a      	str	r2, [r3, #0]
 8000516:	605a      	str	r2, [r3, #4]
 8000518:	609a      	str	r2, [r3, #8]
 800051a:	60da      	str	r2, [r3, #12]
 800051c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800051e:	2301      	movs	r3, #1
 8000520:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000522:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000526:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000528:	2300      	movs	r3, #0
 800052a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800052c:	2301      	movs	r3, #1
 800052e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000530:	2302      	movs	r3, #2
 8000532:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000534:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000538:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800053a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800053e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000540:	f107 0318 	add.w	r3, r7, #24
 8000544:	4618      	mov	r0, r3
 8000546:	f000 fea9 	bl	800129c <HAL_RCC_OscConfig>
 800054a:	4603      	mov	r3, r0
 800054c:	2b00      	cmp	r3, #0
 800054e:	d001      	beq.n	8000554 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000550:	f000 f819 	bl	8000586 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000554:	230f      	movs	r3, #15
 8000556:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000558:	2302      	movs	r3, #2
 800055a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055c:	2300      	movs	r3, #0
 800055e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000560:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000564:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000566:	2300      	movs	r3, #0
 8000568:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800056a:	1d3b      	adds	r3, r7, #4
 800056c:	2102      	movs	r1, #2
 800056e:	4618      	mov	r0, r3
 8000570:	f001 f916 	bl	80017a0 <HAL_RCC_ClockConfig>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800057a:	f000 f804 	bl	8000586 <Error_Handler>
  }
}
 800057e:	bf00      	nop
 8000580:	3740      	adds	r7, #64	@ 0x40
 8000582:	46bd      	mov	sp, r7
 8000584:	bd80      	pop	{r7, pc}

08000586 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000586:	b480      	push	{r7}
 8000588:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800058a:	b672      	cpsid	i
}
 800058c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800058e:	bf00      	nop
 8000590:	e7fd      	b.n	800058e <Error_Handler+0x8>
	...

08000594 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800059a:	4b15      	ldr	r3, [pc, #84]	@ (80005f0 <HAL_MspInit+0x5c>)
 800059c:	699b      	ldr	r3, [r3, #24]
 800059e:	4a14      	ldr	r2, [pc, #80]	@ (80005f0 <HAL_MspInit+0x5c>)
 80005a0:	f043 0301 	orr.w	r3, r3, #1
 80005a4:	6193      	str	r3, [r2, #24]
 80005a6:	4b12      	ldr	r3, [pc, #72]	@ (80005f0 <HAL_MspInit+0x5c>)
 80005a8:	699b      	ldr	r3, [r3, #24]
 80005aa:	f003 0301 	and.w	r3, r3, #1
 80005ae:	60bb      	str	r3, [r7, #8]
 80005b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005b2:	4b0f      	ldr	r3, [pc, #60]	@ (80005f0 <HAL_MspInit+0x5c>)
 80005b4:	69db      	ldr	r3, [r3, #28]
 80005b6:	4a0e      	ldr	r2, [pc, #56]	@ (80005f0 <HAL_MspInit+0x5c>)
 80005b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005bc:	61d3      	str	r3, [r2, #28]
 80005be:	4b0c      	ldr	r3, [pc, #48]	@ (80005f0 <HAL_MspInit+0x5c>)
 80005c0:	69db      	ldr	r3, [r3, #28]
 80005c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005ca:	4b0a      	ldr	r3, [pc, #40]	@ (80005f4 <HAL_MspInit+0x60>)
 80005cc:	685b      	ldr	r3, [r3, #4]
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80005de:	60fb      	str	r3, [r7, #12]
 80005e0:	4a04      	ldr	r2, [pc, #16]	@ (80005f4 <HAL_MspInit+0x60>)
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005e6:	bf00      	nop
 80005e8:	3714      	adds	r7, #20
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bc80      	pop	{r7}
 80005ee:	4770      	bx	lr
 80005f0:	40021000 	.word	0x40021000
 80005f4:	40010000 	.word	0x40010000

080005f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005fc:	bf00      	nop
 80005fe:	e7fd      	b.n	80005fc <NMI_Handler+0x4>

08000600 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000604:	bf00      	nop
 8000606:	e7fd      	b.n	8000604 <HardFault_Handler+0x4>

08000608 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800060c:	bf00      	nop
 800060e:	e7fd      	b.n	800060c <MemManage_Handler+0x4>

08000610 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000614:	bf00      	nop
 8000616:	e7fd      	b.n	8000614 <BusFault_Handler+0x4>

08000618 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800061c:	bf00      	nop
 800061e:	e7fd      	b.n	800061c <UsageFault_Handler+0x4>

08000620 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000624:	bf00      	nop
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr

0800062c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	bc80      	pop	{r7}
 8000636:	4770      	bx	lr

08000638 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800063c:	bf00      	nop
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr

08000644 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000648:	f000 f9d4 	bl	80009f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800064c:	bf00      	nop
 800064e:	bd80      	pop	{r7, pc}

08000650 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000654:	4802      	ldr	r0, [pc, #8]	@ (8000660 <USART1_IRQHandler+0x10>)
 8000656:	f001 fccd 	bl	8001ff4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	200000d0 	.word	0x200000d0

08000664 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b086      	sub	sp, #24
 8000668:	af00      	add	r7, sp, #0
 800066a:	60f8      	str	r0, [r7, #12]
 800066c:	60b9      	str	r1, [r7, #8]
 800066e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000670:	2300      	movs	r3, #0
 8000672:	617b      	str	r3, [r7, #20]
 8000674:	e00a      	b.n	800068c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000676:	f3af 8000 	nop.w
 800067a:	4601      	mov	r1, r0
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	1c5a      	adds	r2, r3, #1
 8000680:	60ba      	str	r2, [r7, #8]
 8000682:	b2ca      	uxtb	r2, r1
 8000684:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000686:	697b      	ldr	r3, [r7, #20]
 8000688:	3301      	adds	r3, #1
 800068a:	617b      	str	r3, [r7, #20]
 800068c:	697a      	ldr	r2, [r7, #20]
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	429a      	cmp	r2, r3
 8000692:	dbf0      	blt.n	8000676 <_read+0x12>
  }

  return len;
 8000694:	687b      	ldr	r3, [r7, #4]
}
 8000696:	4618      	mov	r0, r3
 8000698:	3718      	adds	r7, #24
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}

0800069e <_close>:
  }
  return len;
}

int _close(int file)
{
 800069e:	b480      	push	{r7}
 80006a0:	b083      	sub	sp, #12
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80006a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	370c      	adds	r7, #12
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bc80      	pop	{r7}
 80006b2:	4770      	bx	lr

080006b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b083      	sub	sp, #12
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
 80006bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006c4:	605a      	str	r2, [r3, #4]
  return 0;
 80006c6:	2300      	movs	r3, #0
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bc80      	pop	{r7}
 80006d0:	4770      	bx	lr

080006d2 <_isatty>:

int _isatty(int file)
{
 80006d2:	b480      	push	{r7}
 80006d4:	b083      	sub	sp, #12
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80006da:	2301      	movs	r3, #1
}
 80006dc:	4618      	mov	r0, r3
 80006de:	370c      	adds	r7, #12
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bc80      	pop	{r7}
 80006e4:	4770      	bx	lr

080006e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80006e6:	b480      	push	{r7}
 80006e8:	b085      	sub	sp, #20
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	60f8      	str	r0, [r7, #12]
 80006ee:	60b9      	str	r1, [r7, #8]
 80006f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80006f2:	2300      	movs	r3, #0
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3714      	adds	r7, #20
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bc80      	pop	{r7}
 80006fc:	4770      	bx	lr
	...

08000700 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b086      	sub	sp, #24
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000708:	4a14      	ldr	r2, [pc, #80]	@ (800075c <_sbrk+0x5c>)
 800070a:	4b15      	ldr	r3, [pc, #84]	@ (8000760 <_sbrk+0x60>)
 800070c:	1ad3      	subs	r3, r2, r3
 800070e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000714:	4b13      	ldr	r3, [pc, #76]	@ (8000764 <_sbrk+0x64>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d102      	bne.n	8000722 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800071c:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <_sbrk+0x64>)
 800071e:	4a12      	ldr	r2, [pc, #72]	@ (8000768 <_sbrk+0x68>)
 8000720:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000722:	4b10      	ldr	r3, [pc, #64]	@ (8000764 <_sbrk+0x64>)
 8000724:	681a      	ldr	r2, [r3, #0]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	4413      	add	r3, r2
 800072a:	693a      	ldr	r2, [r7, #16]
 800072c:	429a      	cmp	r2, r3
 800072e:	d207      	bcs.n	8000740 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000730:	f002 fad4 	bl	8002cdc <__errno>
 8000734:	4603      	mov	r3, r0
 8000736:	220c      	movs	r2, #12
 8000738:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800073a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800073e:	e009      	b.n	8000754 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000740:	4b08      	ldr	r3, [pc, #32]	@ (8000764 <_sbrk+0x64>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000746:	4b07      	ldr	r3, [pc, #28]	@ (8000764 <_sbrk+0x64>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4413      	add	r3, r2
 800074e:	4a05      	ldr	r2, [pc, #20]	@ (8000764 <_sbrk+0x64>)
 8000750:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000752:	68fb      	ldr	r3, [r7, #12]
}
 8000754:	4618      	mov	r0, r3
 8000756:	3718      	adds	r7, #24
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	20010000 	.word	0x20010000
 8000760:	00000400 	.word	0x00000400
 8000764:	20000084 	.word	0x20000084
 8000768:	20000268 	.word	0x20000268

0800076c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	bc80      	pop	{r7}
 8000776:	4770      	bx	lr

08000778 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800077e:	463b      	mov	r3, r7
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000786:	4b15      	ldr	r3, [pc, #84]	@ (80007dc <MX_TIM6_Init+0x64>)
 8000788:	4a15      	ldr	r2, [pc, #84]	@ (80007e0 <MX_TIM6_Init+0x68>)
 800078a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 71;
 800078c:	4b13      	ldr	r3, [pc, #76]	@ (80007dc <MX_TIM6_Init+0x64>)
 800078e:	2247      	movs	r2, #71	@ 0x47
 8000790:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000792:	4b12      	ldr	r3, [pc, #72]	@ (80007dc <MX_TIM6_Init+0x64>)
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000798:	4b10      	ldr	r3, [pc, #64]	@ (80007dc <MX_TIM6_Init+0x64>)
 800079a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800079e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007a0:	4b0e      	ldr	r3, [pc, #56]	@ (80007dc <MX_TIM6_Init+0x64>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80007a6:	480d      	ldr	r0, [pc, #52]	@ (80007dc <MX_TIM6_Init+0x64>)
 80007a8:	f001 f988 	bl	8001abc <HAL_TIM_Base_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80007b2:	f7ff fee8 	bl	8000586 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007b6:	2300      	movs	r3, #0
 80007b8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007ba:	2300      	movs	r3, #0
 80007bc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80007be:	463b      	mov	r3, r7
 80007c0:	4619      	mov	r1, r3
 80007c2:	4806      	ldr	r0, [pc, #24]	@ (80007dc <MX_TIM6_Init+0x64>)
 80007c4:	f001 face 	bl	8001d64 <HAL_TIMEx_MasterConfigSynchronization>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80007ce:	f7ff feda 	bl	8000586 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80007d2:	bf00      	nop
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	20000088 	.word	0x20000088
 80007e0:	40001000 	.word	0x40001000

080007e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b085      	sub	sp, #20
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a09      	ldr	r2, [pc, #36]	@ (8000818 <HAL_TIM_Base_MspInit+0x34>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d10b      	bne.n	800080e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80007f6:	4b09      	ldr	r3, [pc, #36]	@ (800081c <HAL_TIM_Base_MspInit+0x38>)
 80007f8:	69db      	ldr	r3, [r3, #28]
 80007fa:	4a08      	ldr	r2, [pc, #32]	@ (800081c <HAL_TIM_Base_MspInit+0x38>)
 80007fc:	f043 0310 	orr.w	r3, r3, #16
 8000800:	61d3      	str	r3, [r2, #28]
 8000802:	4b06      	ldr	r3, [pc, #24]	@ (800081c <HAL_TIM_Base_MspInit+0x38>)
 8000804:	69db      	ldr	r3, [r3, #28]
 8000806:	f003 0310 	and.w	r3, r3, #16
 800080a:	60fb      	str	r3, [r7, #12]
 800080c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800080e:	bf00      	nop
 8000810:	3714      	adds	r7, #20
 8000812:	46bd      	mov	sp, r7
 8000814:	bc80      	pop	{r7}
 8000816:	4770      	bx	lr
 8000818:	40001000 	.word	0x40001000
 800081c:	40021000 	.word	0x40021000

08000820 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000824:	4b11      	ldr	r3, [pc, #68]	@ (800086c <MX_USART1_UART_Init+0x4c>)
 8000826:	4a12      	ldr	r2, [pc, #72]	@ (8000870 <MX_USART1_UART_Init+0x50>)
 8000828:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800082a:	4b10      	ldr	r3, [pc, #64]	@ (800086c <MX_USART1_UART_Init+0x4c>)
 800082c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000830:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000832:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <MX_USART1_UART_Init+0x4c>)
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000838:	4b0c      	ldr	r3, [pc, #48]	@ (800086c <MX_USART1_UART_Init+0x4c>)
 800083a:	2200      	movs	r2, #0
 800083c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800083e:	4b0b      	ldr	r3, [pc, #44]	@ (800086c <MX_USART1_UART_Init+0x4c>)
 8000840:	2200      	movs	r2, #0
 8000842:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000844:	4b09      	ldr	r3, [pc, #36]	@ (800086c <MX_USART1_UART_Init+0x4c>)
 8000846:	220c      	movs	r2, #12
 8000848:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800084a:	4b08      	ldr	r3, [pc, #32]	@ (800086c <MX_USART1_UART_Init+0x4c>)
 800084c:	2200      	movs	r2, #0
 800084e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000850:	4b06      	ldr	r3, [pc, #24]	@ (800086c <MX_USART1_UART_Init+0x4c>)
 8000852:	2200      	movs	r2, #0
 8000854:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000856:	4805      	ldr	r0, [pc, #20]	@ (800086c <MX_USART1_UART_Init+0x4c>)
 8000858:	f001 faf0 	bl	8001e3c <HAL_UART_Init>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000862:	f7ff fe90 	bl	8000586 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	200000d0 	.word	0x200000d0
 8000870:	40013800 	.word	0x40013800

08000874 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b088      	sub	sp, #32
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087c:	f107 0310 	add.w	r3, r7, #16
 8000880:	2200      	movs	r2, #0
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	605a      	str	r2, [r3, #4]
 8000886:	609a      	str	r2, [r3, #8]
 8000888:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	4a20      	ldr	r2, [pc, #128]	@ (8000910 <HAL_UART_MspInit+0x9c>)
 8000890:	4293      	cmp	r3, r2
 8000892:	d139      	bne.n	8000908 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000894:	4b1f      	ldr	r3, [pc, #124]	@ (8000914 <HAL_UART_MspInit+0xa0>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	4a1e      	ldr	r2, [pc, #120]	@ (8000914 <HAL_UART_MspInit+0xa0>)
 800089a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800089e:	6193      	str	r3, [r2, #24]
 80008a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000914 <HAL_UART_MspInit+0xa0>)
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008a8:	60fb      	str	r3, [r7, #12]
 80008aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ac:	4b19      	ldr	r3, [pc, #100]	@ (8000914 <HAL_UART_MspInit+0xa0>)
 80008ae:	699b      	ldr	r3, [r3, #24]
 80008b0:	4a18      	ldr	r2, [pc, #96]	@ (8000914 <HAL_UART_MspInit+0xa0>)
 80008b2:	f043 0304 	orr.w	r3, r3, #4
 80008b6:	6193      	str	r3, [r2, #24]
 80008b8:	4b16      	ldr	r3, [pc, #88]	@ (8000914 <HAL_UART_MspInit+0xa0>)
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	f003 0304 	and.w	r3, r3, #4
 80008c0:	60bb      	str	r3, [r7, #8]
 80008c2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80008c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ca:	2302      	movs	r3, #2
 80008cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008ce:	2303      	movs	r3, #3
 80008d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d2:	f107 0310 	add.w	r3, r7, #16
 80008d6:	4619      	mov	r1, r3
 80008d8:	480f      	ldr	r0, [pc, #60]	@ (8000918 <HAL_UART_MspInit+0xa4>)
 80008da:	f000 fb1b 	bl	8000f14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e4:	2300      	movs	r3, #0
 80008e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ec:	f107 0310 	add.w	r3, r7, #16
 80008f0:	4619      	mov	r1, r3
 80008f2:	4809      	ldr	r0, [pc, #36]	@ (8000918 <HAL_UART_MspInit+0xa4>)
 80008f4:	f000 fb0e 	bl	8000f14 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80008f8:	2200      	movs	r2, #0
 80008fa:	2100      	movs	r1, #0
 80008fc:	2025      	movs	r0, #37	@ 0x25
 80008fe:	f000 f990 	bl	8000c22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000902:	2025      	movs	r0, #37	@ 0x25
 8000904:	f000 f9a9 	bl	8000c5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000908:	bf00      	nop
 800090a:	3720      	adds	r7, #32
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	40013800 	.word	0x40013800
 8000914:	40021000 	.word	0x40021000
 8000918:	40010800 	.word	0x40010800

0800091c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800091c:	f7ff ff26 	bl	800076c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000920:	480b      	ldr	r0, [pc, #44]	@ (8000950 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000922:	490c      	ldr	r1, [pc, #48]	@ (8000954 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000924:	4a0c      	ldr	r2, [pc, #48]	@ (8000958 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000926:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000928:	e002      	b.n	8000930 <LoopCopyDataInit>

0800092a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800092a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800092c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800092e:	3304      	adds	r3, #4

08000930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000934:	d3f9      	bcc.n	800092a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000936:	4a09      	ldr	r2, [pc, #36]	@ (800095c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000938:	4c09      	ldr	r4, [pc, #36]	@ (8000960 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800093a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800093c:	e001      	b.n	8000942 <LoopFillZerobss>

0800093e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800093e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000940:	3204      	adds	r2, #4

08000942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000944:	d3fb      	bcc.n	800093e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000946:	f002 f9cf 	bl	8002ce8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800094a:	f7ff fd9b 	bl	8000484 <main>
  bx lr
 800094e:	4770      	bx	lr
  ldr r0, =_sdata
 8000950:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000954:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000958:	08003a60 	.word	0x08003a60
  ldr r2, =_sbss
 800095c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000960:	20000268 	.word	0x20000268

08000964 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000964:	e7fe      	b.n	8000964 <ADC1_2_IRQHandler>
	...

08000968 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800096c:	4b08      	ldr	r3, [pc, #32]	@ (8000990 <HAL_Init+0x28>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a07      	ldr	r2, [pc, #28]	@ (8000990 <HAL_Init+0x28>)
 8000972:	f043 0310 	orr.w	r3, r3, #16
 8000976:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000978:	2003      	movs	r0, #3
 800097a:	f000 f947 	bl	8000c0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800097e:	200f      	movs	r0, #15
 8000980:	f000 f808 	bl	8000994 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000984:	f7ff fe06 	bl	8000594 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40022000 	.word	0x40022000

08000994 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800099c:	4b12      	ldr	r3, [pc, #72]	@ (80009e8 <HAL_InitTick+0x54>)
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	4b12      	ldr	r3, [pc, #72]	@ (80009ec <HAL_InitTick+0x58>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	4619      	mov	r1, r3
 80009a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80009b2:	4618      	mov	r0, r3
 80009b4:	f000 f95f 	bl	8000c76 <HAL_SYSTICK_Config>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009be:	2301      	movs	r3, #1
 80009c0:	e00e      	b.n	80009e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	2b0f      	cmp	r3, #15
 80009c6:	d80a      	bhi.n	80009de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009c8:	2200      	movs	r2, #0
 80009ca:	6879      	ldr	r1, [r7, #4]
 80009cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009d0:	f000 f927 	bl	8000c22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009d4:	4a06      	ldr	r2, [pc, #24]	@ (80009f0 <HAL_InitTick+0x5c>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009da:	2300      	movs	r3, #0
 80009dc:	e000      	b.n	80009e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009de:	2301      	movs	r3, #1
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	3708      	adds	r7, #8
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	20000000 	.word	0x20000000
 80009ec:	20000008 	.word	0x20000008
 80009f0:	20000004 	.word	0x20000004

080009f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009f8:	4b05      	ldr	r3, [pc, #20]	@ (8000a10 <HAL_IncTick+0x1c>)
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	461a      	mov	r2, r3
 80009fe:	4b05      	ldr	r3, [pc, #20]	@ (8000a14 <HAL_IncTick+0x20>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4413      	add	r3, r2
 8000a04:	4a03      	ldr	r2, [pc, #12]	@ (8000a14 <HAL_IncTick+0x20>)
 8000a06:	6013      	str	r3, [r2, #0]
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr
 8000a10:	20000008 	.word	0x20000008
 8000a14:	20000118 	.word	0x20000118

08000a18 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a1c:	4b02      	ldr	r3, [pc, #8]	@ (8000a28 <HAL_GetTick+0x10>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bc80      	pop	{r7}
 8000a26:	4770      	bx	lr
 8000a28:	20000118 	.word	0x20000118

08000a2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b084      	sub	sp, #16
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a34:	f7ff fff0 	bl	8000a18 <HAL_GetTick>
 8000a38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000a44:	d005      	beq.n	8000a52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a46:	4b0a      	ldr	r3, [pc, #40]	@ (8000a70 <HAL_Delay+0x44>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	461a      	mov	r2, r3
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	4413      	add	r3, r2
 8000a50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a52:	bf00      	nop
 8000a54:	f7ff ffe0 	bl	8000a18 <HAL_GetTick>
 8000a58:	4602      	mov	r2, r0
 8000a5a:	68bb      	ldr	r3, [r7, #8]
 8000a5c:	1ad3      	subs	r3, r2, r3
 8000a5e:	68fa      	ldr	r2, [r7, #12]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d8f7      	bhi.n	8000a54 <HAL_Delay+0x28>
  {
  }
}
 8000a64:	bf00      	nop
 8000a66:	bf00      	nop
 8000a68:	3710      	adds	r7, #16
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000008 	.word	0x20000008

08000a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b085      	sub	sp, #20
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	f003 0307 	and.w	r3, r3, #7
 8000a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a84:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a8a:	68ba      	ldr	r2, [r7, #8]
 8000a8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a90:	4013      	ands	r3, r2
 8000a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a98:	68bb      	ldr	r3, [r7, #8]
 8000a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000aa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aa6:	4a04      	ldr	r2, [pc, #16]	@ (8000ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8000aa8:	68bb      	ldr	r3, [r7, #8]
 8000aaa:	60d3      	str	r3, [r2, #12]
}
 8000aac:	bf00      	nop
 8000aae:	3714      	adds	r7, #20
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bc80      	pop	{r7}
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ac0:	4b04      	ldr	r3, [pc, #16]	@ (8000ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	0a1b      	lsrs	r3, r3, #8
 8000ac6:	f003 0307 	and.w	r3, r3, #7
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bc80      	pop	{r7}
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	e000ed00 	.word	0xe000ed00

08000ad8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	db0b      	blt.n	8000b02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000aea:	79fb      	ldrb	r3, [r7, #7]
 8000aec:	f003 021f 	and.w	r2, r3, #31
 8000af0:	4906      	ldr	r1, [pc, #24]	@ (8000b0c <__NVIC_EnableIRQ+0x34>)
 8000af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af6:	095b      	lsrs	r3, r3, #5
 8000af8:	2001      	movs	r0, #1
 8000afa:	fa00 f202 	lsl.w	r2, r0, r2
 8000afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b02:	bf00      	nop
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bc80      	pop	{r7}
 8000b0a:	4770      	bx	lr
 8000b0c:	e000e100 	.word	0xe000e100

08000b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	4603      	mov	r3, r0
 8000b18:	6039      	str	r1, [r7, #0]
 8000b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	db0a      	blt.n	8000b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	b2da      	uxtb	r2, r3
 8000b28:	490c      	ldr	r1, [pc, #48]	@ (8000b5c <__NVIC_SetPriority+0x4c>)
 8000b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2e:	0112      	lsls	r2, r2, #4
 8000b30:	b2d2      	uxtb	r2, r2
 8000b32:	440b      	add	r3, r1
 8000b34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b38:	e00a      	b.n	8000b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	b2da      	uxtb	r2, r3
 8000b3e:	4908      	ldr	r1, [pc, #32]	@ (8000b60 <__NVIC_SetPriority+0x50>)
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	f003 030f 	and.w	r3, r3, #15
 8000b46:	3b04      	subs	r3, #4
 8000b48:	0112      	lsls	r2, r2, #4
 8000b4a:	b2d2      	uxtb	r2, r2
 8000b4c:	440b      	add	r3, r1
 8000b4e:	761a      	strb	r2, [r3, #24]
}
 8000b50:	bf00      	nop
 8000b52:	370c      	adds	r7, #12
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bc80      	pop	{r7}
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	e000e100 	.word	0xe000e100
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b089      	sub	sp, #36	@ 0x24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	f003 0307 	and.w	r3, r3, #7
 8000b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b78:	69fb      	ldr	r3, [r7, #28]
 8000b7a:	f1c3 0307 	rsb	r3, r3, #7
 8000b7e:	2b04      	cmp	r3, #4
 8000b80:	bf28      	it	cs
 8000b82:	2304      	movcs	r3, #4
 8000b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b86:	69fb      	ldr	r3, [r7, #28]
 8000b88:	3304      	adds	r3, #4
 8000b8a:	2b06      	cmp	r3, #6
 8000b8c:	d902      	bls.n	8000b94 <NVIC_EncodePriority+0x30>
 8000b8e:	69fb      	ldr	r3, [r7, #28]
 8000b90:	3b03      	subs	r3, #3
 8000b92:	e000      	b.n	8000b96 <NVIC_EncodePriority+0x32>
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000b9c:	69bb      	ldr	r3, [r7, #24]
 8000b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba2:	43da      	mvns	r2, r3
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	401a      	ands	r2, r3
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb6:	43d9      	mvns	r1, r3
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bbc:	4313      	orrs	r3, r2
         );
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3724      	adds	r7, #36	@ 0x24
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bc80      	pop	{r7}
 8000bc6:	4770      	bx	lr

08000bc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	3b01      	subs	r3, #1
 8000bd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000bd8:	d301      	bcc.n	8000bde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bda:	2301      	movs	r3, #1
 8000bdc:	e00f      	b.n	8000bfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bde:	4a0a      	ldr	r2, [pc, #40]	@ (8000c08 <SysTick_Config+0x40>)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	3b01      	subs	r3, #1
 8000be4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000be6:	210f      	movs	r1, #15
 8000be8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f7ff ff90 	bl	8000b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bf0:	4b05      	ldr	r3, [pc, #20]	@ (8000c08 <SysTick_Config+0x40>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bf6:	4b04      	ldr	r3, [pc, #16]	@ (8000c08 <SysTick_Config+0x40>)
 8000bf8:	2207      	movs	r2, #7
 8000bfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bfc:	2300      	movs	r3, #0
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	3708      	adds	r7, #8
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	e000e010 	.word	0xe000e010

08000c0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c14:	6878      	ldr	r0, [r7, #4]
 8000c16:	f7ff ff2d 	bl	8000a74 <__NVIC_SetPriorityGrouping>
}
 8000c1a:	bf00      	nop
 8000c1c:	3708      	adds	r7, #8
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b086      	sub	sp, #24
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	4603      	mov	r3, r0
 8000c2a:	60b9      	str	r1, [r7, #8]
 8000c2c:	607a      	str	r2, [r7, #4]
 8000c2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c30:	2300      	movs	r3, #0
 8000c32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c34:	f7ff ff42 	bl	8000abc <__NVIC_GetPriorityGrouping>
 8000c38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c3a:	687a      	ldr	r2, [r7, #4]
 8000c3c:	68b9      	ldr	r1, [r7, #8]
 8000c3e:	6978      	ldr	r0, [r7, #20]
 8000c40:	f7ff ff90 	bl	8000b64 <NVIC_EncodePriority>
 8000c44:	4602      	mov	r2, r0
 8000c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c4a:	4611      	mov	r1, r2
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff ff5f 	bl	8000b10 <__NVIC_SetPriority>
}
 8000c52:	bf00      	nop
 8000c54:	3718      	adds	r7, #24
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	b082      	sub	sp, #8
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	4603      	mov	r3, r0
 8000c62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff ff35 	bl	8000ad8 <__NVIC_EnableIRQ>
}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b082      	sub	sp, #8
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f7ff ffa2 	bl	8000bc8 <SysTick_Config>
 8000c84:	4603      	mov	r3, r0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3708      	adds	r7, #8
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000c8e:	b480      	push	{r7}
 8000c90:	b085      	sub	sp, #20
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c96:	2300      	movs	r3, #0
 8000c98:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	2b02      	cmp	r3, #2
 8000ca4:	d008      	beq.n	8000cb8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2204      	movs	r2, #4
 8000caa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	e020      	b.n	8000cfa <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f022 020e 	bic.w	r2, r2, #14
 8000cc6:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f022 0201 	bic.w	r2, r2, #1
 8000cd6:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ce6:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2201      	movs	r2, #1
 8000cec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3714      	adds	r7, #20
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bc80      	pop	{r7}
 8000d02:	4770      	bx	lr

08000d04 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000d16:	b2db      	uxtb	r3, r3
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d005      	beq.n	8000d28 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2204      	movs	r2, #4
 8000d20:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
 8000d24:	73fb      	strb	r3, [r7, #15]
 8000d26:	e0d6      	b.n	8000ed6 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f022 020e 	bic.w	r2, r2, #14
 8000d36:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f022 0201 	bic.w	r2, r2, #1
 8000d46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	4b64      	ldr	r3, [pc, #400]	@ (8000ee0 <HAL_DMA_Abort_IT+0x1dc>)
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d958      	bls.n	8000e06 <HAL_DMA_Abort_IT+0x102>
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a62      	ldr	r2, [pc, #392]	@ (8000ee4 <HAL_DMA_Abort_IT+0x1e0>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d04f      	beq.n	8000dfe <HAL_DMA_Abort_IT+0xfa>
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a61      	ldr	r2, [pc, #388]	@ (8000ee8 <HAL_DMA_Abort_IT+0x1e4>)
 8000d64:	4293      	cmp	r3, r2
 8000d66:	d048      	beq.n	8000dfa <HAL_DMA_Abort_IT+0xf6>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a5f      	ldr	r2, [pc, #380]	@ (8000eec <HAL_DMA_Abort_IT+0x1e8>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d040      	beq.n	8000df4 <HAL_DMA_Abort_IT+0xf0>
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a5e      	ldr	r2, [pc, #376]	@ (8000ef0 <HAL_DMA_Abort_IT+0x1ec>)
 8000d78:	4293      	cmp	r3, r2
 8000d7a:	d038      	beq.n	8000dee <HAL_DMA_Abort_IT+0xea>
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a5c      	ldr	r2, [pc, #368]	@ (8000ef4 <HAL_DMA_Abort_IT+0x1f0>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d030      	beq.n	8000de8 <HAL_DMA_Abort_IT+0xe4>
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a5b      	ldr	r2, [pc, #364]	@ (8000ef8 <HAL_DMA_Abort_IT+0x1f4>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d028      	beq.n	8000de2 <HAL_DMA_Abort_IT+0xde>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a52      	ldr	r2, [pc, #328]	@ (8000ee0 <HAL_DMA_Abort_IT+0x1dc>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d020      	beq.n	8000ddc <HAL_DMA_Abort_IT+0xd8>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a57      	ldr	r2, [pc, #348]	@ (8000efc <HAL_DMA_Abort_IT+0x1f8>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d019      	beq.n	8000dd8 <HAL_DMA_Abort_IT+0xd4>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a55      	ldr	r2, [pc, #340]	@ (8000f00 <HAL_DMA_Abort_IT+0x1fc>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d012      	beq.n	8000dd4 <HAL_DMA_Abort_IT+0xd0>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a54      	ldr	r2, [pc, #336]	@ (8000f04 <HAL_DMA_Abort_IT+0x200>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d00a      	beq.n	8000dce <HAL_DMA_Abort_IT+0xca>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a52      	ldr	r2, [pc, #328]	@ (8000f08 <HAL_DMA_Abort_IT+0x204>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d102      	bne.n	8000dc8 <HAL_DMA_Abort_IT+0xc4>
 8000dc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dc6:	e01b      	b.n	8000e00 <HAL_DMA_Abort_IT+0xfc>
 8000dc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dcc:	e018      	b.n	8000e00 <HAL_DMA_Abort_IT+0xfc>
 8000dce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dd2:	e015      	b.n	8000e00 <HAL_DMA_Abort_IT+0xfc>
 8000dd4:	2310      	movs	r3, #16
 8000dd6:	e013      	b.n	8000e00 <HAL_DMA_Abort_IT+0xfc>
 8000dd8:	2301      	movs	r3, #1
 8000dda:	e011      	b.n	8000e00 <HAL_DMA_Abort_IT+0xfc>
 8000ddc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000de0:	e00e      	b.n	8000e00 <HAL_DMA_Abort_IT+0xfc>
 8000de2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000de6:	e00b      	b.n	8000e00 <HAL_DMA_Abort_IT+0xfc>
 8000de8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dec:	e008      	b.n	8000e00 <HAL_DMA_Abort_IT+0xfc>
 8000dee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000df2:	e005      	b.n	8000e00 <HAL_DMA_Abort_IT+0xfc>
 8000df4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000df8:	e002      	b.n	8000e00 <HAL_DMA_Abort_IT+0xfc>
 8000dfa:	2310      	movs	r3, #16
 8000dfc:	e000      	b.n	8000e00 <HAL_DMA_Abort_IT+0xfc>
 8000dfe:	2301      	movs	r3, #1
 8000e00:	4a42      	ldr	r2, [pc, #264]	@ (8000f0c <HAL_DMA_Abort_IT+0x208>)
 8000e02:	6053      	str	r3, [r2, #4]
 8000e04:	e057      	b.n	8000eb6 <HAL_DMA_Abort_IT+0x1b2>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4a36      	ldr	r2, [pc, #216]	@ (8000ee4 <HAL_DMA_Abort_IT+0x1e0>)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d04f      	beq.n	8000eb0 <HAL_DMA_Abort_IT+0x1ac>
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a34      	ldr	r2, [pc, #208]	@ (8000ee8 <HAL_DMA_Abort_IT+0x1e4>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d048      	beq.n	8000eac <HAL_DMA_Abort_IT+0x1a8>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a33      	ldr	r2, [pc, #204]	@ (8000eec <HAL_DMA_Abort_IT+0x1e8>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d040      	beq.n	8000ea6 <HAL_DMA_Abort_IT+0x1a2>
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a31      	ldr	r2, [pc, #196]	@ (8000ef0 <HAL_DMA_Abort_IT+0x1ec>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d038      	beq.n	8000ea0 <HAL_DMA_Abort_IT+0x19c>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4a30      	ldr	r2, [pc, #192]	@ (8000ef4 <HAL_DMA_Abort_IT+0x1f0>)
 8000e34:	4293      	cmp	r3, r2
 8000e36:	d030      	beq.n	8000e9a <HAL_DMA_Abort_IT+0x196>
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a2e      	ldr	r2, [pc, #184]	@ (8000ef8 <HAL_DMA_Abort_IT+0x1f4>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d028      	beq.n	8000e94 <HAL_DMA_Abort_IT+0x190>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a26      	ldr	r2, [pc, #152]	@ (8000ee0 <HAL_DMA_Abort_IT+0x1dc>)
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d020      	beq.n	8000e8e <HAL_DMA_Abort_IT+0x18a>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a2a      	ldr	r2, [pc, #168]	@ (8000efc <HAL_DMA_Abort_IT+0x1f8>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d019      	beq.n	8000e8a <HAL_DMA_Abort_IT+0x186>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a29      	ldr	r2, [pc, #164]	@ (8000f00 <HAL_DMA_Abort_IT+0x1fc>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d012      	beq.n	8000e86 <HAL_DMA_Abort_IT+0x182>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a27      	ldr	r2, [pc, #156]	@ (8000f04 <HAL_DMA_Abort_IT+0x200>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d00a      	beq.n	8000e80 <HAL_DMA_Abort_IT+0x17c>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a26      	ldr	r2, [pc, #152]	@ (8000f08 <HAL_DMA_Abort_IT+0x204>)
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d102      	bne.n	8000e7a <HAL_DMA_Abort_IT+0x176>
 8000e74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e78:	e01b      	b.n	8000eb2 <HAL_DMA_Abort_IT+0x1ae>
 8000e7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e7e:	e018      	b.n	8000eb2 <HAL_DMA_Abort_IT+0x1ae>
 8000e80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e84:	e015      	b.n	8000eb2 <HAL_DMA_Abort_IT+0x1ae>
 8000e86:	2310      	movs	r3, #16
 8000e88:	e013      	b.n	8000eb2 <HAL_DMA_Abort_IT+0x1ae>
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	e011      	b.n	8000eb2 <HAL_DMA_Abort_IT+0x1ae>
 8000e8e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000e92:	e00e      	b.n	8000eb2 <HAL_DMA_Abort_IT+0x1ae>
 8000e94:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000e98:	e00b      	b.n	8000eb2 <HAL_DMA_Abort_IT+0x1ae>
 8000e9a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e9e:	e008      	b.n	8000eb2 <HAL_DMA_Abort_IT+0x1ae>
 8000ea0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ea4:	e005      	b.n	8000eb2 <HAL_DMA_Abort_IT+0x1ae>
 8000ea6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000eaa:	e002      	b.n	8000eb2 <HAL_DMA_Abort_IT+0x1ae>
 8000eac:	2310      	movs	r3, #16
 8000eae:	e000      	b.n	8000eb2 <HAL_DMA_Abort_IT+0x1ae>
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	4a17      	ldr	r2, [pc, #92]	@ (8000f10 <HAL_DMA_Abort_IT+0x20c>)
 8000eb4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2201      	movs	r2, #1
 8000eba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d003      	beq.n	8000ed6 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ed2:	6878      	ldr	r0, [r7, #4]
 8000ed4:	4798      	blx	r3
    } 
  }
  return status;
 8000ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3710      	adds	r7, #16
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40020080 	.word	0x40020080
 8000ee4:	40020008 	.word	0x40020008
 8000ee8:	4002001c 	.word	0x4002001c
 8000eec:	40020030 	.word	0x40020030
 8000ef0:	40020044 	.word	0x40020044
 8000ef4:	40020058 	.word	0x40020058
 8000ef8:	4002006c 	.word	0x4002006c
 8000efc:	40020408 	.word	0x40020408
 8000f00:	4002041c 	.word	0x4002041c
 8000f04:	40020430 	.word	0x40020430
 8000f08:	40020444 	.word	0x40020444
 8000f0c:	40020400 	.word	0x40020400
 8000f10:	40020000 	.word	0x40020000

08000f14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b08b      	sub	sp, #44	@ 0x2c
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f22:	2300      	movs	r3, #0
 8000f24:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f26:	e179      	b.n	800121c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f28:	2201      	movs	r2, #1
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	69fa      	ldr	r2, [r7, #28]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	f040 8168 	bne.w	8001216 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	4a96      	ldr	r2, [pc, #600]	@ (80011a4 <HAL_GPIO_Init+0x290>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d05e      	beq.n	800100e <HAL_GPIO_Init+0xfa>
 8000f50:	4a94      	ldr	r2, [pc, #592]	@ (80011a4 <HAL_GPIO_Init+0x290>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d875      	bhi.n	8001042 <HAL_GPIO_Init+0x12e>
 8000f56:	4a94      	ldr	r2, [pc, #592]	@ (80011a8 <HAL_GPIO_Init+0x294>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d058      	beq.n	800100e <HAL_GPIO_Init+0xfa>
 8000f5c:	4a92      	ldr	r2, [pc, #584]	@ (80011a8 <HAL_GPIO_Init+0x294>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d86f      	bhi.n	8001042 <HAL_GPIO_Init+0x12e>
 8000f62:	4a92      	ldr	r2, [pc, #584]	@ (80011ac <HAL_GPIO_Init+0x298>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d052      	beq.n	800100e <HAL_GPIO_Init+0xfa>
 8000f68:	4a90      	ldr	r2, [pc, #576]	@ (80011ac <HAL_GPIO_Init+0x298>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d869      	bhi.n	8001042 <HAL_GPIO_Init+0x12e>
 8000f6e:	4a90      	ldr	r2, [pc, #576]	@ (80011b0 <HAL_GPIO_Init+0x29c>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d04c      	beq.n	800100e <HAL_GPIO_Init+0xfa>
 8000f74:	4a8e      	ldr	r2, [pc, #568]	@ (80011b0 <HAL_GPIO_Init+0x29c>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d863      	bhi.n	8001042 <HAL_GPIO_Init+0x12e>
 8000f7a:	4a8e      	ldr	r2, [pc, #568]	@ (80011b4 <HAL_GPIO_Init+0x2a0>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d046      	beq.n	800100e <HAL_GPIO_Init+0xfa>
 8000f80:	4a8c      	ldr	r2, [pc, #560]	@ (80011b4 <HAL_GPIO_Init+0x2a0>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d85d      	bhi.n	8001042 <HAL_GPIO_Init+0x12e>
 8000f86:	2b12      	cmp	r3, #18
 8000f88:	d82a      	bhi.n	8000fe0 <HAL_GPIO_Init+0xcc>
 8000f8a:	2b12      	cmp	r3, #18
 8000f8c:	d859      	bhi.n	8001042 <HAL_GPIO_Init+0x12e>
 8000f8e:	a201      	add	r2, pc, #4	@ (adr r2, 8000f94 <HAL_GPIO_Init+0x80>)
 8000f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f94:	0800100f 	.word	0x0800100f
 8000f98:	08000fe9 	.word	0x08000fe9
 8000f9c:	08000ffb 	.word	0x08000ffb
 8000fa0:	0800103d 	.word	0x0800103d
 8000fa4:	08001043 	.word	0x08001043
 8000fa8:	08001043 	.word	0x08001043
 8000fac:	08001043 	.word	0x08001043
 8000fb0:	08001043 	.word	0x08001043
 8000fb4:	08001043 	.word	0x08001043
 8000fb8:	08001043 	.word	0x08001043
 8000fbc:	08001043 	.word	0x08001043
 8000fc0:	08001043 	.word	0x08001043
 8000fc4:	08001043 	.word	0x08001043
 8000fc8:	08001043 	.word	0x08001043
 8000fcc:	08001043 	.word	0x08001043
 8000fd0:	08001043 	.word	0x08001043
 8000fd4:	08001043 	.word	0x08001043
 8000fd8:	08000ff1 	.word	0x08000ff1
 8000fdc:	08001005 	.word	0x08001005
 8000fe0:	4a75      	ldr	r2, [pc, #468]	@ (80011b8 <HAL_GPIO_Init+0x2a4>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d013      	beq.n	800100e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000fe6:	e02c      	b.n	8001042 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	623b      	str	r3, [r7, #32]
          break;
 8000fee:	e029      	b.n	8001044 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	623b      	str	r3, [r7, #32]
          break;
 8000ff8:	e024      	b.n	8001044 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	68db      	ldr	r3, [r3, #12]
 8000ffe:	3308      	adds	r3, #8
 8001000:	623b      	str	r3, [r7, #32]
          break;
 8001002:	e01f      	b.n	8001044 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	330c      	adds	r3, #12
 800100a:	623b      	str	r3, [r7, #32]
          break;
 800100c:	e01a      	b.n	8001044 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	689b      	ldr	r3, [r3, #8]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d102      	bne.n	800101c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001016:	2304      	movs	r3, #4
 8001018:	623b      	str	r3, [r7, #32]
          break;
 800101a:	e013      	b.n	8001044 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d105      	bne.n	8001030 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001024:	2308      	movs	r3, #8
 8001026:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	69fa      	ldr	r2, [r7, #28]
 800102c:	611a      	str	r2, [r3, #16]
          break;
 800102e:	e009      	b.n	8001044 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001030:	2308      	movs	r3, #8
 8001032:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	69fa      	ldr	r2, [r7, #28]
 8001038:	615a      	str	r2, [r3, #20]
          break;
 800103a:	e003      	b.n	8001044 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800103c:	2300      	movs	r3, #0
 800103e:	623b      	str	r3, [r7, #32]
          break;
 8001040:	e000      	b.n	8001044 <HAL_GPIO_Init+0x130>
          break;
 8001042:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001044:	69bb      	ldr	r3, [r7, #24]
 8001046:	2bff      	cmp	r3, #255	@ 0xff
 8001048:	d801      	bhi.n	800104e <HAL_GPIO_Init+0x13a>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	e001      	b.n	8001052 <HAL_GPIO_Init+0x13e>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	3304      	adds	r3, #4
 8001052:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	2bff      	cmp	r3, #255	@ 0xff
 8001058:	d802      	bhi.n	8001060 <HAL_GPIO_Init+0x14c>
 800105a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	e002      	b.n	8001066 <HAL_GPIO_Init+0x152>
 8001060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001062:	3b08      	subs	r3, #8
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	210f      	movs	r1, #15
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	fa01 f303 	lsl.w	r3, r1, r3
 8001074:	43db      	mvns	r3, r3
 8001076:	401a      	ands	r2, r3
 8001078:	6a39      	ldr	r1, [r7, #32]
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	fa01 f303 	lsl.w	r3, r1, r3
 8001080:	431a      	orrs	r2, r3
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800108e:	2b00      	cmp	r3, #0
 8001090:	f000 80c1 	beq.w	8001216 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001094:	4b49      	ldr	r3, [pc, #292]	@ (80011bc <HAL_GPIO_Init+0x2a8>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	4a48      	ldr	r2, [pc, #288]	@ (80011bc <HAL_GPIO_Init+0x2a8>)
 800109a:	f043 0301 	orr.w	r3, r3, #1
 800109e:	6193      	str	r3, [r2, #24]
 80010a0:	4b46      	ldr	r3, [pc, #280]	@ (80011bc <HAL_GPIO_Init+0x2a8>)
 80010a2:	699b      	ldr	r3, [r3, #24]
 80010a4:	f003 0301 	and.w	r3, r3, #1
 80010a8:	60bb      	str	r3, [r7, #8]
 80010aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80010ac:	4a44      	ldr	r2, [pc, #272]	@ (80011c0 <HAL_GPIO_Init+0x2ac>)
 80010ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b0:	089b      	lsrs	r3, r3, #2
 80010b2:	3302      	adds	r3, #2
 80010b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010bc:	f003 0303 	and.w	r3, r3, #3
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	220f      	movs	r2, #15
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	43db      	mvns	r3, r3
 80010ca:	68fa      	ldr	r2, [r7, #12]
 80010cc:	4013      	ands	r3, r2
 80010ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4a3c      	ldr	r2, [pc, #240]	@ (80011c4 <HAL_GPIO_Init+0x2b0>)
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d01f      	beq.n	8001118 <HAL_GPIO_Init+0x204>
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4a3b      	ldr	r2, [pc, #236]	@ (80011c8 <HAL_GPIO_Init+0x2b4>)
 80010dc:	4293      	cmp	r3, r2
 80010de:	d019      	beq.n	8001114 <HAL_GPIO_Init+0x200>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a3a      	ldr	r2, [pc, #232]	@ (80011cc <HAL_GPIO_Init+0x2b8>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d013      	beq.n	8001110 <HAL_GPIO_Init+0x1fc>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a39      	ldr	r2, [pc, #228]	@ (80011d0 <HAL_GPIO_Init+0x2bc>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d00d      	beq.n	800110c <HAL_GPIO_Init+0x1f8>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	4a38      	ldr	r2, [pc, #224]	@ (80011d4 <HAL_GPIO_Init+0x2c0>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d007      	beq.n	8001108 <HAL_GPIO_Init+0x1f4>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4a37      	ldr	r2, [pc, #220]	@ (80011d8 <HAL_GPIO_Init+0x2c4>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d101      	bne.n	8001104 <HAL_GPIO_Init+0x1f0>
 8001100:	2305      	movs	r3, #5
 8001102:	e00a      	b.n	800111a <HAL_GPIO_Init+0x206>
 8001104:	2306      	movs	r3, #6
 8001106:	e008      	b.n	800111a <HAL_GPIO_Init+0x206>
 8001108:	2304      	movs	r3, #4
 800110a:	e006      	b.n	800111a <HAL_GPIO_Init+0x206>
 800110c:	2303      	movs	r3, #3
 800110e:	e004      	b.n	800111a <HAL_GPIO_Init+0x206>
 8001110:	2302      	movs	r3, #2
 8001112:	e002      	b.n	800111a <HAL_GPIO_Init+0x206>
 8001114:	2301      	movs	r3, #1
 8001116:	e000      	b.n	800111a <HAL_GPIO_Init+0x206>
 8001118:	2300      	movs	r3, #0
 800111a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800111c:	f002 0203 	and.w	r2, r2, #3
 8001120:	0092      	lsls	r2, r2, #2
 8001122:	4093      	lsls	r3, r2
 8001124:	68fa      	ldr	r2, [r7, #12]
 8001126:	4313      	orrs	r3, r2
 8001128:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800112a:	4925      	ldr	r1, [pc, #148]	@ (80011c0 <HAL_GPIO_Init+0x2ac>)
 800112c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800112e:	089b      	lsrs	r3, r3, #2
 8001130:	3302      	adds	r3, #2
 8001132:	68fa      	ldr	r2, [r7, #12]
 8001134:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001140:	2b00      	cmp	r3, #0
 8001142:	d006      	beq.n	8001152 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001144:	4b25      	ldr	r3, [pc, #148]	@ (80011dc <HAL_GPIO_Init+0x2c8>)
 8001146:	689a      	ldr	r2, [r3, #8]
 8001148:	4924      	ldr	r1, [pc, #144]	@ (80011dc <HAL_GPIO_Init+0x2c8>)
 800114a:	69bb      	ldr	r3, [r7, #24]
 800114c:	4313      	orrs	r3, r2
 800114e:	608b      	str	r3, [r1, #8]
 8001150:	e006      	b.n	8001160 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001152:	4b22      	ldr	r3, [pc, #136]	@ (80011dc <HAL_GPIO_Init+0x2c8>)
 8001154:	689a      	ldr	r2, [r3, #8]
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	43db      	mvns	r3, r3
 800115a:	4920      	ldr	r1, [pc, #128]	@ (80011dc <HAL_GPIO_Init+0x2c8>)
 800115c:	4013      	ands	r3, r2
 800115e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001168:	2b00      	cmp	r3, #0
 800116a:	d006      	beq.n	800117a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800116c:	4b1b      	ldr	r3, [pc, #108]	@ (80011dc <HAL_GPIO_Init+0x2c8>)
 800116e:	68da      	ldr	r2, [r3, #12]
 8001170:	491a      	ldr	r1, [pc, #104]	@ (80011dc <HAL_GPIO_Init+0x2c8>)
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	4313      	orrs	r3, r2
 8001176:	60cb      	str	r3, [r1, #12]
 8001178:	e006      	b.n	8001188 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800117a:	4b18      	ldr	r3, [pc, #96]	@ (80011dc <HAL_GPIO_Init+0x2c8>)
 800117c:	68da      	ldr	r2, [r3, #12]
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	43db      	mvns	r3, r3
 8001182:	4916      	ldr	r1, [pc, #88]	@ (80011dc <HAL_GPIO_Init+0x2c8>)
 8001184:	4013      	ands	r3, r2
 8001186:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001190:	2b00      	cmp	r3, #0
 8001192:	d025      	beq.n	80011e0 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001194:	4b11      	ldr	r3, [pc, #68]	@ (80011dc <HAL_GPIO_Init+0x2c8>)
 8001196:	685a      	ldr	r2, [r3, #4]
 8001198:	4910      	ldr	r1, [pc, #64]	@ (80011dc <HAL_GPIO_Init+0x2c8>)
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	4313      	orrs	r3, r2
 800119e:	604b      	str	r3, [r1, #4]
 80011a0:	e025      	b.n	80011ee <HAL_GPIO_Init+0x2da>
 80011a2:	bf00      	nop
 80011a4:	10320000 	.word	0x10320000
 80011a8:	10310000 	.word	0x10310000
 80011ac:	10220000 	.word	0x10220000
 80011b0:	10210000 	.word	0x10210000
 80011b4:	10120000 	.word	0x10120000
 80011b8:	10110000 	.word	0x10110000
 80011bc:	40021000 	.word	0x40021000
 80011c0:	40010000 	.word	0x40010000
 80011c4:	40010800 	.word	0x40010800
 80011c8:	40010c00 	.word	0x40010c00
 80011cc:	40011000 	.word	0x40011000
 80011d0:	40011400 	.word	0x40011400
 80011d4:	40011800 	.word	0x40011800
 80011d8:	40011c00 	.word	0x40011c00
 80011dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80011e0:	4b15      	ldr	r3, [pc, #84]	@ (8001238 <HAL_GPIO_Init+0x324>)
 80011e2:	685a      	ldr	r2, [r3, #4]
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	4913      	ldr	r1, [pc, #76]	@ (8001238 <HAL_GPIO_Init+0x324>)
 80011ea:	4013      	ands	r3, r2
 80011ec:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d006      	beq.n	8001208 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001238 <HAL_GPIO_Init+0x324>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	490e      	ldr	r1, [pc, #56]	@ (8001238 <HAL_GPIO_Init+0x324>)
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	4313      	orrs	r3, r2
 8001204:	600b      	str	r3, [r1, #0]
 8001206:	e006      	b.n	8001216 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001208:	4b0b      	ldr	r3, [pc, #44]	@ (8001238 <HAL_GPIO_Init+0x324>)
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	43db      	mvns	r3, r3
 8001210:	4909      	ldr	r1, [pc, #36]	@ (8001238 <HAL_GPIO_Init+0x324>)
 8001212:	4013      	ands	r3, r2
 8001214:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001218:	3301      	adds	r3, #1
 800121a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001222:	fa22 f303 	lsr.w	r3, r2, r3
 8001226:	2b00      	cmp	r3, #0
 8001228:	f47f ae7e 	bne.w	8000f28 <HAL_GPIO_Init+0x14>
  }
}
 800122c:	bf00      	nop
 800122e:	bf00      	nop
 8001230:	372c      	adds	r7, #44	@ 0x2c
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr
 8001238:	40010400 	.word	0x40010400

0800123c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800123c:	b480      	push	{r7}
 800123e:	b085      	sub	sp, #20
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
 8001244:	460b      	mov	r3, r1
 8001246:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	689a      	ldr	r2, [r3, #8]
 800124c:	887b      	ldrh	r3, [r7, #2]
 800124e:	4013      	ands	r3, r2
 8001250:	2b00      	cmp	r3, #0
 8001252:	d002      	beq.n	800125a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001254:	2301      	movs	r3, #1
 8001256:	73fb      	strb	r3, [r7, #15]
 8001258:	e001      	b.n	800125e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800125a:	2300      	movs	r3, #0
 800125c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800125e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001260:	4618      	mov	r0, r3
 8001262:	3714      	adds	r7, #20
 8001264:	46bd      	mov	sp, r7
 8001266:	bc80      	pop	{r7}
 8001268:	4770      	bx	lr

0800126a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800126a:	b480      	push	{r7}
 800126c:	b083      	sub	sp, #12
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	460b      	mov	r3, r1
 8001274:	807b      	strh	r3, [r7, #2]
 8001276:	4613      	mov	r3, r2
 8001278:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800127a:	787b      	ldrb	r3, [r7, #1]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d003      	beq.n	8001288 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001280:	887a      	ldrh	r2, [r7, #2]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001286:	e003      	b.n	8001290 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001288:	887b      	ldrh	r3, [r7, #2]
 800128a:	041a      	lsls	r2, r3, #16
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	611a      	str	r2, [r3, #16]
}
 8001290:	bf00      	nop
 8001292:	370c      	adds	r7, #12
 8001294:	46bd      	mov	sp, r7
 8001296:	bc80      	pop	{r7}
 8001298:	4770      	bx	lr
	...

0800129c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e272      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	f000 8087 	beq.w	80013ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80012bc:	4b92      	ldr	r3, [pc, #584]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f003 030c 	and.w	r3, r3, #12
 80012c4:	2b04      	cmp	r3, #4
 80012c6:	d00c      	beq.n	80012e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012c8:	4b8f      	ldr	r3, [pc, #572]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f003 030c 	and.w	r3, r3, #12
 80012d0:	2b08      	cmp	r3, #8
 80012d2:	d112      	bne.n	80012fa <HAL_RCC_OscConfig+0x5e>
 80012d4:	4b8c      	ldr	r3, [pc, #560]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012e0:	d10b      	bne.n	80012fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012e2:	4b89      	ldr	r3, [pc, #548]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d06c      	beq.n	80013c8 <HAL_RCC_OscConfig+0x12c>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d168      	bne.n	80013c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e24c      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001302:	d106      	bne.n	8001312 <HAL_RCC_OscConfig+0x76>
 8001304:	4b80      	ldr	r3, [pc, #512]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a7f      	ldr	r2, [pc, #508]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 800130a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800130e:	6013      	str	r3, [r2, #0]
 8001310:	e02e      	b.n	8001370 <HAL_RCC_OscConfig+0xd4>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d10c      	bne.n	8001334 <HAL_RCC_OscConfig+0x98>
 800131a:	4b7b      	ldr	r3, [pc, #492]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a7a      	ldr	r2, [pc, #488]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 8001320:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001324:	6013      	str	r3, [r2, #0]
 8001326:	4b78      	ldr	r3, [pc, #480]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a77      	ldr	r2, [pc, #476]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 800132c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001330:	6013      	str	r3, [r2, #0]
 8001332:	e01d      	b.n	8001370 <HAL_RCC_OscConfig+0xd4>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800133c:	d10c      	bne.n	8001358 <HAL_RCC_OscConfig+0xbc>
 800133e:	4b72      	ldr	r3, [pc, #456]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a71      	ldr	r2, [pc, #452]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 8001344:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001348:	6013      	str	r3, [r2, #0]
 800134a:	4b6f      	ldr	r3, [pc, #444]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a6e      	ldr	r2, [pc, #440]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 8001350:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001354:	6013      	str	r3, [r2, #0]
 8001356:	e00b      	b.n	8001370 <HAL_RCC_OscConfig+0xd4>
 8001358:	4b6b      	ldr	r3, [pc, #428]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a6a      	ldr	r2, [pc, #424]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 800135e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001362:	6013      	str	r3, [r2, #0]
 8001364:	4b68      	ldr	r3, [pc, #416]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a67      	ldr	r2, [pc, #412]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 800136a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800136e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d013      	beq.n	80013a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001378:	f7ff fb4e 	bl	8000a18 <HAL_GetTick>
 800137c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800137e:	e008      	b.n	8001392 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001380:	f7ff fb4a 	bl	8000a18 <HAL_GetTick>
 8001384:	4602      	mov	r2, r0
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	2b64      	cmp	r3, #100	@ 0x64
 800138c:	d901      	bls.n	8001392 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800138e:	2303      	movs	r3, #3
 8001390:	e200      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001392:	4b5d      	ldr	r3, [pc, #372]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d0f0      	beq.n	8001380 <HAL_RCC_OscConfig+0xe4>
 800139e:	e014      	b.n	80013ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a0:	f7ff fb3a 	bl	8000a18 <HAL_GetTick>
 80013a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013a6:	e008      	b.n	80013ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013a8:	f7ff fb36 	bl	8000a18 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	2b64      	cmp	r3, #100	@ 0x64
 80013b4:	d901      	bls.n	80013ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80013b6:	2303      	movs	r3, #3
 80013b8:	e1ec      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ba:	4b53      	ldr	r3, [pc, #332]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d1f0      	bne.n	80013a8 <HAL_RCC_OscConfig+0x10c>
 80013c6:	e000      	b.n	80013ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0302 	and.w	r3, r3, #2
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d063      	beq.n	800149e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013d6:	4b4c      	ldr	r3, [pc, #304]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f003 030c 	and.w	r3, r3, #12
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d00b      	beq.n	80013fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013e2:	4b49      	ldr	r3, [pc, #292]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f003 030c 	and.w	r3, r3, #12
 80013ea:	2b08      	cmp	r3, #8
 80013ec:	d11c      	bne.n	8001428 <HAL_RCC_OscConfig+0x18c>
 80013ee:	4b46      	ldr	r3, [pc, #280]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d116      	bne.n	8001428 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013fa:	4b43      	ldr	r3, [pc, #268]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	2b00      	cmp	r3, #0
 8001404:	d005      	beq.n	8001412 <HAL_RCC_OscConfig+0x176>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	691b      	ldr	r3, [r3, #16]
 800140a:	2b01      	cmp	r3, #1
 800140c:	d001      	beq.n	8001412 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e1c0      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001412:	4b3d      	ldr	r3, [pc, #244]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	695b      	ldr	r3, [r3, #20]
 800141e:	00db      	lsls	r3, r3, #3
 8001420:	4939      	ldr	r1, [pc, #228]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 8001422:	4313      	orrs	r3, r2
 8001424:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001426:	e03a      	b.n	800149e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	691b      	ldr	r3, [r3, #16]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d020      	beq.n	8001472 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001430:	4b36      	ldr	r3, [pc, #216]	@ (800150c <HAL_RCC_OscConfig+0x270>)
 8001432:	2201      	movs	r2, #1
 8001434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001436:	f7ff faef 	bl	8000a18 <HAL_GetTick>
 800143a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800143c:	e008      	b.n	8001450 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800143e:	f7ff faeb 	bl	8000a18 <HAL_GetTick>
 8001442:	4602      	mov	r2, r0
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	2b02      	cmp	r3, #2
 800144a:	d901      	bls.n	8001450 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800144c:	2303      	movs	r3, #3
 800144e:	e1a1      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001450:	4b2d      	ldr	r3, [pc, #180]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f003 0302 	and.w	r3, r3, #2
 8001458:	2b00      	cmp	r3, #0
 800145a:	d0f0      	beq.n	800143e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800145c:	4b2a      	ldr	r3, [pc, #168]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	695b      	ldr	r3, [r3, #20]
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	4927      	ldr	r1, [pc, #156]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 800146c:	4313      	orrs	r3, r2
 800146e:	600b      	str	r3, [r1, #0]
 8001470:	e015      	b.n	800149e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001472:	4b26      	ldr	r3, [pc, #152]	@ (800150c <HAL_RCC_OscConfig+0x270>)
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001478:	f7ff face 	bl	8000a18 <HAL_GetTick>
 800147c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800147e:	e008      	b.n	8001492 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001480:	f7ff faca 	bl	8000a18 <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	2b02      	cmp	r3, #2
 800148c:	d901      	bls.n	8001492 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800148e:	2303      	movs	r3, #3
 8001490:	e180      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001492:	4b1d      	ldr	r3, [pc, #116]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 0302 	and.w	r3, r3, #2
 800149a:	2b00      	cmp	r3, #0
 800149c:	d1f0      	bne.n	8001480 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 0308 	and.w	r3, r3, #8
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d03a      	beq.n	8001520 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	699b      	ldr	r3, [r3, #24]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d019      	beq.n	80014e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014b2:	4b17      	ldr	r3, [pc, #92]	@ (8001510 <HAL_RCC_OscConfig+0x274>)
 80014b4:	2201      	movs	r2, #1
 80014b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b8:	f7ff faae 	bl	8000a18 <HAL_GetTick>
 80014bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014be:	e008      	b.n	80014d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014c0:	f7ff faaa 	bl	8000a18 <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d901      	bls.n	80014d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e160      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001508 <HAL_RCC_OscConfig+0x26c>)
 80014d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d0f0      	beq.n	80014c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80014de:	2001      	movs	r0, #1
 80014e0:	f000 face 	bl	8001a80 <RCC_Delay>
 80014e4:	e01c      	b.n	8001520 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001510 <HAL_RCC_OscConfig+0x274>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ec:	f7ff fa94 	bl	8000a18 <HAL_GetTick>
 80014f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014f2:	e00f      	b.n	8001514 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014f4:	f7ff fa90 	bl	8000a18 <HAL_GetTick>
 80014f8:	4602      	mov	r2, r0
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d908      	bls.n	8001514 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001502:	2303      	movs	r3, #3
 8001504:	e146      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
 8001506:	bf00      	nop
 8001508:	40021000 	.word	0x40021000
 800150c:	42420000 	.word	0x42420000
 8001510:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001514:	4b92      	ldr	r3, [pc, #584]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 8001516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001518:	f003 0302 	and.w	r3, r3, #2
 800151c:	2b00      	cmp	r3, #0
 800151e:	d1e9      	bne.n	80014f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 0304 	and.w	r3, r3, #4
 8001528:	2b00      	cmp	r3, #0
 800152a:	f000 80a6 	beq.w	800167a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800152e:	2300      	movs	r3, #0
 8001530:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001532:	4b8b      	ldr	r3, [pc, #556]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 8001534:	69db      	ldr	r3, [r3, #28]
 8001536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800153a:	2b00      	cmp	r3, #0
 800153c:	d10d      	bne.n	800155a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800153e:	4b88      	ldr	r3, [pc, #544]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 8001540:	69db      	ldr	r3, [r3, #28]
 8001542:	4a87      	ldr	r2, [pc, #540]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 8001544:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001548:	61d3      	str	r3, [r2, #28]
 800154a:	4b85      	ldr	r3, [pc, #532]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 800154c:	69db      	ldr	r3, [r3, #28]
 800154e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001556:	2301      	movs	r3, #1
 8001558:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800155a:	4b82      	ldr	r3, [pc, #520]	@ (8001764 <HAL_RCC_OscConfig+0x4c8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001562:	2b00      	cmp	r3, #0
 8001564:	d118      	bne.n	8001598 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001566:	4b7f      	ldr	r3, [pc, #508]	@ (8001764 <HAL_RCC_OscConfig+0x4c8>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a7e      	ldr	r2, [pc, #504]	@ (8001764 <HAL_RCC_OscConfig+0x4c8>)
 800156c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001570:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001572:	f7ff fa51 	bl	8000a18 <HAL_GetTick>
 8001576:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001578:	e008      	b.n	800158c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800157a:	f7ff fa4d 	bl	8000a18 <HAL_GetTick>
 800157e:	4602      	mov	r2, r0
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	2b64      	cmp	r3, #100	@ 0x64
 8001586:	d901      	bls.n	800158c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001588:	2303      	movs	r3, #3
 800158a:	e103      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800158c:	4b75      	ldr	r3, [pc, #468]	@ (8001764 <HAL_RCC_OscConfig+0x4c8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001594:	2b00      	cmp	r3, #0
 8001596:	d0f0      	beq.n	800157a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	68db      	ldr	r3, [r3, #12]
 800159c:	2b01      	cmp	r3, #1
 800159e:	d106      	bne.n	80015ae <HAL_RCC_OscConfig+0x312>
 80015a0:	4b6f      	ldr	r3, [pc, #444]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80015a2:	6a1b      	ldr	r3, [r3, #32]
 80015a4:	4a6e      	ldr	r2, [pc, #440]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80015a6:	f043 0301 	orr.w	r3, r3, #1
 80015aa:	6213      	str	r3, [r2, #32]
 80015ac:	e02d      	b.n	800160a <HAL_RCC_OscConfig+0x36e>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d10c      	bne.n	80015d0 <HAL_RCC_OscConfig+0x334>
 80015b6:	4b6a      	ldr	r3, [pc, #424]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80015b8:	6a1b      	ldr	r3, [r3, #32]
 80015ba:	4a69      	ldr	r2, [pc, #420]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80015bc:	f023 0301 	bic.w	r3, r3, #1
 80015c0:	6213      	str	r3, [r2, #32]
 80015c2:	4b67      	ldr	r3, [pc, #412]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80015c4:	6a1b      	ldr	r3, [r3, #32]
 80015c6:	4a66      	ldr	r2, [pc, #408]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80015c8:	f023 0304 	bic.w	r3, r3, #4
 80015cc:	6213      	str	r3, [r2, #32]
 80015ce:	e01c      	b.n	800160a <HAL_RCC_OscConfig+0x36e>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	2b05      	cmp	r3, #5
 80015d6:	d10c      	bne.n	80015f2 <HAL_RCC_OscConfig+0x356>
 80015d8:	4b61      	ldr	r3, [pc, #388]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80015da:	6a1b      	ldr	r3, [r3, #32]
 80015dc:	4a60      	ldr	r2, [pc, #384]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80015de:	f043 0304 	orr.w	r3, r3, #4
 80015e2:	6213      	str	r3, [r2, #32]
 80015e4:	4b5e      	ldr	r3, [pc, #376]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80015e6:	6a1b      	ldr	r3, [r3, #32]
 80015e8:	4a5d      	ldr	r2, [pc, #372]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80015ea:	f043 0301 	orr.w	r3, r3, #1
 80015ee:	6213      	str	r3, [r2, #32]
 80015f0:	e00b      	b.n	800160a <HAL_RCC_OscConfig+0x36e>
 80015f2:	4b5b      	ldr	r3, [pc, #364]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80015f4:	6a1b      	ldr	r3, [r3, #32]
 80015f6:	4a5a      	ldr	r2, [pc, #360]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80015f8:	f023 0301 	bic.w	r3, r3, #1
 80015fc:	6213      	str	r3, [r2, #32]
 80015fe:	4b58      	ldr	r3, [pc, #352]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 8001600:	6a1b      	ldr	r3, [r3, #32]
 8001602:	4a57      	ldr	r2, [pc, #348]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 8001604:	f023 0304 	bic.w	r3, r3, #4
 8001608:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	68db      	ldr	r3, [r3, #12]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d015      	beq.n	800163e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001612:	f7ff fa01 	bl	8000a18 <HAL_GetTick>
 8001616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001618:	e00a      	b.n	8001630 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800161a:	f7ff f9fd 	bl	8000a18 <HAL_GetTick>
 800161e:	4602      	mov	r2, r0
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001628:	4293      	cmp	r3, r2
 800162a:	d901      	bls.n	8001630 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e0b1      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001630:	4b4b      	ldr	r3, [pc, #300]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 8001632:	6a1b      	ldr	r3, [r3, #32]
 8001634:	f003 0302 	and.w	r3, r3, #2
 8001638:	2b00      	cmp	r3, #0
 800163a:	d0ee      	beq.n	800161a <HAL_RCC_OscConfig+0x37e>
 800163c:	e014      	b.n	8001668 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800163e:	f7ff f9eb 	bl	8000a18 <HAL_GetTick>
 8001642:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001644:	e00a      	b.n	800165c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001646:	f7ff f9e7 	bl	8000a18 <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001654:	4293      	cmp	r3, r2
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e09b      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800165c:	4b40      	ldr	r3, [pc, #256]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 800165e:	6a1b      	ldr	r3, [r3, #32]
 8001660:	f003 0302 	and.w	r3, r3, #2
 8001664:	2b00      	cmp	r3, #0
 8001666:	d1ee      	bne.n	8001646 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001668:	7dfb      	ldrb	r3, [r7, #23]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d105      	bne.n	800167a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800166e:	4b3c      	ldr	r3, [pc, #240]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 8001670:	69db      	ldr	r3, [r3, #28]
 8001672:	4a3b      	ldr	r2, [pc, #236]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 8001674:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001678:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	2b00      	cmp	r3, #0
 8001680:	f000 8087 	beq.w	8001792 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001684:	4b36      	ldr	r3, [pc, #216]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f003 030c 	and.w	r3, r3, #12
 800168c:	2b08      	cmp	r3, #8
 800168e:	d061      	beq.n	8001754 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	69db      	ldr	r3, [r3, #28]
 8001694:	2b02      	cmp	r3, #2
 8001696:	d146      	bne.n	8001726 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001698:	4b33      	ldr	r3, [pc, #204]	@ (8001768 <HAL_RCC_OscConfig+0x4cc>)
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169e:	f7ff f9bb 	bl	8000a18 <HAL_GetTick>
 80016a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016a4:	e008      	b.n	80016b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016a6:	f7ff f9b7 	bl	8000a18 <HAL_GetTick>
 80016aa:	4602      	mov	r2, r0
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	2b02      	cmp	r3, #2
 80016b2:	d901      	bls.n	80016b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80016b4:	2303      	movs	r3, #3
 80016b6:	e06d      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016b8:	4b29      	ldr	r3, [pc, #164]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d1f0      	bne.n	80016a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6a1b      	ldr	r3, [r3, #32]
 80016c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016cc:	d108      	bne.n	80016e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80016ce:	4b24      	ldr	r3, [pc, #144]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	4921      	ldr	r1, [pc, #132]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80016dc:	4313      	orrs	r3, r2
 80016de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6a19      	ldr	r1, [r3, #32]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016f0:	430b      	orrs	r3, r1
 80016f2:	491b      	ldr	r1, [pc, #108]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 80016f4:	4313      	orrs	r3, r2
 80016f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001768 <HAL_RCC_OscConfig+0x4cc>)
 80016fa:	2201      	movs	r2, #1
 80016fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016fe:	f7ff f98b 	bl	8000a18 <HAL_GetTick>
 8001702:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001704:	e008      	b.n	8001718 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001706:	f7ff f987 	bl	8000a18 <HAL_GetTick>
 800170a:	4602      	mov	r2, r0
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	1ad3      	subs	r3, r2, r3
 8001710:	2b02      	cmp	r3, #2
 8001712:	d901      	bls.n	8001718 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001714:	2303      	movs	r3, #3
 8001716:	e03d      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001718:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001720:	2b00      	cmp	r3, #0
 8001722:	d0f0      	beq.n	8001706 <HAL_RCC_OscConfig+0x46a>
 8001724:	e035      	b.n	8001792 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001726:	4b10      	ldr	r3, [pc, #64]	@ (8001768 <HAL_RCC_OscConfig+0x4cc>)
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800172c:	f7ff f974 	bl	8000a18 <HAL_GetTick>
 8001730:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001732:	e008      	b.n	8001746 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001734:	f7ff f970 	bl	8000a18 <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	2b02      	cmp	r3, #2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e026      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001746:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <HAL_RCC_OscConfig+0x4c4>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d1f0      	bne.n	8001734 <HAL_RCC_OscConfig+0x498>
 8001752:	e01e      	b.n	8001792 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	69db      	ldr	r3, [r3, #28]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d107      	bne.n	800176c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e019      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
 8001760:	40021000 	.word	0x40021000
 8001764:	40007000 	.word	0x40007000
 8001768:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800176c:	4b0b      	ldr	r3, [pc, #44]	@ (800179c <HAL_RCC_OscConfig+0x500>)
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6a1b      	ldr	r3, [r3, #32]
 800177c:	429a      	cmp	r2, r3
 800177e:	d106      	bne.n	800178e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800178a:	429a      	cmp	r2, r3
 800178c:	d001      	beq.n	8001792 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e000      	b.n	8001794 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001792:	2300      	movs	r3, #0
}
 8001794:	4618      	mov	r0, r3
 8001796:	3718      	adds	r7, #24
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40021000 	.word	0x40021000

080017a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d101      	bne.n	80017b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	e0d0      	b.n	8001956 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017b4:	4b6a      	ldr	r3, [pc, #424]	@ (8001960 <HAL_RCC_ClockConfig+0x1c0>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0307 	and.w	r3, r3, #7
 80017bc:	683a      	ldr	r2, [r7, #0]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d910      	bls.n	80017e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017c2:	4b67      	ldr	r3, [pc, #412]	@ (8001960 <HAL_RCC_ClockConfig+0x1c0>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f023 0207 	bic.w	r2, r3, #7
 80017ca:	4965      	ldr	r1, [pc, #404]	@ (8001960 <HAL_RCC_ClockConfig+0x1c0>)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017d2:	4b63      	ldr	r3, [pc, #396]	@ (8001960 <HAL_RCC_ClockConfig+0x1c0>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 0307 	and.w	r3, r3, #7
 80017da:	683a      	ldr	r2, [r7, #0]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d001      	beq.n	80017e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e0b8      	b.n	8001956 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0302 	and.w	r3, r3, #2
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d020      	beq.n	8001832 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0304 	and.w	r3, r3, #4
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d005      	beq.n	8001808 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017fc:	4b59      	ldr	r3, [pc, #356]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	4a58      	ldr	r2, [pc, #352]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 8001802:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001806:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0308 	and.w	r3, r3, #8
 8001810:	2b00      	cmp	r3, #0
 8001812:	d005      	beq.n	8001820 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001814:	4b53      	ldr	r3, [pc, #332]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	4a52      	ldr	r2, [pc, #328]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 800181a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800181e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001820:	4b50      	ldr	r3, [pc, #320]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	494d      	ldr	r1, [pc, #308]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 800182e:	4313      	orrs	r3, r2
 8001830:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	2b00      	cmp	r3, #0
 800183c:	d040      	beq.n	80018c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	2b01      	cmp	r3, #1
 8001844:	d107      	bne.n	8001856 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001846:	4b47      	ldr	r3, [pc, #284]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d115      	bne.n	800187e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e07f      	b.n	8001956 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	2b02      	cmp	r3, #2
 800185c:	d107      	bne.n	800186e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800185e:	4b41      	ldr	r3, [pc, #260]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d109      	bne.n	800187e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e073      	b.n	8001956 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800186e:	4b3d      	ldr	r3, [pc, #244]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e06b      	b.n	8001956 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800187e:	4b39      	ldr	r3, [pc, #228]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	f023 0203 	bic.w	r2, r3, #3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	4936      	ldr	r1, [pc, #216]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 800188c:	4313      	orrs	r3, r2
 800188e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001890:	f7ff f8c2 	bl	8000a18 <HAL_GetTick>
 8001894:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001896:	e00a      	b.n	80018ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001898:	f7ff f8be 	bl	8000a18 <HAL_GetTick>
 800189c:	4602      	mov	r2, r0
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e053      	b.n	8001956 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f003 020c 	and.w	r2, r3, #12
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	429a      	cmp	r2, r3
 80018be:	d1eb      	bne.n	8001898 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018c0:	4b27      	ldr	r3, [pc, #156]	@ (8001960 <HAL_RCC_ClockConfig+0x1c0>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0307 	and.w	r3, r3, #7
 80018c8:	683a      	ldr	r2, [r7, #0]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d210      	bcs.n	80018f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ce:	4b24      	ldr	r3, [pc, #144]	@ (8001960 <HAL_RCC_ClockConfig+0x1c0>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f023 0207 	bic.w	r2, r3, #7
 80018d6:	4922      	ldr	r1, [pc, #136]	@ (8001960 <HAL_RCC_ClockConfig+0x1c0>)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	4313      	orrs	r3, r2
 80018dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018de:	4b20      	ldr	r3, [pc, #128]	@ (8001960 <HAL_RCC_ClockConfig+0x1c0>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	683a      	ldr	r2, [r7, #0]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d001      	beq.n	80018f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e032      	b.n	8001956 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 0304 	and.w	r3, r3, #4
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d008      	beq.n	800190e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018fc:	4b19      	ldr	r3, [pc, #100]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	4916      	ldr	r1, [pc, #88]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 800190a:	4313      	orrs	r3, r2
 800190c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0308 	and.w	r3, r3, #8
 8001916:	2b00      	cmp	r3, #0
 8001918:	d009      	beq.n	800192e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800191a:	4b12      	ldr	r3, [pc, #72]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	490e      	ldr	r1, [pc, #56]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 800192a:	4313      	orrs	r3, r2
 800192c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800192e:	f000 f821 	bl	8001974 <HAL_RCC_GetSysClockFreq>
 8001932:	4602      	mov	r2, r0
 8001934:	4b0b      	ldr	r3, [pc, #44]	@ (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	091b      	lsrs	r3, r3, #4
 800193a:	f003 030f 	and.w	r3, r3, #15
 800193e:	490a      	ldr	r1, [pc, #40]	@ (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 8001940:	5ccb      	ldrb	r3, [r1, r3]
 8001942:	fa22 f303 	lsr.w	r3, r2, r3
 8001946:	4a09      	ldr	r2, [pc, #36]	@ (800196c <HAL_RCC_ClockConfig+0x1cc>)
 8001948:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800194a:	4b09      	ldr	r3, [pc, #36]	@ (8001970 <HAL_RCC_ClockConfig+0x1d0>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff f820 	bl	8000994 <HAL_InitTick>

  return HAL_OK;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40022000 	.word	0x40022000
 8001964:	40021000 	.word	0x40021000
 8001968:	080039f8 	.word	0x080039f8
 800196c:	20000000 	.word	0x20000000
 8001970:	20000004 	.word	0x20000004

08001974 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001974:	b480      	push	{r7}
 8001976:	b087      	sub	sp, #28
 8001978:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800197a:	2300      	movs	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	2300      	movs	r3, #0
 8001980:	60bb      	str	r3, [r7, #8]
 8001982:	2300      	movs	r3, #0
 8001984:	617b      	str	r3, [r7, #20]
 8001986:	2300      	movs	r3, #0
 8001988:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800198e:	4b1e      	ldr	r3, [pc, #120]	@ (8001a08 <HAL_RCC_GetSysClockFreq+0x94>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f003 030c 	and.w	r3, r3, #12
 800199a:	2b04      	cmp	r3, #4
 800199c:	d002      	beq.n	80019a4 <HAL_RCC_GetSysClockFreq+0x30>
 800199e:	2b08      	cmp	r3, #8
 80019a0:	d003      	beq.n	80019aa <HAL_RCC_GetSysClockFreq+0x36>
 80019a2:	e027      	b.n	80019f4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80019a4:	4b19      	ldr	r3, [pc, #100]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0x98>)
 80019a6:	613b      	str	r3, [r7, #16]
      break;
 80019a8:	e027      	b.n	80019fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	0c9b      	lsrs	r3, r3, #18
 80019ae:	f003 030f 	and.w	r3, r3, #15
 80019b2:	4a17      	ldr	r2, [pc, #92]	@ (8001a10 <HAL_RCC_GetSysClockFreq+0x9c>)
 80019b4:	5cd3      	ldrb	r3, [r2, r3]
 80019b6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d010      	beq.n	80019e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019c2:	4b11      	ldr	r3, [pc, #68]	@ (8001a08 <HAL_RCC_GetSysClockFreq+0x94>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	0c5b      	lsrs	r3, r3, #17
 80019c8:	f003 0301 	and.w	r3, r3, #1
 80019cc:	4a11      	ldr	r2, [pc, #68]	@ (8001a14 <HAL_RCC_GetSysClockFreq+0xa0>)
 80019ce:	5cd3      	ldrb	r3, [r2, r3]
 80019d0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a0d      	ldr	r2, [pc, #52]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0x98>)
 80019d6:	fb03 f202 	mul.w	r2, r3, r2
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e0:	617b      	str	r3, [r7, #20]
 80019e2:	e004      	b.n	80019ee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	4a0c      	ldr	r2, [pc, #48]	@ (8001a18 <HAL_RCC_GetSysClockFreq+0xa4>)
 80019e8:	fb02 f303 	mul.w	r3, r2, r3
 80019ec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	613b      	str	r3, [r7, #16]
      break;
 80019f2:	e002      	b.n	80019fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019f4:	4b05      	ldr	r3, [pc, #20]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0x98>)
 80019f6:	613b      	str	r3, [r7, #16]
      break;
 80019f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019fa:	693b      	ldr	r3, [r7, #16]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	371c      	adds	r7, #28
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bc80      	pop	{r7}
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	007a1200 	.word	0x007a1200
 8001a10:	08003a10 	.word	0x08003a10
 8001a14:	08003a20 	.word	0x08003a20
 8001a18:	003d0900 	.word	0x003d0900

08001a1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a20:	4b02      	ldr	r3, [pc, #8]	@ (8001a2c <HAL_RCC_GetHCLKFreq+0x10>)
 8001a22:	681b      	ldr	r3, [r3, #0]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bc80      	pop	{r7}
 8001a2a:	4770      	bx	lr
 8001a2c:	20000000 	.word	0x20000000

08001a30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a34:	f7ff fff2 	bl	8001a1c <HAL_RCC_GetHCLKFreq>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	4b05      	ldr	r3, [pc, #20]	@ (8001a50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	0a1b      	lsrs	r3, r3, #8
 8001a40:	f003 0307 	and.w	r3, r3, #7
 8001a44:	4903      	ldr	r1, [pc, #12]	@ (8001a54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a46:	5ccb      	ldrb	r3, [r1, r3]
 8001a48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000
 8001a54:	08003a08 	.word	0x08003a08

08001a58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a5c:	f7ff ffde 	bl	8001a1c <HAL_RCC_GetHCLKFreq>
 8001a60:	4602      	mov	r2, r0
 8001a62:	4b05      	ldr	r3, [pc, #20]	@ (8001a78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	0adb      	lsrs	r3, r3, #11
 8001a68:	f003 0307 	and.w	r3, r3, #7
 8001a6c:	4903      	ldr	r1, [pc, #12]	@ (8001a7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a6e:	5ccb      	ldrb	r3, [r1, r3]
 8001a70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	08003a08 	.word	0x08003a08

08001a80 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a88:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab4 <RCC_Delay+0x34>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a0a      	ldr	r2, [pc, #40]	@ (8001ab8 <RCC_Delay+0x38>)
 8001a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a92:	0a5b      	lsrs	r3, r3, #9
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	fb02 f303 	mul.w	r3, r2, r3
 8001a9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a9c:	bf00      	nop
  }
  while (Delay --);
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	1e5a      	subs	r2, r3, #1
 8001aa2:	60fa      	str	r2, [r7, #12]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d1f9      	bne.n	8001a9c <RCC_Delay+0x1c>
}
 8001aa8:	bf00      	nop
 8001aaa:	bf00      	nop
 8001aac:	3714      	adds	r7, #20
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr
 8001ab4:	20000000 	.word	0x20000000
 8001ab8:	10624dd3 	.word	0x10624dd3

08001abc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d101      	bne.n	8001ace <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e041      	b.n	8001b52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d106      	bne.n	8001ae8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2200      	movs	r2, #0
 8001ade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f7fe fe7e 	bl	80007e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2202      	movs	r2, #2
 8001aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	3304      	adds	r3, #4
 8001af8:	4619      	mov	r1, r3
 8001afa:	4610      	mov	r0, r2
 8001afc:	f000 f8ac 	bl	8001c58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2201      	movs	r2, #1
 8001b04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2201      	movs	r2, #1
 8001b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2201      	movs	r2, #1
 8001b34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2201      	movs	r2, #1
 8001b44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001b50:	2300      	movs	r3, #0
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d001      	beq.n	8001b74 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e03c      	b.n	8001bee <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2202      	movs	r2, #2
 8001b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a1d      	ldr	r2, [pc, #116]	@ (8001bf8 <HAL_TIM_Base_Start+0x9c>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d018      	beq.n	8001bb8 <HAL_TIM_Base_Start+0x5c>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8001bfc <HAL_TIM_Base_Start+0xa0>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d013      	beq.n	8001bb8 <HAL_TIM_Base_Start+0x5c>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b98:	d00e      	beq.n	8001bb8 <HAL_TIM_Base_Start+0x5c>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a18      	ldr	r2, [pc, #96]	@ (8001c00 <HAL_TIM_Base_Start+0xa4>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d009      	beq.n	8001bb8 <HAL_TIM_Base_Start+0x5c>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a16      	ldr	r2, [pc, #88]	@ (8001c04 <HAL_TIM_Base_Start+0xa8>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d004      	beq.n	8001bb8 <HAL_TIM_Base_Start+0x5c>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a15      	ldr	r2, [pc, #84]	@ (8001c08 <HAL_TIM_Base_Start+0xac>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d111      	bne.n	8001bdc <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f003 0307 	and.w	r3, r3, #7
 8001bc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2b06      	cmp	r3, #6
 8001bc8:	d010      	beq.n	8001bec <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f042 0201 	orr.w	r2, r2, #1
 8001bd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bda:	e007      	b.n	8001bec <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f042 0201 	orr.w	r2, r2, #1
 8001bea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3714      	adds	r7, #20
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr
 8001bf8:	40012c00 	.word	0x40012c00
 8001bfc:	40013400 	.word	0x40013400
 8001c00:	40000400 	.word	0x40000400
 8001c04:	40000800 	.word	0x40000800
 8001c08:	40000c00 	.word	0x40000c00

08001c0c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	6a1a      	ldr	r2, [r3, #32]
 8001c1a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001c1e:	4013      	ands	r3, r2
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d10f      	bne.n	8001c44 <HAL_TIM_Base_Stop+0x38>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	6a1a      	ldr	r2, [r3, #32]
 8001c2a:	f240 4344 	movw	r3, #1092	@ 0x444
 8001c2e:	4013      	ands	r3, r2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d107      	bne.n	8001c44 <HAL_TIM_Base_Stop+0x38>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f022 0201 	bic.w	r2, r2, #1
 8001c42:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2201      	movs	r2, #1
 8001c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bc80      	pop	{r7}
 8001c56:	4770      	bx	lr

08001c58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	4a39      	ldr	r2, [pc, #228]	@ (8001d50 <TIM_Base_SetConfig+0xf8>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d013      	beq.n	8001c98 <TIM_Base_SetConfig+0x40>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a38      	ldr	r2, [pc, #224]	@ (8001d54 <TIM_Base_SetConfig+0xfc>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d00f      	beq.n	8001c98 <TIM_Base_SetConfig+0x40>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c7e:	d00b      	beq.n	8001c98 <TIM_Base_SetConfig+0x40>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a35      	ldr	r2, [pc, #212]	@ (8001d58 <TIM_Base_SetConfig+0x100>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d007      	beq.n	8001c98 <TIM_Base_SetConfig+0x40>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a34      	ldr	r2, [pc, #208]	@ (8001d5c <TIM_Base_SetConfig+0x104>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d003      	beq.n	8001c98 <TIM_Base_SetConfig+0x40>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	4a33      	ldr	r2, [pc, #204]	@ (8001d60 <TIM_Base_SetConfig+0x108>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d108      	bne.n	8001caa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	68fa      	ldr	r2, [r7, #12]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a28      	ldr	r2, [pc, #160]	@ (8001d50 <TIM_Base_SetConfig+0xf8>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d013      	beq.n	8001cda <TIM_Base_SetConfig+0x82>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a27      	ldr	r2, [pc, #156]	@ (8001d54 <TIM_Base_SetConfig+0xfc>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d00f      	beq.n	8001cda <TIM_Base_SetConfig+0x82>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cc0:	d00b      	beq.n	8001cda <TIM_Base_SetConfig+0x82>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4a24      	ldr	r2, [pc, #144]	@ (8001d58 <TIM_Base_SetConfig+0x100>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d007      	beq.n	8001cda <TIM_Base_SetConfig+0x82>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	4a23      	ldr	r2, [pc, #140]	@ (8001d5c <TIM_Base_SetConfig+0x104>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d003      	beq.n	8001cda <TIM_Base_SetConfig+0x82>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4a22      	ldr	r2, [pc, #136]	@ (8001d60 <TIM_Base_SetConfig+0x108>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d108      	bne.n	8001cec <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ce0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	695b      	ldr	r3, [r3, #20]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	68fa      	ldr	r2, [r7, #12]
 8001cfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	689a      	ldr	r2, [r3, #8]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a0f      	ldr	r2, [pc, #60]	@ (8001d50 <TIM_Base_SetConfig+0xf8>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d003      	beq.n	8001d20 <TIM_Base_SetConfig+0xc8>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a0e      	ldr	r2, [pc, #56]	@ (8001d54 <TIM_Base_SetConfig+0xfc>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d103      	bne.n	8001d28 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	691a      	ldr	r2, [r3, #16]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	691b      	ldr	r3, [r3, #16]
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d005      	beq.n	8001d46 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	691b      	ldr	r3, [r3, #16]
 8001d3e:	f023 0201 	bic.w	r2, r3, #1
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	611a      	str	r2, [r3, #16]
  }
}
 8001d46:	bf00      	nop
 8001d48:	3714      	adds	r7, #20
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bc80      	pop	{r7}
 8001d4e:	4770      	bx	lr
 8001d50:	40012c00 	.word	0x40012c00
 8001d54:	40013400 	.word	0x40013400
 8001d58:	40000400 	.word	0x40000400
 8001d5c:	40000800 	.word	0x40000800
 8001d60:	40000c00 	.word	0x40000c00

08001d64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d101      	bne.n	8001d7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001d78:	2302      	movs	r3, #2
 8001d7a:	e050      	b.n	8001e1e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2202      	movs	r2, #2
 8001d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001da2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	68fa      	ldr	r2, [r7, #12]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a1b      	ldr	r2, [pc, #108]	@ (8001e28 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d018      	beq.n	8001df2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a19      	ldr	r2, [pc, #100]	@ (8001e2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d013      	beq.n	8001df2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dd2:	d00e      	beq.n	8001df2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a15      	ldr	r2, [pc, #84]	@ (8001e30 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d009      	beq.n	8001df2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a14      	ldr	r2, [pc, #80]	@ (8001e34 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d004      	beq.n	8001df2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a12      	ldr	r2, [pc, #72]	@ (8001e38 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d10c      	bne.n	8001e0c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001df8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	68ba      	ldr	r2, [r7, #8]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68ba      	ldr	r2, [r7, #8]
 8001e0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3714      	adds	r7, #20
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bc80      	pop	{r7}
 8001e26:	4770      	bx	lr
 8001e28:	40012c00 	.word	0x40012c00
 8001e2c:	40013400 	.word	0x40013400
 8001e30:	40000400 	.word	0x40000400
 8001e34:	40000800 	.word	0x40000800
 8001e38:	40000c00 	.word	0x40000c00

08001e3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e042      	b.n	8001ed4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d106      	bne.n	8001e68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f7fe fd06 	bl	8000874 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2224      	movs	r2, #36	@ 0x24
 8001e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	68da      	ldr	r2, [r3, #12]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001e7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f000 fd63 	bl	800294c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	691a      	ldr	r2, [r3, #16]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001e94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	695a      	ldr	r2, [r3, #20]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001ea4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68da      	ldr	r2, [r3, #12]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001eb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2220      	movs	r2, #32
 8001ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2220      	movs	r2, #32
 8001ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001ed2:	2300      	movs	r3, #0
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b08a      	sub	sp, #40	@ 0x28
 8001ee0:	af02      	add	r7, sp, #8
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	603b      	str	r3, [r7, #0]
 8001ee8:	4613      	mov	r3, r2
 8001eea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001eec:	2300      	movs	r3, #0
 8001eee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	2b20      	cmp	r3, #32
 8001efa:	d175      	bne.n	8001fe8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d002      	beq.n	8001f08 <HAL_UART_Transmit+0x2c>
 8001f02:	88fb      	ldrh	r3, [r7, #6]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d101      	bne.n	8001f0c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	e06e      	b.n	8001fea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2221      	movs	r2, #33	@ 0x21
 8001f16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f1a:	f7fe fd7d 	bl	8000a18 <HAL_GetTick>
 8001f1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	88fa      	ldrh	r2, [r7, #6]
 8001f24:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	88fa      	ldrh	r2, [r7, #6]
 8001f2a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f34:	d108      	bne.n	8001f48 <HAL_UART_Transmit+0x6c>
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d104      	bne.n	8001f48 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	61bb      	str	r3, [r7, #24]
 8001f46:	e003      	b.n	8001f50 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001f50:	e02e      	b.n	8001fb0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	9300      	str	r3, [sp, #0]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	2180      	movs	r1, #128	@ 0x80
 8001f5c:	68f8      	ldr	r0, [r7, #12]
 8001f5e:	f000 fb01 	bl	8002564 <UART_WaitOnFlagUntilTimeout>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d005      	beq.n	8001f74 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2220      	movs	r2, #32
 8001f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e03a      	b.n	8001fea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d10b      	bne.n	8001f92 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	881b      	ldrh	r3, [r3, #0]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f88:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	3302      	adds	r3, #2
 8001f8e:	61bb      	str	r3, [r7, #24]
 8001f90:	e007      	b.n	8001fa2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	781a      	ldrb	r2, [r3, #0]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	3b01      	subs	r3, #1
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1cb      	bne.n	8001f52 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	2140      	movs	r1, #64	@ 0x40
 8001fc4:	68f8      	ldr	r0, [r7, #12]
 8001fc6:	f000 facd 	bl	8002564 <UART_WaitOnFlagUntilTimeout>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d005      	beq.n	8001fdc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2220      	movs	r2, #32
 8001fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	e006      	b.n	8001fea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2220      	movs	r2, #32
 8001fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	e000      	b.n	8001fea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001fe8:	2302      	movs	r3, #2
  }
}
 8001fea:	4618      	mov	r0, r3
 8001fec:	3720      	adds	r7, #32
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
	...

08001ff4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b0ba      	sub	sp, #232	@ 0xe8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	695b      	ldr	r3, [r3, #20]
 8002016:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800201a:	2300      	movs	r3, #0
 800201c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002020:	2300      	movs	r3, #0
 8002022:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800202a:	f003 030f 	and.w	r3, r3, #15
 800202e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002032:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002036:	2b00      	cmp	r3, #0
 8002038:	d10f      	bne.n	800205a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800203a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800203e:	f003 0320 	and.w	r3, r3, #32
 8002042:	2b00      	cmp	r3, #0
 8002044:	d009      	beq.n	800205a <HAL_UART_IRQHandler+0x66>
 8002046:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800204a:	f003 0320 	and.w	r3, r3, #32
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 fbbc 	bl	80027d0 <UART_Receive_IT>
      return;
 8002058:	e25b      	b.n	8002512 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800205a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800205e:	2b00      	cmp	r3, #0
 8002060:	f000 80de 	beq.w	8002220 <HAL_UART_IRQHandler+0x22c>
 8002064:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	2b00      	cmp	r3, #0
 800206e:	d106      	bne.n	800207e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002070:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002074:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002078:	2b00      	cmp	r3, #0
 800207a:	f000 80d1 	beq.w	8002220 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800207e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	2b00      	cmp	r3, #0
 8002088:	d00b      	beq.n	80020a2 <HAL_UART_IRQHandler+0xae>
 800208a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800208e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002092:	2b00      	cmp	r3, #0
 8002094:	d005      	beq.n	80020a2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209a:	f043 0201 	orr.w	r2, r3, #1
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80020a6:	f003 0304 	and.w	r3, r3, #4
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d00b      	beq.n	80020c6 <HAL_UART_IRQHandler+0xd2>
 80020ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d005      	beq.n	80020c6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020be:	f043 0202 	orr.w	r2, r3, #2
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d00b      	beq.n	80020ea <HAL_UART_IRQHandler+0xf6>
 80020d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d005      	beq.n	80020ea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e2:	f043 0204 	orr.w	r2, r3, #4
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80020ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d011      	beq.n	800211a <HAL_UART_IRQHandler+0x126>
 80020f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80020fa:	f003 0320 	and.w	r3, r3, #32
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d105      	bne.n	800210e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002102:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	2b00      	cmp	r3, #0
 800210c:	d005      	beq.n	800211a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002112:	f043 0208 	orr.w	r2, r3, #8
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211e:	2b00      	cmp	r3, #0
 8002120:	f000 81f2 	beq.w	8002508 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002128:	f003 0320 	and.w	r3, r3, #32
 800212c:	2b00      	cmp	r3, #0
 800212e:	d008      	beq.n	8002142 <HAL_UART_IRQHandler+0x14e>
 8002130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002134:	f003 0320 	and.w	r3, r3, #32
 8002138:	2b00      	cmp	r3, #0
 800213a:	d002      	beq.n	8002142 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f000 fb47 	bl	80027d0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	695b      	ldr	r3, [r3, #20]
 8002148:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800214c:	2b00      	cmp	r3, #0
 800214e:	bf14      	ite	ne
 8002150:	2301      	movne	r3, #1
 8002152:	2300      	moveq	r3, #0
 8002154:	b2db      	uxtb	r3, r3
 8002156:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215e:	f003 0308 	and.w	r3, r3, #8
 8002162:	2b00      	cmp	r3, #0
 8002164:	d103      	bne.n	800216e <HAL_UART_IRQHandler+0x17a>
 8002166:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800216a:	2b00      	cmp	r3, #0
 800216c:	d04f      	beq.n	800220e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f000 fa51 	bl	8002616 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800217e:	2b00      	cmp	r3, #0
 8002180:	d041      	beq.n	8002206 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	3314      	adds	r3, #20
 8002188:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800218c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002190:	e853 3f00 	ldrex	r3, [r3]
 8002194:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002198:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800219c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80021a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	3314      	adds	r3, #20
 80021aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80021ae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80021b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80021ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80021be:	e841 2300 	strex	r3, r2, [r1]
 80021c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80021c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d1d9      	bne.n	8002182 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d013      	beq.n	80021fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021da:	4a7e      	ldr	r2, [pc, #504]	@ (80023d4 <HAL_UART_IRQHandler+0x3e0>)
 80021dc:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe fd8e 	bl	8000d04 <HAL_DMA_Abort_IT>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d016      	beq.n	800221c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80021f8:	4610      	mov	r0, r2
 80021fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021fc:	e00e      	b.n	800221c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f000 f99c 	bl	800253c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002204:	e00a      	b.n	800221c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 f998 	bl	800253c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800220c:	e006      	b.n	800221c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f000 f994 	bl	800253c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800221a:	e175      	b.n	8002508 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800221c:	bf00      	nop
    return;
 800221e:	e173      	b.n	8002508 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002224:	2b01      	cmp	r3, #1
 8002226:	f040 814f 	bne.w	80024c8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800222a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800222e:	f003 0310 	and.w	r3, r3, #16
 8002232:	2b00      	cmp	r3, #0
 8002234:	f000 8148 	beq.w	80024c8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002238:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800223c:	f003 0310 	and.w	r3, r3, #16
 8002240:	2b00      	cmp	r3, #0
 8002242:	f000 8141 	beq.w	80024c8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002246:	2300      	movs	r3, #0
 8002248:	60bb      	str	r3, [r7, #8]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	60bb      	str	r3, [r7, #8]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	60bb      	str	r3, [r7, #8]
 800225a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	695b      	ldr	r3, [r3, #20]
 8002262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002266:	2b00      	cmp	r3, #0
 8002268:	f000 80b6 	beq.w	80023d8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002278:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800227c:	2b00      	cmp	r3, #0
 800227e:	f000 8145 	beq.w	800250c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002286:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800228a:	429a      	cmp	r2, r3
 800228c:	f080 813e 	bcs.w	800250c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002296:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800229c:	699b      	ldr	r3, [r3, #24]
 800229e:	2b20      	cmp	r3, #32
 80022a0:	f000 8088 	beq.w	80023b4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	330c      	adds	r3, #12
 80022aa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80022b2:	e853 3f00 	ldrex	r3, [r3]
 80022b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80022ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80022be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	330c      	adds	r3, #12
 80022cc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80022d0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80022d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022d8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80022dc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80022e0:	e841 2300 	strex	r3, r2, [r1]
 80022e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80022e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1d9      	bne.n	80022a4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	3314      	adds	r3, #20
 80022f6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80022fa:	e853 3f00 	ldrex	r3, [r3]
 80022fe:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002300:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002302:	f023 0301 	bic.w	r3, r3, #1
 8002306:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	3314      	adds	r3, #20
 8002310:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002314:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002318:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800231a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800231c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002320:	e841 2300 	strex	r3, r2, [r1]
 8002324:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002326:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002328:	2b00      	cmp	r3, #0
 800232a:	d1e1      	bne.n	80022f0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	3314      	adds	r3, #20
 8002332:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002334:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002336:	e853 3f00 	ldrex	r3, [r3]
 800233a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800233c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800233e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002342:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	3314      	adds	r3, #20
 800234c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002350:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002352:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002354:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002356:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002358:	e841 2300 	strex	r3, r2, [r1]
 800235c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800235e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002360:	2b00      	cmp	r3, #0
 8002362:	d1e3      	bne.n	800232c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2220      	movs	r2, #32
 8002368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	330c      	adds	r3, #12
 8002378:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800237a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800237c:	e853 3f00 	ldrex	r3, [r3]
 8002380:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002382:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002384:	f023 0310 	bic.w	r3, r3, #16
 8002388:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	330c      	adds	r3, #12
 8002392:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002396:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002398:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800239a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800239c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800239e:	e841 2300 	strex	r3, r2, [r1]
 80023a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80023a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1e3      	bne.n	8002372 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe fc6d 	bl	8000c8e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2202      	movs	r2, #2
 80023b8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	4619      	mov	r1, r3
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 f8bf 	bl	800254e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80023d0:	e09c      	b.n	800250c <HAL_UART_IRQHandler+0x518>
 80023d2:	bf00      	nop
 80023d4:	080026db 	.word	0x080026db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f000 808e 	beq.w	8002510 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80023f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f000 8089 	beq.w	8002510 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	330c      	adds	r3, #12
 8002404:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002408:	e853 3f00 	ldrex	r3, [r3]
 800240c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800240e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002410:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002414:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	330c      	adds	r3, #12
 800241e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002422:	647a      	str	r2, [r7, #68]	@ 0x44
 8002424:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002426:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002428:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800242a:	e841 2300 	strex	r3, r2, [r1]
 800242e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002430:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1e3      	bne.n	80023fe <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	3314      	adds	r3, #20
 800243c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800243e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002440:	e853 3f00 	ldrex	r3, [r3]
 8002444:	623b      	str	r3, [r7, #32]
   return(result);
 8002446:	6a3b      	ldr	r3, [r7, #32]
 8002448:	f023 0301 	bic.w	r3, r3, #1
 800244c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	3314      	adds	r3, #20
 8002456:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800245a:	633a      	str	r2, [r7, #48]	@ 0x30
 800245c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800245e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002460:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002462:	e841 2300 	strex	r3, r2, [r1]
 8002466:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1e3      	bne.n	8002436 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2220      	movs	r2, #32
 8002472:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	330c      	adds	r3, #12
 8002482:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	e853 3f00 	ldrex	r3, [r3]
 800248a:	60fb      	str	r3, [r7, #12]
   return(result);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f023 0310 	bic.w	r3, r3, #16
 8002492:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	330c      	adds	r3, #12
 800249c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80024a0:	61fa      	str	r2, [r7, #28]
 80024a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024a4:	69b9      	ldr	r1, [r7, #24]
 80024a6:	69fa      	ldr	r2, [r7, #28]
 80024a8:	e841 2300 	strex	r3, r2, [r1]
 80024ac:	617b      	str	r3, [r7, #20]
   return(result);
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d1e3      	bne.n	800247c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2202      	movs	r2, #2
 80024b8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80024ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80024be:	4619      	mov	r1, r3
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f000 f844 	bl	800254e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80024c6:	e023      	b.n	8002510 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80024c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d009      	beq.n	80024e8 <HAL_UART_IRQHandler+0x4f4>
 80024d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80024d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d003      	beq.n	80024e8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f000 f90e 	bl	8002702 <UART_Transmit_IT>
    return;
 80024e6:	e014      	b.n	8002512 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80024e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80024ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00e      	beq.n	8002512 <HAL_UART_IRQHandler+0x51e>
 80024f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80024f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d008      	beq.n	8002512 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 f94d 	bl	80027a0 <UART_EndTransmit_IT>
    return;
 8002506:	e004      	b.n	8002512 <HAL_UART_IRQHandler+0x51e>
    return;
 8002508:	bf00      	nop
 800250a:	e002      	b.n	8002512 <HAL_UART_IRQHandler+0x51e>
      return;
 800250c:	bf00      	nop
 800250e:	e000      	b.n	8002512 <HAL_UART_IRQHandler+0x51e>
      return;
 8002510:	bf00      	nop
  }
}
 8002512:	37e8      	adds	r7, #232	@ 0xe8
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	bc80      	pop	{r7}
 8002528:	4770      	bx	lr

0800252a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800252a:	b480      	push	{r7}
 800252c:	b083      	sub	sp, #12
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002532:	bf00      	nop
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	bc80      	pop	{r7}
 800253a:	4770      	bx	lr

0800253c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	bc80      	pop	{r7}
 800254c:	4770      	bx	lr

0800254e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800254e:	b480      	push	{r7}
 8002550:	b083      	sub	sp, #12
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
 8002556:	460b      	mov	r3, r1
 8002558:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800255a:	bf00      	nop
 800255c:	370c      	adds	r7, #12
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr

08002564 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b086      	sub	sp, #24
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	603b      	str	r3, [r7, #0]
 8002570:	4613      	mov	r3, r2
 8002572:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002574:	e03b      	b.n	80025ee <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002576:	6a3b      	ldr	r3, [r7, #32]
 8002578:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800257c:	d037      	beq.n	80025ee <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800257e:	f7fe fa4b 	bl	8000a18 <HAL_GetTick>
 8002582:	4602      	mov	r2, r0
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	6a3a      	ldr	r2, [r7, #32]
 800258a:	429a      	cmp	r2, r3
 800258c:	d302      	bcc.n	8002594 <UART_WaitOnFlagUntilTimeout+0x30>
 800258e:	6a3b      	ldr	r3, [r7, #32]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d101      	bne.n	8002598 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002594:	2303      	movs	r3, #3
 8002596:	e03a      	b.n	800260e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	f003 0304 	and.w	r3, r3, #4
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d023      	beq.n	80025ee <UART_WaitOnFlagUntilTimeout+0x8a>
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	2b80      	cmp	r3, #128	@ 0x80
 80025aa:	d020      	beq.n	80025ee <UART_WaitOnFlagUntilTimeout+0x8a>
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	2b40      	cmp	r3, #64	@ 0x40
 80025b0:	d01d      	beq.n	80025ee <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0308 	and.w	r3, r3, #8
 80025bc:	2b08      	cmp	r3, #8
 80025be:	d116      	bne.n	80025ee <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80025c0:	2300      	movs	r3, #0
 80025c2:	617b      	str	r3, [r7, #20]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	617b      	str	r3, [r7, #20]
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	617b      	str	r3, [r7, #20]
 80025d4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f000 f81d 	bl	8002616 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2208      	movs	r2, #8
 80025e0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e00f      	b.n	800260e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	4013      	ands	r3, r2
 80025f8:	68ba      	ldr	r2, [r7, #8]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	bf0c      	ite	eq
 80025fe:	2301      	moveq	r3, #1
 8002600:	2300      	movne	r3, #0
 8002602:	b2db      	uxtb	r3, r3
 8002604:	461a      	mov	r2, r3
 8002606:	79fb      	ldrb	r3, [r7, #7]
 8002608:	429a      	cmp	r2, r3
 800260a:	d0b4      	beq.n	8002576 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800260c:	2300      	movs	r3, #0
}
 800260e:	4618      	mov	r0, r3
 8002610:	3718      	adds	r7, #24
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002616:	b480      	push	{r7}
 8002618:	b095      	sub	sp, #84	@ 0x54
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	330c      	adds	r3, #12
 8002624:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002628:	e853 3f00 	ldrex	r3, [r3]
 800262c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800262e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002630:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002634:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	330c      	adds	r3, #12
 800263c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800263e:	643a      	str	r2, [r7, #64]	@ 0x40
 8002640:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002642:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002644:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002646:	e841 2300 	strex	r3, r2, [r1]
 800264a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800264c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1e5      	bne.n	800261e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	3314      	adds	r3, #20
 8002658:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800265a:	6a3b      	ldr	r3, [r7, #32]
 800265c:	e853 3f00 	ldrex	r3, [r3]
 8002660:	61fb      	str	r3, [r7, #28]
   return(result);
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	f023 0301 	bic.w	r3, r3, #1
 8002668:	64bb      	str	r3, [r7, #72]	@ 0x48
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	3314      	adds	r3, #20
 8002670:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002672:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002674:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002676:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002678:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800267a:	e841 2300 	strex	r3, r2, [r1]
 800267e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002682:	2b00      	cmp	r3, #0
 8002684:	d1e5      	bne.n	8002652 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268a:	2b01      	cmp	r3, #1
 800268c:	d119      	bne.n	80026c2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	330c      	adds	r3, #12
 8002694:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	e853 3f00 	ldrex	r3, [r3]
 800269c:	60bb      	str	r3, [r7, #8]
   return(result);
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	f023 0310 	bic.w	r3, r3, #16
 80026a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	330c      	adds	r3, #12
 80026ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80026ae:	61ba      	str	r2, [r7, #24]
 80026b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026b2:	6979      	ldr	r1, [r7, #20]
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	e841 2300 	strex	r3, r2, [r1]
 80026ba:	613b      	str	r3, [r7, #16]
   return(result);
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1e5      	bne.n	800268e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2220      	movs	r2, #32
 80026c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80026d0:	bf00      	nop
 80026d2:	3754      	adds	r7, #84	@ 0x54
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bc80      	pop	{r7}
 80026d8:	4770      	bx	lr

080026da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b084      	sub	sp, #16
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2200      	movs	r2, #0
 80026f2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80026f4:	68f8      	ldr	r0, [r7, #12]
 80026f6:	f7ff ff21 	bl	800253c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80026fa:	bf00      	nop
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002702:	b480      	push	{r7}
 8002704:	b085      	sub	sp, #20
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002710:	b2db      	uxtb	r3, r3
 8002712:	2b21      	cmp	r3, #33	@ 0x21
 8002714:	d13e      	bne.n	8002794 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800271e:	d114      	bne.n	800274a <UART_Transmit_IT+0x48>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	691b      	ldr	r3, [r3, #16]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d110      	bne.n	800274a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a1b      	ldr	r3, [r3, #32]
 800272c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	881b      	ldrh	r3, [r3, #0]
 8002732:	461a      	mov	r2, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800273c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a1b      	ldr	r3, [r3, #32]
 8002742:	1c9a      	adds	r2, r3, #2
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	621a      	str	r2, [r3, #32]
 8002748:	e008      	b.n	800275c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a1b      	ldr	r3, [r3, #32]
 800274e:	1c59      	adds	r1, r3, #1
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6211      	str	r1, [r2, #32]
 8002754:	781a      	ldrb	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002760:	b29b      	uxth	r3, r3
 8002762:	3b01      	subs	r3, #1
 8002764:	b29b      	uxth	r3, r3
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	4619      	mov	r1, r3
 800276a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800276c:	2b00      	cmp	r3, #0
 800276e:	d10f      	bne.n	8002790 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	68da      	ldr	r2, [r3, #12]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800277e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68da      	ldr	r2, [r3, #12]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800278e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002790:	2300      	movs	r3, #0
 8002792:	e000      	b.n	8002796 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002794:	2302      	movs	r3, #2
  }
}
 8002796:	4618      	mov	r0, r3
 8002798:	3714      	adds	r7, #20
 800279a:	46bd      	mov	sp, r7
 800279c:	bc80      	pop	{r7}
 800279e:	4770      	bx	lr

080027a0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68da      	ldr	r2, [r3, #12]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80027b6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2220      	movs	r2, #32
 80027bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f7ff fea9 	bl	8002518 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80027c6:	2300      	movs	r3, #0
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3708      	adds	r7, #8
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b08c      	sub	sp, #48	@ 0x30
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	2b22      	cmp	r3, #34	@ 0x22
 80027e2:	f040 80ae 	bne.w	8002942 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027ee:	d117      	bne.n	8002820 <UART_Receive_IT+0x50>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	691b      	ldr	r3, [r3, #16]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d113      	bne.n	8002820 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80027f8:	2300      	movs	r3, #0
 80027fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002800:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	b29b      	uxth	r3, r3
 800280a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800280e:	b29a      	uxth	r2, r3
 8002810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002812:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002818:	1c9a      	adds	r2, r3, #2
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	629a      	str	r2, [r3, #40]	@ 0x28
 800281e:	e026      	b.n	800286e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002824:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002826:	2300      	movs	r3, #0
 8002828:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002832:	d007      	beq.n	8002844 <UART_Receive_IT+0x74>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d10a      	bne.n	8002852 <UART_Receive_IT+0x82>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d106      	bne.n	8002852 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	b2da      	uxtb	r2, r3
 800284c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800284e:	701a      	strb	r2, [r3, #0]
 8002850:	e008      	b.n	8002864 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	b2db      	uxtb	r3, r3
 800285a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800285e:	b2da      	uxtb	r2, r3
 8002860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002862:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002868:	1c5a      	adds	r2, r3, #1
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002872:	b29b      	uxth	r3, r3
 8002874:	3b01      	subs	r3, #1
 8002876:	b29b      	uxth	r3, r3
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	4619      	mov	r1, r3
 800287c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800287e:	2b00      	cmp	r3, #0
 8002880:	d15d      	bne.n	800293e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	68da      	ldr	r2, [r3, #12]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 0220 	bic.w	r2, r2, #32
 8002890:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	695a      	ldr	r2, [r3, #20]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f022 0201 	bic.w	r2, r2, #1
 80028b0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2220      	movs	r2, #32
 80028b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d135      	bne.n	8002934 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	330c      	adds	r3, #12
 80028d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	e853 3f00 	ldrex	r3, [r3]
 80028dc:	613b      	str	r3, [r7, #16]
   return(result);
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	f023 0310 	bic.w	r3, r3, #16
 80028e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	330c      	adds	r3, #12
 80028ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028ee:	623a      	str	r2, [r7, #32]
 80028f0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028f2:	69f9      	ldr	r1, [r7, #28]
 80028f4:	6a3a      	ldr	r2, [r7, #32]
 80028f6:	e841 2300 	strex	r3, r2, [r1]
 80028fa:	61bb      	str	r3, [r7, #24]
   return(result);
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1e5      	bne.n	80028ce <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0310 	and.w	r3, r3, #16
 800290c:	2b10      	cmp	r3, #16
 800290e:	d10a      	bne.n	8002926 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002910:	2300      	movs	r3, #0
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	60fb      	str	r3, [r7, #12]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	60fb      	str	r3, [r7, #12]
 8002924:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800292a:	4619      	mov	r1, r3
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f7ff fe0e 	bl	800254e <HAL_UARTEx_RxEventCallback>
 8002932:	e002      	b.n	800293a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f7ff fdf8 	bl	800252a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800293a:	2300      	movs	r3, #0
 800293c:	e002      	b.n	8002944 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800293e:	2300      	movs	r3, #0
 8002940:	e000      	b.n	8002944 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002942:	2302      	movs	r3, #2
  }
}
 8002944:	4618      	mov	r0, r3
 8002946:	3730      	adds	r7, #48	@ 0x30
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	691b      	ldr	r3, [r3, #16]
 800295a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	68da      	ldr	r2, [r3, #12]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	430a      	orrs	r2, r1
 8002968:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	689a      	ldr	r2, [r3, #8]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	691b      	ldr	r3, [r3, #16]
 8002972:	431a      	orrs	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	695b      	ldr	r3, [r3, #20]
 8002978:	4313      	orrs	r3, r2
 800297a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002986:	f023 030c 	bic.w	r3, r3, #12
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	6812      	ldr	r2, [r2, #0]
 800298e:	68b9      	ldr	r1, [r7, #8]
 8002990:	430b      	orrs	r3, r1
 8002992:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	699a      	ldr	r2, [r3, #24]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	430a      	orrs	r2, r1
 80029a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a2c      	ldr	r2, [pc, #176]	@ (8002a60 <UART_SetConfig+0x114>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d103      	bne.n	80029bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80029b4:	f7ff f850 	bl	8001a58 <HAL_RCC_GetPCLK2Freq>
 80029b8:	60f8      	str	r0, [r7, #12]
 80029ba:	e002      	b.n	80029c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80029bc:	f7ff f838 	bl	8001a30 <HAL_RCC_GetPCLK1Freq>
 80029c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80029c2:	68fa      	ldr	r2, [r7, #12]
 80029c4:	4613      	mov	r3, r2
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	4413      	add	r3, r2
 80029ca:	009a      	lsls	r2, r3, #2
 80029cc:	441a      	add	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d8:	4a22      	ldr	r2, [pc, #136]	@ (8002a64 <UART_SetConfig+0x118>)
 80029da:	fba2 2303 	umull	r2, r3, r2, r3
 80029de:	095b      	lsrs	r3, r3, #5
 80029e0:	0119      	lsls	r1, r3, #4
 80029e2:	68fa      	ldr	r2, [r7, #12]
 80029e4:	4613      	mov	r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	4413      	add	r3, r2
 80029ea:	009a      	lsls	r2, r3, #2
 80029ec:	441a      	add	r2, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80029f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002a64 <UART_SetConfig+0x118>)
 80029fa:	fba3 0302 	umull	r0, r3, r3, r2
 80029fe:	095b      	lsrs	r3, r3, #5
 8002a00:	2064      	movs	r0, #100	@ 0x64
 8002a02:	fb00 f303 	mul.w	r3, r0, r3
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	011b      	lsls	r3, r3, #4
 8002a0a:	3332      	adds	r3, #50	@ 0x32
 8002a0c:	4a15      	ldr	r2, [pc, #84]	@ (8002a64 <UART_SetConfig+0x118>)
 8002a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a12:	095b      	lsrs	r3, r3, #5
 8002a14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a18:	4419      	add	r1, r3
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	4413      	add	r3, r2
 8002a22:	009a      	lsls	r2, r3, #2
 8002a24:	441a      	add	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a30:	4b0c      	ldr	r3, [pc, #48]	@ (8002a64 <UART_SetConfig+0x118>)
 8002a32:	fba3 0302 	umull	r0, r3, r3, r2
 8002a36:	095b      	lsrs	r3, r3, #5
 8002a38:	2064      	movs	r0, #100	@ 0x64
 8002a3a:	fb00 f303 	mul.w	r3, r0, r3
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	011b      	lsls	r3, r3, #4
 8002a42:	3332      	adds	r3, #50	@ 0x32
 8002a44:	4a07      	ldr	r2, [pc, #28]	@ (8002a64 <UART_SetConfig+0x118>)
 8002a46:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4a:	095b      	lsrs	r3, r3, #5
 8002a4c:	f003 020f 	and.w	r2, r3, #15
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	440a      	add	r2, r1
 8002a56:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002a58:	bf00      	nop
 8002a5a:	3710      	adds	r7, #16
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40013800 	.word	0x40013800
 8002a64:	51eb851f 	.word	0x51eb851f

08002a68 <std>:
 8002a68:	2300      	movs	r3, #0
 8002a6a:	b510      	push	{r4, lr}
 8002a6c:	4604      	mov	r4, r0
 8002a6e:	e9c0 3300 	strd	r3, r3, [r0]
 8002a72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002a76:	6083      	str	r3, [r0, #8]
 8002a78:	8181      	strh	r1, [r0, #12]
 8002a7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8002a7c:	81c2      	strh	r2, [r0, #14]
 8002a7e:	6183      	str	r3, [r0, #24]
 8002a80:	4619      	mov	r1, r3
 8002a82:	2208      	movs	r2, #8
 8002a84:	305c      	adds	r0, #92	@ 0x5c
 8002a86:	f000 f921 	bl	8002ccc <memset>
 8002a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac0 <std+0x58>)
 8002a8c:	6224      	str	r4, [r4, #32]
 8002a8e:	6263      	str	r3, [r4, #36]	@ 0x24
 8002a90:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac4 <std+0x5c>)
 8002a92:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002a94:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac8 <std+0x60>)
 8002a96:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002a98:	4b0c      	ldr	r3, [pc, #48]	@ (8002acc <std+0x64>)
 8002a9a:	6323      	str	r3, [r4, #48]	@ 0x30
 8002a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ad0 <std+0x68>)
 8002a9e:	429c      	cmp	r4, r3
 8002aa0:	d006      	beq.n	8002ab0 <std+0x48>
 8002aa2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002aa6:	4294      	cmp	r4, r2
 8002aa8:	d002      	beq.n	8002ab0 <std+0x48>
 8002aaa:	33d0      	adds	r3, #208	@ 0xd0
 8002aac:	429c      	cmp	r4, r3
 8002aae:	d105      	bne.n	8002abc <std+0x54>
 8002ab0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ab8:	f000 b93a 	b.w	8002d30 <__retarget_lock_init_recursive>
 8002abc:	bd10      	pop	{r4, pc}
 8002abe:	bf00      	nop
 8002ac0:	08003581 	.word	0x08003581
 8002ac4:	080035a3 	.word	0x080035a3
 8002ac8:	080035db 	.word	0x080035db
 8002acc:	080035ff 	.word	0x080035ff
 8002ad0:	2000011c 	.word	0x2000011c

08002ad4 <stdio_exit_handler>:
 8002ad4:	4a02      	ldr	r2, [pc, #8]	@ (8002ae0 <stdio_exit_handler+0xc>)
 8002ad6:	4903      	ldr	r1, [pc, #12]	@ (8002ae4 <stdio_exit_handler+0x10>)
 8002ad8:	4803      	ldr	r0, [pc, #12]	@ (8002ae8 <stdio_exit_handler+0x14>)
 8002ada:	f000 b869 	b.w	8002bb0 <_fwalk_sglue>
 8002ade:	bf00      	nop
 8002ae0:	2000000c 	.word	0x2000000c
 8002ae4:	08003519 	.word	0x08003519
 8002ae8:	2000001c 	.word	0x2000001c

08002aec <cleanup_stdio>:
 8002aec:	6841      	ldr	r1, [r0, #4]
 8002aee:	4b0c      	ldr	r3, [pc, #48]	@ (8002b20 <cleanup_stdio+0x34>)
 8002af0:	b510      	push	{r4, lr}
 8002af2:	4299      	cmp	r1, r3
 8002af4:	4604      	mov	r4, r0
 8002af6:	d001      	beq.n	8002afc <cleanup_stdio+0x10>
 8002af8:	f000 fd0e 	bl	8003518 <_fflush_r>
 8002afc:	68a1      	ldr	r1, [r4, #8]
 8002afe:	4b09      	ldr	r3, [pc, #36]	@ (8002b24 <cleanup_stdio+0x38>)
 8002b00:	4299      	cmp	r1, r3
 8002b02:	d002      	beq.n	8002b0a <cleanup_stdio+0x1e>
 8002b04:	4620      	mov	r0, r4
 8002b06:	f000 fd07 	bl	8003518 <_fflush_r>
 8002b0a:	68e1      	ldr	r1, [r4, #12]
 8002b0c:	4b06      	ldr	r3, [pc, #24]	@ (8002b28 <cleanup_stdio+0x3c>)
 8002b0e:	4299      	cmp	r1, r3
 8002b10:	d004      	beq.n	8002b1c <cleanup_stdio+0x30>
 8002b12:	4620      	mov	r0, r4
 8002b14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b18:	f000 bcfe 	b.w	8003518 <_fflush_r>
 8002b1c:	bd10      	pop	{r4, pc}
 8002b1e:	bf00      	nop
 8002b20:	2000011c 	.word	0x2000011c
 8002b24:	20000184 	.word	0x20000184
 8002b28:	200001ec 	.word	0x200001ec

08002b2c <global_stdio_init.part.0>:
 8002b2c:	b510      	push	{r4, lr}
 8002b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b5c <global_stdio_init.part.0+0x30>)
 8002b30:	4c0b      	ldr	r4, [pc, #44]	@ (8002b60 <global_stdio_init.part.0+0x34>)
 8002b32:	4a0c      	ldr	r2, [pc, #48]	@ (8002b64 <global_stdio_init.part.0+0x38>)
 8002b34:	4620      	mov	r0, r4
 8002b36:	601a      	str	r2, [r3, #0]
 8002b38:	2104      	movs	r1, #4
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f7ff ff94 	bl	8002a68 <std>
 8002b40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002b44:	2201      	movs	r2, #1
 8002b46:	2109      	movs	r1, #9
 8002b48:	f7ff ff8e 	bl	8002a68 <std>
 8002b4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002b50:	2202      	movs	r2, #2
 8002b52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b56:	2112      	movs	r1, #18
 8002b58:	f7ff bf86 	b.w	8002a68 <std>
 8002b5c:	20000254 	.word	0x20000254
 8002b60:	2000011c 	.word	0x2000011c
 8002b64:	08002ad5 	.word	0x08002ad5

08002b68 <__sfp_lock_acquire>:
 8002b68:	4801      	ldr	r0, [pc, #4]	@ (8002b70 <__sfp_lock_acquire+0x8>)
 8002b6a:	f000 b8e2 	b.w	8002d32 <__retarget_lock_acquire_recursive>
 8002b6e:	bf00      	nop
 8002b70:	20000259 	.word	0x20000259

08002b74 <__sfp_lock_release>:
 8002b74:	4801      	ldr	r0, [pc, #4]	@ (8002b7c <__sfp_lock_release+0x8>)
 8002b76:	f000 b8dd 	b.w	8002d34 <__retarget_lock_release_recursive>
 8002b7a:	bf00      	nop
 8002b7c:	20000259 	.word	0x20000259

08002b80 <__sinit>:
 8002b80:	b510      	push	{r4, lr}
 8002b82:	4604      	mov	r4, r0
 8002b84:	f7ff fff0 	bl	8002b68 <__sfp_lock_acquire>
 8002b88:	6a23      	ldr	r3, [r4, #32]
 8002b8a:	b11b      	cbz	r3, 8002b94 <__sinit+0x14>
 8002b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b90:	f7ff bff0 	b.w	8002b74 <__sfp_lock_release>
 8002b94:	4b04      	ldr	r3, [pc, #16]	@ (8002ba8 <__sinit+0x28>)
 8002b96:	6223      	str	r3, [r4, #32]
 8002b98:	4b04      	ldr	r3, [pc, #16]	@ (8002bac <__sinit+0x2c>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1f5      	bne.n	8002b8c <__sinit+0xc>
 8002ba0:	f7ff ffc4 	bl	8002b2c <global_stdio_init.part.0>
 8002ba4:	e7f2      	b.n	8002b8c <__sinit+0xc>
 8002ba6:	bf00      	nop
 8002ba8:	08002aed 	.word	0x08002aed
 8002bac:	20000254 	.word	0x20000254

08002bb0 <_fwalk_sglue>:
 8002bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bb4:	4607      	mov	r7, r0
 8002bb6:	4688      	mov	r8, r1
 8002bb8:	4614      	mov	r4, r2
 8002bba:	2600      	movs	r6, #0
 8002bbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002bc0:	f1b9 0901 	subs.w	r9, r9, #1
 8002bc4:	d505      	bpl.n	8002bd2 <_fwalk_sglue+0x22>
 8002bc6:	6824      	ldr	r4, [r4, #0]
 8002bc8:	2c00      	cmp	r4, #0
 8002bca:	d1f7      	bne.n	8002bbc <_fwalk_sglue+0xc>
 8002bcc:	4630      	mov	r0, r6
 8002bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002bd2:	89ab      	ldrh	r3, [r5, #12]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d907      	bls.n	8002be8 <_fwalk_sglue+0x38>
 8002bd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002bdc:	3301      	adds	r3, #1
 8002bde:	d003      	beq.n	8002be8 <_fwalk_sglue+0x38>
 8002be0:	4629      	mov	r1, r5
 8002be2:	4638      	mov	r0, r7
 8002be4:	47c0      	blx	r8
 8002be6:	4306      	orrs	r6, r0
 8002be8:	3568      	adds	r5, #104	@ 0x68
 8002bea:	e7e9      	b.n	8002bc0 <_fwalk_sglue+0x10>

08002bec <iprintf>:
 8002bec:	b40f      	push	{r0, r1, r2, r3}
 8002bee:	b507      	push	{r0, r1, r2, lr}
 8002bf0:	4906      	ldr	r1, [pc, #24]	@ (8002c0c <iprintf+0x20>)
 8002bf2:	ab04      	add	r3, sp, #16
 8002bf4:	6808      	ldr	r0, [r1, #0]
 8002bf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8002bfa:	6881      	ldr	r1, [r0, #8]
 8002bfc:	9301      	str	r3, [sp, #4]
 8002bfe:	f000 f8c1 	bl	8002d84 <_vfiprintf_r>
 8002c02:	b003      	add	sp, #12
 8002c04:	f85d eb04 	ldr.w	lr, [sp], #4
 8002c08:	b004      	add	sp, #16
 8002c0a:	4770      	bx	lr
 8002c0c:	20000018 	.word	0x20000018

08002c10 <_puts_r>:
 8002c10:	6a03      	ldr	r3, [r0, #32]
 8002c12:	b570      	push	{r4, r5, r6, lr}
 8002c14:	4605      	mov	r5, r0
 8002c16:	460e      	mov	r6, r1
 8002c18:	6884      	ldr	r4, [r0, #8]
 8002c1a:	b90b      	cbnz	r3, 8002c20 <_puts_r+0x10>
 8002c1c:	f7ff ffb0 	bl	8002b80 <__sinit>
 8002c20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002c22:	07db      	lsls	r3, r3, #31
 8002c24:	d405      	bmi.n	8002c32 <_puts_r+0x22>
 8002c26:	89a3      	ldrh	r3, [r4, #12]
 8002c28:	0598      	lsls	r0, r3, #22
 8002c2a:	d402      	bmi.n	8002c32 <_puts_r+0x22>
 8002c2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c2e:	f000 f880 	bl	8002d32 <__retarget_lock_acquire_recursive>
 8002c32:	89a3      	ldrh	r3, [r4, #12]
 8002c34:	0719      	lsls	r1, r3, #28
 8002c36:	d502      	bpl.n	8002c3e <_puts_r+0x2e>
 8002c38:	6923      	ldr	r3, [r4, #16]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d135      	bne.n	8002caa <_puts_r+0x9a>
 8002c3e:	4621      	mov	r1, r4
 8002c40:	4628      	mov	r0, r5
 8002c42:	f000 fd1f 	bl	8003684 <__swsetup_r>
 8002c46:	b380      	cbz	r0, 8002caa <_puts_r+0x9a>
 8002c48:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8002c4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002c4e:	07da      	lsls	r2, r3, #31
 8002c50:	d405      	bmi.n	8002c5e <_puts_r+0x4e>
 8002c52:	89a3      	ldrh	r3, [r4, #12]
 8002c54:	059b      	lsls	r3, r3, #22
 8002c56:	d402      	bmi.n	8002c5e <_puts_r+0x4e>
 8002c58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c5a:	f000 f86b 	bl	8002d34 <__retarget_lock_release_recursive>
 8002c5e:	4628      	mov	r0, r5
 8002c60:	bd70      	pop	{r4, r5, r6, pc}
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	da04      	bge.n	8002c70 <_puts_r+0x60>
 8002c66:	69a2      	ldr	r2, [r4, #24]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	dc17      	bgt.n	8002c9c <_puts_r+0x8c>
 8002c6c:	290a      	cmp	r1, #10
 8002c6e:	d015      	beq.n	8002c9c <_puts_r+0x8c>
 8002c70:	6823      	ldr	r3, [r4, #0]
 8002c72:	1c5a      	adds	r2, r3, #1
 8002c74:	6022      	str	r2, [r4, #0]
 8002c76:	7019      	strb	r1, [r3, #0]
 8002c78:	68a3      	ldr	r3, [r4, #8]
 8002c7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	60a3      	str	r3, [r4, #8]
 8002c82:	2900      	cmp	r1, #0
 8002c84:	d1ed      	bne.n	8002c62 <_puts_r+0x52>
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	da11      	bge.n	8002cae <_puts_r+0x9e>
 8002c8a:	4622      	mov	r2, r4
 8002c8c:	210a      	movs	r1, #10
 8002c8e:	4628      	mov	r0, r5
 8002c90:	f000 fcb9 	bl	8003606 <__swbuf_r>
 8002c94:	3001      	adds	r0, #1
 8002c96:	d0d7      	beq.n	8002c48 <_puts_r+0x38>
 8002c98:	250a      	movs	r5, #10
 8002c9a:	e7d7      	b.n	8002c4c <_puts_r+0x3c>
 8002c9c:	4622      	mov	r2, r4
 8002c9e:	4628      	mov	r0, r5
 8002ca0:	f000 fcb1 	bl	8003606 <__swbuf_r>
 8002ca4:	3001      	adds	r0, #1
 8002ca6:	d1e7      	bne.n	8002c78 <_puts_r+0x68>
 8002ca8:	e7ce      	b.n	8002c48 <_puts_r+0x38>
 8002caa:	3e01      	subs	r6, #1
 8002cac:	e7e4      	b.n	8002c78 <_puts_r+0x68>
 8002cae:	6823      	ldr	r3, [r4, #0]
 8002cb0:	1c5a      	adds	r2, r3, #1
 8002cb2:	6022      	str	r2, [r4, #0]
 8002cb4:	220a      	movs	r2, #10
 8002cb6:	701a      	strb	r2, [r3, #0]
 8002cb8:	e7ee      	b.n	8002c98 <_puts_r+0x88>
	...

08002cbc <puts>:
 8002cbc:	4b02      	ldr	r3, [pc, #8]	@ (8002cc8 <puts+0xc>)
 8002cbe:	4601      	mov	r1, r0
 8002cc0:	6818      	ldr	r0, [r3, #0]
 8002cc2:	f7ff bfa5 	b.w	8002c10 <_puts_r>
 8002cc6:	bf00      	nop
 8002cc8:	20000018 	.word	0x20000018

08002ccc <memset>:
 8002ccc:	4603      	mov	r3, r0
 8002cce:	4402      	add	r2, r0
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d100      	bne.n	8002cd6 <memset+0xa>
 8002cd4:	4770      	bx	lr
 8002cd6:	f803 1b01 	strb.w	r1, [r3], #1
 8002cda:	e7f9      	b.n	8002cd0 <memset+0x4>

08002cdc <__errno>:
 8002cdc:	4b01      	ldr	r3, [pc, #4]	@ (8002ce4 <__errno+0x8>)
 8002cde:	6818      	ldr	r0, [r3, #0]
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	20000018 	.word	0x20000018

08002ce8 <__libc_init_array>:
 8002ce8:	b570      	push	{r4, r5, r6, lr}
 8002cea:	2600      	movs	r6, #0
 8002cec:	4d0c      	ldr	r5, [pc, #48]	@ (8002d20 <__libc_init_array+0x38>)
 8002cee:	4c0d      	ldr	r4, [pc, #52]	@ (8002d24 <__libc_init_array+0x3c>)
 8002cf0:	1b64      	subs	r4, r4, r5
 8002cf2:	10a4      	asrs	r4, r4, #2
 8002cf4:	42a6      	cmp	r6, r4
 8002cf6:	d109      	bne.n	8002d0c <__libc_init_array+0x24>
 8002cf8:	f000 fe4a 	bl	8003990 <_init>
 8002cfc:	2600      	movs	r6, #0
 8002cfe:	4d0a      	ldr	r5, [pc, #40]	@ (8002d28 <__libc_init_array+0x40>)
 8002d00:	4c0a      	ldr	r4, [pc, #40]	@ (8002d2c <__libc_init_array+0x44>)
 8002d02:	1b64      	subs	r4, r4, r5
 8002d04:	10a4      	asrs	r4, r4, #2
 8002d06:	42a6      	cmp	r6, r4
 8002d08:	d105      	bne.n	8002d16 <__libc_init_array+0x2e>
 8002d0a:	bd70      	pop	{r4, r5, r6, pc}
 8002d0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d10:	4798      	blx	r3
 8002d12:	3601      	adds	r6, #1
 8002d14:	e7ee      	b.n	8002cf4 <__libc_init_array+0xc>
 8002d16:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d1a:	4798      	blx	r3
 8002d1c:	3601      	adds	r6, #1
 8002d1e:	e7f2      	b.n	8002d06 <__libc_init_array+0x1e>
 8002d20:	08003a58 	.word	0x08003a58
 8002d24:	08003a58 	.word	0x08003a58
 8002d28:	08003a58 	.word	0x08003a58
 8002d2c:	08003a5c 	.word	0x08003a5c

08002d30 <__retarget_lock_init_recursive>:
 8002d30:	4770      	bx	lr

08002d32 <__retarget_lock_acquire_recursive>:
 8002d32:	4770      	bx	lr

08002d34 <__retarget_lock_release_recursive>:
 8002d34:	4770      	bx	lr

08002d36 <__sfputc_r>:
 8002d36:	6893      	ldr	r3, [r2, #8]
 8002d38:	b410      	push	{r4}
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	6093      	str	r3, [r2, #8]
 8002d40:	da07      	bge.n	8002d52 <__sfputc_r+0x1c>
 8002d42:	6994      	ldr	r4, [r2, #24]
 8002d44:	42a3      	cmp	r3, r4
 8002d46:	db01      	blt.n	8002d4c <__sfputc_r+0x16>
 8002d48:	290a      	cmp	r1, #10
 8002d4a:	d102      	bne.n	8002d52 <__sfputc_r+0x1c>
 8002d4c:	bc10      	pop	{r4}
 8002d4e:	f000 bc5a 	b.w	8003606 <__swbuf_r>
 8002d52:	6813      	ldr	r3, [r2, #0]
 8002d54:	1c58      	adds	r0, r3, #1
 8002d56:	6010      	str	r0, [r2, #0]
 8002d58:	7019      	strb	r1, [r3, #0]
 8002d5a:	4608      	mov	r0, r1
 8002d5c:	bc10      	pop	{r4}
 8002d5e:	4770      	bx	lr

08002d60 <__sfputs_r>:
 8002d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d62:	4606      	mov	r6, r0
 8002d64:	460f      	mov	r7, r1
 8002d66:	4614      	mov	r4, r2
 8002d68:	18d5      	adds	r5, r2, r3
 8002d6a:	42ac      	cmp	r4, r5
 8002d6c:	d101      	bne.n	8002d72 <__sfputs_r+0x12>
 8002d6e:	2000      	movs	r0, #0
 8002d70:	e007      	b.n	8002d82 <__sfputs_r+0x22>
 8002d72:	463a      	mov	r2, r7
 8002d74:	4630      	mov	r0, r6
 8002d76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d7a:	f7ff ffdc 	bl	8002d36 <__sfputc_r>
 8002d7e:	1c43      	adds	r3, r0, #1
 8002d80:	d1f3      	bne.n	8002d6a <__sfputs_r+0xa>
 8002d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002d84 <_vfiprintf_r>:
 8002d84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d88:	460d      	mov	r5, r1
 8002d8a:	4614      	mov	r4, r2
 8002d8c:	4698      	mov	r8, r3
 8002d8e:	4606      	mov	r6, r0
 8002d90:	b09d      	sub	sp, #116	@ 0x74
 8002d92:	b118      	cbz	r0, 8002d9c <_vfiprintf_r+0x18>
 8002d94:	6a03      	ldr	r3, [r0, #32]
 8002d96:	b90b      	cbnz	r3, 8002d9c <_vfiprintf_r+0x18>
 8002d98:	f7ff fef2 	bl	8002b80 <__sinit>
 8002d9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002d9e:	07d9      	lsls	r1, r3, #31
 8002da0:	d405      	bmi.n	8002dae <_vfiprintf_r+0x2a>
 8002da2:	89ab      	ldrh	r3, [r5, #12]
 8002da4:	059a      	lsls	r2, r3, #22
 8002da6:	d402      	bmi.n	8002dae <_vfiprintf_r+0x2a>
 8002da8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002daa:	f7ff ffc2 	bl	8002d32 <__retarget_lock_acquire_recursive>
 8002dae:	89ab      	ldrh	r3, [r5, #12]
 8002db0:	071b      	lsls	r3, r3, #28
 8002db2:	d501      	bpl.n	8002db8 <_vfiprintf_r+0x34>
 8002db4:	692b      	ldr	r3, [r5, #16]
 8002db6:	b99b      	cbnz	r3, 8002de0 <_vfiprintf_r+0x5c>
 8002db8:	4629      	mov	r1, r5
 8002dba:	4630      	mov	r0, r6
 8002dbc:	f000 fc62 	bl	8003684 <__swsetup_r>
 8002dc0:	b170      	cbz	r0, 8002de0 <_vfiprintf_r+0x5c>
 8002dc2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002dc4:	07dc      	lsls	r4, r3, #31
 8002dc6:	d504      	bpl.n	8002dd2 <_vfiprintf_r+0x4e>
 8002dc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002dcc:	b01d      	add	sp, #116	@ 0x74
 8002dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dd2:	89ab      	ldrh	r3, [r5, #12]
 8002dd4:	0598      	lsls	r0, r3, #22
 8002dd6:	d4f7      	bmi.n	8002dc8 <_vfiprintf_r+0x44>
 8002dd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002dda:	f7ff ffab 	bl	8002d34 <__retarget_lock_release_recursive>
 8002dde:	e7f3      	b.n	8002dc8 <_vfiprintf_r+0x44>
 8002de0:	2300      	movs	r3, #0
 8002de2:	9309      	str	r3, [sp, #36]	@ 0x24
 8002de4:	2320      	movs	r3, #32
 8002de6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002dea:	2330      	movs	r3, #48	@ 0x30
 8002dec:	f04f 0901 	mov.w	r9, #1
 8002df0:	f8cd 800c 	str.w	r8, [sp, #12]
 8002df4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8002fa0 <_vfiprintf_r+0x21c>
 8002df8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002dfc:	4623      	mov	r3, r4
 8002dfe:	469a      	mov	sl, r3
 8002e00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e04:	b10a      	cbz	r2, 8002e0a <_vfiprintf_r+0x86>
 8002e06:	2a25      	cmp	r2, #37	@ 0x25
 8002e08:	d1f9      	bne.n	8002dfe <_vfiprintf_r+0x7a>
 8002e0a:	ebba 0b04 	subs.w	fp, sl, r4
 8002e0e:	d00b      	beq.n	8002e28 <_vfiprintf_r+0xa4>
 8002e10:	465b      	mov	r3, fp
 8002e12:	4622      	mov	r2, r4
 8002e14:	4629      	mov	r1, r5
 8002e16:	4630      	mov	r0, r6
 8002e18:	f7ff ffa2 	bl	8002d60 <__sfputs_r>
 8002e1c:	3001      	adds	r0, #1
 8002e1e:	f000 80a7 	beq.w	8002f70 <_vfiprintf_r+0x1ec>
 8002e22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002e24:	445a      	add	r2, fp
 8002e26:	9209      	str	r2, [sp, #36]	@ 0x24
 8002e28:	f89a 3000 	ldrb.w	r3, [sl]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f000 809f 	beq.w	8002f70 <_vfiprintf_r+0x1ec>
 8002e32:	2300      	movs	r3, #0
 8002e34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e3c:	f10a 0a01 	add.w	sl, sl, #1
 8002e40:	9304      	str	r3, [sp, #16]
 8002e42:	9307      	str	r3, [sp, #28]
 8002e44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002e48:	931a      	str	r3, [sp, #104]	@ 0x68
 8002e4a:	4654      	mov	r4, sl
 8002e4c:	2205      	movs	r2, #5
 8002e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e52:	4853      	ldr	r0, [pc, #332]	@ (8002fa0 <_vfiprintf_r+0x21c>)
 8002e54:	f000 fd46 	bl	80038e4 <memchr>
 8002e58:	9a04      	ldr	r2, [sp, #16]
 8002e5a:	b9d8      	cbnz	r0, 8002e94 <_vfiprintf_r+0x110>
 8002e5c:	06d1      	lsls	r1, r2, #27
 8002e5e:	bf44      	itt	mi
 8002e60:	2320      	movmi	r3, #32
 8002e62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002e66:	0713      	lsls	r3, r2, #28
 8002e68:	bf44      	itt	mi
 8002e6a:	232b      	movmi	r3, #43	@ 0x2b
 8002e6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002e70:	f89a 3000 	ldrb.w	r3, [sl]
 8002e74:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e76:	d015      	beq.n	8002ea4 <_vfiprintf_r+0x120>
 8002e78:	4654      	mov	r4, sl
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	f04f 0c0a 	mov.w	ip, #10
 8002e80:	9a07      	ldr	r2, [sp, #28]
 8002e82:	4621      	mov	r1, r4
 8002e84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e88:	3b30      	subs	r3, #48	@ 0x30
 8002e8a:	2b09      	cmp	r3, #9
 8002e8c:	d94b      	bls.n	8002f26 <_vfiprintf_r+0x1a2>
 8002e8e:	b1b0      	cbz	r0, 8002ebe <_vfiprintf_r+0x13a>
 8002e90:	9207      	str	r2, [sp, #28]
 8002e92:	e014      	b.n	8002ebe <_vfiprintf_r+0x13a>
 8002e94:	eba0 0308 	sub.w	r3, r0, r8
 8002e98:	fa09 f303 	lsl.w	r3, r9, r3
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	46a2      	mov	sl, r4
 8002ea0:	9304      	str	r3, [sp, #16]
 8002ea2:	e7d2      	b.n	8002e4a <_vfiprintf_r+0xc6>
 8002ea4:	9b03      	ldr	r3, [sp, #12]
 8002ea6:	1d19      	adds	r1, r3, #4
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	9103      	str	r1, [sp, #12]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	bfbb      	ittet	lt
 8002eb0:	425b      	neglt	r3, r3
 8002eb2:	f042 0202 	orrlt.w	r2, r2, #2
 8002eb6:	9307      	strge	r3, [sp, #28]
 8002eb8:	9307      	strlt	r3, [sp, #28]
 8002eba:	bfb8      	it	lt
 8002ebc:	9204      	strlt	r2, [sp, #16]
 8002ebe:	7823      	ldrb	r3, [r4, #0]
 8002ec0:	2b2e      	cmp	r3, #46	@ 0x2e
 8002ec2:	d10a      	bne.n	8002eda <_vfiprintf_r+0x156>
 8002ec4:	7863      	ldrb	r3, [r4, #1]
 8002ec6:	2b2a      	cmp	r3, #42	@ 0x2a
 8002ec8:	d132      	bne.n	8002f30 <_vfiprintf_r+0x1ac>
 8002eca:	9b03      	ldr	r3, [sp, #12]
 8002ecc:	3402      	adds	r4, #2
 8002ece:	1d1a      	adds	r2, r3, #4
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	9203      	str	r2, [sp, #12]
 8002ed4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002ed8:	9305      	str	r3, [sp, #20]
 8002eda:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8002fa4 <_vfiprintf_r+0x220>
 8002ede:	2203      	movs	r2, #3
 8002ee0:	4650      	mov	r0, sl
 8002ee2:	7821      	ldrb	r1, [r4, #0]
 8002ee4:	f000 fcfe 	bl	80038e4 <memchr>
 8002ee8:	b138      	cbz	r0, 8002efa <_vfiprintf_r+0x176>
 8002eea:	2240      	movs	r2, #64	@ 0x40
 8002eec:	9b04      	ldr	r3, [sp, #16]
 8002eee:	eba0 000a 	sub.w	r0, r0, sl
 8002ef2:	4082      	lsls	r2, r0
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	3401      	adds	r4, #1
 8002ef8:	9304      	str	r3, [sp, #16]
 8002efa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002efe:	2206      	movs	r2, #6
 8002f00:	4829      	ldr	r0, [pc, #164]	@ (8002fa8 <_vfiprintf_r+0x224>)
 8002f02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002f06:	f000 fced 	bl	80038e4 <memchr>
 8002f0a:	2800      	cmp	r0, #0
 8002f0c:	d03f      	beq.n	8002f8e <_vfiprintf_r+0x20a>
 8002f0e:	4b27      	ldr	r3, [pc, #156]	@ (8002fac <_vfiprintf_r+0x228>)
 8002f10:	bb1b      	cbnz	r3, 8002f5a <_vfiprintf_r+0x1d6>
 8002f12:	9b03      	ldr	r3, [sp, #12]
 8002f14:	3307      	adds	r3, #7
 8002f16:	f023 0307 	bic.w	r3, r3, #7
 8002f1a:	3308      	adds	r3, #8
 8002f1c:	9303      	str	r3, [sp, #12]
 8002f1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002f20:	443b      	add	r3, r7
 8002f22:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f24:	e76a      	b.n	8002dfc <_vfiprintf_r+0x78>
 8002f26:	460c      	mov	r4, r1
 8002f28:	2001      	movs	r0, #1
 8002f2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f2e:	e7a8      	b.n	8002e82 <_vfiprintf_r+0xfe>
 8002f30:	2300      	movs	r3, #0
 8002f32:	f04f 0c0a 	mov.w	ip, #10
 8002f36:	4619      	mov	r1, r3
 8002f38:	3401      	adds	r4, #1
 8002f3a:	9305      	str	r3, [sp, #20]
 8002f3c:	4620      	mov	r0, r4
 8002f3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f42:	3a30      	subs	r2, #48	@ 0x30
 8002f44:	2a09      	cmp	r2, #9
 8002f46:	d903      	bls.n	8002f50 <_vfiprintf_r+0x1cc>
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d0c6      	beq.n	8002eda <_vfiprintf_r+0x156>
 8002f4c:	9105      	str	r1, [sp, #20]
 8002f4e:	e7c4      	b.n	8002eda <_vfiprintf_r+0x156>
 8002f50:	4604      	mov	r4, r0
 8002f52:	2301      	movs	r3, #1
 8002f54:	fb0c 2101 	mla	r1, ip, r1, r2
 8002f58:	e7f0      	b.n	8002f3c <_vfiprintf_r+0x1b8>
 8002f5a:	ab03      	add	r3, sp, #12
 8002f5c:	9300      	str	r3, [sp, #0]
 8002f5e:	462a      	mov	r2, r5
 8002f60:	4630      	mov	r0, r6
 8002f62:	4b13      	ldr	r3, [pc, #76]	@ (8002fb0 <_vfiprintf_r+0x22c>)
 8002f64:	a904      	add	r1, sp, #16
 8002f66:	f3af 8000 	nop.w
 8002f6a:	4607      	mov	r7, r0
 8002f6c:	1c78      	adds	r0, r7, #1
 8002f6e:	d1d6      	bne.n	8002f1e <_vfiprintf_r+0x19a>
 8002f70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002f72:	07d9      	lsls	r1, r3, #31
 8002f74:	d405      	bmi.n	8002f82 <_vfiprintf_r+0x1fe>
 8002f76:	89ab      	ldrh	r3, [r5, #12]
 8002f78:	059a      	lsls	r2, r3, #22
 8002f7a:	d402      	bmi.n	8002f82 <_vfiprintf_r+0x1fe>
 8002f7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002f7e:	f7ff fed9 	bl	8002d34 <__retarget_lock_release_recursive>
 8002f82:	89ab      	ldrh	r3, [r5, #12]
 8002f84:	065b      	lsls	r3, r3, #25
 8002f86:	f53f af1f 	bmi.w	8002dc8 <_vfiprintf_r+0x44>
 8002f8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002f8c:	e71e      	b.n	8002dcc <_vfiprintf_r+0x48>
 8002f8e:	ab03      	add	r3, sp, #12
 8002f90:	9300      	str	r3, [sp, #0]
 8002f92:	462a      	mov	r2, r5
 8002f94:	4630      	mov	r0, r6
 8002f96:	4b06      	ldr	r3, [pc, #24]	@ (8002fb0 <_vfiprintf_r+0x22c>)
 8002f98:	a904      	add	r1, sp, #16
 8002f9a:	f000 f91f 	bl	80031dc <_printf_i>
 8002f9e:	e7e4      	b.n	8002f6a <_vfiprintf_r+0x1e6>
 8002fa0:	08003a22 	.word	0x08003a22
 8002fa4:	08003a28 	.word	0x08003a28
 8002fa8:	08003a2c 	.word	0x08003a2c
 8002fac:	00000000 	.word	0x00000000
 8002fb0:	08002d61 	.word	0x08002d61

08002fb4 <sbrk_aligned>:
 8002fb4:	b570      	push	{r4, r5, r6, lr}
 8002fb6:	4e0f      	ldr	r6, [pc, #60]	@ (8002ff4 <sbrk_aligned+0x40>)
 8002fb8:	460c      	mov	r4, r1
 8002fba:	6831      	ldr	r1, [r6, #0]
 8002fbc:	4605      	mov	r5, r0
 8002fbe:	b911      	cbnz	r1, 8002fc6 <sbrk_aligned+0x12>
 8002fc0:	f000 fc4c 	bl	800385c <_sbrk_r>
 8002fc4:	6030      	str	r0, [r6, #0]
 8002fc6:	4621      	mov	r1, r4
 8002fc8:	4628      	mov	r0, r5
 8002fca:	f000 fc47 	bl	800385c <_sbrk_r>
 8002fce:	1c43      	adds	r3, r0, #1
 8002fd0:	d103      	bne.n	8002fda <sbrk_aligned+0x26>
 8002fd2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002fd6:	4620      	mov	r0, r4
 8002fd8:	bd70      	pop	{r4, r5, r6, pc}
 8002fda:	1cc4      	adds	r4, r0, #3
 8002fdc:	f024 0403 	bic.w	r4, r4, #3
 8002fe0:	42a0      	cmp	r0, r4
 8002fe2:	d0f8      	beq.n	8002fd6 <sbrk_aligned+0x22>
 8002fe4:	1a21      	subs	r1, r4, r0
 8002fe6:	4628      	mov	r0, r5
 8002fe8:	f000 fc38 	bl	800385c <_sbrk_r>
 8002fec:	3001      	adds	r0, #1
 8002fee:	d1f2      	bne.n	8002fd6 <sbrk_aligned+0x22>
 8002ff0:	e7ef      	b.n	8002fd2 <sbrk_aligned+0x1e>
 8002ff2:	bf00      	nop
 8002ff4:	2000025c 	.word	0x2000025c

08002ff8 <_malloc_r>:
 8002ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ffc:	1ccd      	adds	r5, r1, #3
 8002ffe:	f025 0503 	bic.w	r5, r5, #3
 8003002:	3508      	adds	r5, #8
 8003004:	2d0c      	cmp	r5, #12
 8003006:	bf38      	it	cc
 8003008:	250c      	movcc	r5, #12
 800300a:	2d00      	cmp	r5, #0
 800300c:	4606      	mov	r6, r0
 800300e:	db01      	blt.n	8003014 <_malloc_r+0x1c>
 8003010:	42a9      	cmp	r1, r5
 8003012:	d904      	bls.n	800301e <_malloc_r+0x26>
 8003014:	230c      	movs	r3, #12
 8003016:	6033      	str	r3, [r6, #0]
 8003018:	2000      	movs	r0, #0
 800301a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800301e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80030f4 <_malloc_r+0xfc>
 8003022:	f000 faa1 	bl	8003568 <__malloc_lock>
 8003026:	f8d8 3000 	ldr.w	r3, [r8]
 800302a:	461c      	mov	r4, r3
 800302c:	bb44      	cbnz	r4, 8003080 <_malloc_r+0x88>
 800302e:	4629      	mov	r1, r5
 8003030:	4630      	mov	r0, r6
 8003032:	f7ff ffbf 	bl	8002fb4 <sbrk_aligned>
 8003036:	1c43      	adds	r3, r0, #1
 8003038:	4604      	mov	r4, r0
 800303a:	d158      	bne.n	80030ee <_malloc_r+0xf6>
 800303c:	f8d8 4000 	ldr.w	r4, [r8]
 8003040:	4627      	mov	r7, r4
 8003042:	2f00      	cmp	r7, #0
 8003044:	d143      	bne.n	80030ce <_malloc_r+0xd6>
 8003046:	2c00      	cmp	r4, #0
 8003048:	d04b      	beq.n	80030e2 <_malloc_r+0xea>
 800304a:	6823      	ldr	r3, [r4, #0]
 800304c:	4639      	mov	r1, r7
 800304e:	4630      	mov	r0, r6
 8003050:	eb04 0903 	add.w	r9, r4, r3
 8003054:	f000 fc02 	bl	800385c <_sbrk_r>
 8003058:	4581      	cmp	r9, r0
 800305a:	d142      	bne.n	80030e2 <_malloc_r+0xea>
 800305c:	6821      	ldr	r1, [r4, #0]
 800305e:	4630      	mov	r0, r6
 8003060:	1a6d      	subs	r5, r5, r1
 8003062:	4629      	mov	r1, r5
 8003064:	f7ff ffa6 	bl	8002fb4 <sbrk_aligned>
 8003068:	3001      	adds	r0, #1
 800306a:	d03a      	beq.n	80030e2 <_malloc_r+0xea>
 800306c:	6823      	ldr	r3, [r4, #0]
 800306e:	442b      	add	r3, r5
 8003070:	6023      	str	r3, [r4, #0]
 8003072:	f8d8 3000 	ldr.w	r3, [r8]
 8003076:	685a      	ldr	r2, [r3, #4]
 8003078:	bb62      	cbnz	r2, 80030d4 <_malloc_r+0xdc>
 800307a:	f8c8 7000 	str.w	r7, [r8]
 800307e:	e00f      	b.n	80030a0 <_malloc_r+0xa8>
 8003080:	6822      	ldr	r2, [r4, #0]
 8003082:	1b52      	subs	r2, r2, r5
 8003084:	d420      	bmi.n	80030c8 <_malloc_r+0xd0>
 8003086:	2a0b      	cmp	r2, #11
 8003088:	d917      	bls.n	80030ba <_malloc_r+0xc2>
 800308a:	1961      	adds	r1, r4, r5
 800308c:	42a3      	cmp	r3, r4
 800308e:	6025      	str	r5, [r4, #0]
 8003090:	bf18      	it	ne
 8003092:	6059      	strne	r1, [r3, #4]
 8003094:	6863      	ldr	r3, [r4, #4]
 8003096:	bf08      	it	eq
 8003098:	f8c8 1000 	streq.w	r1, [r8]
 800309c:	5162      	str	r2, [r4, r5]
 800309e:	604b      	str	r3, [r1, #4]
 80030a0:	4630      	mov	r0, r6
 80030a2:	f000 fa67 	bl	8003574 <__malloc_unlock>
 80030a6:	f104 000b 	add.w	r0, r4, #11
 80030aa:	1d23      	adds	r3, r4, #4
 80030ac:	f020 0007 	bic.w	r0, r0, #7
 80030b0:	1ac2      	subs	r2, r0, r3
 80030b2:	bf1c      	itt	ne
 80030b4:	1a1b      	subne	r3, r3, r0
 80030b6:	50a3      	strne	r3, [r4, r2]
 80030b8:	e7af      	b.n	800301a <_malloc_r+0x22>
 80030ba:	6862      	ldr	r2, [r4, #4]
 80030bc:	42a3      	cmp	r3, r4
 80030be:	bf0c      	ite	eq
 80030c0:	f8c8 2000 	streq.w	r2, [r8]
 80030c4:	605a      	strne	r2, [r3, #4]
 80030c6:	e7eb      	b.n	80030a0 <_malloc_r+0xa8>
 80030c8:	4623      	mov	r3, r4
 80030ca:	6864      	ldr	r4, [r4, #4]
 80030cc:	e7ae      	b.n	800302c <_malloc_r+0x34>
 80030ce:	463c      	mov	r4, r7
 80030d0:	687f      	ldr	r7, [r7, #4]
 80030d2:	e7b6      	b.n	8003042 <_malloc_r+0x4a>
 80030d4:	461a      	mov	r2, r3
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	42a3      	cmp	r3, r4
 80030da:	d1fb      	bne.n	80030d4 <_malloc_r+0xdc>
 80030dc:	2300      	movs	r3, #0
 80030de:	6053      	str	r3, [r2, #4]
 80030e0:	e7de      	b.n	80030a0 <_malloc_r+0xa8>
 80030e2:	230c      	movs	r3, #12
 80030e4:	4630      	mov	r0, r6
 80030e6:	6033      	str	r3, [r6, #0]
 80030e8:	f000 fa44 	bl	8003574 <__malloc_unlock>
 80030ec:	e794      	b.n	8003018 <_malloc_r+0x20>
 80030ee:	6005      	str	r5, [r0, #0]
 80030f0:	e7d6      	b.n	80030a0 <_malloc_r+0xa8>
 80030f2:	bf00      	nop
 80030f4:	20000260 	.word	0x20000260

080030f8 <_printf_common>:
 80030f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030fc:	4616      	mov	r6, r2
 80030fe:	4698      	mov	r8, r3
 8003100:	688a      	ldr	r2, [r1, #8]
 8003102:	690b      	ldr	r3, [r1, #16]
 8003104:	4607      	mov	r7, r0
 8003106:	4293      	cmp	r3, r2
 8003108:	bfb8      	it	lt
 800310a:	4613      	movlt	r3, r2
 800310c:	6033      	str	r3, [r6, #0]
 800310e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003112:	460c      	mov	r4, r1
 8003114:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003118:	b10a      	cbz	r2, 800311e <_printf_common+0x26>
 800311a:	3301      	adds	r3, #1
 800311c:	6033      	str	r3, [r6, #0]
 800311e:	6823      	ldr	r3, [r4, #0]
 8003120:	0699      	lsls	r1, r3, #26
 8003122:	bf42      	ittt	mi
 8003124:	6833      	ldrmi	r3, [r6, #0]
 8003126:	3302      	addmi	r3, #2
 8003128:	6033      	strmi	r3, [r6, #0]
 800312a:	6825      	ldr	r5, [r4, #0]
 800312c:	f015 0506 	ands.w	r5, r5, #6
 8003130:	d106      	bne.n	8003140 <_printf_common+0x48>
 8003132:	f104 0a19 	add.w	sl, r4, #25
 8003136:	68e3      	ldr	r3, [r4, #12]
 8003138:	6832      	ldr	r2, [r6, #0]
 800313a:	1a9b      	subs	r3, r3, r2
 800313c:	42ab      	cmp	r3, r5
 800313e:	dc2b      	bgt.n	8003198 <_printf_common+0xa0>
 8003140:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003144:	6822      	ldr	r2, [r4, #0]
 8003146:	3b00      	subs	r3, #0
 8003148:	bf18      	it	ne
 800314a:	2301      	movne	r3, #1
 800314c:	0692      	lsls	r2, r2, #26
 800314e:	d430      	bmi.n	80031b2 <_printf_common+0xba>
 8003150:	4641      	mov	r1, r8
 8003152:	4638      	mov	r0, r7
 8003154:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003158:	47c8      	blx	r9
 800315a:	3001      	adds	r0, #1
 800315c:	d023      	beq.n	80031a6 <_printf_common+0xae>
 800315e:	6823      	ldr	r3, [r4, #0]
 8003160:	6922      	ldr	r2, [r4, #16]
 8003162:	f003 0306 	and.w	r3, r3, #6
 8003166:	2b04      	cmp	r3, #4
 8003168:	bf14      	ite	ne
 800316a:	2500      	movne	r5, #0
 800316c:	6833      	ldreq	r3, [r6, #0]
 800316e:	f04f 0600 	mov.w	r6, #0
 8003172:	bf08      	it	eq
 8003174:	68e5      	ldreq	r5, [r4, #12]
 8003176:	f104 041a 	add.w	r4, r4, #26
 800317a:	bf08      	it	eq
 800317c:	1aed      	subeq	r5, r5, r3
 800317e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003182:	bf08      	it	eq
 8003184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003188:	4293      	cmp	r3, r2
 800318a:	bfc4      	itt	gt
 800318c:	1a9b      	subgt	r3, r3, r2
 800318e:	18ed      	addgt	r5, r5, r3
 8003190:	42b5      	cmp	r5, r6
 8003192:	d11a      	bne.n	80031ca <_printf_common+0xd2>
 8003194:	2000      	movs	r0, #0
 8003196:	e008      	b.n	80031aa <_printf_common+0xb2>
 8003198:	2301      	movs	r3, #1
 800319a:	4652      	mov	r2, sl
 800319c:	4641      	mov	r1, r8
 800319e:	4638      	mov	r0, r7
 80031a0:	47c8      	blx	r9
 80031a2:	3001      	adds	r0, #1
 80031a4:	d103      	bne.n	80031ae <_printf_common+0xb6>
 80031a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80031aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031ae:	3501      	adds	r5, #1
 80031b0:	e7c1      	b.n	8003136 <_printf_common+0x3e>
 80031b2:	2030      	movs	r0, #48	@ 0x30
 80031b4:	18e1      	adds	r1, r4, r3
 80031b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80031ba:	1c5a      	adds	r2, r3, #1
 80031bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80031c0:	4422      	add	r2, r4
 80031c2:	3302      	adds	r3, #2
 80031c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80031c8:	e7c2      	b.n	8003150 <_printf_common+0x58>
 80031ca:	2301      	movs	r3, #1
 80031cc:	4622      	mov	r2, r4
 80031ce:	4641      	mov	r1, r8
 80031d0:	4638      	mov	r0, r7
 80031d2:	47c8      	blx	r9
 80031d4:	3001      	adds	r0, #1
 80031d6:	d0e6      	beq.n	80031a6 <_printf_common+0xae>
 80031d8:	3601      	adds	r6, #1
 80031da:	e7d9      	b.n	8003190 <_printf_common+0x98>

080031dc <_printf_i>:
 80031dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80031e0:	7e0f      	ldrb	r7, [r1, #24]
 80031e2:	4691      	mov	r9, r2
 80031e4:	2f78      	cmp	r7, #120	@ 0x78
 80031e6:	4680      	mov	r8, r0
 80031e8:	460c      	mov	r4, r1
 80031ea:	469a      	mov	sl, r3
 80031ec:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80031ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80031f2:	d807      	bhi.n	8003204 <_printf_i+0x28>
 80031f4:	2f62      	cmp	r7, #98	@ 0x62
 80031f6:	d80a      	bhi.n	800320e <_printf_i+0x32>
 80031f8:	2f00      	cmp	r7, #0
 80031fa:	f000 80d1 	beq.w	80033a0 <_printf_i+0x1c4>
 80031fe:	2f58      	cmp	r7, #88	@ 0x58
 8003200:	f000 80b8 	beq.w	8003374 <_printf_i+0x198>
 8003204:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003208:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800320c:	e03a      	b.n	8003284 <_printf_i+0xa8>
 800320e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003212:	2b15      	cmp	r3, #21
 8003214:	d8f6      	bhi.n	8003204 <_printf_i+0x28>
 8003216:	a101      	add	r1, pc, #4	@ (adr r1, 800321c <_printf_i+0x40>)
 8003218:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800321c:	08003275 	.word	0x08003275
 8003220:	08003289 	.word	0x08003289
 8003224:	08003205 	.word	0x08003205
 8003228:	08003205 	.word	0x08003205
 800322c:	08003205 	.word	0x08003205
 8003230:	08003205 	.word	0x08003205
 8003234:	08003289 	.word	0x08003289
 8003238:	08003205 	.word	0x08003205
 800323c:	08003205 	.word	0x08003205
 8003240:	08003205 	.word	0x08003205
 8003244:	08003205 	.word	0x08003205
 8003248:	08003387 	.word	0x08003387
 800324c:	080032b3 	.word	0x080032b3
 8003250:	08003341 	.word	0x08003341
 8003254:	08003205 	.word	0x08003205
 8003258:	08003205 	.word	0x08003205
 800325c:	080033a9 	.word	0x080033a9
 8003260:	08003205 	.word	0x08003205
 8003264:	080032b3 	.word	0x080032b3
 8003268:	08003205 	.word	0x08003205
 800326c:	08003205 	.word	0x08003205
 8003270:	08003349 	.word	0x08003349
 8003274:	6833      	ldr	r3, [r6, #0]
 8003276:	1d1a      	adds	r2, r3, #4
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6032      	str	r2, [r6, #0]
 800327c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003280:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003284:	2301      	movs	r3, #1
 8003286:	e09c      	b.n	80033c2 <_printf_i+0x1e6>
 8003288:	6833      	ldr	r3, [r6, #0]
 800328a:	6820      	ldr	r0, [r4, #0]
 800328c:	1d19      	adds	r1, r3, #4
 800328e:	6031      	str	r1, [r6, #0]
 8003290:	0606      	lsls	r6, r0, #24
 8003292:	d501      	bpl.n	8003298 <_printf_i+0xbc>
 8003294:	681d      	ldr	r5, [r3, #0]
 8003296:	e003      	b.n	80032a0 <_printf_i+0xc4>
 8003298:	0645      	lsls	r5, r0, #25
 800329a:	d5fb      	bpl.n	8003294 <_printf_i+0xb8>
 800329c:	f9b3 5000 	ldrsh.w	r5, [r3]
 80032a0:	2d00      	cmp	r5, #0
 80032a2:	da03      	bge.n	80032ac <_printf_i+0xd0>
 80032a4:	232d      	movs	r3, #45	@ 0x2d
 80032a6:	426d      	negs	r5, r5
 80032a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80032ac:	230a      	movs	r3, #10
 80032ae:	4858      	ldr	r0, [pc, #352]	@ (8003410 <_printf_i+0x234>)
 80032b0:	e011      	b.n	80032d6 <_printf_i+0xfa>
 80032b2:	6821      	ldr	r1, [r4, #0]
 80032b4:	6833      	ldr	r3, [r6, #0]
 80032b6:	0608      	lsls	r0, r1, #24
 80032b8:	f853 5b04 	ldr.w	r5, [r3], #4
 80032bc:	d402      	bmi.n	80032c4 <_printf_i+0xe8>
 80032be:	0649      	lsls	r1, r1, #25
 80032c0:	bf48      	it	mi
 80032c2:	b2ad      	uxthmi	r5, r5
 80032c4:	2f6f      	cmp	r7, #111	@ 0x6f
 80032c6:	6033      	str	r3, [r6, #0]
 80032c8:	bf14      	ite	ne
 80032ca:	230a      	movne	r3, #10
 80032cc:	2308      	moveq	r3, #8
 80032ce:	4850      	ldr	r0, [pc, #320]	@ (8003410 <_printf_i+0x234>)
 80032d0:	2100      	movs	r1, #0
 80032d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80032d6:	6866      	ldr	r6, [r4, #4]
 80032d8:	2e00      	cmp	r6, #0
 80032da:	60a6      	str	r6, [r4, #8]
 80032dc:	db05      	blt.n	80032ea <_printf_i+0x10e>
 80032de:	6821      	ldr	r1, [r4, #0]
 80032e0:	432e      	orrs	r6, r5
 80032e2:	f021 0104 	bic.w	r1, r1, #4
 80032e6:	6021      	str	r1, [r4, #0]
 80032e8:	d04b      	beq.n	8003382 <_printf_i+0x1a6>
 80032ea:	4616      	mov	r6, r2
 80032ec:	fbb5 f1f3 	udiv	r1, r5, r3
 80032f0:	fb03 5711 	mls	r7, r3, r1, r5
 80032f4:	5dc7      	ldrb	r7, [r0, r7]
 80032f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80032fa:	462f      	mov	r7, r5
 80032fc:	42bb      	cmp	r3, r7
 80032fe:	460d      	mov	r5, r1
 8003300:	d9f4      	bls.n	80032ec <_printf_i+0x110>
 8003302:	2b08      	cmp	r3, #8
 8003304:	d10b      	bne.n	800331e <_printf_i+0x142>
 8003306:	6823      	ldr	r3, [r4, #0]
 8003308:	07df      	lsls	r7, r3, #31
 800330a:	d508      	bpl.n	800331e <_printf_i+0x142>
 800330c:	6923      	ldr	r3, [r4, #16]
 800330e:	6861      	ldr	r1, [r4, #4]
 8003310:	4299      	cmp	r1, r3
 8003312:	bfde      	ittt	le
 8003314:	2330      	movle	r3, #48	@ 0x30
 8003316:	f806 3c01 	strble.w	r3, [r6, #-1]
 800331a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800331e:	1b92      	subs	r2, r2, r6
 8003320:	6122      	str	r2, [r4, #16]
 8003322:	464b      	mov	r3, r9
 8003324:	4621      	mov	r1, r4
 8003326:	4640      	mov	r0, r8
 8003328:	f8cd a000 	str.w	sl, [sp]
 800332c:	aa03      	add	r2, sp, #12
 800332e:	f7ff fee3 	bl	80030f8 <_printf_common>
 8003332:	3001      	adds	r0, #1
 8003334:	d14a      	bne.n	80033cc <_printf_i+0x1f0>
 8003336:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800333a:	b004      	add	sp, #16
 800333c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003340:	6823      	ldr	r3, [r4, #0]
 8003342:	f043 0320 	orr.w	r3, r3, #32
 8003346:	6023      	str	r3, [r4, #0]
 8003348:	2778      	movs	r7, #120	@ 0x78
 800334a:	4832      	ldr	r0, [pc, #200]	@ (8003414 <_printf_i+0x238>)
 800334c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003350:	6823      	ldr	r3, [r4, #0]
 8003352:	6831      	ldr	r1, [r6, #0]
 8003354:	061f      	lsls	r7, r3, #24
 8003356:	f851 5b04 	ldr.w	r5, [r1], #4
 800335a:	d402      	bmi.n	8003362 <_printf_i+0x186>
 800335c:	065f      	lsls	r7, r3, #25
 800335e:	bf48      	it	mi
 8003360:	b2ad      	uxthmi	r5, r5
 8003362:	6031      	str	r1, [r6, #0]
 8003364:	07d9      	lsls	r1, r3, #31
 8003366:	bf44      	itt	mi
 8003368:	f043 0320 	orrmi.w	r3, r3, #32
 800336c:	6023      	strmi	r3, [r4, #0]
 800336e:	b11d      	cbz	r5, 8003378 <_printf_i+0x19c>
 8003370:	2310      	movs	r3, #16
 8003372:	e7ad      	b.n	80032d0 <_printf_i+0xf4>
 8003374:	4826      	ldr	r0, [pc, #152]	@ (8003410 <_printf_i+0x234>)
 8003376:	e7e9      	b.n	800334c <_printf_i+0x170>
 8003378:	6823      	ldr	r3, [r4, #0]
 800337a:	f023 0320 	bic.w	r3, r3, #32
 800337e:	6023      	str	r3, [r4, #0]
 8003380:	e7f6      	b.n	8003370 <_printf_i+0x194>
 8003382:	4616      	mov	r6, r2
 8003384:	e7bd      	b.n	8003302 <_printf_i+0x126>
 8003386:	6833      	ldr	r3, [r6, #0]
 8003388:	6825      	ldr	r5, [r4, #0]
 800338a:	1d18      	adds	r0, r3, #4
 800338c:	6961      	ldr	r1, [r4, #20]
 800338e:	6030      	str	r0, [r6, #0]
 8003390:	062e      	lsls	r6, r5, #24
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	d501      	bpl.n	800339a <_printf_i+0x1be>
 8003396:	6019      	str	r1, [r3, #0]
 8003398:	e002      	b.n	80033a0 <_printf_i+0x1c4>
 800339a:	0668      	lsls	r0, r5, #25
 800339c:	d5fb      	bpl.n	8003396 <_printf_i+0x1ba>
 800339e:	8019      	strh	r1, [r3, #0]
 80033a0:	2300      	movs	r3, #0
 80033a2:	4616      	mov	r6, r2
 80033a4:	6123      	str	r3, [r4, #16]
 80033a6:	e7bc      	b.n	8003322 <_printf_i+0x146>
 80033a8:	6833      	ldr	r3, [r6, #0]
 80033aa:	2100      	movs	r1, #0
 80033ac:	1d1a      	adds	r2, r3, #4
 80033ae:	6032      	str	r2, [r6, #0]
 80033b0:	681e      	ldr	r6, [r3, #0]
 80033b2:	6862      	ldr	r2, [r4, #4]
 80033b4:	4630      	mov	r0, r6
 80033b6:	f000 fa95 	bl	80038e4 <memchr>
 80033ba:	b108      	cbz	r0, 80033c0 <_printf_i+0x1e4>
 80033bc:	1b80      	subs	r0, r0, r6
 80033be:	6060      	str	r0, [r4, #4]
 80033c0:	6863      	ldr	r3, [r4, #4]
 80033c2:	6123      	str	r3, [r4, #16]
 80033c4:	2300      	movs	r3, #0
 80033c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033ca:	e7aa      	b.n	8003322 <_printf_i+0x146>
 80033cc:	4632      	mov	r2, r6
 80033ce:	4649      	mov	r1, r9
 80033d0:	4640      	mov	r0, r8
 80033d2:	6923      	ldr	r3, [r4, #16]
 80033d4:	47d0      	blx	sl
 80033d6:	3001      	adds	r0, #1
 80033d8:	d0ad      	beq.n	8003336 <_printf_i+0x15a>
 80033da:	6823      	ldr	r3, [r4, #0]
 80033dc:	079b      	lsls	r3, r3, #30
 80033de:	d413      	bmi.n	8003408 <_printf_i+0x22c>
 80033e0:	68e0      	ldr	r0, [r4, #12]
 80033e2:	9b03      	ldr	r3, [sp, #12]
 80033e4:	4298      	cmp	r0, r3
 80033e6:	bfb8      	it	lt
 80033e8:	4618      	movlt	r0, r3
 80033ea:	e7a6      	b.n	800333a <_printf_i+0x15e>
 80033ec:	2301      	movs	r3, #1
 80033ee:	4632      	mov	r2, r6
 80033f0:	4649      	mov	r1, r9
 80033f2:	4640      	mov	r0, r8
 80033f4:	47d0      	blx	sl
 80033f6:	3001      	adds	r0, #1
 80033f8:	d09d      	beq.n	8003336 <_printf_i+0x15a>
 80033fa:	3501      	adds	r5, #1
 80033fc:	68e3      	ldr	r3, [r4, #12]
 80033fe:	9903      	ldr	r1, [sp, #12]
 8003400:	1a5b      	subs	r3, r3, r1
 8003402:	42ab      	cmp	r3, r5
 8003404:	dcf2      	bgt.n	80033ec <_printf_i+0x210>
 8003406:	e7eb      	b.n	80033e0 <_printf_i+0x204>
 8003408:	2500      	movs	r5, #0
 800340a:	f104 0619 	add.w	r6, r4, #25
 800340e:	e7f5      	b.n	80033fc <_printf_i+0x220>
 8003410:	08003a33 	.word	0x08003a33
 8003414:	08003a44 	.word	0x08003a44

08003418 <__sflush_r>:
 8003418:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800341c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800341e:	0716      	lsls	r6, r2, #28
 8003420:	4605      	mov	r5, r0
 8003422:	460c      	mov	r4, r1
 8003424:	d454      	bmi.n	80034d0 <__sflush_r+0xb8>
 8003426:	684b      	ldr	r3, [r1, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	dc02      	bgt.n	8003432 <__sflush_r+0x1a>
 800342c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800342e:	2b00      	cmp	r3, #0
 8003430:	dd48      	ble.n	80034c4 <__sflush_r+0xac>
 8003432:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003434:	2e00      	cmp	r6, #0
 8003436:	d045      	beq.n	80034c4 <__sflush_r+0xac>
 8003438:	2300      	movs	r3, #0
 800343a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800343e:	682f      	ldr	r7, [r5, #0]
 8003440:	6a21      	ldr	r1, [r4, #32]
 8003442:	602b      	str	r3, [r5, #0]
 8003444:	d030      	beq.n	80034a8 <__sflush_r+0x90>
 8003446:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003448:	89a3      	ldrh	r3, [r4, #12]
 800344a:	0759      	lsls	r1, r3, #29
 800344c:	d505      	bpl.n	800345a <__sflush_r+0x42>
 800344e:	6863      	ldr	r3, [r4, #4]
 8003450:	1ad2      	subs	r2, r2, r3
 8003452:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003454:	b10b      	cbz	r3, 800345a <__sflush_r+0x42>
 8003456:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003458:	1ad2      	subs	r2, r2, r3
 800345a:	2300      	movs	r3, #0
 800345c:	4628      	mov	r0, r5
 800345e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003460:	6a21      	ldr	r1, [r4, #32]
 8003462:	47b0      	blx	r6
 8003464:	1c43      	adds	r3, r0, #1
 8003466:	89a3      	ldrh	r3, [r4, #12]
 8003468:	d106      	bne.n	8003478 <__sflush_r+0x60>
 800346a:	6829      	ldr	r1, [r5, #0]
 800346c:	291d      	cmp	r1, #29
 800346e:	d82b      	bhi.n	80034c8 <__sflush_r+0xb0>
 8003470:	4a28      	ldr	r2, [pc, #160]	@ (8003514 <__sflush_r+0xfc>)
 8003472:	40ca      	lsrs	r2, r1
 8003474:	07d6      	lsls	r6, r2, #31
 8003476:	d527      	bpl.n	80034c8 <__sflush_r+0xb0>
 8003478:	2200      	movs	r2, #0
 800347a:	6062      	str	r2, [r4, #4]
 800347c:	6922      	ldr	r2, [r4, #16]
 800347e:	04d9      	lsls	r1, r3, #19
 8003480:	6022      	str	r2, [r4, #0]
 8003482:	d504      	bpl.n	800348e <__sflush_r+0x76>
 8003484:	1c42      	adds	r2, r0, #1
 8003486:	d101      	bne.n	800348c <__sflush_r+0x74>
 8003488:	682b      	ldr	r3, [r5, #0]
 800348a:	b903      	cbnz	r3, 800348e <__sflush_r+0x76>
 800348c:	6560      	str	r0, [r4, #84]	@ 0x54
 800348e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003490:	602f      	str	r7, [r5, #0]
 8003492:	b1b9      	cbz	r1, 80034c4 <__sflush_r+0xac>
 8003494:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003498:	4299      	cmp	r1, r3
 800349a:	d002      	beq.n	80034a2 <__sflush_r+0x8a>
 800349c:	4628      	mov	r0, r5
 800349e:	f000 fa2f 	bl	8003900 <_free_r>
 80034a2:	2300      	movs	r3, #0
 80034a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80034a6:	e00d      	b.n	80034c4 <__sflush_r+0xac>
 80034a8:	2301      	movs	r3, #1
 80034aa:	4628      	mov	r0, r5
 80034ac:	47b0      	blx	r6
 80034ae:	4602      	mov	r2, r0
 80034b0:	1c50      	adds	r0, r2, #1
 80034b2:	d1c9      	bne.n	8003448 <__sflush_r+0x30>
 80034b4:	682b      	ldr	r3, [r5, #0]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d0c6      	beq.n	8003448 <__sflush_r+0x30>
 80034ba:	2b1d      	cmp	r3, #29
 80034bc:	d001      	beq.n	80034c2 <__sflush_r+0xaa>
 80034be:	2b16      	cmp	r3, #22
 80034c0:	d11d      	bne.n	80034fe <__sflush_r+0xe6>
 80034c2:	602f      	str	r7, [r5, #0]
 80034c4:	2000      	movs	r0, #0
 80034c6:	e021      	b.n	800350c <__sflush_r+0xf4>
 80034c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034cc:	b21b      	sxth	r3, r3
 80034ce:	e01a      	b.n	8003506 <__sflush_r+0xee>
 80034d0:	690f      	ldr	r7, [r1, #16]
 80034d2:	2f00      	cmp	r7, #0
 80034d4:	d0f6      	beq.n	80034c4 <__sflush_r+0xac>
 80034d6:	0793      	lsls	r3, r2, #30
 80034d8:	bf18      	it	ne
 80034da:	2300      	movne	r3, #0
 80034dc:	680e      	ldr	r6, [r1, #0]
 80034de:	bf08      	it	eq
 80034e0:	694b      	ldreq	r3, [r1, #20]
 80034e2:	1bf6      	subs	r6, r6, r7
 80034e4:	600f      	str	r7, [r1, #0]
 80034e6:	608b      	str	r3, [r1, #8]
 80034e8:	2e00      	cmp	r6, #0
 80034ea:	ddeb      	ble.n	80034c4 <__sflush_r+0xac>
 80034ec:	4633      	mov	r3, r6
 80034ee:	463a      	mov	r2, r7
 80034f0:	4628      	mov	r0, r5
 80034f2:	6a21      	ldr	r1, [r4, #32]
 80034f4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80034f8:	47e0      	blx	ip
 80034fa:	2800      	cmp	r0, #0
 80034fc:	dc07      	bgt.n	800350e <__sflush_r+0xf6>
 80034fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003502:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003506:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800350a:	81a3      	strh	r3, [r4, #12]
 800350c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800350e:	4407      	add	r7, r0
 8003510:	1a36      	subs	r6, r6, r0
 8003512:	e7e9      	b.n	80034e8 <__sflush_r+0xd0>
 8003514:	20400001 	.word	0x20400001

08003518 <_fflush_r>:
 8003518:	b538      	push	{r3, r4, r5, lr}
 800351a:	690b      	ldr	r3, [r1, #16]
 800351c:	4605      	mov	r5, r0
 800351e:	460c      	mov	r4, r1
 8003520:	b913      	cbnz	r3, 8003528 <_fflush_r+0x10>
 8003522:	2500      	movs	r5, #0
 8003524:	4628      	mov	r0, r5
 8003526:	bd38      	pop	{r3, r4, r5, pc}
 8003528:	b118      	cbz	r0, 8003532 <_fflush_r+0x1a>
 800352a:	6a03      	ldr	r3, [r0, #32]
 800352c:	b90b      	cbnz	r3, 8003532 <_fflush_r+0x1a>
 800352e:	f7ff fb27 	bl	8002b80 <__sinit>
 8003532:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d0f3      	beq.n	8003522 <_fflush_r+0xa>
 800353a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800353c:	07d0      	lsls	r0, r2, #31
 800353e:	d404      	bmi.n	800354a <_fflush_r+0x32>
 8003540:	0599      	lsls	r1, r3, #22
 8003542:	d402      	bmi.n	800354a <_fflush_r+0x32>
 8003544:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003546:	f7ff fbf4 	bl	8002d32 <__retarget_lock_acquire_recursive>
 800354a:	4628      	mov	r0, r5
 800354c:	4621      	mov	r1, r4
 800354e:	f7ff ff63 	bl	8003418 <__sflush_r>
 8003552:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003554:	4605      	mov	r5, r0
 8003556:	07da      	lsls	r2, r3, #31
 8003558:	d4e4      	bmi.n	8003524 <_fflush_r+0xc>
 800355a:	89a3      	ldrh	r3, [r4, #12]
 800355c:	059b      	lsls	r3, r3, #22
 800355e:	d4e1      	bmi.n	8003524 <_fflush_r+0xc>
 8003560:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003562:	f7ff fbe7 	bl	8002d34 <__retarget_lock_release_recursive>
 8003566:	e7dd      	b.n	8003524 <_fflush_r+0xc>

08003568 <__malloc_lock>:
 8003568:	4801      	ldr	r0, [pc, #4]	@ (8003570 <__malloc_lock+0x8>)
 800356a:	f7ff bbe2 	b.w	8002d32 <__retarget_lock_acquire_recursive>
 800356e:	bf00      	nop
 8003570:	20000258 	.word	0x20000258

08003574 <__malloc_unlock>:
 8003574:	4801      	ldr	r0, [pc, #4]	@ (800357c <__malloc_unlock+0x8>)
 8003576:	f7ff bbdd 	b.w	8002d34 <__retarget_lock_release_recursive>
 800357a:	bf00      	nop
 800357c:	20000258 	.word	0x20000258

08003580 <__sread>:
 8003580:	b510      	push	{r4, lr}
 8003582:	460c      	mov	r4, r1
 8003584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003588:	f000 f956 	bl	8003838 <_read_r>
 800358c:	2800      	cmp	r0, #0
 800358e:	bfab      	itete	ge
 8003590:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003592:	89a3      	ldrhlt	r3, [r4, #12]
 8003594:	181b      	addge	r3, r3, r0
 8003596:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800359a:	bfac      	ite	ge
 800359c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800359e:	81a3      	strhlt	r3, [r4, #12]
 80035a0:	bd10      	pop	{r4, pc}

080035a2 <__swrite>:
 80035a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035a6:	461f      	mov	r7, r3
 80035a8:	898b      	ldrh	r3, [r1, #12]
 80035aa:	4605      	mov	r5, r0
 80035ac:	05db      	lsls	r3, r3, #23
 80035ae:	460c      	mov	r4, r1
 80035b0:	4616      	mov	r6, r2
 80035b2:	d505      	bpl.n	80035c0 <__swrite+0x1e>
 80035b4:	2302      	movs	r3, #2
 80035b6:	2200      	movs	r2, #0
 80035b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035bc:	f000 f92a 	bl	8003814 <_lseek_r>
 80035c0:	89a3      	ldrh	r3, [r4, #12]
 80035c2:	4632      	mov	r2, r6
 80035c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80035c8:	81a3      	strh	r3, [r4, #12]
 80035ca:	4628      	mov	r0, r5
 80035cc:	463b      	mov	r3, r7
 80035ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035d6:	f000 b951 	b.w	800387c <_write_r>

080035da <__sseek>:
 80035da:	b510      	push	{r4, lr}
 80035dc:	460c      	mov	r4, r1
 80035de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035e2:	f000 f917 	bl	8003814 <_lseek_r>
 80035e6:	1c43      	adds	r3, r0, #1
 80035e8:	89a3      	ldrh	r3, [r4, #12]
 80035ea:	bf15      	itete	ne
 80035ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80035ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80035f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80035f6:	81a3      	strheq	r3, [r4, #12]
 80035f8:	bf18      	it	ne
 80035fa:	81a3      	strhne	r3, [r4, #12]
 80035fc:	bd10      	pop	{r4, pc}

080035fe <__sclose>:
 80035fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003602:	f000 b94d 	b.w	80038a0 <_close_r>

08003606 <__swbuf_r>:
 8003606:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003608:	460e      	mov	r6, r1
 800360a:	4614      	mov	r4, r2
 800360c:	4605      	mov	r5, r0
 800360e:	b118      	cbz	r0, 8003618 <__swbuf_r+0x12>
 8003610:	6a03      	ldr	r3, [r0, #32]
 8003612:	b90b      	cbnz	r3, 8003618 <__swbuf_r+0x12>
 8003614:	f7ff fab4 	bl	8002b80 <__sinit>
 8003618:	69a3      	ldr	r3, [r4, #24]
 800361a:	60a3      	str	r3, [r4, #8]
 800361c:	89a3      	ldrh	r3, [r4, #12]
 800361e:	071a      	lsls	r2, r3, #28
 8003620:	d501      	bpl.n	8003626 <__swbuf_r+0x20>
 8003622:	6923      	ldr	r3, [r4, #16]
 8003624:	b943      	cbnz	r3, 8003638 <__swbuf_r+0x32>
 8003626:	4621      	mov	r1, r4
 8003628:	4628      	mov	r0, r5
 800362a:	f000 f82b 	bl	8003684 <__swsetup_r>
 800362e:	b118      	cbz	r0, 8003638 <__swbuf_r+0x32>
 8003630:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003634:	4638      	mov	r0, r7
 8003636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003638:	6823      	ldr	r3, [r4, #0]
 800363a:	6922      	ldr	r2, [r4, #16]
 800363c:	b2f6      	uxtb	r6, r6
 800363e:	1a98      	subs	r0, r3, r2
 8003640:	6963      	ldr	r3, [r4, #20]
 8003642:	4637      	mov	r7, r6
 8003644:	4283      	cmp	r3, r0
 8003646:	dc05      	bgt.n	8003654 <__swbuf_r+0x4e>
 8003648:	4621      	mov	r1, r4
 800364a:	4628      	mov	r0, r5
 800364c:	f7ff ff64 	bl	8003518 <_fflush_r>
 8003650:	2800      	cmp	r0, #0
 8003652:	d1ed      	bne.n	8003630 <__swbuf_r+0x2a>
 8003654:	68a3      	ldr	r3, [r4, #8]
 8003656:	3b01      	subs	r3, #1
 8003658:	60a3      	str	r3, [r4, #8]
 800365a:	6823      	ldr	r3, [r4, #0]
 800365c:	1c5a      	adds	r2, r3, #1
 800365e:	6022      	str	r2, [r4, #0]
 8003660:	701e      	strb	r6, [r3, #0]
 8003662:	6962      	ldr	r2, [r4, #20]
 8003664:	1c43      	adds	r3, r0, #1
 8003666:	429a      	cmp	r2, r3
 8003668:	d004      	beq.n	8003674 <__swbuf_r+0x6e>
 800366a:	89a3      	ldrh	r3, [r4, #12]
 800366c:	07db      	lsls	r3, r3, #31
 800366e:	d5e1      	bpl.n	8003634 <__swbuf_r+0x2e>
 8003670:	2e0a      	cmp	r6, #10
 8003672:	d1df      	bne.n	8003634 <__swbuf_r+0x2e>
 8003674:	4621      	mov	r1, r4
 8003676:	4628      	mov	r0, r5
 8003678:	f7ff ff4e 	bl	8003518 <_fflush_r>
 800367c:	2800      	cmp	r0, #0
 800367e:	d0d9      	beq.n	8003634 <__swbuf_r+0x2e>
 8003680:	e7d6      	b.n	8003630 <__swbuf_r+0x2a>
	...

08003684 <__swsetup_r>:
 8003684:	b538      	push	{r3, r4, r5, lr}
 8003686:	4b29      	ldr	r3, [pc, #164]	@ (800372c <__swsetup_r+0xa8>)
 8003688:	4605      	mov	r5, r0
 800368a:	6818      	ldr	r0, [r3, #0]
 800368c:	460c      	mov	r4, r1
 800368e:	b118      	cbz	r0, 8003698 <__swsetup_r+0x14>
 8003690:	6a03      	ldr	r3, [r0, #32]
 8003692:	b90b      	cbnz	r3, 8003698 <__swsetup_r+0x14>
 8003694:	f7ff fa74 	bl	8002b80 <__sinit>
 8003698:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800369c:	0719      	lsls	r1, r3, #28
 800369e:	d422      	bmi.n	80036e6 <__swsetup_r+0x62>
 80036a0:	06da      	lsls	r2, r3, #27
 80036a2:	d407      	bmi.n	80036b4 <__swsetup_r+0x30>
 80036a4:	2209      	movs	r2, #9
 80036a6:	602a      	str	r2, [r5, #0]
 80036a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80036b0:	81a3      	strh	r3, [r4, #12]
 80036b2:	e033      	b.n	800371c <__swsetup_r+0x98>
 80036b4:	0758      	lsls	r0, r3, #29
 80036b6:	d512      	bpl.n	80036de <__swsetup_r+0x5a>
 80036b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80036ba:	b141      	cbz	r1, 80036ce <__swsetup_r+0x4a>
 80036bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80036c0:	4299      	cmp	r1, r3
 80036c2:	d002      	beq.n	80036ca <__swsetup_r+0x46>
 80036c4:	4628      	mov	r0, r5
 80036c6:	f000 f91b 	bl	8003900 <_free_r>
 80036ca:	2300      	movs	r3, #0
 80036cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80036ce:	89a3      	ldrh	r3, [r4, #12]
 80036d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80036d4:	81a3      	strh	r3, [r4, #12]
 80036d6:	2300      	movs	r3, #0
 80036d8:	6063      	str	r3, [r4, #4]
 80036da:	6923      	ldr	r3, [r4, #16]
 80036dc:	6023      	str	r3, [r4, #0]
 80036de:	89a3      	ldrh	r3, [r4, #12]
 80036e0:	f043 0308 	orr.w	r3, r3, #8
 80036e4:	81a3      	strh	r3, [r4, #12]
 80036e6:	6923      	ldr	r3, [r4, #16]
 80036e8:	b94b      	cbnz	r3, 80036fe <__swsetup_r+0x7a>
 80036ea:	89a3      	ldrh	r3, [r4, #12]
 80036ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80036f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036f4:	d003      	beq.n	80036fe <__swsetup_r+0x7a>
 80036f6:	4621      	mov	r1, r4
 80036f8:	4628      	mov	r0, r5
 80036fa:	f000 f83e 	bl	800377a <__smakebuf_r>
 80036fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003702:	f013 0201 	ands.w	r2, r3, #1
 8003706:	d00a      	beq.n	800371e <__swsetup_r+0x9a>
 8003708:	2200      	movs	r2, #0
 800370a:	60a2      	str	r2, [r4, #8]
 800370c:	6962      	ldr	r2, [r4, #20]
 800370e:	4252      	negs	r2, r2
 8003710:	61a2      	str	r2, [r4, #24]
 8003712:	6922      	ldr	r2, [r4, #16]
 8003714:	b942      	cbnz	r2, 8003728 <__swsetup_r+0xa4>
 8003716:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800371a:	d1c5      	bne.n	80036a8 <__swsetup_r+0x24>
 800371c:	bd38      	pop	{r3, r4, r5, pc}
 800371e:	0799      	lsls	r1, r3, #30
 8003720:	bf58      	it	pl
 8003722:	6962      	ldrpl	r2, [r4, #20]
 8003724:	60a2      	str	r2, [r4, #8]
 8003726:	e7f4      	b.n	8003712 <__swsetup_r+0x8e>
 8003728:	2000      	movs	r0, #0
 800372a:	e7f7      	b.n	800371c <__swsetup_r+0x98>
 800372c:	20000018 	.word	0x20000018

08003730 <__swhatbuf_r>:
 8003730:	b570      	push	{r4, r5, r6, lr}
 8003732:	460c      	mov	r4, r1
 8003734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003738:	4615      	mov	r5, r2
 800373a:	2900      	cmp	r1, #0
 800373c:	461e      	mov	r6, r3
 800373e:	b096      	sub	sp, #88	@ 0x58
 8003740:	da0c      	bge.n	800375c <__swhatbuf_r+0x2c>
 8003742:	89a3      	ldrh	r3, [r4, #12]
 8003744:	2100      	movs	r1, #0
 8003746:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800374a:	bf14      	ite	ne
 800374c:	2340      	movne	r3, #64	@ 0x40
 800374e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003752:	2000      	movs	r0, #0
 8003754:	6031      	str	r1, [r6, #0]
 8003756:	602b      	str	r3, [r5, #0]
 8003758:	b016      	add	sp, #88	@ 0x58
 800375a:	bd70      	pop	{r4, r5, r6, pc}
 800375c:	466a      	mov	r2, sp
 800375e:	f000 f8af 	bl	80038c0 <_fstat_r>
 8003762:	2800      	cmp	r0, #0
 8003764:	dbed      	blt.n	8003742 <__swhatbuf_r+0x12>
 8003766:	9901      	ldr	r1, [sp, #4]
 8003768:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800376c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003770:	4259      	negs	r1, r3
 8003772:	4159      	adcs	r1, r3
 8003774:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003778:	e7eb      	b.n	8003752 <__swhatbuf_r+0x22>

0800377a <__smakebuf_r>:
 800377a:	898b      	ldrh	r3, [r1, #12]
 800377c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800377e:	079d      	lsls	r5, r3, #30
 8003780:	4606      	mov	r6, r0
 8003782:	460c      	mov	r4, r1
 8003784:	d507      	bpl.n	8003796 <__smakebuf_r+0x1c>
 8003786:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800378a:	6023      	str	r3, [r4, #0]
 800378c:	6123      	str	r3, [r4, #16]
 800378e:	2301      	movs	r3, #1
 8003790:	6163      	str	r3, [r4, #20]
 8003792:	b003      	add	sp, #12
 8003794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003796:	466a      	mov	r2, sp
 8003798:	ab01      	add	r3, sp, #4
 800379a:	f7ff ffc9 	bl	8003730 <__swhatbuf_r>
 800379e:	9f00      	ldr	r7, [sp, #0]
 80037a0:	4605      	mov	r5, r0
 80037a2:	4639      	mov	r1, r7
 80037a4:	4630      	mov	r0, r6
 80037a6:	f7ff fc27 	bl	8002ff8 <_malloc_r>
 80037aa:	b948      	cbnz	r0, 80037c0 <__smakebuf_r+0x46>
 80037ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037b0:	059a      	lsls	r2, r3, #22
 80037b2:	d4ee      	bmi.n	8003792 <__smakebuf_r+0x18>
 80037b4:	f023 0303 	bic.w	r3, r3, #3
 80037b8:	f043 0302 	orr.w	r3, r3, #2
 80037bc:	81a3      	strh	r3, [r4, #12]
 80037be:	e7e2      	b.n	8003786 <__smakebuf_r+0xc>
 80037c0:	89a3      	ldrh	r3, [r4, #12]
 80037c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80037c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037ca:	81a3      	strh	r3, [r4, #12]
 80037cc:	9b01      	ldr	r3, [sp, #4]
 80037ce:	6020      	str	r0, [r4, #0]
 80037d0:	b15b      	cbz	r3, 80037ea <__smakebuf_r+0x70>
 80037d2:	4630      	mov	r0, r6
 80037d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037d8:	f000 f80c 	bl	80037f4 <_isatty_r>
 80037dc:	b128      	cbz	r0, 80037ea <__smakebuf_r+0x70>
 80037de:	89a3      	ldrh	r3, [r4, #12]
 80037e0:	f023 0303 	bic.w	r3, r3, #3
 80037e4:	f043 0301 	orr.w	r3, r3, #1
 80037e8:	81a3      	strh	r3, [r4, #12]
 80037ea:	89a3      	ldrh	r3, [r4, #12]
 80037ec:	431d      	orrs	r5, r3
 80037ee:	81a5      	strh	r5, [r4, #12]
 80037f0:	e7cf      	b.n	8003792 <__smakebuf_r+0x18>
	...

080037f4 <_isatty_r>:
 80037f4:	b538      	push	{r3, r4, r5, lr}
 80037f6:	2300      	movs	r3, #0
 80037f8:	4d05      	ldr	r5, [pc, #20]	@ (8003810 <_isatty_r+0x1c>)
 80037fa:	4604      	mov	r4, r0
 80037fc:	4608      	mov	r0, r1
 80037fe:	602b      	str	r3, [r5, #0]
 8003800:	f7fc ff67 	bl	80006d2 <_isatty>
 8003804:	1c43      	adds	r3, r0, #1
 8003806:	d102      	bne.n	800380e <_isatty_r+0x1a>
 8003808:	682b      	ldr	r3, [r5, #0]
 800380a:	b103      	cbz	r3, 800380e <_isatty_r+0x1a>
 800380c:	6023      	str	r3, [r4, #0]
 800380e:	bd38      	pop	{r3, r4, r5, pc}
 8003810:	20000264 	.word	0x20000264

08003814 <_lseek_r>:
 8003814:	b538      	push	{r3, r4, r5, lr}
 8003816:	4604      	mov	r4, r0
 8003818:	4608      	mov	r0, r1
 800381a:	4611      	mov	r1, r2
 800381c:	2200      	movs	r2, #0
 800381e:	4d05      	ldr	r5, [pc, #20]	@ (8003834 <_lseek_r+0x20>)
 8003820:	602a      	str	r2, [r5, #0]
 8003822:	461a      	mov	r2, r3
 8003824:	f7fc ff5f 	bl	80006e6 <_lseek>
 8003828:	1c43      	adds	r3, r0, #1
 800382a:	d102      	bne.n	8003832 <_lseek_r+0x1e>
 800382c:	682b      	ldr	r3, [r5, #0]
 800382e:	b103      	cbz	r3, 8003832 <_lseek_r+0x1e>
 8003830:	6023      	str	r3, [r4, #0]
 8003832:	bd38      	pop	{r3, r4, r5, pc}
 8003834:	20000264 	.word	0x20000264

08003838 <_read_r>:
 8003838:	b538      	push	{r3, r4, r5, lr}
 800383a:	4604      	mov	r4, r0
 800383c:	4608      	mov	r0, r1
 800383e:	4611      	mov	r1, r2
 8003840:	2200      	movs	r2, #0
 8003842:	4d05      	ldr	r5, [pc, #20]	@ (8003858 <_read_r+0x20>)
 8003844:	602a      	str	r2, [r5, #0]
 8003846:	461a      	mov	r2, r3
 8003848:	f7fc ff0c 	bl	8000664 <_read>
 800384c:	1c43      	adds	r3, r0, #1
 800384e:	d102      	bne.n	8003856 <_read_r+0x1e>
 8003850:	682b      	ldr	r3, [r5, #0]
 8003852:	b103      	cbz	r3, 8003856 <_read_r+0x1e>
 8003854:	6023      	str	r3, [r4, #0]
 8003856:	bd38      	pop	{r3, r4, r5, pc}
 8003858:	20000264 	.word	0x20000264

0800385c <_sbrk_r>:
 800385c:	b538      	push	{r3, r4, r5, lr}
 800385e:	2300      	movs	r3, #0
 8003860:	4d05      	ldr	r5, [pc, #20]	@ (8003878 <_sbrk_r+0x1c>)
 8003862:	4604      	mov	r4, r0
 8003864:	4608      	mov	r0, r1
 8003866:	602b      	str	r3, [r5, #0]
 8003868:	f7fc ff4a 	bl	8000700 <_sbrk>
 800386c:	1c43      	adds	r3, r0, #1
 800386e:	d102      	bne.n	8003876 <_sbrk_r+0x1a>
 8003870:	682b      	ldr	r3, [r5, #0]
 8003872:	b103      	cbz	r3, 8003876 <_sbrk_r+0x1a>
 8003874:	6023      	str	r3, [r4, #0]
 8003876:	bd38      	pop	{r3, r4, r5, pc}
 8003878:	20000264 	.word	0x20000264

0800387c <_write_r>:
 800387c:	b538      	push	{r3, r4, r5, lr}
 800387e:	4604      	mov	r4, r0
 8003880:	4608      	mov	r0, r1
 8003882:	4611      	mov	r1, r2
 8003884:	2200      	movs	r2, #0
 8003886:	4d05      	ldr	r5, [pc, #20]	@ (800389c <_write_r+0x20>)
 8003888:	602a      	str	r2, [r5, #0]
 800388a:	461a      	mov	r2, r3
 800388c:	f7fc fde4 	bl	8000458 <_write>
 8003890:	1c43      	adds	r3, r0, #1
 8003892:	d102      	bne.n	800389a <_write_r+0x1e>
 8003894:	682b      	ldr	r3, [r5, #0]
 8003896:	b103      	cbz	r3, 800389a <_write_r+0x1e>
 8003898:	6023      	str	r3, [r4, #0]
 800389a:	bd38      	pop	{r3, r4, r5, pc}
 800389c:	20000264 	.word	0x20000264

080038a0 <_close_r>:
 80038a0:	b538      	push	{r3, r4, r5, lr}
 80038a2:	2300      	movs	r3, #0
 80038a4:	4d05      	ldr	r5, [pc, #20]	@ (80038bc <_close_r+0x1c>)
 80038a6:	4604      	mov	r4, r0
 80038a8:	4608      	mov	r0, r1
 80038aa:	602b      	str	r3, [r5, #0]
 80038ac:	f7fc fef7 	bl	800069e <_close>
 80038b0:	1c43      	adds	r3, r0, #1
 80038b2:	d102      	bne.n	80038ba <_close_r+0x1a>
 80038b4:	682b      	ldr	r3, [r5, #0]
 80038b6:	b103      	cbz	r3, 80038ba <_close_r+0x1a>
 80038b8:	6023      	str	r3, [r4, #0]
 80038ba:	bd38      	pop	{r3, r4, r5, pc}
 80038bc:	20000264 	.word	0x20000264

080038c0 <_fstat_r>:
 80038c0:	b538      	push	{r3, r4, r5, lr}
 80038c2:	2300      	movs	r3, #0
 80038c4:	4d06      	ldr	r5, [pc, #24]	@ (80038e0 <_fstat_r+0x20>)
 80038c6:	4604      	mov	r4, r0
 80038c8:	4608      	mov	r0, r1
 80038ca:	4611      	mov	r1, r2
 80038cc:	602b      	str	r3, [r5, #0]
 80038ce:	f7fc fef1 	bl	80006b4 <_fstat>
 80038d2:	1c43      	adds	r3, r0, #1
 80038d4:	d102      	bne.n	80038dc <_fstat_r+0x1c>
 80038d6:	682b      	ldr	r3, [r5, #0]
 80038d8:	b103      	cbz	r3, 80038dc <_fstat_r+0x1c>
 80038da:	6023      	str	r3, [r4, #0]
 80038dc:	bd38      	pop	{r3, r4, r5, pc}
 80038de:	bf00      	nop
 80038e0:	20000264 	.word	0x20000264

080038e4 <memchr>:
 80038e4:	4603      	mov	r3, r0
 80038e6:	b510      	push	{r4, lr}
 80038e8:	b2c9      	uxtb	r1, r1
 80038ea:	4402      	add	r2, r0
 80038ec:	4293      	cmp	r3, r2
 80038ee:	4618      	mov	r0, r3
 80038f0:	d101      	bne.n	80038f6 <memchr+0x12>
 80038f2:	2000      	movs	r0, #0
 80038f4:	e003      	b.n	80038fe <memchr+0x1a>
 80038f6:	7804      	ldrb	r4, [r0, #0]
 80038f8:	3301      	adds	r3, #1
 80038fa:	428c      	cmp	r4, r1
 80038fc:	d1f6      	bne.n	80038ec <memchr+0x8>
 80038fe:	bd10      	pop	{r4, pc}

08003900 <_free_r>:
 8003900:	b538      	push	{r3, r4, r5, lr}
 8003902:	4605      	mov	r5, r0
 8003904:	2900      	cmp	r1, #0
 8003906:	d040      	beq.n	800398a <_free_r+0x8a>
 8003908:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800390c:	1f0c      	subs	r4, r1, #4
 800390e:	2b00      	cmp	r3, #0
 8003910:	bfb8      	it	lt
 8003912:	18e4      	addlt	r4, r4, r3
 8003914:	f7ff fe28 	bl	8003568 <__malloc_lock>
 8003918:	4a1c      	ldr	r2, [pc, #112]	@ (800398c <_free_r+0x8c>)
 800391a:	6813      	ldr	r3, [r2, #0]
 800391c:	b933      	cbnz	r3, 800392c <_free_r+0x2c>
 800391e:	6063      	str	r3, [r4, #4]
 8003920:	6014      	str	r4, [r2, #0]
 8003922:	4628      	mov	r0, r5
 8003924:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003928:	f7ff be24 	b.w	8003574 <__malloc_unlock>
 800392c:	42a3      	cmp	r3, r4
 800392e:	d908      	bls.n	8003942 <_free_r+0x42>
 8003930:	6820      	ldr	r0, [r4, #0]
 8003932:	1821      	adds	r1, r4, r0
 8003934:	428b      	cmp	r3, r1
 8003936:	bf01      	itttt	eq
 8003938:	6819      	ldreq	r1, [r3, #0]
 800393a:	685b      	ldreq	r3, [r3, #4]
 800393c:	1809      	addeq	r1, r1, r0
 800393e:	6021      	streq	r1, [r4, #0]
 8003940:	e7ed      	b.n	800391e <_free_r+0x1e>
 8003942:	461a      	mov	r2, r3
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	b10b      	cbz	r3, 800394c <_free_r+0x4c>
 8003948:	42a3      	cmp	r3, r4
 800394a:	d9fa      	bls.n	8003942 <_free_r+0x42>
 800394c:	6811      	ldr	r1, [r2, #0]
 800394e:	1850      	adds	r0, r2, r1
 8003950:	42a0      	cmp	r0, r4
 8003952:	d10b      	bne.n	800396c <_free_r+0x6c>
 8003954:	6820      	ldr	r0, [r4, #0]
 8003956:	4401      	add	r1, r0
 8003958:	1850      	adds	r0, r2, r1
 800395a:	4283      	cmp	r3, r0
 800395c:	6011      	str	r1, [r2, #0]
 800395e:	d1e0      	bne.n	8003922 <_free_r+0x22>
 8003960:	6818      	ldr	r0, [r3, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	4408      	add	r0, r1
 8003966:	6010      	str	r0, [r2, #0]
 8003968:	6053      	str	r3, [r2, #4]
 800396a:	e7da      	b.n	8003922 <_free_r+0x22>
 800396c:	d902      	bls.n	8003974 <_free_r+0x74>
 800396e:	230c      	movs	r3, #12
 8003970:	602b      	str	r3, [r5, #0]
 8003972:	e7d6      	b.n	8003922 <_free_r+0x22>
 8003974:	6820      	ldr	r0, [r4, #0]
 8003976:	1821      	adds	r1, r4, r0
 8003978:	428b      	cmp	r3, r1
 800397a:	bf01      	itttt	eq
 800397c:	6819      	ldreq	r1, [r3, #0]
 800397e:	685b      	ldreq	r3, [r3, #4]
 8003980:	1809      	addeq	r1, r1, r0
 8003982:	6021      	streq	r1, [r4, #0]
 8003984:	6063      	str	r3, [r4, #4]
 8003986:	6054      	str	r4, [r2, #4]
 8003988:	e7cb      	b.n	8003922 <_free_r+0x22>
 800398a:	bd38      	pop	{r3, r4, r5, pc}
 800398c:	20000260 	.word	0x20000260

08003990 <_init>:
 8003990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003992:	bf00      	nop
 8003994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003996:	bc08      	pop	{r3}
 8003998:	469e      	mov	lr, r3
 800399a:	4770      	bx	lr

0800399c <_fini>:
 800399c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800399e:	bf00      	nop
 80039a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039a2:	bc08      	pop	{r3}
 80039a4:	469e      	mov	lr, r3
 80039a6:	4770      	bx	lr
