Protel Design System Design Rule Check
PCB File : C:\ESE Conestoga\Semester 4\Project\Embedded-Controller-ESE2\EmbeddedControlSystem_Hengeveld4331\controller.PcbDoc
Date     : 2/15/2019
Time     : 5:35:45 PM

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: AGND_LAYER In net AGND On GND
   Polygon named: AGND_TOP In net AGND On Top Signal
   Polygon named: 5V_POLY1 In net 5V On Power
   Polygon named: AGND_BOT In net AGND On Bottom Signal
   Polygon named: AGND_TOP In net AGND On Top Signal

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (5V_POLY1) on Power 
   Violation between Modified Polygon: Polygon Shelved  (AGND_BOT) on Bottom Signal 
   Violation between Modified Polygon: Polygon Shelved  (AGND_LAYER) on GND 
   Violation between Modified Polygon: Polygon Shelved  (AGND_TOP) on Top Signal 
Rule Violations :4

Processing Rule : Width Constraint (Min=0.127mm) (Max=10mm) (Preferred=0.6mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.3mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.15mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.25mm) (Max=10mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.25mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Arc (124mm,143.3mm) on Bottom Overlay And Pad R24-1(124mm,141.25mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Arc (128.95mm,139.2mm) on Bottom Overlay And Pad R23-1(128.95mm,141.25mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Arc (129.25mm,89.791mm) on Top Overlay And Pad U2-1(129.25mm,90.616mm) on Top Signal [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Arc (132.7mm,59.95mm) on Bottom Overlay And Pad R7-1(132.7mm,62mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Arc (132.7mm,63.7mm) on Bottom Overlay And Pad R7-1(132.7mm,62mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Arc (132.7mm,63.7mm) on Bottom Overlay And Pad R9-1(132.7mm,65.75mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Arc (145.06mm,142.4mm) on Top Overlay And Pad U11-1(145.14mm,143.1mm) on Top Signal [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Arc (147.12mm,83.268mm) on Top Overlay And Pad U1-1(147.12mm,82.418mm) on Top Signal [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Arc (161.5mm,125.75mm) on Top Overlay And Pad THM2-2(161.25mm,125.75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Arc (169.65mm,98.05mm) on Top Overlay And Pad Q1-1(169.65mm,98.9mm) on Top Signal [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.25mm) Between Arc (177.7mm,71.25mm) on Top Overlay And Pad U6-1(176.925mm,71.25mm) on Top Signal [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Arc (178.49mm,121.02mm) on Bottom Overlay And Pad D3-1(178.29mm,121.97mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Arc (90.67mm,141.15mm) on Top Overlay And Pad U8-1(90.75mm,141.85mm) on Top Signal [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Area Fill (132.5mm,124.05mm) (132.9mm,125.35mm) on Bottom Overlay And Pad AI2-2(133.4mm,124.7mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Area Fill (132.5mm,124.05mm) (132.9mm,125.35mm) on Bottom Overlay And Pad AI2-3(132mm,124.7mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Area Fill (133.273mm,128.3mm) (133.673mm,129.6mm) on Bottom Overlay And Pad BI2-3(132.773mm,128.95mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Area Fill (136.25mm,71.14mm) (136.65mm,72.44mm) on Top Overlay And Pad JMP3-2(135.75mm,71.79mm) on Top Signal [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Area Fill (169.675mm,130.1mm) (170.075mm,131.4mm) on Bottom Overlay And Pad M1-3(169.875mm,131.45mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Area Fill (173.015mm,130.1mm) (173.415mm,131.4mm) on Bottom Overlay And Pad M2-2(173.215mm,130.05mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Area Fill (173.015mm,130.1mm) (173.415mm,131.4mm) on Bottom Overlay And Pad M2-3(173.215mm,131.45mm) on Bottom Signal [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad 12-16V-3(110mm,57.02mm) on Multi-Layer And Track (110mm,46.27mm)(110mm,60.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad AI1-1(126.95mm,124.7mm) on Bottom Signal And Track (126.35mm,124.05mm)(126.35mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad AI1-1(126.95mm,124.7mm) on Bottom Signal And Track (126.35mm,124.05mm)(130.35mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad AI1-1(126.95mm,124.7mm) on Bottom Signal And Track (126.35mm,125.35mm)(130.35mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad AI2-1(134.8mm,124.7mm) on Bottom Signal And Track (131.4mm,124.05mm)(135.4mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad AI2-1(134.8mm,124.7mm) on Bottom Signal And Track (131.4mm,125.35mm)(135.4mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.25mm) Between Pad AI2-1(134.8mm,124.7mm) on Bottom Signal And Track (132.173mm,125.55mm)(136.173mm,125.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad AI2-1(134.8mm,124.7mm) on Bottom Signal And Track (135.4mm,124.05mm)(135.4mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad AI2-2(133.4mm,124.7mm) on Bottom Signal And Track (131.4mm,124.05mm)(135.4mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad AI2-2(133.4mm,124.7mm) on Bottom Signal And Track (131.4mm,125.35mm)(135.4mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.25mm) Between Pad AI2-2(133.4mm,124.7mm) on Bottom Signal And Track (132.173mm,125.55mm)(136.173mm,125.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad AI2-3(132mm,124.7mm) on Bottom Signal And Track (131.4mm,124.05mm)(131.4mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad AI2-3(132mm,124.7mm) on Bottom Signal And Track (131.4mm,124.05mm)(135.4mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad AI2-3(132mm,124.7mm) on Bottom Signal And Track (131.4mm,125.35mm)(135.4mm,125.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.25mm) Between Pad AI2-3(132mm,124.7mm) on Bottom Signal And Track (132.173mm,125.55mm)(132.173mm,126.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.25mm) Between Pad AI2-3(132mm,124.7mm) on Bottom Signal And Track (132.173mm,125.55mm)(136.173mm,125.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad BI2-1(135.573mm,128.95mm) on Bottom Signal And Track (132.173mm,128.3mm)(136.173mm,128.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad BI2-1(135.573mm,128.95mm) on Bottom Signal And Track (132.173mm,129.6mm)(136.173mm,129.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad BI2-1(135.573mm,128.95mm) on Bottom Signal And Track (136.173mm,128.3mm)(136.173mm,129.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad BI2-3(132.773mm,128.95mm) on Bottom Signal And Track (132.173mm,128.3mm)(132.173mm,129.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad BI2-3(132.773mm,128.95mm) on Bottom Signal And Track (132.173mm,128.3mm)(136.173mm,128.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad BI2-3(132.773mm,128.95mm) on Bottom Signal And Track (132.173mm,129.6mm)(136.173mm,129.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C10-1(148.095mm,91.75mm) on Top Signal And Track (145.52mm,90.4mm)(147.12mm,90.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C10-1(148.095mm,91.75mm) on Top Signal And Track (145.52mm,93.1mm)(147.12mm,93.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C10-2(144.545mm,91.75mm) on Top Signal And Track (145.52mm,90.4mm)(147.12mm,90.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C10-2(144.545mm,91.75mm) on Top Signal And Track (145.52mm,93.1mm)(147.12mm,93.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.25mm) Between Pad C14-1(135mm,69.875mm) on Bottom Signal And Text "C14" (134.65mm,70.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.25mm) Between Pad C16-1(131.85mm,89.366mm) on Top Signal And Text "C16" (132.25mm,86.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C18-1(123.325mm,85.112mm) on Top Signal And Track (121.975mm,86.087mm)(121.975mm,87.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C18-1(123.325mm,85.112mm) on Top Signal And Track (124.675mm,86.087mm)(124.675mm,87.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C18-2(123.325mm,88.662mm) on Top Signal And Track (121.975mm,86.087mm)(121.975mm,87.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C18-2(123.325mm,88.662mm) on Top Signal And Track (124.675mm,86.087mm)(124.675mm,87.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.25mm) Between Pad C20-1(135.75mm,65.375mm) on Top Signal And Text "C20" (136.15mm,62.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.25mm) Between Pad C21-2(88.425mm,83.043mm) on Bottom Signal And Text "C21" (89.25mm,81.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.25mm) Between Pad C29-1(187.625mm,121.75mm) on Bottom Signal And Text "C31" (187.9mm,120.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.25mm) Between Pad C29-2(186.375mm,121.75mm) on Bottom Signal And Text "C31" (187.9mm,120.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.25mm) Between Pad C30-1(178.3mm,118.25mm) on Bottom Signal And Text "C30" (180mm,119.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.25mm) Between Pad C30-2(179.7mm,118.25mm) on Bottom Signal And Text "C30" (180mm,119.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.25mm) Between Pad C31-1(187.625mm,119.21mm) on Bottom Signal And Text "C31" (187.9mm,120.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.25mm) Between Pad C31-2(186.375mm,119.21mm) on Bottom Signal And Text "C31" (187.9mm,120.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.25mm) Between Pad C33-1(129.875mm,107.96mm) on Bottom Signal And Text "C33" (130.1mm,109.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.25mm) Between Pad C33-2(128.425mm,107.96mm) on Bottom Signal And Text "C33" (130.1mm,109.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.25mm) Between Pad C35-2(180.83mm,58.875mm) on Bottom Signal And Text "C35" (179.15mm,58.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.25mm) Between Pad C37-1(67.25mm,74.5mm) on Bottom Signal And Text "C37" (66.45mm,74.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.25mm) Between Pad C41-1(156.65mm,124.475mm) on Bottom Signal And Text "R21" (156.3mm,121.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C42-1(113.55mm,138.65mm) on Top Signal And Track (111.15mm,139.15mm)(112.35mm,139.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C42-1(113.55mm,138.65mm) on Top Signal And Track (114.75mm,139.15mm)(115.95mm,139.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C42-2(113.55mm,132.85mm) on Top Signal And Track (110.15mm,132.35mm)(112.35mm,132.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C42-2(113.55mm,132.85mm) on Top Signal And Track (114.75mm,132.35mm)(116.95mm,132.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C43-1(141.75mm,135.85mm) on Top Signal And Track (139.35mm,136.35mm)(140.55mm,136.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C43-1(141.75mm,135.85mm) on Top Signal And Track (142.95mm,136.35mm)(144.15mm,136.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad C45-1(129.9mm,142.072mm) on Top Signal And Text "C45" (129.05mm,140.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad C51-1(108.375mm,145.3mm) on Bottom Signal And Text "C51" (109.9mm,146.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad C51-2(109.625mm,145.3mm) on Bottom Signal And Text "C51" (109.9mm,146.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad C52-1(97.125mm,145.4mm) on Bottom Signal And Text "C52" (98.75mm,146.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad C52-2(98.375mm,145.4mm) on Bottom Signal And Text "C52" (98.75mm,146.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C55-2(149.75mm,138.9mm) on Top Signal And Track (146.35mm,139.4mm)(148.55mm,139.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C55-2(149.75mm,138.9mm) on Top Signal And Track (150.95mm,139.4mm)(153.15mm,139.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.25mm) Between Pad C57-1(165.975mm,144.875mm) on Top Signal And Text "C57" (164.95mm,145.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.25mm) Between Pad C58-1(172mm,143.775mm) on Top Signal And Text "C58" (171.2mm,143.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.25mm) Between Pad C58-2(172mm,145.025mm) on Top Signal And Text "C58" (171.2mm,143.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad C59-1(163.05mm,137.125mm) on Bottom Signal And Text "C59" (162.6mm,137.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad C61-1(175mm,141.625mm) on Bottom Signal And Text "C61" (175.85mm,141.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad C61-2(175mm,142.875mm) on Bottom Signal And Text "C61" (175.85mm,141.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C63-1(180.5mm,143.15mm) on Top Signal And Track (178.1mm,143.65mm)(179.3mm,143.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C63-1(180.5mm,143.15mm) on Top Signal And Track (181.7mm,143.65mm)(182.9mm,143.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C63-2(180.5mm,137.35mm) on Top Signal And Track (177.1mm,136.85mm)(179.3mm,136.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C63-2(180.5mm,137.35mm) on Top Signal And Track (181.7mm,136.85mm)(183.9mm,136.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.25mm) Between Pad C65-1(156.37mm,145.3mm) on Bottom Signal And Text "C65" (156.8mm,143.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C9-1(148.095mm,88.25mm) on Top Signal And Track (145.52mm,86.9mm)(147.12mm,86.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C9-1(148.095mm,88.25mm) on Top Signal And Track (145.52mm,89.6mm)(147.12mm,89.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C9-2(144.545mm,88.25mm) on Top Signal And Track (145.52mm,86.9mm)(147.12mm,86.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad C9-2(144.545mm,88.25mm) on Top Signal And Track (145.52mm,89.6mm)(147.12mm,89.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad D1-1(123.9mm,62mm) on Bottom Signal And Track (123.63mm,59.08mm)(123.63mm,59.695mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad D1-1(123.9mm,62mm) on Bottom Signal And Track (123.63mm,64.305mm)(123.63mm,64.92mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad D1-2(116.5mm,62mm) on Bottom Signal And Track (116.77mm,59.08mm)(116.77mm,59.695mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad D1-2(116.5mm,62mm) on Bottom Signal And Track (116.77mm,64.305mm)(116.77mm,64.92mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.25mm) Between Pad D3-1(178.29mm,121.97mm) on Bottom Signal And Text "R14" (176.45mm,120.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.25mm) Between Pad D3-1(178.29mm,121.97mm) on Bottom Signal And Track (179.325mm,121.46mm)(180.14mm,121.46mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad FLT-1(124.25mm,125.55mm) on Top Signal And Track (123.75mm,124.35mm)(123.75mm,124.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad FLT-1(124.25mm,125.55mm) on Top Signal And Track (123.75mm,124.65mm)(124.75mm,124.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad FLT-1(124.25mm,125.55mm) on Top Signal And Track (124.75mm,124.35mm)(124.75mm,124.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad FLT-1(167.25mm,131.05mm) on Top Signal And Track (166.75mm,129.85mm)(166.75mm,130.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad FLT-1(167.25mm,131.05mm) on Top Signal And Track (166.75mm,130.15mm)(167.75mm,130.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad FLT-1(167.25mm,131.05mm) on Top Signal And Track (167.75mm,129.85mm)(167.75mm,130.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad FLT-2(124.25mm,123.45mm) on Top Signal And Track (123.75mm,124.35mm)(123.75mm,124.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad FLT-2(124.25mm,123.45mm) on Top Signal And Track (124.75mm,124.35mm)(124.75mm,124.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad FLT-2(167.25mm,128.95mm) on Top Signal And Track (166.75mm,129.85mm)(166.75mm,130.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad FLT-2(167.25mm,128.95mm) on Top Signal And Track (167.75mm,129.85mm)(167.75mm,130.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad Free-18(60.16mm,139.3mm) on Multi-Layer And Track (50.1mm,136mm)(104.05mm,136mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad GND-1(200mm,148.05mm) on Top Signal And Track (198.7mm,145.85mm)(198.7mm,150.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad GND-1(200mm,148.05mm) on Top Signal And Track (198.7mm,145.85mm)(201.3mm,145.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad GND-1(200mm,148.05mm) on Top Signal And Track (198.7mm,150.25mm)(201.3mm,150.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad GND-1(200mm,148.05mm) on Top Signal And Track (201.3mm,145.85mm)(201.3mm,150.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad GND-1(53mm,148.05mm) on Top Signal And Track (51.7mm,145.85mm)(51.7mm,150.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad GND-1(53mm,148.05mm) on Top Signal And Track (51.7mm,145.85mm)(54.3mm,145.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad GND-1(53mm,148.05mm) on Top Signal And Track (51.7mm,150.25mm)(54.3mm,150.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad GND-1(53mm,148.05mm) on Top Signal And Track (54.3mm,145.85mm)(54.3mm,150.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad HEARTBEAT-1(111.45mm,75.25mm) on Top Signal And Track (112.35mm,74.75mm)(112.35mm,75.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad HEARTBEAT-1(111.45mm,75.25mm) on Top Signal And Track (112.35mm,74.75mm)(112.65mm,74.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad HEARTBEAT-1(111.45mm,75.25mm) on Top Signal And Track (112.35mm,75.75mm)(112.65mm,75.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad HEARTBEAT-2(113.55mm,75.25mm) on Top Signal And Track (112.35mm,74.75mm)(112.65mm,74.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad HEARTBEAT-2(113.55mm,75.25mm) on Top Signal And Track (112.35mm,75.75mm)(112.65mm,75.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad JMP3-2(135.75mm,71.79mm) on Top Signal And Track (133.75mm,71.14mm)(137.75mm,71.14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad JMP3-2(135.75mm,71.79mm) on Top Signal And Track (133.75mm,72.44mm)(137.75mm,72.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad LCD BL-1(149.75mm,109.25mm) on Top Signal And Track (148.45mm,107.05mm)(148.45mm,111.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad LCD BL-1(149.75mm,109.25mm) on Top Signal And Track (148.45mm,107.05mm)(151.05mm,107.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad LCD BL-1(149.75mm,109.25mm) on Top Signal And Track (148.45mm,111.45mm)(151.05mm,111.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad LCD BL-1(149.75mm,109.25mm) on Top Signal And Track (151.05mm,107.05mm)(151.05mm,111.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.25mm) Between Pad LCD-5(138.16mm,103mm) on Multi-Layer And Text "GND" (137.8mm,99.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad LCD-Mount3(197.5mm,103mm) on Multi-Layer And Track (196.5mm,105.4mm)(200mm,105.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad LCD-Mount3(197.5mm,103mm) on Multi-Layer And Track (200mm,102mm)(200mm,105.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad LCD-Mount4(197.5mm,71.5mm) on Multi-Layer And Track (196.6mm,69.2mm)(200mm,69.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad LCD-Mount4(197.5mm,71.5mm) on Multi-Layer And Track (200mm,69.2mm)(200mm,72.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M1-1(169.875mm,128.65mm) on Bottom Signal And Track (169.225mm,128.05mm)(169.225mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M1-1(169.875mm,128.65mm) on Bottom Signal And Track (169.225mm,128.05mm)(170.525mm,128.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M1-1(169.875mm,128.65mm) on Bottom Signal And Track (170.525mm,128.05mm)(170.525mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M1-3(169.875mm,131.45mm) on Bottom Signal And Track (169.225mm,128.05mm)(169.225mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M1-3(169.875mm,131.45mm) on Bottom Signal And Track (169.225mm,132.05mm)(170.525mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M1-3(169.875mm,131.45mm) on Bottom Signal And Track (170.525mm,128.05mm)(170.525mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M2-1(173.215mm,128.65mm) on Bottom Signal And Track (172.565mm,128.05mm)(172.565mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M2-1(173.215mm,128.65mm) on Bottom Signal And Track (172.565mm,128.05mm)(173.865mm,128.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M2-1(173.215mm,128.65mm) on Bottom Signal And Track (173.865mm,128.05mm)(173.865mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M2-2(173.215mm,130.05mm) on Bottom Signal And Track (172.565mm,128.05mm)(172.565mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M2-2(173.215mm,130.05mm) on Bottom Signal And Track (173.865mm,128.05mm)(173.865mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M2-3(173.215mm,131.45mm) on Bottom Signal And Track (172.565mm,128.05mm)(172.565mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M2-3(173.215mm,131.45mm) on Bottom Signal And Track (172.565mm,132.05mm)(173.865mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad M2-3(173.215mm,131.45mm) on Bottom Signal And Track (173.865mm,128.05mm)(173.865mm,132.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad P2-1(73.71mm,149.05mm) on Multi-Layer And Text "GND" (74.75mm,150.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad PWR-1(111.45mm,82mm) on Top Signal And Track (112.35mm,81.5mm)(112.35mm,82.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad PWR-1(111.45mm,82mm) on Top Signal And Track (112.35mm,81.5mm)(112.65mm,81.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.25mm) Between Pad PWR-1(111.45mm,82mm) on Top Signal And Track (112.35mm,82.5mm)(112.65mm,82.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.25mm) Between Pad Q1-1(169.65mm,98.9mm) on Top Signal And Track (168.05mm,98.35mm)(168.75mm,98.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.25mm) Between Pad R17-2(169.65mm,95.7mm) on Top Signal And Text "R17" (169.3mm,95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.25mm) Between Pad R18-2(167.8mm,95.7mm) on Top Signal And Text "R18" (167.4mm,95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.25mm) Between Pad R20-1(116.4mm,128.245mm) on Bottom Signal And Text "R20" (116mm,128.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R23-1(128.95mm,141.25mm) on Bottom Signal And Track (130.1mm,139.65mm)(130.1mm,142.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R23-1(128.95mm,141.25mm) on Bottom Signal And Track (130.1mm,139.65mm)(134.4mm,139.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R23-1(128.95mm,141.25mm) on Bottom Signal And Track (130.1mm,142.85mm)(134.4mm,142.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R23-2(135.55mm,141.25mm) on Bottom Signal And Track (130.1mm,139.65mm)(134.4mm,139.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R23-2(135.55mm,141.25mm) on Bottom Signal And Track (130.1mm,142.85mm)(134.4mm,142.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R23-2(135.55mm,141.25mm) on Bottom Signal And Track (134.4mm,139.65mm)(134.4mm,142.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R24-1(124mm,141.25mm) on Bottom Signal And Track (118.55mm,139.65mm)(122.85mm,139.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R24-1(124mm,141.25mm) on Bottom Signal And Track (118.55mm,142.85mm)(122.85mm,142.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R24-1(124mm,141.25mm) on Bottom Signal And Track (122.85mm,139.65mm)(122.85mm,142.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R24-2(117.4mm,141.25mm) on Bottom Signal And Track (118.55mm,139.65mm)(118.55mm,142.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R24-2(117.4mm,141.25mm) on Bottom Signal And Track (118.55mm,139.65mm)(122.85mm,139.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R24-2(117.4mm,141.25mm) on Bottom Signal And Track (118.55mm,142.85mm)(122.85mm,142.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.25mm) Between Pad R25-1(120.25mm,125.6mm) on Bottom Signal And Text "R25" (121.6mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.25mm) Between Pad R25-2(121.5mm,125.6mm) on Bottom Signal And Text "R25" (121.6mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.25mm) Between Pad R26-2(121mm,137.1mm) on Bottom Signal And Text "R27" (120.6mm,134.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.25mm) Between Pad R29-2(104mm,144.05mm) on Bottom Signal And Text "R29" (103.6mm,141.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.25mm) Between Pad R3-1(55.99mm,126.125mm) on Bottom Signal And Text "R3" (55.6mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.25mm) Between Pad R34-1(163.625mm,131.25mm) on Top Signal And Text "R34" (160.8mm,130.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.25mm) Between Pad R34-2(164.875mm,131.25mm) on Top Signal And Text "FLT" (166.1mm,128.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.25mm) Between Pad R36-2(167.25mm,130.125mm) on Bottom Signal And Text "C56" (166.85mm,127.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.25mm) Between Pad R39-1(151.86mm,145.25mm) on Bottom Signal And Text "R39" (154.2mm,146.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.25mm) Between Pad R4-1(58.53mm,126.125mm) on Bottom Signal And Text "R4" (58.1mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.25mm) Between Pad R42-5(152.95mm,61.45mm) on Bottom Signal And Text "R42" (152.8mm,59.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.25mm) Between Pad R42-5(152.95mm,61.45mm) on Bottom Signal And Track (153.45mm,61.45mm)(153.45mm,63.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.25mm) Between Pad R42-7(151.35mm,61.45mm) on Bottom Signal And Text "R42" (152.8mm,59.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.25mm) Between Pad R42-8(150.55mm,61.45mm) on Bottom Signal And Text "R42" (152.8mm,59.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.25mm) Between Pad R42-8(150.55mm,61.45mm) on Bottom Signal And Track (150.05mm,61.45mm)(150.05mm,63.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.25mm) Between Pad R43-5(157.2mm,61.45mm) on Bottom Signal And Text "R43" (157mm,59.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.25mm) Between Pad R43-5(157.2mm,61.45mm) on Bottom Signal And Track (157.7mm,61.45mm)(157.7mm,63.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.25mm) Between Pad R43-7(155.6mm,61.45mm) on Bottom Signal And Text "R43" (157mm,59.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.25mm) Between Pad R43-8(154.8mm,61.45mm) on Bottom Signal And Text "R43" (157mm,59.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.25mm) Between Pad R43-8(154.8mm,61.45mm) on Bottom Signal And Track (154.3mm,61.45mm)(154.3mm,63.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.25mm) Between Pad R44-5(190.8mm,90.7mm) on Bottom Signal And Track (189.2mm,91.2mm)(190.8mm,91.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.25mm) Between Pad R44-8(190.8mm,88.3mm) on Bottom Signal And Track (189.2mm,87.8mm)(190.8mm,87.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.25mm) Between Pad R45-5(190.8mm,94.95mm) on Bottom Signal And Track (189.2mm,95.45mm)(190.8mm,95.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.25mm) Between Pad R45-7(190.8mm,93.35mm) on Bottom Signal And Text "CANTX" (195.25mm,93.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.25mm) Between Pad R45-8(190.8mm,92.55mm) on Bottom Signal And Track (189.2mm,92.05mm)(190.8mm,92.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.25mm) Between Pad R46-5(191.3mm,114.779mm) on Bottom Signal And Track (189.7mm,115.279mm)(191.3mm,115.279mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.25mm) Between Pad R46-8(191.3mm,112.379mm) on Bottom Signal And Track (189.7mm,111.879mm)(191.3mm,111.879mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.25mm) Between Pad R47-1(190.5mm,123.48mm) on Bottom Signal And Track (190.5mm,122.98mm)(192.1mm,122.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.25mm) Between Pad R47-4(190.5mm,125.88mm) on Bottom Signal And Track (190.5mm,126.38mm)(192.1mm,126.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R7-1(132.7mm,62mm) on Bottom Signal And Track (133.85mm,60.4mm)(133.85mm,63.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R7-1(132.7mm,62mm) on Bottom Signal And Track (133.85mm,60.4mm)(138.15mm,60.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R7-1(132.7mm,62mm) on Bottom Signal And Track (133.85mm,63.6mm)(138.15mm,63.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R9-1(132.7mm,65.75mm) on Bottom Signal And Track (133.85mm,64.15mm)(133.85mm,67.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R9-1(132.7mm,65.75mm) on Bottom Signal And Track (133.85mm,64.15mm)(138.15mm,64.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R9-1(132.7mm,65.75mm) on Bottom Signal And Track (133.85mm,67.35mm)(138.15mm,67.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad R9-2(139.3mm,65.75mm) on Bottom Signal And Text "R9" (140.45mm,64.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R9-2(139.3mm,65.75mm) on Bottom Signal And Track (133.85mm,64.15mm)(138.15mm,64.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R9-2(139.3mm,65.75mm) on Bottom Signal And Track (133.85mm,67.35mm)(138.15mm,67.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad R9-2(139.3mm,65.75mm) on Bottom Signal And Track (138.15mm,64.15mm)(138.15mm,67.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad RESET-1(61.35mm,54.05mm) on Top Signal And Track (60.05mm,51.85mm)(60.05mm,56.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad RESET-1(61.35mm,54.05mm) on Top Signal And Track (60.05mm,51.85mm)(62.65mm,51.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad RESET-1(61.35mm,54.05mm) on Top Signal And Track (60.05mm,56.25mm)(62.65mm,56.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad RESET-1(61.35mm,54.05mm) on Top Signal And Track (62.65mm,51.85mm)(62.65mm,56.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad RTC BAT-+(83.25mm,93.75mm) on Multi-Layer And Track (80.9mm,93.75mm)(88.1mm,93.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.25mm) Between Pad THM2-2(161.25mm,125.75mm) on Multi-Layer And Track (159mm,124.75mm)(161.5mm,124.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.25mm) Between Pad THM2-2(161.25mm,125.75mm) on Multi-Layer And Track (159mm,126.75mm)(161.5mm,126.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad TP_VFB1-1(151.5mm,77mm) on Top Signal And Track (149.3mm,75.7mm)(149.3mm,78.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad TP_VFB1-1(151.5mm,77mm) on Top Signal And Track (149.3mm,75.7mm)(153.7mm,75.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad TP_VFB1-1(151.5mm,77mm) on Top Signal And Track (149.3mm,78.3mm)(153.7mm,78.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.25mm) Between Pad TP_VFB1-1(151.5mm,77mm) on Top Signal And Track (153.7mm,75.7mm)(153.7mm,78.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U1-1(147.12mm,82.418mm) on Top Signal And Track (148.07mm,79.918mm)(148.07mm,83.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad U11-1(145.14mm,143.1mm) on Top Signal And Track (144.33mm,142.65mm)(144.33mm,144.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad U11-2(145.14mm,143.75mm) on Top Signal And Track (144.33mm,142.65mm)(144.33mm,144.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad U11-3(145.14mm,144.4mm) on Top Signal And Track (144.33mm,142.65mm)(144.33mm,144.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad U11-4(143.14mm,144.4mm) on Top Signal And Track (143.95mm,142.65mm)(143.95mm,144.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U1-6(149.52mm,82.418mm) on Top Signal And Track (148.57mm,79.918mm)(148.57mm,83.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.25mm) Between Pad U2-1(129.25mm,90.616mm) on Top Signal And Track (127.9mm,90.116mm)(128.2mm,90.116mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U2-1(129.25mm,90.616mm) on Top Signal And Track (128.2mm,90.116mm)(128.2mm,93.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U2-2(129.25mm,91.566mm) on Top Signal And Track (128.2mm,90.116mm)(128.2mm,93.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.25mm) Between Pad U2-3(129.25mm,92.516mm) on Top Signal And Track (127.9mm,93.016mm)(128.2mm,93.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U2-3(129.25mm,92.516mm) on Top Signal And Track (128.2mm,90.116mm)(128.2mm,93.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.25mm) Between Pad U3-1(138mm,68.65mm) on Top Signal And Track (138.975mm,66.175mm)(138.975mm,69.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.25mm) Between Pad U3-2(138mm,68mm) on Top Signal And Track (138.975mm,66.175mm)(138.975mm,69.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.25mm) Between Pad U3-3(138mm,67.35mm) on Top Signal And Track (138.975mm,66.175mm)(138.975mm,69.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.25mm) Between Pad U3-4(138mm,66.7mm) on Top Signal And Track (138.975mm,66.175mm)(138.975mm,69.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.25mm) Between Pad U3-5(140.95mm,66.7mm) on Top Signal And Track (139.975mm,66.175mm)(139.975mm,69.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.25mm) Between Pad U3-6(140.95mm,67.35mm) on Top Signal And Track (139.975mm,66.175mm)(139.975mm,69.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U4-10(85.735mm,78.868mm) on Top Signal And Track (84.485mm,77.706mm)(84.485mm,83.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U4-11(85.735mm,79.517mm) on Top Signal And Track (84.485mm,77.706mm)(84.485mm,83.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U4-12(85.735mm,80.168mm) on Top Signal And Track (84.485mm,77.706mm)(84.485mm,83.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U4-13(85.735mm,80.817mm) on Top Signal And Track (84.485mm,77.706mm)(84.485mm,83.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U4-3(80.035mm,81.468mm) on Top Signal And Track (81.285mm,77.706mm)(81.285mm,83.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U4-4(80.035mm,80.817mm) on Top Signal And Track (81.285mm,77.706mm)(81.285mm,83.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U4-5(80.035mm,80.168mm) on Top Signal And Track (81.285mm,77.706mm)(81.285mm,83.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U4-6(80.035mm,79.517mm) on Top Signal And Track (81.285mm,77.706mm)(81.285mm,83.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U5-3(166.825mm,118.115mm) on Top Signal And Track (168.25mm,116.3mm)(168.25mm,121.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U5-4(166.825mm,116.845mm) on Top Signal And Track (168.25mm,116.3mm)(168.25mm,121.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U5-7(171.675mm,119.385mm) on Top Signal And Track (170.25mm,116.3mm)(170.25mm,121.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U5-8(171.675mm,120.655mm) on Top Signal And Track (170.25mm,116.3mm)(170.25mm,121.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-1(176.925mm,71.25mm) on Top Signal And Track (170.25mm,69.65mm)(177.75mm,69.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-10(171.075mm,71.25mm) on Top Signal And Track (170.25mm,69.65mm)(177.75mm,69.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-11(171.075mm,64.25mm) on Top Signal And Track (170.25mm,65.85mm)(177.75mm,65.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-12(171.725mm,64.25mm) on Top Signal And Track (170.25mm,65.85mm)(177.75mm,65.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-13(172.375mm,64.25mm) on Top Signal And Track (170.25mm,65.85mm)(177.75mm,65.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-14(173.025mm,64.25mm) on Top Signal And Track (170.25mm,65.85mm)(177.75mm,65.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-17(174.975mm,64.25mm) on Top Signal And Track (170.25mm,65.85mm)(177.75mm,65.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-18(175.625mm,64.25mm) on Top Signal And Track (170.25mm,65.85mm)(177.75mm,65.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-19(176.275mm,64.25mm) on Top Signal And Track (170.25mm,65.85mm)(177.75mm,65.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-2(176.275mm,71.25mm) on Top Signal And Track (170.25mm,69.65mm)(177.75mm,69.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-20(176.925mm,64.25mm) on Top Signal And Track (170.25mm,65.85mm)(177.75mm,65.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-3(175.625mm,71.25mm) on Top Signal And Track (170.25mm,69.65mm)(177.75mm,69.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-4(174.975mm,71.25mm) on Top Signal And Track (170.25mm,69.65mm)(177.75mm,69.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-5(174.325mm,71.25mm) on Top Signal And Track (170.25mm,69.65mm)(177.75mm,69.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-6(173.675mm,71.25mm) on Top Signal And Track (170.25mm,69.65mm)(177.75mm,69.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.25mm) Between Pad U6-9(171.725mm,71.25mm) on Top Signal And Track (170.25mm,69.65mm)(177.75mm,69.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad U8-1(90.75mm,141.85mm) on Top Signal And Track (89.94mm,141.4mm)(89.94mm,143.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad U8-2(90.75mm,142.5mm) on Top Signal And Track (89.94mm,141.4mm)(89.94mm,143.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.25mm) Between Pad U8-3(90.75mm,143.15mm) on Top Signal And Track (89.94mm,141.4mm)(89.94mm,143.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad uSD-1(52.6mm,121.97mm) on Top Signal And Track (50mm,121.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad uSD-1(52.6mm,121.97mm) on Top Signal And Track (52.5mm,114.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad uSD-2(52.6mm,120.87mm) on Top Signal And Track (52.5mm,114.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad uSD-3(52.6mm,119.77mm) on Top Signal And Track (52.5mm,114.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad uSD-4(52.6mm,118.67mm) on Top Signal And Track (52.5mm,114.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad uSD-8(52.6mm,114.27mm) on Top Signal And Track (52.5mm,113.46mm)(52.5mm,114.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.25mm) Between Pad uSD-8(52.6mm,114.27mm) on Top Signal And Track (52.5mm,114.96mm)(52.5mm,121.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad uSD-TAB1(63.8mm,119.96mm) on Top Signal And Track (63mm,111.81mm)(63mm,123.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.25mm) Between Pad uSD-TAB3(55mm,122.96mm) on Top Signal And Track (50mm,123.11mm)(63mm,123.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :275

Processing Rule : Silk to Silk (Clearance=0.4mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.4mm) Between Arc (115.75mm,125mm) on Top Overlay And Text "THM1" (115.35mm,122.65mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.4mm) Between Arc (118.25mm,125mm) on Top Overlay And Text "THM1" (115.35mm,122.65mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.4mm) Between Arc (159mm,125.75mm) on Top Overlay And Text "THM2" (158.48mm,123.4mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.4mm) Between Arc (161.5mm,125.75mm) on Top Overlay And Text "THM2" (158.48mm,123.4mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.365mm < 0.4mm) Between Arc (90.67mm,141.15mm) on Top Overlay And Text "U8" (89.1mm,139.75mm) on Top Overlay Silk Text to Silk Clearance [0.365mm]
   Violation between Silk To Silk Clearance Constraint: (0.34mm < 0.4mm) Between Area Fill (128.85mm,124.05mm) (129.25mm,125.35mm) on Bottom Overlay And Text "AI2" (128.5mm,125.6mm) on Bottom Overlay Silk Text to Silk Clearance [0.34mm]
   Violation between Silk To Silk Clearance Constraint: (0.259mm < 0.4mm) Between Area Fill (133.273mm,125.55mm) (133.673mm,126.85mm) on Bottom Overlay And Text "BI1" (135.65mm,127.1mm) on Bottom Overlay Silk Text to Silk Clearance [0.259mm]
   Violation between Silk To Silk Clearance Constraint: (0.172mm < 0.4mm) Between Area Fill (133.273mm,128.3mm) (133.673mm,129.6mm) on Bottom Overlay And Text "BI2" (135.75mm,129.85mm) on Bottom Overlay Silk Text to Silk Clearance [0.172mm]
   Violation between Silk To Silk Clearance Constraint: (0.279mm < 0.4mm) Between Area Fill (136.25mm,71.14mm) (136.65mm,72.44mm) on Top Overlay And Text "JMP3" (134.2mm,72.8mm) on Top Overlay Silk Text to Silk Clearance [0.279mm]
   Violation between Silk To Silk Clearance Constraint: (0.39mm < 0.4mm) Between Text "5V EN" (133.3mm,94.35mm) on Top Overlay And Track (133.23mm,93.77mm)(138.31mm,93.77mm) on Top Overlay Silk Text to Silk Clearance [0.39mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.4mm) Between Text "AI1" (135.05mm,122.9mm) on Bottom Overlay And Track (131.4mm,124.05mm)(135.4mm,124.05mm) on Bottom Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.4mm) Between Text "AI2" (128.5mm,125.6mm) on Bottom Overlay And Track (126.35mm,124.05mm)(126.35mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.4mm) Between Text "AI2" (128.5mm,125.6mm) on Bottom Overlay And Track (126.35mm,125.35mm)(130.35mm,125.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.4mm) Between Text "AUX PWR" (114.9mm,57.5mm) on Top Overlay And Track (114.7mm,50.07mm)(114.7mm,57.07mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.4mm) Between Text "AUX PWR" (114.9mm,57.5mm) on Top Overlay And Track (114.7mm,57.07mm)(121.8mm,57.07mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.4mm) Between Text "AUX PWR" (114.9mm,57.5mm) on Top Overlay And Track (121.8mm,50.07mm)(121.8mm,57.07mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.4mm) Between Text "BI1" (135.65mm,127.1mm) on Bottom Overlay And Track (132.173mm,126.85mm)(136.173mm,126.85mm) on Bottom Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.4mm) Between Text "BI1" (135.65mm,127.1mm) on Bottom Overlay And Track (132.173mm,128.3mm)(136.173mm,128.3mm) on Bottom Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.4mm) Between Text "BI2" (135.75mm,129.85mm) on Bottom Overlay And Track (132.173mm,129.6mm)(136.173mm,129.6mm) on Bottom Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.338mm < 0.4mm) Between Text "BI2" (135.75mm,129.85mm) on Bottom Overlay And Track (136.173mm,128.3mm)(136.173mm,129.6mm) on Bottom Overlay Silk Text to Silk Clearance [0.338mm]
   Violation between Silk To Silk Clearance Constraint: (0.338mm < 0.4mm) Between Text "BT EN" (122.1mm,113.45mm) on Top Overlay And Track (121.88mm,110.43mm)(121.88mm,112.97mm) on Top Overlay Silk Text to Silk Clearance [0.338mm]
   Violation between Silk To Silk Clearance Constraint: (0.29mm < 0.4mm) Between Text "BT EN" (122.1mm,113.45mm) on Top Overlay And Track (121.88mm,112.97mm)(126.96mm,112.97mm) on Top Overlay Silk Text to Silk Clearance [0.29mm]
   Violation between Silk To Silk Clearance Constraint: (0.328mm < 0.4mm) Between Text "BT EN" (122.1mm,113.45mm) on Top Overlay And Track (126.96mm,110.43mm)(126.96mm,112.97mm) on Top Overlay Silk Text to Silk Clearance [0.328mm]
   Violation between Silk To Silk Clearance Constraint: (0.371mm < 0.4mm) Between Text "C39" (51.45mm,128.2mm) on Top Overlay And Track (51.99mm,128.98mm)(100.74mm,128.98mm) on Top Overlay Silk Text to Silk Clearance [0.371mm]
   Violation between Silk To Silk Clearance Constraint: (0.35mm < 0.4mm) Between Text "C39" (51.45mm,128.2mm) on Top Overlay And Track (51.99mm,128.98mm)(51.99mm,134.06mm) on Top Overlay Silk Text to Silk Clearance [0.35mm]
   Violation between Silk To Silk Clearance Constraint: (0.26mm < 0.4mm) Between Text "C42" (109.7mm,132.4mm) on Top Overlay And Track (110.15mm,132.35mm)(110.15mm,138.25mm) on Top Overlay Silk Text to Silk Clearance [0.26mm]
   Violation between Silk To Silk Clearance Constraint: (0.296mm < 0.4mm) Between Text "C42" (109.7mm,132.4mm) on Top Overlay And Track (110.15mm,132.35mm)(112.35mm,132.35mm) on Top Overlay Silk Text to Silk Clearance [0.296mm]
   Violation between Silk To Silk Clearance Constraint: (0.26mm < 0.4mm) Between Text "C43" (137.9mm,129.7mm) on Top Overlay And Track (138.35mm,129.55mm)(138.35mm,135.45mm) on Top Overlay Silk Text to Silk Clearance [0.26mm]
   Violation between Silk To Silk Clearance Constraint: (0.342mm < 0.4mm) Between Text "C43" (137.9mm,129.7mm) on Top Overlay And Track (138.35mm,129.55mm)(140.55mm,129.55mm) on Top Overlay Silk Text to Silk Clearance [0.342mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.4mm) Between Text "C54" (154.2mm,131.4mm) on Top Overlay And Track (154.35mm,133.5mm)(155.25mm,132.6mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.4mm) Between Text "C54" (154.2mm,131.4mm) on Top Overlay And Track (155.25mm,132.6mm)(155.35mm,132.6mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.4mm) Between Text "C54" (154.2mm,131.4mm) on Top Overlay And Track (155.35mm,132.6mm)(156.55mm,132.6mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.4mm) Between Text "C55" (146.2mm,131.4mm) on Top Overlay And Track (146.35mm,133.5mm)(147.25mm,132.6mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.4mm) Between Text "C55" (146.2mm,131.4mm) on Top Overlay And Track (147.25mm,132.6mm)(147.35mm,132.6mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.4mm) Between Text "C55" (146.2mm,131.4mm) on Top Overlay And Track (147.35mm,132.6mm)(148.55mm,132.6mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.4mm) Between Text "C63" (176.75mm,136.9mm) on Top Overlay And Track (177.1mm,136.85mm)(177.1mm,142.75mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.4mm) Between Text "C63" (176.75mm,136.9mm) on Top Overlay And Track (177.1mm,136.85mm)(179.3mm,136.85mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.333mm < 0.4mm) Between Text "CN10" (102.5mm,129mm) on Top Overlay And Track (100.74mm,128.98mm)(100.74mm,134.06mm) on Top Overlay Silk Text to Silk Clearance [0.333mm]
   Violation between Silk To Silk Clearance Constraint: (0.333mm < 0.4mm) Between Text "CN7" (102.5mm,68mm) on Top Overlay And Track (100.74mm,67.98mm)(100.74mm,73.06mm) on Top Overlay Silk Text to Silk Clearance [0.333mm]
   Violation between Silk To Silk Clearance Constraint: (0.38mm < 0.4mm) Between Text "D2" (180.65mm,110.35mm) on Bottom Overlay And Track (178.9mm,111.72mm)(179.715mm,111.72mm) on Bottom Overlay Silk Text to Silk Clearance [0.38mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.4mm) Between Text "D3" (179.95mm,124.8mm) on Bottom Overlay And Track (179.325mm,124.38mm)(180.14mm,124.38mm) on Bottom Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.271mm < 0.4mm) Between Text "D3" (179.95mm,124.8mm) on Bottom Overlay And Track (180.14mm,123.72mm)(180.14mm,124.38mm) on Bottom Overlay Silk Text to Silk Clearance [0.271mm]
   Violation between Silk To Silk Clearance Constraint: (0.397mm < 0.4mm) Between Text "DCVREF" (111.45mm,146.25mm) on Top Overlay And Track (111.5mm,147.6mm)(111.5mm,150.2mm) on Top Overlay Silk Text to Silk Clearance [0.397mm]
   Violation between Silk To Silk Clearance Constraint: (0.397mm < 0.4mm) Between Text "DCVREF" (111.45mm,146.25mm) on Top Overlay And Track (111.5mm,147.6mm)(115.9mm,147.6mm) on Top Overlay Silk Text to Silk Clearance [0.397mm]
   Violation between Silk To Silk Clearance Constraint: (0.397mm < 0.4mm) Between Text "DCVREF" (111.45mm,146.25mm) on Top Overlay And Track (115.9mm,147.6mm)(115.9mm,150.2mm) on Top Overlay Silk Text to Silk Clearance [0.397mm]
   Violation between Silk To Silk Clearance Constraint: (0.396mm < 0.4mm) Between Text "GND" (198.15mm,52.3mm) on Top Overlay And Track (198.7mm,51.47mm)(198.7mm,55.87mm) on Top Overlay Silk Text to Silk Clearance [0.396mm]
   Violation between Silk To Silk Clearance Constraint: (0.347mm < 0.4mm) Between Text "GND" (198.25mm,146.75mm) on Top Overlay And Track (196.75mm,145.85mm)(196.75mm,150.25mm) on Top Overlay Silk Text to Silk Clearance [0.347mm]
   Violation between Silk To Silk Clearance Constraint: (0.296mm < 0.4mm) Between Text "GND" (198.25mm,146.75mm) on Top Overlay And Track (198.7mm,145.85mm)(198.7mm,150.25mm) on Top Overlay Silk Text to Silk Clearance [0.296mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.4mm) Between Text "JMP3" (134.2mm,72.8mm) on Top Overlay And Track (133.75mm,72.44mm)(137.75mm,72.44mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.308mm < 0.4mm) Between Text "LCD BL" (152.3mm,106.95mm) on Top Overlay And Track (148.45mm,107.05mm)(151.05mm,107.05mm) on Top Overlay Silk Text to Silk Clearance [0.308mm]
   Violation between Silk To Silk Clearance Constraint: (0.297mm < 0.4mm) Between Text "LCD BL" (152.3mm,106.95mm) on Top Overlay And Track (151.05mm,107.05mm)(151.05mm,111.45mm) on Top Overlay Silk Text to Silk Clearance [0.297mm]
   Violation between Silk To Silk Clearance Constraint: (0.305mm < 0.4mm) Between Text "LCD" (161.6mm,104.85mm) on Top Overlay And Track (128.635mm,104.27mm)(167.37mm,104.27mm) on Top Overlay Silk Text to Silk Clearance [0.305mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.4mm) Between Text "LIMR" (195.15mm,122.1mm) on Bottom Overlay And Track (190.5mm,122.98mm)(192.1mm,122.98mm) on Bottom Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.4mm) Between Text "M1" (170.35mm,132.3mm) on Bottom Overlay And Track (169.225mm,128.05mm)(169.225mm,132.05mm) on Bottom Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.4mm) Between Text "M1" (170.35mm,132.3mm) on Bottom Overlay And Track (169.225mm,132.05mm)(170.525mm,132.05mm) on Bottom Overlay Silk Text to Silk Clearance [0.096mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.4mm) Between Text "M1" (170.35mm,132.3mm) on Bottom Overlay And Track (170.525mm,128.05mm)(170.525mm,132.05mm) on Bottom Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.4mm) Between Text "M2" (174.15mm,132.35mm) on Bottom Overlay And Track (172.565mm,128.05mm)(172.565mm,132.05mm) on Bottom Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.4mm) Between Text "M2" (174.15mm,132.35mm) on Bottom Overlay And Track (172.565mm,132.05mm)(173.865mm,132.05mm) on Bottom Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.4mm) Between Text "M2" (174.15mm,132.35mm) on Bottom Overlay And Track (173.865mm,128.05mm)(173.865mm,132.05mm) on Bottom Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.27mm < 0.4mm) Between Text "MISO" (169.7mm,58.8mm) on Bottom Overlay And Track (162mm,58.35mm)(174.8mm,58.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.27mm]
   Violation between Silk To Silk Clearance Constraint: (0.27mm < 0.4mm) Between Text "MOSI" (171.45mm,58.8mm) on Bottom Overlay And Track (162mm,58.35mm)(174.8mm,58.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.27mm]
   Violation between Silk To Silk Clearance Constraint: (0.35mm < 0.4mm) Between Text "MTRL" (118.65mm,147.6mm) on Top Overlay And Track (119.19mm,147.73mm)(119.19mm,150.27mm) on Top Overlay Silk Text to Silk Clearance [0.35mm]
   Violation between Silk To Silk Clearance Constraint: (0.365mm < 0.4mm) Between Text "MTRL" (118.65mm,147.6mm) on Top Overlay And Track (119.19mm,147.73mm)(124.27mm,147.73mm) on Top Overlay Silk Text to Silk Clearance [0.365mm]
   Violation between Silk To Silk Clearance Constraint: (0.35mm < 0.4mm) Between Text "MTRL" (118.65mm,147.6mm) on Top Overlay And Track (119.19mm,150.27mm)(124.27mm,150.27mm) on Top Overlay Silk Text to Silk Clearance [0.35mm]
   Violation between Silk To Silk Clearance Constraint: (0.35mm < 0.4mm) Between Text "MTRR" (126.65mm,147.6mm) on Top Overlay And Track (127.19mm,147.73mm)(127.19mm,150.27mm) on Top Overlay Silk Text to Silk Clearance [0.35mm]
   Violation between Silk To Silk Clearance Constraint: (0.365mm < 0.4mm) Between Text "MTRR" (126.65mm,147.6mm) on Top Overlay And Track (127.19mm,147.73mm)(132.27mm,147.73mm) on Top Overlay Silk Text to Silk Clearance [0.365mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.4mm) Between Text "P10" (163.336mm,147.8mm) on Top Overlay And Track (163.72mm,147.78mm)(163.72mm,150.32mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.4mm) Between Text "P10" (163.336mm,147.8mm) on Top Overlay And Track (163.72mm,147.78mm)(173.88mm,147.78mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.4mm) Between Text "P10" (163.336mm,147.8mm) on Top Overlay And Track (163.72mm,150.32mm)(173.88mm,150.32mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.4mm) Between Text "P11" (176.3mm,147.9mm) on Top Overlay And Track (176.69mm,147.73mm)(176.69mm,150.27mm) on Top Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.4mm) Between Text "P11" (176.3mm,147.9mm) on Top Overlay And Track (176.69mm,147.73mm)(184.31mm,147.73mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.4mm) Between Text "P11" (176.3mm,147.9mm) on Top Overlay And Track (176.69mm,150.27mm)(184.31mm,150.27mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.4mm) Between Text "P12" (146.4mm,147.7mm) on Top Overlay And Track (146.8mm,147.63mm)(146.8mm,150.17mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.4mm) Between Text "P12" (146.4mm,147.7mm) on Top Overlay And Track (146.8mm,147.63mm)(151.88mm,147.63mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.4mm) Between Text "P12" (146.4mm,147.7mm) on Top Overlay And Track (146.8mm,150.17mm)(151.88mm,150.17mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.4mm) Between Text "P13" (153.95mm,147.7mm) on Top Overlay And Track (154.26mm,147.63mm)(154.26mm,150.17mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.4mm) Between Text "P13" (153.95mm,147.7mm) on Top Overlay And Track (154.26mm,147.63mm)(159.34mm,147.63mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.4mm) Between Text "P13" (153.95mm,147.7mm) on Top Overlay And Track (154.26mm,150.17mm)(159.34mm,150.17mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.351mm < 0.4mm) Between Text "P14" (138.2mm,57.65mm) on Top Overlay And Track (138.09mm,51.62mm)(138.09mm,57.12mm) on Top Overlay Silk Text to Silk Clearance [0.351mm]
   Violation between Silk To Silk Clearance Constraint: (0.34mm < 0.4mm) Between Text "P14" (138.2mm,57.65mm) on Top Overlay And Track (138.09mm,57.12mm)(158.89mm,57.12mm) on Top Overlay Silk Text to Silk Clearance [0.34mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.4mm) Between Text "P16" (194.6mm,108.6mm) on Top Overlay And Track (195mm,108.34mm)(195mm,129.14mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.287mm < 0.4mm) Between Text "P16" (194.6mm,108.6mm) on Top Overlay And Track (195mm,108.34mm)(200.5mm,108.34mm) on Top Overlay Silk Text to Silk Clearance [0.287mm]
   Violation between Silk To Silk Clearance Constraint: (0.33mm < 0.4mm) Between Text "P17" (114.75mm,113.45mm) on Top Overlay And Track (114.73mm,112.93mm)(117.27mm,112.93mm) on Top Overlay Silk Text to Silk Clearance [0.33mm]
   Violation between Silk To Silk Clearance Constraint: (0.33mm < 0.4mm) Between Text "P17" (114.75mm,113.45mm) on Top Overlay And Track (114.73mm,97.69mm)(114.73mm,112.93mm) on Top Overlay Silk Text to Silk Clearance [0.33mm]
   Violation between Silk To Silk Clearance Constraint: (0.35mm < 0.4mm) Between Text "P2" (71.9mm,148.15mm) on Top Overlay And Track (72.44mm,147.78mm)(72.44mm,150.32mm) on Top Overlay Silk Text to Silk Clearance [0.35mm]
   Violation between Silk To Silk Clearance Constraint: (0.344mm < 0.4mm) Between Text "P5" (183.05mm,123.35mm) on Top Overlay And Track (182.63mm,112.86mm)(182.63mm,123.02mm) on Top Overlay Silk Text to Silk Clearance [0.344mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.4mm) Between Text "P5" (183.05mm,123.35mm) on Top Overlay And Track (182.63mm,123.02mm)(185.17mm,123.02mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.393mm < 0.4mm) Between Text "P6" (161.85mm,57.75mm) on Top Overlay And Track (161.55mm,51.75mm)(161.55mm,57.25mm) on Top Overlay Silk Text to Silk Clearance [0.393mm]
   Violation between Silk To Silk Clearance Constraint: (0.309mm < 0.4mm) Between Text "P6" (161.85mm,57.75mm) on Top Overlay And Track (161.55mm,57.25mm)(187.55mm,57.25mm) on Top Overlay Silk Text to Silk Clearance [0.309mm]
   Violation between Silk To Silk Clearance Constraint: (0.3mm < 0.4mm) Between Text "P7" (61.85mm,148.05mm) on Top Overlay And Track (62.34mm,147.63mm)(62.34mm,150.17mm) on Top Overlay Silk Text to Silk Clearance [0.3mm]
   Violation between Silk To Silk Clearance Constraint: (0.271mm < 0.4mm) Between Text "P9" (87.75mm,148.15mm) on Top Overlay And Track (88.211mm,147.73mm)(88.211mm,150.27mm) on Top Overlay Silk Text to Silk Clearance [0.271mm]
   Violation between Silk To Silk Clearance Constraint: (0.27mm < 0.4mm) Between Text "PC13" (166.2mm,58.8mm) on Bottom Overlay And Track (162mm,58.35mm)(174.8mm,58.35mm) on Bottom Overlay Silk Text to Silk Clearance [0.27mm]
   Violation between Silk To Silk Clearance Constraint: (0.26mm < 0.4mm) Between Text "Q1" (168.3mm,101.8mm) on Top Overlay And Track (168.05mm,101.35mm)(168.75mm,101.35mm) on Top Overlay Silk Text to Silk Clearance [0.26mm]
   Violation between Silk To Silk Clearance Constraint: (0.335mm < 0.4mm) Between Text "R14" (176.45mm,120.2mm) on Bottom Overlay And Track (175.925mm,120mm)(175.925mm,121mm) on Bottom Overlay Silk Text to Silk Clearance [0.335mm]
   Violation between Silk To Silk Clearance Constraint: (0.335mm < 0.4mm) Between Text "R15" (176.45mm,115.7mm) on Bottom Overlay And Track (175.925mm,115.5mm)(175.925mm,116.5mm) on Bottom Overlay Silk Text to Silk Clearance [0.335mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.4mm) Between Text "R16" (134.75mm,111.95mm) on Top Overlay And Track (134.745mm,106.905mm)(134.745mm,111.595mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.4mm) Between Text "R16" (134.75mm,111.95mm) on Top Overlay And Track (134.745mm,111.595mm)(141.575mm,111.595mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.26mm < 0.4mm) Between Text "R23" (134.25mm,143.3mm) on Bottom Overlay And Track (130.1mm,142.85mm)(134.4mm,142.85mm) on Bottom Overlay Silk Text to Silk Clearance [0.26mm]
   Violation between Silk To Silk Clearance Constraint: (0.284mm < 0.4mm) Between Text "R23" (134.25mm,143.3mm) on Bottom Overlay And Track (134.4mm,139.65mm)(134.4mm,142.85mm) on Bottom Overlay Silk Text to Silk Clearance [0.284mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.4mm) Between Text "R24" (122.75mm,143.2mm) on Bottom Overlay And Track (118.55mm,142.85mm)(122.85mm,142.85mm) on Bottom Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.4mm) Between Text "R24" (122.75mm,143.2mm) on Bottom Overlay And Track (122.85mm,139.65mm)(122.85mm,142.85mm) on Bottom Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.4mm) Between Text "R46" (191.5mm,115.6mm) on Bottom Overlay And Track (189.7mm,115.279mm)(191.3mm,115.279mm) on Bottom Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.267mm < 0.4mm) Between Text "R47" (192.3mm,126.8mm) on Bottom Overlay And Track (190.5mm,126.38mm)(192.1mm,126.38mm) on Bottom Overlay Silk Text to Silk Clearance [0.267mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.4mm) Between Text "SERVO" (193.75mm,146.15mm) on Top Overlay And Track (194.15mm,145.85mm)(194.15mm,150.25mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.4mm) Between Text "STM32F303 NUCLEO-64" (103.6mm,84.65mm) on Top Overlay And Track (104.05mm,66mm)(104.05mm,136mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.4mm) Between Text "THM1" (115.35mm,122.65mm) on Top Overlay And Track (115.75mm,124mm)(118.25mm,124mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.4mm) Between Text "THM2" (158.48mm,123.4mm) on Top Overlay And Track (159mm,124.75mm)(161.5mm,124.75mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.314mm < 0.4mm) Between Text "U1" (147.35mm,78.65mm) on Top Overlay And Track (148.07mm,79.918mm)(148.07mm,83.017mm) on Top Overlay Silk Text to Silk Clearance [0.314mm]
   Violation between Silk To Silk Clearance Constraint: (0.278mm < 0.4mm) Between Text "U1" (147.35mm,78.65mm) on Top Overlay And Track (148.07mm,79.918mm)(148.57mm,79.918mm) on Top Overlay Silk Text to Silk Clearance [0.278mm]
   Violation between Silk To Silk Clearance Constraint: (0.359mm < 0.4mm) Between Text "U1" (147.35mm,78.65mm) on Top Overlay And Track (148.57mm,79.918mm)(148.57mm,83.017mm) on Top Overlay Silk Text to Silk Clearance [0.359mm]
   Violation between Silk To Silk Clearance Constraint: (0.26mm < 0.4mm) Between Text "U11" (143mm,145.3mm) on Top Overlay And Track (143.95mm,142.65mm)(143.95mm,144.85mm) on Top Overlay Silk Text to Silk Clearance [0.26mm]
   Violation between Silk To Silk Clearance Constraint: (0.26mm < 0.4mm) Between Text "U11" (143mm,145.3mm) on Top Overlay And Track (143.95mm,144.85mm)(144.33mm,144.85mm) on Top Overlay Silk Text to Silk Clearance [0.26mm]
   Violation between Silk To Silk Clearance Constraint: (0.28mm < 0.4mm) Between Text "U11" (143mm,145.3mm) on Top Overlay And Track (144.33mm,142.65mm)(144.33mm,144.85mm) on Top Overlay Silk Text to Silk Clearance [0.28mm]
   Violation between Silk To Silk Clearance Constraint: (0.397mm < 0.4mm) Between Text "U2" (128.125mm,93.6mm) on Top Overlay And Track (127.9mm,93.016mm)(128.2mm,93.016mm) on Top Overlay Silk Text to Silk Clearance [0.397mm]
   Violation between Silk To Silk Clearance Constraint: (0.397mm < 0.4mm) Between Text "U2" (128.125mm,93.6mm) on Top Overlay And Track (128.2mm,90.116mm)(128.2mm,93.016mm) on Top Overlay Silk Text to Silk Clearance [0.397mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.4mm) Between Text "U3" (139.65mm,64.95mm) on Top Overlay And Track (138.975mm,66.175mm)(139.975mm,66.175mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.283mm < 0.4mm) Between Text "U3" (139.65mm,64.95mm) on Top Overlay And Track (139.975mm,66.175mm)(139.975mm,69.175mm) on Top Overlay Silk Text to Silk Clearance [0.283mm]
   Violation between Silk To Silk Clearance Constraint: (0.316mm < 0.4mm) Between Text "U4" (83.05mm,83.8mm) on Top Overlay And Track (81.285mm,83.294mm)(84.485mm,83.294mm) on Top Overlay Silk Text to Silk Clearance [0.316mm]
   Violation between Silk To Silk Clearance Constraint: (0.368mm < 0.4mm) Between Text "U4" (83.05mm,83.8mm) on Top Overlay And Track (84.485mm,77.706mm)(84.485mm,83.294mm) on Top Overlay Silk Text to Silk Clearance [0.368mm]
   Violation between Silk To Silk Clearance Constraint: (0.31mm < 0.4mm) Between Text "U6" (179.05mm,67.85mm) on Top Overlay And Track (177.75mm,65.85mm)(177.75mm,69.65mm) on Top Overlay Silk Text to Silk Clearance [0.31mm]
   Violation between Silk To Silk Clearance Constraint: (0.26mm < 0.4mm) Between Text "U9" (175mm,138.5mm) on Top Overlay And Track (173.75mm,136.25mm)(173.75mm,139.25mm) on Top Overlay Silk Text to Silk Clearance [0.26mm]
   Violation between Silk To Silk Clearance Constraint: (0.26mm < 0.4mm) Between Text "U9" (175mm,138.5mm) on Top Overlay And Track (173.75mm,136.3mm)(173.75mm,139.3mm) on Top Overlay Silk Text to Silk Clearance [0.26mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.4mm) Between Text "uSD" (59.7mm,123.45mm) on Top Overlay And Track (50mm,123.11mm)(63mm,123.11mm) on Top Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.4mm) Between Text "VREF" (149.75mm,74.3mm) on Top Overlay And Track (149.3mm,75.7mm)(153.7mm,75.7mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.338mm < 0.4mm) Between Text "VREF" (149.75mm,74.3mm) on Top Overlay And Track (153.7mm,75.7mm)(153.7mm,78.3mm) on Top Overlay Silk Text to Silk Clearance [0.338mm]
Rule Violations :125

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (57.27mm,106mm)(57.385mm,106.115mm) on Bottom Signal 
   Violation between Net Antennae: Track (57.27mm,106mm)(57.385mm,106.115mm) on Bottom Signal 
   Violation between Net Antennae: Track (57.385mm,106.115mm)(57.385mm,106.115mm) on Bottom Signal 
   Violation between Net Antennae: Track (57.385mm,106.115mm)(57.385mm,106.115mm) on Bottom Signal 
   Violation between Net Antennae: Via (123.75mm,132.95mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (123.75mm,134.05mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (124.85mm,132.95mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (124.85mm,134.05mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (125.95mm,132.95mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (125.95mm,134.05mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (127.05mm,132.95mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (127.05mm,134.05mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (128.15mm,132.95mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (128.15mm,134.05mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (129.25mm,132.95mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (129.25mm,134.05mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (166.8mm,137.25mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (166.8mm,138.35mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (167.9mm,137.25mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (167.9mm,138.35mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (169mm,137.25mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (169mm,138.35mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (170.1mm,137.25mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (170.1mm,138.35mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (171.2mm,137.25mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (171.2mm,138.35mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (172.3mm,137.25mm) from Top Signal to Bottom Signal 
   Violation between Net Antennae: Via (172.3mm,138.35mm) from Top Signal to Bottom Signal 
Rule Violations :28

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Arc (74.32mm,49.02mm) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Arc (75.99mm,44.42mm) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Arc (89.78mm,44.42mm) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Arc (91.45mm,49.02mm) on Top Overlay And Board Edge 
   Violation between Board Outline Clearance(Outline Edge): (0.47mm < 0.508mm) Between Board Edge And Text "C39" (51.45mm,128.2mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Text "P1" (17.413mm,66.189mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (101mm,46.27mm)(101mm,60.77mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (101mm,46.27mm)(110mm,46.27mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (101mm,47.02mm)(110mm,47.02mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (101mm,48.77mm)(110mm,48.77mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (103.75mm,47.02mm)(103.75mm,48.77mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (107.25mm,47.02mm)(107.25mm,48.77mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (110mm,46.27mm)(110mm,60.77mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (114.7mm,50.07mm)(114.7mm,57.07mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (114.7mm,50.07mm)(116.5mm,50.07mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (116.5mm,50.07mm)(121.8mm,50.07mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (121.8mm,50.07mm)(121.8mm,57.07mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (138.32mm,49.12mm)(138.32mm,51.62mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (138.32mm,49.12mm)(158.49mm,49.12mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (139.09mm,43.62mm)(139.09mm,49.12mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (139.09mm,43.62mm)(157.69mm,43.62mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (139.09mm,49.12mm)(157.69mm,49.12mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (157.69mm,43.62mm)(157.69mm,49.12mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (158.49mm,49.12mm)(158.49mm,51.62mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (161.78mm,49.25mm)(161.78mm,51.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (161.78mm,49.25mm)(187.18mm,49.25mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (162.55mm,43.75mm)(162.55mm,49.25mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (162.55mm,43.75mm)(186.55mm,43.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (162.55mm,49.25mm)(186.55mm,49.25mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (186.55mm,43.75mm)(186.55mm,49.25mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (187.18mm,49.25mm)(187.18mm,51.75mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (200.5mm,108.57mm)(203mm,108.57mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (200.5mm,128.74mm)(203mm,128.74mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (200.5mm,77.07mm)(203mm,77.07mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (200.5mm,97.24mm)(203mm,97.24mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,108.57mm)(203mm,128.74mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,109.34mm)(203mm,127.94mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,109.34mm)(208.5mm,109.34mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,127.94mm)(208.5mm,127.94mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,77.07mm)(203mm,97.24mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,77.84mm)(203mm,96.44mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,77.84mm)(208.5mm,77.84mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (203mm,96.44mm)(208.5mm,96.44mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (208.5mm,109.34mm)(208.5mm,127.94mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (208.5mm,77.84mm)(208.5mm,96.44mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (50.075mm,66mm)(104.05mm,66mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.01mm < 0.508mm) Between Board Edge And Track (50.1mm,136mm)(104.05mm,136mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (50mm,111.81mm)(50mm,112.46mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (50mm,111.81mm)(63mm,111.81mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (50mm,112.46mm)(52.5mm,113.46mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (50mm,121.96mm)(50mm,123.11mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (50mm,121.96mm)(52.5mm,121.96mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (50mm,123.11mm)(63mm,123.11mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (67.485mm,49.42mm)(67.485mm,61.82mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (67.485mm,49.42mm)(67.676mm,49.42mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (67.676mm,43.42mm)(67.676mm,49.42mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (67.676mm,43.42mm)(73.104mm,43.42mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (73.104mm,43.42mm)(73.104mm,49.42mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (73.104mm,49.42mm)(74.32mm,49.42mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (74.72mm,44.42mm)(74.72mm,49.02mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (75.207mm,43.42mm)(90.563mm,43.42mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (91.05mm,44.42mm)(91.05mm,49.02mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (91.45mm,49.42mm)(92.666mm,49.42mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (92.666mm,43.42mm)(92.666mm,49.42mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (92.666mm,43.42mm)(98.094mm,43.42mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (98.094mm,43.42mm)(98.094mm,49.42mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (98.094mm,49.42mm)(98.285mm,49.42mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.508mm) Between Board Edge And Track (98.285mm,49.42mm)(98.285mm,61.82mm) on Top Overlay 
Rule Violations :68

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01