{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687356417826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687356417827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 17:06:57 2023 " "Processing started: Wed Jun 21 17:06:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687356417827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687356417827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687356417827 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687356418094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687356418125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687356418125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_and_vertical_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_and_vertical_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_and_vertical_counter " "Found entity 1: horizontal_and_vertical_counter" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687356418127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687356418127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_vga_module " "Found entity 1: main_vga_module" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687356418130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687356418130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_vga_module " "Elaborating entity \"main_vga_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687356418181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(62) " "Verilog HDL assignment warning at main_vga_module.v(62): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687356418199 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(63) " "Verilog HDL assignment warning at main_vga_module.v(63): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687356418200 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(64) " "Verilog HDL assignment warning at main_vga_module.v(64): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687356418201 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i main_vga_module.v(43) " "Verilog HDL Always Construct warning at main_vga_module.v(43): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687356418510 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j main_vga_module.v(43) " "Verilog HDL Always Construct warning at main_vga_module.v(43): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687356418510 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red_8bit main_vga_module.v(43) " "Verilog HDL Always Construct warning at main_vga_module.v(43): inferring latch(es) for variable \"red_8bit\", which holds its previous value in one or more paths through the always construct" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687356418510 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green_8bit main_vga_module.v(43) " "Verilog HDL Always Construct warning at main_vga_module.v(43): inferring latch(es) for variable \"green_8bit\", which holds its previous value in one or more paths through the always construct" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687356418518 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue_8bit main_vga_module.v(43) " "Verilog HDL Always Construct warning at main_vga_module.v(43): inferring latch(es) for variable \"blue_8bit\", which holds its previous value in one or more paths through the always construct" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1687356418527 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "v_sync_led main_vga_module.v(10) " "Output port \"v_sync_led\" at main_vga_module.v(10) has no driver" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1687356418729 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[0\] main_vga_module.v(43) " "Inferred latch for \"blue_8bit\[0\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418797 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[1\] main_vga_module.v(43) " "Inferred latch for \"blue_8bit\[1\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418798 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[2\] main_vga_module.v(43) " "Inferred latch for \"blue_8bit\[2\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418798 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[3\] main_vga_module.v(43) " "Inferred latch for \"blue_8bit\[3\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418798 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[4\] main_vga_module.v(43) " "Inferred latch for \"blue_8bit\[4\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418798 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[5\] main_vga_module.v(43) " "Inferred latch for \"blue_8bit\[5\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418806 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[6\] main_vga_module.v(43) " "Inferred latch for \"blue_8bit\[6\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418820 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue_8bit\[7\] main_vga_module.v(43) " "Inferred latch for \"blue_8bit\[7\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418833 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[0\] main_vga_module.v(43) " "Inferred latch for \"green_8bit\[0\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418840 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[1\] main_vga_module.v(43) " "Inferred latch for \"green_8bit\[1\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418840 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[2\] main_vga_module.v(43) " "Inferred latch for \"green_8bit\[2\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418841 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[3\] main_vga_module.v(43) " "Inferred latch for \"green_8bit\[3\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418841 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[4\] main_vga_module.v(43) " "Inferred latch for \"green_8bit\[4\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418842 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[5\] main_vga_module.v(43) " "Inferred latch for \"green_8bit\[5\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418849 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[6\] main_vga_module.v(43) " "Inferred latch for \"green_8bit\[6\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418862 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_8bit\[7\] main_vga_module.v(43) " "Inferred latch for \"green_8bit\[7\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418875 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_8bit\[0\] main_vga_module.v(43) " "Inferred latch for \"red_8bit\[0\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418881 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_8bit\[1\] main_vga_module.v(43) " "Inferred latch for \"red_8bit\[1\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418881 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_8bit\[2\] main_vga_module.v(43) " "Inferred latch for \"red_8bit\[2\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418882 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_8bit\[3\] main_vga_module.v(43) " "Inferred latch for \"red_8bit\[3\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418882 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_8bit\[4\] main_vga_module.v(43) " "Inferred latch for \"red_8bit\[4\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418883 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_8bit\[5\] main_vga_module.v(43) " "Inferred latch for \"red_8bit\[5\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418890 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_8bit\[6\] main_vga_module.v(43) " "Inferred latch for \"red_8bit\[6\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418902 "|main_vga_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_8bit\[7\] main_vga_module.v(43) " "Inferred latch for \"red_8bit\[7\]\" at main_vga_module.v(43)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1687356418919 "|main_vga_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:instance_1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:instance_1\"" {  } { { "main_vga_module.v" "instance_1" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356422355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_and_vertical_counter horizontal_and_vertical_counter:instance_2 " "Elaborating entity \"horizontal_and_vertical_counter\" for hierarchy \"horizontal_and_vertical_counter:instance_2\"" {  } { { "main_vga_module.v" "instance_2" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356422357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(67) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(67): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687356422357 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(74) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(74): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687356422357 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1~macmult\"" {  } { { "main_vga_module.v" "Mult1~macmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult16~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult16~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult16~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult13~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult13~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult13~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult10~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult10~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult7~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult4~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult28~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult28~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult28~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult25~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult25~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult25~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult22~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult22~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult22~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult19~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult19~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult19~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0~macmult\"" {  } { { "main_vga_module.v" "Mult0~macmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult14~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult14~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult14~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult11~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult11~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult11~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult8~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult8~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult5~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult2~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult26~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult26~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult26~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult23~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult23~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult23~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult20~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult20~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult20~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult17~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult17~mult_llmacmult\"" {  } { { "main_vga_module.v" "Mult17~mult_llmacmult" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460430 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1687356460430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"lpm_mult:Mult1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1_rtl_0 " "Instantiated megafunction \"lpm_mult:Mult1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460526 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687356460526 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1_rtl_0\|multcore:mult_core lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"lpm_mult:Mult1_rtl_0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1_rtl_0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_59h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_59h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_59h " "Found entity 1: add_sub_59h" {  } { { "db/add_sub_59h.tdf" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/add_sub_59h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687356460700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687356460700 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"lpm_mult:Mult1_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_99h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_99h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_99h " "Found entity 1: add_sub_99h" {  } { { "db/add_sub_99h.tdf" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/add_sub_99h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687356460806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687356460806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1_rtl_0\|altshift:external_latency_ffs lpm_mult:Mult1_rtl_0 " "Elaborated megafunction instantiation \"lpm_mult:Mult1_rtl_0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult16_rtl_1 " "Elaborated megafunction instantiation \"lpm_mult:Mult16_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356460834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult16_rtl_1 " "Instantiated megafunction \"lpm_mult:Mult16_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687356460834 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1687356460834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "red_8bit\[5\]\$latch " "Latch red_8bit\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE horizontal_and_vertical_counter:instance_2\|h_count\[10\] " "Ports ENA and PRE on the latch are fed by the same signal horizontal_and_vertical_counter:instance_2\|h_count\[10\]" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1687356500341 ""}  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1687356500341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "red_8bit\[6\]\$latch " "Latch red_8bit\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE horizontal_and_vertical_counter:instance_2\|h_count\[10\] " "Ports ENA and PRE on the latch are fed by the same signal horizontal_and_vertical_counter:instance_2\|h_count\[10\]" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1687356500341 ""}  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1687356500341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "red_8bit\[7\]\$latch " "Latch red_8bit\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE horizontal_and_vertical_counter:instance_2\|h_count\[10\] " "Ports ENA and PRE on the latch are fed by the same signal horizontal_and_vertical_counter:instance_2\|h_count\[10\]" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1687356500341 ""}  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1687356500341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green_8bit\[5\]\$latch " "Latch green_8bit\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE horizontal_and_vertical_counter:instance_2\|h_count\[10\] " "Ports ENA and PRE on the latch are fed by the same signal horizontal_and_vertical_counter:instance_2\|h_count\[10\]" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1687356500341 ""}  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1687356500341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green_8bit\[6\]\$latch " "Latch green_8bit\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE horizontal_and_vertical_counter:instance_2\|h_count\[10\] " "Ports ENA and PRE on the latch are fed by the same signal horizontal_and_vertical_counter:instance_2\|h_count\[10\]" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1687356500341 ""}  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1687356500341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green_8bit\[7\]\$latch " "Latch green_8bit\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE horizontal_and_vertical_counter:instance_2\|h_count\[10\] " "Ports ENA and PRE on the latch are fed by the same signal horizontal_and_vertical_counter:instance_2\|h_count\[10\]" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1687356500358 ""}  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1687356500358 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blue_8bit\[5\]\$latch " "Latch blue_8bit\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE horizontal_and_vertical_counter:instance_2\|h_count\[10\] " "Ports ENA and PRE on the latch are fed by the same signal horizontal_and_vertical_counter:instance_2\|h_count\[10\]" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1687356500379 ""}  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1687356500379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blue_8bit\[6\]\$latch " "Latch blue_8bit\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE horizontal_and_vertical_counter:instance_2\|h_count\[10\] " "Ports ENA and PRE on the latch are fed by the same signal horizontal_and_vertical_counter:instance_2\|h_count\[10\]" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1687356500398 ""}  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1687356500398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blue_8bit\[7\]\$latch " "Latch blue_8bit\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE horizontal_and_vertical_counter:instance_2\|h_count\[10\] " "Ports ENA and PRE on the latch are fed by the same signal horizontal_and_vertical_counter:instance_2\|h_count\[10\]" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 0 1687356500398 ""}  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 0 1687356500398 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "v_sync_led GND " "Pin \"v_sync_led\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687356501403 "|main_vga_module|v_sync_led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1687356501403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687356507039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687356512758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687356512758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18176 " "Implemented 18176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687356513913 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687356513913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17973 " "Implemented 17973 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687356513913 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "174 " "Implemented 174 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1687356513913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687356513913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5509 " "Peak virtual memory: 5509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687356513939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 17:08:33 2023 " "Processing ended: Wed Jun 21 17:08:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687356513939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687356513939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687356513939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687356513939 ""}
