Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Thu May 20 09:48:24 2021
| Host             : correlator2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command          : report_power -file mtf7_core_top_power_routed.rpt -pb mtf7_core_top_power_summary_routed.pb -rpx mtf7_core_top_power_routed.rpx
| Design           : mtf7_core_top
| Device           : xc7vx690tffg1927-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.642        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.302        |
| Device Static (W)        | 0.339        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.459 |       13 |       --- |             --- |
| Slice Logic             |     0.001 |    72957 |       --- |             --- |
|   LUT as Logic          |     0.001 |    14304 |    433200 |            3.30 |
|   Register              |    <0.001 |    40028 |    866400 |            4.62 |
|   CARRY4                |    <0.001 |     3857 |    108300 |            3.56 |
|   LUT as Shift Register |    <0.001 |       36 |    174200 |            0.02 |
|   Others                |     0.000 |     5155 |       --- |             --- |
| Signals                 |     0.007 |    78458 |       --- |             --- |
| Block RAM               |     0.488 |     83.5 |      1470 |            5.68 |
| MMCM                    |     0.340 |        3 |        20 |           15.00 |
| DSPs                    |     0.000 |      974 |      3600 |           27.06 |
| I/O                     |     0.006 |       33 |       600 |            5.50 |
| Static Power            |     0.339 |          |           |                 |
| Total                   |     1.642 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.128 |       0.929 |      0.199 |
| Vccaux    |       1.800 |     0.240 |       0.187 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.003 |       0.002 |      0.001 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.043 |       0.035 |      0.007 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------+-----------------------------------------------+-----------------+
| Clock                 | Domain                                        | Constraint (ns) |
+-----------------------+-----------------------------------------------+-----------------+
| CLK_OUT4_usrclk_mmcm  | usrclk_mmcm_/inst/CLK_OUT4_usrclk_mmcm        |             4.8 |
| clk40_in_p            | clk40_in_p                                    |            24.0 |
| clk_125M_ctoc_mmcm    | ctoc/ctoc_mmcm_out/inst/clk_125M_ctoc_mmcm    |             8.0 |
| clk_125M_ctoc_mmcm_in | ctoc/ctoc_mmcm_in_/inst/clk_125M_ctoc_mmcm_in |             8.0 |
| clk_625M_ctoc_mmcm    | ctoc/ctoc_mmcm_out/inst/clk_625M_ctoc_mmcm    |             1.6 |
| clk_625M_ctoc_mmcm_in | ctoc/ctoc_mmcm_in_/inst/clk_625M_ctoc_mmcm_in |             1.6 |
| clkfbout_ctoc_mmcm    | ctoc/ctoc_mmcm_out/inst/clkfbout_ctoc_mmcm    |             8.0 |
| clkfbout_ctoc_mmcm_in | ctoc/ctoc_mmcm_in_/inst/clkfbout_ctoc_mmcm_in |             8.0 |
| clkfbout_usrclk_mmcm  | usrclk_mmcm_/inst/clkfbout_usrclk_mmcm        |            24.0 |
| ext_clk_in            | ext_clk_in                                    |             8.0 |
| pcie_clk              | pcie_clk                                      |             8.0 |
+-----------------------+-----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| mtf7_core_top                          |     1.302 |
|   cp                                   |     0.002 |
|   crb                                  |     0.006 |
|   ctoc                                 |     0.282 |
|     ctoc_ififo_                        |     0.007 |
|       U0                               |     0.007 |
|     ctoc_mmcm_in_                      |     0.123 |
|       inst                             |     0.123 |
|     ctoc_mmcm_out                      |     0.123 |
|       inst                             |     0.123 |
|   imem                                 |     0.473 |
|     im64_0                             |     0.470 |
|       U0                               |     0.470 |
|   my_test_algo                         |     0.433 |
|     my_11_2_lut                        |     0.002 |
|       U0                               |     0.002 |
|     my_11_9_lut                        |     0.002 |
|       U0                               |     0.002 |
|     my_hls_label                       |     0.428 |
|       grp_dense_latency_0_0_0_1_fu_138 |     0.174 |
|       grp_dense_latency_0_0_0_2_fu_166 |     0.064 |
|       grp_dense_latency_0_0_0_fu_256   |     0.008 |
|       grp_dense_latency_0_0_0_s_fu_142 |     0.123 |
|       grp_normalize_0_0_0_0_0_1_fu_289 |     0.003 |
|       grp_normalize_0_0_0_0_0_2_fu_270 |     0.004 |
|       grp_normalize_0_0_0_0_0_s_fu_211 |     0.005 |
|       grp_tanh_1_fu_303                |     0.005 |
|       grp_tanh_2_fu_235                |     0.008 |
|       grp_tanh_fu_185                  |     0.011 |
|   usrclk_mmcm_                         |     0.099 |
|     inst                               |     0.099 |
+----------------------------------------+-----------+


