<html><body><samp><pre>
<!@TC:1540219748>
#Build: Synplify Pro (R) N-2018.03G-Beta6, Build 118R, May 15 2018
#install: C:\Gowin\1.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: BEACONDEV3

# Mon Oct 22 22:49:08 2018

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1540219750> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1540219750> | Running in 64-bit mode 
@N: : <!@TM:1540219750> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1540219750> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"C:\Gowin\1.8\SynplifyPro\lib\generic\gw1n.v" (library work)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Gowin\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\fpga_led_tm1637\src\spi_master.v" (library work)
@I::"C:\fpga_led_tm1637\src\led_tm1637.v" (library work)
@I:"C:\fpga_led_tm1637\src\led_tm1637.v":"C:\fpga_led_tm1637\src\rom.v" (library work)
@I::"C:\fpga_led_tm1637\src\led_tm1637_rom.v" (library work)
Verilog syntax check successful!
File C:\fpga_led_tm1637\src\spi_master.v changed - recompiling
File C:\fpga_led_tm1637\src\led_tm1637.v changed - recompiling
Selecting top level module demo
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637_rom.v:22:7:22:21:@N:CG364:@XP_MSG">led_tm1637_rom.v(22)</a><!@TM:1540219750> | Synthesizing module LED_TM1637_ROM in library work.
Opening data file led_tm1637_rom.mem from directory C:\fpga_led_tm1637\src
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637_rom.v:30:0:30:7:@W:CG532:@XP_MSG">led_tm1637_rom.v(30)</a><!@TM:1540219750> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:3:7:3:17:@N:CG364:@XP_MSG">spi_master.v(3)</a><!@TM:1540219750> | Synthesizing module spi_master in library work.

	WORD_LEN=32'b00000000000000000000000000001000
	PRESCALLER_SIZE=32'b00000000000000000000000000001000
	state_idle=1'b0
	state_busy=1'b1
   Generated name = spi_master_8s_8s_0_1
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@A:CL291:@XP_MSG">spi_master.v(151)</a><!@TM:1540219750> | Register _diomode with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@A:CL291:@XP_MSG">spi_master.v(151)</a><!@TM:1540219750> | Register _lsbfirst with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@A:CL291:@XP_MSG">spi_master.v(151)</a><!@TM:1540219750> | Register _mode with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@A:<a href="@A:CL291:@XP_HELP">CL291</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@A:CL291:@XP_MSG">spi_master.v(151)</a><!@TM:1540219750> | Register _prescaller with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:58:0:58:6:@W:CL113:@XP_MSG">spi_master.v(58)</a><!@TM:1540219750> | Feedback mux created for signal tx_buffer_fullp[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_led_tm1637\src\spi_master.v:58:0:58:6:@W:CL113:@XP_MSG">spi_master.v(58)</a><!@TM:1540219750> | Feedback mux created for signal prescallerbuff[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:11:@N:CG364:@XP_MSG">led_tm1637.v(5)</a><!@TM:1540219750> | Synthesizing module demo in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:76:10:76:25:@W:CG360:@XP_MSG">led_tm1637.v(76)</a><!@TM:1540219750> | Removing wire debug_tx_buffer, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:77:10:77:25:@W:CG360:@XP_MSG">led_tm1637.v(77)</a><!@TM:1540219750> | Removing wire debug_rx_buffer, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL169:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Pruning unused register test_display_on[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL169:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Pruning unused register test_display_off[7:0]. Make sure that there are no unused intermediate registers.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@A:CL282:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Feedback mux created for signal tx_data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL113:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Feedback mux created for signal tm1637_vcc. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL113:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Feedback mux created for signal rst_led[0:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL250:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | All reachable assignments to rst_led[0] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL251:@XP_HELP">CL251</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL251:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | All reachable assignments to tm1637_vcc assign 1, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL190:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Optimizing register bit repeat_count[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL260:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Pruning register bit 14 of repeat_count[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL279:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Pruning register bits 24 to 4 of cnt2[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL190:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Optimizing register bit repeat_count[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL260:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Pruning register bit 13 of repeat_count[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL190:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Optimizing register bit repeat_count[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL260:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Pruning register bit 12 of repeat_count[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL190:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Optimizing register bit repeat_count[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:CL260:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219750> | Pruning register bit 11 of repeat_count[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:76:10:76:25:@W:CL156:@XP_MSG">led_tm1637.v(76)</a><!@TM:1540219750> | *Input debug_tx_buffer[3:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:77:10:77:25:@W:CL156:@XP_MSG">led_tm1637.v(77)</a><!@TM:1540219750> | *Input debug_rx_buffer[3:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 22 22:49:10 2018

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1540219750> | Running in 64-bit mode 
File C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\layer0.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:11:@N:NF107:@XP_MSG">led_tm1637.v(5)</a><!@TM:1540219750> | Selected library: work cell: demo view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:11:@N:NF107:@XP_MSG">led_tm1637.v(5)</a><!@TM:1540219750> | Selected library: work cell: demo view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 22 22:49:10 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 22 22:49:10 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1540219748>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Database state : C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\|rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 118R, Built May 15 2018 09:18:11</a>

@N: : <!@TM:1540219752> | Running in 64-bit mode 
File C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:11:@N:NF107:@XP_MSG">led_tm1637.v(5)</a><!@TM:1540219752> | Selected library: work cell: demo view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\fpga_led_tm1637\src\led_tm1637.v:5:7:5:11:@N:NF107:@XP_MSG">led_tm1637.v(5)</a><!@TM:1540219752> | Selected library: work cell: demo view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 22 22:49:12 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1540219748>
# Mon Oct 22 22:49:12 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1086R, Built May 17 2018 10:22:59</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1540219755> | No constraint file specified. 
Linked File:  <a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637_scck.rpt:@XP_FILE">fpga_led_tm1637_scck.rpt</a>
Printing clock  summary report in "C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1540219755> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1540219755> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1540219755> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

<font color=#A52A2A>@W:<a href="@W:FX707:@XP_HELP">FX707</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@W:FX707:@XP_MSG">spi_master.v(151)</a><!@TM:1540219755> | Register spi0._diomode[0] has both asynchronous set and reset. Your design may not work on the board. GoWin recommends you change your RTL. This warning is only issued once, although it may apply to other registers as well.</font>
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1540219755> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1540219755> | UMR3 is only supported for HAPS-80. 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540219755> | Sequential instance spi0._prescaller_16 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540219755> | Sequential instance spi0._prescaller_17 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540219755> | Sequential instance spi0._prescaller_11 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540219755> | Sequential instance spi0._prescaller_12 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540219755> | Sequential instance spi0._prescaller_27 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540219755> | Sequential instance spi0._lsbfirst_7 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540219755> | Sequential instance spi0._mode_32 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540219755> | Sequential instance spi0._mode_22 is reduced to a combinational gate by constant propagation.</font> 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <!@TM:1540219755> | Sequential instance spi0._diomode_2 is reduced to a combinational gate by constant propagation.</font> 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:58:0:58:6:@N:BN362:@XP_MSG">spi_master.v(58)</a><!@TM:1540219755> | Removing sequential instance senderr (in view: work.spi_master_8s_8s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@N:BN362:@XP_MSG">spi_master.v(151)</a><!@TM:1540219755> | Removing sequential instance rx_buffer[7:0] (in view: work.spi_master_8s_8s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:MF578:@XP_HELP">MF578</a> : <!@TM:1540219755> | Incompatible asynchronous control logic preventing generated clock conversion. 
syn_allowed_resources : blockrams=10  set on top level netlist demo

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 190MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                Requested     Requested     Clock                                         Clock                     Clock
Level     Clock                                Frequency     Period        Type                                          Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       demo|clk_50M                         100.0 MHz     10.000        inferred                                      Autoconstr_clkgroup_0     26   
1 .         demo|clk_led_derived_clock         100.0 MHz     10.000        derived (from demo|clk_50M)                   Autoconstr_clkgroup_0     140  
2 ..          demo|wr_spi_derived_clock[0]     100.0 MHz     10.000        derived (from demo|clk_led_derived_clock)     Autoconstr_clkgroup_0     12   
2 ..          demo|rd_spi_derived_clock[0]     100.0 MHz     10.000        derived (from demo|clk_led_derived_clock)     Autoconstr_clkgroup_0     1    
========================================================================================================================================================



Clock Load Summary
***********************

                                 Clock     Source                    Clock Pin                   Non-clock Pin     Non-clock Pin
Clock                            Load      Pin                       Seq Example                 Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------------------------
demo|clk_50M                     26        clk_50M(port)             clk_led.C                   -                 -            
demo|clk_led_derived_clock       140       clk_led.Q[0](dffre)       rd_spi[0].C                 -                 -            
demo|wr_spi_derived_clock[0]     12        wr_spi[0].Q[0](dffre)     spi0.tx_buffer[7:0].C       -                 -            
demo|rd_spi_derived_clock[0]     1         rd_spi[0].Q[0](dffre)     spi0.charreceivedn[0].C     -                 -            
================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:35:0:35:6:@W:MT529:@XP_MSG">led_tm1637.v(35)</a><!@TM:1540219755> | Found inferred clock demo|clk_50M which controls 26 sequential elements including cnt[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 153 clock pin(s) of sequential element(s)
0 instances converted, 153 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:clk_50M@|E:cnt[24:0]@|F:@syn_dgcc_clockid0_7==1@|M:ClockId_0_7 @XP_NAMES_BY_PROP">ClockId_0_7</a>       clk_50M             Unconstrained_port     26         cnt[24:0]      
=======================================================================================
================================================================= Gated/Generated Clocks ==================================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance              Explanation                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:clk_led.Q[0]@|E:step_id[6:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       clk_led.Q[0]        dffre                  140                    step_id[6:0]                 Derived clock on input (not legal for GCC)
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:wr_spi[0].Q[0]@|E:spi0.prescallerbuff[2:0]@|F:@syn_dgcc_clockid0_3==1@|M:ClockId_0_3 @XP_NAMES_BY_PROP">ClockId_0_3</a>       wr_spi[0].Q[0]      dffre                  12                     spi0.prescallerbuff[2:0]     Derived clock on input (not legal for GCC)
<a href="@|L:C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_prem.srm@|S:rd_spi[0].Q[0]@|E:spi0.charreceivedn[0]@|F:@syn_dgcc_clockid0_5==1@|M:ClockId_0_5 @XP_NAMES_BY_PROP">ClockId_0_5</a>       rd_spi[0].Q[0]      dffre                  1                      spi0.charreceivedn[0]        Derived clock on input (not legal for GCC)
===========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: : <!@TM:1540219755> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1540219755> | Writing default property annotation file C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 188MB peak: 190MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 190MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 104MB peak: 190MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Oct 22 22:49:14 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1540219748>
# Mon Oct 22 22:49:15 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw, Build 1086R, Built May 17 2018 10:22:59</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1540219761> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1540219761> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1540219761> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1540219761> | Removing sequential instance spi0._prescaller_26 because it is equivalent to instance spi0._mode_31. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1540219761> | Removing sequential instance spi0._mode_31 because it is equivalent to instance spi0._mode_21. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1540219761> | Removing sequential instance spi0._lsbfirst_6 because it is equivalent to instance spi0._mode_21. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1540219761> | Removing sequential instance spi0._diomode_1 because it is equivalent to instance spi0._mode_21. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1540219761> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <!@TM:1540219761> | Removing user instance spi0._lsbfirst_10 because it is equivalent to instance spi0._diomode_5. To keep the instance, apply constraint syn_preserve=1 on the instance.</font> 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@W:BN132:@XP_MSG">spi_master.v(151)</a><!@TM:1540219761> | Removing user instance spi0.mosi_1 because it is equivalent to instance spi0._msbfirst[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@N:BN362:@XP_MSG">spi_master.v(151)</a><!@TM:1540219761> | Removing sequential instance _lsbfirst[0] (in view: work.spi_master_8s_8s_0_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 190MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:MO231:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Found counter in view:work.demo(verilog) instance repeat_count[10:0] 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:58:0:58:6:@W:BN132:@XP_MSG">spi_master.v(58)</a><!@TM:1540219761> | Removing instance spi0.prescallerbuff[2] because it is equivalent to instance spi0.prescallerbuff[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@N:MO231:@XP_MSG">spi_master.v(151)</a><!@TM:1540219761> | Found counter in view:work.spi_master_8s_8s_0_1(verilog) instance prescaller_cnt[7:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:58:0:58:6:@N:BN362:@XP_MSG">spi_master.v(58)</a><!@TM:1540219761> | Removing sequential instance prescallerbuff[1] (in view: work.spi_master_8s_8s_0_1(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@W:BN132:@XP_MSG">spi_master.v(151)</a><!@TM:1540219761> | Removing instance spi0._prescaller[2] because it is equivalent to instance spi0._prescaller[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 191MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@N:BN362:@XP_MSG">spi_master.v(151)</a><!@TM:1540219761> | Removing sequential instance spi0._prescaller[1] (in view: work.demo(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 193MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 193MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 193MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 193MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 193MB)

@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637_rom.v:31:14:31:24:@N:MO106:@XP_MSG">led_tm1637_rom.v(31)</a><!@TM:1540219761> | Found ROM oled_rom_init.dout_1[47:0] (in view: work.demo(verilog)) with 128 words by 48 bits.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@W:BN132:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing instance tx_data[3] because it is equivalent to instance tx_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:50:0:50:6:@W:BN132:@XP_MSG">spi_master.v(50)</a><!@TM:1540219761> | Removing instance spi0.tx_buffer[3] because it is equivalent to instance spi0.tx_buffer[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[1] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[2] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[3] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[4] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[5] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[6] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[7] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[8] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[9] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[10] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[11] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[12] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[13] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[14] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[15] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[16] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[17] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[18] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[19] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[20] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[21] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[22] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[23] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[24] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[25] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[26] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance saved_elapsed_time[27] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance rd_spi[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance repeat_count[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance repeat_count[1] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance repeat_count[2] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance repeat_count[3] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance repeat_count[4] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance repeat_count[5] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance repeat_count[6] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance repeat_count[7] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance repeat_count[8] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance repeat_count[9] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\led_tm1637.v:168:0:168:6:@N:BN362:@XP_MSG">led_tm1637.v(168)</a><!@TM:1540219761> | Removing sequential instance repeat_count[10] (in view: work.demo(verilog)) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@W:BN132:@XP_MSG">spi_master.v(151)</a><!@TM:1540219761> | Removing instance spi0._mode[1] because it is equivalent to instance spi0._mode[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:301:0:301:6:@N:BN362:@XP_MSG">spi_master.v(301)</a><!@TM:1540219761> | Removing sequential instance spi0.charreceivedn[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@N:BN362:@XP_MSG">spi_master.v(151)</a><!@TM:1540219761> | Removing sequential instance spi0._diomode[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@N:BN362:@XP_MSG">spi_master.v(151)</a><!@TM:1540219761> | Removing sequential instance spi0._mode[0] (in view: work.demo(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\fpga_led_tm1637\src\spi_master.v:151:0:151:6:@N:BN362:@XP_MSG">spi_master.v(151)</a><!@TM:1540219761> | Removing sequential instance spi0.ss (in view: work.demo(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 195MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 195MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     3.97ns		 255 /       123

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 195MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1540219761> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 193MB peak: 195MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1540219761> | Automatically generated clock demo|rd_spi_derived_clock[0] is not used and is being removed 

Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 195MB)

Writing Analyst data base C:\fpga_led_tm1637\impl\synthesize\rev_1\synwork\fpga_led_tm1637_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 192MB peak: 195MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 192MB peak: 195MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1540219761> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1540219761> | Synopsys Constraint File capacitance units using default value of 1pF  
@A:<a href="@A:BN540:@XP_HELP">BN540</a> : <!@TM:1540219761> | No min timing constraints supplied; adding min timing constraints 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 191MB peak: 195MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 192MB peak: 195MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1540219761> | Found inferred clock demo|clk_50M with period 7.31ns. Please declare a user-defined clock on port clk_50M.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1540219761> | Found clock demo|clk_led_derived_clock with period 7.31ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1540219761> | Found clock demo|wr_spi_derived_clock[0] with period 7.31ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=pnr10></a># Timing Report written on Mon Oct 22 22:49:20 2018</a>
#


Top view:               demo
Requested Frequency:    136.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1540219761> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1540219761> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -4.225

                                 Requested     Estimated     Requested     Estimated                Clock                                         Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack      Type                                          Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
demo|clk_50M                     136.7 MHz     121.2 MHz     7.314         8.253         -0.940     inferred                                      Autoconstr_clkgroup_0
demo|clk_led_derived_clock       136.7 MHz     107.5 MHz     7.314         9.302         -3.977     derived (from demo|clk_50M)                   Autoconstr_clkgroup_0
demo|wr_spi_derived_clock[0]     136.7 MHz     117.6 MHz     7.314         8.507         -1.193     derived (from demo|clk_led_derived_clock)     Autoconstr_clkgroup_0
System                           100.0 MHz     260.4 MHz     10.000        3.840         6.160      system                                        system_clkgroup      
=======================================================================================================================================================================





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
System                        demo|clk_50M                  |  7.314       6.160   |  No paths    -      |  No paths    -      |  No paths    -    
System                        demo|clk_led_derived_clock    |  7.314       6.160   |  No paths    -      |  No paths    -      |  No paths    -    
System                        demo|wr_spi_derived_clock[0]  |  7.314       6.160   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_50M                  System                        |  7.314       5.499   |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_50M                  demo|clk_50M                  |  7.314       -0.940  |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_led_derived_clock    System                        |  7.314       -4.225  |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_led_derived_clock    demo|clk_led_derived_clock    |  7.314       -3.977  |  No paths    -      |  No paths    -      |  No paths    -    
demo|clk_led_derived_clock    demo|wr_spi_derived_clock[0]  |  7.314       5.793   |  No paths    -      |  No paths    -      |  No paths    -    
demo|wr_spi_derived_clock[0]  System                        |  7.314       3.806   |  No paths    -      |  No paths    -      |  No paths    -    
demo|wr_spi_derived_clock[0]  demo|clk_led_derived_clock    |  7.314       -1.193  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: demo|clk_50M</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

             Starting                                      Arrival           
Instance     Reference        Type     Pin     Net         Time        Slack 
             Clock                                                           
-----------------------------------------------------------------------------
cnt[12]      demo|clk_50M     DFFC     Q       cnt[12]     0.367       -0.940
cnt[3]       demo|clk_50M     DFFC     Q       cnt[3]      0.367       -0.873
cnt[11]      demo|clk_50M     DFFC     Q       cnt[11]     0.367       -0.873
cnt[2]       demo|clk_50M     DFFC     Q       cnt[2]      0.367       -0.805
cnt[13]      demo|clk_50M     DFFC     Q       cnt[13]     0.367       -0.663
cnt[18]      demo|clk_50M     DFFC     Q       cnt[18]     0.367       -0.663
cnt[4]       demo|clk_50M     DFFC     Q       cnt[4]      0.367       -0.596
cnt[16]      demo|clk_50M     DFFC     Q       cnt[16]     0.367       -0.596
cnt[14]      demo|clk_50M     DFFC     Q       cnt[14]     0.367       -0.467
cnt[21]      demo|clk_50M     DFFC     Q       cnt[21]     0.367       -0.467
=============================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

             Starting                                        Required           
Instance     Reference        Type     Pin     Net           Time         Slack 
             Clock                                                              
--------------------------------------------------------------------------------
cnt[6]       demo|clk_50M     DFFC     D       cnt_3[6]      7.181        -0.940
cnt[11]      demo|clk_50M     DFFC     D       cnt_3[11]     7.181        -0.940
cnt[12]      demo|clk_50M     DFFC     D       cnt_3[12]     7.181        -0.940
cnt[13]      demo|clk_50M     DFFC     D       cnt_3[13]     7.181        -0.940
cnt[14]      demo|clk_50M     DFFC     D       cnt_3[14]     7.181        -0.940
cnt[16]      demo|clk_50M     DFFC     D       cnt_3[16]     7.181        -0.940
cnt[18]      demo|clk_50M     DFFC     D       cnt_3[18]     7.181        -0.940
cnt[19]      demo|clk_50M     DFFC     D       cnt_3[19]     7.181        -0.940
cnt[20]      demo|clk_50M     DFFC     D       cnt_3[20]     7.181        -0.940
cnt[21]      demo|clk_50M     DFFC     D       cnt_3[21]     7.181        -0.940
================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:45769:46954:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      7.314
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.181

    - Propagation time:                      8.120
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                4
    Starting point:                          cnt[12] / Q
    Ending point:                            cnt[6] / D
    The start point is clocked by            demo|clk_50M [rising] on pin CLK
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
cnt[12]            DFFC     Q        Out     0.367     0.367       -         
cnt[12]            Net      -        -       1.021     -           2         
clk_led4_14        LUT4     I1       In      -         1.388       -         
clk_led4_14        LUT4     F        Out     1.099     2.487       -         
clk_led4_14        Net      -        -       0.766     -           1         
clk_led4_22        LUT4     I1       In      -         3.253       -         
clk_led4_22        LUT4     F        Out     1.099     4.352       -         
clk_led4_22        Net      -        -       0.766     -           1         
clk_led4           LUT4     I2       In      -         5.117       -         
clk_led4           LUT4     F        Out     0.822     5.939       -         
clk_led4           Net      -        -       1.082     -           13        
cnt_3[6]           LUT2     I1       In      -         7.021       -         
cnt_3[6]           LUT2     F        Out     1.099     8.120       -         
cnt_3[6]           Net      -        -       0.000     -           1         
cnt[6]             DFFC     D        In      -         8.120       -         
=============================================================================
Total path delay (propagation time + setup) of 8.253 is 4.619(56.0%) logic and 3.634(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.314
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.181

    - Propagation time:                      8.120
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                4
    Starting point:                          cnt[12] / Q
    Ending point:                            cnt[22] / D
    The start point is clocked by            demo|clk_50M [rising] on pin CLK
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
cnt[12]            DFFC     Q        Out     0.367     0.367       -         
cnt[12]            Net      -        -       1.021     -           2         
clk_led4_14        LUT4     I1       In      -         1.388       -         
clk_led4_14        LUT4     F        Out     1.099     2.487       -         
clk_led4_14        Net      -        -       0.766     -           1         
clk_led4_22        LUT4     I1       In      -         3.253       -         
clk_led4_22        LUT4     F        Out     1.099     4.352       -         
clk_led4_22        Net      -        -       0.766     -           1         
clk_led4           LUT4     I2       In      -         5.117       -         
clk_led4           LUT4     F        Out     0.822     5.939       -         
clk_led4           Net      -        -       1.082     -           13        
cnt_3[22]          LUT2     I1       In      -         7.021       -         
cnt_3[22]          LUT2     F        Out     1.099     8.120       -         
cnt_3[22]          Net      -        -       0.000     -           1         
cnt[22]            DFFC     D        In      -         8.120       -         
=============================================================================
Total path delay (propagation time + setup) of 8.253 is 4.619(56.0%) logic and 3.634(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.314
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.181

    - Propagation time:                      8.120
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                4
    Starting point:                          cnt[12] / Q
    Ending point:                            cnt[21] / D
    The start point is clocked by            demo|clk_50M [rising] on pin CLK
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
cnt[12]            DFFC     Q        Out     0.367     0.367       -         
cnt[12]            Net      -        -       1.021     -           2         
clk_led4_14        LUT4     I1       In      -         1.388       -         
clk_led4_14        LUT4     F        Out     1.099     2.487       -         
clk_led4_14        Net      -        -       0.766     -           1         
clk_led4_22        LUT4     I1       In      -         3.253       -         
clk_led4_22        LUT4     F        Out     1.099     4.352       -         
clk_led4_22        Net      -        -       0.766     -           1         
clk_led4           LUT4     I2       In      -         5.117       -         
clk_led4           LUT4     F        Out     0.822     5.939       -         
clk_led4           Net      -        -       1.082     -           13        
cnt_3[21]          LUT2     I1       In      -         7.021       -         
cnt_3[21]          LUT2     F        Out     1.099     8.120       -         
cnt_3[21]          Net      -        -       0.000     -           1         
cnt[21]            DFFC     D        In      -         8.120       -         
=============================================================================
Total path delay (propagation time + setup) of 8.253 is 4.619(56.0%) logic and 3.634(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.314
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.181

    - Propagation time:                      8.120
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                4
    Starting point:                          cnt[12] / Q
    Ending point:                            cnt[20] / D
    The start point is clocked by            demo|clk_50M [rising] on pin CLK
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
cnt[12]            DFFC     Q        Out     0.367     0.367       -         
cnt[12]            Net      -        -       1.021     -           2         
clk_led4_14        LUT4     I1       In      -         1.388       -         
clk_led4_14        LUT4     F        Out     1.099     2.487       -         
clk_led4_14        Net      -        -       0.766     -           1         
clk_led4_22        LUT4     I1       In      -         3.253       -         
clk_led4_22        LUT4     F        Out     1.099     4.352       -         
clk_led4_22        Net      -        -       0.766     -           1         
clk_led4           LUT4     I2       In      -         5.117       -         
clk_led4           LUT4     F        Out     0.822     5.939       -         
clk_led4           Net      -        -       1.082     -           13        
cnt_3[20]          LUT2     I1       In      -         7.021       -         
cnt_3[20]          LUT2     F        Out     1.099     8.120       -         
cnt_3[20]          Net      -        -       0.000     -           1         
cnt[20]            DFFC     D        In      -         8.120       -         
=============================================================================
Total path delay (propagation time + setup) of 8.253 is 4.619(56.0%) logic and 3.634(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.314
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.181

    - Propagation time:                      8.120
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                4
    Starting point:                          cnt[12] / Q
    Ending point:                            cnt[19] / D
    The start point is clocked by            demo|clk_50M [rising] on pin CLK
    The end   point is clocked by            demo|clk_50M [rising] on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
cnt[12]            DFFC     Q        Out     0.367     0.367       -         
cnt[12]            Net      -        -       1.021     -           2         
clk_led4_14        LUT4     I1       In      -         1.388       -         
clk_led4_14        LUT4     F        Out     1.099     2.487       -         
clk_led4_14        Net      -        -       0.766     -           1         
clk_led4_22        LUT4     I1       In      -         3.253       -         
clk_led4_22        LUT4     F        Out     1.099     4.352       -         
clk_led4_22        Net      -        -       0.766     -           1         
clk_led4           LUT4     I2       In      -         5.117       -         
clk_led4           LUT4     F        Out     0.822     5.939       -         
clk_led4           Net      -        -       1.082     -           13        
cnt_3[19]          LUT2     I1       In      -         7.021       -         
cnt_3[19]          LUT2     F        Out     1.099     8.120       -         
cnt_3[19]          Net      -        -       0.000     -           1         
cnt[19]            DFFC     D        In      -         8.120       -         
=============================================================================
Total path delay (propagation time + setup) of 8.253 is 4.619(56.0%) logic and 3.634(44.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18></a>Detailed Report for Clock: demo|clk_led_derived_clock</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                           Starting                                                               Arrival           
Instance                   Reference                      Type      Pin     Net                   Time        Slack 
                           Clock                                                                                    
--------------------------------------------------------------------------------------------------------------------
step_id[4]                 demo|clk_led_derived_clock     DFFC      Q       step_id[4]            0.367       -4.225
step_id[5]                 demo|clk_led_derived_clock     DFFC      Q       step_id[5]            0.367       -4.219
step_id[1]                 demo|clk_led_derived_clock     DFFC      Q       step_id[1]            0.367       -4.158
step_id[6]                 demo|clk_led_derived_clock     DFFC      Q       step_id[6]            0.367       -3.942
step_id[2]                 demo|clk_led_derived_clock     DFFC      Q       step_id[2]            0.367       -1.889
step_id[3]                 demo|clk_led_derived_clock     DFFC      Q       step_id[3]            0.367       -0.130
step_id[0]                 demo|clk_led_derived_clock     DFFC      Q       step_id[0]            0.367       0.037 
spi0.prescaller_cnt[5]     demo|clk_led_derived_clock     DFFCE     Q       prescaller_cnt[5]     0.367       1.146 
spi0.prescaller_cnt[2]     demo|clk_led_derived_clock     DFFCE     Q       prescaller_cnt[2]     0.367       1.213 
spi0.prescaller_cnt[6]     demo|clk_led_derived_clock     DFFCE     Q       prescaller_cnt[6]     0.367       1.423 
====================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                                  Starting                                                                          Required           
Instance                          Reference                      Type      Pin     Net                              Time         Slack 
                                  Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------
internal_state_machine_RNO[0]     demo|clk_led_derived_clock     INV       I       debug_waiting_for_step_time5     7.314        -4.225
step_id[6]                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_s_6_0_SUM          14.495       -3.977
step_id[5]                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_cry_5_0_0_SUM      14.495       -3.920
step_id[4]                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_cry_4_0_0_SUM      14.495       -3.863
step_id[3]                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_cry_3_0_0_SUM      14.495       -3.806
step_id[2]                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_cry_2_0_SUM        14.495       -3.749
step_id[1]                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_cry_1_0_SUM        14.495       -3.692
step_id[0]                        demo|clk_led_derived_clock     DFFC      D       un1_step_id_1_cry_0_0_SUM        14.495       -3.165
elapsed_time[0]                   demo|clk_led_derived_clock     DFFCE     D       elapsed_time_11[0]               14.495       -0.251
elapsed_time[1]                   demo|clk_led_derived_clock     DFFCE     D       elapsed_time_11[1]               14.495       -0.251
=======================================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:62454:72246:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      7.314
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.314

    - Propagation time:                      11.539
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.225

    Number of logic level(s):                31
    Starting point:                          step_id[4] / Q
    Ending point:                            internal_state_machine_RNO[0] / I
    The start point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
step_id[4]                                DFFC     Q        Out     0.367     0.367       -         
step_id[4]                                Net      -        -       1.021     -           4         
oled_rom_init.dout_1_47_0_.m17            LUT4     I1       In      -         1.388       -         
oled_rom_init.dout_1_47_0_.m17            LUT4     F        Out     1.099     2.487       -         
m17                                       Net      -        -       1.021     -           3         
oled_rom_init.dout_1_47_0_.m35            LUT3     I1       In      -         3.508       -         
oled_rom_init.dout_1_47_0_.m35            LUT3     F        Out     1.099     4.607       -         
m35                                       Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m37            LUT4     I1       In      -         5.373       -         
oled_rom_init.dout_1_47_0_.m37            LUT4     F        Out     1.099     6.472       -         
encoded_step[16]                          Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0      ALU      I0       In      -         7.493       -         
debug_waiting_for_step_time5_cry_0_0      ALU      COUT     Out     0.958     8.451       -         
debug_waiting_for_step_time5_cry_0        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0      ALU      CIN      In      -         8.451       -         
debug_waiting_for_step_time5_cry_1_0      ALU      COUT     Out     0.057     8.508       -         
debug_waiting_for_step_time5_cry_1        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0      ALU      CIN      In      -         8.508       -         
debug_waiting_for_step_time5_cry_2_0      ALU      COUT     Out     0.057     8.565       -         
debug_waiting_for_step_time5_cry_2        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0      ALU      CIN      In      -         8.565       -         
debug_waiting_for_step_time5_cry_3_0      ALU      COUT     Out     0.057     8.622       -         
debug_waiting_for_step_time5_cry_3        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0      ALU      CIN      In      -         8.622       -         
debug_waiting_for_step_time5_cry_4_0      ALU      COUT     Out     0.057     8.679       -         
debug_waiting_for_step_time5_cry_4        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0      ALU      CIN      In      -         8.679       -         
debug_waiting_for_step_time5_cry_5_0      ALU      COUT     Out     0.057     8.736       -         
debug_waiting_for_step_time5_cry_5        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0      ALU      CIN      In      -         8.736       -         
debug_waiting_for_step_time5_cry_6_0      ALU      COUT     Out     0.057     8.793       -         
debug_waiting_for_step_time5_cry_6        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0      ALU      CIN      In      -         8.793       -         
debug_waiting_for_step_time5_cry_7_0      ALU      COUT     Out     0.057     8.850       -         
debug_waiting_for_step_time5_cry_7        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0      ALU      CIN      In      -         8.850       -         
debug_waiting_for_step_time5_cry_8_0      ALU      COUT     Out     0.057     8.907       -         
debug_waiting_for_step_time5_cry_8        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0      ALU      CIN      In      -         8.907       -         
debug_waiting_for_step_time5_cry_9_0      ALU      COUT     Out     0.057     8.964       -         
debug_waiting_for_step_time5_cry_9        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0     ALU      CIN      In      -         8.964       -         
debug_waiting_for_step_time5_cry_10_0     ALU      COUT     Out     0.057     9.021       -         
debug_waiting_for_step_time5_cry_10       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0     ALU      CIN      In      -         9.021       -         
debug_waiting_for_step_time5_cry_11_0     ALU      COUT     Out     0.057     9.078       -         
debug_waiting_for_step_time5_cry_11       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0     ALU      CIN      In      -         9.078       -         
debug_waiting_for_step_time5_cry_12_0     ALU      COUT     Out     0.057     9.135       -         
debug_waiting_for_step_time5_cry_12       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0     ALU      CIN      In      -         9.135       -         
debug_waiting_for_step_time5_cry_13_0     ALU      COUT     Out     0.057     9.192       -         
debug_waiting_for_step_time5_cry_13       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0     ALU      CIN      In      -         9.192       -         
debug_waiting_for_step_time5_cry_14_0     ALU      COUT     Out     0.057     9.249       -         
debug_waiting_for_step_time5_cry_14       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0     ALU      CIN      In      -         9.249       -         
debug_waiting_for_step_time5_cry_15_0     ALU      COUT     Out     0.057     9.306       -         
debug_waiting_for_step_time5_cry_15       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0     ALU      CIN      In      -         9.306       -         
debug_waiting_for_step_time5_cry_16_0     ALU      COUT     Out     0.057     9.363       -         
debug_waiting_for_step_time5_cry_16       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0     ALU      CIN      In      -         9.363       -         
debug_waiting_for_step_time5_cry_17_0     ALU      COUT     Out     0.057     9.420       -         
debug_waiting_for_step_time5_cry_17       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0     ALU      CIN      In      -         9.420       -         
debug_waiting_for_step_time5_cry_18_0     ALU      COUT     Out     0.057     9.477       -         
debug_waiting_for_step_time5_cry_18       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0     ALU      CIN      In      -         9.477       -         
debug_waiting_for_step_time5_cry_19_0     ALU      COUT     Out     0.057     9.534       -         
debug_waiting_for_step_time5_cry_19       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0     ALU      CIN      In      -         9.534       -         
debug_waiting_for_step_time5_cry_20_0     ALU      COUT     Out     0.057     9.591       -         
debug_waiting_for_step_time5_cry_20       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0     ALU      CIN      In      -         9.591       -         
debug_waiting_for_step_time5_cry_21_0     ALU      COUT     Out     0.057     9.648       -         
debug_waiting_for_step_time5_cry_21       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0     ALU      CIN      In      -         9.648       -         
debug_waiting_for_step_time5_cry_22_0     ALU      COUT     Out     0.057     9.705       -         
debug_waiting_for_step_time5_cry_22       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0     ALU      CIN      In      -         9.705       -         
debug_waiting_for_step_time5_cry_23_0     ALU      COUT     Out     0.057     9.762       -         
debug_waiting_for_step_time5_cry_23       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0     ALU      CIN      In      -         9.762       -         
debug_waiting_for_step_time5_cry_24_0     ALU      COUT     Out     0.057     9.819       -         
debug_waiting_for_step_time5_cry_24       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0     ALU      CIN      In      -         9.819       -         
debug_waiting_for_step_time5_cry_25_0     ALU      COUT     Out     0.057     9.876       -         
debug_waiting_for_step_time5_cry_25       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0     ALU      CIN      In      -         9.876       -         
debug_waiting_for_step_time5_cry_26_0     ALU      COUT     Out     0.057     9.933       -         
debug_waiting_for_step_time5_cry_26       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0     ALU      CIN      In      -         9.933       -         
debug_waiting_for_step_time5_cry_27_0     ALU      COUT     Out     0.057     9.990       -         
debug_waiting_for_step_time5              Net      -        -       1.549     -           5         
internal_state_machine_RNO[0]             INV      I        In      -         11.539      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.539 is 6.161(53.4%) logic and 5.378(46.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.314
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.314

    - Propagation time:                      11.533
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.219

    Number of logic level(s):                31
    Starting point:                          step_id[5] / Q
    Ending point:                            internal_state_machine_RNO[0] / I
    The start point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
step_id[5]                                DFFC     Q        Out     0.367     0.367       -         
step_id[5]                                Net      -        -       1.021     -           4         
oled_rom_init.dout_1_47_0_.m3             LUT3     I1       In      -         1.388       -         
oled_rom_init.dout_1_47_0_.m3             LUT3     F        Out     1.099     2.487       -         
m3                                        Net      -        -       1.082     -           12        
oled_rom_init.dout_1_47_0_.m35            LUT3     I0       In      -         3.569       -         
oled_rom_init.dout_1_47_0_.m35            LUT3     F        Out     1.032     4.601       -         
m35                                       Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m37            LUT4     I1       In      -         5.367       -         
oled_rom_init.dout_1_47_0_.m37            LUT4     F        Out     1.099     6.466       -         
encoded_step[16]                          Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0      ALU      I0       In      -         7.487       -         
debug_waiting_for_step_time5_cry_0_0      ALU      COUT     Out     0.958     8.445       -         
debug_waiting_for_step_time5_cry_0        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0      ALU      CIN      In      -         8.445       -         
debug_waiting_for_step_time5_cry_1_0      ALU      COUT     Out     0.057     8.502       -         
debug_waiting_for_step_time5_cry_1        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0      ALU      CIN      In      -         8.502       -         
debug_waiting_for_step_time5_cry_2_0      ALU      COUT     Out     0.057     8.559       -         
debug_waiting_for_step_time5_cry_2        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0      ALU      CIN      In      -         8.559       -         
debug_waiting_for_step_time5_cry_3_0      ALU      COUT     Out     0.057     8.616       -         
debug_waiting_for_step_time5_cry_3        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0      ALU      CIN      In      -         8.616       -         
debug_waiting_for_step_time5_cry_4_0      ALU      COUT     Out     0.057     8.673       -         
debug_waiting_for_step_time5_cry_4        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0      ALU      CIN      In      -         8.673       -         
debug_waiting_for_step_time5_cry_5_0      ALU      COUT     Out     0.057     8.730       -         
debug_waiting_for_step_time5_cry_5        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0      ALU      CIN      In      -         8.730       -         
debug_waiting_for_step_time5_cry_6_0      ALU      COUT     Out     0.057     8.787       -         
debug_waiting_for_step_time5_cry_6        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0      ALU      CIN      In      -         8.787       -         
debug_waiting_for_step_time5_cry_7_0      ALU      COUT     Out     0.057     8.844       -         
debug_waiting_for_step_time5_cry_7        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0      ALU      CIN      In      -         8.844       -         
debug_waiting_for_step_time5_cry_8_0      ALU      COUT     Out     0.057     8.901       -         
debug_waiting_for_step_time5_cry_8        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0      ALU      CIN      In      -         8.901       -         
debug_waiting_for_step_time5_cry_9_0      ALU      COUT     Out     0.057     8.958       -         
debug_waiting_for_step_time5_cry_9        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0     ALU      CIN      In      -         8.958       -         
debug_waiting_for_step_time5_cry_10_0     ALU      COUT     Out     0.057     9.015       -         
debug_waiting_for_step_time5_cry_10       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0     ALU      CIN      In      -         9.015       -         
debug_waiting_for_step_time5_cry_11_0     ALU      COUT     Out     0.057     9.072       -         
debug_waiting_for_step_time5_cry_11       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0     ALU      CIN      In      -         9.072       -         
debug_waiting_for_step_time5_cry_12_0     ALU      COUT     Out     0.057     9.129       -         
debug_waiting_for_step_time5_cry_12       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0     ALU      CIN      In      -         9.129       -         
debug_waiting_for_step_time5_cry_13_0     ALU      COUT     Out     0.057     9.186       -         
debug_waiting_for_step_time5_cry_13       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0     ALU      CIN      In      -         9.186       -         
debug_waiting_for_step_time5_cry_14_0     ALU      COUT     Out     0.057     9.243       -         
debug_waiting_for_step_time5_cry_14       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0     ALU      CIN      In      -         9.243       -         
debug_waiting_for_step_time5_cry_15_0     ALU      COUT     Out     0.057     9.300       -         
debug_waiting_for_step_time5_cry_15       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0     ALU      CIN      In      -         9.300       -         
debug_waiting_for_step_time5_cry_16_0     ALU      COUT     Out     0.057     9.357       -         
debug_waiting_for_step_time5_cry_16       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0     ALU      CIN      In      -         9.357       -         
debug_waiting_for_step_time5_cry_17_0     ALU      COUT     Out     0.057     9.414       -         
debug_waiting_for_step_time5_cry_17       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0     ALU      CIN      In      -         9.414       -         
debug_waiting_for_step_time5_cry_18_0     ALU      COUT     Out     0.057     9.471       -         
debug_waiting_for_step_time5_cry_18       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0     ALU      CIN      In      -         9.471       -         
debug_waiting_for_step_time5_cry_19_0     ALU      COUT     Out     0.057     9.528       -         
debug_waiting_for_step_time5_cry_19       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0     ALU      CIN      In      -         9.528       -         
debug_waiting_for_step_time5_cry_20_0     ALU      COUT     Out     0.057     9.585       -         
debug_waiting_for_step_time5_cry_20       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0     ALU      CIN      In      -         9.585       -         
debug_waiting_for_step_time5_cry_21_0     ALU      COUT     Out     0.057     9.642       -         
debug_waiting_for_step_time5_cry_21       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0     ALU      CIN      In      -         9.642       -         
debug_waiting_for_step_time5_cry_22_0     ALU      COUT     Out     0.057     9.699       -         
debug_waiting_for_step_time5_cry_22       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0     ALU      CIN      In      -         9.699       -         
debug_waiting_for_step_time5_cry_23_0     ALU      COUT     Out     0.057     9.756       -         
debug_waiting_for_step_time5_cry_23       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0     ALU      CIN      In      -         9.756       -         
debug_waiting_for_step_time5_cry_24_0     ALU      COUT     Out     0.057     9.813       -         
debug_waiting_for_step_time5_cry_24       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0     ALU      CIN      In      -         9.813       -         
debug_waiting_for_step_time5_cry_25_0     ALU      COUT     Out     0.057     9.870       -         
debug_waiting_for_step_time5_cry_25       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0     ALU      CIN      In      -         9.870       -         
debug_waiting_for_step_time5_cry_26_0     ALU      COUT     Out     0.057     9.927       -         
debug_waiting_for_step_time5_cry_26       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0     ALU      CIN      In      -         9.927       -         
debug_waiting_for_step_time5_cry_27_0     ALU      COUT     Out     0.057     9.984       -         
debug_waiting_for_step_time5              Net      -        -       1.549     -           5         
internal_state_machine_RNO[0]             INV      I        In      -         11.533      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.533 is 6.094(52.8%) logic and 5.439(47.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.314
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.314

    - Propagation time:                      11.472
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.158

    Number of logic level(s):                31
    Starting point:                          step_id[1] / Q
    Ending point:                            internal_state_machine_RNO[0] / I
    The start point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
step_id[1]                                DFFC     Q        Out     0.367     0.367       -         
step_id[1]                                Net      -        -       1.021     -           9         
oled_rom_init.dout_1_47_0_.m17            LUT4     I0       In      -         1.388       -         
oled_rom_init.dout_1_47_0_.m17            LUT4     F        Out     1.032     2.420       -         
m17                                       Net      -        -       1.021     -           3         
oled_rom_init.dout_1_47_0_.m35            LUT3     I1       In      -         3.441       -         
oled_rom_init.dout_1_47_0_.m35            LUT3     F        Out     1.099     4.540       -         
m35                                       Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m37            LUT4     I1       In      -         5.306       -         
oled_rom_init.dout_1_47_0_.m37            LUT4     F        Out     1.099     6.405       -         
encoded_step[16]                          Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0      ALU      I0       In      -         7.426       -         
debug_waiting_for_step_time5_cry_0_0      ALU      COUT     Out     0.958     8.384       -         
debug_waiting_for_step_time5_cry_0        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0      ALU      CIN      In      -         8.384       -         
debug_waiting_for_step_time5_cry_1_0      ALU      COUT     Out     0.057     8.441       -         
debug_waiting_for_step_time5_cry_1        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0      ALU      CIN      In      -         8.441       -         
debug_waiting_for_step_time5_cry_2_0      ALU      COUT     Out     0.057     8.498       -         
debug_waiting_for_step_time5_cry_2        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0      ALU      CIN      In      -         8.498       -         
debug_waiting_for_step_time5_cry_3_0      ALU      COUT     Out     0.057     8.555       -         
debug_waiting_for_step_time5_cry_3        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0      ALU      CIN      In      -         8.555       -         
debug_waiting_for_step_time5_cry_4_0      ALU      COUT     Out     0.057     8.612       -         
debug_waiting_for_step_time5_cry_4        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0      ALU      CIN      In      -         8.612       -         
debug_waiting_for_step_time5_cry_5_0      ALU      COUT     Out     0.057     8.669       -         
debug_waiting_for_step_time5_cry_5        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0      ALU      CIN      In      -         8.669       -         
debug_waiting_for_step_time5_cry_6_0      ALU      COUT     Out     0.057     8.726       -         
debug_waiting_for_step_time5_cry_6        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0      ALU      CIN      In      -         8.726       -         
debug_waiting_for_step_time5_cry_7_0      ALU      COUT     Out     0.057     8.783       -         
debug_waiting_for_step_time5_cry_7        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0      ALU      CIN      In      -         8.783       -         
debug_waiting_for_step_time5_cry_8_0      ALU      COUT     Out     0.057     8.840       -         
debug_waiting_for_step_time5_cry_8        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0      ALU      CIN      In      -         8.840       -         
debug_waiting_for_step_time5_cry_9_0      ALU      COUT     Out     0.057     8.897       -         
debug_waiting_for_step_time5_cry_9        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0     ALU      CIN      In      -         8.897       -         
debug_waiting_for_step_time5_cry_10_0     ALU      COUT     Out     0.057     8.954       -         
debug_waiting_for_step_time5_cry_10       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0     ALU      CIN      In      -         8.954       -         
debug_waiting_for_step_time5_cry_11_0     ALU      COUT     Out     0.057     9.011       -         
debug_waiting_for_step_time5_cry_11       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0     ALU      CIN      In      -         9.011       -         
debug_waiting_for_step_time5_cry_12_0     ALU      COUT     Out     0.057     9.068       -         
debug_waiting_for_step_time5_cry_12       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0     ALU      CIN      In      -         9.068       -         
debug_waiting_for_step_time5_cry_13_0     ALU      COUT     Out     0.057     9.125       -         
debug_waiting_for_step_time5_cry_13       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0     ALU      CIN      In      -         9.125       -         
debug_waiting_for_step_time5_cry_14_0     ALU      COUT     Out     0.057     9.182       -         
debug_waiting_for_step_time5_cry_14       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0     ALU      CIN      In      -         9.182       -         
debug_waiting_for_step_time5_cry_15_0     ALU      COUT     Out     0.057     9.239       -         
debug_waiting_for_step_time5_cry_15       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0     ALU      CIN      In      -         9.239       -         
debug_waiting_for_step_time5_cry_16_0     ALU      COUT     Out     0.057     9.296       -         
debug_waiting_for_step_time5_cry_16       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0     ALU      CIN      In      -         9.296       -         
debug_waiting_for_step_time5_cry_17_0     ALU      COUT     Out     0.057     9.353       -         
debug_waiting_for_step_time5_cry_17       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0     ALU      CIN      In      -         9.353       -         
debug_waiting_for_step_time5_cry_18_0     ALU      COUT     Out     0.057     9.410       -         
debug_waiting_for_step_time5_cry_18       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0     ALU      CIN      In      -         9.410       -         
debug_waiting_for_step_time5_cry_19_0     ALU      COUT     Out     0.057     9.467       -         
debug_waiting_for_step_time5_cry_19       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0     ALU      CIN      In      -         9.467       -         
debug_waiting_for_step_time5_cry_20_0     ALU      COUT     Out     0.057     9.524       -         
debug_waiting_for_step_time5_cry_20       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0     ALU      CIN      In      -         9.524       -         
debug_waiting_for_step_time5_cry_21_0     ALU      COUT     Out     0.057     9.581       -         
debug_waiting_for_step_time5_cry_21       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0     ALU      CIN      In      -         9.581       -         
debug_waiting_for_step_time5_cry_22_0     ALU      COUT     Out     0.057     9.638       -         
debug_waiting_for_step_time5_cry_22       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0     ALU      CIN      In      -         9.638       -         
debug_waiting_for_step_time5_cry_23_0     ALU      COUT     Out     0.057     9.695       -         
debug_waiting_for_step_time5_cry_23       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0     ALU      CIN      In      -         9.695       -         
debug_waiting_for_step_time5_cry_24_0     ALU      COUT     Out     0.057     9.752       -         
debug_waiting_for_step_time5_cry_24       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0     ALU      CIN      In      -         9.752       -         
debug_waiting_for_step_time5_cry_25_0     ALU      COUT     Out     0.057     9.809       -         
debug_waiting_for_step_time5_cry_25       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0     ALU      CIN      In      -         9.809       -         
debug_waiting_for_step_time5_cry_26_0     ALU      COUT     Out     0.057     9.866       -         
debug_waiting_for_step_time5_cry_26       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0     ALU      CIN      In      -         9.866       -         
debug_waiting_for_step_time5_cry_27_0     ALU      COUT     Out     0.057     9.923       -         
debug_waiting_for_step_time5              Net      -        -       1.549     -           5         
internal_state_machine_RNO[0]             INV      I        In      -         11.472      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.472 is 6.094(53.1%) logic and 5.378(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.314
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.314

    - Propagation time:                      11.466
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.152

    Number of logic level(s):                31
    Starting point:                          step_id[4] / Q
    Ending point:                            internal_state_machine_RNO[0] / I
    The start point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
step_id[4]                                DFFC     Q        Out     0.367     0.367       -         
step_id[4]                                Net      -        -       1.021     -           4         
oled_rom_init.dout_1_47_0_.m3             LUT3     I0       In      -         1.388       -         
oled_rom_init.dout_1_47_0_.m3             LUT3     F        Out     1.032     2.420       -         
m3                                        Net      -        -       1.082     -           12        
oled_rom_init.dout_1_47_0_.m35            LUT3     I0       In      -         3.502       -         
oled_rom_init.dout_1_47_0_.m35            LUT3     F        Out     1.032     4.534       -         
m35                                       Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m37            LUT4     I1       In      -         5.300       -         
oled_rom_init.dout_1_47_0_.m37            LUT4     F        Out     1.099     6.399       -         
encoded_step[16]                          Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0      ALU      I0       In      -         7.420       -         
debug_waiting_for_step_time5_cry_0_0      ALU      COUT     Out     0.958     8.377       -         
debug_waiting_for_step_time5_cry_0        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0      ALU      CIN      In      -         8.377       -         
debug_waiting_for_step_time5_cry_1_0      ALU      COUT     Out     0.057     8.434       -         
debug_waiting_for_step_time5_cry_1        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0      ALU      CIN      In      -         8.434       -         
debug_waiting_for_step_time5_cry_2_0      ALU      COUT     Out     0.057     8.492       -         
debug_waiting_for_step_time5_cry_2        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0      ALU      CIN      In      -         8.492       -         
debug_waiting_for_step_time5_cry_3_0      ALU      COUT     Out     0.057     8.549       -         
debug_waiting_for_step_time5_cry_3        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0      ALU      CIN      In      -         8.549       -         
debug_waiting_for_step_time5_cry_4_0      ALU      COUT     Out     0.057     8.605       -         
debug_waiting_for_step_time5_cry_4        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0      ALU      CIN      In      -         8.605       -         
debug_waiting_for_step_time5_cry_5_0      ALU      COUT     Out     0.057     8.662       -         
debug_waiting_for_step_time5_cry_5        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0      ALU      CIN      In      -         8.662       -         
debug_waiting_for_step_time5_cry_6_0      ALU      COUT     Out     0.057     8.720       -         
debug_waiting_for_step_time5_cry_6        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0      ALU      CIN      In      -         8.720       -         
debug_waiting_for_step_time5_cry_7_0      ALU      COUT     Out     0.057     8.777       -         
debug_waiting_for_step_time5_cry_7        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0      ALU      CIN      In      -         8.777       -         
debug_waiting_for_step_time5_cry_8_0      ALU      COUT     Out     0.057     8.834       -         
debug_waiting_for_step_time5_cry_8        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0      ALU      CIN      In      -         8.834       -         
debug_waiting_for_step_time5_cry_9_0      ALU      COUT     Out     0.057     8.890       -         
debug_waiting_for_step_time5_cry_9        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0     ALU      CIN      In      -         8.890       -         
debug_waiting_for_step_time5_cry_10_0     ALU      COUT     Out     0.057     8.947       -         
debug_waiting_for_step_time5_cry_10       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0     ALU      CIN      In      -         8.947       -         
debug_waiting_for_step_time5_cry_11_0     ALU      COUT     Out     0.057     9.005       -         
debug_waiting_for_step_time5_cry_11       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0     ALU      CIN      In      -         9.005       -         
debug_waiting_for_step_time5_cry_12_0     ALU      COUT     Out     0.057     9.062       -         
debug_waiting_for_step_time5_cry_12       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0     ALU      CIN      In      -         9.062       -         
debug_waiting_for_step_time5_cry_13_0     ALU      COUT     Out     0.057     9.118       -         
debug_waiting_for_step_time5_cry_13       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0     ALU      CIN      In      -         9.118       -         
debug_waiting_for_step_time5_cry_14_0     ALU      COUT     Out     0.057     9.175       -         
debug_waiting_for_step_time5_cry_14       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0     ALU      CIN      In      -         9.175       -         
debug_waiting_for_step_time5_cry_15_0     ALU      COUT     Out     0.057     9.232       -         
debug_waiting_for_step_time5_cry_15       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0     ALU      CIN      In      -         9.232       -         
debug_waiting_for_step_time5_cry_16_0     ALU      COUT     Out     0.057     9.290       -         
debug_waiting_for_step_time5_cry_16       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0     ALU      CIN      In      -         9.290       -         
debug_waiting_for_step_time5_cry_17_0     ALU      COUT     Out     0.057     9.347       -         
debug_waiting_for_step_time5_cry_17       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0     ALU      CIN      In      -         9.347       -         
debug_waiting_for_step_time5_cry_18_0     ALU      COUT     Out     0.057     9.403       -         
debug_waiting_for_step_time5_cry_18       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0     ALU      CIN      In      -         9.403       -         
debug_waiting_for_step_time5_cry_19_0     ALU      COUT     Out     0.057     9.460       -         
debug_waiting_for_step_time5_cry_19       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0     ALU      CIN      In      -         9.460       -         
debug_waiting_for_step_time5_cry_20_0     ALU      COUT     Out     0.057     9.518       -         
debug_waiting_for_step_time5_cry_20       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0     ALU      CIN      In      -         9.518       -         
debug_waiting_for_step_time5_cry_21_0     ALU      COUT     Out     0.057     9.575       -         
debug_waiting_for_step_time5_cry_21       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0     ALU      CIN      In      -         9.575       -         
debug_waiting_for_step_time5_cry_22_0     ALU      COUT     Out     0.057     9.632       -         
debug_waiting_for_step_time5_cry_22       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0     ALU      CIN      In      -         9.632       -         
debug_waiting_for_step_time5_cry_23_0     ALU      COUT     Out     0.057     9.688       -         
debug_waiting_for_step_time5_cry_23       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0     ALU      CIN      In      -         9.688       -         
debug_waiting_for_step_time5_cry_24_0     ALU      COUT     Out     0.057     9.745       -         
debug_waiting_for_step_time5_cry_24       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0     ALU      CIN      In      -         9.745       -         
debug_waiting_for_step_time5_cry_25_0     ALU      COUT     Out     0.057     9.803       -         
debug_waiting_for_step_time5_cry_25       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0     ALU      CIN      In      -         9.803       -         
debug_waiting_for_step_time5_cry_26_0     ALU      COUT     Out     0.057     9.860       -         
debug_waiting_for_step_time5_cry_26       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0     ALU      CIN      In      -         9.860       -         
debug_waiting_for_step_time5_cry_27_0     ALU      COUT     Out     0.057     9.916       -         
debug_waiting_for_step_time5              Net      -        -       1.549     -           5         
internal_state_machine_RNO[0]             INV      I        In      -         11.466      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.466 is 6.027(52.6%) logic and 5.439(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      14.628
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.495

    - Propagation time:                      18.471
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.977

    Number of logic level(s):                40
    Starting point:                          step_id[4] / Q
    Ending point:                            step_id[6] / D
    The start point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK
    The end   point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:demo|clk_led_derived_clock to c:demo|clk_led_derived_clock)

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                      Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
step_id[4]                                DFFC     Q        Out     0.367     0.367       -         
step_id[4]                                Net      -        -       1.021     -           4         
oled_rom_init.dout_1_47_0_.m17            LUT4     I1       In      -         1.388       -         
oled_rom_init.dout_1_47_0_.m17            LUT4     F        Out     1.099     2.487       -         
m17                                       Net      -        -       1.021     -           3         
oled_rom_init.dout_1_47_0_.m35            LUT3     I1       In      -         3.508       -         
oled_rom_init.dout_1_47_0_.m35            LUT3     F        Out     1.099     4.607       -         
m35                                       Net      -        -       0.766     -           1         
oled_rom_init.dout_1_47_0_.m37            LUT4     I1       In      -         5.373       -         
oled_rom_init.dout_1_47_0_.m37            LUT4     F        Out     1.099     6.472       -         
encoded_step[16]                          Net      -        -       1.021     -           1         
debug_waiting_for_step_time5_cry_0_0      ALU      I0       In      -         7.493       -         
debug_waiting_for_step_time5_cry_0_0      ALU      COUT     Out     0.958     8.451       -         
debug_waiting_for_step_time5_cry_0        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_1_0      ALU      CIN      In      -         8.451       -         
debug_waiting_for_step_time5_cry_1_0      ALU      COUT     Out     0.057     8.508       -         
debug_waiting_for_step_time5_cry_1        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_2_0      ALU      CIN      In      -         8.508       -         
debug_waiting_for_step_time5_cry_2_0      ALU      COUT     Out     0.057     8.565       -         
debug_waiting_for_step_time5_cry_2        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_3_0      ALU      CIN      In      -         8.565       -         
debug_waiting_for_step_time5_cry_3_0      ALU      COUT     Out     0.057     8.622       -         
debug_waiting_for_step_time5_cry_3        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_4_0      ALU      CIN      In      -         8.622       -         
debug_waiting_for_step_time5_cry_4_0      ALU      COUT     Out     0.057     8.679       -         
debug_waiting_for_step_time5_cry_4        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_5_0      ALU      CIN      In      -         8.679       -         
debug_waiting_for_step_time5_cry_5_0      ALU      COUT     Out     0.057     8.736       -         
debug_waiting_for_step_time5_cry_5        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_6_0      ALU      CIN      In      -         8.736       -         
debug_waiting_for_step_time5_cry_6_0      ALU      COUT     Out     0.057     8.793       -         
debug_waiting_for_step_time5_cry_6        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_7_0      ALU      CIN      In      -         8.793       -         
debug_waiting_for_step_time5_cry_7_0      ALU      COUT     Out     0.057     8.850       -         
debug_waiting_for_step_time5_cry_7        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_8_0      ALU      CIN      In      -         8.850       -         
debug_waiting_for_step_time5_cry_8_0      ALU      COUT     Out     0.057     8.907       -         
debug_waiting_for_step_time5_cry_8        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_9_0      ALU      CIN      In      -         8.907       -         
debug_waiting_for_step_time5_cry_9_0      ALU      COUT     Out     0.057     8.964       -         
debug_waiting_for_step_time5_cry_9        Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_10_0     ALU      CIN      In      -         8.964       -         
debug_waiting_for_step_time5_cry_10_0     ALU      COUT     Out     0.057     9.021       -         
debug_waiting_for_step_time5_cry_10       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_11_0     ALU      CIN      In      -         9.021       -         
debug_waiting_for_step_time5_cry_11_0     ALU      COUT     Out     0.057     9.078       -         
debug_waiting_for_step_time5_cry_11       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_12_0     ALU      CIN      In      -         9.078       -         
debug_waiting_for_step_time5_cry_12_0     ALU      COUT     Out     0.057     9.135       -         
debug_waiting_for_step_time5_cry_12       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_13_0     ALU      CIN      In      -         9.135       -         
debug_waiting_for_step_time5_cry_13_0     ALU      COUT     Out     0.057     9.192       -         
debug_waiting_for_step_time5_cry_13       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_14_0     ALU      CIN      In      -         9.192       -         
debug_waiting_for_step_time5_cry_14_0     ALU      COUT     Out     0.057     9.249       -         
debug_waiting_for_step_time5_cry_14       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_15_0     ALU      CIN      In      -         9.249       -         
debug_waiting_for_step_time5_cry_15_0     ALU      COUT     Out     0.057     9.306       -         
debug_waiting_for_step_time5_cry_15       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_16_0     ALU      CIN      In      -         9.306       -         
debug_waiting_for_step_time5_cry_16_0     ALU      COUT     Out     0.057     9.363       -         
debug_waiting_for_step_time5_cry_16       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_17_0     ALU      CIN      In      -         9.363       -         
debug_waiting_for_step_time5_cry_17_0     ALU      COUT     Out     0.057     9.420       -         
debug_waiting_for_step_time5_cry_17       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_18_0     ALU      CIN      In      -         9.420       -         
debug_waiting_for_step_time5_cry_18_0     ALU      COUT     Out     0.057     9.477       -         
debug_waiting_for_step_time5_cry_18       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_19_0     ALU      CIN      In      -         9.477       -         
debug_waiting_for_step_time5_cry_19_0     ALU      COUT     Out     0.057     9.534       -         
debug_waiting_for_step_time5_cry_19       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_20_0     ALU      CIN      In      -         9.534       -         
debug_waiting_for_step_time5_cry_20_0     ALU      COUT     Out     0.057     9.591       -         
debug_waiting_for_step_time5_cry_20       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_21_0     ALU      CIN      In      -         9.591       -         
debug_waiting_for_step_time5_cry_21_0     ALU      COUT     Out     0.057     9.648       -         
debug_waiting_for_step_time5_cry_21       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_22_0     ALU      CIN      In      -         9.648       -         
debug_waiting_for_step_time5_cry_22_0     ALU      COUT     Out     0.057     9.705       -         
debug_waiting_for_step_time5_cry_22       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_23_0     ALU      CIN      In      -         9.705       -         
debug_waiting_for_step_time5_cry_23_0     ALU      COUT     Out     0.057     9.762       -         
debug_waiting_for_step_time5_cry_23       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_24_0     ALU      CIN      In      -         9.762       -         
debug_waiting_for_step_time5_cry_24_0     ALU      COUT     Out     0.057     9.819       -         
debug_waiting_for_step_time5_cry_24       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_25_0     ALU      CIN      In      -         9.819       -         
debug_waiting_for_step_time5_cry_25_0     ALU      COUT     Out     0.057     9.876       -         
debug_waiting_for_step_time5_cry_25       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_26_0     ALU      CIN      In      -         9.876       -         
debug_waiting_for_step_time5_cry_26_0     ALU      COUT     Out     0.057     9.933       -         
debug_waiting_for_step_time5_cry_26       Net      -        -       0.000     -           1         
debug_waiting_for_step_time5_cry_27_0     ALU      CIN      In      -         9.933       -         
debug_waiting_for_step_time5_cry_27_0     ALU      COUT     Out     0.057     9.990       -         
debug_waiting_for_step_time5              Net      -        -       1.549     -           5         
debug_waiting_for_spice[0]                LUT2     I0       In      -         11.539      -         
debug_waiting_for_spice[0]                LUT2     F        Out     1.032     12.571      -         
N_23                                      Net      -        -       1.021     -           2         
un1_step_id_1_cry_0_0_RNO                 LUT3     I0       In      -         13.592      -         
un1_step_id_1_cry_0_0_RNO                 LUT3     F        Out     1.032     14.623      -         
un1_step_id_1_cry_0_0_RNO                 Net      -        -       1.021     -           1         
un1_step_id_1_cry_0_0                     ALU      I0       In      -         15.645      -         
un1_step_id_1_cry_0_0                     ALU      COUT     Out     0.958     16.602      -         
un1_step_id_1_cry_0                       Net      -        -       0.000     -           1         
un1_step_id_1_cry_1_0                     ALU      CIN      In      -         16.602      -         
un1_step_id_1_cry_1_0                     ALU      COUT     Out     0.057     16.660      -         
un1_step_id_1_cry_1                       Net      -        -       0.000     -           1         
un1_step_id_1_cry_2_0                     ALU      CIN      In      -         16.660      -         
un1_step_id_1_cry_2_0                     ALU      COUT     Out     0.057     16.716      -         
un1_step_id_1_cry_2                       Net      -        -       0.000     -           1         
un1_step_id_1_cry_3_0_0                   ALU      CIN      In      -         16.716      -         
un1_step_id_1_cry_3_0_0                   ALU      COUT     Out     0.057     16.773      -         
un1_step_id_1_cry_3                       Net      -        -       0.000     -           1         
un1_step_id_1_cry_4_0_0                   ALU      CIN      In      -         16.773      -         
un1_step_id_1_cry_4_0_0                   ALU      COUT     Out     0.057     16.831      -         
un1_step_id_1_cry_4                       Net      -        -       0.000     -           1         
un1_step_id_1_cry_5_0_0                   ALU      CIN      In      -         16.831      -         
un1_step_id_1_cry_5_0_0                   ALU      COUT     Out     0.057     16.887      -         
un1_step_id_1_cry_5                       Net      -        -       0.000     -           1         
un1_step_id_1_s_6_0                       ALU      CIN      In      -         16.887      -         
un1_step_id_1_s_6_0                       ALU      SUM      Out     0.563     17.451      -         
un1_step_id_1_s_6_0_SUM                   Net      -        -       1.021     -           1         
step_id[6]                                DFFC     D        In      -         18.471      -         
====================================================================================================
Total path delay (propagation time + setup) of 18.604 is 10.164(54.6%) logic and 8.441(45.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22></a>Detailed Report for Clock: demo|wr_spi_derived_clock[0]</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                            Starting                                                                  Arrival           
Instance                    Reference                        Type      Pin     Net                    Time        Slack 
                            Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------
spi0.tx_buffer_fullp[0]     demo|wr_spi_derived_clock[0]     DFFCE     Q       tx_buffer_fullp[0]     0.367       -1.193
spi0.tx_buffer[7]           demo|wr_spi_derived_clock[0]     DFFE      Q       tx_buffer[7]           0.367       4.694 
spi0.tx_buffer[0]           demo|wr_spi_derived_clock[0]     DFFE      Q       tx_buffer[0]           0.367       4.971 
spi0.tx_buffer[1]           demo|wr_spi_derived_clock[0]     DFFE      Q       tx_buffer[1]           0.367       4.971 
spi0.tx_buffer[2]           demo|wr_spi_derived_clock[0]     DFFE      Q       tx_buffer[2]           0.367       4.971 
spi0.tx_buffer[4]           demo|wr_spi_derived_clock[0]     DFFE      Q       tx_buffer[4]           0.367       4.971 
spi0.tx_buffer[5]           demo|wr_spi_derived_clock[0]     DFFE      Q       tx_buffer[5]           0.367       4.971 
spi0.tx_buffer[6]           demo|wr_spi_derived_clock[0]     DFFE      Q       tx_buffer[6]           0.367       4.971 
spi0.prescallerbuff[0]      demo|wr_spi_derived_clock[0]     DFFCE     Q       prescallerbuff[0]      0.367       5.167 
========================================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                          Starting                                                                      Required           
Instance                  Reference                        Type      Pin     Net                        Time         Slack 
                          Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------
spi0._sck[1]              demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[1]                  7.181        -1.193
spi0._sck[2]              demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[2]                  7.181        -0.916
spi0._sck[4]              demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[4]                  7.181        -0.916
spi0._prescaller[0]       demo|wr_spi_derived_clock[0]     DFF       D       _prescaller_5[0]           7.181        0.454 
spi0._mosi[0]             demo|wr_spi_derived_clock[0]     DFFPE     D       _mosi_16[0]                7.181        0.521 
spi0._sck[0]              demo|wr_spi_derived_clock[0]     DFFC      D       _sck_6[0]                  7.181        0.927 
spi0.charreceivedp[0]     demo|wr_spi_derived_clock[0]     DFFCE     CE      charreceivedp_1_sqmuxa     7.181        0.927 
spi0.debug[1]             demo|wr_spi_derived_clock[0]     DFFCE     D       debug_8[1]                 7.181        0.927 
spi0.debug[2]             demo|wr_spi_derived_clock[0]     DFFCE     D       N_129_i                    7.181        0.927 
spi0.debug[3]             demo|wr_spi_derived_clock[0]     DFFCE     D       N_137                      7.181        0.927 
===========================================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:125451:126936:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      7.314
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.181

    - Propagation time:                      8.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.193

    Number of logic level(s):                4
    Starting point:                          spi0.tx_buffer_fullp[0] / Q
    Ending point:                            spi0._sck[1] / D
    The start point is clocked by            demo|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi0.tx_buffer_fullp[0]               DFFCE     Q        Out     0.367     0.367       -         
tx_buffer_fullp[0]                    Net       -        -       1.021     -           3         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      I1       In      -         1.388       -         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      F        Out     1.099     2.487       -         
un1_N_2_0                             Net       -        -       1.021     -           8         
spi0.debug25_NE                       LUT4      I3       In      -         3.508       -         
spi0.debug25_NE                       LUT4      F        Out     0.626     4.134       -         
debug26                               Net       -        -       1.021     -           7         
spi0.rx_buffer_1_sqmuxa               LUT4      I1       In      -         5.155       -         
spi0.rx_buffer_1_sqmuxa               LUT4      F        Out     1.099     6.254       -         
rx_buffer_1_sqmuxa                    Net       -        -       1.021     -           3         
spi0._sck_6[1]                        LUT3      I1       In      -         7.275       -         
spi0._sck_6[1]                        LUT3      F        Out     1.099     8.374       -         
_sck_6[1]                             Net       -        -       0.000     -           1         
spi0._sck[1]                          DFFC      D        In      -         8.374       -         
=================================================================================================
Total path delay (propagation time + setup) of 8.507 is 4.423(52.0%) logic and 4.084(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.314
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.181

    - Propagation time:                      8.097
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.916

    Number of logic level(s):                4
    Starting point:                          spi0.tx_buffer_fullp[0] / Q
    Ending point:                            spi0._sck[2] / D
    The start point is clocked by            demo|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi0.tx_buffer_fullp[0]               DFFCE     Q        Out     0.367     0.367       -         
tx_buffer_fullp[0]                    Net       -        -       1.021     -           3         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      I1       In      -         1.388       -         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      F        Out     1.099     2.487       -         
un1_N_2_0                             Net       -        -       1.021     -           8         
spi0.debug25_NE                       LUT4      I3       In      -         3.508       -         
spi0.debug25_NE                       LUT4      F        Out     0.626     4.134       -         
debug26                               Net       -        -       1.021     -           7         
spi0.rx_buffer_1_sqmuxa               LUT4      I1       In      -         5.155       -         
spi0.rx_buffer_1_sqmuxa               LUT4      F        Out     1.099     6.254       -         
rx_buffer_1_sqmuxa                    Net       -        -       1.021     -           3         
spi0._sck_6[2]                        LUT4      I2       In      -         7.275       -         
spi0._sck_6[2]                        LUT4      F        Out     0.822     8.097       -         
_sck_6[2]                             Net       -        -       0.000     -           1         
spi0._sck[2]                          DFFC      D        In      -         8.097       -         
=================================================================================================
Total path delay (propagation time + setup) of 8.230 is 4.146(50.4%) logic and 4.084(49.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.314
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.181

    - Propagation time:                      8.097
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.916

    Number of logic level(s):                4
    Starting point:                          spi0.tx_buffer_fullp[0] / Q
    Ending point:                            spi0._sck[4] / D
    The start point is clocked by            demo|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi0.tx_buffer_fullp[0]               DFFCE     Q        Out     0.367     0.367       -         
tx_buffer_fullp[0]                    Net       -        -       1.021     -           3         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      I1       In      -         1.388       -         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      F        Out     1.099     2.487       -         
un1_N_2_0                             Net       -        -       1.021     -           8         
spi0.debug25_NE                       LUT4      I3       In      -         3.508       -         
spi0.debug25_NE                       LUT4      F        Out     0.626     4.134       -         
debug26                               Net       -        -       1.021     -           7         
spi0.rx_buffer_1_sqmuxa               LUT4      I1       In      -         5.155       -         
spi0.rx_buffer_1_sqmuxa               LUT4      F        Out     1.099     6.254       -         
rx_buffer_1_sqmuxa                    Net       -        -       1.021     -           3         
spi0._sck_6[4]                        LUT4      I2       In      -         7.275       -         
spi0._sck_6[4]                        LUT4      F        Out     0.822     8.097       -         
_sck_6[4]                             Net       -        -       0.000     -           1         
spi0._sck[4]                          DFFC      D        In      -         8.097       -         
=================================================================================================
Total path delay (propagation time + setup) of 8.230 is 4.146(50.4%) logic and 4.084(49.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.314
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.181

    - Propagation time:                      6.727
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.454

    Number of logic level(s):                3
    Starting point:                          spi0.tx_buffer_fullp[0] / Q
    Ending point:                            spi0._prescaller[0] / D
    The start point is clocked by            demo|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi0.tx_buffer_fullp[0]               DFFCE     Q        Out     0.367     0.367       -         
tx_buffer_fullp[0]                    Net       -        -       1.021     -           3         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      I1       In      -         1.388       -         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      F        Out     1.099     2.487       -         
un1_N_2_0                             Net       -        -       1.021     -           8         
spi0.debug_8_i_a3[2]                  LUT2      I1       In      -         3.508       -         
spi0.debug_8_i_a3[2]                  LUT2      F        Out     1.099     4.607       -         
_mosi_2_sqmuxa_1                      Net       -        -       1.021     -           3         
spi0._prescaller_5[0]                 LUT4      I1       In      -         5.628       -         
spi0._prescaller_5[0]                 LUT4      F        Out     1.099     6.727       -         
_prescaller_5[0]                      Net       -        -       0.000     -           1         
spi0._prescaller[0]                   DFF       D        In      -         6.727       -         
=================================================================================================
Total path delay (propagation time + setup) of 6.860 is 3.797(55.3%) logic and 3.063(44.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.314
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.181

    - Propagation time:                      6.660
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.521

    Number of logic level(s):                3
    Starting point:                          spi0.tx_buffer_fullp[0] / Q
    Ending point:                            spi0._mosi[0] / D
    The start point is clocked by            demo|wr_spi_derived_clock[0] [rising] on pin CLK
    The end   point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                  Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi0.tx_buffer_fullp[0]               DFFCE     Q        Out     0.367     0.367       -         
tx_buffer_fullp[0]                    Net       -        -       1.021     -           3         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      I1       In      -         1.388       -         
spi0.tx_buffer_fulln_RNIGFGS_0[0]     LUT2      F        Out     1.099     2.487       -         
un1_N_2_0                             Net       -        -       1.021     -           8         
spi0.debug_8_i_a3[2]                  LUT2      I1       In      -         3.508       -         
spi0.debug_8_i_a3[2]                  LUT2      F        Out     1.099     4.607       -         
_mosi_2_sqmuxa_1                      Net       -        -       1.021     -           3         
spi0._mosi_16[0]                      LUT3      I0       In      -         5.628       -         
spi0._mosi_16[0]                      LUT3      F        Out     1.032     6.660       -         
_mosi_16[0]                           Net       -        -       0.000     -           1         
spi0._mosi[0]                         DFFPE     D        In      -         6.660       -         
=================================================================================================
Total path delay (propagation time + setup) of 6.793 is 3.730(54.9%) logic and 3.063(45.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport26></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack27></a>Starting Points with Worst Slack</a>
********************************

                                      Starting                                                          Arrival          
Instance                              Reference     Type     Pin     Net                                Time        Slack
                                      Clock                                                                              
-------------------------------------------------------------------------------------------------------------------------
spi0.charreceivedp_i[0]               System        INV      O       charreceived_i[0]                  0.000       6.160
clk_led_i_i                           System        INV      O       clk_led_i_i                        0.000       6.160
cnt2_i[0]                             System        INV      O       cnt2_i[0]                          0.000       6.160
internal_state_machine_RNO[0]         System        INV      O       debug_waiting_for_step_time5_i     0.000       6.160
spi0.state_RNIJQ3D[0]                 System        INV      O       state_i[0]                         0.000       6.160
spi0.tx_buffer_fulln_RNIGFGS_1[0]     System        INV      O       un1_N_2_0_i                        0.000       6.160
spi0.tx_buffer_fulln_i[0]             System        INV      O       tx_buffer_fulln_i[0]               0.000       6.160
spi0.tx_buffer_fullp_RNO[0]           System        INV      O       tx_buffer_fullp_i[0]               0.000       6.160
=========================================================================================================================


<a name=endingSlack28></a>Ending Points with Worst Slack</a>
******************************

                                   Starting                                                           Required          
Instance                           Reference     Type      Pin     Net                                Time         Slack
                                   Clock                                                                                
------------------------------------------------------------------------------------------------------------------------
spi0.charreceivedp[0]              System        DFFCE     D       charreceived_i[0]                  7.181        6.160
clk_led                            System        DFFCE     D       clk_led_i_i                        7.181        6.160
cnt2[0]                            System        DFFC      D       cnt2_i[0]                          7.181        6.160
spi0.debug_waiting_for_tx_data     System        DFFCE     CE      state_i[0]                         7.181        6.160
spi0.debug_waiting_for_tx_data     System        DFFCE     D       un1_N_2_0_i                        7.181        6.160
internal_state_machine[0]          System        DFFCE     CE      debug_waiting_for_step_time5_i     7.181        6.160
spi0.prescallerbuff[0]             System        DFFCE     CE      un1_N_2_0_i                        7.181        6.160
spi0.state[0]                      System        DFFCE     D       state_i[0]                         7.181        6.160
spi0.tx_buffer[0]                  System        DFFE      CE      un1_N_2_0_i                        7.181        6.160
spi0.tx_buffer[1]                  System        DFFE      CE      un1_N_2_0_i                        7.181        6.160
========================================================================================================================



<a name=worstPaths29></a>Worst Path Information</a>
<a href="C:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srr:srsfC:\fpga_led_tm1637\impl\synthesize\rev_1\fpga_led_tm1637.srs:fp:143140:143407:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      7.314
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.181

    - Propagation time:                      1.021
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.160

    Number of logic level(s):                0
    Starting point:                          spi0.charreceivedp_i[0] / O
    Ending point:                            spi0.charreceivedp[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            demo|clk_led_derived_clock [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                        Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
spi0.charreceivedp_i[0]     INV       O        Out     0.000     0.000       -         
charreceived_i[0]           Net       -        -       1.021     -           1         
spi0.charreceivedp[0]       DFFCE     D        In      -         1.021       -         
=======================================================================================
Total path delay (propagation time + setup) of 1.154 is 0.133(11.5%) logic and 1.021(88.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 195MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 193MB peak: 195MB)

---------------------------------------
<a name=resourceUsage30></a>Resource Usage Report for demo </a>

Mapping to part: gw1n_4lqfp144-6
Cell usage:
ALU             96 uses
DFF             1 use
DFFC            45 uses
DFFCE           61 uses
DFFE            14 uses
DFFPE           2 uses
GSR             1 use
INV             10 uses
MUX2_LUT5       11 uses
LUT2            72 uses
LUT3            41 uses
LUT4            44 uses

I/O ports: 15
I/O primitives: 15
IBUF           6 uses
OBUF           7 uses
TBUF           2 uses

I/O Register bits:                  0
Register bits not including I/Os:   123 of 3456 (3%)
Total load per clock:
   demo|clk_50M: 26
   demo|clk_led_derived_clock: 88
   demo|wr_spi_derived_clock[0]: 9

@S |Mapping Summary:
Total  LUTs: 157 (3%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 40MB peak: 195MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Mon Oct 22 22:49:21 2018

###########################################################]

</pre></samp></body></html>
