// Seed: 5883394
`define pp_7 (  pp_8  )  0
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  inout id_5;
  output id_4;
  input id_3;
  input id_2;
  input id_1;
  always @(posedge id_2) SystemTFIdentifier(id_2 - id_1, id_6);
  assign id_5 = id_6;
endmodule
