

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Fri Apr 25 01:07:58 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F46K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 12/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F46K22 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000FE0                     bsr             equ	4064
    48   000FE9                     fsr0            equ	4073
    49   000FEA                     fsr0h           equ	4074
    50   000FE9                     fsr0l           equ	4073
    51   000FE1                     fsr1            equ	4065
    52   000FE2                     fsr1h           equ	4066
    53   000FE1                     fsr1l           equ	4065
    54   000FD9                     fsr2            equ	4057
    55   000FDA                     fsr2h           equ	4058
    56   000FD9                     fsr2l           equ	4057
    57   000FEF                     indf0           equ	4079
    58   000FE7                     indf1           equ	4071
    59   000FDF                     indf2           equ	4063
    60   000FF2                     intcon          equ	4082
    61   000000                     nvmcon          equ	0
    62   000FF9                     pcl             equ	4089
    63   000FFA                     pclath          equ	4090
    64   000FFB                     pclatu          equ	4091
    65   000FEB                     plusw0          equ	4075
    66   000FE3                     plusw1          equ	4067
    67   000FDB                     plusw2          equ	4059
    68   000FED                     postdec0        equ	4077
    69   000FE5                     postdec1        equ	4069
    70   000FDD                     postdec2        equ	4061
    71   000FEE                     postinc0        equ	4078
    72   000FE6                     postinc1        equ	4070
    73   000FDE                     postinc2        equ	4062
    74   000FEC                     preinc0         equ	4076
    75   000FE4                     preinc1         equ	4068
    76   000FDC                     preinc2         equ	4060
    77   000FF3                     prod            equ	4083
    78   000FF4                     prodh           equ	4084
    79   000FF3                     prodl           equ	4083
    80   000FD8                     status          equ	4056
    81   000FF5                     tablat          equ	4085
    82   000FF6                     tblptr          equ	4086
    83   000FF7                     tblptrh         equ	4087
    84   000FF6                     tblptrl         equ	4086
    85   000FF8                     tblptru         equ	4088
    86   000FFD                     tosl            equ	4093
    87   000FE8                     wreg            equ	4072
    88   000F38                     ANSELA          equ	3896	;# 
    89   000F39                     ANSELB          equ	3897	;# 
    90   000F3A                     ANSELC          equ	3898	;# 
    91   000F3B                     ANSELD          equ	3899	;# 
    92   000F3C                     ANSELE          equ	3900	;# 
    93   000F3D                     PMD2            equ	3901	;# 
    94   000F3E                     PMD1            equ	3902	;# 
    95   000F3F                     PMD0            equ	3903	;# 
    96   000F40                     VREFCON2        equ	3904	;# 
    97   000F40                     DACCON1         equ	3904	;# 
    98   000F41                     VREFCON1        equ	3905	;# 
    99   000F41                     DACCON0         equ	3905	;# 
   100   000F42                     VREFCON0        equ	3906	;# 
   101   000F42                     FVRCON          equ	3906	;# 
   102   000F43                     CTMUICON        equ	3907	;# 
   103   000F43                     CTMUICONH       equ	3907	;# 
   104   000F44                     CTMUCONL        equ	3908	;# 
   105   000F44                     CTMUCON1        equ	3908	;# 
   106   000F45                     CTMUCONH        equ	3909	;# 
   107   000F45                     CTMUCON0        equ	3909	;# 
   108   000F46                     SRCON1          equ	3910	;# 
   109   000F47                     SRCON0          equ	3911	;# 
   110   000F48                     CCPTMRS1        equ	3912	;# 
   111   000F49                     CCPTMRS0        equ	3913	;# 
   112   000F4A                     T6CON           equ	3914	;# 
   113   000F4B                     PR6             equ	3915	;# 
   114   000F4C                     TMR6            equ	3916	;# 
   115   000F4D                     T5GCON          equ	3917	;# 
   116   000F4E                     T5CON           equ	3918	;# 
   117   000F4F                     TMR5            equ	3919	;# 
   118   000F4F                     TMR5L           equ	3919	;# 
   119   000F50                     TMR5H           equ	3920	;# 
   120   000F51                     T4CON           equ	3921	;# 
   121   000F52                     PR4             equ	3922	;# 
   122   000F53                     TMR4            equ	3923	;# 
   123   000F54                     CCP5CON         equ	3924	;# 
   124   000F55                     CCPR5           equ	3925	;# 
   125   000F55                     CCPR5L          equ	3925	;# 
   126   000F56                     CCPR5H          equ	3926	;# 
   127   000F57                     CCP4CON         equ	3927	;# 
   128   000F58                     CCPR4           equ	3928	;# 
   129   000F58                     CCPR4L          equ	3928	;# 
   130   000F59                     CCPR4H          equ	3929	;# 
   131   000F5A                     PSTR3CON        equ	3930	;# 
   132   000F5B                     ECCP3AS         equ	3931	;# 
   133   000F5B                     CCP3AS          equ	3931	;# 
   134   000F5C                     PWM3CON         equ	3932	;# 
   135   000F5D                     CCP3CON         equ	3933	;# 
   136   000F5E                     CCPR3           equ	3934	;# 
   137   000F5E                     CCPR3L          equ	3934	;# 
   138   000F5F                     CCPR3H          equ	3935	;# 
   139   000F60                     SLRCON          equ	3936	;# 
   140   000F61                     WPUB            equ	3937	;# 
   141   000F62                     IOCB            equ	3938	;# 
   142   000F63                     PSTR2CON        equ	3939	;# 
   143   000F64                     ECCP2AS         equ	3940	;# 
   144   000F64                     CCP2AS          equ	3940	;# 
   145   000F65                     PWM2CON         equ	3941	;# 
   146   000F66                     CCP2CON         equ	3942	;# 
   147   000F67                     CCPR2           equ	3943	;# 
   148   000F67                     CCPR2L          equ	3943	;# 
   149   000F68                     CCPR2H          equ	3944	;# 
   150   000F69                     SSP2CON3        equ	3945	;# 
   151   000F6A                     SSP2MSK         equ	3946	;# 
   152   000F6B                     SSP2CON2        equ	3947	;# 
   153   000F6C                     SSP2CON1        equ	3948	;# 
   154   000F6D                     SSP2STAT        equ	3949	;# 
   155   000F6E                     SSP2ADD         equ	3950	;# 
   156   000F6F                     SSP2BUF         equ	3951	;# 
   157   000F70                     BAUDCON2        equ	3952	;# 
   158   000F70                     BAUD2CON        equ	3952	;# 
   159   000F71                     RCSTA2          equ	3953	;# 
   160   000F71                     RC2STA          equ	3953	;# 
   161   000F72                     TXSTA2          equ	3954	;# 
   162   000F72                     TX2STA          equ	3954	;# 
   163   000F73                     TXREG2          equ	3955	;# 
   164   000F73                     TX2REG          equ	3955	;# 
   165   000F74                     RCREG2          equ	3956	;# 
   166   000F74                     RC2REG          equ	3956	;# 
   167   000F75                     SPBRG2          equ	3957	;# 
   168   000F75                     SP2BRG          equ	3957	;# 
   169   000F76                     SPBRGH2         equ	3958	;# 
   170   000F76                     SP2BRGH         equ	3958	;# 
   171   000F77                     CM2CON1         equ	3959	;# 
   172   000F77                     CM12CON         equ	3959	;# 
   173   000F78                     CM2CON0         equ	3960	;# 
   174   000F78                     CM2CON          equ	3960	;# 
   175   000F79                     CM1CON0         equ	3961	;# 
   176   000F79                     CM1CON          equ	3961	;# 
   177   000F7A                     PIE4            equ	3962	;# 
   178   000F7B                     PIR4            equ	3963	;# 
   179   000F7C                     IPR4            equ	3964	;# 
   180   000F7D                     PIE5            equ	3965	;# 
   181   000F7E                     PIR5            equ	3966	;# 
   182   000F7F                     IPR5            equ	3967	;# 
   183   000F80                     PORTA           equ	3968	;# 
   184   000F81                     PORTB           equ	3969	;# 
   185   000F82                     PORTC           equ	3970	;# 
   186   000F83                     PORTD           equ	3971	;# 
   187   000F84                     PORTE           equ	3972	;# 
   188   000F89                     LATA            equ	3977	;# 
   189   000F8A                     LATB            equ	3978	;# 
   190   000F8B                     LATC            equ	3979	;# 
   191   000F8C                     LATD            equ	3980	;# 
   192   000F8D                     LATE            equ	3981	;# 
   193   000F92                     TRISA           equ	3986	;# 
   194   000F92                     DDRA            equ	3986	;# 
   195   000F93                     TRISB           equ	3987	;# 
   196   000F93                     DDRB            equ	3987	;# 
   197   000F94                     TRISC           equ	3988	;# 
   198   000F94                     DDRC            equ	3988	;# 
   199   000F95                     TRISD           equ	3989	;# 
   200   000F95                     DDRD            equ	3989	;# 
   201   000F96                     TRISE           equ	3990	;# 
   202   000F96                     DDRE            equ	3990	;# 
   203   000F9B                     OSCTUNE         equ	3995	;# 
   204   000F9C                     HLVDCON         equ	3996	;# 
   205   000F9C                     LVDCON          equ	3996	;# 
   206   000F9D                     PIE1            equ	3997	;# 
   207   000F9E                     PIR1            equ	3998	;# 
   208   000F9F                     IPR1            equ	3999	;# 
   209   000FA0                     PIE2            equ	4000	;# 
   210   000FA1                     PIR2            equ	4001	;# 
   211   000FA2                     IPR2            equ	4002	;# 
   212   000FA3                     PIE3            equ	4003	;# 
   213   000FA4                     PIR3            equ	4004	;# 
   214   000FA5                     IPR3            equ	4005	;# 
   215   000FA6                     EECON1          equ	4006	;# 
   216   000FA7                     EECON2          equ	4007	;# 
   217   000FA8                     EEDATA          equ	4008	;# 
   218   000FA9                     EEADR           equ	4009	;# 
   219   000FAA                     EEADRH          equ	4010	;# 
   220   000FAB                     RCSTA1          equ	4011	;# 
   221   000FAB                     RCSTA           equ	4011	;# 
   222   000FAB                     RC1STA          equ	4011	;# 
   223   000FAC                     TXSTA1          equ	4012	;# 
   224   000FAC                     TXSTA           equ	4012	;# 
   225   000FAC                     TX1STA          equ	4012	;# 
   226   000FAD                     TXREG1          equ	4013	;# 
   227   000FAD                     TXREG           equ	4013	;# 
   228   000FAD                     TX1REG          equ	4013	;# 
   229   000FAE                     RCREG1          equ	4014	;# 
   230   000FAE                     RCREG           equ	4014	;# 
   231   000FAE                     RC1REG          equ	4014	;# 
   232   000FAF                     SPBRG1          equ	4015	;# 
   233   000FAF                     SPBRG           equ	4015	;# 
   234   000FAF                     SP1BRG          equ	4015	;# 
   235   000FB0                     SPBRGH1         equ	4016	;# 
   236   000FB0                     SPBRGH          equ	4016	;# 
   237   000FB0                     SP1BRGH         equ	4016	;# 
   238   000FB1                     T3CON           equ	4017	;# 
   239   000FB2                     TMR3            equ	4018	;# 
   240   000FB2                     TMR3L           equ	4018	;# 
   241   000FB3                     TMR3H           equ	4019	;# 
   242   000FB4                     T3GCON          equ	4020	;# 
   243   000FB6                     ECCP1AS         equ	4022	;# 
   244   000FB6                     ECCPAS          equ	4022	;# 
   245   000FB7                     PWM1CON         equ	4023	;# 
   246   000FB7                     PWMCON          equ	4023	;# 
   247   000FB8                     BAUDCON1        equ	4024	;# 
   248   000FB8                     BAUDCON         equ	4024	;# 
   249   000FB8                     BAUDCTL         equ	4024	;# 
   250   000FB8                     BAUD1CON        equ	4024	;# 
   251   000FB9                     PSTR1CON        equ	4025	;# 
   252   000FB9                     PSTRCON         equ	4025	;# 
   253   000FBA                     T2CON           equ	4026	;# 
   254   000FBB                     PR2             equ	4027	;# 
   255   000FBC                     TMR2            equ	4028	;# 
   256   000FBD                     CCP1CON         equ	4029	;# 
   257   000FBE                     CCPR1           equ	4030	;# 
   258   000FBE                     CCPR1L          equ	4030	;# 
   259   000FBF                     CCPR1H          equ	4031	;# 
   260   000FC0                     ADCON2          equ	4032	;# 
   261   000FC1                     ADCON1          equ	4033	;# 
   262   000FC2                     ADCON0          equ	4034	;# 
   263   000FC3                     ADRES           equ	4035	;# 
   264   000FC3                     ADRESL          equ	4035	;# 
   265   000FC4                     ADRESH          equ	4036	;# 
   266   000FC5                     SSP1CON2        equ	4037	;# 
   267   000FC5                     SSPCON2         equ	4037	;# 
   268   000FC6                     SSP1CON1        equ	4038	;# 
   269   000FC6                     SSPCON1         equ	4038	;# 
   270   000FC7                     SSP1STAT        equ	4039	;# 
   271   000FC7                     SSPSTAT         equ	4039	;# 
   272   000FC8                     SSP1ADD         equ	4040	;# 
   273   000FC8                     SSPADD          equ	4040	;# 
   274   000FC9                     SSP1BUF         equ	4041	;# 
   275   000FC9                     SSPBUF          equ	4041	;# 
   276   000FCA                     SSP1MSK         equ	4042	;# 
   277   000FCA                     SSPMSK          equ	4042	;# 
   278   000FCB                     SSP1CON3        equ	4043	;# 
   279   000FCB                     SSPCON3         equ	4043	;# 
   280   000FCC                     T1GCON          equ	4044	;# 
   281   000FCD                     T1CON           equ	4045	;# 
   282   000FCE                     TMR1            equ	4046	;# 
   283   000FCE                     TMR1L           equ	4046	;# 
   284   000FCF                     TMR1H           equ	4047	;# 
   285   000FD0                     RCON            equ	4048	;# 
   286   000FD1                     WDTCON          equ	4049	;# 
   287   000FD2                     OSCCON2         equ	4050	;# 
   288   000FD3                     OSCCON          equ	4051	;# 
   289   000FD5                     T0CON           equ	4053	;# 
   290   000FD6                     TMR0            equ	4054	;# 
   291   000FD6                     TMR0L           equ	4054	;# 
   292   000FD7                     TMR0H           equ	4055	;# 
   293   000FD8                     STATUS          equ	4056	;# 
   294   000FD9                     FSR2            equ	4057	;# 
   295   000FD9                     FSR2L           equ	4057	;# 
   296   000FDA                     FSR2H           equ	4058	;# 
   297   000FDB                     PLUSW2          equ	4059	;# 
   298   000FDC                     PREINC2         equ	4060	;# 
   299   000FDD                     POSTDEC2        equ	4061	;# 
   300   000FDE                     POSTINC2        equ	4062	;# 
   301   000FDF                     INDF2           equ	4063	;# 
   302   000FE0                     BSR             equ	4064	;# 
   303   000FE1                     FSR1            equ	4065	;# 
   304   000FE1                     FSR1L           equ	4065	;# 
   305   000FE2                     FSR1H           equ	4066	;# 
   306   000FE3                     PLUSW1          equ	4067	;# 
   307   000FE4                     PREINC1         equ	4068	;# 
   308   000FE5                     POSTDEC1        equ	4069	;# 
   309   000FE6                     POSTINC1        equ	4070	;# 
   310   000FE7                     INDF1           equ	4071	;# 
   311   000FE8                     WREG            equ	4072	;# 
   312   000FE9                     FSR0            equ	4073	;# 
   313   000FE9                     FSR0L           equ	4073	;# 
   314   000FEA                     FSR0H           equ	4074	;# 
   315   000FEB                     PLUSW0          equ	4075	;# 
   316   000FEC                     PREINC0         equ	4076	;# 
   317   000FED                     POSTDEC0        equ	4077	;# 
   318   000FEE                     POSTINC0        equ	4078	;# 
   319   000FEF                     INDF0           equ	4079	;# 
   320   000FF0                     INTCON3         equ	4080	;# 
   321   000FF1                     INTCON2         equ	4081	;# 
   322   000FF2                     INTCON          equ	4082	;# 
   323   000FF3                     PROD            equ	4083	;# 
   324   000FF3                     PRODL           equ	4083	;# 
   325   000FF4                     PRODH           equ	4084	;# 
   326   000FF5                     TABLAT          equ	4085	;# 
   327   000FF6                     TBLPTR          equ	4086	;# 
   328   000FF6                     TBLPTRL         equ	4086	;# 
   329   000FF7                     TBLPTRH         equ	4087	;# 
   330   000FF8                     TBLPTRU         equ	4088	;# 
   331   000FF9                     PCLAT           equ	4089	;# 
   332   000FF9                     PC              equ	4089	;# 
   333   000FF9                     PCL             equ	4089	;# 
   334   000FFA                     PCLATH          equ	4090	;# 
   335   000FFB                     PCLATU          equ	4091	;# 
   336   000FFC                     STKPTR          equ	4092	;# 
   337   000FFD                     TOS             equ	4093	;# 
   338   000FFD                     TOSL            equ	4093	;# 
   339   000FFE                     TOSH            equ	4094	;# 
   340   000FFF                     TOSU            equ	4095	;# 
   341   000F89                     _LATAbits       set	3977
   342   000F92                     _TRISAbits      set	3986
   343   000F9B                     _OSCTUNE        set	3995
   344   000FD3                     _OSCCON         set	4051
   345                           
   346                           ; #config settings
   347                           
   348                           	psect	cinit
   349   001048                     __pcinit:
   350                           	callstack 0
   351   001048                     start_initialization:
   352                           	callstack 0
   353   001048                     __initialization:
   354                           	callstack 0
   355   001048                     end_of_initialization:
   356                           	callstack 0
   357   001048                     __end_of__initialization:
   358                           	callstack 0
   359   001048  0100               	movlb	0
   360   00104A  EF01  F008         	goto	_main	;jump to C main() function
   361                           
   362                           	psect	cstackCOMRAM
   363   000001                     __pcstackCOMRAM:
   364                           	callstack 0
   365   000001                     ??_main:
   366                           
   367                           ; 1 bytes @ 0x0
   368   000001                     	ds	2
   369                           
   370 ;;
   371 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   372 ;;
   373 ;; *************** function _main *****************
   374 ;; Defined at:
   375 ;;		line 8 in file "main.c"
   376 ;; Parameters:    Size  Location     Type
   377 ;;		None
   378 ;; Auto vars:     Size  Location     Type
   379 ;;		None
   380 ;; Return value:  Size  Location     Type
   381 ;;                  1    wreg      void 
   382 ;; Registers used:
   383 ;;		wreg, status,2
   384 ;; Tracked objects:
   385 ;;		On entry : 0/0
   386 ;;		On exit  : 0/0
   387 ;;		Unchanged: 0/0
   388 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   389 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   390 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   391 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   392 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   393 ;;Total ram usage:        2 bytes
   394 ;; This function calls:
   395 ;;		Nothing
   396 ;; This function is called by:
   397 ;;		Startup code after reset
   398 ;; This function uses a non-reentrant model
   399 ;;
   400                           
   401                           	psect	text0
   402   001002                     __ptext0:
   403                           	callstack 0
   404   001002                     _main:
   405                           	callstack 31
   406   001002                     
   407                           ;main.c: 10:     OSCCON = 0b01110000;
   408   001002  0E70               	movlw	112
   409   001004  6ED3               	movwf	211,c	;volatile
   410                           
   411                           ;main.c: 11:     OSCTUNE= 0b01000000;
   412   001006  0E40               	movlw	64
   413   001008  6E9B               	movwf	155,c	;volatile
   414   00100A                     
   415                           ;main.c: 13:     TRISAbits.TRISA4 = 0;
   416   00100A  9892               	bcf	146,4,c	;volatile
   417   00100C                     l698:
   418                           
   419                           ;main.c: 16:         LATAbits.LATA4 = 1;
   420   00100C  8889               	bsf	137,4,c	;volatile
   421   00100E                     
   422                           ;main.c: 17:         _delay((unsigned long)((1000)*(64000000/4000.0)));
   423   00100E  0E52               	movlw	82
   424   001010  6E02               	movwf	(??_main+1)^0,c
   425   001012  0E2B               	movlw	43
   426   001014  6E01               	movwf	??_main^0,c
   427   001016  0E00               	movlw	0
   428   001018                     u17:
   429   001018  2EE8               	decfsz	wreg,f,c
   430   00101A  D7FE               	bra	u17
   431   00101C  2E01               	decfsz	??_main^0,f,c
   432   00101E  D7FC               	bra	u17
   433   001020  2E02               	decfsz	(??_main+1)^0,f,c
   434   001022  D7FA               	bra	u17
   435   001024  D000               	nop2	
   436   001026                     
   437                           ;main.c: 19:         LATAbits.LATA4 = 0;
   438   001026  9889               	bcf	137,4,c	;volatile
   439   001028                     
   440                           ;main.c: 20:         _delay((unsigned long)((1000)*(64000000/4000.0)));
   441   001028  0E52               	movlw	82
   442   00102A  6E02               	movwf	(??_main+1)^0,c
   443   00102C  0E2B               	movlw	43
   444   00102E  6E01               	movwf	??_main^0,c
   445   001030  0E00               	movlw	0
   446   001032                     u27:
   447   001032  2EE8               	decfsz	wreg,f,c
   448   001034  D7FE               	bra	u27
   449   001036  2E01               	decfsz	??_main^0,f,c
   450   001038  D7FC               	bra	u27
   451   00103A  2E02               	decfsz	(??_main+1)^0,f,c
   452   00103C  D7FA               	bra	u27
   453   00103E  D000               	nop2	
   454   001040  EF06  F008         	goto	l698
   455   001044  EFFE  F07F         	goto	start
   456   001048                     __end_of_main:
   457                           	callstack 0
   458                           
   459                           	psect	smallconst
   460   001000                     __psmallconst:
   461                           	callstack 0
   462   001000  00                 	db	0
   463   001001  00                 	db	0	; dummy byte at the end
   464   001000                     __smallconst    set	__psmallconst
   465   001000                     __mediumconst   set	__psmallconst
   466   000000                     __activetblptr  equ	0
   467                           
   468                           	psect	rparam
   469   000001                     ___rparam_used  equ	1
   470   000000                     ___param_bank   equ	0
   471   000000                     __Lparam        equ	__Lrparam
   472   000000                     __Hparam        equ	__Hrparam
   473                           
   474                           	psect	config
   475                           
   476                           ; Padding undefined space
   477   300000                     	org	3145728
   478   300000  FF                 	db	255
   479                           
   480                           ;Config register CONFIG1H @ 0x300001
   481                           ;	Oscillator Selection bits
   482                           ;	FOSC = INTIO67, Internal oscillator block
   483                           ;	4X PLL Enable
   484                           ;	PLLCFG = ON, Oscillator multiplied by 4
   485                           ;	Primary clock enable bit
   486                           ;	PRICLKEN = ON, Primary clock is always enabled
   487                           ;	Fail-Safe Clock Monitor Enable bit
   488                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   489                           ;	Internal/External Oscillator Switchover bit
   490                           ;	IESO = OFF, Oscillator Switchover mode disabled
   491   300001                     	org	3145729
   492   300001  38                 	db	56
   493                           
   494                           ;Config register CONFIG2L @ 0x300002
   495                           ;	Power-up Timer Enable bit
   496                           ;	PWRTEN = ON, Power up timer enabled
   497                           ;	Brown-out Reset Enable bits
   498                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   499                           ;	Brown Out Reset Voltage bits
   500                           ;	BORV = 250, VBOR set to 2.50 V nominal
   501   300002                     	org	3145730
   502   300002  0E                 	db	14
   503                           
   504                           ;Config register CONFIG2H @ 0x300003
   505                           ;	Watchdog Timer Enable bits
   506                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   507                           ;	Watchdog Timer Postscale Select bits
   508                           ;	WDTPS = 32768, 1:32768
   509   300003                     	org	3145731
   510   300003  3C                 	db	60
   511                           
   512                           ; Padding undefined space
   513   300004                     	org	3145732
   514   300004  FF                 	db	255
   515                           
   516                           ;Config register CONFIG3H @ 0x300005
   517                           ;	CCP2 MUX bit
   518                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   519                           ;	PORTB A/D Enable bit
   520                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
   521                           ;	P3A/CCP3 Mux bit
   522                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   523                           ;	HFINTOSC Fast Start-up
   524                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
   525                           ;	Timer3 Clock input mux bit
   526                           ;	T3CMX = PORTC0, T3CKI is on RC0
   527                           ;	ECCP2 B output mux bit
   528                           ;	P2BMX = PORTD2, P2B is on RD2
   529                           ;	MCLR Pin Enable bit
   530                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   531   300005                     	org	3145733
   532   300005  BF                 	db	191
   533                           
   534                           ;Config register CONFIG4L @ 0x300006
   535                           ;	Stack Full/Underflow Reset Enable bit
   536                           ;	STVREN = ON, Stack full/underflow will cause Reset
   537                           ;	Single-Supply ICSP Enable bit
   538                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
   539                           ;	Extended Instruction Set Enable bit
   540                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   541                           ;	Background Debug
   542                           ;	DEBUG = 0x1, unprogrammed default
   543   300006                     	org	3145734
   544   300006  85                 	db	133
   545                           
   546                           ; Padding undefined space
   547   300007                     	org	3145735
   548   300007  FF                 	db	255
   549                           
   550                           ;Config register CONFIG5L @ 0x300008
   551                           ;	Code Protection Block 0
   552                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   553                           ;	Code Protection Block 1
   554                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   555                           ;	Code Protection Block 2
   556                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   557                           ;	Code Protection Block 3
   558                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   559   300008                     	org	3145736
   560   300008  0F                 	db	15
   561                           
   562                           ;Config register CONFIG5H @ 0x300009
   563                           ;	Boot Block Code Protection bit
   564                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   565                           ;	Data EEPROM Code Protection bit
   566                           ;	CPD = OFF, Data EEPROM not code-protected
   567   300009                     	org	3145737
   568   300009  C0                 	db	192
   569                           
   570                           ;Config register CONFIG6L @ 0x30000A
   571                           ;	Write Protection Block 0
   572                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   573                           ;	Write Protection Block 1
   574                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   575                           ;	Write Protection Block 2
   576                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   577                           ;	Write Protection Block 3
   578                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   579   30000A                     	org	3145738
   580   30000A  0F                 	db	15
   581                           
   582                           ;Config register CONFIG6H @ 0x30000B
   583                           ;	Configuration Register Write Protection bit
   584                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   585                           ;	Boot Block Write Protection bit
   586                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   587                           ;	Data EEPROM Write Protection bit
   588                           ;	WRTD = OFF, Data EEPROM not write-protected
   589   30000B                     	org	3145739
   590   30000B  E0                 	db	224
   591                           
   592                           ;Config register CONFIG7L @ 0x30000C
   593                           ;	Table Read Protection Block 0
   594                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   595                           ;	Table Read Protection Block 1
   596                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   597                           ;	Table Read Protection Block 2
   598                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   599                           ;	Table Read Protection Block 3
   600                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   601   30000C                     	org	3145740
   602   30000C  0F                 	db	15
   603                           
   604                           ;Config register CONFIG7H @ 0x30000D
   605                           ;	Boot Block Table Read Protection bit
   606                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   607   30000D                     	org	3145741
   608   30000D  40                 	db	64
   609                           tosu	equ	0xFFF
   610                           tosh	equ	0xFFE
   611                           tosl	equ	0xFFD
   612                           stkptr	equ	0xFFC
   613                           pclatu	equ	0xFFB
   614                           pclath	equ	0xFFA
   615                           pcl	equ	0xFF9
   616                           tblptru	equ	0xFF8
   617                           tblptrh	equ	0xFF7
   618                           tblptrl	equ	0xFF6
   619                           tablat	equ	0xFF5
   620                           prodh	equ	0xFF4
   621                           prodl	equ	0xFF3
   622                           indf0	equ	0xFEF
   623                           postinc0	equ	0xFEE
   624                           postdec0	equ	0xFED
   625                           preinc0	equ	0xFEC
   626                           plusw0	equ	0xFEB
   627                           fsr0h	equ	0xFEA
   628                           fsr0l	equ	0xFE9
   629                           wreg	equ	0xFE8
   630                           indf1	equ	0xFE7
   631                           postinc1	equ	0xFE6
   632                           postdec1	equ	0xFE5
   633                           preinc1	equ	0xFE4
   634                           plusw1	equ	0xFE3
   635                           fsr1h	equ	0xFE2
   636                           fsr1l	equ	0xFE1
   637                           bsr	equ	0xFE0
   638                           indf2	equ	0xFDF
   639                           postinc2	equ	0xFDE
   640                           postdec2	equ	0xFDD
   641                           preinc2	equ	0xFDC
   642                           plusw2	equ	0xFDB
   643                           fsr2h	equ	0xFDA
   644                           fsr2l	equ	0xFD9
   645                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15           56      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBANK8           256      0       0      0.0%
BITBANK9           256      0       0      0.0%
BITBANK10          256      0       0      0.0%
BITBANK11          256      0       0      0.0%
BITBANK12          256      0       0      0.0%
BITBANK13          256      0       0      0.0%
BITBANK14          256      0       0      0.0%
BITBANK15           56      0       0      0.0%
BITBIGSFRh         118      0       0      0.0%
BITBIGSFRl          81      0       0      0.0%
COMRAM              95      2       2      2.1%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BANK8              256      0       0      0.0%
BANK9              256      0       0      0.0%
BANK10             256      0       0      0.0%
BANK11             256      0       0      0.0%
BANK12             256      0       0      0.0%
BANK13             256      0       0      0.0%
BANK14             256      0       0      0.0%
BANK15              56      0       0      0.0%
BIGRAM            3895      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Fri Apr 25 01:07:58 2025

                     u17 1018                       u27 1032                      l700 100E  
                    l702 1026                      l704 1028                      l694 1002  
                    l696 100A                      l698 100C                      wreg 0FE8  
                   _main 1002                     start FFFC             ___param_bank 0000  
                  ?_main 0001          __initialization 1048             __end_of_main 1048  
                 ??_main 0001            __activetblptr 0000                   _OSCCON 0FD3  
                 isa$std 0001             __mediumconst 1000               __accesstop 0060  
__end_of__initialization 1048            ___rparam_used 0001           __pcstackCOMRAM 0001  
                _OSCTUNE 0F9B                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 1000                  __pcinit 1048                  __ramtop 1000  
                __ptext0 1002     end_of_initialization 1048                _TRISAbits 0F92  
    start_initialization 1048              __smallconst 1000                 _LATAbits 0F89  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
