time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
2,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
2,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
4,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
4,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
6,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
6,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '1']",[],"[None, None]","[None, None]"
6,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]","[None, None]"
6,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']","[None, None]"
8,3 added to ready queue,enqueue,3,,['3'],[],"['2', '1']","[None, None]"
8,4 added to ready queue,enqueue,4,,"['3', '4']",[],"['2', '1']","[None, None]"
8,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '4', '2']",[],"[None, '1']","[None, None]"
8,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['3', '4', '2']",['1'],"[None, None]","[None, None]"
8,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['4', '2']",['1'],"['3', None]","[None, None]"
8,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['2'],['1'],"['3', '4']","[None, None]"
8,1 dispatched to IO0,dispatch_io,1,IO0,['2'],[],"['3', '4']","['1', None]"
10,5 added to ready queue,enqueue,5,,"['2', '5']",[],"['3', '4']","['1', None]"
10,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '5', '3']",[],"[None, '4']","['1', None]"
10,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['2', '5', '3']",['4'],"[None, None]","['1', None]"
10,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '3']",['4'],"['2', None]","['1', None]"
10,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['3'],['4'],"['2', '5']","['1', None]"
10,4 dispatched to IO1,dispatch_io,4,IO1,['3'],[],"['2', '5']","['1', '4']"
11,2 finished CPU → wait queue,cpu_to_io,2,CPU0,['3'],['2'],"[None, '5']","['1', '4']"
11,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],['2'],"['3', '5']","['1', '4']"
12,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],"['2', '3']","[None, '5']","['1', '4']"
12,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['2', '3']","[None, None]","['1', '4']"
12,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['2', '3']","['5', None]","['1', '4']"
13,6 added to ready queue,enqueue,6,,['6'],"['2', '3']","['5', None]","['1', '4']"
13,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['2', '3']","['5', '6']","['1', '4']"
14,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['2', '3']","[None, '6']","['1', '4']"
14,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['2', '3']","['5', '6']","['1', '4']"
15,7 added to ready queue,enqueue,7,,['7'],"['2', '3']","['5', '6']","['1', '4']"
15,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '6']","['2', '3']","['5', None]","['1', '4']"
15,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['6'],"['2', '3']","['5', '7']","['1', '4']"
16,8 added to ready queue,enqueue,8,,"['6', '8']","['2', '3']","['5', '7']","['1', '4']"
16,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '8', '5']","['2', '3']","[None, '7']","['1', '4']"
16,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '5']","['2', '3']","['6', '7']","['1', '4']"
17,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '5', '7']","['2', '3']","['6', None]","['1', '4']"
17,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '7']","['2', '3']","['6', '8']","['1', '4']"
18,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '7', '6']","['2', '3']","[None, '8']","['1', '4']"
18,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '6']","['2', '3']","['5', '8']","['1', '4']"
19,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['7', '6', '8']","['2', '3']","['5', None]","['1', '4']"
19,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['6', '8']","['2', '3']","['5', '7']","['1', '4']"
20,9 added to ready queue,enqueue,9,,"['6', '8', '9']","['2', '3']","['5', '7']","['1', '4']"
20,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '8', '9', '5']","['2', '3']","[None, '7']","['1', '4']"
20,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '9', '5']","['2', '3']","['6', '7']","['1', '4']"
21,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '9', '5', '7']","['2', '3']","['6', None]","['1', '4']"
21,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '5', '7']","['2', '3']","['6', '8']","['1', '4']"
22,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['9', '5', '7', '6']","['2', '3']","[None, '8']","['1', '4']"
22,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '7', '6']","['2', '3']","['9', '8']","['1', '4']"
23,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '7', '6', '8']","['2', '3']","['9', None]","['1', '4']"
23,4 finished I/O → ready queue,io_to_ready,4,IO1,"['5', '7', '6', '8', '4']","['2', '3']","['9', None]","['1', None]"
23,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '6', '8', '4']","['2', '3']","['9', '5']","['1', None]"
23,2 dispatched to IO1,dispatch_io,2,IO1,"['7', '6', '8', '4']",['3'],"['9', '5']","['1', '2']"
24,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['7', '6', '8', '4', '9']",['3'],"[None, '5']","['1', '2']"
24,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '8', '4', '9']",['3'],"['7', '5']","['1', '2']"
25,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '8', '4', '9', '5']",['3'],"['7', None]","['1', '2']"
25,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '4', '9', '5']",['3'],"['7', '6']","['1', '2']"
26,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['8', '4', '9', '5', '7']",['3'],"[None, '6']","['1', '2']"
26,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '9', '5', '7']",['3'],"['8', '6']","['1', '2']"
27,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '9', '5', '7', '6']",['3'],"['8', None]","['1', '2']"
27,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '5', '7', '6']",['3'],"['8', '4']","['1', '2']"
28,10 added to ready queue,enqueue,10,,"['9', '5', '7', '6', '10']",['3'],"['8', '4']","['1', '2']"
28,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '5', '7', '6', '10', '8']",['3'],"[None, '4']","['1', '2']"
28,2 finished I/O → ready queue,io_to_ready,2,IO1,"['9', '5', '7', '6', '10', '8', '2']",['3'],"[None, '4']","['1', None]"
28,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '7', '6', '10', '8', '2']",['3'],"['9', '4']","['1', None]"
28,3 dispatched to IO1,dispatch_io,3,IO1,"['5', '7', '6', '10', '8', '2']",[],"['9', '4']","['1', '3']"
29,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '7', '6', '10', '8', '2', '4']",[],"['9', None]","['1', '3']"
29,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '6', '10', '8', '2', '4']",[],"['9', '5']","['1', '3']"
30,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['7', '6', '10', '8', '2', '4', '9']",[],"[None, '5']","['1', '3']"
30,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['6', '10', '8', '2', '4', '9']",[],"['7', '5']","['1', '3']"
31,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['6', '10', '8', '2', '4', '9']",['7'],"[None, '5']","['1', '3']"
31,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['6', '10', '8', '2', '4', '9']","['7', '5']","[None, None]","['1', '3']"
31,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '8', '2', '4', '9']","['7', '5']","['6', None]","['1', '3']"
31,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '2', '4', '9']","['7', '5']","['6', '10']","['1', '3']"
32,3 finished I/O → ready queue,io_to_ready,3,IO1,"['8', '2', '4', '9', '3']","['7', '5']","['6', '10']","['1', None]"
32,7 dispatched to IO1,dispatch_io,7,IO1,"['8', '2', '4', '9', '3']",['5'],"['6', '10']","['1', '7']"
33,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '2', '4', '9', '3', '6']",['5'],"[None, '10']","['1', '7']"
33,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['8', '2', '4', '9', '3', '6', '10']",['5'],"[None, None]","['1', '7']"
33,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '4', '9', '3', '6', '10']",['5'],"['8', None]","['1', '7']"
33,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '9', '3', '6', '10']",['5'],"['8', '2']","['1', '7']"
34,1 finished I/O → ready queue,io_to_ready,1,IO0,"['4', '9', '3', '6', '10', '1']",['5'],"['8', '2']","[None, '7']"
34,5 dispatched to IO0,dispatch_io,5,IO0,"['4', '9', '3', '6', '10', '1']",[],"['8', '2']","['5', '7']"
35,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['4', '9', '3', '6', '10', '1']",['8'],"[None, '2']","['5', '7']"
35,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '9', '3', '6', '10', '1', '2']",['8'],"[None, None]","['5', '7']"
35,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '3', '6', '10', '1', '2']",['8'],"['4', None]","['5', '7']"
35,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '6', '10', '1', '2']",['8'],"['4', '9']","['5', '7']"
37,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '6', '10', '1', '2', '4']",['8'],"[None, '9']","['5', '7']"
37,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['3', '6', '10', '1', '2', '4', '9']",['8'],"[None, None]","['5', '7']"
37,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '10', '1', '2', '4', '9']",['8'],"['3', None]","['5', '7']"
37,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '1', '2', '4', '9']",['8'],"['3', '6']","['5', '7']"
39,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['10', '1', '2', '4', '9', '3']",['8'],"[None, '6']","['5', '7']"
39,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['10', '1', '2', '4', '9', '3', '6']",['8'],"[None, None]","['5', '7']"
39,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '2', '4', '9', '3', '6']",['8'],"['10', None]","['5', '7']"
39,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['2', '4', '9', '3', '6']",['8'],"['10', '1']","['5', '7']"
41,11 added to ready queue,enqueue,11,,"['2', '4', '9', '3', '6', '11']",['8'],"['10', '1']","['5', '7']"
41,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['2', '4', '9', '3', '6', '11', '10']",['8'],"[None, '1']","['5', '7']"
41,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '4', '9', '3', '6', '11', '10', '1']",['8'],"[None, None]","['5', '7']"
41,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '9', '3', '6', '11', '10', '1']",['8'],"['2', None]","['5', '7']"
41,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '3', '6', '11', '10', '1']",['8'],"['2', '4']","['5', '7']"
42,12 added to ready queue,enqueue,12,,"['9', '3', '6', '11', '10', '1', '12']",['8'],"['2', '4']","['5', '7']"
42,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['9', '3', '6', '11', '10', '1', '12', '2']",['8'],"[None, '4']","['5', '7']"
42,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['9', '3', '6', '11', '10', '1', '12', '2', '4']",['8'],"[None, None]","['5', '7']"
42,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '6', '11', '10', '1', '12', '2', '4']",['8'],"['9', None]","['5', '7']"
42,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['6', '11', '10', '1', '12', '2', '4']",['8'],"['9', '3']","['5', '7']"
44,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['6', '11', '10', '1', '12', '2', '4', '9']",['8'],"[None, '3']","['5', '7']"
44,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['6', '11', '10', '1', '12', '2', '4', '9']","['8', '3']","[None, None]","['5', '7']"
44,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '10', '1', '12', '2', '4', '9']","['8', '3']","['6', None]","['5', '7']"
44,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['10', '1', '12', '2', '4', '9']","['8', '3']","['6', '11']","['5', '7']"
46,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '1', '12', '2', '4', '9', '6']","['8', '3']","[None, '11']","['5', '7']"
46,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['10', '1', '12', '2', '4', '9', '6', '11']","['8', '3']","[None, None]","['5', '7']"
46,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '12', '2', '4', '9', '6', '11']","['8', '3']","['10', None]","['5', '7']"
46,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '2', '4', '9', '6', '11']","['8', '3']","['10', '1']","['5', '7']"
48,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['12', '2', '4', '9', '6', '11', '10']","['8', '3']","[None, '1']","['5', '7']"
48,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['12', '2', '4', '9', '6', '11', '10', '1']","['8', '3']","[None, None]","['5', '7']"
48,5 finished I/O → ready queue,io_to_ready,5,IO0,"['12', '2', '4', '9', '6', '11', '10', '1', '5']","['8', '3']","[None, None]","[None, '7']"
48,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '4', '9', '6', '11', '10', '1', '5']","['8', '3']","['12', None]","[None, '7']"
48,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '9', '6', '11', '10', '1', '5']","['8', '3']","['12', '2']","[None, '7']"
48,8 dispatched to IO0,dispatch_io,8,IO0,"['4', '9', '6', '11', '10', '1', '5']",['3'],"['12', '2']","['8', '7']"
49,13 added to ready queue,enqueue,13,,"['4', '9', '6', '11', '10', '1', '5', '13']",['3'],"['12', '2']","['8', '7']"
50,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['4', '9', '6', '11', '10', '1', '5', '13', '12']",['3'],"[None, '2']","['8', '7']"
50,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '9', '6', '11', '10', '1', '5', '13', '12', '2']",['3'],"[None, None]","['8', '7']"
50,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '6', '11', '10', '1', '5', '13', '12', '2']",['3'],"['4', None]","['8', '7']"
50,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '11', '10', '1', '5', '13', '12', '2']",['3'],"['4', '9']","['8', '7']"
52,14 added to ready queue,enqueue,14,,"['6', '11', '10', '1', '5', '13', '12', '2', '14']",['3'],"['4', '9']","['8', '7']"
52,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '11', '10', '1', '5', '13', '12', '2', '14', '4']",['3'],"[None, '9']","['8', '7']"
52,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '11', '10', '1', '5', '13', '12', '2', '14', '4', '9']",['3'],"[None, None]","['8', '7']"
52,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '10', '1', '5', '13', '12', '2', '14', '4', '9']",['3'],"['6', None]","['8', '7']"
52,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['10', '1', '5', '13', '12', '2', '14', '4', '9']",['3'],"['6', '11']","['8', '7']"
54,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '1', '5', '13', '12', '2', '14', '4', '9', '6']",['3'],"[None, '11']","['8', '7']"
54,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['10', '1', '5', '13', '12', '2', '14', '4', '9', '6', '11']",['3'],"[None, None]","['8', '7']"
54,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '5', '13', '12', '2', '14', '4', '9', '6', '11']",['3'],"['10', None]","['8', '7']"
54,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['5', '13', '12', '2', '14', '4', '9', '6', '11']",['3'],"['10', '1']","['8', '7']"
55,7 finished I/O → ready queue,io_to_ready,7,IO1,"['5', '13', '12', '2', '14', '4', '9', '6', '11', '7']",['3'],"['10', '1']","['8', None]"
55,3 dispatched to IO1,dispatch_io,3,IO1,"['5', '13', '12', '2', '14', '4', '9', '6', '11', '7']",[],"['10', '1']","['8', '3']"
56,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '13', '12', '2', '14', '4', '9', '6', '11', '7', '10']",[],"[None, '1']","['8', '3']"
56,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['5', '13', '12', '2', '14', '4', '9', '6', '11', '7', '10', '1']",[],"[None, None]","['8', '3']"
56,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['13', '12', '2', '14', '4', '9', '6', '11', '7', '10', '1']",[],"['5', None]","['8', '3']"
56,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['12', '2', '14', '4', '9', '6', '11', '7', '10', '1']",[],"['5', '13']","['8', '3']"
57,15 added to ready queue,enqueue,15,,"['12', '2', '14', '4', '9', '6', '11', '7', '10', '1', '15']",[],"['5', '13']","['8', '3']"
58,16 added to ready queue,enqueue,16,,"['12', '2', '14', '4', '9', '6', '11', '7', '10', '1', '15', '16']",[],"['5', '13']","['8', '3']"
58,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['12', '2', '14', '4', '9', '6', '11', '7', '10', '1', '15', '16', '5']",[],"[None, '13']","['8', '3']"
58,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['12', '2', '14', '4', '9', '6', '11', '7', '10', '1', '15', '16', '5', '13']",[],"[None, None]","['8', '3']"
58,3 finished I/O → ready queue,io_to_ready,3,IO1,"['12', '2', '14', '4', '9', '6', '11', '7', '10', '1', '15', '16', '5', '13', '3']",[],"[None, None]","['8', None]"
58,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '14', '4', '9', '6', '11', '7', '10', '1', '15', '16', '5', '13', '3']",[],"['12', None]","['8', None]"
58,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['14', '4', '9', '6', '11', '7', '10', '1', '15', '16', '5', '13', '3']",[],"['12', '2']","['8', None]"
59,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['14', '4', '9', '6', '11', '7', '10', '1', '15', '16', '5', '13', '3']",['2'],"['12', None]","['8', None]"
59,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['4', '9', '6', '11', '7', '10', '1', '15', '16', '5', '13', '3']",['2'],"['12', '14']","['8', None]"
59,2 dispatched to IO1,dispatch_io,2,IO1,"['4', '9', '6', '11', '7', '10', '1', '15', '16', '5', '13', '3']",[],"['12', '14']","['8', '2']"
60,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['4', '9', '6', '11', '7', '10', '1', '15', '16', '5', '13', '3', '12']",[],"[None, '14']","['8', '2']"
60,2 finished I/O → ready queue,io_to_ready,2,IO1,"['4', '9', '6', '11', '7', '10', '1', '15', '16', '5', '13', '3', '12', '2']",[],"[None, '14']","['8', None]"
60,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '6', '11', '7', '10', '1', '15', '16', '5', '13', '3', '12', '2']",[],"['4', '14']","['8', None]"
61,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['9', '6', '11', '7', '10', '1', '15', '16', '5', '13', '3', '12', '2', '14']",[],"['4', None]","['8', None]"
61,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '11', '7', '10', '1', '15', '16', '5', '13', '3', '12', '2', '14']",[],"['4', '9']","['8', None]"
62,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '11', '7', '10', '1', '15', '16', '5', '13', '3', '12', '2', '14', '4']",[],"[None, '9']","['8', None]"
62,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['6', '11', '7', '10', '1', '15', '16', '5', '13', '3', '12', '2', '14', '4', '9']",[],"[None, None]","['8', None]"
62,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['11', '7', '10', '1', '15', '16', '5', '13', '3', '12', '2', '14', '4', '9']",[],"['6', None]","['8', None]"
62,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '10', '1', '15', '16', '5', '13', '3', '12', '2', '14', '4', '9']",[],"['6', '11']","['8', None]"
64,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '10', '1', '15', '16', '5', '13', '3', '12', '2', '14', '4', '9', '6']",[],"[None, '11']","['8', None]"
64,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['7', '10', '1', '15', '16', '5', '13', '3', '12', '2', '14', '4', '9', '6', '11']",[],"[None, None]","['8', None]"
64,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['10', '1', '15', '16', '5', '13', '3', '12', '2', '14', '4', '9', '6', '11']",[],"['7', None]","['8', None]"
64,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '15', '16', '5', '13', '3', '12', '2', '14', '4', '9', '6', '11']",[],"['7', '10']","['8', None]"
65,8 finished I/O → ready queue,io_to_ready,8,IO0,"['1', '15', '16', '5', '13', '3', '12', '2', '14', '4', '9', '6', '11', '8']",[],"['7', '10']","[None, None]"
66,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['1', '15', '16', '5', '13', '3', '12', '2', '14', '4', '9', '6', '11', '8']",['7'],"[None, '10']","[None, None]"
66,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['1', '15', '16', '5', '13', '3', '12', '2', '14', '4', '9', '6', '11', '8', '10']",['7'],"[None, None]","[None, None]"
66,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['15', '16', '5', '13', '3', '12', '2', '14', '4', '9', '6', '11', '8', '10']",['7'],"['1', None]","[None, None]"
66,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '5', '13', '3', '12', '2', '14', '4', '9', '6', '11', '8', '10']",['7'],"['1', '15']","[None, None]"
66,7 dispatched to IO0,dispatch_io,7,IO0,"['16', '5', '13', '3', '12', '2', '14', '4', '9', '6', '11', '8', '10']",[],"['1', '15']","['7', None]"
68,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['16', '5', '13', '3', '12', '2', '14', '4', '9', '6', '11', '8', '10', '1']",[],"[None, '15']","['7', None]"
68,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '5', '13', '3', '12', '2', '14', '4', '9', '6', '11', '8', '10', '1', '15']",[],"[None, None]","['7', None]"
68,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '13', '3', '12', '2', '14', '4', '9', '6', '11', '8', '10', '1', '15']",[],"['16', None]","['7', None]"
68,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['13', '3', '12', '2', '14', '4', '9', '6', '11', '8', '10', '1', '15']",[],"['16', '5']","['7', None]"
70,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['13', '3', '12', '2', '14', '4', '9', '6', '11', '8', '10', '1', '15', '16']",[],"[None, '5']","['7', None]"
70,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['13', '3', '12', '2', '14', '4', '9', '6', '11', '8', '10', '1', '15', '16', '5']",[],"[None, None]","['7', None]"
70,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['3', '12', '2', '14', '4', '9', '6', '11', '8', '10', '1', '15', '16', '5']",[],"['13', None]","['7', None]"
70,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['12', '2', '14', '4', '9', '6', '11', '8', '10', '1', '15', '16', '5']",[],"['13', '3']","['7', None]"
72,17 added to ready queue,enqueue,17,,"['12', '2', '14', '4', '9', '6', '11', '8', '10', '1', '15', '16', '5', '17']",[],"['13', '3']","['7', None]"
72,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['12', '2', '14', '4', '9', '6', '11', '8', '10', '1', '15', '16', '5', '17']",['13'],"[None, '3']","['7', None]"
72,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['12', '2', '14', '4', '9', '6', '11', '8', '10', '1', '15', '16', '5', '17', '3']",['13'],"[None, None]","['7', None]"
72,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '14', '4', '9', '6', '11', '8', '10', '1', '15', '16', '5', '17', '3']",['13'],"['12', None]","['7', None]"
72,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['14', '4', '9', '6', '11', '8', '10', '1', '15', '16', '5', '17', '3']",['13'],"['12', '2']","['7', None]"
72,13 dispatched to IO1,dispatch_io,13,IO1,"['14', '4', '9', '6', '11', '8', '10', '1', '15', '16', '5', '17', '3']",[],"['12', '2']","['7', '13']"
74,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['14', '4', '9', '6', '11', '8', '10', '1', '15', '16', '5', '17', '3', '12']",[],"[None, '2']","['7', '13']"
74,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['14', '4', '9', '6', '11', '8', '10', '1', '15', '16', '5', '17', '3', '12', '2']",[],"[None, None]","['7', '13']"
74,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '9', '6', '11', '8', '10', '1', '15', '16', '5', '17', '3', '12', '2']",[],"['14', None]","['7', '13']"
74,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '6', '11', '8', '10', '1', '15', '16', '5', '17', '3', '12', '2']",[],"['14', '4']","['7', '13']"
75,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['9', '6', '11', '8', '10', '1', '15', '16', '5', '17', '3', '12', '2', '14']",[],"[None, '4']","['7', '13']"
75,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '11', '8', '10', '1', '15', '16', '5', '17', '3', '12', '2', '14']",[],"['9', '4']","['7', '13']"
76,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['6', '11', '8', '10', '1', '15', '16', '5', '17', '3', '12', '2', '14', '4']",[],"['9', None]","['7', '13']"
76,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['11', '8', '10', '1', '15', '16', '5', '17', '3', '12', '2', '14', '4']",[],"['9', '6']","['7', '13']"
77,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['11', '8', '10', '1', '15', '16', '5', '17', '3', '12', '2', '14', '4', '9']",[],"[None, '6']","['7', '13']"
77,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['11', '8', '10', '1', '15', '16', '5', '17', '3', '12', '2', '14', '4', '9']",['6'],"[None, None]","['7', '13']"
77,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '10', '1', '15', '16', '5', '17', '3', '12', '2', '14', '4', '9']",['6'],"['11', None]","['7', '13']"
77,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '1', '15', '16', '5', '17', '3', '12', '2', '14', '4', '9']",['6'],"['11', '8']","['7', '13']"
79,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['10', '1', '15', '16', '5', '17', '3', '12', '2', '14', '4', '9', '11']",['6'],"[None, '8']","['7', '13']"
79,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['10', '1', '15', '16', '5', '17', '3', '12', '2', '14', '4', '9', '11', '8']",['6'],"[None, None]","['7', '13']"
79,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '15', '16', '5', '17', '3', '12', '2', '14', '4', '9', '11', '8']",['6'],"['10', None]","['7', '13']"
79,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['15', '16', '5', '17', '3', '12', '2', '14', '4', '9', '11', '8']",['6'],"['10', '1']","['7', '13']"
81,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['15', '16', '5', '17', '3', '12', '2', '14', '4', '9', '11', '8', '10']",['6'],"[None, '1']","['7', '13']"
81,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['15', '16', '5', '17', '3', '12', '2', '14', '4', '9', '11', '8', '10', '1']",['6'],"[None, None]","['7', '13']"
81,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['16', '5', '17', '3', '12', '2', '14', '4', '9', '11', '8', '10', '1']",['6'],"['15', None]","['7', '13']"
81,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['5', '17', '3', '12', '2', '14', '4', '9', '11', '8', '10', '1']",['6'],"['15', '16']","['7', '13']"
82,7 finished I/O → ready queue,io_to_ready,7,IO0,"['5', '17', '3', '12', '2', '14', '4', '9', '11', '8', '10', '1', '7']",['6'],"['15', '16']","[None, '13']"
82,6 dispatched to IO0,dispatch_io,6,IO0,"['5', '17', '3', '12', '2', '14', '4', '9', '11', '8', '10', '1', '7']",[],"['15', '16']","['6', '13']"
83,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['5', '17', '3', '12', '2', '14', '4', '9', '11', '8', '10', '1', '7', '15']",[],"[None, '16']","['6', '13']"
83,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['5', '17', '3', '12', '2', '14', '4', '9', '11', '8', '10', '1', '7', '15', '16']",[],"[None, None]","['6', '13']"
83,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['17', '3', '12', '2', '14', '4', '9', '11', '8', '10', '1', '7', '15', '16']",[],"['5', None]","['6', '13']"
83,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['3', '12', '2', '14', '4', '9', '11', '8', '10', '1', '7', '15', '16']",[],"['5', '17']","['6', '13']"
84,13 finished I/O → ready queue,io_to_ready,13,IO1,"['3', '12', '2', '14', '4', '9', '11', '8', '10', '1', '7', '15', '16', '13']",[],"['5', '17']","['6', None]"
85,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['3', '12', '2', '14', '4', '9', '11', '8', '10', '1', '7', '15', '16', '13', '5']",[],"[None, '17']","['6', None]"
85,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['3', '12', '2', '14', '4', '9', '11', '8', '10', '1', '7', '15', '16', '13', '5', '17']",[],"[None, None]","['6', None]"
85,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['12', '2', '14', '4', '9', '11', '8', '10', '1', '7', '15', '16', '13', '5', '17']",[],"['3', None]","['6', None]"
85,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['2', '14', '4', '9', '11', '8', '10', '1', '7', '15', '16', '13', '5', '17']",[],"['3', '12']","['6', None]"
86,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['2', '14', '4', '9', '11', '8', '10', '1', '7', '15', '16', '13', '5', '17']",['3'],"[None, '12']","['6', None]"
86,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['2', '14', '4', '9', '11', '8', '10', '1', '7', '15', '16', '13', '5', '17']","['3', '12']","[None, None]","['6', None]"
86,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['14', '4', '9', '11', '8', '10', '1', '7', '15', '16', '13', '5', '17']","['3', '12']","['2', None]","['6', None]"
86,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['4', '9', '11', '8', '10', '1', '7', '15', '16', '13', '5', '17']","['3', '12']","['2', '14']","['6', None]"
86,3 dispatched to IO1,dispatch_io,3,IO1,"['4', '9', '11', '8', '10', '1', '7', '15', '16', '13', '5', '17']",['12'],"['2', '14']","['6', '3']"
88,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['4', '9', '11', '8', '10', '1', '7', '15', '16', '13', '5', '17']","['12', '2']","[None, '14']","['6', '3']"
88,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['4', '9', '11', '8', '10', '1', '7', '15', '16', '13', '5', '17', '14']","['12', '2']","[None, None]","['6', '3']"
88,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '11', '8', '10', '1', '7', '15', '16', '13', '5', '17', '14']","['12', '2']","['4', None]","['6', '3']"
88,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['11', '8', '10', '1', '7', '15', '16', '13', '5', '17', '14']","['12', '2']","['4', '9']","['6', '3']"
90,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['11', '8', '10', '1', '7', '15', '16', '13', '5', '17', '14', '4']","['12', '2']","[None, '9']","['6', '3']"
90,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['11', '8', '10', '1', '7', '15', '16', '13', '5', '17', '14', '4', '9']","['12', '2']","[None, None]","['6', '3']"
90,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '10', '1', '7', '15', '16', '13', '5', '17', '14', '4', '9']","['12', '2']","['11', None]","['6', '3']"
90,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '1', '7', '15', '16', '13', '5', '17', '14', '4', '9']","['12', '2']","['11', '8']","['6', '3']"
92,18 added to ready queue,enqueue,18,,"['10', '1', '7', '15', '16', '13', '5', '17', '14', '4', '9', '18']","['12', '2']","['11', '8']","['6', '3']"
92,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['10', '1', '7', '15', '16', '13', '5', '17', '14', '4', '9', '18', '11']","['12', '2']","[None, '8']","['6', '3']"
92,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['10', '1', '7', '15', '16', '13', '5', '17', '14', '4', '9', '18', '11', '8']","['12', '2']","[None, None]","['6', '3']"
92,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '7', '15', '16', '13', '5', '17', '14', '4', '9', '18', '11', '8']","['12', '2']","['10', None]","['6', '3']"
92,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['7', '15', '16', '13', '5', '17', '14', '4', '9', '18', '11', '8']","['12', '2']","['10', '1']","['6', '3']"
93,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['7', '15', '16', '13', '5', '17', '14', '4', '9', '18', '11', '8']","['12', '2', '10']","[None, '1']","['6', '3']"
93,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['15', '16', '13', '5', '17', '14', '4', '9', '18', '11', '8']","['12', '2', '10']","['7', '1']","['6', '3']"
94,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['15', '16', '13', '5', '17', '14', '4', '9', '18', '11', '8', '1']","['12', '2', '10']","['7', None]","['6', '3']"
94,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '13', '5', '17', '14', '4', '9', '18', '11', '8', '1']","['12', '2', '10']","['7', '15']","['6', '3']"
95,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['16', '13', '5', '17', '14', '4', '9', '18', '11', '8', '1', '7']","['12', '2', '10']","[None, '15']","['6', '3']"
95,3 finished I/O → ready queue,io_to_ready,3,IO1,"['16', '13', '5', '17', '14', '4', '9', '18', '11', '8', '1', '7', '3']","['12', '2', '10']","[None, '15']","['6', None]"
95,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['13', '5', '17', '14', '4', '9', '18', '11', '8', '1', '7', '3']","['12', '2', '10']","['16', '15']","['6', None]"
95,12 dispatched to IO1,dispatch_io,12,IO1,"['13', '5', '17', '14', '4', '9', '18', '11', '8', '1', '7', '3']","['2', '10']","['16', '15']","['6', '12']"
96,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['13', '5', '17', '14', '4', '9', '18', '11', '8', '1', '7', '3']","['2', '10', '16']","[None, '15']","['6', '12']"
96,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['13', '5', '17', '14', '4', '9', '18', '11', '8', '1', '7', '3', '15']","['2', '10', '16']","[None, None]","['6', '12']"
96,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['5', '17', '14', '4', '9', '18', '11', '8', '1', '7', '3', '15']","['2', '10', '16']","['13', None]","['6', '12']"
96,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['17', '14', '4', '9', '18', '11', '8', '1', '7', '3', '15']","['2', '10', '16']","['13', '5']","['6', '12']"
98,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['17', '14', '4', '9', '18', '11', '8', '1', '7', '3', '15', '13']","['2', '10', '16']","[None, '5']","['6', '12']"
98,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['17', '14', '4', '9', '18', '11', '8', '1', '7', '3', '15', '13', '5']","['2', '10', '16']","[None, None]","['6', '12']"
98,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['14', '4', '9', '18', '11', '8', '1', '7', '3', '15', '13', '5']","['2', '10', '16']","['17', None]","['6', '12']"
98,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['4', '9', '18', '11', '8', '1', '7', '3', '15', '13', '5']","['2', '10', '16']","['17', '14']","['6', '12']"
100,19 added to ready queue,enqueue,19,,"['4', '9', '18', '11', '8', '1', '7', '3', '15', '13', '5', '19']","['2', '10', '16']","['17', '14']","['6', '12']"
100,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['4', '9', '18', '11', '8', '1', '7', '3', '15', '13', '5', '19', '17']","['2', '10', '16']","[None, '14']","['6', '12']"
100,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['4', '9', '18', '11', '8', '1', '7', '3', '15', '13', '5', '19', '17', '14']","['2', '10', '16']","[None, None]","['6', '12']"
100,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '18', '11', '8', '1', '7', '3', '15', '13', '5', '19', '17', '14']","['2', '10', '16']","['4', None]","['6', '12']"
100,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '11', '8', '1', '7', '3', '15', '13', '5', '19', '17', '14']","['2', '10', '16']","['4', '9']","['6', '12']"
101,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['18', '11', '8', '1', '7', '3', '15', '13', '5', '19', '17', '14', '4']","['2', '10', '16']","[None, '9']","['6', '12']"
101,6 finished I/O → ready queue,io_to_ready,6,IO0,"['18', '11', '8', '1', '7', '3', '15', '13', '5', '19', '17', '14', '4', '6']","['2', '10', '16']","[None, '9']","[None, '12']"
101,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['11', '8', '1', '7', '3', '15', '13', '5', '19', '17', '14', '4', '6']","['2', '10', '16']","['18', '9']","[None, '12']"
101,2 dispatched to IO0,dispatch_io,2,IO0,"['11', '8', '1', '7', '3', '15', '13', '5', '19', '17', '14', '4', '6']","['10', '16']","['18', '9']","['2', '12']"
102,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['11', '8', '1', '7', '3', '15', '13', '5', '19', '17', '14', '4', '6', '9']","['10', '16']","['18', None]","['2', '12']"
102,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['8', '1', '7', '3', '15', '13', '5', '19', '17', '14', '4', '6', '9']","['10', '16']","['18', '11']","['2', '12']"
103,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['8', '1', '7', '3', '15', '13', '5', '19', '17', '14', '4', '6', '9', '18']","['10', '16']","[None, '11']","['2', '12']"
103,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['8', '1', '7', '3', '15', '13', '5', '19', '17', '14', '4', '6', '9', '18']","['10', '16', '11']","[None, None]","['2', '12']"
103,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '7', '3', '15', '13', '5', '19', '17', '14', '4', '6', '9', '18']","['10', '16', '11']","['8', None]","['2', '12']"
103,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['7', '3', '15', '13', '5', '19', '17', '14', '4', '6', '9', '18']","['10', '16', '11']","['8', '1']","['2', '12']"
104,20 added to ready queue,enqueue,20,,"['7', '3', '15', '13', '5', '19', '17', '14', '4', '6', '9', '18', '20']","['10', '16', '11']","['8', '1']","['2', '12']"
104,21 added to ready queue,enqueue,21,,"['7', '3', '15', '13', '5', '19', '17', '14', '4', '6', '9', '18', '20', '21']","['10', '16', '11']","['8', '1']","['2', '12']"
104,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['7', '3', '15', '13', '5', '19', '17', '14', '4', '6', '9', '18', '20', '21']","['10', '16', '11', '1']","['8', None]","['2', '12']"
104,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '15', '13', '5', '19', '17', '14', '4', '6', '9', '18', '20', '21']","['10', '16', '11', '1']","['8', '7']","['2', '12']"
105,22 added to ready queue,enqueue,22,,"['3', '15', '13', '5', '19', '17', '14', '4', '6', '9', '18', '20', '21', '22']","['10', '16', '11', '1']","['8', '7']","['2', '12']"
105,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '15', '13', '5', '19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8']","['10', '16', '11', '1']","[None, '7']","['2', '12']"
105,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['15', '13', '5', '19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8']","['10', '16', '11', '1']","['3', '7']","['2', '12']"
106,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['15', '13', '5', '19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8', '7']","['10', '16', '11', '1']","['3', None]","['2', '12']"
106,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['13', '5', '19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8', '7']","['10', '16', '11', '1']","['3', '15']","['2', '12']"
107,23 added to ready queue,enqueue,23,,"['13', '5', '19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23']","['10', '16', '11', '1']","['3', '15']","['2', '12']"
107,24 added to ready queue,enqueue,24,,"['13', '5', '19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24']","['10', '16', '11', '1']","['3', '15']","['2', '12']"
107,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['13', '5', '19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3']","['10', '16', '11', '1']","[None, '15']","['2', '12']"
107,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['5', '19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3']","['10', '16', '11', '1']","['13', '15']","['2', '12']"
108,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['5', '19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15']","['10', '16', '11', '1']","['13', None]","['2', '12']"
108,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15']","['10', '16', '11', '1']","['13', '5']","['2', '12']"
109,25 added to ready queue,enqueue,25,,"['19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25']","['10', '16', '11', '1']","['13', '5']","['2', '12']"
109,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13']","['10', '16', '11', '1']","[None, '5']","['2', '12']"
109,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13']","['10', '16', '11', '1', '5']","[None, None]","['2', '12']"
109,2 finished I/O → ready queue,io_to_ready,2,IO0,"['19', '17', '14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2']","['10', '16', '11', '1', '5']","[None, None]","[None, '12']"
109,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['17', '14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2']","['10', '16', '11', '1', '5']","['19', None]","[None, '12']"
109,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2']","['10', '16', '11', '1', '5']","['19', '17']","[None, '12']"
109,10 dispatched to IO0,dispatch_io,10,IO0,"['14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2']","['16', '11', '1', '5']","['19', '17']","['10', '12']"
111,26 added to ready queue,enqueue,26,,"['14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26']","['16', '11', '1', '5']","['19', '17']","['10', '12']"
111,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19']","['16', '11', '1', '5']","[None, '17']","['10', '12']"
111,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['14', '4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17']","['16', '11', '1', '5']","[None, None]","['10', '12']"
111,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17']","['16', '11', '1', '5']","['14', None]","['10', '12']"
111,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17']","['16', '11', '1', '5']","['14', '4']","['10', '12']"
112,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14']","['16', '11', '1', '5']","[None, '4']","['10', '12']"
112,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['6', '9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4']","['16', '11', '1', '5']","[None, None]","['10', '12']"
112,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4']","['16', '11', '1', '5']","['6', None]","['10', '12']"
112,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4']","['16', '11', '1', '5']","['6', '9']","['10', '12']"
114,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6']","['16', '11', '1', '5']","[None, '9']","['10', '12']"
114,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['18', '20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9']","['16', '11', '1', '5']","[None, None]","['10', '12']"
114,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9']","['16', '11', '1', '5']","['18', None]","['10', '12']"
114,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9']","['16', '11', '1', '5']","['18', '20']","['10', '12']"
115,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18']","['16', '11', '1', '5']","[None, '20']","['10', '12']"
115,12 finished I/O → ready queue,io_to_ready,12,IO1,"['21', '22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12']","['16', '11', '1', '5']","[None, '20']","['10', None]"
115,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12']","['16', '11', '1', '5']","['21', '20']","['10', None]"
115,16 dispatched to IO1,dispatch_io,16,IO1,"['22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12']","['11', '1', '5']","['21', '20']","['10', '16']"
116,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['22', '8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20']","['11', '1', '5']","['21', None]","['10', '16']"
116,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20']","['11', '1', '5']","['21', '22']","['10', '16']"
117,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['8', '7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21']","['11', '1', '5']","[None, '22']","['10', '16']"
117,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21']","['11', '1', '5']","['8', '22']","['10', '16']"
118,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21']","['11', '1', '5', '8']","[None, '22']","['10', '16']"
118,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['7', '23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22']","['11', '1', '5', '8']","[None, None]","['10', '16']"
118,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22']","['11', '1', '5', '8']","['7', None]","['10', '16']"
118,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22']","['11', '1', '5', '8']","['7', '23']","['10', '16']"
119,27 added to ready queue,enqueue,27,,"['24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27']","['11', '1', '5', '8']","['7', '23']","['10', '16']"
120,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7']","['11', '1', '5', '8']","[None, '23']","['10', '16']"
120,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['24', '3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23']","['11', '1', '5', '8']","[None, None]","['10', '16']"
120,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['3', '15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23']","['11', '1', '5', '8']","['24', None]","['10', '16']"
120,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23']","['11', '1', '5', '8']","['24', '3']","['10', '16']"
122,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24']","['11', '1', '5', '8']","[None, '3']","['10', '16']"
122,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['15', '25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3']","['11', '1', '5', '8']","[None, None]","['10', '16']"
122,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['25', '13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3']","['11', '1', '5', '8']","['15', None]","['10', '16']"
122,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3']","['11', '1', '5', '8']","['15', '25']","['10', '16']"
123,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['13', '2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15']","['11', '1', '5', '8']","[None, '25']","['10', '16']"
123,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15']","['11', '1', '5', '8']","['13', '25']","['10', '16']"
124,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15']","['11', '1', '5', '8', '13']","[None, '25']","['10', '16']"
124,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['2', '26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15']","['11', '1', '5', '8', '13', '25']","[None, None]","['10', '16']"
124,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['26', '19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15']","['11', '1', '5', '8', '13', '25']","['2', None]","['10', '16']"
124,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15']","['11', '1', '5', '8', '13', '25']","['2', '26']","['10', '16']"
126,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2']","['11', '1', '5', '8', '13', '25']","[None, '26']","['10', '16']"
126,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26']","['11', '1', '5', '8', '13', '25']","[None, None]","['10', '16']"
126,10 finished I/O → ready queue,io_to_ready,10,IO0,"['19', '17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10']","['11', '1', '5', '8', '13', '25']","[None, None]","[None, '16']"
126,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['17', '14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10']","['11', '1', '5', '8', '13', '25']","['19', None]","[None, '16']"
126,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10']","['11', '1', '5', '8', '13', '25']","['19', '17']","[None, '16']"
126,11 dispatched to IO0,dispatch_io,11,IO0,"['14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10']","['1', '5', '8', '13', '25']","['19', '17']","['11', '16']"
128,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19']","['1', '5', '8', '13', '25']","[None, '17']","['11', '16']"
128,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['14', '4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19']","['1', '5', '8', '13', '25', '17']","[None, None]","['11', '16']"
128,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19']","['1', '5', '8', '13', '25', '17']","['14', None]","['11', '16']"
128,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19']","['1', '5', '8', '13', '25', '17']","['14', '4']","['11', '16']"
130,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14']","['1', '5', '8', '13', '25', '17']","[None, '4']","['11', '16']"
130,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4']","['1', '5', '8', '13', '25', '17']","[None, None]","['11', '16']"
130,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4']","['1', '5', '8', '13', '25', '17']","['6', None]","['11', '16']"
130,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4']","['1', '5', '8', '13', '25', '17']","['6', '9']","['11', '16']"
132,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6']","['1', '5', '8', '13', '25', '17']","[None, '9']","['11', '16']"
132,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['18', '12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9']","['1', '5', '8', '13', '25', '17']","[None, None]","['11', '16']"
132,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9']","['1', '5', '8', '13', '25', '17']","['18', None]","['11', '16']"
132,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9']","['1', '5', '8', '13', '25', '17']","['18', '12']","['11', '16']"
133,16 finished I/O → ready queue,io_to_ready,16,IO1,"['20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16']","['1', '5', '8', '13', '25', '17']","['18', '12']","['11', None]"
133,1 dispatched to IO1,dispatch_io,1,IO1,"['20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16']","['5', '8', '13', '25', '17']","['18', '12']","['11', '1']"
134,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18']","['5', '8', '13', '25', '17']","[None, '12']","['11', '1']"
134,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['20', '21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12']","['5', '8', '13', '25', '17']","[None, None]","['11', '1']"
134,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12']","['5', '8', '13', '25', '17']","['20', None]","['11', '1']"
134,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12']","['5', '8', '13', '25', '17']","['20', '21']","['11', '1']"
136,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20']","['5', '8', '13', '25', '17']","[None, '21']","['11', '1']"
136,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21']","['5', '8', '13', '25', '17']","[None, None]","['11', '1']"
136,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['27', '7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21']","['5', '8', '13', '25', '17']","['22', None]","['11', '1']"
136,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21']","['5', '8', '13', '25', '17']","['22', '27']","['11', '1']"
137,28 added to ready queue,enqueue,28,,"['7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28']","['5', '8', '13', '25', '17']","['22', '27']","['11', '1']"
138,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22']","['5', '8', '13', '25', '17']","[None, '27']","['11', '1']"
138,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['7', '23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27']","['5', '8', '13', '25', '17']","[None, None]","['11', '1']"
138,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27']","['5', '8', '13', '25', '17']","['7', None]","['11', '1']"
138,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27']","['5', '8', '13', '25', '17']","['7', '23']","['11', '1']"
139,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['24', '3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27']","['5', '8', '13', '25', '17', '7']","[None, '23']","['11', '1']"
139,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27']","['5', '8', '13', '25', '17', '7']","['24', '23']","['11', '1']"
140,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['3', '15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23']","['5', '8', '13', '25', '17', '7']","['24', None]","['11', '1']"
140,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23']","['5', '8', '13', '25', '17', '7']","['24', '3']","['11', '1']"
141,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24']","['5', '8', '13', '25', '17', '7']","[None, '3']","['11', '1']"
141,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['15', '2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24']","['5', '8', '13', '25', '17', '7', '3']","[None, None]","['11', '1']"
141,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['2', '26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24']","['5', '8', '13', '25', '17', '7', '3']","['15', None]","['11', '1']"
141,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24']","['5', '8', '13', '25', '17', '7', '3']","['15', '2']","['11', '1']"
142,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['26', '10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24']","['5', '8', '13', '25', '17', '7', '3', '2']","['15', None]","['11', '1']"
142,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24']","['5', '8', '13', '25', '17', '7', '3', '2']","['15', '26']","['11', '1']"
143,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15']","['5', '8', '13', '25', '17', '7', '3', '2']","[None, '26']","['11', '1']"
143,26 finished CPU → wait queue,cpu_to_io,26,CPU1,"['10', '19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15']","['5', '8', '13', '25', '17', '7', '3', '2', '26']","[None, None]","['11', '1']"
143,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15']","['5', '8', '13', '25', '17', '7', '3', '2', '26']","['10', None]","['11', '1']"
143,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15']","['5', '8', '13', '25', '17', '7', '3', '2', '26']","['10', '19']","['11', '1']"
145,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15', '10']","['5', '8', '13', '25', '17', '7', '3', '2', '26']","[None, '19']","['11', '1']"
145,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['14', '4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19']","['5', '8', '13', '25', '17', '7', '3', '2', '26']","[None, None]","['11', '1']"
145,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19']","['5', '8', '13', '25', '17', '7', '3', '2', '26']","['14', None]","['11', '1']"
145,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19']","['5', '8', '13', '25', '17', '7', '3', '2', '26']","['14', '4']","['11', '1']"
147,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19', '14']","['5', '8', '13', '25', '17', '7', '3', '2', '26']","[None, '4']","['11', '1']"
147,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4']","['5', '8', '13', '25', '17', '7', '3', '2', '26']","[None, None]","['11', '1']"
147,11 finished I/O → ready queue,io_to_ready,11,IO0,"['6', '9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11']","['5', '8', '13', '25', '17', '7', '3', '2', '26']","[None, None]","[None, '1']"
147,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11']","['5', '8', '13', '25', '17', '7', '3', '2', '26']","['6', None]","[None, '1']"
147,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11']","['5', '8', '13', '25', '17', '7', '3', '2', '26']","['6', '9']","[None, '1']"
147,5 dispatched to IO0,dispatch_io,5,IO0,"['16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11']","['8', '13', '25', '17', '7', '3', '2', '26']","['6', '9']","['5', '1']"
149,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6']","['8', '13', '25', '17', '7', '3', '2', '26']","[None, '9']","['5', '1']"
149,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['16', '18', '12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9']","['8', '13', '25', '17', '7', '3', '2', '26']","[None, None]","['5', '1']"
149,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9']","['8', '13', '25', '17', '7', '3', '2', '26']","['16', None]","['5', '1']"
149,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9']","['8', '13', '25', '17', '7', '3', '2', '26']","['16', '18']","['5', '1']"
151,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16']","['8', '13', '25', '17', '7', '3', '2', '26']","[None, '18']","['5', '1']"
151,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['12', '20', '21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18']","['8', '13', '25', '17', '7', '3', '2', '26']","[None, None]","['5', '1']"
151,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['20', '21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18']","['8', '13', '25', '17', '7', '3', '2', '26']","['12', None]","['5', '1']"
151,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18']","['8', '13', '25', '17', '7', '3', '2', '26']","['12', '20']","['5', '1']"
153,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12']","['8', '13', '25', '17', '7', '3', '2', '26']","[None, '20']","['5', '1']"
153,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['21', '28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20']","['8', '13', '25', '17', '7', '3', '2', '26']","[None, None]","['5', '1']"
153,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['28', '22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20']","['8', '13', '25', '17', '7', '3', '2', '26']","['21', None]","['5', '1']"
153,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20']","['8', '13', '25', '17', '7', '3', '2', '26']","['21', '28']","['5', '1']"
155,29 added to ready queue,enqueue,29,,"['22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29']","['8', '13', '25', '17', '7', '3', '2', '26']","['21', '28']","['5', '1']"
155,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21']","['8', '13', '25', '17', '7', '3', '2', '26']","[None, '28']","['5', '1']"
155,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28']","['8', '13', '25', '17', '7', '3', '2', '26']","[None, None]","['5', '1']"
155,1 finished I/O → ready queue,io_to_ready,1,IO1,"['22', '27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1']","['8', '13', '25', '17', '7', '3', '2', '26']","[None, None]","['5', None]"
155,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['27', '23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1']","['8', '13', '25', '17', '7', '3', '2', '26']","['22', None]","['5', None]"
155,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1']","['8', '13', '25', '17', '7', '3', '2', '26']","['22', '27']","['5', None]"
155,8 dispatched to IO1,dispatch_io,8,IO1,"['23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1']","['13', '25', '17', '7', '3', '2', '26']","['22', '27']","['5', '8']"
157,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22']","['13', '25', '17', '7', '3', '2', '26']","[None, '27']","['5', '8']"
157,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['23', '24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27']","['13', '25', '17', '7', '3', '2', '26']","[None, None]","['5', '8']"
157,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['24', '15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27']","['13', '25', '17', '7', '3', '2', '26']","['23', None]","['5', '8']"
157,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27']","['13', '25', '17', '7', '3', '2', '26']","['23', '24']","['5', '8']"
159,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23']","['13', '25', '17', '7', '3', '2', '26']","[None, '24']","['5', '8']"
159,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['15', '10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24']","['13', '25', '17', '7', '3', '2', '26']","[None, None]","['5', '8']"
159,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['10', '19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24']","['13', '25', '17', '7', '3', '2', '26']","['15', None]","['5', '8']"
159,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24']","['13', '25', '17', '7', '3', '2', '26']","['15', '10']","['5', '8']"
161,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15']","['13', '25', '17', '7', '3', '2', '26']","[None, '10']","['5', '8']"
161,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['19', '14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10']","['13', '25', '17', '7', '3', '2', '26']","[None, None]","['5', '8']"
161,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10']","['13', '25', '17', '7', '3', '2', '26']","['19', None]","['5', '8']"
161,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10']","['13', '25', '17', '7', '3', '2', '26']","['19', '14']","['5', '8']"
163,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19']","['13', '25', '17', '7', '3', '2', '26']","[None, '14']","['5', '8']"
163,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14']","['13', '25', '17', '7', '3', '2', '26']","[None, None]","['5', '8']"
163,5 finished I/O → ready queue,io_to_ready,5,IO0,"['4', '11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5']","['13', '25', '17', '7', '3', '2', '26']","[None, None]","[None, '8']"
163,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['11', '6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5']","['13', '25', '17', '7', '3', '2', '26']","['4', None]","[None, '8']"
163,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5']","['13', '25', '17', '7', '3', '2', '26']","['4', '11']","[None, '8']"
163,13 dispatched to IO0,dispatch_io,13,IO0,"['6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5']","['25', '17', '7', '3', '2', '26']","['4', '11']","['13', '8']"
164,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['6', '9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5']","['25', '17', '7', '3', '2', '26', '11']","['4', None]","['13', '8']"
164,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5']","['25', '17', '7', '3', '2', '26', '11']","['4', '6']","['13', '8']"
165,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['9', '16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4']","['25', '17', '7', '3', '2', '26', '11']","[None, '6']","['13', '8']"
165,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4']","['25', '17', '7', '3', '2', '26', '11']","['9', '6']","['13', '8']"
166,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['16', '18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6']","['25', '17', '7', '3', '2', '26', '11']","['9', None]","['13', '8']"
166,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6']","['25', '17', '7', '3', '2', '26', '11']","['9', '16']","['13', '8']"
167,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['18', '12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9']","['25', '17', '7', '3', '2', '26', '11']","[None, '16']","['13', '8']"
167,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9']","['25', '17', '7', '3', '2', '26', '11']","['18', '16']","['13', '8']"
168,30 added to ready queue,enqueue,30,,"['12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30']","['25', '17', '7', '3', '2', '26', '11']","['18', '16']","['13', '8']"
168,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['12', '20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16']","['25', '17', '7', '3', '2', '26', '11']","['18', None]","['13', '8']"
168,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16']","['25', '17', '7', '3', '2', '26', '11']","['18', '12']","['13', '8']"
169,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18']","['25', '17', '7', '3', '2', '26', '11']","[None, '12']","['13', '8']"
169,8 finished I/O → ready queue,io_to_ready,8,IO1,"['20', '29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8']","['25', '17', '7', '3', '2', '26', '11']","[None, '12']","['13', None]"
169,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8']","['25', '17', '7', '3', '2', '26', '11']","['20', '12']","['13', None]"
169,25 dispatched to IO1,dispatch_io,25,IO1,"['29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8']","['17', '7', '3', '2', '26', '11']","['20', '12']","['13', '25']"
170,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['29', '21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12']","['17', '7', '3', '2', '26', '11']","['20', None]","['13', '25']"
170,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12']","['17', '7', '3', '2', '26', '11']","['20', '29']","['13', '25']"
171,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['21', '28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20']","['17', '7', '3', '2', '26', '11']","[None, '29']","['13', '25']"
171,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20']","['17', '7', '3', '2', '26', '11']","['21', '29']","['13', '25']"
172,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['28', '1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29']","['17', '7', '3', '2', '26', '11']","['21', None]","['13', '25']"
172,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29']","['17', '7', '3', '2', '26', '11']","['21', '28']","['13', '25']"
173,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29']","['17', '7', '3', '2', '26', '11', '21']","[None, '28']","['13', '25']"
173,28 finished CPU → ready queue,cpu_to_ready,28,CPU1,"['1', '22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28']","['17', '7', '3', '2', '26', '11', '21']","[None, None]","['13', '25']"
173,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['22', '27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28']","['17', '7', '3', '2', '26', '11', '21']","['1', None]","['13', '25']"
173,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28']","['17', '7', '3', '2', '26', '11', '21']","['1', '22']","['13', '25']"
174,25 finished I/O → ready queue,io_to_ready,25,IO1,"['27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25']","['17', '7', '3', '2', '26', '11', '21']","['1', '22']","['13', None]"
174,17 dispatched to IO1,dispatch_io,17,IO1,"['27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25']","['7', '3', '2', '26', '11', '21']","['1', '22']","['13', '17']"
175,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1']","['7', '3', '2', '26', '11', '21']","[None, '22']","['13', '17']"
175,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['27', '23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1']","['7', '3', '2', '26', '11', '21', '22']","[None, None]","['13', '17']"
175,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['23', '24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1']","['7', '3', '2', '26', '11', '21', '22']","['27', None]","['13', '17']"
175,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1']","['7', '3', '2', '26', '11', '21', '22']","['27', '23']","['13', '17']"
177,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27']","['7', '3', '2', '26', '11', '21', '22']","[None, '23']","['13', '17']"
177,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['24', '15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27']","['7', '3', '2', '26', '11', '21', '22', '23']","[None, None]","['13', '17']"
177,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['15', '10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27']","['7', '3', '2', '26', '11', '21', '22', '23']","['24', None]","['13', '17']"
177,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27']","['7', '3', '2', '26', '11', '21', '22', '23']","['24', '15']","['13', '17']"
179,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24']","['7', '3', '2', '26', '11', '21', '22', '23']","[None, '15']","['13', '17']"
179,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['10', '19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","[None, None]","['13', '17']"
179,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","['10', None]","['13', '17']"
179,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","['10', '19']","['13', '17']"
181,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","[None, '19']","['13', '17']"
181,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['14', '5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","[None, None]","['13', '17']"
181,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['5', '4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","['14', None]","['13', '17']"
181,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","['14', '5']","['13', '17']"
182,31 added to ready queue,enqueue,31,,"['4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","['14', '5']","['13', '17']"
182,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['4', '6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","[None, '5']","['13', '17']"
182,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","['4', '5']","['13', '17']"
183,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","['4', None]","['13', '17']"
183,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","['4', '6']","['13', '17']"
184,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['9', '30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","[None, '6']","['13', '17']"
184,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","['9', '6']","['13', '17']"
185,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","['9', None]","['13', '17']"
185,13 finished I/O → ready queue,io_to_ready,13,IO0,"['30', '16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","['9', None]","[None, '17']"
185,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13']","['7', '3', '2', '26', '11', '21', '22', '23', '15']","['9', '30']","[None, '17']"
185,7 dispatched to IO0,dispatch_io,7,IO0,"['16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13']","['3', '2', '26', '11', '21', '22', '23', '15']","['9', '30']","['7', '17']"
186,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['16', '18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13']","['3', '2', '26', '11', '21', '22', '23', '15', '9']","[None, '30']","['7', '17']"
186,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13']","['3', '2', '26', '11', '21', '22', '23', '15', '9']","['16', '30']","['7', '17']"
187,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['18', '8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30']","['3', '2', '26', '11', '21', '22', '23', '15', '9']","['16', None]","['7', '17']"
187,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30']","['3', '2', '26', '11', '21', '22', '23', '15', '9']","['16', '18']","['7', '17']"
188,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['8', '12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16']","['3', '2', '26', '11', '21', '22', '23', '15', '9']","[None, '18']","['7', '17']"
188,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16']","['3', '2', '26', '11', '21', '22', '23', '15', '9']","['8', '18']","['7', '17']"
189,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['12', '20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18']","['3', '2', '26', '11', '21', '22', '23', '15', '9']","['8', None]","['7', '17']"
189,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18']","['3', '2', '26', '11', '21', '22', '23', '15', '9']","['8', '12']","['7', '17']"
190,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['20', '29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8']","['3', '2', '26', '11', '21', '22', '23', '15', '9']","[None, '12']","['7', '17']"
190,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8']","['3', '2', '26', '11', '21', '22', '23', '15', '9']","['20', '12']","['7', '17']"
191,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['29', '28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12']","['3', '2', '26', '11', '21', '22', '23', '15', '9']","['20', None]","['7', '17']"
191,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12']","['3', '2', '26', '11', '21', '22', '23', '15', '9']","['20', '29']","['7', '17']"
192,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['28', '25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20']","[None, '29']","['7', '17']"
192,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20']","['28', '29']","['7', '17']"
193,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['25', '1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20']","['28', None]","['7', '17']"
193,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20']","['28', '25']","['7', '17']"
194,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['1', '27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20']","[None, '25']","['7', '17']"
194,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20']","['1', '25']","['7', '17']"
195,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20', '1']","[None, '25']","['7', '17']"
195,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['27', '24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20', '1']","[None, None]","['7', '17']"
195,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['24', '10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20', '1']","['27', None]","['7', '17']"
195,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20', '1']","['27', '24']","['7', '17']"
196,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['10', '19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","['27', None]","['7', '17']"
196,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","['27', '10']","['7', '17']"
197,32 added to ready queue,enqueue,32,,"['19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","['27', '10']","['7', '17']"
197,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['19', '31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","[None, '10']","['7', '17']"
197,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","['19', '10']","['7', '17']"
198,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","['19', None]","['7', '17']"
198,17 finished I/O → ready queue,io_to_ready,17,IO1,"['31', '14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","['19', None]","['7', None]"
198,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17']","['3', '2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","['19', '31']","['7', None]"
198,3 dispatched to IO1,dispatch_io,3,IO1,"['14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17']","['2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","['19', '31']","['7', '3']"
199,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['14', '5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19']","['2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","[None, '31']","['7', '3']"
199,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19']","['2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","['14', '31']","['7', '3']"
200,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['5', '4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31']","['2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","['14', None]","['7', '3']"
200,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31']","['2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","['14', '5']","['7', '3']"
201,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['4', '6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14']","['2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","[None, '5']","['7', '3']"
201,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14']","['2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24']","['4', '5']","['7', '3']"
202,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14']","['2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","[None, '5']","['7', '3']"
202,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5']","['2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","[None, None]","['7', '3']"
202,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5']","['2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","['6', None]","['7', '3']"
202,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5']","['2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","['6', '13']","['7', '3']"
203,3 finished I/O → ready queue,io_to_ready,3,IO1,"['30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3']","['2', '26', '11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","['6', '13']","['7', None]"
203,2 dispatched to IO1,dispatch_io,2,IO1,"['30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3']","['26', '11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","['6', '13']","['7', '2']"
204,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6']","['26', '11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","[None, '13']","['7', '2']"
204,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13']","['26', '11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","[None, None]","['7', '2']"
204,7 finished I/O → ready queue,io_to_ready,7,IO0,"['30', '16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7']","['26', '11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","[None, None]","[None, '2']"
204,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['16', '18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7']","['26', '11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","['30', None]","[None, '2']"
204,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7']","['26', '11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","['30', '16']","[None, '2']"
204,26 dispatched to IO0,dispatch_io,26,IO0,"['18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7']","['11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","['30', '16']","['26', '2']"
205,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['18', '8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16']","['11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","['30', None]","['26', '2']"
205,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16']","['11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","['30', '18']","['26', '2']"
206,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['8', '12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30']","['11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","[None, '18']","['26', '2']"
206,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30']","['11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","['8', '18']","['26', '2']"
207,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['12', '29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18']","['11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","['8', None]","['26', '2']"
207,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18']","['11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","['8', '12']","['26', '2']"
208,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8']","['11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","[None, '12']","['26', '2']"
208,2 finished I/O → ready queue,io_to_ready,2,IO1,"['29', '28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2']","['11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","[None, '12']","['26', None]"
208,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2']","['11', '21', '22', '23', '15', '9', '20', '1', '24', '4']","['29', '12']","['26', None]"
208,11 dispatched to IO1,dispatch_io,11,IO1,"['28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2']","['21', '22', '23', '15', '9', '20', '1', '24', '4']","['29', '12']","['26', '11']"
209,33 added to ready queue,enqueue,33,,"['28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33']","['21', '22', '23', '15', '9', '20', '1', '24', '4']","['29', '12']","['26', '11']"
209,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['28', '25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12']","['21', '22', '23', '15', '9', '20', '1', '24', '4']","['29', None]","['26', '11']"
209,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12']","['21', '22', '23', '15', '9', '20', '1', '24', '4']","['29', '28']","['26', '11']"
210,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29']","['21', '22', '23', '15', '9', '20', '1', '24', '4']","[None, '28']","['26', '11']"
210,26 finished I/O → ready queue,io_to_ready,26,IO0,"['25', '32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26']","['21', '22', '23', '15', '9', '20', '1', '24', '4']","[None, '28']","[None, '11']"
210,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26']","['21', '22', '23', '15', '9', '20', '1', '24', '4']","['25', '28']","[None, '11']"
210,21 dispatched to IO0,dispatch_io,21,IO0,"['32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26']","['22', '23', '15', '9', '20', '1', '24', '4']","['25', '28']","['21', '11']"
211,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25']","['22', '23', '15', '9', '20', '1', '24', '4']","[None, '28']","['21', '11']"
211,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['32', '27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28']","['22', '23', '15', '9', '20', '1', '24', '4']","[None, None]","['21', '11']"
211,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['27', '10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28']","['22', '23', '15', '9', '20', '1', '24', '4']","['32', None]","['21', '11']"
211,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28']","['22', '23', '15', '9', '20', '1', '24', '4']","['32', '27']","['21', '11']"
213,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32']","['22', '23', '15', '9', '20', '1', '24', '4']","[None, '27']","['21', '11']"
213,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['10', '17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27']","['22', '23', '15', '9', '20', '1', '24', '4']","[None, None]","['21', '11']"
213,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['17', '19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27']","['22', '23', '15', '9', '20', '1', '24', '4']","['10', None]","['21', '11']"
213,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27']","['22', '23', '15', '9', '20', '1', '24', '4']","['10', '17']","['21', '11']"
215,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27']","['22', '23', '15', '9', '20', '1', '24', '4', '10']","[None, '17']","['21', '11']"
215,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['19', '31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17']","['22', '23', '15', '9', '20', '1', '24', '4', '10']","[None, None]","['21', '11']"
215,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['31', '14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17']","['22', '23', '15', '9', '20', '1', '24', '4', '10']","['19', None]","['21', '11']"
215,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17']","['22', '23', '15', '9', '20', '1', '24', '4', '10']","['19', '31']","['21', '11']"
216,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['14', '5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19']","['22', '23', '15', '9', '20', '1', '24', '4', '10']","[None, '31']","['21', '11']"
216,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19']","['22', '23', '15', '9', '20', '1', '24', '4', '10']","['14', '31']","['21', '11']"
217,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['5', '3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31']","['22', '23', '15', '9', '20', '1', '24', '4', '10']","['14', None]","['21', '11']"
217,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31']","['22', '23', '15', '9', '20', '1', '24', '4', '10']","['14', '5']","['21', '11']"
218,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['3', '6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14']","['22', '23', '15', '9', '20', '1', '24', '4', '10']","[None, '5']","['21', '11']"
218,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14']","['22', '23', '15', '9', '20', '1', '24', '4', '10']","['3', '5']","['21', '11']"
219,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['6', '13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14']","['22', '23', '15', '9', '20', '1', '24', '4', '10', '5']","['3', None]","['21', '11']"
219,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14']","['22', '23', '15', '9', '20', '1', '24', '4', '10', '5']","['3', '6']","['21', '11']"
220,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['13', '7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3']","['22', '23', '15', '9', '20', '1', '24', '4', '10', '5']","[None, '6']","['21', '11']"
220,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3']","['22', '23', '15', '9', '20', '1', '24', '4', '10', '5']","['13', '6']","['21', '11']"
221,34 added to ready queue,enqueue,34,,"['7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34']","['22', '23', '15', '9', '20', '1', '24', '4', '10', '5']","['13', '6']","['21', '11']"
221,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6']","['22', '23', '15', '9', '20', '1', '24', '4', '10', '5']","['13', None]","['21', '11']"
221,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6']","['22', '23', '15', '9', '20', '1', '24', '4', '10', '5']","['13', '7']","['21', '11']"
222,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['16', '30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13']","['22', '23', '15', '9', '20', '1', '24', '4', '10', '5']","[None, '7']","['21', '11']"
222,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13']","['22', '23', '15', '9', '20', '1', '24', '4', '10', '5']","['16', '7']","['21', '11']"
223,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7']","['22', '23', '15', '9', '20', '1', '24', '4', '10', '5']","['16', None]","['21', '11']"
223,21 finished I/O → ready queue,io_to_ready,21,IO0,"['30', '18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21']","['22', '23', '15', '9', '20', '1', '24', '4', '10', '5']","['16', None]","[None, '11']"
223,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21']","['22', '23', '15', '9', '20', '1', '24', '4', '10', '5']","['16', '30']","[None, '11']"
223,22 dispatched to IO0,dispatch_io,22,IO0,"['18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21']","['23', '15', '9', '20', '1', '24', '4', '10', '5']","['16', '30']","['22', '11']"
224,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['18', '8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16']","[None, '30']","['22', '11']"
224,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16']","['18', '30']","['22', '11']"
225,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","[None, '30']","['22', '11']"
225,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['8', '2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","[None, None]","['22', '11']"
225,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","['8', None]","['22', '11']"
225,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","['8', '2']","['22', '11']"
226,2 finished all bursts,finished,2,CPU1,"['33', '12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","['8', None]","['22', '11']"
226,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","['8', '33']","['22', '11']"
227,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","[None, '33']","['22', '11']"
227,33 finished CPU → ready queue,cpu_to_ready,33,CPU1,"['12', '29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","[None, None]","['22', '11']"
227,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['29', '26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","['12', None]","['22', '11']"
227,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","['12', '29']","['22', '11']"
229,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","[None, '29']","['22', '11']"
229,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['26', '25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","[None, None]","['22', '11']"
229,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['25', '28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","['26', None]","['22', '11']"
229,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","['26', '25']","['22', '11']"
230,22 finished I/O → ready queue,io_to_ready,22,IO0,"['28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22']","['23', '15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","['26', '25']","[None, '11']"
230,23 dispatched to IO0,dispatch_io,23,IO0,"['28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22']","['15', '9', '20', '1', '24', '4', '10', '5', '16', '18']","['26', '25']","['23', '11']"
231,26 finished CPU → wait queue,cpu_to_io,26,CPU0,"['28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22']","['15', '9', '20', '1', '24', '4', '10', '5', '16', '18', '26']","[None, '25']","['23', '11']"
231,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['28', '32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25']","['15', '9', '20', '1', '24', '4', '10', '5', '16', '18', '26']","[None, None]","['23', '11']"
231,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['32', '27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25']","['15', '9', '20', '1', '24', '4', '10', '5', '16', '18', '26']","['28', None]","['23', '11']"
231,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25']","['15', '9', '20', '1', '24', '4', '10', '5', '16', '18', '26']","['28', '32']","['23', '11']"
232,35 added to ready queue,enqueue,35,,"['27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35']","['15', '9', '20', '1', '24', '4', '10', '5', '16', '18', '26']","['28', '32']","['23', '11']"
233,28 finished CPU → wait queue,cpu_to_io,28,CPU0,"['27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35']","['15', '9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","[None, '32']","['23', '11']"
233,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32']","['15', '9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","[None, None]","['23', '11']"
233,11 finished I/O → ready queue,io_to_ready,11,IO1,"['27', '17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11']","['15', '9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","[None, None]","['23', None]"
233,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['17', '19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11']","['15', '9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","['27', None]","['23', None]"
233,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11']","['15', '9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","['27', '17']","['23', None]"
233,15 dispatched to IO1,dispatch_io,15,IO1,"['19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","['27', '17']","['23', '15']"
235,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","[None, '17']","['23', '15']"
235,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['19', '31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","[None, None]","['23', '15']"
235,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['31', '14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","['19', None]","['23', '15']"
235,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","['19', '31']","['23', '15']"
236,31 finished CPU → ready queue,cpu_to_ready,31,CPU1,"['14', '3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","['19', None]","['23', '15']"
236,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","['19', '14']","['23', '15']"
237,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['3', '34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","[None, '14']","['23', '15']"
237,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","['3', '14']","['23', '15']"
238,3 finished all bursts,finished,3,CPU0,"['34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28']","[None, '14']","['23', '15']"
238,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['34', '6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","[None, None]","['23', '15']"
238,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['6', '13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['34', None]","['23', '15']"
238,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['34', '6']","['23', '15']"
240,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","[None, '6']","['23', '15']"
240,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['13', '7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","[None, None]","['23', '15']"
240,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['7', '21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['13', None]","['23', '15']"
240,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['13', '7']","['23', '15']"
242,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","[None, '7']","['23', '15']"
242,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","[None, None]","['23', '15']"
242,23 finished I/O → ready queue,io_to_ready,23,IO0,"['21', '30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","[None, None]","[None, '15']"
242,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['30', '8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['21', None]","[None, '15']"
242,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23']","['9', '20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['21', '30']","[None, '15']"
242,9 dispatched to IO0,dispatch_io,9,IO0,"['8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['21', '30']","['9', '15']"
244,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","[None, '30']","['9', '15']"
244,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['8', '33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","[None, None]","['9', '15']"
244,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['33', '12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['8', None]","['9', '15']"
244,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['8', '33']","['9', '15']"
245,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['12', '29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","[None, '33']","['9', '15']"
245,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['12', '33']","['9', '15']"
246,36 added to ready queue,enqueue,36,,"['29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['12', '33']","['9', '15']"
246,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['29', '22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['12', None]","['9', '15']"
246,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['12', '29']","['9', '15']"
247,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['22', '25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","[None, '29']","['9', '15']"
247,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['22', '29']","['9', '15']"
248,29 finished CPU → ready queue,cpu_to_ready,29,CPU1,"['25', '35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['22', None]","['9', '15']"
248,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['22', '25']","['9', '15']"
249,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","[None, '25']","['9', '15']"
249,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['35', '32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","[None, None]","['9', '15']"
249,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['32', '11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['35', None]","['9', '15']"
249,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14']","['35', '32']","['9', '15']"
250,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['11', '27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","[None, '32']","['9', '15']"
250,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","['11', '32']","['9', '15']"
251,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['27', '17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","['11', None]","['9', '15']"
251,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","['11', '27']","['9', '15']"
252,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","[None, '27']","['9', '15']"
252,15 finished I/O → ready queue,io_to_ready,15,IO1,"['17', '31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","[None, '27']","['9', None]"
252,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15']","['20', '1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","['17', '27']","['9', None]"
252,20 dispatched to IO1,dispatch_io,20,IO1,"['31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","['17', '27']","['9', '20']"
253,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['31', '19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","['17', None]","['9', '20']"
253,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","['17', '31']","['9', '20']"
254,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['19', '34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","[None, '31']","['9', '20']"
254,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","['19', '31']","['9', '20']"
255,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['34', '6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","['19', None]","['9', '20']"
255,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35']","['19', '34']","['9', '20']"
256,19 finished CPU → wait queue,cpu_to_io,19,CPU0,"['6', '13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","[None, '34']","['9', '20']"
256,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","['6', '34']","['9', '20']"
257,34 finished CPU → ready queue,cpu_to_ready,34,CPU1,"['13', '7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","['6', None]","['9', '20']"
257,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","['6', '13']","['9', '20']"
258,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","[None, '13']","['9', '20']"
258,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","['7', '13']","['9', '20']"
259,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['23', '21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","['7', None]","['9', '20']"
259,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","['7', '23']","['9', '20']"
260,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['21', '30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","[None, '23']","['9', '20']"
260,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","['21', '23']","['9', '20']"
261,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['30', '8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","['21', None]","['9', '20']"
261,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","['21', '30']","['9', '20']"
262,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['8', '36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","[None, '30']","['9', '20']"
262,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19']","['8', '30']","['9', '20']"
263,30 finished CPU → wait queue,cpu_to_io,30,CPU1,"['36', '33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['8', None]","['9', '20']"
263,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['8', '36']","['9', '20']"
264,37 added to ready queue,enqueue,37,,"['33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['8', '36']","['9', '20']"
264,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","[None, '36']","['9', '20']"
264,9 finished I/O → ready queue,io_to_ready,9,IO0,"['33', '12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","[None, '36']","[None, '20']"
264,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9']","['1', '24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['33', '36']","[None, '20']"
264,1 dispatched to IO0,dispatch_io,1,IO0,"['12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9']","['24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['33', '36']","['1', '20']"
265,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['12', '29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36']","['24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['33', None]","['1', '20']"
265,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36']","['24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['33', '12']","['1', '20']"
266,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['29', '22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33']","['24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","[None, '12']","['1', '20']"
266,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33']","['24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['29', '12']","['1', '20']"
267,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['22', '25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12']","['24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['29', None]","['1', '20']"
267,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12']","['24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['29', '22']","['1', '20']"
268,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['25', '32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29']","['24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","[None, '22']","['1', '20']"
268,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29']","['24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['25', '22']","['1', '20']"
269,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22']","['24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['25', None]","['1', '20']"
269,20 finished I/O → ready queue,io_to_ready,20,IO1,"['32', '11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20']","['24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['25', None]","['1', None]"
269,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20']","['24', '4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['25', '32']","['1', None]"
269,24 dispatched to IO1,dispatch_io,24,IO1,"['11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['25', '32']","['1', '24']"
270,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['11', '15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","[None, '32']","['1', '24']"
270,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['11', '32']","['1', '24']"
271,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['15', '27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['11', None]","['1', '24']"
271,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['11', '15']","['1', '24']"
272,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['27', '17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","[None, '15']","['1', '24']"
272,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['27', '15']","['1', '24']"
273,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['17', '31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['27', None]","['1', '24']"
273,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['27', '17']","['1', '24']"
274,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['31', '34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","[None, '17']","['1', '24']"
274,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30']","['31', '17']","['1', '24']"
275,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['34', '6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['31', None]","['1', '24']"
275,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['31', '34']","['1', '24']"
276,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['6', '13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","[None, '34']","['1', '24']"
276,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['6', '34']","['1', '24']"
277,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['13', '7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['6', None]","['1', '24']"
277,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['6', '13']","['1', '24']"
278,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","[None, '13']","['1', '24']"
278,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['7', '13']","['1', '24']"
279,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['23', '21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['7', None]","['1', '24']"
279,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['7', '23']","['1', '24']"
280,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['21', '37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","[None, '23']","['1', '24']"
280,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['21', '23']","['1', '24']"
281,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['37', '8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['21', None]","['1', '24']"
281,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['21', '37']","['1', '24']"
282,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['8', '9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","[None, '37']","['1', '24']"
282,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['8', '37']","['1', '24']"
283,38 added to ready queue,enqueue,38,,"['9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['8', '37']","['1', '24']"
283,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['9', '36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['8', None]","['1', '24']"
283,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['8', '9']","['1', '24']"
284,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['36', '33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","[None, '9']","['1', '24']"
284,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['36', '9']","['1', '24']"
285,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['33', '12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['36', None]","['1', '24']"
285,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","['36', '33']","['1', '24']"
286,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17']","[None, '33']","['1', '24']"
286,33 finished CPU → wait queue,cpu_to_io,33,CPU1,"['12', '29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","[None, None]","['1', '24']"
286,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['29', '22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['12', None]","['1', '24']"
286,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['12', '29']","['1', '24']"
288,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","[None, '29']","['1', '24']"
288,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['22', '20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","[None, None]","['1', '24']"
288,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['20', '25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['22', None]","['1', '24']"
288,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['22', '20']","['1', '24']"
289,1 finished I/O → ready queue,io_to_ready,1,IO0,"['25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['22', '20']","[None, '24']"
289,24 finished I/O → ready queue,io_to_ready,24,IO1,"['25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24']","['4', '10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['22', '20']","[None, None]"
289,4 dispatched to IO0,dispatch_io,4,IO0,"['25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24']","['10', '5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['22', '20']","['4', None]"
289,10 dispatched to IO1,dispatch_io,10,IO1,"['25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['22', '20']","['4', '10']"
290,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","[None, '20']","['4', '10']"
290,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['25', '32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","[None, None]","['4', '10']"
290,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['32', '11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['25', None]","['4', '10']"
290,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['25', '32']","['4', '10']"
291,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['11', '15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","[None, '32']","['4', '10']"
291,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['11', '32']","['4', '10']"
292,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['15', '27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['11', None]","['4', '10']"
292,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['11', '15']","['4', '10']"
293,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['27', '31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","[None, '15']","['4', '10']"
293,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['27', '15']","['4', '10']"
294,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['31', '34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['27', None]","['4', '10']"
294,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['27', '31']","['4', '10']"
295,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['34', '6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","[None, '31']","['4', '10']"
295,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['34', '31']","['4', '10']"
296,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['6', '13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['34', None]","['4', '10']"
296,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['34', '6']","['4', '10']"
297,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['13', '7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","[None, '6']","['4', '10']"
297,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33']","['13', '6']","['4', '10']"
298,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['7', '23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['13', None]","['4', '10']"
298,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['13', '7']","['4', '10']"
299,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['23', '21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","[None, '7']","['4', '10']"
299,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['23', '7']","['4', '10']"
300,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['21', '38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['23', None]","['4', '10']"
300,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['23', '21']","['4', '10']"
301,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","[None, '21']","['4', '10']"
301,4 finished I/O → ready queue,io_to_ready,4,IO0,"['38', '37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","[None, '21']","[None, '10']"
301,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4']","['5', '16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['38', '21']","[None, '10']"
301,5 dispatched to IO0,dispatch_io,5,IO0,"['37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['38', '21']","['5', '10']"
302,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['37', '8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['38', None]","['5', '10']"
302,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['38', '37']","['5', '10']"
303,39 added to ready queue,enqueue,39,,"['8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['38', '37']","['5', '10']"
303,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['8', '9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","[None, '37']","['5', '10']"
303,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['8', '37']","['5', '10']"
304,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['9', '36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['8', None]","['5', '10']"
304,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['8', '9']","['5', '10']"
305,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['36', '12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","[None, '9']","['5', '10']"
305,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['36', '9']","['5', '10']"
306,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['12', '29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['36', None]","['5', '10']"
306,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['36', '12']","['5', '10']"
307,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['29', '1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","[None, '12']","['5', '10']"
307,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['29', '12']","['5', '10']"
308,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['1', '24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['29', None]","['5', '10']"
308,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['29', '1']","['5', '10']"
309,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['24', '22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","[None, '1']","['5', '10']"
309,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['24', '1']","['5', '10']"
310,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['22', '20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['24', None]","['5', '10']"
310,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","['24', '22']","['5', '10']"
311,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6']","[None, '22']","['5', '10']"
311,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['20', '25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","[None, None]","['5', '10']"
311,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['20', None]","['5', '10']"
311,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['20', '25']","['5', '10']"
313,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","[None, '25']","['5', '10']"
313,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['32', '11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","[None, None]","['5', '10']"
313,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['11', '15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['32', None]","['5', '10']"
313,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['32', '11']","['5', '10']"
314,10 finished I/O → ready queue,io_to_ready,10,IO1,"['15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10']","['16', '18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['32', '11']","['5', None]"
314,16 dispatched to IO1,dispatch_io,16,IO1,"['15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['32', '11']","['5', '16']"
315,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","[None, '11']","['5', '16']"
315,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['15', '27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","[None, None]","['5', '16']"
315,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['27', '31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['15', None]","['5', '16']"
315,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['15', '27']","['5', '16']"
317,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","[None, '27']","['5', '16']"
317,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['31', '34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","[None, None]","['5', '16']"
317,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['34', '13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['31', None]","['5', '16']"
317,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['31', '34']","['5', '16']"
319,40 added to ready queue,enqueue,40,,"['13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['31', '34']","['5', '16']"
319,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","[None, '34']","['5', '16']"
319,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['13', '7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","[None, None]","['5', '16']"
319,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['7', '23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['13', None]","['5', '16']"
319,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['13', '7']","['5', '16']"
320,5 finished I/O → ready queue,io_to_ready,5,IO0,"['23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5']","['18', '26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['13', '7']","[None, '16']"
320,18 dispatched to IO0,dispatch_io,18,IO0,"['23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['13', '7']","['18', '16']"
321,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","[None, '7']","['18', '16']"
321,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['23', '4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","[None, None]","['18', '16']"
321,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['4', '21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['23', None]","['18', '16']"
321,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['23', '4']","['18', '16']"
323,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","[None, '4']","['18', '16']"
323,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['21', '39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","[None, None]","['18', '16']"
323,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['39', '38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['21', None]","['18', '16']"
323,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22']","['21', '39']","['18', '16']"
325,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, '39']","['18', '16']"
325,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['38', '37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, None]","['18', '16']"
325,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['37', '8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","['38', None]","['18', '16']"
325,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","['38', '37']","['18', '16']"
327,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, '37']","['18', '16']"
327,37 finished CPU → ready queue,cpu_to_ready,37,CPU1,"['8', '9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, None]","['18', '16']"
327,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","['8', None]","['18', '16']"
327,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","['8', '9']","['18', '16']"
328,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, '9']","['18', '16']"
328,16 finished I/O → ready queue,io_to_ready,16,IO1,"['36', '12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, '9']","['18', None]"
328,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16']","['26', '28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","['36', '9']","['18', None]"
328,26 dispatched to IO1,dispatch_io,26,IO1,"['12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16']","['28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","['36', '9']","['18', '26']"
329,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,"['12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36']","['28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, '9']","['18', '26']"
329,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['12', '29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9']","['28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, None]","['18', '26']"
329,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['29', '1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9']","['28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","['12', None]","['18', '26']"
329,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9']","['28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","['12', '29']","['18', '26']"
331,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12']","['28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, '29']","['18', '26']"
331,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['1', '24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29']","['28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, None]","['18', '26']"
331,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['24', '20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29']","['28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","['1', None]","['18', '26']"
331,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29']","['28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","['1', '24']","['18', '26']"
332,26 finished I/O → ready queue,io_to_ready,26,IO1,"['20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26']","['28', '14', '35', '19', '30', '17', '33', '6', '22', '21']","['1', '24']","['18', None]"
332,28 dispatched to IO1,dispatch_io,28,IO1,"['20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","['1', '24']","['18', '28']"
333,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, '24']","['18', '28']"
333,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, None]","['18', '28']"
333,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","['20', None]","['18', '28']"
333,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","['20', '25']","['18', '28']"
334,41 added to ready queue,enqueue,41,,"['10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","['20', '25']","['18', '28']"
335,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, '25']","['18', '28']"
335,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['10', '32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, None]","['18', '28']"
335,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['32', '11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","['10', None]","['18', '28']"
335,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","['10', '32']","['18', '28']"
337,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, '32']","['18', '28']"
337,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['11', '15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, None]","['18', '28']"
337,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","['11', None]","['18', '28']"
337,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","['11', '15']","['18', '28']"
339,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11']","['14', '35', '19', '30', '17', '33', '6', '22', '21']","[None, '15']","['18', '28']"
339,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['27', '40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11']","['14', '35', '19', '30', '17', '33', '6', '22', '21', '15']","[None, None]","['18', '28']"
339,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['40', '31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11']","['14', '35', '19', '30', '17', '33', '6', '22', '21', '15']","['27', None]","['18', '28']"
339,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11']","['14', '35', '19', '30', '17', '33', '6', '22', '21', '15']","['27', '40']","['18', '28']"
341,27 finished CPU → wait queue,cpu_to_io,27,CPU0,"['31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11']","['14', '35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","[None, '40']","['18', '28']"
341,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['31', '34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40']","['14', '35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","[None, None]","['18', '28']"
341,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['34', '5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40']","['14', '35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","['31', None]","['18', '28']"
341,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40']","['14', '35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","['31', '34']","['18', '28']"
343,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31']","['14', '35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","[None, '34']","['18', '28']"
343,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34']","['14', '35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","[None, None]","['18', '28']"
343,18 finished I/O → ready queue,io_to_ready,18,IO0,"['5', '13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18']","['14', '35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","[None, None]","[None, '28']"
343,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['13', '7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18']","['14', '35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","['5', None]","[None, '28']"
343,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18']","['14', '35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","['5', '13']","[None, '28']"
343,14 dispatched to IO0,dispatch_io,14,IO0,"['7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","['5', '13']","['14', '28']"
345,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","[None, '13']","['14', '28']"
345,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['7', '23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","[None, None]","['14', '28']"
345,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","['7', None]","['14', '28']"
345,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27']","['7', '23']","['14', '28']"
346,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['4', '39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23']","['7', None]","['14', '28']"
346,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23']","['7', '4']","['14', '28']"
347,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23']","[None, '4']","['14', '28']"
347,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['39', '38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","[None, None]","['14', '28']"
347,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['38', '37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['39', None]","['14', '28']"
347,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['39', '38']","['14', '28']"
349,42 added to ready queue,enqueue,42,,"['37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['39', '38']","['14', '28']"
349,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","[None, '38']","['14', '28']"
349,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['37', '8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","[None, None]","['14', '28']"
349,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['8', '16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['37', None]","['14', '28']"
349,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['37', '8']","['14', '28']"
351,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","[None, '8']","['14', '28']"
351,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['16', '36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","[None, None]","['14', '28']"
351,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['36', '9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['16', None]","['14', '28']"
351,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['16', '36']","['14', '28']"
353,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","[None, '36']","['14', '28']"
353,36 finished CPU → ready queue,cpu_to_ready,36,CPU1,"['9', '12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","[None, None]","['14', '28']"
353,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['12', '29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['9', None]","['14', '28']"
353,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['9', '12']","['14', '28']"
354,28 finished I/O → ready queue,io_to_ready,28,IO1,"['29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28']","['35', '19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['9', '12']","['14', None]"
354,35 dispatched to IO1,dispatch_io,35,IO1,"['29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['9', '12']","['14', '35']"
355,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","[None, '12']","['14', '35']"
355,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['29', '26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","[None, None]","['14', '35']"
355,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['26', '1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['29', None]","['14', '35']"
355,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['29', '26']","['14', '35']"
356,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['1', '24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","[None, '26']","['14', '35']"
356,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4']","['1', '26']","['14', '35']"
357,26 finished CPU → wait queue,cpu_to_io,26,CPU1,"['24', '41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","['1', None]","['14', '35']"
357,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","['1', '24']","['14', '35']"
358,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","[None, '24']","['14', '35']"
358,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['41', '20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","[None, None]","['14', '35']"
358,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['20', '25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","['41', None]","['14', '35']"
358,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","['41', '20']","['14', '35']"
360,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","[None, '20']","['14', '35']"
360,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['25', '10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","[None, None]","['14', '35']"
360,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","['25', None]","['14', '35']"
360,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","['25', '10']","['14', '35']"
361,35 finished I/O → ready queue,io_to_ready,35,IO1,"['32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35']","['19', '30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","['25', '10']","['14', None]"
361,19 dispatched to IO1,dispatch_io,19,IO1,"['32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35']","['30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","['25', '10']","['14', '19']"
362,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25']","['30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","[None, '10']","['14', '19']"
362,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['32', '11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10']","['30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","[None, None]","['14', '19']"
362,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['11', '40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10']","['30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","['32', None]","['14', '19']"
362,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10']","['30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26']","['32', '11']","['14', '19']"
364,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10']","['30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","[None, '11']","['14', '19']"
364,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['40', '31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11']","['30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","[None, None]","['14', '19']"
364,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['31', '34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11']","['30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","['40', None]","['14', '19']"
364,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11']","['30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","['40', '31']","['14', '19']"
365,14 finished I/O → ready queue,io_to_ready,14,IO0,"['34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14']","['30', '17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","['40', '31']","[None, '19']"
365,30 dispatched to IO0,dispatch_io,30,IO0,"['34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","['40', '31']","['30', '19']"
366,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","[None, '31']","['30', '19']"
366,31 finished CPU → ready queue,cpu_to_ready,31,CPU1,"['34', '18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","[None, None]","['30', '19']"
366,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['18', '5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","['34', None]","['30', '19']"
366,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","['34', '18']","['30', '19']"
367,43 added to ready queue,enqueue,43,,"['5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","['34', '18']","['30', '19']"
367,34 finished CPU → ready queue,cpu_to_ready,34,CPU0,"['5', '13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","[None, '18']","['30', '19']"
367,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","['5', '18']","['30', '19']"
368,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['13', '7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","['5', None]","['30', '19']"
368,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","['5', '13']","['30', '19']"
369,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32']","[None, '13']","['30', '19']"
369,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['7', '42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13']","[None, None]","['30', '19']"
369,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['42', '39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13']","['7', None]","['30', '19']"
369,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13']","['7', '42']","['30', '19']"
371,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13']","[None, '42']","['30', '19']"
371,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['39', '38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13']","[None, None]","['30', '19']"
371,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['38', '37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13']","['39', None]","['30', '19']"
371,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13']","['39', '38']","['30', '19']"
373,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13']","[None, '38']","['30', '19']"
373,38 finished CPU → wait queue,cpu_to_io,38,CPU1,"['37', '8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","[None, None]","['30', '19']"
373,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['8', '16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","['37', None]","['30', '19']"
373,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","['37', '8']","['30', '19']"
375,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","[None, '8']","['30', '19']"
375,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['16', '36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","[None, None]","['30', '19']"
375,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['36', '28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","['16', None]","['30', '19']"
375,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","['16', '36']","['30', '19']"
377,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","[None, '36']","['30', '19']"
377,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['28', '9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","[None, None]","['30', '19']"
377,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['9', '12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","['28', None]","['30', '19']"
377,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","['28', '9']","['30', '19']"
379,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","[None, '9']","['30', '19']"
379,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['12', '29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","[None, None]","['30', '19']"
379,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['29', '1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","['12', None]","['30', '19']"
379,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","['12', '29']","['30', '19']"
381,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","[None, '29']","['30', '19']"
381,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['1', '24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","[None, None]","['30', '19']"
381,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['24', '41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","['1', None]","['30', '19']"
381,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38']","['1', '24']","['30', '19']"
382,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['41', '20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1']","[None, '24']","['30', '19']"
382,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1']","['41', '24']","['30', '19']"
383,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1']","['41', None]","['30', '19']"
383,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1']","['41', '20']","['30', '19']"
384,44 added to ready queue,enqueue,44,,"['35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1']","['41', '20']","['30', '19']"
384,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1']","[None, '20']","['30', '19']"
384,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['35', '25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1']","[None, None]","['30', '19']"
384,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['25', '10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1']","['35', None]","['30', '19']"
384,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1']","['35', '25']","['30', '19']"
386,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1']","[None, '25']","['30', '19']"
386,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['10', '11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1']","[None, None]","['30', '19']"
386,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1']","['10', None]","['30', '19']"
386,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1']","['10', '11']","['30', '19']"
387,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","[None, '11']","['30', '19']"
387,30 finished I/O → ready queue,io_to_ready,30,IO0,"['14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","[None, '11']","[None, '19']"
387,19 finished I/O → ready queue,io_to_ready,19,IO1,"['14', '40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","[None, '11']","[None, None]"
387,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19']","['17', '33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['14', '11']","[None, None]"
387,17 dispatched to IO0,dispatch_io,17,IO0,"['40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19']","['33', '6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['14', '11']","['17', None]"
387,33 dispatched to IO1,dispatch_io,33,IO1,"['40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['14', '11']","['17', '33']"
388,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['40', '31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['14', None]","['17', '33']"
388,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['14', '40']","['17', '33']"
389,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['31', '43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","[None, '40']","['17', '33']"
389,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['31', '40']","['17', '33']"
390,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['43', '34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['31', None]","['17', '33']"
390,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['31', '43']","['17', '33']"
391,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['34', '18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","[None, '43']","['17', '33']"
391,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['34', '43']","['17', '33']"
392,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['18', '5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['34', None]","['17', '33']"
392,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['34', '18']","['17', '33']"
393,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['5', '7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","[None, '18']","['17', '33']"
393,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['5', '18']","['17', '33']"
394,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['7', '42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['5', None]","['17', '33']"
394,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10']","['5', '7']","['17', '33']"
395,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5']","[None, '7']","['17', '33']"
395,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['42', '39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, None]","['17', '33']"
395,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['39', '37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['42', None]","['17', '33']"
395,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['42', '39']","['17', '33']"
397,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, '39']","['17', '33']"
397,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['37', '8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, None]","['17', '33']"
397,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['8', '16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['37', None]","['17', '33']"
397,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['37', '8']","['17', '33']"
399,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, '8']","['17', '33']"
399,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['16', '36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, None]","['17', '33']"
399,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['36', '28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['16', None]","['17', '33']"
399,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['16', '36']","['17', '33']"
400,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['28', '9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, '36']","['17', '33']"
400,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['28', '36']","['17', '33']"
401,45 added to ready queue,enqueue,45,,"['9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['28', '36']","['17', '33']"
401,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['9', '12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['28', None]","['17', '33']"
401,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['28', '9']","['17', '33']"
402,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, '9']","['17', '33']"
402,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['12', '29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, None]","['17', '33']"
402,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['29', '24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['12', None]","['17', '33']"
402,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['12', '29']","['17', '33']"
404,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, '29']","['17', '33']"
404,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['24', '44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, None]","['17', '33']"
404,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['44', '41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['24', None]","['17', '33']"
404,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['24', '44']","['17', '33']"
406,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, '44']","['17', '33']"
406,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['41', '20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, None]","['17', '33']"
406,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['20', '35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['41', None]","['17', '33']"
406,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['41', '20']","['17', '33']"
407,33 finished I/O → ready queue,io_to_ready,33,IO1,"['35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33']","['6', '22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['41', '20']","['17', None]"
407,6 dispatched to IO1,dispatch_io,6,IO1,"['35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33']","['22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['41', '20']","['17', '6']"
408,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41']","['22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, '20']","['17', '6']"
408,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['35', '25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20']","['22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, None]","['17', '6']"
408,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['25', '30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20']","['22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['35', None]","['17', '6']"
408,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20']","['22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['35', '25']","['17', '6']"
409,17 finished I/O → ready queue,io_to_ready,17,IO0,"['30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17']","['22', '21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['35', '25']","[None, '6']"
409,22 dispatched to IO0,dispatch_io,22,IO0,"['30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['35', '25']","['22', '6']"
410,35 finished CPU → ready queue,cpu_to_ready,35,CPU0,"['30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, '25']","['22', '6']"
410,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['30', '19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, None]","['22', '6']"
410,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['19', '11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['30', None]","['22', '6']"
410,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['30', '19']","['22', '6']"
411,46 added to ready queue,enqueue,46,,"['11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['30', '19']","['22', '6']"
412,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, '19']","['22', '6']"
412,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['11', '14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, None]","['22', '6']"
412,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['14', '40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['11', None]","['22', '6']"
412,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['11', '14']","['22', '6']"
414,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, '14']","['22', '6']"
414,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['40', '31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, None]","['22', '6']"
414,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['31', '43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['40', None]","['22', '6']"
414,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['40', '31']","['22', '6']"
416,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, '31']","['22', '6']"
416,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['43', '34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, None]","['22', '6']"
416,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['34', '18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['43', None]","['22', '6']"
416,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['43', '34']","['22', '6']"
418,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, '34']","['22', '6']"
418,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['18', '42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, None]","['22', '6']"
418,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['42', '39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['18', None]","['22', '6']"
418,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","['18', '42']","['22', '6']"
419,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7']","[None, '42']","['22', '6']"
419,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['39', '37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","[None, None]","['22', '6']"
419,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['37', '8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","['39', None]","['22', '6']"
419,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","['39', '37']","['22', '6']"
420,6 finished I/O → ready queue,io_to_ready,6,IO1,"['8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6']","['21', '15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","['39', '37']","['22', None]"
420,21 dispatched to IO1,dispatch_io,21,IO1,"['8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","['39', '37']","['22', '21']"
421,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","[None, '37']","['22', '21']"
421,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['8', '16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","[None, None]","['22', '21']"
421,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['16', '45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","['8', None]","['22', '21']"
421,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","['8', '16']","['22', '21']"
423,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","[None, '16']","['22', '21']"
423,16 finished all bursts,finished,16,CPU1,"['45', '36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","[None, None]","['22', '21']"
423,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['36', '28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","['45', None]","['22', '21']"
423,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","['45', '36']","['22', '21']"
425,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42']","[None, '36']","['22', '21']"
425,36 finished CPU → wait queue,cpu_to_io,36,CPU1,"['28', '9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36']","[None, None]","['22', '21']"
425,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['9', '12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36']","['28', None]","['22', '21']"
425,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36']","['28', '9']","['22', '21']"
427,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36']","[None, '9']","['22', '21']"
427,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['12', '29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36']","[None, None]","['22', '21']"
427,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['29', '24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36']","['12', None]","['22', '21']"
427,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36']","['12', '29']","['22', '21']"
429,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36']","[None, '29']","['22', '21']"
429,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29']","[None, None]","['22', '21']"
429,22 finished I/O → ready queue,io_to_ready,22,IO0,"['24', '44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29']","[None, None]","[None, '21']"
429,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['44', '33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29']","['24', None]","[None, '21']"
429,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22']","['15', '27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29']","['24', '44']","[None, '21']"
429,15 dispatched to IO0,dispatch_io,15,IO0,"['33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29']","['24', '44']","['15', '21']"
431,47 added to ready queue,enqueue,47,,"['33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29']","['24', '44']","['15', '21']"
431,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29']","[None, '44']","['15', '21']"
431,44 finished CPU → wait queue,cpu_to_io,44,CPU1,"['33', '41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44']","[None, None]","['15', '21']"
431,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['41', '20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44']","['33', None]","['15', '21']"
431,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44']","['33', '41']","['15', '21']"
433,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44']","[None, '41']","['15', '21']"
433,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['20', '17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","[None, None]","['15', '21']"
433,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","['20', None]","['15', '21']"
433,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","['20', '17']","['15', '21']"
435,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","[None, '17']","['15', '21']"
435,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['35', '25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","[None, None]","['15', '21']"
435,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['25', '46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","['35', None]","['15', '21']"
435,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","['35', '25']","['15', '21']"
437,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","[None, '25']","['15', '21']"
437,25 finished all bursts,finished,25,CPU1,"['46', '30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","[None, None]","['15', '21']"
437,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['30', '19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","['46', None]","['15', '21']"
437,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","['46', '30']","['15', '21']"
439,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","[None, '30']","['15', '21']"
439,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","[None, None]","['15', '21']"
439,21 finished I/O → ready queue,io_to_ready,21,IO1,"['19', '11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","[None, None]","['15', None]"
439,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['11', '14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","['19', None]","['15', None]"
439,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21']","['27', '23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","['19', '11']","['15', None]"
439,27 dispatched to IO1,dispatch_io,27,IO1,"['14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21']","['23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","['19', '11']","['15', '27']"
441,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19']","['23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","[None, '11']","['15', '27']"
441,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['14', '40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11']","['23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","[None, None]","['15', '27']"
441,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['40', '31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11']","['23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","['14', None]","['15', '27']"
441,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11']","['23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41']","['14', '40']","['15', '27']"
442,40 finished CPU → wait queue,cpu_to_io,40,CPU1,"['31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11']","['23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['14', None]","['15', '27']"
442,15 finished I/O → ready queue,io_to_ready,15,IO0,"['31', '43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15']","['23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['14', None]","[None, '27']"
442,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15']","['23', '4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['14', '31']","[None, '27']"
442,23 dispatched to IO0,dispatch_io,23,IO0,"['43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['14', '31']","['23', '27']"
443,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['43', '34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","[None, '31']","['23', '27']"
443,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['43', '31']","['23', '27']"
444,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['34', '18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['43', None]","['23', '27']"
444,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['43', '34']","['23', '27']"
445,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['18', '6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","[None, '34']","['23', '27']"
445,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['18', '34']","['23', '27']"
446,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['6', '39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['18', None]","['23', '27']"
446,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['18', '6']","['23', '27']"
447,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['39', '37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","[None, '6']","['23', '27']"
447,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['39', '6']","['23', '27']"
448,48 added to ready queue,enqueue,48,,"['37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['39', '6']","['23', '27']"
448,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['37', '8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['39', None]","['23', '27']"
448,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['39', '37']","['23', '27']"
449,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['8', '45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","[None, '37']","['23', '27']"
449,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40']","['8', '37']","['23', '27']"
450,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8']","[None, '37']","['23', '27']"
450,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['45', '28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8']","[None, None]","['23', '27']"
450,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['28', '9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8']","['45', None]","['23', '27']"
450,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8']","['45', '28']","['23', '27']"
452,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8']","[None, '28']","['23', '27']"
452,28 finished CPU → wait queue,cpu_to_io,28,CPU1,"['9', '12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","[None, None]","['23', '27']"
452,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['12', '22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","['9', None]","['23', '27']"
452,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","['9', '12']","['23', '27']"
454,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","[None, '12']","['23', '27']"
454,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['22', '47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","[None, None]","['23', '27']"
454,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['47', '24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","['22', None]","['23', '27']"
454,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","['22', '47']","['23', '27']"
456,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","[None, '47']","['23', '27']"
456,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","[None, None]","['23', '27']"
456,27 finished I/O → ready queue,io_to_ready,27,IO1,"['24', '33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","[None, None]","['23', None]"
456,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['33', '20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","['24', None]","['23', None]"
456,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27']","['4', '26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","['24', '33']","['23', None]"
456,4 dispatched to IO1,dispatch_io,4,IO1,"['20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","['24', '33']","['23', '4']"
458,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","[None, '33']","['23', '4']"
458,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['20', '17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","[None, None]","['23', '4']"
458,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['17', '35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","['20', None]","['23', '4']"
458,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","['20', '17']","['23', '4']"
460,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","[None, '17']","['23', '4']"
460,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['35', '46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","[None, None]","['23', '4']"
460,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['46', '30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","['35', None]","['23', '4']"
460,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","['35', '46']","['23', '4']"
461,35 finished CPU → ready queue,cpu_to_ready,35,CPU0,"['30', '21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","[None, '46']","['23', '4']"
461,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28']","['30', '46']","['23', '4']"
462,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","[None, '46']","['23', '4']"
462,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['21', '19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","[None, None]","['23', '4']"
462,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","['21', None]","['23', '4']"
462,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","['21', '19']","['23', '4']"
464,49 added to ready queue,enqueue,49,,"['11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","['21', '19']","['23', '4']"
464,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","[None, '19']","['23', '4']"
464,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['11', '15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","[None, None]","['23', '4']"
464,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","['11', None]","['23', '4']"
464,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","['11', '15']","['23', '4']"
465,23 finished I/O → ready queue,io_to_ready,23,IO0,"['14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23']","['26', '32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","['11', '15']","[None, '4']"
465,26 dispatched to IO0,dispatch_io,26,IO0,"['14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","['11', '15']","['26', '4']"
466,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","[None, '15']","['26', '4']"
466,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['14', '31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","[None, None]","['26', '4']"
466,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['31', '43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","['14', None]","['26', '4']"
466,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","['14', '31']","['26', '4']"
468,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","[None, '31']","['26', '4']"
468,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['43', '34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","[None, None]","['26', '4']"
468,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['34', '18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","['43', None]","['26', '4']"
468,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30']","['43', '34']","['26', '4']"
469,43 finished CPU → wait queue,cpu_to_io,43,CPU0,"['18', '48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43']","[None, '34']","['26', '4']"
469,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43']","['18', '34']","['26', '4']"
470,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['48', '6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43']","['18', None]","['26', '4']"
470,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43']","['18', '48']","['26', '4']"
471,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['6', '39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43']","[None, '48']","['26', '4']"
471,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43']","['6', '48']","['26', '4']"
472,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6']","[None, '48']","['26', '4']"
472,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6']","[None, None]","['26', '4']"
472,26 finished I/O → ready queue,io_to_ready,26,IO0,"['39', '37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6']","[None, None]","[None, '4']"
472,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['37', '45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6']","['39', None]","[None, '4']"
472,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26']","['32', '13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6']","['39', '37']","[None, '4']"
472,32 dispatched to IO0,dispatch_io,32,IO0,"['45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26']","['13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6']","['39', '37']","['32', '4']"
474,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39']","['13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6']","[None, '37']","['32', '4']"
474,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39']","['13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","[None, None]","['32', '4']"
474,4 finished I/O → ready queue,io_to_ready,4,IO1,"['45', '9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4']","['13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","[None, None]","['32', None]"
474,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['9', '12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4']","['13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","['45', None]","['32', None]"
474,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4']","['13', '38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","['45', '9']","['32', None]"
474,13 dispatched to IO1,dispatch_io,13,IO1,"['12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","['45', '9']","['32', '13']"
476,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,"['12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","[None, '9']","['32', '13']"
476,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['12', '22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","[None, None]","['32', '13']"
476,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['22', '47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","['12', None]","['32', '13']"
476,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","['12', '22']","['32', '13']"
478,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","[None, '22']","['32', '13']"
478,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['47', '27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","[None, None]","['32', '13']"
478,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['27', '24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","['47', None]","['32', '13']"
478,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","['47', '27']","['32', '13']"
479,50 added to ready queue,enqueue,50,,"['24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","['47', '27']","['32', '13']"
480,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","[None, '27']","['32', '13']"
480,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['24', '33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","[None, None]","['32', '13']"
480,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['33', '20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","['24', None]","['32', '13']"
480,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37']","['24', '33']","['32', '13']"
481,33 finished CPU → wait queue,cpu_to_io,33,CPU1,"['20', '17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33']","['24', None]","['32', '13']"
481,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33']","['24', '20']","['32', '13']"
482,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['17', '35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33']","[None, '20']","['32', '13']"
482,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33']","['17', '20']","['32', '13']"
483,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['35', '46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20']","['17', None]","['32', '13']"
483,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20']","['17', '35']","['32', '13']"
484,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['46', '49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20']","[None, '35']","['32', '13']"
484,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20']","['46', '35']","['32', '13']"
485,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['49', '21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20']","['46', None]","['32', '13']"
485,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20']","['46', '49']","['32', '13']"
486,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['21', '19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46']","[None, '49']","['32', '13']"
486,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46']","['21', '49']","['32', '13']"
487,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['19', '23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46']","['21', None]","['32', '13']"
487,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46']","['21', '19']","['32', '13']"
488,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46']","[None, '19']","['32', '13']"
488,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['23', '11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19']","[None, None]","['32', '13']"
488,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['11', '15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19']","['23', None]","['32', '13']"
488,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19']","['23', '11']","['32', '13']"
490,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19']","[None, '11']","['32', '13']"
490,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['15', '14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19']","[None, None]","['32', '13']"
490,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19']","['15', None]","['32', '13']"
490,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19']","['15', '14']","['32', '13']"
492,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19']","[None, '14']","['32', '13']"
492,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['31', '34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","[None, None]","['32', '13']"
492,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['34', '18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['31', None]","['32', '13']"
492,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['31', '34']","['32', '13']"
493,34 finished CPU → ready queue,cpu_to_ready,34,CPU1,"['18', '48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['31', None]","['32', '13']"
493,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['31', '18']","['32', '13']"
494,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['48', '26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","[None, '18']","['32', '13']"
494,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['48', '18']","['32', '13']"
495,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['26', '39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['48', None]","['32', '13']"
495,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['48', '26']","['32', '13']"
496,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","[None, '26']","['32', '13']"
496,32 finished I/O → ready queue,io_to_ready,32,IO0,"['39', '4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","[None, '26']","[None, '13']"
496,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32']","['38', '1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['39', '26']","[None, '13']"
496,38 dispatched to IO0,dispatch_io,38,IO0,"['4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32']","['1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['39', '26']","['38', '13']"
497,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['4', '45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26']","['1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['39', None]","['38', '13']"
497,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26']","['1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['39', '4']","['38', '13']"
498,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39']","['1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","[None, '4']","['38', '13']"
498,13 finished I/O → ready queue,io_to_ready,13,IO1,"['45', '9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13']","['1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","[None, '4']","['38', None]"
498,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13']","['1', '10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['45', '4']","['38', None]"
498,1 dispatched to IO1,dispatch_io,1,IO1,"['9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['45', '4']","['38', '1']"
499,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['45', None]","['38', '1']"
499,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['45', '9']","['38', '1']"
500,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","[None, '9']","['38', '1']"
500,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['12', '22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","[None, None]","['38', '1']"
500,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['22', '50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['12', None]","['38', '1']"
500,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['12', '22']","['38', '1']"
502,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","[None, '22']","['38', '1']"
502,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['50', '47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","[None, None]","['38', '1']"
502,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['47', '27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['50', None]","['38', '1']"
502,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14']","['50', '47']","['38', '1']"
503,47 finished CPU → wait queue,cpu_to_io,47,CPU1,"['27', '24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47']","['50', None]","['38', '1']"
503,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47']","['50', '27']","['38', '1']"
504,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['24', '17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47']","[None, '27']","['38', '1']"
504,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47']","['24', '27']","['38', '1']"
505,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['17', '35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47']","['24', None]","['38', '1']"
505,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47']","['24', '17']","['38', '1']"
506,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['35', '49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47']","[None, '17']","['38', '1']"
506,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47']","['35', '17']","['38', '1']"
507,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['49', '21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47']","['35', None]","['38', '1']"
507,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47']","['35', '49']","['38', '1']"
508,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['21', '23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","[None, '49']","['38', '1']"
508,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","['21', '49']","['38', '1']"
509,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['23', '11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","['21', None]","['38', '1']"
509,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","['21', '23']","['38', '1']"
510,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['11', '15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","[None, '23']","['38', '1']"
510,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","['11', '23']","['38', '1']"
511,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['15', '34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","['11', None]","['38', '1']"
511,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","['11', '15']","['38', '1']"
512,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['34', '31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","[None, '15']","['38', '1']"
512,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","['34', '15']","['38', '1']"
513,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","['34', None]","['38', '1']"
513,1 finished I/O → ready queue,io_to_ready,1,IO1,"['31', '18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","['34', None]","['38', None]"
513,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1']","['10', '5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","['34', '31']","['38', None]"
513,10 dispatched to IO1,dispatch_io,10,IO1,"['18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1']","['5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","['34', '31']","['38', '10']"
514,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['18', '48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34']","['5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","[None, '31']","['38', '10']"
514,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34']","['5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35']","['18', '31']","['38', '10']"
515,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34']","['5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18']","[None, '31']","['38', '10']"
515,31 finished CPU → ready queue,cpu_to_ready,31,CPU1,"['48', '32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31']","['5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18']","[None, None]","['38', '10']"
515,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['32', '26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31']","['5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18']","['48', None]","['38', '10']"
515,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31']","['5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18']","['48', '32']","['38', '10']"
516,38 finished I/O → ready queue,io_to_ready,38,IO0,"['26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38']","['5', '7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18']","['48', '32']","[None, '10']"
516,5 dispatched to IO0,dispatch_io,5,IO0,"['26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18']","['48', '32']","['5', '10']"
517,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18']","[None, '32']","['5', '10']"
517,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['26', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18']","[None, None]","['5', '10']"
517,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18']","['26', None]","['5', '10']"
517,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18']","['26', '39']","['5', '10']"
518,26 finished CPU → wait queue,cpu_to_io,26,CPU0,"['13', '4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","[None, '39']","['5', '10']"
518,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['13', '39']","['5', '10']"
519,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['4', '45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['13', None]","['5', '10']"
519,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['13', '4']","['5', '10']"
520,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['45', '9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","[None, '4']","['5', '10']"
520,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['45', '4']","['5', '10']"
521,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['45', None]","['5', '10']"
521,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['45', '9']","['5', '10']"
522,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,"['12', '22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","[None, '9']","['5', '10']"
522,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['12', '9']","['5', '10']"
523,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['22', '50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['12', None]","['5', '10']"
523,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['12', '22']","['5', '10']"
524,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['50', '27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","[None, '22']","['5', '10']"
524,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['50', '22']","['5', '10']"
525,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['27', '24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['50', None]","['5', '10']"
525,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['50', '27']","['5', '10']"
526,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","[None, '27']","['5', '10']"
526,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['24', '17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","[None, None]","['5', '10']"
526,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['17', '49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['24', None]","['5', '10']"
526,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26']","['24', '17']","['5', '10']"
527,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['49', '21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['24', None]","['5', '10']"
527,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['24', '49']","['5', '10']"
528,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['21', '23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","[None, '49']","['5', '10']"
528,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['21', '49']","['5', '10']"
529,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['23', '11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['21', None]","['5', '10']"
529,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['21', '23']","['5', '10']"
530,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","[None, '23']","['5', '10']"
530,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['11', '15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","[None, None]","['5', '10']"
530,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['15', '1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['11', None]","['5', '10']"
530,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['11', '15']","['5', '10']"
532,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","[None, '15']","['5', '10']"
532,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['1', '34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","[None, None]","['5', '10']"
532,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['34', '31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['1', None]","['5', '10']"
532,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['1', '34']","['5', '10']"
534,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","[None, '34']","['5', '10']"
534,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['31', '38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","[None, None]","['5', '10']"
534,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['38', '48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['31', None]","['5', '10']"
534,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['31', '38']","['5', '10']"
535,5 finished I/O → ready queue,io_to_ready,5,IO0,"['48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['31', '38']","[None, '10']"
535,10 finished I/O → ready queue,io_to_ready,10,IO1,"['48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10']","['7', '42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['31', '38']","[None, None]"
535,7 dispatched to IO0,dispatch_io,7,IO0,"['48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10']","['42', '36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['31', '38']","['7', None]"
535,42 dispatched to IO1,dispatch_io,42,IO1,"['48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['31', '38']","['7', '42']"
536,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","[None, '38']","['7', '42']"
536,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['48', '32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","[None, None]","['7', '42']"
536,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['32', '39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['48', None]","['7', '42']"
536,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['48', '32']","['7', '42']"
537,48 finished CPU → ready queue,cpu_to_ready,48,CPU0,"['39', '13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","[None, '32']","['7', '42']"
537,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['39', '32']","['7', '42']"
538,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['13', '4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['39', None]","['7', '42']"
538,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['39', '13']","['7', '42']"
539,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['4', '45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","[None, '13']","['7', '42']"
539,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['4', '13']","['7', '42']"
540,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['45', '9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['4', None]","['7', '42']"
540,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17']","['4', '45']","['7', '42']"
541,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['9', '12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4']","[None, '45']","['7', '42']"
541,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4']","['9', '45']","['7', '42']"
542,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['12', '22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4']","['9', None]","['7', '42']"
542,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4']","['9', '12']","['7', '42']"
543,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['22', '50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9']","[None, '12']","['7', '42']"
543,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9']","['22', '12']","['7', '42']"
544,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['50', '27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9']","['22', None]","['7', '42']"
544,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9']","['22', '50']","['7', '42']"
545,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['27', '24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9']","[None, '50']","['7', '42']"
545,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9']","['27', '50']","['7', '42']"
546,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['24', '49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9']","['27', None]","['7', '42']"
546,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9']","['27', '24']","['7', '42']"
547,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['49', '21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9']","[None, '24']","['7', '42']"
547,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9']","['49', '24']","['7', '42']"
548,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['21', '23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24']","['49', None]","['7', '42']"
548,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24']","['49', '21']","['7', '42']"
549,49 finished CPU → ready queue,cpu_to_ready,49,CPU0,"['23', '11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24']","[None, '21']","['7', '42']"
549,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24']","['23', '21']","['7', '42']"
550,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['11', '15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24']","['23', None]","['7', '42']"
550,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24']","['23', '11']","['7', '42']"
551,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24']","[None, '11']","['7', '42']"
551,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['15', '1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24']","[None, None]","['7', '42']"
551,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24']","['15', None]","['7', '42']"
551,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24']","['15', '1']","['7', '42']"
552,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['34', '5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","[None, '1']","['7', '42']"
552,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['34', '1']","['7', '42']"
553,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['34', None]","['7', '42']"
553,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['34', '5']","['7', '42']"
554,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['10', '31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","[None, '5']","['7', '42']"
554,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['10', '5']","['7', '42']"
555,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['10', None]","['7', '42']"
555,42 finished I/O → ready queue,io_to_ready,42,IO1,"['31', '38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['10', None]","['7', None]"
555,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42']","['36', '29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['10', '31']","['7', None]"
555,36 dispatched to IO1,dispatch_io,36,IO1,"['38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42']","['29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['10', '31']","['7', '36']"
556,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['38', '48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10']","['29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","[None, '31']","['7', '36']"
556,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10']","['29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['38', '31']","['7', '36']"
557,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31']","['29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['38', None]","['7', '36']"
557,7 finished I/O → ready queue,io_to_ready,7,IO0,"['48', '32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7']","['29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['38', None]","[None, '36']"
557,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7']","['29', '44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['38', '48']","[None, '36']"
557,29 dispatched to IO0,dispatch_io,29,IO0,"['32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['38', '48']","['29', '36']"
558,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['32', '39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","[None, '48']","['29', '36']"
558,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['32', '48']","['29', '36']"
559,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['39', '13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['32', None]","['29', '36']"
559,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['32', '39']","['29', '36']"
560,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['13', '45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","[None, '39']","['29', '36']"
560,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['13', '39']","['29', '36']"
561,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['45', '12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['13', None]","['29', '36']"
561,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['13', '45']","['29', '36']"
562,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","[None, '45']","['29', '36']"
562,45 finished all bursts,finished,45,CPU1,"['12', '22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","[None, None]","['29', '36']"
562,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['22', '50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['12', None]","['29', '36']"
562,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['12', '22']","['29', '36']"
563,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['50', '27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['12', None]","['29', '36']"
563,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['12', '50']","['29', '36']"
564,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['27', '49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","[None, '50']","['29', '36']"
564,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['27', '50']","['29', '36']"
565,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['49', '21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['27', None]","['29', '36']"
565,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['27', '49']","['29', '36']"
566,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['21', '23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","[None, '49']","['29', '36']"
566,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['21', '49']","['29', '36']"
567,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['23', '11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['21', None]","['29', '36']"
567,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['21', '23']","['29', '36']"
568,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['11', '1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","[None, '23']","['29', '36']"
568,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['11', '23']","['29', '36']"
569,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['1', '34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['11', None]","['29', '36']"
569,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['11', '1']","['29', '36']"
570,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['34', '5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","[None, '1']","['29', '36']"
570,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['34', '1']","['29', '36']"
571,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['34', None]","['29', '36']"
571,29 finished I/O → ready queue,io_to_ready,29,IO0,"['5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['34', None]","[None, '36']"
571,36 finished I/O → ready queue,io_to_ready,36,IO1,"['5', '42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['34', None]","[None, None]"
571,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36']","['44', '41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['34', '5']","[None, None]"
571,44 dispatched to IO0,dispatch_io,44,IO0,"['42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36']","['41', '40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['34', '5']","['44', None]"
571,41 dispatched to IO1,dispatch_io,41,IO1,"['42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15']","['34', '5']","['44', '41']"
572,34 finished CPU → wait queue,cpu_to_io,34,CPU0,"['42', '10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","[None, '5']","['44', '41']"
572,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","['42', '5']","['44', '41']"
573,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","['42', None]","['44', '41']"
573,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","['42', '10']","['44', '41']"
574,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['31', '7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","[None, '10']","['44', '41']"
574,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","['31', '10']","['44', '41']"
575,31 finished CPU → ready queue,cpu_to_ready,31,CPU0,"['7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","[None, '10']","['44', '41']"
575,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['7', '38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","[None, None]","['44', '41']"
575,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['38', '48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","['7', None]","['44', '41']"
575,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","['7', '38']","['44', '41']"
577,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","[None, '38']","['44', '41']"
577,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['48', '32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","[None, None]","['44', '41']"
577,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['32', '39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","['48', None]","['44', '41']"
577,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","['48', '32']","['44', '41']"
579,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","[None, '32']","['44', '41']"
579,32 finished CPU → ready queue,cpu_to_ready,32,CPU1,"['39', '13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","[None, None]","['44', '41']"
579,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['13', '22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","['39', None]","['44', '41']"
579,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","['39', '13']","['44', '41']"
580,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34']","[None, '13']","['44', '41']"
580,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['22', '12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13']","[None, None]","['44', '41']"
580,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['12', '50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13']","['22', None]","['44', '41']"
580,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13']","['22', '12']","['44', '41']"
582,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13']","[None, '12']","['44', '41']"
582,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['50', '27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13']","[None, None]","['44', '41']"
582,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['27', '49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13']","['50', None]","['44', '41']"
582,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13']","['50', '27']","['44', '41']"
584,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13']","[None, '27']","['44', '41']"
584,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13']","[None, None]","['44', '41']"
584,41 finished I/O → ready queue,io_to_ready,41,IO1,"['49', '21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13']","[None, None]","['44', None]"
584,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['21', '23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13']","['49', None]","['44', None]"
584,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41']","['40', '8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13']","['49', '21']","['44', None]"
584,40 dispatched to IO1,dispatch_io,40,IO1,"['23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41']","['8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13']","['49', '21']","['44', '40']"
585,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['23', '11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41']","['8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['49', None]","['44', '40']"
585,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41']","['8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['49', '23']","['44', '40']"
586,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49']","['8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","[None, '23']","['44', '40']"
586,44 finished I/O → ready queue,io_to_ready,44,IO0,"['11', '1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44']","['8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","[None, '23']","[None, '40']"
586,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44']","['8', '28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['11', '23']","[None, '40']"
586,8 dispatched to IO0,dispatch_io,8,IO0,"['1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['11', '23']","['8', '40']"
587,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['1', '29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['11', None]","['8', '40']"
587,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['11', '1']","['8', '40']"
588,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['29', '36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","[None, '1']","['8', '40']"
588,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['29', '1']","['8', '40']"
589,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['36', '5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['29', None]","['8', '40']"
589,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['29', '36']","['8', '40']"
590,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['5', '42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","[None, '36']","['8', '40']"
590,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['5', '36']","['8', '40']"
591,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['42', '31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['5', None]","['8', '40']"
591,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['5', '42']","['8', '40']"
592,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['31', '10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","[None, '42']","['8', '40']"
592,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['31', '42']","['8', '40']"
593,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['10', '7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['31', None]","['8', '40']"
593,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['31', '10']","['8', '40']"
594,31 finished all bursts,finished,31,CPU0,"['7', '38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","[None, '10']","['8', '40']"
594,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['7', '10']","['8', '40']"
595,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['38', '48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['7', None]","['8', '40']"
595,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21']","['7', '38']","['8', '40']"
596,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['48', '32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7']","[None, '38']","['8', '40']"
596,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7']","['48', '38']","['8', '40']"
597,48 finished CPU → wait queue,cpu_to_io,48,CPU0,"['32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48']","[None, '38']","['8', '40']"
597,38 finished CPU → wait queue,cpu_to_io,38,CPU1,"['32', '39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38']","[None, None]","['8', '40']"
597,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['39', '22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38']","['32', None]","['8', '40']"
597,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38']","['32', '39']","['8', '40']"
599,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10', '32']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38']","[None, '39']","['8', '40']"
599,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['22', '12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10', '32', '39']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38']","[None, None]","['8', '40']"
599,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['12', '50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10', '32', '39']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38']","['22', None]","['8', '40']"
599,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10', '32', '39']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38']","['22', '12']","['8', '40']"
600,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['50', '27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10', '32', '39', '12']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38']","['22', None]","['8', '40']"
600,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10', '32', '39', '12']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38']","['22', '50']","['8', '40']"
601,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10', '32', '39', '12', '22']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38']","[None, '50']","['8', '40']"
601,50 finished CPU → wait queue,cpu_to_io,50,CPU1,"['27', '41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10', '32', '39', '12', '22']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","[None, None]","['8', '40']"
601,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['41', '49', '44', '23', '11', '1', '29', '36', '5', '42', '10', '32', '39', '12', '22']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['27', None]","['8', '40']"
601,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['49', '44', '23', '11', '1', '29', '36', '5', '42', '10', '32', '39', '12', '22']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['27', '41']","['8', '40']"
603,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['49', '44', '23', '11', '1', '29', '36', '5', '42', '10', '32', '39', '12', '22', '27']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","[None, '41']","['8', '40']"
603,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['49', '44', '23', '11', '1', '29', '36', '5', '42', '10', '32', '39', '12', '22', '27', '41']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","[None, None]","['8', '40']"
603,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['44', '23', '11', '1', '29', '36', '5', '42', '10', '32', '39', '12', '22', '27', '41']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['49', None]","['8', '40']"
603,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['23', '11', '1', '29', '36', '5', '42', '10', '32', '39', '12', '22', '27', '41']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['49', '44']","['8', '40']"
605,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['23', '11', '1', '29', '36', '5', '42', '10', '32', '39', '12', '22', '27', '41', '49']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","[None, '44']","['8', '40']"
605,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['23', '11', '1', '29', '36', '5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","[None, None]","['8', '40']"
605,40 finished I/O → ready queue,io_to_ready,40,IO1,"['23', '11', '1', '29', '36', '5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","[None, None]","['8', None]"
605,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['11', '1', '29', '36', '5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['23', None]","['8', None]"
605,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['1', '29', '36', '5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40']","['28', '30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['23', '11']","['8', None]"
605,28 dispatched to IO1,dispatch_io,28,IO1,"['1', '29', '36', '5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40']","['30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['23', '11']","['8', '28']"
607,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['1', '29', '36', '5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40', '23']","['30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","[None, '11']","['8', '28']"
607,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['1', '29', '36', '5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11']","['30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","[None, None]","['8', '28']"
607,8 finished I/O → ready queue,io_to_ready,8,IO0,"['1', '29', '36', '5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8']","['30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","[None, None]","[None, '28']"
607,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['29', '36', '5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8']","['30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['1', None]","[None, '28']"
607,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['36', '5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8']","['30', '43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['1', '29']","[None, '28']"
607,30 dispatched to IO0,dispatch_io,30,IO0,"['36', '5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['1', '29']","['30', '28']"
608,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['36', '5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","[None, '29']","['30', '28']"
608,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['36', '29']","['30', '28']"
609,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['5', '42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['36', None]","['30', '28']"
609,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['36', '5']","['30', '28']"
610,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['42', '10', '32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '36']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","[None, '5']","['30', '28']"
610,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['10', '32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '36']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['42', '5']","['30', '28']"
611,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '36', '5']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['42', None]","['30', '28']"
611,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '36', '5']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['42', '10']","['30', '28']"
612,42 finished CPU → ready queue,cpu_to_ready,42,CPU0,"['32', '39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '36', '5', '42']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","[None, '10']","['30', '28']"
612,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '36', '5', '42']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50']","['32', '10']","['30', '28']"
613,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['39', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '36', '5', '42']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10']","['32', None]","['30', '28']"
613,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '36', '5', '42']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10']","['32', '39']","['30', '28']"
614,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '36', '5', '42', '32']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10']","[None, '39']","['30', '28']"
614,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '36', '5', '42', '32']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10']","['12', '39']","['30', '28']"
615,39 finished CPU → wait queue,cpu_to_io,39,CPU1,"['22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '36', '5', '42', '32']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['12', None]","['30', '28']"
615,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '36', '5', '42', '32']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['12', '22']","['30', '28']"
616,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '36', '5', '42', '32', '12']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","[None, '22']","['30', '28']"
616,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['41', '49', '44', '40', '23', '11', '8', '1', '29', '36', '5', '42', '32', '12']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['27', '22']","['30', '28']"
617,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['41', '49', '44', '40', '23', '11', '8', '1', '29', '36', '5', '42', '32', '12', '22']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['27', None]","['30', '28']"
617,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['49', '44', '40', '23', '11', '8', '1', '29', '36', '5', '42', '32', '12', '22']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['27', '41']","['30', '28']"
618,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['49', '44', '40', '23', '11', '8', '1', '29', '36', '5', '42', '32', '12', '22', '27']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","[None, '41']","['30', '28']"
618,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['44', '40', '23', '11', '8', '1', '29', '36', '5', '42', '32', '12', '22', '27']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['49', '41']","['30', '28']"
619,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['44', '40', '23', '11', '8', '1', '29', '36', '5', '42', '32', '12', '22', '27', '41']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['49', None]","['30', '28']"
619,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['40', '23', '11', '8', '1', '29', '36', '5', '42', '32', '12', '22', '27', '41']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['49', '44']","['30', '28']"
620,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['40', '23', '11', '8', '1', '29', '36', '5', '42', '32', '12', '22', '27', '41', '49']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","[None, '44']","['30', '28']"
620,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['23', '11', '8', '1', '29', '36', '5', '42', '32', '12', '22', '27', '41', '49']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['40', '44']","['30', '28']"
621,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['23', '11', '8', '1', '29', '36', '5', '42', '32', '12', '22', '27', '41', '49', '44']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['40', None]","['30', '28']"
621,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '8', '1', '29', '36', '5', '42', '32', '12', '22', '27', '41', '49', '44']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['40', '23']","['30', '28']"
622,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,"['11', '8', '1', '29', '36', '5', '42', '32', '12', '22', '27', '41', '49', '44', '40']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","[None, '23']","['30', '28']"
622,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '1', '29', '36', '5', '42', '32', '12', '22', '27', '41', '49', '44', '40']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['11', '23']","['30', '28']"
623,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['8', '1', '29', '36', '5', '42', '32', '12', '22', '27', '41', '49', '44', '40', '23']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['11', None]","['30', '28']"
623,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '29', '36', '5', '42', '32', '12', '22', '27', '41', '49', '44', '40', '23']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['11', '8']","['30', '28']"
624,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['1', '29', '36', '5', '42', '32', '12', '22', '27', '41', '49', '44', '40', '23', '11']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","[None, '8']","['30', '28']"
624,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['29', '36', '5', '42', '32', '12', '22', '27', '41', '49', '44', '40', '23', '11']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['1', '8']","['30', '28']"
625,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['29', '36', '5', '42', '32', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['1', None]","['30', '28']"
625,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['36', '5', '42', '32', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['1', '29']","['30', '28']"
626,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['36', '5', '42', '32', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","[None, '29']","['30', '28']"
626,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['5', '42', '32', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['36', '29']","['30', '28']"
627,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['5', '42', '32', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['36', None]","['30', '28']"
627,28 finished I/O → ready queue,io_to_ready,28,IO1,"['5', '42', '32', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '28']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['36', None]","['30', None]"
627,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['42', '32', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '28']","['43', '6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['36', '5']","['30', None]"
627,43 dispatched to IO1,dispatch_io,43,IO1,"['42', '32', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '28']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","['36', '5']","['30', '43']"
628,36 finished all bursts,finished,36,CPU0,"['42', '32', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '28']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39']","[None, '5']","['30', '43']"
628,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['42', '32', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '28']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5']","[None, None]","['30', '43']"
628,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['32', '12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '28']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5']","['42', None]","['30', '43']"
628,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '28']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5']","['42', '32']","['30', '43']"
630,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '28', '42']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5']","[None, '32']","['30', '43']"
630,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['12', '22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '28', '42', '32']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5']","[None, None]","['30', '43']"
630,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['22', '27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '28', '42', '32']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5']","['12', None]","['30', '43']"
630,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '28', '42', '32']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5']","['12', '22']","['30', '43']"
632,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '28', '42', '32', '12']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5']","[None, '22']","['30', '43']"
632,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['27', '41', '49', '44', '40', '23', '11', '8', '1', '29', '28', '42', '32', '12']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22']","[None, None]","['30', '43']"
632,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['41', '49', '44', '40', '23', '11', '8', '1', '29', '28', '42', '32', '12']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22']","['27', None]","['30', '43']"
632,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['49', '44', '40', '23', '11', '8', '1', '29', '28', '42', '32', '12']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22']","['27', '41']","['30', '43']"
634,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['49', '44', '40', '23', '11', '8', '1', '29', '28', '42', '32', '12', '27']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22']","[None, '41']","['30', '43']"
634,41 finished CPU → ready queue,cpu_to_ready,41,CPU1,"['49', '44', '40', '23', '11', '8', '1', '29', '28', '42', '32', '12', '27', '41']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22']","[None, None]","['30', '43']"
634,30 finished I/O → ready queue,io_to_ready,30,IO0,"['49', '44', '40', '23', '11', '8', '1', '29', '28', '42', '32', '12', '27', '41', '30']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22']","[None, None]","[None, '43']"
634,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['44', '40', '23', '11', '8', '1', '29', '28', '42', '32', '12', '27', '41', '30']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22']","['49', None]","[None, '43']"
634,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['40', '23', '11', '8', '1', '29', '28', '42', '32', '12', '27', '41', '30']","['6', '37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22']","['49', '44']","[None, '43']"
634,6 dispatched to IO0,dispatch_io,6,IO0,"['40', '23', '11', '8', '1', '29', '28', '42', '32', '12', '27', '41', '30']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22']","['49', '44']","['6', '43']"
635,49 finished CPU → wait queue,cpu_to_io,49,CPU0,"['40', '23', '11', '8', '1', '29', '28', '42', '32', '12', '27', '41', '30']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49']","[None, '44']","['6', '43']"
635,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['23', '11', '8', '1', '29', '28', '42', '32', '12', '27', '41', '30']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49']","['40', '44']","['6', '43']"
636,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['23', '11', '8', '1', '29', '28', '42', '32', '12', '27', '41', '30']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40']","[None, '44']","['6', '43']"
636,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['23', '11', '8', '1', '29', '28', '42', '32', '12', '27', '41', '30', '44']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40']","[None, None]","['6', '43']"
636,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['11', '8', '1', '29', '28', '42', '32', '12', '27', '41', '30', '44']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40']","['23', None]","['6', '43']"
636,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['8', '1', '29', '28', '42', '32', '12', '27', '41', '30', '44']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40']","['23', '11']","['6', '43']"
637,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['8', '1', '29', '28', '42', '32', '12', '27', '41', '30', '44']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23']","[None, '11']","['6', '43']"
637,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '29', '28', '42', '32', '12', '27', '41', '30', '44']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23']","['8', '11']","['6', '43']"
638,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['1', '29', '28', '42', '32', '12', '27', '41', '30', '44', '11']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23']","['8', None]","['6', '43']"
638,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['29', '28', '42', '32', '12', '27', '41', '30', '44', '11']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23']","['8', '1']","['6', '43']"
639,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['29', '28', '42', '32', '12', '27', '41', '30', '44', '11', '8']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23']","[None, '1']","['6', '43']"
639,1 finished all bursts,finished,1,CPU1,"['29', '28', '42', '32', '12', '27', '41', '30', '44', '11', '8']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23']","[None, None]","['6', '43']"
639,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['28', '42', '32', '12', '27', '41', '30', '44', '11', '8']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23']","['29', None]","['6', '43']"
639,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['42', '32', '12', '27', '41', '30', '44', '11', '8']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23']","['29', '28']","['6', '43']"
640,28 finished CPU → wait queue,cpu_to_io,28,CPU1,"['42', '32', '12', '27', '41', '30', '44', '11', '8']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28']","['29', None]","['6', '43']"
640,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['32', '12', '27', '41', '30', '44', '11', '8']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28']","['29', '42']","['6', '43']"
641,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['32', '12', '27', '41', '30', '44', '11', '8', '29']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28']","[None, '42']","['6', '43']"
641,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['12', '27', '41', '30', '44', '11', '8', '29']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28']","['32', '42']","['6', '43']"
642,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['12', '27', '41', '30', '44', '11', '8', '29', '42']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28']","['32', None]","['6', '43']"
642,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['27', '41', '30', '44', '11', '8', '29', '42']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28']","['32', '12']","['6', '43']"
643,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['27', '41', '30', '44', '11', '8', '29', '42', '32']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28']","[None, '12']","['6', '43']"
643,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['41', '30', '44', '11', '8', '29', '42', '32']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28']","['27', '12']","['6', '43']"
644,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['41', '30', '44', '11', '8', '29', '42', '32']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12']","['27', None]","['6', '43']"
644,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['30', '44', '11', '8', '29', '42', '32']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12']","['27', '41']","['6', '43']"
645,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['30', '44', '11', '8', '29', '42', '32', '27']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12']","[None, '41']","['6', '43']"
645,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['44', '11', '8', '29', '42', '32', '27']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12']","['30', '41']","['6', '43']"
646,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['44', '11', '8', '29', '42', '32', '27', '41']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12']","['30', None]","['6', '43']"
646,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['11', '8', '29', '42', '32', '27', '41']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12']","['30', '44']","['6', '43']"
647,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['11', '8', '29', '42', '32', '27', '41', '30']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12']","[None, '44']","['6', '43']"
647,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['8', '29', '42', '32', '27', '41', '30']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12']","['11', '44']","['6', '43']"
648,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['8', '29', '42', '32', '27', '41', '30']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","[None, '44']","['6', '43']"
648,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['8', '29', '42', '32', '27', '41', '30', '44']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","[None, None]","['6', '43']"
648,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['29', '42', '32', '27', '41', '30', '44']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","['8', None]","['6', '43']"
648,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['42', '32', '27', '41', '30', '44']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","['8', '29']","['6', '43']"
650,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['42', '32', '27', '41', '30', '44', '8']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","[None, '29']","['6', '43']"
650,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['42', '32', '27', '41', '30', '44', '8', '29']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","[None, None]","['6', '43']"
650,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['32', '27', '41', '30', '44', '8', '29']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","['42', None]","['6', '43']"
650,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['27', '41', '30', '44', '8', '29']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","['42', '32']","['6', '43']"
651,43 finished I/O → ready queue,io_to_ready,43,IO1,"['27', '41', '30', '44', '8', '29', '43']","['37', '33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","['42', '32']","['6', None]"
651,37 dispatched to IO1,dispatch_io,37,IO1,"['27', '41', '30', '44', '8', '29', '43']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","['42', '32']","['6', '37']"
652,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['27', '41', '30', '44', '8', '29', '43', '42']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","[None, '32']","['6', '37']"
652,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['27', '41', '30', '44', '8', '29', '43', '42', '32']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","[None, None]","['6', '37']"
652,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['41', '30', '44', '8', '29', '43', '42', '32']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","['27', None]","['6', '37']"
652,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['30', '44', '8', '29', '43', '42', '32']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","['27', '41']","['6', '37']"
653,27 finished all bursts,finished,27,CPU0,"['30', '44', '8', '29', '43', '42', '32']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","[None, '41']","['6', '37']"
653,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['44', '8', '29', '43', '42', '32']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","['30', '41']","['6', '37']"
654,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['44', '8', '29', '43', '42', '32', '41']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","['30', None]","['6', '37']"
654,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['8', '29', '43', '42', '32', '41']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","['30', '44']","['6', '37']"
655,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['8', '29', '43', '42', '32', '41', '30']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","[None, '44']","['6', '37']"
655,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['29', '43', '42', '32', '41', '30']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11']","['8', '44']","['6', '37']"
656,44 finished CPU → wait queue,cpu_to_io,44,CPU1,"['29', '43', '42', '32', '41', '30']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['8', None]","['6', '37']"
656,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['43', '42', '32', '41', '30']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['8', '29']","['6', '37']"
657,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['43', '42', '32', '41', '30', '8']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","[None, '29']","['6', '37']"
657,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['42', '32', '41', '30', '8']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['43', '29']","['6', '37']"
658,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['42', '32', '41', '30', '8', '29']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['43', None]","['6', '37']"
658,6 finished I/O → ready queue,io_to_ready,6,IO0,"['42', '32', '41', '30', '8', '29', '6']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['43', None]","[None, '37']"
658,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['32', '41', '30', '8', '29', '6']","['33', '20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['43', '42']","[None, '37']"
658,33 dispatched to IO0,dispatch_io,33,IO0,"['32', '41', '30', '8', '29', '6']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['43', '42']","['33', '37']"
659,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['32', '41', '30', '8', '29', '6', '43']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","[None, '42']","['33', '37']"
659,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['41', '30', '8', '29', '6', '43']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['32', '42']","['33', '37']"
660,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['41', '30', '8', '29', '6', '43', '42']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['32', None]","['33', '37']"
660,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['30', '8', '29', '6', '43', '42']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['32', '41']","['33', '37']"
661,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['30', '8', '29', '6', '43', '42', '32']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","[None, '41']","['33', '37']"
661,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['8', '29', '6', '43', '42', '32']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['30', '41']","['33', '37']"
662,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['8', '29', '6', '43', '42', '32', '41']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['30', None]","['33', '37']"
662,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['29', '6', '43', '42', '32', '41']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['30', '8']","['33', '37']"
663,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['29', '6', '43', '42', '32', '41', '30']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","[None, '8']","['33', '37']"
663,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['6', '43', '42', '32', '41', '30']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['29', '8']","['33', '37']"
664,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['6', '43', '42', '32', '41', '30', '29']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","[None, '8']","['33', '37']"
664,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['6', '43', '42', '32', '41', '30', '29', '8']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","[None, None]","['33', '37']"
664,37 finished I/O → ready queue,io_to_ready,37,IO1,"['6', '43', '42', '32', '41', '30', '29', '8', '37']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","[None, None]","['33', None]"
664,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['43', '42', '32', '41', '30', '29', '8', '37']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['6', None]","['33', None]"
664,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['42', '32', '41', '30', '29', '8', '37']","['20', '46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['6', '43']","['33', None]"
664,20 dispatched to IO1,dispatch_io,20,IO1,"['42', '32', '41', '30', '29', '8', '37']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['6', '43']","['33', '20']"
666,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['42', '32', '41', '30', '29', '8', '37', '6']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","[None, '43']","['33', '20']"
666,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['42', '32', '41', '30', '29', '8', '37', '6', '43']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","[None, None]","['33', '20']"
666,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['32', '41', '30', '29', '8', '37', '6', '43']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['42', None]","['33', '20']"
666,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['41', '30', '29', '8', '37', '6', '43']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['42', '32']","['33', '20']"
668,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['41', '30', '29', '8', '37', '6', '43', '42']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","[None, '32']","['33', '20']"
668,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['41', '30', '29', '8', '37', '6', '43', '42', '32']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","[None, None]","['33', '20']"
668,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['30', '29', '8', '37', '6', '43', '42', '32']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['41', None]","['33', '20']"
668,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['29', '8', '37', '6', '43', '42', '32']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44']","['41', '30']","['33', '20']"
669,30 finished CPU → wait queue,cpu_to_io,30,CPU1,"['29', '8', '37', '6', '43', '42', '32']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30']","['41', None]","['33', '20']"
669,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['8', '37', '6', '43', '42', '32']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30']","['41', '29']","['33', '20']"
670,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['8', '37', '6', '43', '42', '32', '41']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30']","[None, '29']","['33', '20']"
670,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['37', '6', '43', '42', '32', '41']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30']","['8', '29']","['33', '20']"
671,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['37', '6', '43', '42', '32', '41', '29']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30']","['8', None]","['33', '20']"
671,33 finished I/O → ready queue,io_to_ready,33,IO0,"['37', '6', '43', '42', '32', '41', '29', '33']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30']","['8', None]","[None, '20']"
671,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['6', '43', '42', '32', '41', '29', '33']","['46', '19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30']","['8', '37']","[None, '20']"
671,46 dispatched to IO0,dispatch_io,46,IO0,"['6', '43', '42', '32', '41', '29', '33']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30']","['8', '37']","['46', '20']"
672,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '43', '42', '32', '41', '29', '33', '8']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30']","[None, '37']","['46', '20']"
672,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['43', '42', '32', '41', '29', '33', '8']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30']","['6', '37']","['46', '20']"
673,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['43', '42', '32', '41', '29', '33', '8']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6']","[None, '37']","['46', '20']"
673,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['43', '42', '32', '41', '29', '33', '8', '37']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6']","[None, None]","['46', '20']"
673,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['42', '32', '41', '29', '33', '8', '37']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6']","['43', None]","['46', '20']"
673,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['32', '41', '29', '33', '8', '37']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6']","['43', '42']","['46', '20']"
674,42 finished CPU → wait queue,cpu_to_io,42,CPU1,"['32', '41', '29', '33', '8', '37']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42']","['43', None]","['46', '20']"
674,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['41', '29', '33', '8', '37']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42']","['43', '32']","['46', '20']"
675,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['41', '29', '33', '8', '37', '43']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42']","[None, '32']","['46', '20']"
675,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['29', '33', '8', '37', '43']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42']","['41', '32']","['46', '20']"
676,41 finished CPU → wait queue,cpu_to_io,41,CPU0,"['29', '33', '8', '37', '43']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","[None, '32']","['46', '20']"
676,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['29', '33', '8', '37', '43', '32']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","[None, None]","['46', '20']"
676,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['33', '8', '37', '43', '32']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","['29', None]","['46', '20']"
676,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['8', '37', '43', '32']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","['29', '33']","['46', '20']"
678,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['8', '37', '43', '32', '29']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","[None, '33']","['46', '20']"
678,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['8', '37', '43', '32', '29', '33']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","[None, None]","['46', '20']"
678,20 finished I/O → ready queue,io_to_ready,20,IO1,"['8', '37', '43', '32', '29', '33', '20']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","[None, None]","['46', None]"
678,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['37', '43', '32', '29', '33', '20']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","['8', None]","['46', None]"
678,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['43', '32', '29', '33', '20']","['19', '14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","['8', '37']","['46', None]"
678,19 dispatched to IO1,dispatch_io,19,IO1,"['43', '32', '29', '33', '20']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","['8', '37']","['46', '19']"
679,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['43', '32', '29', '33', '20', '8']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","[None, '37']","['46', '19']"
679,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['32', '29', '33', '20', '8']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","['43', '37']","['46', '19']"
680,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['32', '29', '33', '20', '8', '37']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","['43', None]","['46', '19']"
680,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['29', '33', '20', '8', '37']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41']","['43', '32']","['46', '19']"
681,43 finished CPU → wait queue,cpu_to_io,43,CPU0,"['29', '33', '20', '8', '37']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","[None, '32']","['46', '19']"
681,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['33', '20', '8', '37']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","['29', '32']","['46', '19']"
682,32 finished CPU → ready queue,cpu_to_ready,32,CPU1,"['33', '20', '8', '37', '32']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","['29', None]","['46', '19']"
682,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['20', '8', '37', '32']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","['29', '33']","['46', '19']"
683,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['20', '8', '37', '32', '29']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","[None, '33']","['46', '19']"
683,33 finished CPU → ready queue,cpu_to_ready,33,CPU1,"['20', '8', '37', '32', '29', '33']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","[None, None]","['46', '19']"
683,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['8', '37', '32', '29', '33']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","['20', None]","['46', '19']"
683,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['37', '32', '29', '33']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","['20', '8']","['46', '19']"
685,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['37', '32', '29', '33', '20']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","[None, '8']","['46', '19']"
685,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['37', '32', '29', '33', '20', '8']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","[None, None]","['46', '19']"
685,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['32', '29', '33', '20', '8']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","['37', None]","['46', '19']"
685,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['29', '33', '20', '8']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","['37', '32']","['46', '19']"
687,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['29', '33', '20', '8', '37']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","[None, '32']","['46', '19']"
687,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['29', '33', '20', '8', '37', '32']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","[None, None]","['46', '19']"
687,46 finished I/O → ready queue,io_to_ready,46,IO0,"['29', '33', '20', '8', '37', '32', '46']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","[None, None]","[None, '19']"
687,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['33', '20', '8', '37', '32', '46']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","['29', None]","[None, '19']"
687,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['20', '8', '37', '32', '46']","['14', '47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","['29', '33']","[None, '19']"
687,14 dispatched to IO0,dispatch_io,14,IO0,"['20', '8', '37', '32', '46']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43']","['29', '33']","['14', '19']"
689,29 finished CPU → wait queue,cpu_to_io,29,CPU0,"['20', '8', '37', '32', '46']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, '33']","['14', '19']"
689,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['20', '8', '37', '32', '46', '33']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, None]","['14', '19']"
689,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['8', '37', '32', '46', '33']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['20', None]","['14', '19']"
689,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['37', '32', '46', '33']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['20', '8']","['14', '19']"
691,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['37', '32', '46', '33', '20']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, '8']","['14', '19']"
691,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['37', '32', '46', '33', '20', '8']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, None]","['14', '19']"
691,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['32', '46', '33', '20', '8']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['37', None]","['14', '19']"
691,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['46', '33', '20', '8']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['37', '32']","['14', '19']"
693,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['46', '33', '20', '8', '37']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, '32']","['14', '19']"
693,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['46', '33', '20', '8', '37', '32']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, None]","['14', '19']"
693,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['33', '20', '8', '37', '32']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['46', None]","['14', '19']"
693,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['20', '8', '37', '32']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['46', '33']","['14', '19']"
695,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['20', '8', '37', '32', '46']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, '33']","['14', '19']"
695,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['20', '8', '37', '32', '46', '33']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, None]","['14', '19']"
695,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['8', '37', '32', '46', '33']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['20', None]","['14', '19']"
695,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['37', '32', '46', '33']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['20', '8']","['14', '19']"
697,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['37', '32', '46', '33', '20']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, '8']","['14', '19']"
697,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['37', '32', '46', '33', '20', '8']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, None]","['14', '19']"
697,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['32', '46', '33', '20', '8']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['37', None]","['14', '19']"
697,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['46', '33', '20', '8']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['37', '32']","['14', '19']"
699,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['46', '33', '20', '8', '37']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, '32']","['14', '19']"
699,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['46', '33', '20', '8', '37', '32']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, None]","['14', '19']"
699,19 finished I/O → ready queue,io_to_ready,19,IO1,"['46', '33', '20', '8', '37', '32', '19']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, None]","['14', None]"
699,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['33', '20', '8', '37', '32', '19']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['46', None]","['14', None]"
699,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['20', '8', '37', '32', '19']","['47', '35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['46', '33']","['14', None]"
699,47 dispatched to IO1,dispatch_io,47,IO1,"['20', '8', '37', '32', '19']","['35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['46', '33']","['14', '47']"
700,33 finished CPU → ready queue,cpu_to_ready,33,CPU1,"['20', '8', '37', '32', '19', '33']","['35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['46', None]","['14', '47']"
700,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['8', '37', '32', '19', '33']","['35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['46', '20']","['14', '47']"
701,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['8', '37', '32', '19', '33', '46']","['35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, '20']","['14', '47']"
701,14 finished I/O → ready queue,io_to_ready,14,IO0,"['8', '37', '32', '19', '33', '46', '14']","['35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","[None, '20']","[None, '47']"
701,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['37', '32', '19', '33', '46', '14']","['35', '18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['8', '20']","[None, '47']"
701,35 dispatched to IO0,dispatch_io,35,IO0,"['37', '32', '19', '33', '46', '14']","['18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29']","['8', '20']","['35', '47']"
702,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['37', '32', '19', '33', '46', '14']","['18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20']","['8', None]","['35', '47']"
702,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['32', '19', '33', '46', '14']","['18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20']","['8', '37']","['35', '47']"
703,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['32', '19', '33', '46', '14', '8']","['18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20']","[None, '37']","['35', '47']"
703,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['32', '19', '33', '46', '14', '8']","['18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","[None, None]","['35', '47']"
703,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['19', '33', '46', '14', '8']","['18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['32', None]","['35', '47']"
703,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['33', '46', '14', '8']","['18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['32', '19']","['35', '47']"
705,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['33', '46', '14', '8', '32']","['18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","[None, '19']","['35', '47']"
705,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['33', '46', '14', '8', '32', '19']","['18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","[None, None]","['35', '47']"
705,47 finished I/O → ready queue,io_to_ready,47,IO1,"['33', '46', '14', '8', '32', '19', '47']","['18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","[None, None]","['35', None]"
705,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['46', '14', '8', '32', '19', '47']","['18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['33', None]","['35', None]"
705,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['14', '8', '32', '19', '47']","['18', '26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['33', '46']","['35', None]"
705,18 dispatched to IO1,dispatch_io,18,IO1,"['14', '8', '32', '19', '47']","['26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['33', '46']","['35', '18']"
706,35 finished I/O → ready queue,io_to_ready,35,IO0,"['14', '8', '32', '19', '47', '35']","['26', '17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['33', '46']","[None, '18']"
706,26 dispatched to IO0,dispatch_io,26,IO0,"['14', '8', '32', '19', '47', '35']","['17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['33', '46']","['26', '18']"
707,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['14', '8', '32', '19', '47', '35', '33']","['17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","[None, '46']","['26', '18']"
707,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['14', '8', '32', '19', '47', '35', '33', '46']","['17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","[None, None]","['26', '18']"
707,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['8', '32', '19', '47', '35', '33', '46']","['17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['14', None]","['26', '18']"
707,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['32', '19', '47', '35', '33', '46']","['17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['14', '8']","['26', '18']"
709,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['32', '19', '47', '35', '33', '46', '14']","['17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","[None, '8']","['26', '18']"
709,8 finished all bursts,finished,8,CPU1,"['32', '19', '47', '35', '33', '46', '14']","['17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","[None, None]","['26', '18']"
709,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['19', '47', '35', '33', '46', '14']","['17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['32', None]","['26', '18']"
709,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['47', '35', '33', '46', '14']","['17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['32', '19']","['26', '18']"
710,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['47', '35', '33', '46', '14', '32']","['17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","[None, '19']","['26', '18']"
710,26 finished I/O → ready queue,io_to_ready,26,IO0,"['47', '35', '33', '46', '14', '32', '26']","['17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","[None, '19']","[None, '18']"
710,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['35', '33', '46', '14', '32', '26']","['17', '4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['47', '19']","[None, '18']"
710,17 dispatched to IO0,dispatch_io,17,IO0,"['35', '33', '46', '14', '32', '26']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['47', '19']","['17', '18']"
711,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['35', '33', '46', '14', '32', '26', '19']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['47', None]","['17', '18']"
711,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['33', '46', '14', '32', '26', '19']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['47', '35']","['17', '18']"
712,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['33', '46', '14', '32', '26', '19', '47']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","[None, '35']","['17', '18']"
712,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['46', '14', '32', '26', '19', '47']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['33', '35']","['17', '18']"
713,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['46', '14', '32', '26', '19', '47', '35']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['33', None]","['17', '18']"
713,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['14', '32', '26', '19', '47', '35']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['33', '46']","['17', '18']"
714,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['14', '32', '26', '19', '47', '35', '33']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","[None, '46']","['17', '18']"
714,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,"['14', '32', '26', '19', '47', '35', '33', '46']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","[None, None]","['17', '18']"
714,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['32', '26', '19', '47', '35', '33', '46']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['14', None]","['17', '18']"
714,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['26', '19', '47', '35', '33', '46']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37']","['14', '32']","['17', '18']"
716,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['26', '19', '47', '35', '33', '46']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14']","[None, '32']","['17', '18']"
716,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['26', '19', '47', '35', '33', '46', '32']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14']","[None, None]","['17', '18']"
716,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['19', '47', '35', '33', '46', '32']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14']","['26', None]","['17', '18']"
716,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['47', '35', '33', '46', '32']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14']","['26', '19']","['17', '18']"
717,26 finished CPU → wait queue,cpu_to_io,26,CPU0,"['47', '35', '33', '46', '32']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26']","[None, '19']","['17', '18']"
717,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['35', '33', '46', '32']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26']","['47', '19']","['17', '18']"
718,47 finished CPU → ready queue,cpu_to_ready,47,CPU0,"['35', '33', '46', '32', '47']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26']","[None, '19']","['17', '18']"
718,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['35', '33', '46', '32', '47', '19']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26']","[None, None]","['17', '18']"
718,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['33', '46', '32', '47', '19']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26']","['35', None]","['17', '18']"
718,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['46', '32', '47', '19']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26']","['35', '33']","['17', '18']"
720,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['46', '32', '47', '19']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","[None, '33']","['17', '18']"
720,33 finished CPU → ready queue,cpu_to_ready,33,CPU1,"['46', '32', '47', '19', '33']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","[None, None]","['17', '18']"
720,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['32', '47', '19', '33']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","['46', None]","['17', '18']"
720,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['47', '19', '33']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","['46', '32']","['17', '18']"
722,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['47', '19', '33', '46']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","[None, '32']","['17', '18']"
722,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['47', '19', '33', '46', '32']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","[None, None]","['17', '18']"
722,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['19', '33', '46', '32']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","['47', None]","['17', '18']"
722,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['33', '46', '32']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","['47', '19']","['17', '18']"
724,47 finished all bursts,finished,47,CPU0,"['33', '46', '32']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","[None, '19']","['17', '18']"
724,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['33', '46', '32', '19']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","[None, None]","['17', '18']"
724,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['46', '32', '19']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","['33', None]","['17', '18']"
724,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['32', '19']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","['33', '46']","['17', '18']"
726,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['32', '19', '33']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","[None, '46']","['17', '18']"
726,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['32', '19', '33', '46']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","[None, None]","['17', '18']"
726,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['19', '33', '46']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","['32', None]","['17', '18']"
726,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['33', '46']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35']","['32', '19']","['17', '18']"
727,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['33', '46']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","['32', None]","['17', '18']"
727,33 dispatched to CPU1,dispatch_cpu,33,CPU1,['46'],"['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","['32', '33']","['17', '18']"
728,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['46', '32']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","[None, '33']","['17', '18']"
728,17 finished I/O → ready queue,io_to_ready,17,IO0,"['46', '32', '17']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","[None, '33']","[None, '18']"
728,18 finished I/O → ready queue,io_to_ready,18,IO1,"['46', '32', '17', '18']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","[None, '33']","[None, None]"
728,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['32', '17', '18']","['4', '9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","['46', '33']","[None, None]"
728,4 dispatched to IO0,dispatch_io,4,IO0,"['32', '17', '18']","['9', '24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","['46', '33']","['4', None]"
728,9 dispatched to IO1,dispatch_io,9,IO1,"['32', '17', '18']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","['46', '33']","['4', '9']"
729,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['32', '17', '18', '33']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","['46', None]","['4', '9']"
729,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['17', '18', '33']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","['46', '32']","['4', '9']"
730,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['17', '18', '33', '46']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","[None, '32']","['4', '9']"
730,32 finished CPU → ready queue,cpu_to_ready,32,CPU1,"['17', '18', '33', '46', '32']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","[None, None]","['4', '9']"
730,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['18', '33', '46', '32']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","['17', None]","['4', '9']"
730,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['33', '46', '32']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","['17', '18']","['4', '9']"
732,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['33', '46', '32', '17']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","[None, '18']","['4', '9']"
732,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['33', '46', '32', '17', '18']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","[None, None]","['4', '9']"
732,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['46', '32', '17', '18']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","['33', None]","['4', '9']"
732,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['32', '17', '18']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","['33', '46']","['4', '9']"
734,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['32', '17', '18', '33']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19']","[None, '46']","['4', '9']"
734,46 finished CPU → wait queue,cpu_to_io,46,CPU1,"['32', '17', '18', '33']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","[None, None]","['4', '9']"
734,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['17', '18', '33']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['32', None]","['4', '9']"
734,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['18', '33']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['32', '17']","['4', '9']"
736,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['18', '33', '32']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","[None, '17']","['4', '9']"
736,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['18', '33', '32', '17']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","[None, None]","['4', '9']"
736,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['33', '32', '17']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['18', None]","['4', '9']"
736,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['32', '17']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['18', '33']","['4', '9']"
737,33 finished CPU → ready queue,cpu_to_ready,33,CPU1,"['32', '17', '33']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['18', None]","['4', '9']"
737,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['17', '33']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['18', '32']","['4', '9']"
738,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['17', '33', '18']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","[None, '32']","['4', '9']"
738,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['33', '18']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['17', '32']","['4', '9']"
739,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['33', '18', '32']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['17', None]","['4', '9']"
739,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['18', '32']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['17', '33']","['4', '9']"
740,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '32', '17']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","[None, '33']","['4', '9']"
740,4 finished I/O → ready queue,io_to_ready,4,IO0,"['18', '32', '17', '4']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","[None, '33']","[None, '9']"
740,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['32', '17', '4']","['24', '15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['18', '33']","[None, '9']"
740,24 dispatched to IO0,dispatch_io,24,IO0,"['32', '17', '4']","['15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['18', '33']","['24', '9']"
741,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['32', '17', '4', '33']","['15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['18', None]","['24', '9']"
741,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['17', '4', '33']","['15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['18', '32']","['24', '9']"
742,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['17', '4', '33', '18']","['15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","[None, '32']","['24', '9']"
742,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['4', '33', '18']","['15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['17', '32']","['24', '9']"
743,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['4', '33', '18', '32']","['15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['17', None]","['24', '9']"
743,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['33', '18', '32']","['15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['17', '4']","['24', '9']"
744,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['33', '18', '32', '17']","['15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","[None, '4']","['24', '9']"
744,9 finished I/O → ready queue,io_to_ready,9,IO1,"['33', '18', '32', '17', '9']","['15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","[None, '4']","['24', None]"
744,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['18', '32', '17', '9']","['15', '34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['33', '4']","['24', None]"
744,15 dispatched to IO1,dispatch_io,15,IO1,"['18', '32', '17', '9']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['33', '4']","['24', '15']"
745,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['18', '32', '17', '9', '4']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['33', None]","['24', '15']"
745,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['32', '17', '9', '4']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['33', '18']","['24', '15']"
746,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['32', '17', '9', '4', '33']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","[None, '18']","['24', '15']"
746,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['17', '9', '4', '33']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['32', '18']","['24', '15']"
747,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['17', '9', '4', '33', '18']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['32', None]","['24', '15']"
747,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['9', '4', '33', '18']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['32', '17']","['24', '15']"
748,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['9', '4', '33', '18', '32']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","[None, '17']","['24', '15']"
748,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '33', '18', '32']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['9', '17']","['24', '15']"
749,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['4', '33', '18', '32', '17']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['9', None]","['24', '15']"
749,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['33', '18', '32', '17']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","['9', '4']","['24', '15']"
750,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['33', '18', '32', '17', '9']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46']","[None, '4']","['24', '15']"
750,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['33', '18', '32', '17', '9']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4']","[None, None]","['24', '15']"
750,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['18', '32', '17', '9']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4']","['33', None]","['24', '15']"
750,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['32', '17', '9']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4']","['33', '18']","['24', '15']"
752,33 finished CPU → wait queue,cpu_to_io,33,CPU0,"['32', '17', '9']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33']","[None, '18']","['24', '15']"
752,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['32', '17', '9']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18']","[None, None]","['24', '15']"
752,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['17', '9']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18']","['32', None]","['24', '15']"
752,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['9'],"['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18']","['32', '17']","['24', '15']"
753,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,"['9', '32']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18']","[None, '17']","['24', '15']"
753,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['32'],"['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18']","['9', '17']","['24', '15']"
754,9 finished CPU → wait queue,cpu_to_io,9,CPU0,['32'],"['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","[None, '17']","['24', '15']"
754,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['32', '17']","['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","[None, None]","['24', '15']"
754,32 dispatched to CPU0,dispatch_cpu,32,CPU0,['17'],"['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['32', None]","['24', '15']"
754,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['32', '17']","['24', '15']"
755,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['34', '13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['32', '17']","[None, '15']"
755,34 dispatched to IO0,dispatch_io,34,IO0,['24'],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['32', '17']","['34', '15']"
756,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['24', '32']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","[None, '17']","['34', '15']"
756,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['24', '32', '17']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","[None, None]","['34', '15']"
756,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['32', '17']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['24', None]","['34', '15']"
756,32 dispatched to CPU1,dispatch_cpu,32,CPU1,['17'],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['24', '32']","['34', '15']"
758,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['17', '24']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","[None, '32']","['34', '15']"
758,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['17', '24', '32']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","[None, None]","['34', '15']"
758,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['24', '32']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['17', None]","['34', '15']"
758,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['32'],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['17', '24']","['34', '15']"
760,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['32', '17']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","[None, '24']","['34', '15']"
760,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['32', '17', '24']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","[None, None]","['34', '15']"
760,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['17', '24']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['32', None]","['34', '15']"
760,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['24'],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['32', '17']","['34', '15']"
762,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['24', '32']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","[None, '17']","['34', '15']"
762,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['24', '32', '17']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","[None, None]","['34', '15']"
762,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['32', '17']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['24', None]","['34', '15']"
762,32 dispatched to CPU1,dispatch_cpu,32,CPU1,['17'],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['24', '32']","['34', '15']"
763,32 finished CPU → ready queue,cpu_to_ready,32,CPU1,"['17', '32']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['24', None]","['34', '15']"
763,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['32'],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['24', '17']","['34', '15']"
764,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['32', '24']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","[None, '17']","['34', '15']"
764,32 dispatched to CPU0,dispatch_cpu,32,CPU0,['24'],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['32', '17']","['34', '15']"
765,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['24', '17']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['32', None]","['34', '15']"
765,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['17'],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['32', '24']","['34', '15']"
766,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['17', '32']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","[None, '24']","['34', '15']"
766,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['32'],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9']","['17', '24']","['34', '15']"
767,17 finished CPU → wait queue,cpu_to_io,17,CPU0,['32'],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17']","[None, '24']","['34', '15']"
767,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['32', '24']","['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17']","[None, None]","['34', '15']"
767,32 dispatched to CPU0,dispatch_cpu,32,CPU0,['24'],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17']","['32', None]","['34', '15']"
767,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17']","['32', '24']","['34', '15']"
768,32 finished all bursts,finished,32,CPU0,[],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17']","[None, '24']","['34', '15']"
768,15 finished I/O → ready queue,io_to_ready,15,IO1,['15'],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17']","[None, '24']","['34', None]"
768,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['13', '21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17']","['15', '24']","['34', None]"
768,13 dispatched to IO1,dispatch_io,13,IO1,[],"['21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17']","['15', '24']","['34', '13']"
769,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17']","['15', None]","['34', '13']"
769,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17']","['15', '24']","['34', '13']"
770,15 finished CPU → wait queue,cpu_to_io,15,CPU0,[],"['21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15']","[None, '24']","['34', '13']"
770,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,['24'],"['21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15']","[None, None]","['34', '13']"
770,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15']","['24', None]","['34', '13']"
772,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24']","[None, None]","['34', '13']"
774,34 finished I/O → ready queue,io_to_ready,34,IO0,['34'],"['21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24']","[None, None]","[None, '13']"
774,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['21', '7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24']","['34', None]","[None, '13']"
774,21 dispatched to IO0,dispatch_io,21,IO0,[],"['7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24']","['34', None]","['21', '13']"
776,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],"['7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24']","[None, None]","['21', '13']"
776,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24']","['34', None]","['21', '13']"
778,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],"['7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24']","[None, None]","['21', '13']"
778,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24']","['34', None]","['21', '13']"
779,34 finished CPU → wait queue,cpu_to_io,34,CPU0,[],"['7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","[None, None]","['21', '13']"
781,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","[None, None]","['21', None]"
781,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['7', '48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', None]","['21', None]"
781,7 dispatched to IO1,dispatch_io,7,IO1,[],"['48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', None]","['21', '7']"
783,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","[None, None]","['21', '7']"
783,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', None]","['21', '7']"
785,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","[None, None]","['21', '7']"
785,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', None]","['21', '7']"
787,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","[None, None]","['21', '7']"
787,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', None]","['21', '7']"
789,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","[None, None]","['21', '7']"
789,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', None]","['21', '7']"
791,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","[None, None]","['21', '7']"
791,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', None]","['21', '7']"
792,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', None]","[None, '7']"
792,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['48', '38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', '21']","[None, '7']"
792,48 dispatched to IO0,dispatch_io,48,IO0,[],"['38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', '21']","['48', '7']"
793,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","[None, '21']","['48', '7']"
793,7 finished I/O → ready queue,io_to_ready,7,IO1,"['13', '7']","['38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","[None, '21']","['48', None]"
793,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['7'],"['38', '50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', '21']","['48', None]"
793,38 dispatched to IO1,dispatch_io,38,IO1,['7'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', '21']","['48', '38']"
794,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['7', '21']","['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', None]","['48', '38']"
794,7 dispatched to CPU1,dispatch_cpu,7,CPU1,['21'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['13', '7']","['48', '38']"
795,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['21', '13']","['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","[None, '7']","['48', '38']"
795,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['13'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['21', '7']","['48', '38']"
796,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['13', '7']","['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['21', None]","['48', '38']"
796,13 dispatched to CPU1,dispatch_cpu,13,CPU1,['7'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['21', '13']","['48', '38']"
797,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['7', '21']","['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","[None, '13']","['48', '38']"
797,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['21'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['7', '13']","['48', '38']"
798,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['21', '13']","['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['7', None]","['48', '38']"
798,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['13'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34']","['7', '21']","['48', '38']"
799,7 finished CPU → wait queue,cpu_to_io,7,CPU0,['13'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7']","[None, '21']","['48', '38']"
799,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7']","['13', '21']","['48', '38']"
800,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7']","['13', None]","['48', '38']"
800,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7']","['13', '21']","['48', '38']"
801,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7']","[None, '21']","['48', '38']"
801,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7']","['13', '21']","['48', '38']"
802,21 finished CPU → wait queue,cpu_to_io,21,CPU1,[],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['13', None]","['48', '38']"
803,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","[None, None]","['48', '38']"
803,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['13', None]","['48', '38']"
805,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","[None, None]","['48', '38']"
805,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['13', None]","['48', '38']"
807,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","[None, None]","['48', '38']"
807,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['13', None]","['48', '38']"
809,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","[None, None]","['48', '38']"
809,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['13', None]","['48', '38']"
811,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","[None, None]","['48', '38']"
811,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['13', None]","['48', '38']"
812,38 finished I/O → ready queue,io_to_ready,38,IO1,['38'],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['13', None]","['48', None]"
812,38 dispatched to CPU1,dispatch_cpu,38,CPU1,[],"['50', '10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['13', '38']","['48', None]"
812,50 dispatched to IO1,dispatch_io,50,IO1,[],"['10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['13', '38']","['48', '50']"
813,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","[None, '38']","['48', '50']"
813,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['13', '38']","['48', '50']"
814,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","[None, '38']","['48', '50']"
814,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['13', '38']","['10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","[None, None]","['48', '50']"
814,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['38'],"['10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['13', None]","['48', '50']"
814,38 dispatched to CPU1,dispatch_cpu,38,CPU1,[],"['10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['13', '38']","['48', '50']"
815,13 finished all bursts,finished,13,CPU0,[],"['10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","[None, '38']","['48', '50']"
816,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,['38'],"['10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","[None, None]","['48', '50']"
816,48 finished I/O → ready queue,io_to_ready,48,IO0,"['38', '48']","['10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","[None, None]","[None, '50']"
816,38 dispatched to CPU0,dispatch_cpu,38,CPU0,['48'],"['10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['38', None]","[None, '50']"
816,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['10', '39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['38', '48']","[None, '50']"
816,10 dispatched to IO0,dispatch_io,10,IO0,[],"['39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21']","['38', '48']","['10', '50']"
817,38 finished CPU → wait queue,cpu_to_io,38,CPU0,[],"['39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38']","[None, '48']","['10', '50']"
818,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,['48'],"['39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38']","[None, None]","['10', '50']"
818,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38']","['48', None]","['10', '50']"
820,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38']","[None, None]","['10', '50']"
820,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38']","['48', None]","['10', '50']"
821,50 finished I/O → ready queue,io_to_ready,50,IO1,['50'],"['39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38']","['48', None]","['10', None]"
821,50 dispatched to CPU1,dispatch_cpu,50,CPU1,[],"['39', '5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38']","['48', '50']","['10', None]"
821,39 dispatched to IO1,dispatch_io,39,IO1,[],"['5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38']","['48', '50']","['10', '39']"
822,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38']","[None, '50']","['10', '39']"
822,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38']","['48', '50']","['10', '39']"
823,50 finished CPU → wait queue,cpu_to_io,50,CPU1,[],"['5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50']","['48', None]","['10', '39']"
824,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50']","[None, None]","['10', '39']"
824,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50']","['48', None]","['10', '39']"
825,48 finished CPU → wait queue,cpu_to_io,48,CPU0,[],"['5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, None]","['10', '39']"
835,39 finished I/O → ready queue,io_to_ready,39,IO1,['39'],"['5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, None]","['10', None]"
835,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],"['5', '22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['39', None]","['10', None]"
835,5 dispatched to IO1,dispatch_io,5,IO1,[],"['22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['39', None]","['10', '5']"
837,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,['39'],"['22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, None]","['10', '5']"
837,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],"['22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['39', None]","['10', '5']"
839,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,['39'],"['22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, None]","['10', '5']"
839,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],"['22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['39', None]","['10', '5']"
841,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,['39'],"['22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, None]","['10', '5']"
841,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],"['22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['39', None]","['10', '5']"
843,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,['39'],"['22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, None]","['10', '5']"
843,10 finished I/O → ready queue,io_to_ready,10,IO0,"['39', '10']","['22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, None]","[None, '5']"
843,39 dispatched to CPU0,dispatch_cpu,39,CPU0,['10'],"['22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['39', None]","[None, '5']"
843,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['22', '49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['39', '10']","[None, '5']"
843,22 dispatched to IO0,dispatch_io,22,IO0,[],"['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['39', '10']","['22', '5']"
845,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,['39'],"['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, '10']","['22', '5']"
845,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['39', '10']","['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, None]","['22', '5']"
845,39 dispatched to CPU0,dispatch_cpu,39,CPU0,['10'],"['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['39', None]","['22', '5']"
845,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['39', '10']","['22', '5']"
846,39 finished all bursts,finished,39,CPU0,[],"['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, '10']","['22', '5']"
847,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,['10'],"['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, None]","['22', '5']"
847,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', None]","['22', '5']"
848,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, None]","['22', '5']"
848,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', None]","['22', '5']"
850,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, None]","['22', '5']"
850,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', None]","['22', '5']"
851,5 finished I/O → ready queue,io_to_ready,5,IO1,['5'],"['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', None]","['22', None]"
851,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['49', '40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', '5']","['22', None]"
851,49 dispatched to IO1,dispatch_io,49,IO1,[],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', '5']","['22', '49']"
852,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, '5']","['22', '49']"
852,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', '5']","['22', '49']"
853,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', None]","['22', '49']"
853,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', '5']","['22', '49']"
854,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, '5']","['22', '49']"
854,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', '5']","['22', '49']"
855,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', None]","['22', '49']"
855,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', '5']","['22', '49']"
856,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, '5']","['22', '49']"
856,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', '5']","['22', '49']"
857,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', None]","['22', '49']"
857,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', '5']","['22', '49']"
858,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, '5']","['22', '49']"
858,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', '5']","['22', '49']"
859,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, '5']","['22', '49']"
859,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['10', '5']","['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, None]","['22', '49']"
859,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['5'],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', None]","['22', '49']"
859,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', '5']","['22', '49']"
860,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['40', '23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', '5']","[None, '49']"
860,40 dispatched to IO0,dispatch_io,40,IO0,['22'],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","['10', '5']","['40', '49']"
861,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['22', '10']","['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48']","[None, '5']","['40', '49']"
861,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['22', '10']","['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","[None, None]","['40', '49']"
861,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['10'],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","['22', None]","['40', '49']"
861,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","['22', '10']","['40', '49']"
863,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","[None, '10']","['40', '49']"
863,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['22', '10']","['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","[None, None]","['40', '49']"
863,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['10'],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","['22', None]","['40', '49']"
863,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","['22', '10']","['40', '49']"
865,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","[None, '10']","['40', '49']"
865,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['22', '10']","['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","[None, None]","['40', '49']"
865,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['10'],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","['22', None]","['40', '49']"
865,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","['22', '10']","['40', '49']"
867,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","[None, '10']","['40', '49']"
867,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['22', '10']","['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","[None, None]","['40', '49']"
867,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['10'],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","['22', None]","['40', '49']"
867,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5']","['22', '10']","['40', '49']"
869,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, '10']","['40', '49']"
869,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,['10'],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, None]","['40', '49']"
869,40 finished I/O → ready queue,io_to_ready,40,IO0,"['10', '40']","['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, None]","[None, '49']"
869,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['40'],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['10', None]","[None, '49']"
869,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],"['23', '28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['10', '40']","[None, '49']"
869,23 dispatched to IO0,dispatch_io,23,IO0,[],"['28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['10', '40']","['23', '49']"
871,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, '40']","['23', '49']"
871,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['10', '40']","['28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, None]","['23', '49']"
871,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['40'],"['28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['10', None]","['23', '49']"
871,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],"['28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['10', '40']","['23', '49']"
872,49 finished I/O → ready queue,io_to_ready,49,IO1,['49'],"['28', '12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['10', '40']","['23', None]"
872,28 dispatched to IO1,dispatch_io,28,IO1,['49'],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['10', '40']","['23', '28']"
873,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['49', '10']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, '40']","['23', '28']"
873,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['49', '10', '40']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, None]","['23', '28']"
873,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['10', '40']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['49', None]","['23', '28']"
873,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['40'],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['49', '10']","['23', '28']"
875,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['40', '49']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, '10']","['23', '28']"
875,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['40', '49', '10']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, None]","['23', '28']"
875,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['49', '10']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['40', None]","['23', '28']"
875,49 dispatched to CPU1,dispatch_cpu,49,CPU1,['10'],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['40', '49']","['23', '28']"
877,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['10', '40']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, '49']","['23', '28']"
877,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['10', '40', '49']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, None]","['23', '28']"
877,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['40', '49']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['10', None]","['23', '28']"
877,40 dispatched to CPU1,dispatch_cpu,40,CPU1,['49'],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['10', '40']","['23', '28']"
879,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['49', '10']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, '40']","['23', '28']"
879,40 finished CPU → ready queue,cpu_to_ready,40,CPU1,"['49', '10', '40']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, None]","['23', '28']"
879,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['10', '40']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['49', None]","['23', '28']"
879,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['40'],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['49', '10']","['23', '28']"
880,49 finished CPU → ready queue,cpu_to_ready,49,CPU0,"['40', '49']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, '10']","['23', '28']"
880,10 finished all bursts,finished,10,CPU1,"['40', '49']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, None]","['23', '28']"
880,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['49'],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['40', None]","['23', '28']"
880,49 dispatched to CPU1,dispatch_cpu,49,CPU1,[],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['40', '49']","['23', '28']"
882,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, '49']","['23', '28']"
882,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['40', '49']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, None]","['23', '28']"
882,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['49'],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['40', None]","['23', '28']"
882,49 dispatched to CPU1,dispatch_cpu,49,CPU1,[],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['40', '49']","['23', '28']"
884,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, '49']","['23', '28']"
884,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['40', '49']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","[None, None]","['23', '28']"
884,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['49'],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['40', None]","['23', '28']"
884,49 dispatched to CPU1,dispatch_cpu,49,CPU1,[],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22']","['40', '49']","['23', '28']"
885,49 finished CPU → wait queue,cpu_to_io,49,CPU1,[],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', None]","['23', '28']"
886,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","[None, None]","['23', '28']"
886,23 finished I/O → ready queue,io_to_ready,23,IO0,"['40', '23']","['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","[None, None]","[None, '28']"
886,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['23'],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', None]","[None, '28']"
886,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['12', '11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', '23']","[None, '28']"
886,12 dispatched to IO0,dispatch_io,12,IO0,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', '23']","['12', '28']"
888,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","[None, '23']","['12', '28']"
888,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['40', '23']","['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","[None, None]","['12', '28']"
888,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['23'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', None]","['12', '28']"
888,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', '23']","['12', '28']"
890,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","[None, '23']","['12', '28']"
890,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['40', '23']","['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","[None, None]","['12', '28']"
890,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['23'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', None]","['12', '28']"
890,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', '23']","['12', '28']"
891,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,['40'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","[None, '23']","['12', '28']"
891,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', '23']","['12', '28']"
892,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', None]","['12', '28']"
892,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', '23']","['12', '28']"
893,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","[None, '23']","['12', '28']"
893,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', '23']","['12', '28']"
894,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', None]","['12', '28']"
894,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', '23']","['12', '28']"
895,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","[None, '23']","['12', '28']"
895,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', '23']","['12', '28']"
896,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,['23'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', None]","['12', '28']"
896,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', '23']","['12', '28']"
897,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","[None, '23']","['12', '28']"
897,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49']","['40', '23']","['12', '28']"
898,23 finished CPU → wait queue,cpu_to_io,23,CPU1,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","['40', None]","['12', '28']"
899,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","[None, None]","['12', '28']"
899,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","['40', None]","['12', '28']"
901,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","[None, None]","['12', '28']"
901,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","['40', None]","['12', '28']"
903,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","[None, None]","['12', '28']"
903,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","['40', None]","['12', '28']"
904,12 finished I/O → ready queue,io_to_ready,12,IO0,['12'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","['40', None]","[None, '28']"
904,28 finished I/O → ready queue,io_to_ready,28,IO1,"['12', '28']","['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","['40', None]","[None, None]"
904,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['28'],"['11', '44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","['40', '12']","[None, None]"
904,11 dispatched to IO0,dispatch_io,11,IO0,['28'],"['44', '30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","['40', '12']","['11', None]"
904,44 dispatched to IO1,dispatch_io,44,IO1,['28'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","['40', '12']","['11', '44']"
905,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['28', '40']","['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","[None, '12']","['11', '44']"
905,28 dispatched to CPU0,dispatch_cpu,28,CPU0,['40'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","['28', '12']","['11', '44']"
906,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['40', '12']","['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","['28', None]","['11', '44']"
906,40 dispatched to CPU1,dispatch_cpu,40,CPU1,['12'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","['28', '40']","['11', '44']"
907,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['12', '28']","['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","[None, '40']","['11', '44']"
907,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['28'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23']","['12', '40']","['11', '44']"
908,40 finished CPU → wait queue,cpu_to_io,40,CPU1,['28'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', None]","['11', '44']"
908,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', '28']","['11', '44']"
909,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, '28']","['11', '44']"
909,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', '28']","['11', '44']"
910,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,['28'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', None]","['11', '44']"
910,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', '28']","['11', '44']"
911,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, '28']","['11', '44']"
911,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', '28']","['11', '44']"
912,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, '28']","['11', '44']"
912,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['12', '28']","['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, None]","['11', '44']"
912,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['28'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', None]","['11', '44']"
912,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', '28']","['11', '44']"
913,28 finished CPU → ready queue,cpu_to_ready,28,CPU1,['28'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', None]","['11', '44']"
913,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', '28']","['11', '44']"
914,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, '28']","['11', '44']"
914,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', '28']","['11', '44']"
915,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,['28'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', None]","['11', '44']"
915,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', '28']","['11', '44']"
916,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, '28']","['11', '44']"
916,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', '28']","['11', '44']"
917,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,['28'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', None]","['11', '44']"
917,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', '28']","['11', '44']"
918,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, '28']","['11', '44']"
918,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['12', '28']","['11', '44']"
919,12 finished all bursts,finished,12,CPU0,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, '28']","['11', '44']"
919,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,['28'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, None]","['11', '44']"
919,28 dispatched to CPU0,dispatch_cpu,28,CPU0,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['28', None]","['11', '44']"
921,28 finished CPU → ready queue,cpu_to_ready,28,CPU0,['28'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, None]","['11', '44']"
921,28 dispatched to CPU0,dispatch_cpu,28,CPU0,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['28', None]","['11', '44']"
923,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,['28'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, None]","['11', '44']"
923,28 dispatched to CPU0,dispatch_cpu,28,CPU0,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['28', None]","['11', '44']"
924,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['28', None]","[None, '44']"
924,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['30', '6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['28', '11']","[None, '44']"
924,30 dispatched to IO0,dispatch_io,30,IO0,[],"['6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['28', '11']","['30', '44']"
925,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,['28'],"['6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, '11']","['30', '44']"
925,44 finished I/O → ready queue,io_to_ready,44,IO1,"['28', '44']","['6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, '11']","['30', None]"
925,28 dispatched to CPU0,dispatch_cpu,28,CPU0,['44'],"['6', '42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['28', '11']","['30', None]"
925,6 dispatched to IO1,dispatch_io,6,IO1,['44'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['28', '11']","['30', '6']"
926,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['44', '11']","['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['28', None]","['30', '6']"
926,44 dispatched to CPU1,dispatch_cpu,44,CPU1,['11'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['28', '44']","['30', '6']"
927,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['11', '28']","['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, '44']","['30', '6']"
927,11 dispatched to CPU0,dispatch_cpu,11,CPU0,['28'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['11', '44']","['30', '6']"
928,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['28', '44']","['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['11', None]","['30', '6']"
928,28 dispatched to CPU1,dispatch_cpu,28,CPU1,['44'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['11', '28']","['30', '6']"
929,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['44', '11']","['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, '28']","['30', '6']"
929,44 dispatched to CPU0,dispatch_cpu,44,CPU0,['11'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['44', '28']","['30', '6']"
930,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['11', '28']","['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['44', None]","['30', '6']"
930,11 dispatched to CPU1,dispatch_cpu,11,CPU1,['28'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['44', '11']","['30', '6']"
931,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['28', '44']","['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","[None, '11']","['30', '6']"
931,28 dispatched to CPU0,dispatch_cpu,28,CPU0,['44'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['28', '11']","['30', '6']"
932,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['44', '11']","['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['28', None]","['30', '6']"
932,44 dispatched to CPU1,dispatch_cpu,44,CPU1,['11'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40']","['28', '44']","['30', '6']"
933,28 finished CPU → wait queue,cpu_to_io,28,CPU0,['11'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28']","[None, '44']","['30', '6']"
933,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28']","['11', '44']","['30', '6']"
934,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,['44'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28']","['11', None]","['30', '6']"
934,44 dispatched to CPU1,dispatch_cpu,44,CPU1,[],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28']","['11', '44']","['30', '6']"
935,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28']","[None, '44']","['30', '6']"
935,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28']","['11', '44']","['30', '6']"
936,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,['44'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28']","['11', None]","['30', '6']"
936,44 dispatched to CPU1,dispatch_cpu,44,CPU1,[],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28']","['11', '44']","['30', '6']"
937,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, '44']","['30', '6']"
938,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,['44'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['30', '6']"
938,44 dispatched to CPU0,dispatch_cpu,44,CPU0,[],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['44', None]","['30', '6']"
940,44 finished CPU → ready queue,cpu_to_ready,44,CPU0,['44'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['30', '6']"
940,44 dispatched to CPU0,dispatch_cpu,44,CPU0,[],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['44', None]","['30', '6']"
942,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,['44'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['30', '6']"
942,44 dispatched to CPU0,dispatch_cpu,44,CPU0,[],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['44', None]","['30', '6']"
943,44 finished all bursts,finished,44,CPU0,[],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['30', '6']"
945,30 finished I/O → ready queue,io_to_ready,30,IO0,['30'],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","[None, '6']"
945,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['42', '41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', None]","[None, '6']"
945,42 dispatched to IO0,dispatch_io,42,IO0,[],"['41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', None]","['42', '6']"
947,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['42', '6']"
947,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', None]","['42', '6']"
949,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['42', '6']"
949,6 finished I/O → ready queue,io_to_ready,6,IO1,"['30', '6']","['41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['42', None]"
949,30 dispatched to CPU0,dispatch_cpu,30,CPU0,['6'],"['41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', None]","['42', None]"
949,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['41', '43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', '6']","['42', None]"
949,41 dispatched to IO1,dispatch_io,41,IO1,[],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', '6']","['42', '41']"
951,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, '6']","['42', '41']"
951,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['30', '6']","['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['42', '41']"
951,30 dispatched to CPU0,dispatch_cpu,30,CPU0,['6'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', None]","['42', '41']"
951,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', '6']","['42', '41']"
953,30 finished CPU → ready queue,cpu_to_ready,30,CPU0,['30'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, '6']","['42', '41']"
953,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['30', '6']","['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['42', '41']"
953,30 dispatched to CPU0,dispatch_cpu,30,CPU0,['6'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', None]","['42', '41']"
953,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', '6']","['42', '41']"
955,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, '6']","['42', '41']"
955,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['30', '6']","['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['42', '41']"
955,30 dispatched to CPU0,dispatch_cpu,30,CPU0,['6'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', None]","['42', '41']"
955,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', '6']","['42', '41']"
957,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, '6']","['42', '41']"
957,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['30', '6']","['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['42', '41']"
957,30 dispatched to CPU0,dispatch_cpu,30,CPU0,['6'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', None]","['42', '41']"
957,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', '6']","['42', '41']"
959,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, '6']","['42', '41']"
959,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['30', '6']","['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['42', '41']"
959,30 dispatched to CPU0,dispatch_cpu,30,CPU0,['6'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', None]","['42', '41']"
959,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', '6']","['42', '41']"
961,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, '6']","['42', '41']"
961,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['30', '6']","['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['42', '41']"
961,30 dispatched to CPU0,dispatch_cpu,30,CPU0,['6'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', None]","['42', '41']"
961,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', '6']","['42', '41']"
963,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, '6']","['42', '41']"
963,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['30', '6']","['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['42', '41']"
963,30 dispatched to CPU0,dispatch_cpu,30,CPU0,['6'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', None]","['42', '41']"
963,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', '6']","['42', '41']"
965,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, '6']","['42', '41']"
965,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['30', '6']","['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","[None, None]","['42', '41']"
965,30 dispatched to CPU0,dispatch_cpu,30,CPU0,['6'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', None]","['42', '41']"
965,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11']","['30', '6']","['42', '41']"
966,30 finished CPU → wait queue,cpu_to_io,30,CPU0,[],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '6']","['42', '41']"
966,6 finished all bursts,finished,6,CPU1,[],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","['42', '41']"
966,42 finished I/O → ready queue,io_to_ready,42,IO0,['42'],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","[None, '41']"
966,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['43', '29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', None]","[None, '41']"
966,43 dispatched to IO0,dispatch_io,43,IO0,[],"['29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', None]","['43', '41']"
968,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","['43', '41']"
968,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', None]","['43', '41']"
970,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","['43', '41']"
970,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', None]","['43', '41']"
971,41 finished I/O → ready queue,io_to_ready,41,IO1,['41'],"['29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', None]","['43', None]"
971,41 dispatched to CPU1,dispatch_cpu,41,CPU1,[],"['29', '20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', '41']","['43', None]"
971,29 dispatched to IO1,dispatch_io,29,IO1,[],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', '41']","['43', '29']"
972,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '41']","['43', '29']"
972,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', '41']","['43', '29']"
973,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,['41'],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', None]","['43', '29']"
973,41 dispatched to CPU1,dispatch_cpu,41,CPU1,[],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', '41']","['43', '29']"
974,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '41']","['43', '29']"
974,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', '41']","['43', '29']"
975,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,['41'],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', None]","['43', '29']"
975,41 dispatched to CPU1,dispatch_cpu,41,CPU1,[],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', '41']","['43', '29']"
976,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '41']","['43', '29']"
976,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', '41']","['43', '29']"
977,42 finished CPU → ready queue,cpu_to_ready,42,CPU0,['42'],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '41']","['43', '29']"
977,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['42', '41']","['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","['43', '29']"
977,42 dispatched to CPU0,dispatch_cpu,42,CPU0,['41'],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', None]","['43', '29']"
977,41 dispatched to CPU1,dispatch_cpu,41,CPU1,[],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', '41']","['43', '29']"
978,41 finished CPU → ready queue,cpu_to_ready,41,CPU1,['41'],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', None]","['43', '29']"
978,41 dispatched to CPU1,dispatch_cpu,41,CPU1,[],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', '41']","['43', '29']"
979,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,['42'],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '41']","['43', '29']"
979,42 dispatched to CPU0,dispatch_cpu,42,CPU0,[],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['42', '41']","['43', '29']"
980,42 finished all bursts,finished,42,CPU0,[],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '41']","['43', '29']"
980,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,['41'],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","['43', '29']"
980,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', None]","['43', '29']"
982,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","['43', '29']"
982,43 finished I/O → ready queue,io_to_ready,43,IO0,"['41', '43']","['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","[None, '29']"
982,41 dispatched to CPU0,dispatch_cpu,41,CPU0,['43'],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', None]","[None, '29']"
982,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['20', '37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', '43']","[None, '29']"
982,20 dispatched to IO0,dispatch_io,20,IO0,[],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', '43']","['20', '29']"
984,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '43']","['20', '29']"
984,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['41', '43']","['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","['20', '29']"
984,41 dispatched to CPU0,dispatch_cpu,41,CPU0,['43'],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', None]","['20', '29']"
984,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', '43']","['20', '29']"
986,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '43']","['20', '29']"
986,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['41', '43']","['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","['20', '29']"
986,41 dispatched to CPU0,dispatch_cpu,41,CPU0,['43'],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', None]","['20', '29']"
986,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', '43']","['20', '29']"
988,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '43']","['20', '29']"
988,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['41', '43']","['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","['20', '29']"
988,41 dispatched to CPU0,dispatch_cpu,41,CPU0,['43'],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', None]","['20', '29']"
988,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', '43']","['20', '29']"
989,41 finished CPU → ready queue,cpu_to_ready,41,CPU0,['41'],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '43']","['20', '29']"
989,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', '43']","['20', '29']"
990,41 finished CPU → ready queue,cpu_to_ready,41,CPU0,['41'],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '43']","['20', '29']"
990,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['41', '43']","['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","['20', '29']"
990,41 dispatched to CPU0,dispatch_cpu,41,CPU0,['43'],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', None]","['20', '29']"
990,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', '43']","['20', '29']"
991,29 finished I/O → ready queue,io_to_ready,29,IO1,['29'],"['37', '14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', '43']","['20', None]"
991,37 dispatched to IO1,dispatch_io,37,IO1,['29'],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['41', '43']","['20', '37']"
992,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['29', '41']","['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '43']","['20', '37']"
992,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['29', '41', '43']","['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","['20', '37']"
992,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['41', '43']","['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['29', None]","['20', '37']"
992,41 dispatched to CPU1,dispatch_cpu,41,CPU1,['43'],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['29', '41']","['20', '37']"
994,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['43', '29']","['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, '41']","['20', '37']"
994,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['43', '29', '41']","['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","[None, None]","['20', '37']"
994,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['29', '41']","['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['43', None]","['20', '37']"
994,29 dispatched to CPU1,dispatch_cpu,29,CPU1,['41'],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30']","['43', '29']","['20', '37']"
995,43 finished CPU → wait queue,cpu_to_io,43,CPU0,['41'],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43']","[None, '29']","['20', '37']"
995,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43']","['41', '29']","['20', '37']"
996,41 finished CPU → wait queue,cpu_to_io,41,CPU0,[],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","[None, '29']","['20', '37']"
996,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,['29'],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","[None, None]","['20', '37']"
996,29 dispatched to CPU0,dispatch_cpu,29,CPU0,[],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['29', None]","['20', '37']"
998,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,['29'],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","[None, None]","['20', '37']"
998,29 dispatched to CPU0,dispatch_cpu,29,CPU0,[],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['29', None]","['20', '37']"
1000,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,['29'],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","[None, None]","['20', '37']"
1000,29 dispatched to CPU0,dispatch_cpu,29,CPU0,[],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['29', None]","['20', '37']"
1002,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,['29'],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","[None, None]","['20', '37']"
1002,29 dispatched to CPU0,dispatch_cpu,29,CPU0,[],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['29', None]","['20', '37']"
1004,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,['29'],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","[None, None]","['20', '37']"
1004,29 dispatched to CPU0,dispatch_cpu,29,CPU0,[],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['29', None]","['20', '37']"
1006,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,['29'],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","[None, None]","['20', '37']"
1006,29 dispatched to CPU0,dispatch_cpu,29,CPU0,[],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['29', None]","['20', '37']"
1007,29 finished all bursts,finished,29,CPU0,[],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","[None, None]","['20', '37']"
1007,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","[None, None]","[None, '37']"
1007,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['14', '26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['20', None]","[None, '37']"
1007,14 dispatched to IO0,dispatch_io,14,IO0,[],"['26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['20', None]","['14', '37']"
1009,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","[None, None]","['14', '37']"
1009,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['20', None]","['14', '37']"
1011,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","[None, None]","['14', '37']"
1011,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['20', None]","['14', '37']"
1013,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","[None, None]","['14', '37']"
1013,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['20', None]","['14', '37']"
1014,37 finished I/O → ready queue,io_to_ready,37,IO1,['37'],"['26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['20', None]","['14', None]"
1014,37 dispatched to CPU1,dispatch_cpu,37,CPU1,[],"['26', '35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['20', '37']","['14', None]"
1014,26 dispatched to IO1,dispatch_io,26,IO1,[],"['35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['20', '37']","['14', '26']"
1015,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","[None, '37']","['14', '26']"
1015,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41']","['20', '37']","['14', '26']"
1016,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","[None, '37']","['14', '26']"
1016,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,['37'],"['35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","[None, None]","['14', '26']"
1016,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],"['35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","['37', None]","['14', '26']"
1018,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],"['35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","[None, None]","['14', '26']"
1018,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],"['35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","['37', None]","['14', '26']"
1020,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],"['35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","[None, None]","['14', '26']"
1020,26 finished I/O → ready queue,io_to_ready,26,IO1,"['37', '26']","['35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","[None, None]","['14', None]"
1020,37 dispatched to CPU0,dispatch_cpu,37,CPU0,['26'],"['35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","['37', None]","['14', None]"
1020,26 dispatched to CPU1,dispatch_cpu,26,CPU1,[],"['35', '19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","['37', '26']","['14', None]"
1020,35 dispatched to IO1,dispatch_io,35,IO1,[],"['19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","['37', '26']","['14', '35']"
1021,14 finished I/O → ready queue,io_to_ready,14,IO0,['14'],"['19', '46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","['37', '26']","[None, '35']"
1021,19 dispatched to IO0,dispatch_io,19,IO0,['14'],"['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","['37', '26']","['19', '35']"
1022,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['14', '37']","['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","[None, '26']","['19', '35']"
1022,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['14', '37', '26']","['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","[None, None]","['19', '35']"
1022,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['37', '26']","['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","['14', None]","['19', '35']"
1022,37 dispatched to CPU1,dispatch_cpu,37,CPU1,['26'],"['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20']","['14', '37']","['19', '35']"
1023,37 finished CPU → wait queue,cpu_to_io,37,CPU1,['26'],"['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37']","['14', None]","['19', '35']"
1023,26 dispatched to CPU1,dispatch_cpu,26,CPU1,[],"['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37']","['14', '26']","['19', '35']"
1024,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37']","[None, '26']","['19', '35']"
1024,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37']","['14', '26']","['19', '35']"
1025,26 finished CPU → wait queue,cpu_to_io,26,CPU1,[],"['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26']","['14', None]","['19', '35']"
1026,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26']","[None, None]","['19', '35']"
1026,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26']","['14', None]","['19', '35']"
1027,14 finished CPU → wait queue,cpu_to_io,14,CPU0,[],"['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14']","[None, None]","['19', '35']"
1028,35 finished I/O → ready queue,io_to_ready,35,IO1,['35'],"['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14']","[None, None]","['19', None]"
1028,35 dispatched to CPU0,dispatch_cpu,35,CPU0,[],"['46', '4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14']","['35', None]","['19', None]"
1028,46 dispatched to IO1,dispatch_io,46,IO1,[],"['4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14']","['35', None]","['19', '46']"
1030,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,['35'],"['4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14']","[None, None]","['19', '46']"
1030,35 dispatched to CPU0,dispatch_cpu,35,CPU0,[],"['4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14']","['35', None]","['19', '46']"
1031,35 finished CPU → ready queue,cpu_to_ready,35,CPU0,['35'],"['4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14']","[None, None]","['19', '46']"
1031,35 dispatched to CPU0,dispatch_cpu,35,CPU0,[],"['4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14']","['35', None]","['19', '46']"
1033,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,['35'],"['4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14']","[None, None]","['19', '46']"
1033,35 dispatched to CPU0,dispatch_cpu,35,CPU0,[],"['4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14']","['35', None]","['19', '46']"
1035,35 finished CPU → wait queue,cpu_to_io,35,CPU0,[],"['4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35']","[None, None]","['19', '46']"
1046,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35']","[None, None]","[None, '46']"
1046,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['4', '33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35']","['19', None]","[None, '46']"
1046,4 dispatched to IO0,dispatch_io,4,IO0,[],"['33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35']","['19', None]","['4', '46']"
1048,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35']","[None, None]","['4', '46']"
1048,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35']","['19', None]","['4', '46']"
1050,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35']","[None, None]","['4', '46']"
1050,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35']","['19', None]","['4', '46']"
1052,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35']","[None, None]","['4', '46']"
1052,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35']","['19', None]","['4', '46']"
1053,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35']","['19', None]","[None, '46']"
1053,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['33', '18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35']","['19', '4']","[None, '46']"
1053,33 dispatched to IO0,dispatch_io,33,IO0,[],"['18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35']","['19', '4']","['33', '46']"
1054,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, '4']","['33', '46']"
1054,46 finished I/O → ready queue,io_to_ready,46,IO1,['46'],"['18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, '4']","['33', None]"
1054,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['18', '9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '4']","['33', None]"
1054,18 dispatched to IO1,dispatch_io,18,IO1,[],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '4']","['33', '18']"
1055,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","['33', '18']"
1055,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '4']","['33', '18']"
1056,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, '4']","['33', '18']"
1056,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '4']","['33', '18']"
1057,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","['33', '18']"
1057,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '4']","['33', '18']"
1058,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, '4']","['33', '18']"
1058,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '4']","['33', '18']"
1059,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","['33', '18']"
1059,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '4']","['33', '18']"
1060,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, '4']","['33', '18']"
1060,4 finished all bursts,finished,4,CPU1,['46'],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, None]","['33', '18']"
1060,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","['33', '18']"
1062,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, None]","['33', '18']"
1062,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","['33', '18']"
1064,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,['46'],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, None]","['33', '18']"
1064,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","['33', '18']"
1065,33 finished I/O → ready queue,io_to_ready,33,IO0,['33'],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","[None, '18']"
1065,33 dispatched to CPU1,dispatch_cpu,33,CPU1,[],"['9', '17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '33']","[None, '18']"
1065,9 dispatched to IO0,dispatch_io,9,IO0,[],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '33']","['9', '18']"
1066,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, '33']","['9', '18']"
1066,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '33']","['9', '18']"
1067,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,['33'],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","['9', '18']"
1067,33 dispatched to CPU1,dispatch_cpu,33,CPU1,[],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '33']","['9', '18']"
1068,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, '33']","['9', '18']"
1068,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '33']","['9', '18']"
1069,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,['33'],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","['9', '18']"
1069,33 dispatched to CPU1,dispatch_cpu,33,CPU1,[],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '33']","['9', '18']"
1070,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,['46'],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, '33']","['9', '18']"
1070,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '33']","['9', '18']"
1071,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,['33'],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","['9', '18']"
1071,33 dispatched to CPU1,dispatch_cpu,33,CPU1,[],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '33']","['9', '18']"
1072,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, '33']","['9', '18']"
1072,33 finished CPU → ready queue,cpu_to_ready,33,CPU1,"['46', '33']","['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, None]","['9', '18']"
1072,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['33'],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","['9', '18']"
1072,33 dispatched to CPU1,dispatch_cpu,33,CPU1,[],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '33']","['9', '18']"
1074,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, '33']","['9', '18']"
1074,33 finished all bursts,finished,33,CPU1,['46'],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, None]","['9', '18']"
1074,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","['9', '18']"
1075,18 finished I/O → ready queue,io_to_ready,18,IO1,['18'],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","['9', None]"
1075,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['17', '15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '18']","['9', None]"
1075,17 dispatched to IO1,dispatch_io,17,IO1,[],"['15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '18']","['9', '17']"
1076,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,['46'],"['15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, '18']","['9', '17']"
1076,9 finished I/O → ready queue,io_to_ready,9,IO0,"['46', '9']","['15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, '18']","[None, '17']"
1076,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['9'],"['15', '24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '18']","[None, '17']"
1076,15 dispatched to IO0,dispatch_io,15,IO0,['9'],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '18']","['15', '17']"
1077,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['9', '18']","['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', None]","['15', '17']"
1077,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['18'],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['46', '9']","['15', '17']"
1078,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['18', '46']","['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","[None, '9']","['15', '17']"
1078,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['46'],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19']","['18', '9']","['15', '17']"
1079,18 finished CPU → wait queue,cpu_to_io,18,CPU0,['46'],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","[None, '9']","['15', '17']"
1079,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['46', '9']","['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","[None, None]","['15', '17']"
1079,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['9'],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","['46', None]","['15', '17']"
1079,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","['46', '9']","['15', '17']"
1081,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","[None, '9']","['15', '17']"
1081,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['46', '9']","['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","[None, None]","['15', '17']"
1081,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['9'],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","['46', None]","['15', '17']"
1081,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","['46', '9']","['15', '17']"
1083,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","[None, '9']","['15', '17']"
1083,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['46', '9']","['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","[None, None]","['15', '17']"
1083,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['9'],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","['46', None]","['15', '17']"
1083,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","['46', '9']","['15', '17']"
1084,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,['46'],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","[None, '9']","['15', '17']"
1084,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18']","['46', '9']","['15', '17']"
1085,9 finished CPU → wait queue,cpu_to_io,9,CPU1,[],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['46', None]","['15', '17']"
1086,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","[None, None]","['15', '17']"
1086,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['46', None]","['15', '17']"
1088,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","[None, None]","['15', '17']"
1088,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['46', None]","['15', '17']"
1090,46 finished all bursts,finished,46,CPU0,[],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","[None, None]","['15', '17']"
1090,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","[None, None]","['15', None]"
1090,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['24', '34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', None]","['15', None]"
1090,24 dispatched to IO1,dispatch_io,24,IO1,[],"['34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', None]","['15', '24']"
1091,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', None]","[None, '24']"
1091,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['34', '7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', '15']","[None, '24']"
1091,34 dispatched to IO0,dispatch_io,34,IO0,[],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', '15']","['34', '24']"
1092,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","[None, '15']","['34', '24']"
1092,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', '15']","['34', '24']"
1093,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', None]","['34', '24']"
1093,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', '15']","['34', '24']"
1094,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","[None, '15']","['34', '24']"
1094,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', '15']","['34', '24']"
1095,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', None]","['34', '24']"
1095,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', '15']","['34', '24']"
1096,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","[None, '15']","['34', '24']"
1096,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', '15']","['34', '24']"
1097,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', None]","['34', '24']"
1097,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9']","['17', '15']","['34', '24']"
1098,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","[None, '15']","['34', '24']"
1099,15 finished all bursts,finished,15,CPU1,[],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","[None, None]","['34', '24']"
1110,34 finished I/O → ready queue,io_to_ready,34,IO0,['34'],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","[None, None]","[None, '24']"
1110,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['7', '21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', None]","[None, '24']"
1110,7 dispatched to IO0,dispatch_io,7,IO0,[],"['21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', None]","['7', '24']"
1111,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', None]","['7', None]"
1111,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['21', '38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', '24']","['7', None]"
1111,21 dispatched to IO1,dispatch_io,21,IO1,[],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', '24']","['7', '21']"
1112,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","[None, '24']","['7', '21']"
1112,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', '24']","['7', '21']"
1113,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', None]","['7', '21']"
1113,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', '24']","['7', '21']"
1114,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","[None, '24']","['7', '21']"
1114,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', '24']","['7', '21']"
1115,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', None]","['7', '21']"
1115,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', '24']","['7', '21']"
1116,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","[None, '24']","['7', '21']"
1116,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', '24']","['7', '21']"
1117,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', None]","['7', '21']"
1117,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17']","['34', '24']","['7', '21']"
1118,34 finished CPU → wait queue,cpu_to_io,34,CPU0,[],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34']","[None, '24']","['7', '21']"
1119,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34']","[None, None]","['7', '21']"
1119,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34']","['24', None]","['7', '21']"
1121,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34']","[None, None]","['7', '21']"
1121,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34']","['24', None]","['7', '21']"
1123,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34']","[None, None]","['7', '21']"
1123,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34']","['24', None]","['7', '21']"
1124,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24']","[None, None]","['7', '21']"
1124,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24']","[None, None]","[None, '21']"
1124,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['38', '50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24']","['7', None]","[None, '21']"
1124,38 dispatched to IO0,dispatch_io,38,IO0,[],"['50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24']","['7', None]","['38', '21']"
1126,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24']","[None, None]","['38', '21']"
1126,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24']","['7', None]","['38', '21']"
1128,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24']","[None, None]","['38', '21']"
1128,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24']","['7', None]","['38', '21']"
1129,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['38', '21']"
1134,21 finished I/O → ready queue,io_to_ready,21,IO1,['21'],"['50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['38', None]"
1134,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['50', '48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['21', None]","['38', None]"
1134,50 dispatched to IO1,dispatch_io,50,IO1,[],"['48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['21', None]","['38', '50']"
1136,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['38', '50']"
1136,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['21', None]","['38', '50']"
1138,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['38', '50']"
1138,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['21', None]","['38', '50']"
1140,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['38', '50']"
1140,38 finished I/O → ready queue,io_to_ready,38,IO0,"['21', '38']","['48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","[None, '50']"
1140,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['38'],"['48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['21', None]","[None, '50']"
1140,38 dispatched to CPU1,dispatch_cpu,38,CPU1,[],"['48', '5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['21', '38']","[None, '50']"
1140,48 dispatched to IO0,dispatch_io,48,IO0,[],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['21', '38']","['48', '50']"
1142,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, '38']","['48', '50']"
1142,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['21', '38']","['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['48', '50']"
1142,21 dispatched to CPU0,dispatch_cpu,21,CPU0,['38'],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['21', None]","['48', '50']"
1142,38 dispatched to CPU1,dispatch_cpu,38,CPU1,[],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['21', '38']","['48', '50']"
1143,21 finished all bursts,finished,21,CPU0,[],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, '38']","['48', '50']"
1144,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,['38'],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['48', '50']"
1144,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","['48', '50']"
1146,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['48', '50']"
1146,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","['48', '50']"
1148,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['48', '50']"
1148,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","['48', '50']"
1149,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,['38'],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['48', '50']"
1149,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","['48', '50']"
1151,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['48', '50']"
1151,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","['48', '50']"
1153,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['48', '50']"
1153,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","['48', '50']"
1155,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['48', '50']"
1155,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","['48', '50']"
1156,50 finished I/O → ready queue,io_to_ready,50,IO1,['50'],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","['48', None]"
1156,50 dispatched to CPU1,dispatch_cpu,50,CPU1,[],"['5', '22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', '50']","['48', None]"
1156,5 dispatched to IO1,dispatch_io,5,IO1,[],"['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', '50']","['48', '5']"
1157,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,['38'],"['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, '50']","['48', '5']"
1157,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', '50']","['48', '5']"
1158,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,['50'],"['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","['48', '5']"
1158,50 dispatched to CPU1,dispatch_cpu,50,CPU1,[],"['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', '50']","['48', '5']"
1159,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, '50']","['48', '5']"
1159,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', '50']","['48', '5']"
1160,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,['50'],"['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","['48', '5']"
1160,50 dispatched to CPU1,dispatch_cpu,50,CPU1,[],"['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', '50']","['48', '5']"
1161,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, '50']","['48', '5']"
1161,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', '50']","['48', '5']"
1162,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,['50'],"['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","['48', '5']"
1162,48 finished I/O → ready queue,io_to_ready,48,IO0,"['50', '48']","['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","[None, '5']"
1162,50 dispatched to CPU1,dispatch_cpu,50,CPU1,['48'],"['22', '49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', '50']","[None, '5']"
1162,22 dispatched to IO0,dispatch_io,22,IO0,['48'],"['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', '50']","['22', '5']"
1163,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['48', '38']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, '50']","['22', '5']"
1163,48 dispatched to CPU0,dispatch_cpu,48,CPU0,['38'],"['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['48', '50']","['22', '5']"
1164,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['38', '50']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['48', None]","['22', '5']"
1164,38 dispatched to CPU1,dispatch_cpu,38,CPU1,['50'],"['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['48', '38']","['22', '5']"
1165,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['50', '48']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, '38']","['22', '5']"
1165,50 dispatched to CPU0,dispatch_cpu,50,CPU0,['48'],"['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['50', '38']","['22', '5']"
1166,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['48', '38']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['50', None]","['22', '5']"
1166,48 dispatched to CPU1,dispatch_cpu,48,CPU1,['38'],"['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['50', '48']","['22', '5']"
1167,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['38', '50']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, '48']","['22', '5']"
1167,38 dispatched to CPU0,dispatch_cpu,38,CPU0,['50'],"['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', '48']","['22', '5']"
1168,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['50', '48']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","['22', '5']"
1168,50 dispatched to CPU1,dispatch_cpu,50,CPU1,['48'],"['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', '50']","['22', '5']"
1169,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['48', '38']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, '50']","['22', '5']"
1169,50 finished CPU → ready queue,cpu_to_ready,50,CPU1,"['48', '38', '50']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, None]","['22', '5']"
1169,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['38', '50']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['48', None]","['22', '5']"
1169,38 dispatched to CPU1,dispatch_cpu,38,CPU1,['50'],"['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['48', '38']","['22', '5']"
1170,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['50', '38']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['48', None]","['22', '5']"
1170,50 dispatched to CPU1,dispatch_cpu,50,CPU1,['38'],"['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['48', '50']","['22', '5']"
1171,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['38', '48']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, '50']","['22', '5']"
1171,38 dispatched to CPU0,dispatch_cpu,38,CPU0,['48'],"['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', '50']","['22', '5']"
1172,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['48', '50']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', None]","['22', '5']"
1172,48 dispatched to CPU1,dispatch_cpu,48,CPU1,['50'],"['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['38', '48']","['22', '5']"
1173,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['50', '38']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, '48']","['22', '5']"
1173,5 finished I/O → ready queue,io_to_ready,5,IO1,"['50', '38', '5']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","[None, '48']","['22', None]"
1173,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['38', '5']","['49', '23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['50', '48']","['22', None]"
1173,49 dispatched to IO1,dispatch_io,49,IO1,"['38', '5']","['23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['50', '48']","['22', '49']"
1174,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['38', '5', '48']","['23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['50', None]","['22', '49']"
1174,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['5', '48']","['23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7']","['50', '38']","['22', '49']"
1175,50 finished CPU → wait queue,cpu_to_io,50,CPU0,"['5', '48']","['23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","[None, '38']","['22', '49']"
1175,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['48'],"['23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","['5', '38']","['22', '49']"
1176,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['48', '38']","['23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","['5', None]","['22', '49']"
1176,22 finished I/O → ready queue,io_to_ready,22,IO0,"['48', '38', '22']","['23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","['5', None]","[None, '49']"
1176,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['38', '22']","['23', '40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","['5', '48']","[None, '49']"
1176,23 dispatched to IO0,dispatch_io,23,IO0,"['38', '22']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","['5', '48']","['23', '49']"
1177,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['38', '22', '5']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","[None, '48']","['23', '49']"
1177,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['22', '5']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","['38', '48']","['23', '49']"
1178,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['22', '5', '48']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","['38', None]","['23', '49']"
1178,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['5', '48']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","['38', '22']","['23', '49']"
1179,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['5', '48', '38']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","[None, '22']","['23', '49']"
1179,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['48', '38']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","['5', '22']","['23', '49']"
1180,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['48', '38', '22']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","['5', None]","['23', '49']"
1180,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['38', '22']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","['5', '48']","['23', '49']"
1181,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['38', '22', '5']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50']","[None, '48']","['23', '49']"
1181,48 finished CPU → wait queue,cpu_to_io,48,CPU1,"['38', '22', '5']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","[None, None]","['23', '49']"
1181,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['22', '5']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['38', None]","['23', '49']"
1181,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['5'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['38', '22']","['23', '49']"
1183,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['5', '38']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","[None, '22']","['23', '49']"
1183,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['5', '38', '22']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","[None, None]","['23', '49']"
1183,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['38', '22']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['5', None]","['23', '49']"
1183,38 dispatched to CPU1,dispatch_cpu,38,CPU1,['22'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['5', '38']","['23', '49']"
1185,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['22', '5']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","[None, '38']","['23', '49']"
1185,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['22', '5', '38']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","[None, None]","['23', '49']"
1185,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['5', '38']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['22', None]","['23', '49']"
1185,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['38'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['22', '5']","['23', '49']"
1187,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['38', '22']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","[None, '5']","['23', '49']"
1187,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['38', '22', '5']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","[None, None]","['23', '49']"
1187,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['22', '5']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['38', None]","['23', '49']"
1187,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['5'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['38', '22']","['23', '49']"
1188,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['5', '22']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['38', None]","['23', '49']"
1188,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['22'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['38', '5']","['23', '49']"
1189,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['22', '38']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","[None, '5']","['23', '49']"
1189,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['38'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['22', '5']","['23', '49']"
1190,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['38', '5']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['22', None]","['23', '49']"
1190,38 dispatched to CPU1,dispatch_cpu,38,CPU1,['5'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['22', '38']","['23', '49']"
1191,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['5', '22']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","[None, '38']","['23', '49']"
1191,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['22'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['5', '38']","['23', '49']"
1192,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['22', '38']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['5', None]","['23', '49']"
1192,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['38'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['5', '22']","['23', '49']"
1193,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['38', '5']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","[None, '22']","['23', '49']"
1193,38 dispatched to CPU0,dispatch_cpu,38,CPU0,['5'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['38', '22']","['23', '49']"
1194,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['5', '22']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['38', None]","['23', '49']"
1194,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['22'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48']","['38', '5']","['23', '49']"
1195,38 finished CPU → wait queue,cpu_to_io,38,CPU0,['22'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38']","[None, '5']","['23', '49']"
1195,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38']","['22', '5']","['23', '49']"
1196,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38']","['22', None]","['23', '49']"
1196,23 finished I/O → ready queue,io_to_ready,23,IO0,"['5', '23']","['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38']","['22', None]","[None, '49']"
1196,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['23'],"['40', '28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38']","['22', '5']","[None, '49']"
1196,40 dispatched to IO0,dispatch_io,40,IO0,['23'],"['28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38']","['22', '5']","['40', '49']"
1197,22 finished CPU → wait queue,cpu_to_io,22,CPU0,['23'],"['28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","[None, '5']","['40', '49']"
1197,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","['23', '5']","['40', '49']"
1198,23 finished all bursts,finished,23,CPU0,[],"['28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","[None, '5']","['40', '49']"
1198,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","[None, None]","['40', '49']"
1198,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","['5', None]","['40', '49']"
1199,49 finished I/O → ready queue,io_to_ready,49,IO1,['49'],"['28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","['5', None]","['40', None]"
1199,49 dispatched to CPU1,dispatch_cpu,49,CPU1,[],"['28', '11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","['5', '49']","['40', None]"
1199,28 dispatched to IO1,dispatch_io,28,IO1,[],"['11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","['5', '49']","['40', '28']"
1200,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,['5'],"['11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","[None, '49']","['40', '28']"
1200,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","['5', '49']","['40', '28']"
1201,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,['49'],"['11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","['5', None]","['40', '28']"
1201,49 dispatched to CPU1,dispatch_cpu,49,CPU1,[],"['11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","['5', '49']","['40', '28']"
1202,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","[None, '49']","['40', '28']"
1202,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","['5', '49']","['40', '28']"
1203,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,['49'],"['11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","['5', None]","['40', '28']"
1203,49 dispatched to CPU1,dispatch_cpu,49,CPU1,[],"['11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","['5', '49']","['40', '28']"
1204,5 finished all bursts,finished,5,CPU0,[],"['11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22']","[None, '49']","['40', '28']"
1205,49 finished CPU → wait queue,cpu_to_io,49,CPU1,[],"['11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","[None, None]","['40', '28']"
1216,40 finished I/O → ready queue,io_to_ready,40,IO0,['40'],"['11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","[None, None]","[None, '28']"
1216,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['11', '30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","['40', None]","[None, '28']"
1216,11 dispatched to IO0,dispatch_io,11,IO0,[],"['30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","['40', None]","['11', '28']"
1218,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","[None, None]","['11', '28']"
1218,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","['40', None]","['11', '28']"
1219,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,['40'],"['30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","[None, None]","['11', '28']"
1219,28 finished I/O → ready queue,io_to_ready,28,IO1,"['40', '28']","['30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","[None, None]","['11', None]"
1219,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['28'],"['30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","['40', None]","['11', None]"
1219,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['30', '43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","['40', '28']","['11', None]"
1219,30 dispatched to IO1,dispatch_io,30,IO1,[],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","['40', '28']","['11', '30']"
1221,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","[None, '28']","['11', '30']"
1221,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['40', '28']","['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","[None, None]","['11', '30']"
1221,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['28'],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","['40', None]","['11', '30']"
1221,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","['40', '28']","['11', '30']"
1223,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","[None, '28']","['11', '30']"
1223,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['40', '28']","['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","[None, None]","['11', '30']"
1223,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['28'],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","['40', None]","['11', '30']"
1223,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","['40', '28']","['11', '30']"
1225,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","[None, '28']","['11', '30']"
1225,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['40', '28']","['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","[None, None]","['11', '30']"
1225,40 dispatched to CPU0,dispatch_cpu,40,CPU0,['28'],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","['40', None]","['11', '30']"
1225,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","['40', '28']","['11', '30']"
1227,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49']","[None, '28']","['11', '30']"
1227,28 finished CPU → wait queue,cpu_to_io,28,CPU1,['40'],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28']","[None, None]","['11', '30']"
1227,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28']","['40', None]","['11', '30']"
1229,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28']","[None, None]","['11', '30']"
1229,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28']","['40', None]","['11', '30']"
1231,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28']","[None, None]","['11', '30']"
1231,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28']","['40', None]","['11', '30']"
1233,40 finished CPU → wait queue,cpu_to_io,40,CPU0,[],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","[None, None]","['11', '30']"
1235,30 finished I/O → ready queue,io_to_ready,30,IO1,['30'],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","[None, None]","['11', None]"
1235,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['43', '41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","['30', None]","['11', None]"
1235,43 dispatched to IO1,dispatch_io,43,IO1,[],"['41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","['30', None]","['11', '43']"
1236,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","['30', None]","[None, '43']"
1236,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['41', '20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","['30', '11']","[None, '43']"
1236,41 dispatched to IO0,dispatch_io,41,IO0,[],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","['30', '11']","['41', '43']"
1237,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","[None, '11']","['41', '43']"
1237,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","['30', '11']","['41', '43']"
1238,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","['30', None]","['41', '43']"
1238,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","['30', '11']","['41', '43']"
1239,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","[None, '11']","['41', '43']"
1239,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","['30', '11']","['41', '43']"
1240,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","['30', None]","['41', '43']"
1240,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","['30', '11']","['41', '43']"
1241,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","[None, '11']","['41', '43']"
1241,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40']","['30', '11']","['41', '43']"
1242,30 finished CPU → wait queue,cpu_to_io,30,CPU0,[],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30']","[None, '11']","['41', '43']"
1242,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30']","[None, None]","['41', '43']"
1242,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30']","['11', None]","['41', '43']"
1244,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11']","[None, None]","['41', '43']"
1252,43 finished I/O → ready queue,io_to_ready,43,IO1,['43'],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11']","[None, None]","['41', None]"
1252,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['20', '37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11']","['43', None]","['41', None]"
1252,20 dispatched to IO1,dispatch_io,20,IO1,[],"['37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11']","['43', None]","['41', '20']"
1254,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11']","[None, None]","['41', '20']"
1254,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11']","['43', None]","['41', '20']"
1256,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11']","[None, None]","['41', '20']"
1256,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11']","['43', None]","['41', '20']"
1258,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11']","[None, None]","['41', '20']"
1258,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11']","['43', None]","['41', '20']"
1259,41 finished I/O → ready queue,io_to_ready,41,IO0,['41'],"['37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11']","['43', None]","[None, '20']"
1259,41 dispatched to CPU1,dispatch_cpu,41,CPU1,[],"['37', '26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11']","['43', '41']","[None, '20']"
1259,37 dispatched to IO0,dispatch_io,37,IO0,[],"['26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11']","['43', '41']","['37', '20']"
1260,43 finished CPU → wait queue,cpu_to_io,43,CPU0,[],"['26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43']","[None, '41']","['37', '20']"
1261,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,['41'],"['26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43']","[None, None]","['37', '20']"
1261,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43']","['41', None]","['37', '20']"
1263,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43']","[None, None]","['37', '20']"
1263,20 finished I/O → ready queue,io_to_ready,20,IO1,"['41', '20']","['26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43']","[None, None]","['37', None]"
1263,41 dispatched to CPU0,dispatch_cpu,41,CPU0,['20'],"['26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43']","['41', None]","['37', None]"
1263,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['26', '14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43']","['41', '20']","['37', None]"
1263,26 dispatched to IO1,dispatch_io,26,IO1,[],"['14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43']","['41', '20']","['37', '26']"
1264,20 finished CPU → wait queue,cpu_to_io,20,CPU1,[],"['14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['41', None]","['37', '26']"
1265,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, None]","['37', '26']"
1265,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['41', None]","['37', '26']"
1267,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, None]","['37', '26']"
1267,26 finished I/O → ready queue,io_to_ready,26,IO1,"['41', '26']","['14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, None]","['37', None]"
1267,41 dispatched to CPU0,dispatch_cpu,41,CPU0,['26'],"['14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['41', None]","['37', None]"
1267,26 dispatched to CPU1,dispatch_cpu,26,CPU1,[],"['14', '35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['41', '26']","['37', None]"
1267,14 dispatched to IO1,dispatch_io,14,IO1,[],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['41', '26']","['37', '14']"
1269,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, '26']","['37', '14']"
1269,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['41', '26']","['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, None]","['37', '14']"
1269,41 dispatched to CPU0,dispatch_cpu,41,CPU0,['26'],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['41', None]","['37', '14']"
1269,26 dispatched to CPU1,dispatch_cpu,26,CPU1,[],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['41', '26']","['37', '14']"
1270,26 finished all bursts,finished,26,CPU1,[],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['41', None]","['37', '14']"
1271,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, None]","['37', '14']"
1271,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['41', None]","['37', '14']"
1272,41 finished CPU → ready queue,cpu_to_ready,41,CPU0,['41'],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, None]","['37', '14']"
1272,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['41', None]","['37', '14']"
1274,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, None]","['37', '14']"
1274,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['41', None]","['37', '14']"
1275,41 finished all bursts,finished,41,CPU0,[],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, None]","['37', '14']"
1278,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, None]","['37', None]"
1278,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['35', '19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['14', None]","['37', None]"
1278,35 dispatched to IO1,dispatch_io,35,IO1,[],"['19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['14', None]","['37', '35']"
1279,37 finished I/O → ready queue,io_to_ready,37,IO0,['37'],"['19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['14', None]","[None, '35']"
1279,37 dispatched to CPU1,dispatch_cpu,37,CPU1,[],"['19', '18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['14', '37']","[None, '35']"
1279,19 dispatched to IO0,dispatch_io,19,IO0,[],"['18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['14', '37']","['19', '35']"
1280,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, '37']","['19', '35']"
1280,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['14', '37']","['19', '35']"
1281,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,['37'],"['18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['14', None]","['19', '35']"
1281,37 dispatched to CPU1,dispatch_cpu,37,CPU1,[],"['18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['14', '37']","['19', '35']"
1282,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, '37']","['19', '35']"
1282,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['14', '37']","['19', '35']"
1283,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,['37'],"['18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['14', None]","['19', '35']"
1283,37 dispatched to CPU1,dispatch_cpu,37,CPU1,[],"['18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['14', '37']","['19', '35']"
1284,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, '37']","['19', '35']"
1284,35 finished I/O → ready queue,io_to_ready,35,IO1,"['14', '35']","['18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, '37']","['19', None]"
1284,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['35'],"['18', '9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['14', '37']","['19', None]"
1284,18 dispatched to IO1,dispatch_io,18,IO1,['35'],"['9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","['14', '37']","['19', '18']"
1285,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['35', '14']","['9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20']","[None, '37']","['19', '18']"
1285,37 finished CPU → wait queue,cpu_to_io,37,CPU1,"['35', '14']","['9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37']","[None, None]","['19', '18']"
1285,35 dispatched to CPU0,dispatch_cpu,35,CPU0,['14'],"['9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37']","['35', None]","['19', '18']"
1285,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37']","['35', '14']","['19', '18']"
1287,35 finished all bursts,finished,35,CPU0,[],"['9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37']","[None, '14']","['19', '18']"
1287,14 finished all bursts,finished,14,CPU1,[],"['9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37']","[None, None]","['19', '18']"
1291,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37']","[None, None]","[None, '18']"
1291,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['9', '17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37']","['19', None]","[None, '18']"
1291,9 dispatched to IO0,dispatch_io,9,IO0,[],"['17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37']","['19', None]","['9', '18']"
1293,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37']","[None, None]","['9', '18']"
1293,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37']","['19', None]","['9', '18']"
1295,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37']","[None, None]","['9', '18']"
1295,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37']","['19', None]","['9', '18']"
1297,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","[None, None]","['9', '18']"
1305,18 finished I/O → ready queue,io_to_ready,18,IO1,['18'],"['17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","[None, None]","['9', None]"
1305,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['18', None]","['9', None]"
1305,17 dispatched to IO1,dispatch_io,17,IO1,[],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['18', None]","['9', '17']"
1307,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","[None, None]","['9', '17']"
1307,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['18', None]","['9', '17']"
1309,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","[None, None]","['9', '17']"
1309,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['18', None]","['9', '17']"
1311,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","[None, None]","['9', '17']"
1311,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['18', None]","['9', '17']"
1313,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","[None, None]","['9', '17']"
1313,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['18', None]","['9', '17']"
1315,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","[None, None]","['9', '17']"
1315,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['18', None]","['9', '17']"
1316,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","[None, None]","['9', '17']"
1316,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['18', None]","['9', '17']"
1318,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","[None, None]","['9', '17']"
1318,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['18', None]","['9', '17']"
1319,9 finished all bursts,finished,9,IO0,[],"['34', '24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['18', None]","[None, '17']"
1319,34 dispatched to IO0,dispatch_io,34,IO0,[],"['24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['18', None]","['34', '17']"
1320,18 finished all bursts,finished,18,CPU0,[],"['24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","[None, None]","['34', '17']"
1333,17 finished I/O → ready queue,io_to_ready,17,IO1,['17'],"['24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","[None, None]","['34', None]"
1333,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['24', '7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['17', None]","['34', None]"
1333,24 dispatched to IO1,dispatch_io,24,IO1,[],"['7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['17', None]","['34', '24']"
1335,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","[None, None]","['34', '24']"
1335,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['17', None]","['34', '24']"
1337,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","[None, None]","['34', '24']"
1337,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19']","['17', None]","['34', '24']"
1339,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17']","[None, None]","['34', '24']"
1340,34 finished I/O → ready queue,io_to_ready,34,IO0,['34'],"['7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17']","[None, None]","[None, '24']"
1340,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['7', '50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17']","['34', None]","[None, '24']"
1340,7 dispatched to IO0,dispatch_io,7,IO0,[],"['50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17']","['34', None]","['7', '24']"
1342,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],"['50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17']","[None, None]","['7', '24']"
1342,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17']","['34', None]","['7', '24']"
1343,34 finished all bursts,finished,34,CPU0,[],"['50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17']","[None, None]","['7', '24']"
1349,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17']","[None, None]","['7', None]"
1349,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['50', '48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17']","['24', None]","['7', None]"
1349,50 dispatched to IO1,dispatch_io,50,IO1,[],"['48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17']","['24', None]","['7', '50']"
1351,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17']","[None, None]","['7', '50']"
1351,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17']","['24', None]","['7', '50']"
1353,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","[None, None]","['7', '50']"
1356,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","[None, None]","[None, '50']"
1356,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['48', '38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","['7', None]","[None, '50']"
1356,48 dispatched to IO0,dispatch_io,48,IO0,[],"['38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","['7', None]","['48', '50']"
1358,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","[None, None]","['48', '50']"
1358,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","['7', None]","['48', '50']"
1360,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","[None, None]","['48', '50']"
1360,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","['7', None]","['48', '50']"
1362,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","[None, None]","['48', '50']"
1362,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","['7', None]","['48', '50']"
1364,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","[None, None]","['48', '50']"
1364,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","['7', None]","['48', '50']"
1366,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","[None, None]","['48', '50']"
1366,50 finished I/O → ready queue,io_to_ready,50,IO1,"['7', '50']","['38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","[None, None]","['48', None]"
1366,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['50'],"['38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","['7', None]","['48', None]"
1366,50 dispatched to CPU1,dispatch_cpu,50,CPU1,[],"['38', '22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","['7', '50']","['48', None]"
1366,38 dispatched to IO1,dispatch_io,38,IO1,[],"['22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24']","['7', '50']","['48', '38']"
1367,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7']","[None, '50']","['48', '38']"
1368,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,['50'],"['22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7']","[None, None]","['48', '38']"
1368,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],"['22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7']","['50', None]","['48', '38']"
1370,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,['50'],"['22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7']","[None, None]","['48', '38']"
1370,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],"['22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7']","['50', None]","['48', '38']"
1372,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,['50'],"['22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7']","[None, None]","['48', '38']"
1372,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],"['22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7']","['50', None]","['48', '38']"
1374,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,['50'],"['22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7']","[None, None]","['48', '38']"
1374,48 finished I/O → ready queue,io_to_ready,48,IO0,"['50', '48']","['22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7']","[None, None]","[None, '38']"
1374,50 dispatched to CPU0,dispatch_cpu,50,CPU0,['48'],"['22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7']","['50', None]","[None, '38']"
1374,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['22', '49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7']","['50', '48']","[None, '38']"
1374,22 dispatched to IO0,dispatch_io,22,IO0,[],"['49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7']","['50', '48']","['22', '38']"
1375,50 finished CPU → wait queue,cpu_to_io,50,CPU0,[],"['49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50']","[None, '48']","['22', '38']"
1376,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,['48'],"['49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50']","[None, None]","['22', '38']"
1376,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50']","['48', None]","['22', '38']"
1378,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50']","[None, None]","['22', '38']"
1378,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50']","['48', None]","['22', '38']"
1380,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50']","[None, None]","['22', '38']"
1380,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50']","['48', None]","['22', '38']"
1382,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50']","[None, None]","['22', '38']"
1382,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50']","['48', None]","['22', '38']"
1383,48 finished CPU → wait queue,cpu_to_io,48,CPU0,[],"['49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","[None, None]","['22', '38']"
1397,38 finished I/O → ready queue,io_to_ready,38,IO1,['38'],"['49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","[None, None]","['22', None]"
1397,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['49', '28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","['38', None]","['22', None]"
1397,49 dispatched to IO1,dispatch_io,49,IO1,[],"['28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","['38', None]","['22', '49']"
1399,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","[None, None]","['22', '49']"
1399,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","['38', None]","['22', '49']"
1401,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","[None, None]","['22', '49']"
1401,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","['38', None]","['22', '49']"
1402,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","['38', None]","[None, '49']"
1402,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['28', '40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","['38', '22']","[None, '49']"
1402,28 dispatched to IO0,dispatch_io,28,IO0,[],"['40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","['38', '22']","['28', '49']"
1403,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","[None, '22']","['28', '49']"
1403,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","['38', '22']","['28', '49']"
1404,38 finished all bursts,finished,38,CPU0,[],"['40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","[None, '22']","['28', '49']"
1404,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,['22'],"['40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","[None, None]","['28', '49']"
1404,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48']","['22', None]","['28', '49']"
1405,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","[None, None]","['28', '49']"
1414,49 finished I/O → ready queue,io_to_ready,49,IO1,['49'],"['40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","[None, None]","['28', None]"
1414,49 dispatched to CPU0,dispatch_cpu,49,CPU0,[],"['40', '30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', None]","['28', None]"
1414,40 dispatched to IO1,dispatch_io,40,IO1,[],"['30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', None]","['28', '40']"
1416,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,['49'],"['30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","[None, None]","['28', '40']"
1416,28 finished I/O → ready queue,io_to_ready,28,IO0,"['49', '28']","['30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","[None, None]","[None, '40']"
1416,49 dispatched to CPU0,dispatch_cpu,49,CPU0,['28'],"['30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', None]","[None, '40']"
1416,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['30', '11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', '28']","[None, '40']"
1416,30 dispatched to IO0,dispatch_io,30,IO0,[],"['11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', '28']","['30', '40']"
1417,49 finished CPU → ready queue,cpu_to_ready,49,CPU0,['49'],"['11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","[None, '28']","['30', '40']"
1417,49 dispatched to CPU0,dispatch_cpu,49,CPU0,[],"['11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', '28']","['30', '40']"
1418,28 finished all bursts,finished,28,CPU1,[],"['11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', None]","['30', '40']"
1419,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,['49'],"['11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","[None, None]","['30', '40']"
1419,49 dispatched to CPU0,dispatch_cpu,49,CPU0,[],"['11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', None]","['30', '40']"
1421,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,['49'],"['11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","[None, None]","['30', '40']"
1421,40 finished I/O → ready queue,io_to_ready,40,IO1,"['49', '40']","['11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","[None, None]","['30', None]"
1421,49 dispatched to CPU0,dispatch_cpu,49,CPU0,['40'],"['11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', None]","['30', None]"
1421,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],"['11', '43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', '40']","['30', None]"
1421,11 dispatched to IO1,dispatch_io,11,IO1,[],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', '40']","['30', '11']"
1423,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,['49'],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","[None, '40']","['30', '11']"
1423,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['49', '40']","['43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","[None, None]","['30', '11']"
1423,49 dispatched to CPU0,dispatch_cpu,49,CPU0,['40'],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', None]","['30', '11']"
1423,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', '40']","['30', '11']"
1425,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,['49'],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","[None, '40']","['30', '11']"
1425,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['49', '40']","['43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","[None, None]","['30', '11']"
1425,49 dispatched to CPU0,dispatch_cpu,49,CPU0,['40'],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', None]","['30', '11']"
1425,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22']","['49', '40']","['30', '11']"
1427,49 finished CPU → wait queue,cpu_to_io,49,CPU0,[],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22', '49']","[None, '40']","['30', '11']"
1427,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,['40'],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22', '49']","[None, None]","['30', '11']"
1427,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22', '49']","['40', None]","['30', '11']"
1429,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22', '49']","[None, None]","['30', '11']"
1429,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22', '49']","['40', None]","['30', '11']"
1431,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22', '49']","[None, None]","['30', '11']"
1431,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22', '49']","['40', None]","['30', '11']"
1433,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22', '49']","[None, None]","['30', '11']"
1433,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22', '49']","['40', None]","['30', '11']"
1435,40 finished CPU → wait queue,cpu_to_io,40,CPU0,[],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","[None, None]","['30', '11']"
1437,30 finished I/O → ready queue,io_to_ready,30,IO0,['30'],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","[None, None]","[None, '11']"
1437,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['43', '20', '37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","['30', None]","[None, '11']"
1437,43 dispatched to IO0,dispatch_io,43,IO0,[],"['20', '37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","['30', None]","['43', '11']"
1439,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['20', '37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","[None, None]","['43', '11']"
1439,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['20', '37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","['30', None]","['43', '11']"
1441,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['20', '37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","[None, None]","['43', '11']"
1441,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['20', '37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","['30', None]","['43', '11']"
1442,11 finished I/O → ready queue,io_to_ready,11,IO1,['11'],"['20', '37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","['30', None]","['43', None]"
1442,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['20', '37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","['30', '11']","['43', None]"
1442,20 dispatched to IO1,dispatch_io,20,IO1,[],"['37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","['30', '11']","['43', '20']"
1443,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","[None, '11']","['43', '20']"
1443,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","['30', '11']","['43', '20']"
1444,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","['30', None]","['43', '20']"
1444,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['37', '19', '17', '24', '7', '50', '48', '22', '49', '40']","['30', '11']","['43', '20']"
1445,30 finished CPU → wait queue,cpu_to_io,30,CPU0,[],"['37', '19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","[None, '11']","['43', '20']"
1446,11 finished all bursts,finished,11,CPU1,[],"['37', '19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","[None, None]","['43', '20']"
1456,43 finished I/O → ready queue,io_to_ready,43,IO0,['43'],"['37', '19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","[None, None]","[None, '20']"
1456,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['37', '19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', None]","[None, '20']"
1456,37 dispatched to IO0,dispatch_io,37,IO0,[],"['19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', None]","['37', '20']"
1458,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","[None, None]","['37', '20']"
1458,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', None]","['37', '20']"
1460,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","[None, None]","['37', '20']"
1460,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', None]","['37', '20']"
1461,43 finished CPU → ready queue,cpu_to_ready,43,CPU0,['43'],"['19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","[None, None]","['37', '20']"
1461,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', None]","['37', '20']"
1463,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","[None, None]","['37', '20']"
1463,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', None]","['37', '20']"
1465,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","[None, None]","['37', '20']"
1465,20 finished I/O → ready queue,io_to_ready,20,IO1,"['43', '20']","['19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","[None, None]","['37', None]"
1465,43 dispatched to CPU0,dispatch_cpu,43,CPU0,['20'],"['19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', None]","['37', None]"
1465,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['19', '17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', '20']","['37', None]"
1465,19 dispatched to IO1,dispatch_io,19,IO1,[],"['17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', '20']","['37', '19']"
1467,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['17', '24', '7', '50', '48', '22', '49', '40', '30']","[None, '20']","['37', '19']"
1467,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['43', '20']","['17', '24', '7', '50', '48', '22', '49', '40', '30']","[None, None]","['37', '19']"
1467,43 dispatched to CPU0,dispatch_cpu,43,CPU0,['20'],"['17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', None]","['37', '19']"
1467,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', '20']","['37', '19']"
1468,43 finished CPU → ready queue,cpu_to_ready,43,CPU0,['43'],"['17', '24', '7', '50', '48', '22', '49', '40', '30']","[None, '20']","['37', '19']"
1468,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', '20']","['37', '19']"
1469,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', None]","['37', '19']"
1469,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', '20']","['37', '19']"
1470,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['17', '24', '7', '50', '48', '22', '49', '40', '30']","[None, '20']","['37', '19']"
1470,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', '20']","['37', '19']"
1471,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,['20'],"['17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', None]","['37', '19']"
1471,37 finished I/O → ready queue,io_to_ready,37,IO0,"['20', '37']","['17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', None]","[None, '19']"
1471,20 dispatched to CPU1,dispatch_cpu,20,CPU1,['37'],"['17', '24', '7', '50', '48', '22', '49', '40', '30']","['43', '20']","[None, '19']"
1471,17 dispatched to IO0,dispatch_io,17,IO0,['37'],"['24', '7', '50', '48', '22', '49', '40', '30']","['43', '20']","['17', '19']"
1472,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['37', '43']","['24', '7', '50', '48', '22', '49', '40', '30']","[None, '20']","['17', '19']"
1472,37 dispatched to CPU0,dispatch_cpu,37,CPU0,['43'],"['24', '7', '50', '48', '22', '49', '40', '30']","['37', '20']","['17', '19']"
1473,20 finished all bursts,finished,20,CPU1,['43'],"['24', '7', '50', '48', '22', '49', '40', '30']","['37', None]","['17', '19']"
1473,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['24', '7', '50', '48', '22', '49', '40', '30']","['37', '43']","['17', '19']"
1474,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],"['24', '7', '50', '48', '22', '49', '40', '30']","[None, '43']","['17', '19']"
1474,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],"['24', '7', '50', '48', '22', '49', '40', '30']","['37', '43']","['17', '19']"
1475,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,['43'],"['24', '7', '50', '48', '22', '49', '40', '30']","['37', None]","['17', '19']"
1475,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['24', '7', '50', '48', '22', '49', '40', '30']","['37', '43']","['17', '19']"
1476,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,['37'],"['24', '7', '50', '48', '22', '49', '40', '30']","[None, '43']","['17', '19']"
1476,37 dispatched to CPU0,dispatch_cpu,37,CPU0,[],"['24', '7', '50', '48', '22', '49', '40', '30']","['37', '43']","['17', '19']"
1477,43 finished CPU → wait queue,cpu_to_io,43,CPU1,[],"['24', '7', '50', '48', '22', '49', '40', '30', '43']","['37', None]","['17', '19']"
1478,37 finished all bursts,finished,37,CPU0,[],"['24', '7', '50', '48', '22', '49', '40', '30', '43']","[None, None]","['17', '19']"
1486,19 finished I/O → ready queue,io_to_ready,19,IO1,['19'],"['24', '7', '50', '48', '22', '49', '40', '30', '43']","[None, None]","['17', None]"
1486,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['24', '7', '50', '48', '22', '49', '40', '30', '43']","['19', None]","['17', None]"
1486,24 dispatched to IO1,dispatch_io,24,IO1,[],"['7', '50', '48', '22', '49', '40', '30', '43']","['19', None]","['17', '24']"
1488,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['7', '50', '48', '22', '49', '40', '30', '43']","[None, None]","['17', '24']"
1488,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['7', '50', '48', '22', '49', '40', '30', '43']","['19', None]","['17', '24']"
1489,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['7', '50', '48', '22', '49', '40', '30', '43']","['19', None]","[None, '24']"
1489,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['7', '50', '48', '22', '49', '40', '30', '43']","['19', '17']","[None, '24']"
1489,7 dispatched to IO0,dispatch_io,7,IO0,[],"['50', '48', '22', '49', '40', '30', '43']","['19', '17']","['7', '24']"
1490,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['50', '48', '22', '49', '40', '30', '43', '19']","[None, '17']","['7', '24']"
1491,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['50', '48', '22', '49', '40', '30', '43', '19']","[None, None]","['7', '24']"
1491,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['50', '48', '22', '49', '40', '30', '43', '19']","['17', None]","['7', '24']"
1493,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['50', '48', '22', '49', '40', '30', '43', '19']","[None, None]","['7', '24']"
1493,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['50', '48', '22', '49', '40', '30', '43', '19']","['17', None]","['7', '24']"
1495,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['50', '48', '22', '49', '40', '30', '43', '19']","[None, None]","['7', '24']"
1495,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['50', '48', '22', '49', '40', '30', '43', '19']","['17', None]","['7', '24']"
1497,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['50', '48', '22', '49', '40', '30', '43', '19']","[None, None]","['7', '24']"
1497,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['50', '48', '22', '49', '40', '30', '43', '19']","['17', None]","['7', '24']"
1499,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['50', '48', '22', '49', '40', '30', '43', '19']","[None, None]","['7', '24']"
1499,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['50', '48', '22', '49', '40', '30', '43', '19']","['17', None]","['7', '24']"
1501,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['50', '48', '22', '49', '40', '30', '43', '19']","[None, None]","['7', '24']"
1501,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['50', '48', '22', '49', '40', '30', '43', '19']","['17', None]","['7', '24']"
1503,17 finished all bursts,finished,17,CPU0,[],"['50', '48', '22', '49', '40', '30', '43', '19']","[None, None]","['7', '24']"
1505,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['50', '48', '22', '49', '40', '30', '43', '19']","[None, None]","[None, '24']"
1505,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['50', '48', '22', '49', '40', '30', '43', '19']","['7', None]","[None, '24']"
1505,50 dispatched to IO0,dispatch_io,50,IO0,[],"['48', '22', '49', '40', '30', '43', '19']","['7', None]","['50', '24']"
1507,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['48', '22', '49', '40', '30', '43', '19']","[None, None]","['50', '24']"
1507,24 finished I/O → ready queue,io_to_ready,24,IO1,"['7', '24']","['48', '22', '49', '40', '30', '43', '19']","[None, None]","['50', None]"
1507,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['24'],"['48', '22', '49', '40', '30', '43', '19']","['7', None]","['50', None]"
1507,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['48', '22', '49', '40', '30', '43', '19']","['7', '24']","['50', None]"
1507,48 dispatched to IO1,dispatch_io,48,IO1,[],"['22', '49', '40', '30', '43', '19']","['7', '24']","['50', '48']"
1508,24 finished all bursts,finished,24,CPU1,[],"['22', '49', '40', '30', '43', '19']","['7', None]","['50', '48']"
1509,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['22', '49', '40', '30', '43', '19']","[None, None]","['50', '48']"
1509,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['22', '49', '40', '30', '43', '19']","['7', None]","['50', '48']"
1511,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['22', '49', '40', '30', '43', '19']","[None, None]","['50', '48']"
1511,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['22', '49', '40', '30', '43', '19']","['7', None]","['50', '48']"
1512,7 finished all bursts,finished,7,CPU0,[],"['22', '49', '40', '30', '43', '19']","[None, None]","['50', '48']"
1523,50 finished I/O → ready queue,io_to_ready,50,IO0,['50'],"['22', '49', '40', '30', '43', '19']","[None, None]","[None, '48']"
1523,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],"['22', '49', '40', '30', '43', '19']","['50', None]","[None, '48']"
1523,22 dispatched to IO0,dispatch_io,22,IO0,[],"['49', '40', '30', '43', '19']","['50', None]","['22', '48']"
1525,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,['50'],"['49', '40', '30', '43', '19']","[None, None]","['22', '48']"
1525,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],"['49', '40', '30', '43', '19']","['50', None]","['22', '48']"
1526,48 finished I/O → ready queue,io_to_ready,48,IO1,['48'],"['49', '40', '30', '43', '19']","['50', None]","['22', None]"
1526,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['49', '40', '30', '43', '19']","['50', '48']","['22', None]"
1526,49 dispatched to IO1,dispatch_io,49,IO1,[],"['40', '30', '43', '19']","['50', '48']","['22', '49']"
1527,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,['50'],"['40', '30', '43', '19']","[None, '48']","['22', '49']"
1527,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],"['40', '30', '43', '19']","['50', '48']","['22', '49']"
1528,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,['48'],"['40', '30', '43', '19']","['50', None]","['22', '49']"
1528,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['40', '30', '43', '19']","['50', '48']","['22', '49']"
1529,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,['50'],"['40', '30', '43', '19']","[None, '48']","['22', '49']"
1529,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],"['40', '30', '43', '19']","['50', '48']","['22', '49']"
1530,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,['48'],"['40', '30', '43', '19']","['50', None]","['22', '49']"
1530,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['40', '30', '43', '19']","['50', '48']","['22', '49']"
1531,50 finished CPU → ready queue,cpu_to_ready,50,CPU0,['50'],"['40', '30', '43', '19']","[None, '48']","['22', '49']"
1531,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],"['40', '30', '43', '19']","['50', '48']","['22', '49']"
1532,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,['48'],"['40', '30', '43', '19']","['50', None]","['22', '49']"
1532,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['40', '30', '43', '19']","['50', '48']","['22', '49']"
1533,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,['50'],"['40', '30', '43', '19']","[None, '48']","['22', '49']"
1533,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],"['40', '30', '43', '19']","['50', '48']","['22', '49']"
1534,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,['48'],"['40', '30', '43', '19']","['50', None]","['22', '49']"
1534,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['40', '30', '43', '19']","['50', '48']","['22', '49']"
1535,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,['50'],"['40', '30', '43', '19']","[None, '48']","['22', '49']"
1535,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],"['40', '30', '43', '19']","['50', '48']","['22', '49']"
1536,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,['48'],"['40', '30', '43', '19']","['50', None]","['22', '49']"
1536,49 finished I/O → ready queue,io_to_ready,49,IO1,"['48', '49']","['40', '30', '43', '19']","['50', None]","['22', None]"
1536,48 dispatched to CPU1,dispatch_cpu,48,CPU1,['49'],"['40', '30', '43', '19']","['50', '48']","['22', None]"
1536,40 dispatched to IO1,dispatch_io,40,IO1,['49'],"['30', '43', '19']","['50', '48']","['22', '40']"
1537,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['49', '50']","['30', '43', '19']","[None, '48']","['22', '40']"
1537,49 dispatched to CPU0,dispatch_cpu,49,CPU0,['50'],"['30', '43', '19']","['49', '48']","['22', '40']"
1538,48 finished CPU → ready queue,cpu_to_ready,48,CPU1,"['50', '48']","['30', '43', '19']","['49', None]","['22', '40']"
1538,50 dispatched to CPU1,dispatch_cpu,50,CPU1,['48'],"['30', '43', '19']","['49', '50']","['22', '40']"
1539,49 finished all bursts,finished,49,CPU0,['48'],"['30', '43', '19']","[None, '50']","['22', '40']"
1539,50 finished CPU → ready queue,cpu_to_ready,50,CPU1,"['48', '50']","['30', '43', '19']","[None, None]","['22', '40']"
1539,48 dispatched to CPU0,dispatch_cpu,48,CPU0,['50'],"['30', '43', '19']","['48', None]","['22', '40']"
1539,50 dispatched to CPU1,dispatch_cpu,50,CPU1,[],"['30', '43', '19']","['48', '50']","['22', '40']"
1541,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['30', '43', '19']","[None, '50']","['22', '40']"
1541,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['48', '50']","['30', '43', '19']","[None, None]","['22', '40']"
1541,48 dispatched to CPU0,dispatch_cpu,48,CPU0,['50'],"['30', '43', '19']","['48', None]","['22', '40']"
1541,50 dispatched to CPU1,dispatch_cpu,50,CPU1,[],"['30', '43', '19']","['48', '50']","['22', '40']"
1543,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['30', '43', '19']","[None, '50']","['22', '40']"
1543,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['48', '50']","['30', '43', '19']","[None, None]","['22', '40']"
1543,48 dispatched to CPU0,dispatch_cpu,48,CPU0,['50'],"['30', '43', '19']","['48', None]","['22', '40']"
1543,50 dispatched to CPU1,dispatch_cpu,50,CPU1,[],"['30', '43', '19']","['48', '50']","['22', '40']"
1545,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['30', '43', '19']","[None, '50']","['22', '40']"
1545,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['48', '50']","['30', '43', '19']","[None, None]","['22', '40']"
1545,48 dispatched to CPU0,dispatch_cpu,48,CPU0,['50'],"['30', '43', '19']","['48', None]","['22', '40']"
1545,50 dispatched to CPU1,dispatch_cpu,50,CPU1,[],"['30', '43', '19']","['48', '50']","['22', '40']"
1546,50 finished all bursts,finished,50,CPU1,[],"['30', '43', '19']","['48', None]","['22', '40']"
1547,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['30', '43', '19']","[None, None]","['22', '40']"
1547,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['30', '43', '19']","['48', None]","['22', '40']"
1549,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['30', '43', '19']","[None, None]","['22', '40']"
1549,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['30', '43', '19']","['48', None]","['22', '40']"
1550,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['30', '43', '19']","['48', None]","[None, '40']"
1550,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['30', '43', '19']","['48', '22']","[None, '40']"
1550,30 dispatched to IO0,dispatch_io,30,IO0,[],"['43', '19']","['48', '22']","['30', '40']"
1551,48 finished CPU → wait queue,cpu_to_io,48,CPU0,[],"['43', '19', '48']","[None, '22']","['30', '40']"
1551,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,['22'],"['43', '19', '48']","[None, None]","['30', '40']"
1551,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['43', '19', '48']","['22', None]","['30', '40']"
1553,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['43', '19', '48']","[None, None]","['30', '40']"
1553,40 finished I/O → ready queue,io_to_ready,40,IO1,"['22', '40']","['43', '19', '48']","[None, None]","['30', None]"
1553,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['40'],"['43', '19', '48']","['22', None]","['30', None]"
1553,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],"['43', '19', '48']","['22', '40']","['30', None]"
1553,43 dispatched to IO1,dispatch_io,43,IO1,[],"['19', '48']","['22', '40']","['30', '43']"
1555,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['19', '48']","[None, '40']","['30', '43']"
1555,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['22', '40']","['19', '48']","[None, None]","['30', '43']"
1555,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['40'],"['19', '48']","['22', None]","['30', '43']"
1555,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],"['19', '48']","['22', '40']","['30', '43']"
1557,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['19', '48']","[None, '40']","['30', '43']"
1557,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['22', '40']","['19', '48']","[None, None]","['30', '43']"
1557,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['40'],"['19', '48']","['22', None]","['30', '43']"
1557,40 dispatched to CPU1,dispatch_cpu,40,CPU1,[],"['19', '48']","['22', '40']","['30', '43']"
1559,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['19', '48', '22']","[None, '40']","['30', '43']"
1559,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,['40'],"['19', '48', '22']","[None, None]","['30', '43']"
1559,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['19', '48', '22']","['40', None]","['30', '43']"
1560,40 finished all bursts,finished,40,CPU0,[],"['19', '48', '22']","[None, None]","['30', '43']"
1564,30 finished I/O → ready queue,io_to_ready,30,IO0,['30'],"['19', '48', '22']","[None, None]","[None, '43']"
1564,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['19', '48', '22']","['30', None]","[None, '43']"
1564,19 dispatched to IO0,dispatch_io,19,IO0,[],"['48', '22']","['30', None]","['19', '43']"
1566,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['48', '22']","[None, None]","['19', '43']"
1566,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['48', '22']","['30', None]","['19', '43']"
1568,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,['30'],"['48', '22']","[None, None]","['19', '43']"
1568,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['48', '22']","['30', None]","['19', '43']"
1569,43 finished I/O → ready queue,io_to_ready,43,IO1,['43'],"['48', '22']","['30', None]","['19', None]"
1569,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['48', '22']","['30', '43']","['19', None]"
1569,48 dispatched to IO1,dispatch_io,48,IO1,[],['22'],"['30', '43']","['19', '48']"
1570,30 finished all bursts,finished,30,CPU0,[],['22'],"[None, '43']","['19', '48']"
1571,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,['43'],['22'],"[None, None]","['19', '48']"
1571,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],['22'],"['43', None]","['19', '48']"
1573,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],['22'],"[None, None]","['19', '48']"
1573,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],['22'],"['43', None]","['19', '48']"
1575,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],['22'],"[None, None]","['19', '48']"
1575,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],['22'],"['43', None]","['19', '48']"
1577,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],['22'],"[None, None]","['19', '48']"
1577,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],['22'],"['43', None]","['19', '48']"
1579,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],['22'],"[None, None]","['19', '48']"
1579,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],['22'],"['43', None]","['19', '48']"
1581,43 finished CPU → wait queue,cpu_to_io,43,CPU0,[],"['22', '43']","[None, None]","['19', '48']"
1582,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['22', '43']","[None, None]","[None, '48']"
1582,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['22', '43']","['19', None]","[None, '48']"
1582,22 dispatched to IO0,dispatch_io,22,IO0,[],['43'],"['19', None]","['22', '48']"
1584,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],['43'],"[None, None]","['22', '48']"
1584,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],['43'],"['19', None]","['22', '48']"
1586,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],['43'],"[None, None]","['22', '48']"
1586,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],['43'],"['19', None]","['22', '48']"
1588,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],['43'],"[None, None]","['22', '48']"
1588,48 finished I/O → ready queue,io_to_ready,48,IO1,"['19', '48']",['43'],"[None, None]","['22', None]"
1588,19 dispatched to CPU0,dispatch_cpu,19,CPU0,['48'],['43'],"['19', None]","['22', None]"
1588,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],['43'],"['19', '48']","['22', None]"
1588,43 dispatched to IO1,dispatch_io,43,IO1,[],[],"['19', '48']","['22', '43']"
1589,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],['19'],"[None, '48']","['22', '43']"
1590,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,['48'],['19'],"[None, None]","['22', '43']"
1590,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],['19'],"['48', None]","['22', '43']"
1591,48 finished CPU → ready queue,cpu_to_ready,48,CPU0,['48'],['19'],"[None, None]","['22', '43']"
1591,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],['19'],"['48', None]","['22', '43']"
1593,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],['19'],"[None, None]","['22', '43']"
1593,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],['19'],"['48', None]","['22', '43']"
1595,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],['19'],"[None, None]","['22', '43']"
1595,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],['19'],"['48', None]","['22', '43']"
1597,48 finished CPU → wait queue,cpu_to_io,48,CPU0,[],"['19', '48']","[None, None]","['22', '43']"
1605,22 finished all bursts,finished,22,IO0,[],"['19', '48']","[None, None]","[None, '43']"
1605,19 dispatched to IO0,dispatch_io,19,IO0,[],['48'],"[None, None]","['19', '43']"
1611,43 finished I/O → ready queue,io_to_ready,43,IO1,['43'],['48'],"[None, None]","['19', None]"
1611,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],['48'],"['43', None]","['19', None]"
1611,48 dispatched to IO1,dispatch_io,48,IO1,[],[],"['43', None]","['19', '48']"
1613,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],[],"[None, None]","['19', '48']"
1613,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","['19', '48']"
1615,43 finished CPU → wait queue,cpu_to_io,43,CPU0,[],['43'],"[None, None]","['19', '48']"
1626,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],['43'],"[None, None]","[None, '48']"
1626,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],['43'],"['19', None]","[None, '48']"
1626,43 dispatched to IO0,dispatch_io,43,IO0,[],[],"['19', None]","['43', '48']"
1628,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],[],"[None, None]","['43', '48']"
1628,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],[],"['19', None]","['43', '48']"
1630,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],['19'],"[None, None]","['43', '48']"
1642,48 finished I/O → ready queue,io_to_ready,48,IO1,['48'],['19'],"[None, None]","['43', None]"
1642,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],['19'],"['48', None]","['43', None]"
1642,19 dispatched to IO1,dispatch_io,19,IO1,[],[],"['48', None]","['43', '19']"
1644,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],[],"[None, None]","['43', '19']"
1644,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],[],"['48', None]","['43', '19']"
1645,48 finished all bursts,finished,48,CPU0,[],[],"[None, None]","['43', '19']"
1646,43 finished I/O → ready queue,io_to_ready,43,IO0,['43'],[],"[None, None]","[None, '19']"
1646,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","[None, '19']"
1648,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],[],"[None, None]","[None, '19']"
1648,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","[None, '19']"
1650,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],[],"[None, None]","[None, '19']"
1650,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],[],"['43', None]","[None, '19']"
1652,43 finished all bursts,finished,43,CPU0,[],[],"[None, None]","[None, '19']"
1658,19 finished all bursts,finished,19,IO1,[],[],"[None, None]","[None, None]"
