{"name":"USDHC1","description":"uSDHC","groupName":"USDHC","prependToName":"","baseAddress":"0x402C0000","addressBlock":{"offset":"0","size":"0xD0","usage":"registers"},"interrupts":[{"name":"USDHC1","value":110}],"registers":{"DS_ADDR":{"name":"DS_ADDR","description":"DMA System Address","addressOffset":"0","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DS_ADDR":{"name":"DS_ADDR","description":"System address","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"BLK_ATT":{"name":"BLK_ATT","description":"Block Attributes","addressOffset":"0x4","size":32,"access":"read-write","resetValue":"0x10000","resetMask":"0xFFFFFFFF","fields":{"BLKSIZE":{"name":"BLKSIZE","description":"Transfer block size","bitOffset":0,"bitWidth":13,"access":"read-write","enumeratedValues":[{"name":"BLK_ATT_i","description":"No data transfer","value":"0"},{"name":"BLK_ATT_h","description":"1 byte","value":"0x1"},{"name":"BLK_ATT_g","description":"2 bytes","value":"0x2"},{"name":"BLK_ATT_f","description":"3 bytes","value":"0x3"},{"name":"BLK_ATT_e","description":"4 bytes","value":"0x4"},{"name":"BLK_ATT_d","description":"511 bytes","value":"0x1FF"},{"name":"BLK_ATT_c","description":"512 bytes","value":"0x200"},{"name":"BLK_ATT_b","description":"2048 bytes","value":"0x800"},{"name":"BLK_ATT_a","description":"4096 bytes","value":"0x1000"}]},"BLKCNT":{"name":"BLKCNT","description":"Blocks count for current transfer","bitOffset":16,"bitWidth":16,"access":"read-write","enumeratedValues":[{"name":"BLKCNT_d","description":"Stop count","value":"0"},{"name":"BLKCNT_c","description":"1 block","value":"0x1"},{"name":"BLKCNT_b","description":"2 blocks","value":"0x2"},{"name":"BLKCNT_a","description":"65535 blocks","value":"0xFFFF"}]}}},"CMD_ARG":{"name":"CMD_ARG","description":"Command Argument","addressOffset":"0x8","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CMDARG":{"name":"CMDARG","description":"Command argument","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"CMD_XFR_TYP":{"name":"CMD_XFR_TYP","description":"Command Transfer Type","addressOffset":"0xC","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"RSPTYP":{"name":"RSPTYP","description":"Response type select","bitOffset":16,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"RSPTYP_a","description":"No response","value":"0"},{"name":"RSPTYP_b","description":"Response length 136","value":"0x1"},{"name":"RSPTYP_c","description":"Response length 48","value":"0x2"},{"name":"RSPTYP_d","description":"Response length 48, check busy after response","value":"0x3"}]},"CCCEN":{"name":"CCCEN","description":"Command CRC check enable","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CCCEN_b","description":"Disables command CRC check","value":"0"},{"name":"CCCEN_a","description":"Enables command CRC check","value":"0x1"}]},"CICEN":{"name":"CICEN","description":"Command index check enable","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CICEN_b","description":"Disable command index check","value":"0"},{"name":"CICEN_a","description":"Enables command index check","value":"0x1"}]},"DPSEL":{"name":"DPSEL","description":"Data present select","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DPSEL_b","description":"No data present","value":"0"},{"name":"DPSEL_a","description":"Data present","value":"0x1"}]},"CMDTYP":{"name":"CMDTYP","description":"Command type","bitOffset":22,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CMDTYP_d","description":"Normal other commands","value":"0"},{"name":"CMDTYP_c","description":"Suspend CMD52 for writing bus suspend in CCCR","value":"0x1"},{"name":"CMDTYP_b","description":"Resume CMD52 for writing function select in CCCR","value":"0x2"},{"name":"CMDTYP_a","description":"Abort CMD12, CMD52 for writing I/O Abort in CCCR","value":"0x3"}]},"CMDINX":{"name":"CMDINX","description":"Command index","bitOffset":24,"bitWidth":6,"access":"read-write","enumeratedValues":[]}}},"CMD_RSP0":{"name":"CMD_RSP0","description":"Command Response0","addressOffset":"0x10","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CMDRSP0":{"name":"CMDRSP0","description":"Command response 0","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"CMD_RSP1":{"name":"CMD_RSP1","description":"Command Response1","addressOffset":"0x14","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CMDRSP1":{"name":"CMDRSP1","description":"Command response 1","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"CMD_RSP2":{"name":"CMD_RSP2","description":"Command Response2","addressOffset":"0x18","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CMDRSP2":{"name":"CMDRSP2","description":"Command response 2","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"CMD_RSP3":{"name":"CMD_RSP3","description":"Command Response3","addressOffset":"0x1C","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CMDRSP3":{"name":"CMDRSP3","description":"Command response 3","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"DATA_BUFF_ACC_PORT":{"name":"DATA_BUFF_ACC_PORT","description":"Data Buffer Access Port","addressOffset":"0x20","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DATCONT":{"name":"DATCONT","description":"Data content","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"PRES_STATE":{"name":"PRES_STATE","description":"Present State","addressOffset":"0x24","size":32,"access":"read-only","resetValue":"0x8080","resetMask":"0x7EFFFF","fields":{"CIHB":{"name":"CIHB","description":"Command inhibit (CMD)","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"CIHB_a","description":"Can issue command using only CMD line","value":"0"},{"name":"CIHB_b","description":"Cannot issue command","value":"0x1"}]},"CDIHB":{"name":"CDIHB","description":"Command Inhibit Data (DATA)","bitOffset":1,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"CDIHB_b","description":"Can issue command that uses the DATA line","value":"0"},{"name":"CDIHB_A","description":"Cannot issue command that uses the DATA line","value":"0x1"}]},"DLA":{"name":"DLA","description":"Data line active","bitOffset":2,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"DLA_A","description":"DATA line inactive","value":"0"},{"name":"DLA_b","description":"DATA line active","value":"0x1"}]},"SDSTB":{"name":"SDSTB","description":"SD clock stable","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"SDSTB_b","description":"Clock is changing frequency and not stable.","value":"0"},{"name":"SDSTB_A","description":"Clock is stable.","value":"0x1"}]},"IPGOFF":{"name":"IPGOFF","description":"Peripheral clock gated off internally","bitOffset":4,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"IPGOFF_b","description":"Peripheral clock is active.","value":"0"},{"name":"IPGOFF_A","description":"Peripheral clock is gated off.","value":"0x1"}]},"HCKOFF":{"name":"HCKOFF","description":"HCLK gated off internally","bitOffset":5,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"HCKOFF_B","description":"HCLK is active.","value":"0"},{"name":"HCKOFF_A","description":"HCLK is gated off.","value":"0x1"}]},"PEROFF":{"name":"PEROFF","description":"IPG_PERCLK gated off internally","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"PEROFF_b","description":"IPG_PERCLK is active.","value":"0"},{"name":"PEROFF_A","description":"IPG_PERCLK is gated off.","value":"0x1"}]},"SDOFF":{"name":"SDOFF","description":"SD clock gated off internally","bitOffset":7,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"SDOFF_D","description":"SD clock is active.","value":"0"},{"name":"SDOFF_C","description":"SD clock is gated off.","value":"0x1"}]},"WTA":{"name":"WTA","description":"Write transfer active","bitOffset":8,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"WTA_B","description":"No valid data","value":"0"},{"name":"WTA_A","description":"Transferring data","value":"0x1"}]},"RTA":{"name":"RTA","description":"Read transfer active","bitOffset":9,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTA_B","description":"No valid data","value":"0"},{"name":"RTA_A","description":"Transferring data","value":"0x1"}]},"BWEN":{"name":"BWEN","description":"Buffer write enable","bitOffset":10,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"BWEN_b","description":"Write disable","value":"0"},{"name":"BWEN_A","description":"Write enable","value":"0x1"}]},"BREN":{"name":"BREN","description":"Buffer read enable","bitOffset":11,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"BREN_B","description":"Read disable","value":"0"},{"name":"BREN_A","description":"Read enable","value":"0x1"}]},"RTR":{"name":"RTR","description":"Re-Tuning Request (only for SD3.0 SDR104 mode,and eMMC HS200 mode)","bitOffset":12,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTR_B","description":"Fixed or well tuned sampling clock","value":"0"},{"name":"RTR_A","description":"Sampling clock needs re-tuning","value":"0x1"}]},"TSCD":{"name":"TSCD","description":"Tap select change done","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"TSCD_B","description":"Delay cell select change is not finished.","value":"0"},{"name":"TSCD_A","description":"Delay cell select change is finished.","value":"0x1"}]},"CINST":{"name":"CINST","description":"Card inserted","bitOffset":16,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"CINST_a","description":"Power on reset or no card","value":"0"},{"name":"CINST_B","description":"Card inserted","value":"0x1"}]},"CLSL":{"name":"CLSL","description":"CMD line signal level","bitOffset":23,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"DLSL":{"name":"DLSL","description":"DATA[7:0] line signal level","bitOffset":24,"bitWidth":8,"access":"read-only","enumeratedValues":[{"name":"DATA0","description":"Data 0 line signal level","value":"0"},{"name":"DATA1","description":"Data 1 line signal level","value":"0x1"},{"name":"DATA2","description":"Data 2 line signal level","value":"0x2"},{"name":"DATA3","description":"Data 3 line signal level","value":"0x3"},{"name":"DATA4","description":"Data 4 line signal level","value":"0x4"},{"name":"DATA5","description":"Data 5 line signal level","value":"0x5"},{"name":"DATA6","description":"Data 6 line signal level","value":"0x6"},{"name":"DATA7","description":"Data 7 line signal level","value":"0x7"}]}}},"PROT_CTRL":{"name":"PROT_CTRL","description":"Protocol Control","addressOffset":"0x28","size":32,"access":"read-write","resetValue":"0x8800020","resetMask":"0xFFFFFFFF","fields":{"DTW":{"name":"DTW","description":"Data transfer width","bitOffset":1,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"DTW_C","description":"1-bit mode","value":"0"},{"name":"DTW_B","description":"4-bit mode","value":"0x1"},{"name":"DTW_A","description":"8-bit mode","value":"0x2"}]},"D3CD":{"name":"D3CD","description":"DATA3 as card detection pin","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"D3CD_B","description":"DATA3 does not monitor card insertion","value":"0"},{"name":"D3CD_A","description":"DATA3 as card detection pin","value":"0x1"}]},"EMODE":{"name":"EMODE","description":"Endian mode","bitOffset":4,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"EMODE_A","description":"Big endian mode","value":"0"},{"name":"EMODE_B","description":"Half word big endian mode","value":"0x1"},{"name":"EMODE_C","description":"Little endian mode","value":"0x2"}]},"DMASEL":{"name":"DMASEL","description":"DMA select","bitOffset":8,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"DMASEL_A","description":"No DMA or simple DMA is selected.","value":"0"},{"name":"DMASEL_b","description":"ADMA1 is selected.","value":"0x1"},{"name":"DMASEL_C","description":"ADMA2 is selected.","value":"0x2"}]},"SABGREQ":{"name":"SABGREQ","description":"Stop at block gap request","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SABGREQ_b","description":"Transfer","value":"0"},{"name":"SABGREQ_A","description":"Stop","value":"0x1"}]},"CREQ":{"name":"CREQ","description":"Continue request","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CREQ_B","description":"No effect","value":"0"},{"name":"CREQ_A","description":"Restart","value":"0x1"}]},"RWCTL":{"name":"RWCTL","description":"Read wait control","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RWCTL_b","description":"Disables read wait control and stop SD clock at block gap when SABGREQ field is set","value":"0"},{"name":"RWCTL_A","description":"Enables read wait control and assert read wait without stopping SD clock at block gap when SABGREQ field is set","value":"0x1"}]},"IABG":{"name":"IABG","description":"Interrupt at block gap","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IABG_b","description":"Disables interrupt at block gap","value":"0"},{"name":"IABG_A","description":"Enables interrupt at block gap","value":"0x1"}]},"RD_DONE_NO_8CLK":{"name":"RD_DONE_NO_8CLK","description":"Read performed number 8 clock","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"WECINT":{"name":"WECINT","description":"Wakeup event enable on card interrupt","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WECINT_A","description":"Disables wakeup event enable on card interrupt","value":"0"},{"name":"WECINT_b","description":"Enables wakeup event enable on card interrupt","value":"0x1"}]},"WECINS":{"name":"WECINS","description":"Wakeup event enable on SD card insertion","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WECINS_b","description":"Disable wakeup event enable on SD card insertion","value":"0"},{"name":"WECINS_A","description":"Enable wakeup event enable on SD card insertion","value":"0x1"}]},"WECRM":{"name":"WECRM","description":"Wakeup event enable on SD card removal","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WECRM_B","description":"Disables wakeup event enable on SD card removal","value":"0"},{"name":"WECRM_A","description":"Enables wakeup event enable on SD card removal","value":"0x1"}]},"BURST_LEN_EN":{"name":"BURST_LEN_EN","description":"BURST length enable for INCR, INCR4 / INCR8 / INCR16, INCR4-WRAP / INCR8-WRAP / INCR16-WRAP","bitOffset":27,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"BURST_A","description":"Burst length is enabled for INCR.","value":"#xx1"}]},"NON_EXACT_BLK_RD":{"name":"NON_EXACT_BLK_RD","description":"Non-exact block read","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EXACT_B","description":"The block read is exact block read. Host driver does not need to issue abort command to terminate this multi-block read.","value":"0"},{"name":"EXACT_A","description":"The block read is non-exact block read. Host driver needs to issue abort command to terminate this multi-block read.","value":"0x1"}]}}},"SYS_CTRL":{"name":"SYS_CTRL","description":"System Control","addressOffset":"0x2C","size":32,"access":"read-write","resetValue":"0x80800F","resetMask":"0xFFFFFFFF","fields":{"DVS":{"name":"DVS","description":"Divisor","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"DVS_A","description":"Divide-by-1","value":"0"},{"name":"DVS_B","description":"Divide-by-2","value":"0x1"},{"name":"DVS_C","description":"Divide-by-15","value":"0xE"},{"name":"DVS_D","description":"Divide-by-16","value":"0xF"}]},"SDCLKFS":{"name":"SDCLKFS","description":"SDCLK frequency select","bitOffset":8,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"DTOCV":{"name":"DTOCV","description":"Data timeout counter value","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"DTOCV_Q","description":"SDCLK x 2 14","value":"0"},{"name":"DTOCV_P","description":"SDCLK x 2 15","value":"0x1"},{"name":"DTOCV_O","description":"SDCLK x 2 16","value":"0x2"},{"name":"DTOCV_N","description":"SDCLK x 2 17","value":"0x3"},{"name":"DTOCV_M","description":"SDCLK x 2 18","value":"0x4"},{"name":"DTOCV_L","description":"SDCLK x 2 19","value":"0x5"},{"name":"DTOCV_K","description":"SDCLK x 2 20","value":"0x6"},{"name":"DTOCV_J","description":"SDCLK x 2 21","value":"0x7"},{"name":"DTOCV_I","description":"SDCLK x 2 22","value":"0x8"},{"name":"DTOCV_H","description":"SDCLK x 2 23","value":"0x9"},{"name":"DTOCV_G","description":"SDCLK x 2 24","value":"0xA"},{"name":"DTOCV_F","description":"SDCLK x 2 25","value":"0xB"},{"name":"DTOCV_E","description":"SDCLK x 2 26","value":"0xC"},{"name":"DTOCV_D","description":"SDCLK x 2 27","value":"0xD"},{"name":"DTOCV_C","description":"SDCLK x 2 28","value":"0xE"},{"name":"DTOCV_A","description":"SDCLK x 2 29","value":"0xF"}]},"IPP_RST_N":{"name":"IPP_RST_N","description":"Hardware reset","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RSTA":{"name":"RSTA","description":"Software reset for all","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RSTA_B","description":"No reset","value":"0"},{"name":"RSTA_A","description":"Reset","value":"0x1"}]},"RSTC":{"name":"RSTC","description":"Software reset for CMD line","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RSTC_B","description":"No reset","value":"0"},{"name":"RSTC_A","description":"Reset","value":"0x1"}]},"RSTD":{"name":"RSTD","description":"Software reset for data line","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RSTD_B","description":"No reset","value":"0"},{"name":"RSTD_A","description":"Reset","value":"0x1"}]},"INITA":{"name":"INITA","description":"Initialization active","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RSTT":{"name":"RSTT","description":"Reset tuning","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"INT_STATUS":{"name":"INT_STATUS","description":"Interrupt Status","addressOffset":"0x30","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CC":{"name":"CC","description":"Command complete","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CC_B","description":"Command not complete","value":"0"},{"name":"CC_A","description":"Command complete","value":"0x1"}]},"TC":{"name":"TC","description":"Transfer complete","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TC_B","description":"Transfer does not complete","value":"0"},{"name":"TC_A","description":"Transfer complete","value":"0x1"}]},"BGE":{"name":"BGE","description":"Block gap event","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BGE_B","description":"No block gap event","value":"0"},{"name":"BGE_A","description":"Transaction stopped at block gap","value":"0x1"}]},"DINT":{"name":"DINT","description":"DMA interrupt","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DINT_B","description":"No DMA interrupt","value":"0"},{"name":"DINT_A","description":"DMA interrupt is generated.","value":"0x1"}]},"BWR":{"name":"BWR","description":"Buffer write ready","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BWR_B","description":"Not ready to write buffer","value":"0"},{"name":"BWR_A","description":"Ready to write buffer","value":"0x1"}]},"BRR":{"name":"BRR","description":"Buffer read ready","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BRR_B","description":"Not ready to read buffer","value":"0"},{"name":"BRR_A","description":"Ready to read buffer","value":"0x1"}]},"CINS":{"name":"CINS","description":"Card insertion","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BWR_b","description":"Card state unstable or removed","value":"0"},{"name":"BWR_A","description":"Card inserted","value":"0x1"}]},"CRM":{"name":"CRM","description":"Card removal","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CRM_A","description":"Card state unstable or inserted","value":"0"},{"name":"CRM_b","description":"Card removed","value":"0x1"}]},"CINT":{"name":"CINT","description":"Card interrupt","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CINT_A","description":"No card interrupt","value":"0"},{"name":"CINT_b","description":"Generate card interrupt","value":"0x1"}]},"RTE":{"name":"RTE","description":"Re-tuning event: (only for SD3.0 SDR104 mode and eMMC HS200 mode)","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RTE_A","description":"Re-tuning is not required.","value":"0"},{"name":"RTE_b","description":"Re-tuning should be performed.","value":"0x1"}]},"TP":{"name":"TP","description":"Tuning pass:(only for SD3.0 SDR104 mode and eMMC HS200 mode)","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ERR_INT_STATUS":{"name":"ERR_INT_STATUS","description":"Error Interrupt Status","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"CTOE":{"name":"CTOE","description":"Command timeout error","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CTOE_A","description":"No error","value":"0"},{"name":"CTOE_b","description":"Time out","value":"0x1"}]},"CCE":{"name":"CCE","description":"Command CRC error","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CCE_A","description":"No error","value":"0"},{"name":"CCE_b","description":"CRC error generated","value":"0x1"}]},"CEBE":{"name":"CEBE","description":"Command end bit error","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CEBE_A","description":"No error","value":"0"},{"name":"CEBE_b","description":"End bit error generated","value":"0x1"}]},"CIE":{"name":"CIE","description":"Command index error","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CIE_A","description":"No error","value":"0"},{"name":"CIE_b","description":"Error","value":"0x1"}]},"DTOE":{"name":"DTOE","description":"Data timeout error","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DTOE_A","description":"No error","value":"0"},{"name":"DTOE_b","description":"Time out","value":"0x1"}]},"DCE":{"name":"DCE","description":"Data CRC error","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DCE_A","description":"No error","value":"0"},{"name":"DCE_b","description":"Error","value":"0x1"}]},"DEBE":{"name":"DEBE","description":"Data end bit error","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DEBE_A","description":"No error","value":"0"},{"name":"DEBE_b","description":"Error","value":"0x1"}]},"AC12E":{"name":"AC12E","description":"Auto CMD12 error","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AC12E_A","description":"No error","value":"0"},{"name":"AC12E_b","description":"Error","value":"0x1"}]},"TNE":{"name":"TNE","description":"Tuning error: (only for SD3.0 SDR104 mode and eMMC HS200 mode)","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DMAE":{"name":"DMAE","description":"DMA error","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DMAE_A","description":"No error","value":"0"},{"name":"DMAE_b","description":"Error","value":"0x1"}]}}},"INT_STATUS_EN":{"name":"INT_STATUS_EN","description":"Interrupt Status Enable","addressOffset":"0x34","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CCSEN":{"name":"CCSEN","description":"Command complete status enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CCSEN_a","description":"Masked","value":"0"},{"name":"CCSEN_b","description":"Enabled","value":"0x1"}]},"TCSEN":{"name":"TCSEN","description":"Transfer complete status enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TCSEN_b","description":"Masked","value":"0"},{"name":"TCSEN_A","description":"Enabled","value":"0x1"}]},"BGESEN":{"name":"BGESEN","description":"Block gap event status enable","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BGESEN_A","description":"Masked","value":"0"},{"name":"BGESEN_b","description":"Enabled","value":"0x1"}]},"DINTSEN":{"name":"DINTSEN","description":"DMA interrupt status enable","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DINTSEN_A","description":"Masked","value":"0"},{"name":"DINTSEN_b","description":"Enabled","value":"0x1"}]},"BWRSEN":{"name":"BWRSEN","description":"Buffer write ready status enable","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BWRSEN_A","description":"Masked","value":"0"},{"name":"BWRSEN_b","description":"Enabled","value":"0x1"}]},"BRRSEN":{"name":"BRRSEN","description":"Buffer read ready status enable","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BRRSEN_A","description":"Masked","value":"0"},{"name":"BRREN_b","description":"Enabled","value":"0x1"}]},"CINSSEN":{"name":"CINSSEN","description":"Card insertion status enable","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CINSEN_A","description":"Masked","value":"0"},{"name":"CINSEN_b","description":"Enabled","value":"0x1"}]},"CRMSEN":{"name":"CRMSEN","description":"Card removal status enable","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CRMSEN_A","description":"Masked","value":"0"},{"name":"CRMSEN_b","description":"Enabled","value":"0x1"}]},"CINTSEN":{"name":"CINTSEN","description":"Card interrupt status enable","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CINTSEN_A","description":"Masked","value":"0"},{"name":"CINTSEN_b","description":"Enabled","value":"0x1"}]},"RTESEN":{"name":"RTESEN","description":"Re-tuning event status enable","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RTESEN_A","description":"Masked","value":"0"},{"name":"RTESEN_b","description":"Enabled","value":"0x1"}]},"TPSEN":{"name":"TPSEN","description":"Tuning pass status enable","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TPSEN_A","description":"Masked","value":"0"},{"name":"TPSEN_b","description":"Enabled","value":"0x1"}]},"CTOESEN":{"name":"CTOESEN","description":"Command timeout error status enable","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CTOSEN_A","description":"Masked","value":"0"},{"name":"CTOSEN_b","description":"Enabled","value":"0x1"}]},"CCESEN":{"name":"CCESEN","description":"Command CRC error status enable","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CCESEN_A","description":"Masked","value":"0"},{"name":"CCESEN_b","description":"Enabled","value":"0x1"}]},"CEBESEN":{"name":"CEBESEN","description":"Command end bit error status enable","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CEBESEN_A","description":"Masked","value":"0"},{"name":"CEBESEN_b","description":"Enabled","value":"0x1"}]},"CIESEN":{"name":"CIESEN","description":"Command index error status enable","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CIESEN_A","description":"Masked","value":"0"},{"name":"CIESEN_b","description":"Enabled","value":"0x1"}]},"DTOESEN":{"name":"DTOESEN","description":"Data timeout error status enable","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DTOESEN_A","description":"Masked","value":"0"},{"name":"DTOESEN_b","description":"Enabled","value":"0x1"}]},"DCESEN":{"name":"DCESEN","description":"Data CRC error status enable","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DCESEN_A","description":"Masked","value":"0"},{"name":"DCESEN_b","description":"Enabled","value":"0x1"}]},"DEBESEN":{"name":"DEBESEN","description":"Data end bit error status enable","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DBESEN_A","description":"Masked","value":"0"},{"name":"DBESEN_b","description":"Enabled","value":"0x1"}]},"AC12ESEN":{"name":"AC12ESEN","description":"Auto CMD12 error status enable","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AC12ESEN_A","description":"Masked","value":"0"},{"name":"AC12ESEN_b","description":"Enabled","value":"0x1"}]},"TNESEN":{"name":"TNESEN","description":"Tuning error status enable","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TNESEN_A","description":"Masked","value":"0"},{"name":"TNESEN_b","description":"Enabled","value":"0x1"}]},"DMAESEN":{"name":"DMAESEN","description":"DMA error status enable","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DMASEN_b","description":"Masked","value":"0"},{"name":"DMASEN_a","description":"Enabled","value":"0x1"}]}}},"INT_SIGNAL_EN":{"name":"INT_SIGNAL_EN","description":"Interrupt Signal Enable","addressOffset":"0x38","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CCIEN":{"name":"CCIEN","description":"Command complete interrupt enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CCIEN_a","description":"Masked","value":"0"},{"name":"CCIEN_b","description":"Enabled","value":"0x1"}]},"TCIEN":{"name":"TCIEN","description":"Transfer complete interrupt enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TCIEN_a","description":"Masked","value":"0"},{"name":"TCIEN_b","description":"Enabled","value":"0x1"}]},"BGEIEN":{"name":"BGEIEN","description":"Block gap event interrupt enable","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BGIEN_a","description":"Masked","value":"0"},{"name":"BGIEN_b","description":"Enabled","value":"0x1"}]},"DINTIEN":{"name":"DINTIEN","description":"DMA interrupt enable","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DINTIEN_b","description":"Masked","value":"0"},{"name":"DINTIEN_a","description":"Enabled","value":"0x1"}]},"BWRIEN":{"name":"BWRIEN","description":"Buffer write ready interrupt enable","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BWRIEN_a","description":"Masked","value":"0"},{"name":"BWRIEN_b","description":"Enabled","value":"0x1"}]},"BRRIEN":{"name":"BRRIEN","description":"Buffer read ready interrupt enable","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BRRIEN_b","description":"Masked","value":"0"},{"name":"BRRIEN_a","description":"Enabled","value":"0x1"}]},"CINSIEN":{"name":"CINSIEN","description":"Card insertion interrupt enable","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CINSIEN_a","description":"Masked","value":"0"},{"name":"CINSIEN_b","description":"Enabled","value":"0x1"}]},"CRMIEN":{"name":"CRMIEN","description":"Card removal interrupt enable","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CRMIEN_a","description":"Masked","value":"0"},{"name":"CRMIEN_b","description":"Enabled","value":"0x1"}]},"CINTIEN":{"name":"CINTIEN","description":"Card interrupt enable","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CINTIEN_b","description":"Masked","value":"0"},{"name":"CINTIEN_a","description":"Enabled","value":"0x1"}]},"RTEIEN":{"name":"RTEIEN","description":"Re-tuning event interrupt enable","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RTEIEN_O","description":"Masked","value":"0"},{"name":"RTEIEN_N","description":"Enabled","value":"0x1"}]},"TPIEN":{"name":"TPIEN","description":"Tuning Pass interrupt enable","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TPIEN_R","description":"Masked","value":"0"},{"name":"TPIEN_Q","description":"Enabled","value":"0x1"}]},"CTOEIEN":{"name":"CTOEIEN","description":"Command timeout error interrupt enable","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CTOEIEN_b","description":"Masked","value":"0"},{"name":"CTOEIEN_a","description":"Enabled","value":"0x1"}]},"CCEIEN":{"name":"CCEIEN","description":"Command CRC error interrupt enable","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CCEIEN_B","description":"Masked","value":"0"},{"name":"CCEIEN_a","description":"Enabled","value":"0x1"}]},"CEBEIEN":{"name":"CEBEIEN","description":"Command end bit error interrupt enable","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CEBEIEN_b","description":"Masked","value":"0"},{"name":"CEBEIEN_a","description":"Enabled","value":"0x1"}]},"CIEIEN":{"name":"CIEIEN","description":"Command index error interrupt enable","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CIEIEN_B","description":"Masked","value":"0"},{"name":"CIEIEN_a","description":"Enabled","value":"0x1"}]},"DTOEIEN":{"name":"DTOEIEN","description":"Data timeout error interrupt enable","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DTOEIEN_B","description":"Masked","value":"0"},{"name":"DTOEIEN_a","description":"Enabled","value":"0x1"}]},"DCEIEN":{"name":"DCEIEN","description":"Data CRC error interrupt enable","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DCEIEN_B","description":"Masked","value":"0"},{"name":"DCEIEN_a","description":"Enabled","value":"0x1"}]},"DEBEIEN":{"name":"DEBEIEN","description":"Data end bit error interrupt enable","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DEBEIEN_B","description":"Masked","value":"0"},{"name":"DEBEIEN_a","description":"Enabled","value":"0x1"}]},"AC12EIEN":{"name":"AC12EIEN","description":"Auto CMD12 error interrupt enable","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AC12EIEN_b","description":"Masked","value":"0"},{"name":"AC12EIEN_a","description":"Enabled","value":"0x1"}]},"TNEIEN":{"name":"TNEIEN","description":"Tuning error interrupt enable","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TNEIEN_B","description":"Masked","value":"0"},{"name":"TNEIEN_a","description":"Enabled","value":"0x1"}]},"DMAEIEN":{"name":"DMAEIEN","description":"DMA error interrupt enable","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DMAEIEN_B","description":"Masked","value":"0"},{"name":"DMAEIEN_a","description":"Enable","value":"0x1"}]}}},"AUTOCMD12_ERR_STATUS":{"name":"AUTOCMD12_ERR_STATUS","description":"Auto CMD12 Error Status","addressOffset":"0x3C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"AC12NE":{"name":"AC12NE","description":"Auto CMD12 not executed","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"AC12NE_B","description":"Executed","value":"0"},{"name":"AC12NE_a","description":"Not executed","value":"0x1"}]},"AC12TOE":{"name":"AC12TOE","description":"Auto CMD12 / 23 timeout error","bitOffset":1,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"AC12TOE_B","description":"No error","value":"0"},{"name":"AC12TOE_a","description":"Time out","value":"0x1"}]},"AC12EBE":{"name":"AC12EBE","description":"Auto CMD12 / 23 end bit error","bitOffset":2,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"AC12EBE_B","description":"No error","value":"0"},{"name":"AC12EBE_a","description":"End bit error generated","value":"0x1"}]},"AC12CE":{"name":"AC12CE","description":"Auto CMD12 / 23 CRC error","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"AC12CE_B","description":"No CRC error","value":"0"},{"name":"AC12CE_a","description":"CRC error met in Auto CMD12/23 response","value":"0x1"}]},"AC12IE":{"name":"AC12IE","description":"Auto CMD12 / 23 index error","bitOffset":4,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"AC12IE_B","description":"No error","value":"0"},{"name":"AC12IE_a","description":"Error, the CMD index in response is not CMD12/23","value":"0x1"}]},"CNIBAC12E":{"name":"CNIBAC12E","description":"Command not issued by Auto CMD12 error","bitOffset":7,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"CNIBAC12E_B","description":"No error","value":"0"},{"name":"CNIBAC12E_a","description":"Not issued","value":"0x1"}]},"EXECUTE_TUNING":{"name":"EXECUTE_TUNING","description":"Execute tuning","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EX_TUN_B","description":"Tuning procedure is aborted","value":"0"},{"name":"ex_tun_a","description":"Start tuning procedure","value":"0x1"}]},"SMP_CLK_SEL":{"name":"SMP_CLK_SEL","description":"Sample clock select","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SMP_CLK_B","description":"Fixed clock is used to sample data","value":"0"},{"name":"SMP_CLK_a","description":"Tuned clock is used to sample data","value":"0x1"}]}}},"HOST_CTRL_CAP":{"name":"HOST_CTRL_CAP","description":"Host Controller Capabilities","addressOffset":"0x40","size":32,"access":"read-write","resetValue":"0x7F3B407","resetMask":"0xFFFFFFFF","fields":{"SDR50_SUPPORT":{"name":"SDR50_SUPPORT","description":"SDR50 support","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"SDR104_SUPPORT":{"name":"SDR104_SUPPORT","description":"SDR104 support","bitOffset":1,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"DDR50_SUPPORT":{"name":"DDR50_SUPPORT","description":"DDR50 support","bitOffset":2,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"USE_TUNING_SDR50":{"name":"USE_TUNING_SDR50","description":"Use Tuning for SDR50","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"USE_TUNING_b","description":"SDR50 does not support tuning","value":"0"},{"name":"USE_TUNING_a","description":"SDR50 supports tuning","value":"0x1"}]},"MBL":{"name":"MBL","description":"Max block length","bitOffset":16,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"MBL_a","description":"512 bytes","value":"0"},{"name":"MBL_B","description":"1024 bytes","value":"0x1"},{"name":"MBL_C","description":"2048 bytes","value":"0x2"},{"name":"MBL_D","description":"4096 bytes","value":"0x3"}]},"ADMAS":{"name":"ADMAS","description":"ADMA support","bitOffset":20,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"ADMAS_B","description":"Advanced DMA not supported","value":"0"},{"name":"ADMAS_a","description":"Advanced DMA supported","value":"0x1"}]},"HSS":{"name":"HSS","description":"High speed support","bitOffset":21,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"HSS_B","description":"High speed not supported","value":"0"},{"name":"HSS_a","description":"High speed supported","value":"0x1"}]},"DMAS":{"name":"DMAS","description":"DMA support","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"DMAS_B","description":"DMA not supported","value":"0"},{"name":"DMAS_a","description":"DMA supported","value":"0x1"}]},"SRS":{"name":"SRS","description":"Suspend / resume support","bitOffset":23,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"SRS_B","description":"Not supported","value":"0"},{"name":"SRS_a","description":"Supported","value":"0x1"}]},"VS33":{"name":"VS33","description":"Voltage support 3.3 V","bitOffset":24,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"VS33_b","description":"3.3 V not supported","value":"0"},{"name":"VS33_a","description":"3.3 V supported","value":"0x1"}]},"VS30":{"name":"VS30","description":"Voltage support 3.0 V","bitOffset":25,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"VS30_b","description":"3.0 V not supported","value":"0"},{"name":"VS30_a","description":"3.0 V supported","value":"0x1"}]},"VS18":{"name":"VS18","description":"Voltage support 1.8 V","bitOffset":26,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"VS18_B","description":"1.8 V not supported","value":"0"},{"name":"VS18_a","description":"1.8 V supported","value":"0x1"}]}}},"WTMK_LVL":{"name":"WTMK_LVL","description":"Watermark Level","addressOffset":"0x44","size":32,"access":"read-write","resetValue":"0x8100810","resetMask":"0xFFFFFFFF","fields":{"RD_WML":{"name":"RD_WML","description":"Read watermark level","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"RD_BRST_LEN":{"name":"RD_BRST_LEN","description":"Read burst length due to system restriction, the actual burst length might not exceed 16","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"WR_WML":{"name":"WR_WML","description":"Write watermark level","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"WR_BRST_LEN":{"name":"WR_BRST_LEN","description":"Write burst length due to system restriction, the actual burst length might not exceed 16","bitOffset":24,"bitWidth":5,"access":"read-write","enumeratedValues":[]}}},"MIX_CTRL":{"name":"MIX_CTRL","description":"Mixer Control","addressOffset":"0x48","size":32,"access":"read-write","resetValue":"0x80000000","resetMask":"0xFFFFFFFF","fields":{"DMAEN":{"name":"DMAEN","description":"DMA enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DMAIN_B","description":"Disable","value":"0"},{"name":"DMAIN_a","description":"Enable","value":"0x1"}]},"BCEN":{"name":"BCEN","description":"Block count enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BCEN_B","description":"Disable","value":"0"},{"name":"BCEN_a","description":"Enable","value":"0x1"}]},"AC12EN":{"name":"AC12EN","description":"Auto CMD12 enable","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AC12EN_B","description":"Disable","value":"0"},{"name":"AC12EN_a","description":"Enable","value":"0x1"}]},"DDR_EN":{"name":"DDR_EN","description":"Dual data rate mode selection","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DTDSEL":{"name":"DTDSEL","description":"Data transfer direction select","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DTDSEL_B","description":"Write (Host to card)","value":"0"},{"name":"DTDSEL_a","description":"Read (Card to host)","value":"0x1"}]},"MSBSEL":{"name":"MSBSEL","description":"Multi / Single block select","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MSBSEL_B","description":"Single block","value":"0"},{"name":"MSBSEL_a","description":"Multiple blocks","value":"0x1"}]},"NIBBLE_POS":{"name":"NIBBLE_POS","description":"Nibble position indication","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"AC23EN":{"name":"AC23EN","description":"Auto CMD23 enable","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"EXE_TUNE":{"name":"EXE_TUNE","description":"Execute tuning: (Only used for SD3.0, SDR104 mode and eMMC HS200 mode)","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EXE_TUNE_D","description":"Not tuned or tuning completed","value":"0"},{"name":"EXE_TUNE_C","description":"Execute tuning","value":"0x1"}]},"SMP_CLK_SEL":{"name":"SMP_CLK_SEL","description":"Clock selection","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SMPSEL_B","description":"Fixed clock is used to sample data / cmd","value":"0"},{"name":"SMPSEL_a","description":"Tuned clock is used to sample data / cmd","value":"0x1"}]},"AUTO_TUNE_EN":{"name":"AUTO_TUNE_EN","description":"Auto tuning enable (Only used for SD3.0, SDR104 mode and and eMMC HS200 mode)","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AUTOTUNE_B","description":"Disable auto tuning","value":"0"},{"name":"AUTO_TUNE_a","description":"Enable auto tuning","value":"0x1"}]},"FBCLK_SEL":{"name":"FBCLK_SEL","description":"Feedback clock source selection (Only used for SD3.0, SDR104 mode and eMMC HS200 mode)","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FBCLK_B","description":"Feedback clock comes from the loopback CLK","value":"0"},{"name":"FBCLK_a","description":"Feedback clock comes from the ipp_card_clk_out","value":"0x1"}]}}},"FORCE_EVENT":{"name":"FORCE_EVENT","description":"Force Event","addressOffset":"0x50","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"FEVTAC12NE":{"name":"FEVTAC12NE","description":"Force event auto command 12 not executed","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTAC12TOE":{"name":"FEVTAC12TOE","description":"Force event auto command 12 time out error","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTAC12CE":{"name":"FEVTAC12CE","description":"Force event auto command 12 CRC error","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTAC12EBE":{"name":"FEVTAC12EBE","description":"Force event Auto Command 12 end bit error","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTAC12IE":{"name":"FEVTAC12IE","description":"Force event Auto Command 12 index error","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTCNIBAC12E":{"name":"FEVTCNIBAC12E","description":"Force event command not executed by Auto Command 12 error","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTCTOE":{"name":"FEVTCTOE","description":"Force event command time out error","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTCCE":{"name":"FEVTCCE","description":"Force event command CRC error","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTCEBE":{"name":"FEVTCEBE","description":"Force event command end bit error","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTCIE":{"name":"FEVTCIE","description":"Force event command index error","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTDTOE":{"name":"FEVTDTOE","description":"Force event data time out error","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTDCE":{"name":"FEVTDCE","description":"Force event data CRC error","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTDEBE":{"name":"FEVTDEBE","description":"Force event data end bit error","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTAC12E":{"name":"FEVTAC12E","description":"Force event Auto Command 12 error","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTTNE":{"name":"FEVTTNE","description":"Force tuning error","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTDMAE":{"name":"FEVTDMAE","description":"Force event DMA error","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"FEVTCINT":{"name":"FEVTCINT","description":"Force event card interrupt","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"ADMA_ERR_STATUS":{"name":"ADMA_ERR_STATUS","description":"ADMA Error Status","addressOffset":"0x54","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ADMAES":{"name":"ADMAES","description":"ADMA error state (when ADMA error is occurred)","bitOffset":0,"bitWidth":2,"access":"read-only","enumeratedValues":[]},"ADMALME":{"name":"ADMALME","description":"ADMA length mismatch error","bitOffset":2,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"ADMAES_B","description":"No error","value":"0"},{"name":"ADMAES_a","description":"Error","value":"0x1"}]},"ADMADCE":{"name":"ADMADCE","description":"ADMA descriptor error","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"ADMADCE_B","description":"No error","value":"0"},{"name":"ADMADCE_a","description":"Error","value":"0x1"}]}}},"ADMA_SYS_ADDR":{"name":"ADMA_SYS_ADDR","description":"ADMA System Address","addressOffset":"0x58","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ADS_ADDR":{"name":"ADS_ADDR","description":"ADMA system address","bitOffset":2,"bitWidth":30,"access":"read-write","enumeratedValues":[]}}},"DLL_CTRL":{"name":"DLL_CTRL","description":"DLL (Delay Line) Control","addressOffset":"0x60","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DLL_CTRL_ENABLE":{"name":"DLL_CTRL_ENABLE","description":"DLL and delay chain","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DLL_CTRL_RESET":{"name":"DLL_CTRL_RESET","description":"DLL reset","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DLL_CTRL_SLV_FORCE_UPD":{"name":"DLL_CTRL_SLV_FORCE_UPD","description":"DLL slave delay line","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DLL_CTRL_SLV_DLY_TARGET0":{"name":"DLL_CTRL_SLV_DLY_TARGET0","description":"DLL slave delay target0","bitOffset":3,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"DLL_CTRL_GATE_UPDATE":{"name":"DLL_CTRL_GATE_UPDATE","description":"DLL gate update","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DLL_CTRL_SLV_OVERRIDE":{"name":"DLL_CTRL_SLV_OVERRIDE","description":"DLL slave override","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DLL_CTRL_SLV_OVERRIDE_VAL":{"name":"DLL_CTRL_SLV_OVERRIDE_VAL","description":"DLL slave override val","bitOffset":9,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"DLL_CTRL_SLV_DLY_TARGET1":{"name":"DLL_CTRL_SLV_DLY_TARGET1","description":"DLL slave delay target1","bitOffset":16,"bitWidth":3,"access":"read-write","enumeratedValues":[]},"DLL_CTRL_SLV_UPDATE_INT":{"name":"DLL_CTRL_SLV_UPDATE_INT","description":"Slave delay line update interval","bitOffset":20,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"DLL_CTRL_REF_UPDATE_INT":{"name":"DLL_CTRL_REF_UPDATE_INT","description":"DLL control loop update interval","bitOffset":28,"bitWidth":4,"access":"read-write","enumeratedValues":[]}}},"DLL_STATUS":{"name":"DLL_STATUS","description":"DLL Status","addressOffset":"0x64","size":32,"access":"read-only","resetValue":"0x200","resetMask":"0xFFFFFFFF","fields":{"DLL_STS_SLV_LOCK":{"name":"DLL_STS_SLV_LOCK","description":"Slave delay-line lock status","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"DLL_STS_REF_LOCK":{"name":"DLL_STS_REF_LOCK","description":"Reference DLL lock status","bitOffset":1,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"DLL_STS_SLV_SEL":{"name":"DLL_STS_SLV_SEL","description":"Slave delay line select status","bitOffset":2,"bitWidth":7,"access":"read-only","enumeratedValues":[]},"DLL_STS_REF_SEL":{"name":"DLL_STS_REF_SEL","description":"Reference delay line select taps","bitOffset":9,"bitWidth":7,"access":"read-only","enumeratedValues":[]}}},"CLK_TUNE_CTRL_STATUS":{"name":"CLK_TUNE_CTRL_STATUS","description":"CLK Tuning Control and Status","addressOffset":"0x68","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DLY_CELL_SET_POST":{"name":"DLY_CELL_SET_POST","description":"Delay cells on the feedback clock between CLK_OUT and CLK_POST","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"DLY_CELL_SET_OUT":{"name":"DLY_CELL_SET_OUT","description":"Delay cells on the feedback clock between CLK_PRE and CLK_OUT","bitOffset":4,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"DLY_CELL_SET_PRE":{"name":"DLY_CELL_SET_PRE","description":"delay cells on the feedback clock between the feedback clock and CLK_PRE","bitOffset":8,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"NXT_ERR":{"name":"NXT_ERR","description":"NXT error","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"TAP_SEL_POST":{"name":"TAP_SEL_POST","description":"Delay cells added on the feedback clock between CLK_OUT and CLK_POST","bitOffset":16,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"TAP_SEL_OUT":{"name":"TAP_SEL_OUT","description":"Delay cells added on the feedback clock between CLK_PRE and CLK_OUT","bitOffset":20,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"TAP_SEL_PRE":{"name":"TAP_SEL_PRE","description":"TAP_SEL_PRE","bitOffset":24,"bitWidth":7,"access":"read-only","enumeratedValues":[]},"PRE_ERR":{"name":"PRE_ERR","description":"PRE error","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"VEND_SPEC":{"name":"VEND_SPEC","description":"Vendor Specific Register","addressOffset":"0xC0","size":32,"access":"read-write","resetValue":"0x30007809","resetMask":"0xFFFFFFFF","fields":{"VSELECT":{"name":"VSELECT","description":"Voltage selection","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VSELECT_B","description":"Change the voltage to high voltage range, around 3.0 V","value":"0"},{"name":"VSELECT_a","description":"Change the voltage to low voltage range, around 1.8 V","value":"0x1"}]},"CONFLICT_CHK_EN":{"name":"CONFLICT_CHK_EN","description":"Conflict check enable","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CONFLICT_CHK_EN_a","description":"Conflict check disable","value":"0"},{"name":"CONFLICT_CHK_EN_b","description":"Conflict check enable","value":"0x1"}]},"AC12_WR_CHKBUSY_EN":{"name":"AC12_WR_CHKBUSY_EN","description":"Check busy enable","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"AC12_WR_CHKBUSY_EN_a","description":"Do not check busy after auto CMD12 for write data packet","value":"0"},{"name":"AC12_WR_CHKBUSY_EN_b","description":"Check busy after auto CMD12 for write data packet","value":"0x1"}]},"FRC_SDCLK_ON":{"name":"FRC_SDCLK_ON","description":"Force CLK","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FRC_SDCLK_ON_a","description":"CLK active or inactive is fully controlled by the hardware.","value":"0"},{"name":"FRC_SDCLK_ON_B","description":"Force CLK active","value":"0x1"}]},"CRC_CHK_DIS":{"name":"CRC_CHK_DIS","description":"CRC Check Disable","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CRC_CHK_DIS_a","description":"Check CRC16 for every read data packet and check CRC fields for every write data packet","value":"0"},{"name":"CRC_CHK_DIS_B","description":"Ignore CRC16 check for every read data packet and ignore CRC fields check for every write data packet","value":"0x1"}]},"CMD_BYTE_EN":{"name":"CMD_BYTE_EN","description":"Byte access","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CMD_BYTE_EN_a","description":"Disable","value":"0"},{"name":"CMD_BYTE_EN_b","description":"Enable","value":"0x1"}]}}},"MMC_BOOT":{"name":"MMC_BOOT","description":"eMMC Boot","addressOffset":"0xC4","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DTOCV_ACK":{"name":"DTOCV_ACK","description":"Boot ACK time out","bitOffset":0,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"DTOCV_ACK_a","description":"SDCLK x 2^14","value":"0"},{"name":"DTOCV_ACK_b","description":"SDCLK x 2^15","value":"0x1"},{"name":"DTOCV_ACK_c","description":"SDCLK x 2^16","value":"0x2"},{"name":"DTOCV_ACK_d","description":"SDCLK x 2^17","value":"0x3"},{"name":"DTOCV_ACK_e","description":"SDCLK x 2^18","value":"0x4"},{"name":"DTOCV_ACK_f","description":"SDCLK x 2^19","value":"0x5"},{"name":"DTOCV_ACK_g","description":"SDCLK x 2^20","value":"0x6"},{"name":"DTOCV_ACK_h","description":"SDCLK x 2^21","value":"0x7"},{"name":"DTOCV_ACK_i","description":"SDCLK x 2^28","value":"0xE"},{"name":"DTOCV_ACK_j","description":"SDCLK x 2^29","value":"0xF"}]},"BOOT_ACK":{"name":"BOOT_ACK","description":"BOOT ACK","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BOOT_ACK_a","description":"No ack","value":"0"},{"name":"BOOT_ACK_b","description":"Ack","value":"0x1"}]},"BOOT_MODE":{"name":"BOOT_MODE","description":"Boot mode","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BOOT_mode_a","description":"Normal boot","value":"0"},{"name":"BOOT_mode_b","description":"Alternative boot","value":"0x1"}]},"BOOT_EN":{"name":"BOOT_EN","description":"Boot enable","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BOOT_en_a","description":"Fast boot disable","value":"0"},{"name":"BOOT_en_b","description":"Fast boot enable","value":"0x1"}]},"AUTO_SABG_EN":{"name":"AUTO_SABG_EN","description":"Auto stop at block gap","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DISABLE_TIME_OUT":{"name":"DISABLE_TIME_OUT","description":"Time out","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"disable_timeout_a","description":"Enable time out","value":"0"},{"name":"disable_timeout_b","description":"Disable time out","value":"0x1"}]},"BOOT_BLK_CNT":{"name":"BOOT_BLK_CNT","description":"Stop At Block Gap value of automatic mode","bitOffset":16,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"VEND_SPEC2":{"name":"VEND_SPEC2","description":"Vendor Specific 2 Register","addressOffset":"0xC8","size":32,"access":"read-write","resetValue":"0x19006","resetMask":"0xFFFFFFFF","fields":{"CARD_INT_D3_TEST":{"name":"CARD_INT_D3_TEST","description":"Card interrupt detection test","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CARD_INT_D3_a","description":"Check the card interrupt only when DATA3 is high.","value":"0"},{"name":"CARD_INT_D3_B","description":"Check the card interrupt by ignoring the status of DATA3.","value":"0x1"}]},"TUNING_8bit_EN":{"name":"TUNING_8bit_EN","description":"Tuning 8bit enable","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TUNING_1bit_EN":{"name":"TUNING_1bit_EN","description":"Tuning 1bit enable","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TUNING_CMD_EN":{"name":"TUNING_CMD_EN","description":"Tuning command enable","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TUNING_CMD_EN_a","description":"Auto tuning circuit does not check the CMD line.","value":"0"},{"name":"TUNING_CMD_EN_B","description":"Auto tuning circuit checks the CMD line.","value":"0x1"}]},"ACMD23_ARGU2_EN":{"name":"ACMD23_ARGU2_EN","description":"Argument2 register enable for ACMD23","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ACMD23_ARGU2_EN_B","description":"Disable","value":"0"},{"name":"ACMD23_ARGU2_EN_a","description":"Argument2 register enable for ACMD23 sharing with SDMA system address register. Default is enabled.","value":"0x1"}]}}},"TUNING_CTRL":{"name":"TUNING_CTRL","description":"Tuning Control","addressOffset":"0xCC","size":32,"access":"read-write","resetValue":"0x212800","resetMask":"0xFFFFFFFF","fields":{"TUNING_START_TAP":{"name":"TUNING_START_TAP","description":"Tuning start","bitOffset":0,"bitWidth":7,"access":"read-write","enumeratedValues":[]},"DIS_CMD_CHK_FOR_STD_TUNING":{"name":"DIS_CMD_CHK_FOR_STD_TUNING","description":"Disable command check for standard tuning","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"TUNING_COUNTER":{"name":"TUNING_COUNTER","description":"Tuning counter","bitOffset":8,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"TUNING_STEP":{"name":"TUNING_STEP","description":"TUNING_STEP","bitOffset":16,"bitWidth":3,"access":"read-write","enumeratedValues":[]},"TUNING_WINDOW":{"name":"TUNING_WINDOW","description":"Data window","bitOffset":20,"bitWidth":3,"access":"read-write","enumeratedValues":[]},"STD_TUNING_EN":{"name":"STD_TUNING_EN","description":"Standard tuning circuit and procedure enable","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}}},"derivedFrom":null}