read -sv run_verilog_mid/adder_32b_9_88_bf2da35983d63f8cd8874b1cd56feddf.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_88_bf2da35983d63f8cd8874b1cd56feddf_yosys.v
