
MXT_EXAMPLE_USART1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008c44  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408c44  00408c44  00018c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  00408c4c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000004cc  204009c0  0040960c  000209c0  2**2
                  ALLOC
  4 .stack        00002004  20400e8c  00409ad8  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402e90  0040badc  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001dafb  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004008  00000000  00000000  0003e542  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00008a33  00000000  00000000  0004254a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d90  00000000  00000000  0004af7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ef0  00000000  00000000  0004bd0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00023032  00000000  00000000  0004cbfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0001002c  00000000  00000000  0006fc2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00095347  00000000  00000000  0007fc5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000033b0  00000000  00000000  00114fa4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	90 2e 40 20 6d 1b 40 00 6b 1b 40 00 6b 1b 40 00     ..@ m.@.k.@.k.@.
  400010:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 00 00 00 00     k.@.k.@.k.@.....
	...
  40002c:	6b 1b 40 00 6b 1b 40 00 00 00 00 00 6b 1b 40 00     k.@.k.@.....k.@.
  40003c:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     k.@.k.@.k.@.k.@.
  40004c:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     k.@.k.@.k.@.k.@.
  40005c:	6b 1b 40 00 6b 1b 40 00 00 00 00 00 e5 14 40 00     k.@.k.@.......@.
  40006c:	f9 14 40 00 0d 15 40 00 6b 1b 40 00 6b 1b 40 00     ..@...@.k.@.k.@.
  40007c:	6b 1b 40 00 21 15 40 00 35 15 40 00 6b 1b 40 00     k.@.!.@.5.@.k.@.
  40008c:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     k.@.k.@.k.@.k.@.
  40009c:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     k.@.k.@.k.@.k.@.
  4000ac:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     k.@.k.@.k.@.k.@.
  4000bc:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     k.@.k.@.k.@.k.@.
  4000cc:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     k.@.k.@.k.@.k.@.
  4000dc:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     k.@.k.@.k.@.k.@.
  4000ec:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     k.@.k.@.k.@.k.@.
  4000fc:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     k.@.k.@.k.@.k.@.
  40010c:	6b 1b 40 00 6b 1b 40 00 00 00 00 00 00 00 00 00     k.@.k.@.........
  40011c:	00 00 00 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     ....k.@.k.@.k.@.
  40012c:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     k.@.k.@.k.@.k.@.
  40013c:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     k.@.k.@.k.@.k.@.
  40014c:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00 6b 1b 40 00     k.@.k.@.k.@.k.@.
  40015c:	6b 1b 40 00 6b 1b 40 00 6b 1b 40 00                 k.@.k.@.k.@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009c0 	.word	0x204009c0
  400184:	00000000 	.word	0x00000000
  400188:	00408c4c 	.word	0x00408c4c

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00408c4c 	.word	0x00408c4c
  4001c8:	204009c4 	.word	0x204009c4
  4001cc:	00408c4c 	.word	0x00408c4c
  4001d0:	00000000 	.word	0x00000000

004001d4 <mxt_init_device>:
 * \param chgpin IOPORT pin instance attached to the maXTouch device's /CHG pin
 * \return Operation result status code
 */
status_code_t mxt_init_device(struct mxt_device *device,
		twihs_master_t interface, uint8_t chip_adr, uint32_t chgpin)
{
  4001d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4001d6:	b087      	sub	sp, #28
  4001d8:	4604      	mov	r4, r0
  4001da:	460e      	mov	r6, r1
  4001dc:	4617      	mov	r7, r2
	int8_t status;

	/* Set TWI interface, TWI address and CHG-pin of the maXTouch device. */
	device->interface = interface;
  4001de:	6081      	str	r1, [r0, #8]
	device->mxt_chip_adr = chip_adr;
  4001e0:	7302      	strb	r2, [r0, #12]
	device->chgpin = chgpin;
  4001e2:	6183      	str	r3, [r0, #24]
	device->handler = NULL;
  4001e4:	2500      	movs	r5, #0
  4001e6:	6105      	str	r5, [r0, #16]
			malloc(sizeof(struct mxt_info_object));
  4001e8:	2007      	movs	r0, #7
  4001ea:	4b9d      	ldr	r3, [pc, #628]	; (400460 <mxt_init_device+0x28c>)
  4001ec:	4798      	blx	r3
	device->info_object = (struct mxt_info_object *)
  4001ee:	6020      	str	r0, [r4, #0]
	twihs_package_t packet = {
  4001f0:	9501      	str	r5, [sp, #4]
  4001f2:	9505      	str	r5, [sp, #20]
  4001f4:	2302      	movs	r3, #2
  4001f6:	9302      	str	r3, [sp, #8]
  4001f8:	9003      	str	r0, [sp, #12]
  4001fa:	2307      	movs	r3, #7
  4001fc:	9304      	str	r3, [sp, #16]
  4001fe:	f88d 7014 	strb.w	r7, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  400202:	a901      	add	r1, sp, #4
  400204:	4630      	mov	r0, r6
  400206:	4b97      	ldr	r3, [pc, #604]	; (400464 <mxt_init_device+0x290>)
  400208:	4798      	blx	r3
  40020a:	1b40      	subs	r0, r0, r5
  40020c:	bf18      	it	ne
  40020e:	2001      	movne	r0, #1
  400210:	4240      	negs	r0, r0
	if ((status = mxt_read_id_block(device)) != STATUS_OK) {
  400212:	b108      	cbz	r0, 400218 <mxt_init_device+0x44>
	}

	device->multitouch_report_offset = status;

	return STATUS_OK;
}
  400214:	b007      	add	sp, #28
  400216:	bdf0      	pop	{r4, r5, r6, r7, pc}
			malloc(device->info_object->obj_count *
  400218:	6825      	ldr	r5, [r4, #0]
  40021a:	79a8      	ldrb	r0, [r5, #6]
  40021c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  400220:	0040      	lsls	r0, r0, #1
  400222:	4b8f      	ldr	r3, [pc, #572]	; (400460 <mxt_init_device+0x28c>)
  400224:	4798      	blx	r3
	device->object_list = (struct mxt_object *)
  400226:	6060      	str	r0, [r4, #4]
	twihs_package_t packet = {
  400228:	2300      	movs	r3, #0
  40022a:	9301      	str	r3, [sp, #4]
  40022c:	9304      	str	r3, [sp, #16]
  40022e:	9305      	str	r3, [sp, #20]
  400230:	2307      	movs	r3, #7
  400232:	f88d 3004 	strb.w	r3, [sp, #4]
  400236:	2302      	movs	r3, #2
  400238:	9302      	str	r3, [sp, #8]
  40023a:	9003      	str	r0, [sp, #12]
		.length       = device->info_object->obj_count *
  40023c:	79ab      	ldrb	r3, [r5, #6]
  40023e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400242:	005b      	lsls	r3, r3, #1
	twihs_package_t packet = {
  400244:	9304      	str	r3, [sp, #16]
  400246:	7b23      	ldrb	r3, [r4, #12]
  400248:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  40024c:	a901      	add	r1, sp, #4
  40024e:	68a0      	ldr	r0, [r4, #8]
  400250:	4b84      	ldr	r3, [pc, #528]	; (400464 <mxt_init_device+0x290>)
  400252:	4798      	blx	r3
  400254:	3000      	adds	r0, #0
  400256:	bf18      	it	ne
  400258:	2001      	movne	r0, #1
  40025a:	4240      	negs	r0, r0
	if (status != STATUS_OK) {
  40025c:	2800      	cmp	r0, #0
  40025e:	d1d9      	bne.n	400214 <mxt_init_device+0x40>
	uint8_t *id_pointer = (uint8_t *)device->info_object;
  400260:	6827      	ldr	r7, [r4, #0]
	uint8_t *objects_pointer = (uint8_t *)device->object_list;
  400262:	6860      	ldr	r0, [r4, #4]
			(device->info_object->obj_count *
  400264:	79bb      	ldrb	r3, [r7, #6]
  400266:	eb03 0643 	add.w	r6, r3, r3, lsl #1
  40026a:	0076      	lsls	r6, r6, #1
	crc_area_size = MXT_ID_BLOCK_SIZE +
  40026c:	3607      	adds	r6, #7
  40026e:	b2b6      	uxth	r6, r6
  400270:	463a      	mov	r2, r7
  400272:	3706      	adds	r7, #6
	uint32_t crc_tmp = 0;
  400274:	2100      	movs	r1, #0
		result ^= crcpoly;
  400276:	f8df c1f0 	ldr.w	ip, [pc, #496]	; 400468 <mxt_init_device+0x294>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  40027a:	f892 e001 	ldrb.w	lr, [r2, #1]
  40027e:	7815      	ldrb	r5, [r2, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  400280:	ea45 250e 	orr.w	r5, r5, lr, lsl #8
  400284:	ea85 0141 	eor.w	r1, r5, r1, lsl #1
	if (result & 0x1000000) {
  400288:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
		result ^= crcpoly;
  40028c:	bf18      	it	ne
  40028e:	ea81 010c 	eorne.w	r1, r1, ip
  400292:	3202      	adds	r2, #2
	for (i = 0; i < MXT_ID_BLOCK_SIZE - 1; i += 2) {
  400294:	42ba      	cmp	r2, r7
  400296:	d1f0      	bne.n	40027a <mxt_init_device+0xa6>
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  400298:	7802      	ldrb	r2, [r0, #0]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  40029a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40029e:	ea83 0241 	eor.w	r2, r3, r1, lsl #1
	if (result & 0x1000000) {
  4002a2:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  4002a6:	d003      	beq.n	4002b0 <mxt_init_device+0xdc>
		result ^= crcpoly;
  4002a8:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  4002ac:	f082 021b 	eor.w	r2, r2, #27
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  4002b0:	f1a6 0708 	sub.w	r7, r6, #8
  4002b4:	2f01      	cmp	r7, #1
  4002b6:	dd12      	ble.n	4002de <mxt_init_device+0x10a>
  4002b8:	2301      	movs	r3, #1
		result ^= crcpoly;
  4002ba:	f8df e1ac 	ldr.w	lr, [pc, #428]	; 400468 <mxt_init_device+0x294>
		crc_tmp = mxt_crc_24(crc_tmp, objects_pointer[i],
  4002be:	18c1      	adds	r1, r0, r3
	data_word = (uint16_t)((uint16_t)(byte2 << 8u) | byte1);
  4002c0:	784d      	ldrb	r5, [r1, #1]
  4002c2:	5cc1      	ldrb	r1, [r0, r3]
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4002c4:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
  4002c8:	ea81 0242 	eor.w	r2, r1, r2, lsl #1
	if (result & 0x1000000) {
  4002cc:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
		result ^= crcpoly;
  4002d0:	bf18      	it	ne
  4002d2:	ea82 020e 	eorne.w	r2, r2, lr
	for (i = 1; i < (crc_area_size - MXT_ID_BLOCK_SIZE - 1); i += 2) {
  4002d6:	3302      	adds	r3, #2
  4002d8:	b29b      	uxth	r3, r3
  4002da:	42bb      	cmp	r3, r7
  4002dc:	dbef      	blt.n	4002be <mxt_init_device+0xea>
	crc_tmp = mxt_crc_24(crc_tmp,
  4002de:	4430      	add	r0, r6
	result = ((crc << 1u) ^ (uint32_t)data_word);
  4002e0:	f810 3c08 	ldrb.w	r3, [r0, #-8]
  4002e4:	ea83 0242 	eor.w	r2, r3, r2, lsl #1
	if (result & 0x1000000) {
  4002e8:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
  4002ec:	d003      	beq.n	4002f6 <mxt_init_device+0x122>
		result ^= crcpoly;
  4002ee:	f482 0200 	eor.w	r2, r2, #8388608	; 0x800000
  4002f2:	f082 021b 	eor.w	r2, r2, #27
	*crc = (crc_tmp & 0x00FFFFFF);
  4002f6:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	twihs_package_t packet = {
  4002fa:	2300      	movs	r3, #0
  4002fc:	9301      	str	r3, [sp, #4]
  4002fe:	9305      	str	r3, [sp, #20]
  400300:	f88d 6004 	strb.w	r6, [sp, #4]
  400304:	0a36      	lsrs	r6, r6, #8
  400306:	f88d 6005 	strb.w	r6, [sp, #5]
  40030a:	2302      	movs	r3, #2
  40030c:	9302      	str	r3, [sp, #8]
  40030e:	f8cd d00c 	str.w	sp, [sp, #12]
  400312:	2303      	movs	r3, #3
  400314:	9304      	str	r3, [sp, #16]
  400316:	7b23      	ldrb	r3, [r4, #12]
  400318:	f88d 3014 	strb.w	r3, [sp, #20]
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  40031c:	a901      	add	r1, sp, #4
  40031e:	68a0      	ldr	r0, [r4, #8]
  400320:	4b50      	ldr	r3, [pc, #320]	; (400464 <mxt_init_device+0x290>)
  400322:	4798      	blx	r3
  400324:	b328      	cbz	r0, 400372 <mxt_init_device+0x19e>
		return ERR_IO_ERROR;
  400326:	f04f 33ff 	mov.w	r3, #4294967295
	if (crc_calculated != crc_read) {
  40032a:	42ab      	cmp	r3, r5
  40032c:	f040 808b 	bne.w	400446 <mxt_init_device+0x272>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400330:	6825      	ldr	r5, [r4, #0]
  400332:	79a8      	ldrb	r0, [r5, #6]
  400334:	b198      	cbz	r0, 40035e <mxt_init_device+0x18a>
  400336:	2300      	movs	r3, #0
  400338:	3301      	adds	r3, #1
  40033a:	b2da      	uxtb	r2, r3
  40033c:	4290      	cmp	r0, r2
  40033e:	d8fb      	bhi.n	400338 <mxt_init_device+0x164>
		tot_report_ids += (device->object_list[i].num_report_ids);
  400340:	6862      	ldr	r2, [r4, #4]
  400342:	1e43      	subs	r3, r0, #1
  400344:	b2db      	uxtb	r3, r3
  400346:	3301      	adds	r3, #1
  400348:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40034c:	eb02 0143 	add.w	r1, r2, r3, lsl #1
  400350:	2000      	movs	r0, #0
  400352:	7953      	ldrb	r3, [r2, #5]
  400354:	4418      	add	r0, r3
  400356:	b2c0      	uxtb	r0, r0
  400358:	3206      	adds	r2, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40035a:	4291      	cmp	r1, r2
  40035c:	d1f9      	bne.n	400352 <mxt_init_device+0x17e>
			malloc(sizeof(struct mxt_report_id_map) *
  40035e:	0040      	lsls	r0, r0, #1
  400360:	4b3f      	ldr	r3, [pc, #252]	; (400460 <mxt_init_device+0x28c>)
  400362:	4798      	blx	r3
	device->report_id_map = (struct mxt_report_id_map *)
  400364:	6160      	str	r0, [r4, #20]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  400366:	79ab      	ldrb	r3, [r5, #6]
  400368:	b173      	cbz	r3, 400388 <mxt_init_device+0x1b4>
  40036a:	2700      	movs	r7, #0
  40036c:	2601      	movs	r6, #1
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  40036e:	46be      	mov	lr, r7
  400370:	e037      	b.n	4003e2 <mxt_init_device+0x20e>
		return ((uint32_t)crc[2] << 16) | ((uint16_t)crc[1] << 8) | crc[0];
  400372:	f89d 2002 	ldrb.w	r2, [sp, #2]
  400376:	f89d 3000 	ldrb.w	r3, [sp]
  40037a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40037e:	f89d 2001 	ldrb.w	r2, [sp, #1]
  400382:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400386:	e7d0      	b.n	40032a <mxt_init_device+0x156>
		return ERR_BAD_DATA;
  400388:	f06f 0003 	mvn.w	r0, #3
  40038c:	e742      	b.n	400214 <mxt_init_device+0x40>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  40038e:	3001      	adds	r0, #1
  400390:	b2c0      	uxtb	r0, r0
  400392:	6862      	ldr	r2, [r4, #4]
  400394:	1953      	adds	r3, r2, r5
  400396:	7919      	ldrb	r1, [r3, #4]
  400398:	4281      	cmp	r1, r0
  40039a:	d31c      	bcc.n	4003d6 <mxt_init_device+0x202>
			if (device->object_list[i].num_report_ids != 0) {
  40039c:	795b      	ldrb	r3, [r3, #5]
  40039e:	2b00      	cmp	r3, #0
  4003a0:	d0f5      	beq.n	40038e <mxt_init_device+0x1ba>
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  4003a2:	6862      	ldr	r2, [r4, #4]
  4003a4:	442a      	add	r2, r5
  4003a6:	7953      	ldrb	r3, [r2, #5]
  4003a8:	2b00      	cmp	r3, #0
  4003aa:	d0f0      	beq.n	40038e <mxt_init_device+0x1ba>
  4003ac:	4633      	mov	r3, r6
							device->object_list[i].type;
  4003ae:	7811      	ldrb	r1, [r2, #0]
					device->report_id_map[id_index].object_type =
  4003b0:	6962      	ldr	r2, [r4, #20]
  4003b2:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
					device->report_id_map[id_index].instance = j;
  4003b6:	6962      	ldr	r2, [r4, #20]
  4003b8:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  4003bc:	7050      	strb	r0, [r2, #1]
					id_index++;
  4003be:	3301      	adds	r3, #1
  4003c0:	b2db      	uxtb	r3, r3
				for (k = 0; k < device->object_list[i].num_report_ids; ++k) {
  4003c2:	6862      	ldr	r2, [r4, #4]
  4003c4:	442a      	add	r2, r5
  4003c6:	1b99      	subs	r1, r3, r6
  4003c8:	f892 c005 	ldrb.w	ip, [r2, #5]
  4003cc:	b2c9      	uxtb	r1, r1
  4003ce:	458c      	cmp	ip, r1
  4003d0:	d8ed      	bhi.n	4003ae <mxt_init_device+0x1da>
					id_index++;
  4003d2:	461e      	mov	r6, r3
  4003d4:	e7db      	b.n	40038e <mxt_init_device+0x1ba>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4003d6:	3701      	adds	r7, #1
  4003d8:	b2ff      	uxtb	r7, r7
  4003da:	6823      	ldr	r3, [r4, #0]
  4003dc:	799b      	ldrb	r3, [r3, #6]
  4003de:	429f      	cmp	r7, r3
  4003e0:	d207      	bcs.n	4003f2 <mxt_init_device+0x21e>
		for (j = 0; j <= device->object_list[i].instances; ++j) {
  4003e2:	eb07 0347 	add.w	r3, r7, r7, lsl #1
  4003e6:	005a      	lsls	r2, r3, #1
  4003e8:	4615      	mov	r5, r2
  4003ea:	6863      	ldr	r3, [r4, #4]
  4003ec:	4413      	add	r3, r2
  4003ee:	4670      	mov	r0, lr
  4003f0:	e7d4      	b.n	40039c <mxt_init_device+0x1c8>
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4003f2:	b35b      	cbz	r3, 40044c <mxt_init_device+0x278>
  4003f4:	4610      	mov	r0, r2
  4003f6:	3b01      	subs	r3, #1
  4003f8:	b2db      	uxtb	r3, r3
  4003fa:	3301      	adds	r3, #1
  4003fc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400400:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  400404:	2100      	movs	r1, #0
		tot_report_ids += (device->object_list[i].num_report_ids);
  400406:	7943      	ldrb	r3, [r0, #5]
  400408:	4419      	add	r1, r3
  40040a:	b2c9      	uxtb	r1, r1
  40040c:	3006      	adds	r0, #6
	for (i = 0; i < device->info_object->obj_count; ++i) {
  40040e:	4282      	cmp	r2, r0
  400410:	d1f9      	bne.n	400406 <mxt_init_device+0x232>
	for (i = 0; i < tot_rpt_id; ++i) {
  400412:	b1f1      	cbz	r1, 400452 <mxt_init_device+0x27e>
		if (device->report_id_map[i].object_type == object_type) {
  400414:	6962      	ldr	r2, [r4, #20]
  400416:	7813      	ldrb	r3, [r2, #0]
  400418:	2b09      	cmp	r3, #9
  40041a:	d00f      	beq.n	40043c <mxt_init_device+0x268>
  40041c:	2300      	movs	r3, #0
	for (i = 0; i < tot_rpt_id; ++i) {
  40041e:	3301      	adds	r3, #1
  400420:	b2db      	uxtb	r3, r3
  400422:	428b      	cmp	r3, r1
  400424:	d00c      	beq.n	400440 <mxt_init_device+0x26c>
		if (device->report_id_map[i].object_type == object_type) {
  400426:	f812 0f02 	ldrb.w	r0, [r2, #2]!
  40042a:	2809      	cmp	r0, #9
  40042c:	d1f7      	bne.n	40041e <mxt_init_device+0x24a>
			return i;
  40042e:	b25b      	sxtb	r3, r3
	if (status == -1) {
  400430:	f1b3 3fff 	cmp.w	r3, #4294967295
  400434:	d010      	beq.n	400458 <mxt_init_device+0x284>
	device->multitouch_report_offset = status;
  400436:	7723      	strb	r3, [r4, #28]
	return STATUS_OK;
  400438:	2000      	movs	r0, #0
  40043a:	e6eb      	b.n	400214 <mxt_init_device+0x40>
		if (device->report_id_map[i].object_type == object_type) {
  40043c:	2300      	movs	r3, #0
  40043e:	e7f6      	b.n	40042e <mxt_init_device+0x25a>
		return ERR_BAD_DATA;
  400440:	f06f 0003 	mvn.w	r0, #3
  400444:	e6e6      	b.n	400214 <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  400446:	f06f 0003 	mvn.w	r0, #3
  40044a:	e6e3      	b.n	400214 <mxt_init_device+0x40>
		return ERR_BAD_DATA;
  40044c:	f06f 0003 	mvn.w	r0, #3
  400450:	e6e0      	b.n	400214 <mxt_init_device+0x40>
  400452:	f06f 0003 	mvn.w	r0, #3
  400456:	e6dd      	b.n	400214 <mxt_init_device+0x40>
  400458:	f06f 0003 	mvn.w	r0, #3
  40045c:	e6da      	b.n	400214 <mxt_init_device+0x40>
  40045e:	bf00      	nop
  400460:	00402405 	.word	0x00402405
  400464:	004018e9 	.word	0x004018e9
  400468:	0080001b 	.word	0x0080001b

0040046c <mxt_get_object_address>:
uint16_t mxt_get_object_address(struct mxt_device *device, uint8_t object_id,
		uint8_t instance)
{
	uint8_t i;

	for (i = 0; i < device->info_object->obj_count; i++) {
  40046c:	6803      	ldr	r3, [r0, #0]
  40046e:	799a      	ldrb	r2, [r3, #6]
  400470:	b1d2      	cbz	r2, 4004a8 <mxt_get_object_address+0x3c>
{
  400472:	b410      	push	{r4}
		if (object_id == device->object_list[i].type) {
  400474:	6844      	ldr	r4, [r0, #4]
  400476:	7823      	ldrb	r3, [r4, #0]
  400478:	428b      	cmp	r3, r1
  40047a:	d00e      	beq.n	40049a <mxt_get_object_address+0x2e>
  40047c:	1da3      	adds	r3, r4, #6
  40047e:	3a01      	subs	r2, #1
  400480:	b2d2      	uxtb	r2, r2
  400482:	3201      	adds	r2, #1
  400484:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  400488:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; i++) {
  40048c:	4293      	cmp	r3, r2
  40048e:	d009      	beq.n	4004a4 <mxt_get_object_address+0x38>
		if (object_id == device->object_list[i].type) {
  400490:	461c      	mov	r4, r3
  400492:	f813 0b06 	ldrb.w	r0, [r3], #6
  400496:	4288      	cmp	r0, r1
  400498:	d1f8      	bne.n	40048c <mxt_get_object_address+0x20>
			return device->object_list[i].start_address;
  40049a:	f8b4 0001 	ldrh.w	r0, [r4, #1]
		}
	}

	return 0;
}
  40049e:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004a2:	4770      	bx	lr
	return 0;
  4004a4:	2000      	movs	r0, #0
  4004a6:	e7fa      	b.n	40049e <mxt_get_object_address+0x32>
  4004a8:	2000      	movs	r0, #0
  4004aa:	4770      	bx	lr

004004ac <mxt_write_config_object>:
 * \param *obj_data Pointer to memory buffer containing object data
 * \result Operation result status code
 */
status_code_t mxt_write_config_object(struct mxt_device *device,
		mxt_memory_adr memory_adr, void *obj_data)
{
  4004ac:	b530      	push	{r4, r5, lr}
  4004ae:	b087      	sub	sp, #28
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4004b0:	2300      	movs	r3, #0
  4004b2:	9301      	str	r3, [sp, #4]
  4004b4:	9304      	str	r3, [sp, #16]
  4004b6:	9305      	str	r3, [sp, #20]
  4004b8:	f88d 1004 	strb.w	r1, [sp, #4]
  4004bc:	0a0b      	lsrs	r3, r1, #8
  4004be:	f88d 3005 	strb.w	r3, [sp, #5]
  4004c2:	2302      	movs	r3, #2
  4004c4:	9302      	str	r3, [sp, #8]
  4004c6:	9203      	str	r2, [sp, #12]
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4004c8:	6803      	ldr	r3, [r0, #0]
  4004ca:	799a      	ldrb	r2, [r3, #6]
  4004cc:	b1ba      	cbz	r2, 4004fe <mxt_write_config_object+0x52>
		if (device->object_list[i].start_address == mem_adr) {
  4004ce:	6844      	ldr	r4, [r0, #4]
  4004d0:	f8b4 3001 	ldrh.w	r3, [r4, #1]
  4004d4:	428b      	cmp	r3, r1
  4004d6:	d00f      	beq.n	4004f8 <mxt_write_config_object+0x4c>
  4004d8:	1da3      	adds	r3, r4, #6
  4004da:	3a01      	subs	r2, #1
  4004dc:	b2d2      	uxtb	r2, r2
  4004de:	3201      	adds	r2, #1
  4004e0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  4004e4:	eb04 0242 	add.w	r2, r4, r2, lsl #1
	for (i = 0; i < device->info_object->obj_count; ++i) {
  4004e8:	4293      	cmp	r3, r2
  4004ea:	d016      	beq.n	40051a <mxt_write_config_object+0x6e>
		if (device->object_list[i].start_address == mem_adr) {
  4004ec:	461c      	mov	r4, r3
  4004ee:	3306      	adds	r3, #6
  4004f0:	f8b4 5001 	ldrh.w	r5, [r4, #1]
  4004f4:	428d      	cmp	r5, r1
  4004f6:	d1f7      	bne.n	4004e8 <mxt_write_config_object+0x3c>
			return (device->object_list[i].size + 1);
  4004f8:	78e2      	ldrb	r2, [r4, #3]
  4004fa:	3201      	adds	r2, #1
  4004fc:	b2d2      	uxtb	r2, r2
		.addr[0]      = memory_adr,
		.addr[1]      = memory_adr >> 8,
		.addr_length  = sizeof(mxt_memory_adr),
		.chip         = device->mxt_chip_adr,
		.buffer       = obj_data,
		.length       = mxt_get_object_size(device, memory_adr)
  4004fe:	9204      	str	r2, [sp, #16]
	twihs_package_t packet = {
  400500:	7b03      	ldrb	r3, [r0, #12]
  400502:	f88d 3014 	strb.w	r3, [sp, #20]
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400506:	a901      	add	r1, sp, #4
  400508:	6880      	ldr	r0, [r0, #8]
  40050a:	4b05      	ldr	r3, [pc, #20]	; (400520 <mxt_write_config_object+0x74>)
  40050c:	4798      	blx	r3
  40050e:	3000      	adds	r0, #0
  400510:	bf18      	it	ne
  400512:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}

}
  400514:	4240      	negs	r0, r0
  400516:	b007      	add	sp, #28
  400518:	bd30      	pop	{r4, r5, pc}
	return 0;
  40051a:	2200      	movs	r2, #0
  40051c:	e7ef      	b.n	4004fe <mxt_write_config_object+0x52>
  40051e:	bf00      	nop
  400520:	00401995 	.word	0x00401995

00400524 <mxt_write_config_reg>:
 * \param value Value to be written to register
 * \result Operation result status code
 */
status_code_t mxt_write_config_reg(struct mxt_device *device,
		mxt_memory_adr memory_adr, uint8_t value)
{
  400524:	b500      	push	{lr}
  400526:	b089      	sub	sp, #36	; 0x24
  400528:	f88d 2007 	strb.w	r2, [sp, #7]
	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  40052c:	2300      	movs	r3, #0
  40052e:	9303      	str	r3, [sp, #12]
  400530:	9307      	str	r3, [sp, #28]
  400532:	f88d 100c 	strb.w	r1, [sp, #12]
  400536:	0a09      	lsrs	r1, r1, #8
  400538:	f88d 100d 	strb.w	r1, [sp, #13]
  40053c:	2302      	movs	r3, #2
  40053e:	9304      	str	r3, [sp, #16]
  400540:	f10d 0307 	add.w	r3, sp, #7
  400544:	9305      	str	r3, [sp, #20]
  400546:	2301      	movs	r3, #1
  400548:	9306      	str	r3, [sp, #24]
  40054a:	7b03      	ldrb	r3, [r0, #12]
  40054c:	f88d 301c 	strb.w	r3, [sp, #28]
		.chip         = device->mxt_chip_adr,
		.buffer       = &value,
		.length       = sizeof(value)
	};

	if (twihs_master_write(device->interface, &packet) != STATUS_OK) {
  400550:	a903      	add	r1, sp, #12
  400552:	6880      	ldr	r0, [r0, #8]
  400554:	4b04      	ldr	r3, [pc, #16]	; (400568 <mxt_write_config_reg+0x44>)
  400556:	4798      	blx	r3
  400558:	3000      	adds	r0, #0
  40055a:	bf18      	it	ne
  40055c:	2001      	movne	r0, #1
		return ERR_IO_ERROR;
	} else {
		return STATUS_OK;
	}
}
  40055e:	4240      	negs	r0, r0
  400560:	b009      	add	sp, #36	; 0x24
  400562:	f85d fb04 	ldr.w	pc, [sp], #4
  400566:	bf00      	nop
  400568:	00401995 	.word	0x00401995

0040056c <mxt_is_message_pending>:
 * \param *device Pointer to mxt_device instance
 * \return Return /CHG pin status
 */
bool mxt_is_message_pending(struct mxt_device *device)
{
	if (ioport_get_pin_level(device->chgpin) == false) {
  40056c:	6982      	ldr	r2, [r0, #24]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40056e:	4b07      	ldr	r3, [pc, #28]	; (40058c <mxt_is_message_pending+0x20>)
  400570:	eb03 1352 	add.w	r3, r3, r2, lsr #5
  400574:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400576:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	return 1U << (pin & 0x1F);
  400578:	f002 021f 	and.w	r2, r2, #31
  40057c:	2301      	movs	r3, #1
  40057e:	fa03 f202 	lsl.w	r2, r3, r2
  400582:	420a      	tst	r2, r1
		return true;
	} else {
		return false;
	}
}
  400584:	bf0c      	ite	eq
  400586:	4618      	moveq	r0, r3
  400588:	2000      	movne	r0, #0
  40058a:	4770      	bx	lr
  40058c:	00200707 	.word	0x00200707

00400590 <mxt_read_message>:
 * \param *message Pointer to mxt_message instance
 * \return Operation result status code
 */
status_code_t mxt_read_message(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
  400590:	b530      	push	{r4, r5, lr}
  400592:	b087      	sub	sp, #28
  400594:	4604      	mov	r4, r0
  400596:	460d      	mov	r5, r1
	uint16_t obj_adr = mxt_get_object_address(device,
  400598:	2200      	movs	r2, #0
  40059a:	2105      	movs	r1, #5
  40059c:	4b0d      	ldr	r3, [pc, #52]	; (4005d4 <mxt_read_message+0x44>)
  40059e:	4798      	blx	r3
			MXT_GEN_MESSAGEPROCESSOR_T5, 0);

	/* Initializing the TWI packet to send to the slave */
	twihs_package_t packet = {
  4005a0:	2300      	movs	r3, #0
  4005a2:	9301      	str	r3, [sp, #4]
  4005a4:	9305      	str	r3, [sp, #20]
  4005a6:	f88d 0004 	strb.w	r0, [sp, #4]
  4005aa:	0a00      	lsrs	r0, r0, #8
  4005ac:	f88d 0005 	strb.w	r0, [sp, #5]
  4005b0:	2302      	movs	r3, #2
  4005b2:	9302      	str	r3, [sp, #8]
  4005b4:	9503      	str	r5, [sp, #12]
  4005b6:	2309      	movs	r3, #9
  4005b8:	9304      	str	r3, [sp, #16]
  4005ba:	7b23      	ldrb	r3, [r4, #12]
  4005bc:	f88d 3014 	strb.w	r3, [sp, #20]
		.buffer       = message,
		.length       = MXT_TWI_MSG_SIZE_T5
	};

	/* Read information from the slave */
	if (twihs_master_read(device->interface, &packet) != STATUS_OK) {
  4005c0:	a901      	add	r1, sp, #4
  4005c2:	68a0      	ldr	r0, [r4, #8]
  4005c4:	4b04      	ldr	r3, [pc, #16]	; (4005d8 <mxt_read_message+0x48>)
  4005c6:	4798      	blx	r3
  4005c8:	3000      	adds	r0, #0
  4005ca:	bf18      	it	ne
  4005cc:	2001      	movne	r0, #1
		return mxt_validate_message(&packet);
#else
		return STATUS_OK;
#endif
	}
}
  4005ce:	4240      	negs	r0, r0
  4005d0:	b007      	add	sp, #28
  4005d2:	bd30      	pop	{r4, r5, pc}
  4005d4:	0040046d 	.word	0x0040046d
  4005d8:	004018e9 	.word	0x004018e9

004005dc <mxt_read_touch_event>:
 * \param *touch_event Pointer to mxt_touch_event instance
 * \return Operation result status code
 */
status_code_t mxt_read_touch_event(struct mxt_device *device,
		struct mxt_touch_event *touch_event)
{
  4005dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4005de:	b085      	sub	sp, #20
  4005e0:	4604      	mov	r4, r0
  4005e2:	460e      	mov	r6, r1
	uint8_t obj_type, status;
	struct mxt_conf_messageprocessor_t5 message;

	while (mxt_is_message_pending(device)) {
  4005e4:	4d17      	ldr	r5, [pc, #92]	; (400644 <mxt_read_touch_event+0x68>)
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  4005e6:	4f18      	ldr	r7, [pc, #96]	; (400648 <mxt_read_touch_event+0x6c>)
	while (mxt_is_message_pending(device)) {
  4005e8:	4620      	mov	r0, r4
  4005ea:	47a8      	blx	r5
  4005ec:	b328      	cbz	r0, 40063a <mxt_read_touch_event+0x5e>
		if((status = mxt_read_message(device, &message)) != STATUS_OK) {
  4005ee:	a901      	add	r1, sp, #4
  4005f0:	4620      	mov	r0, r4
  4005f2:	47b8      	blx	r7
  4005f4:	4603      	mov	r3, r0
  4005f6:	bb10      	cbnz	r0, 40063e <mxt_read_touch_event+0x62>
 * \return Operation
 */
enum mxt_object_type mxt_get_object_type(struct mxt_device *device,
		struct mxt_conf_messageprocessor_t5 *message)
{
	return (enum mxt_object_type)(device->report_id_map[message->reportid].object_type);
  4005f8:	f89d 3004 	ldrb.w	r3, [sp, #4]
  4005fc:	6962      	ldr	r2, [r4, #20]
		if (obj_type == MXT_TOUCH_MULTITOUCHSCREEN_T9) {
  4005fe:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
  400602:	2a09      	cmp	r2, #9
  400604:	d1f0      	bne.n	4005e8 <mxt_read_touch_event+0xc>
			touch_event->id = (message.reportid -
  400606:	7f22      	ldrb	r2, [r4, #28]
  400608:	1a9b      	subs	r3, r3, r2
  40060a:	7033      	strb	r3, [r6, #0]
			touch_event->status = message.message[0];
  40060c:	f89d 3005 	ldrb.w	r3, [sp, #5]
  400610:	7073      	strb	r3, [r6, #1]
					((message.message[3] & 0xf0) >> 4);
  400612:	f89d 3008 	ldrb.w	r3, [sp, #8]
			touch_event->x = (message.message[1] << 4) |
  400616:	f89d 1006 	ldrb.w	r1, [sp, #6]
					((message.message[3] & 0xf0) >> 4);
  40061a:	091a      	lsrs	r2, r3, #4
			touch_event->x = (message.message[1] << 4) |
  40061c:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  400620:	8072      	strh	r2, [r6, #2]
			touch_event->y = (message.message[2] << 4) |
  400622:	f89d 2007 	ldrb.w	r2, [sp, #7]
					(message.message[3] & 0x0f);
  400626:	f003 030f 	and.w	r3, r3, #15
			touch_event->y = (message.message[2] << 4) |
  40062a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  40062e:	80b3      	strh	r3, [r6, #4]
			touch_event->size = message.message[4];
  400630:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400634:	71b3      	strb	r3, [r6, #6]
			return STATUS_OK;
  400636:	2300      	movs	r3, #0
  400638:	e001      	b.n	40063e <mxt_read_touch_event+0x62>
	return ERR_BAD_DATA;
  40063a:	f06f 0303 	mvn.w	r3, #3
}
  40063e:	4618      	mov	r0, r3
  400640:	b005      	add	sp, #20
  400642:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400644:	0040056d 	.word	0x0040056d
  400648:	00400591 	.word	0x00400591

0040064c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40064c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40064e:	4810      	ldr	r0, [pc, #64]	; (400690 <sysclk_init+0x44>)
  400650:	4b10      	ldr	r3, [pc, #64]	; (400694 <sysclk_init+0x48>)
  400652:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400654:	213e      	movs	r1, #62	; 0x3e
  400656:	2000      	movs	r0, #0
  400658:	4b0f      	ldr	r3, [pc, #60]	; (400698 <sysclk_init+0x4c>)
  40065a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40065c:	4c0f      	ldr	r4, [pc, #60]	; (40069c <sysclk_init+0x50>)
  40065e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400660:	2800      	cmp	r0, #0
  400662:	d0fc      	beq.n	40065e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400664:	4b0e      	ldr	r3, [pc, #56]	; (4006a0 <sysclk_init+0x54>)
  400666:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400668:	4a0e      	ldr	r2, [pc, #56]	; (4006a4 <sysclk_init+0x58>)
  40066a:	4b0f      	ldr	r3, [pc, #60]	; (4006a8 <sysclk_init+0x5c>)
  40066c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40066e:	4c0f      	ldr	r4, [pc, #60]	; (4006ac <sysclk_init+0x60>)
  400670:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400672:	2800      	cmp	r0, #0
  400674:	d0fc      	beq.n	400670 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400676:	2002      	movs	r0, #2
  400678:	4b0d      	ldr	r3, [pc, #52]	; (4006b0 <sysclk_init+0x64>)
  40067a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40067c:	2000      	movs	r0, #0
  40067e:	4b0d      	ldr	r3, [pc, #52]	; (4006b4 <sysclk_init+0x68>)
  400680:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400682:	4b0d      	ldr	r3, [pc, #52]	; (4006b8 <sysclk_init+0x6c>)
  400684:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400686:	480d      	ldr	r0, [pc, #52]	; (4006bc <sysclk_init+0x70>)
  400688:	4b02      	ldr	r3, [pc, #8]	; (400694 <sysclk_init+0x48>)
  40068a:	4798      	blx	r3
  40068c:	bd10      	pop	{r4, pc}
  40068e:	bf00      	nop
  400690:	07270e00 	.word	0x07270e00
  400694:	00401d41 	.word	0x00401d41
  400698:	004015e5 	.word	0x004015e5
  40069c:	00401639 	.word	0x00401639
  4006a0:	00401649 	.word	0x00401649
  4006a4:	20183f01 	.word	0x20183f01
  4006a8:	400e0600 	.word	0x400e0600
  4006ac:	00401659 	.word	0x00401659
  4006b0:	00401549 	.word	0x00401549
  4006b4:	00401581 	.word	0x00401581
  4006b8:	00401c35 	.word	0x00401c35
  4006bc:	11e1a300 	.word	0x11e1a300

004006c0 <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  4006c0:	2a00      	cmp	r2, #0
  4006c2:	d054      	beq.n	40076e <usart_serial_write_packet+0xae>
{
  4006c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4006c8:	4692      	mov	sl, r2
  4006ca:	4606      	mov	r6, r0
  4006cc:	460f      	mov	r7, r1
  4006ce:	448a      	add	sl, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4006d0:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 40078c <usart_serial_write_packet+0xcc>
		while (uart_write((Uart*)p_usart, c)!=0);
  4006d4:	4d27      	ldr	r5, [pc, #156]	; (400774 <usart_serial_write_packet+0xb4>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4006d6:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 400790 <usart_serial_write_packet+0xd0>
  4006da:	e006      	b.n	4006ea <usart_serial_write_packet+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4006dc:	4621      	mov	r1, r4
  4006de:	4640      	mov	r0, r8
  4006e0:	47a8      	blx	r5
  4006e2:	2800      	cmp	r0, #0
  4006e4:	d1fa      	bne.n	4006dc <usart_serial_write_packet+0x1c>
	while (len) {
  4006e6:	45ba      	cmp	sl, r7
  4006e8:	d03e      	beq.n	400768 <usart_serial_write_packet+0xa8>
		usart_serial_putchar(usart, *data);
  4006ea:	f817 4b01 	ldrb.w	r4, [r7], #1
	if (UART0 == (Uart*)p_usart) {
  4006ee:	4546      	cmp	r6, r8
  4006f0:	d0f4      	beq.n	4006dc <usart_serial_write_packet+0x1c>
	if (UART1 == (Uart*)p_usart) {
  4006f2:	454e      	cmp	r6, r9
  4006f4:	d016      	beq.n	400724 <usart_serial_write_packet+0x64>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4006f6:	4b20      	ldr	r3, [pc, #128]	; (400778 <usart_serial_write_packet+0xb8>)
  4006f8:	429e      	cmp	r6, r3
  4006fa:	d019      	beq.n	400730 <usart_serial_write_packet+0x70>
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4006fc:	4b1f      	ldr	r3, [pc, #124]	; (40077c <usart_serial_write_packet+0xbc>)
  4006fe:	429e      	cmp	r6, r3
  400700:	d01c      	beq.n	40073c <usart_serial_write_packet+0x7c>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400702:	4b1f      	ldr	r3, [pc, #124]	; (400780 <usart_serial_write_packet+0xc0>)
  400704:	429e      	cmp	r6, r3
  400706:	d01f      	beq.n	400748 <usart_serial_write_packet+0x88>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400708:	4b1e      	ldr	r3, [pc, #120]	; (400784 <usart_serial_write_packet+0xc4>)
  40070a:	429e      	cmp	r6, r3
  40070c:	d024      	beq.n	400758 <usart_serial_write_packet+0x98>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40070e:	4b1e      	ldr	r3, [pc, #120]	; (400788 <usart_serial_write_packet+0xc8>)
  400710:	429e      	cmp	r6, r3
  400712:	d1e8      	bne.n	4006e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400714:	f8df b07c 	ldr.w	fp, [pc, #124]	; 400794 <usart_serial_write_packet+0xd4>
  400718:	4621      	mov	r1, r4
  40071a:	481b      	ldr	r0, [pc, #108]	; (400788 <usart_serial_write_packet+0xc8>)
  40071c:	47d8      	blx	fp
  40071e:	2800      	cmp	r0, #0
  400720:	d1fa      	bne.n	400718 <usart_serial_write_packet+0x58>
  400722:	e7e0      	b.n	4006e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400724:	4621      	mov	r1, r4
  400726:	4648      	mov	r0, r9
  400728:	47a8      	blx	r5
  40072a:	2800      	cmp	r0, #0
  40072c:	d1fa      	bne.n	400724 <usart_serial_write_packet+0x64>
  40072e:	e7da      	b.n	4006e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  400730:	4621      	mov	r1, r4
  400732:	4811      	ldr	r0, [pc, #68]	; (400778 <usart_serial_write_packet+0xb8>)
  400734:	47a8      	blx	r5
  400736:	2800      	cmp	r0, #0
  400738:	d1fa      	bne.n	400730 <usart_serial_write_packet+0x70>
  40073a:	e7d4      	b.n	4006e6 <usart_serial_write_packet+0x26>
		while (uart_write((Uart*)p_usart, c)!=0);
  40073c:	4621      	mov	r1, r4
  40073e:	480f      	ldr	r0, [pc, #60]	; (40077c <usart_serial_write_packet+0xbc>)
  400740:	47a8      	blx	r5
  400742:	2800      	cmp	r0, #0
  400744:	d1fa      	bne.n	40073c <usart_serial_write_packet+0x7c>
  400746:	e7ce      	b.n	4006e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400748:	f8df b048 	ldr.w	fp, [pc, #72]	; 400794 <usart_serial_write_packet+0xd4>
  40074c:	4621      	mov	r1, r4
  40074e:	480c      	ldr	r0, [pc, #48]	; (400780 <usart_serial_write_packet+0xc0>)
  400750:	47d8      	blx	fp
  400752:	2800      	cmp	r0, #0
  400754:	d1fa      	bne.n	40074c <usart_serial_write_packet+0x8c>
  400756:	e7c6      	b.n	4006e6 <usart_serial_write_packet+0x26>
		while (usart_write(p_usart, c)!=0);
  400758:	f8df b038 	ldr.w	fp, [pc, #56]	; 400794 <usart_serial_write_packet+0xd4>
  40075c:	4621      	mov	r1, r4
  40075e:	4809      	ldr	r0, [pc, #36]	; (400784 <usart_serial_write_packet+0xc4>)
  400760:	47d8      	blx	fp
  400762:	2800      	cmp	r0, #0
  400764:	d1fa      	bne.n	40075c <usart_serial_write_packet+0x9c>
  400766:	e7be      	b.n	4006e6 <usart_serial_write_packet+0x26>
		len--;
		data++;
	}
	return STATUS_OK;
}
  400768:	2000      	movs	r0, #0
  40076a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40076e:	2000      	movs	r0, #0
  400770:	4770      	bx	lr
  400772:	bf00      	nop
  400774:	00401a35 	.word	0x00401a35
  400778:	400e1a00 	.word	0x400e1a00
  40077c:	400e1c00 	.word	0x400e1c00
  400780:	40024000 	.word	0x40024000
  400784:	40028000 	.word	0x40028000
  400788:	4002c000 	.word	0x4002c000
  40078c:	400e0800 	.word	0x400e0800
  400790:	400e0a00 	.word	0x400e0a00
  400794:	00401b3d 	.word	0x00401b3d

00400798 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400798:	b510      	push	{r4, lr}
  40079a:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  40079c:	4b10      	ldr	r3, [pc, #64]	; (4007e0 <spi_master_init+0x48>)
  40079e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  4007a0:	2380      	movs	r3, #128	; 0x80
  4007a2:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4007a4:	6863      	ldr	r3, [r4, #4]
  4007a6:	f043 0301 	orr.w	r3, r3, #1
  4007aa:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4007ac:	6863      	ldr	r3, [r4, #4]
  4007ae:	f043 0310 	orr.w	r3, r3, #16
  4007b2:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4007b4:	6863      	ldr	r3, [r4, #4]
  4007b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4007ba:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  4007bc:	2100      	movs	r1, #0
  4007be:	4620      	mov	r0, r4
  4007c0:	4b08      	ldr	r3, [pc, #32]	; (4007e4 <spi_master_init+0x4c>)
  4007c2:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4007c4:	6863      	ldr	r3, [r4, #4]
  4007c6:	f023 0302 	bic.w	r3, r3, #2
  4007ca:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4007cc:	6863      	ldr	r3, [r4, #4]
  4007ce:	f023 0304 	bic.w	r3, r3, #4
  4007d2:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4007d4:	2100      	movs	r1, #0
  4007d6:	4620      	mov	r0, r4
  4007d8:	4b03      	ldr	r3, [pc, #12]	; (4007e8 <spi_master_init+0x50>)
  4007da:	4798      	blx	r3
  4007dc:	bd10      	pop	{r4, pc}
  4007de:	bf00      	nop
  4007e0:	00401689 	.word	0x00401689
  4007e4:	004016b5 	.word	0x004016b5
  4007e8:	004016cb 	.word	0x004016cb

004007ec <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4007ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4007f0:	4604      	mov	r4, r0
  4007f2:	460d      	mov	r5, r1
  4007f4:	4616      	mov	r6, r2
#if (SAM4L)
    int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_pba_hz());
#else
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_peripheral_hz());
  4007f6:	4915      	ldr	r1, [pc, #84]	; (40084c <spi_master_setup_device+0x60>)
  4007f8:	4618      	mov	r0, r3
  4007fa:	4b15      	ldr	r3, [pc, #84]	; (400850 <spi_master_setup_device+0x64>)
  4007fc:	4798      	blx	r3
  4007fe:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  400800:	2300      	movs	r3, #0
  400802:	461a      	mov	r2, r3
  400804:	6829      	ldr	r1, [r5, #0]
  400806:	4620      	mov	r0, r4
  400808:	f8df 805c 	ldr.w	r8, [pc, #92]	; 400868 <spi_master_setup_device+0x7c>
  40080c:	47c0      	blx	r8
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  40080e:	2208      	movs	r2, #8
  400810:	6829      	ldr	r1, [r5, #0]
  400812:	4620      	mov	r0, r4
  400814:	4b0f      	ldr	r3, [pc, #60]	; (400854 <spi_master_setup_device+0x68>)
  400816:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400818:	b2fa      	uxtb	r2, r7
  40081a:	6829      	ldr	r1, [r5, #0]
  40081c:	4620      	mov	r0, r4
  40081e:	4b0e      	ldr	r3, [pc, #56]	; (400858 <spi_master_setup_device+0x6c>)
  400820:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  400822:	2208      	movs	r2, #8
  400824:	6829      	ldr	r1, [r5, #0]
  400826:	4620      	mov	r0, r4
  400828:	4b0c      	ldr	r3, [pc, #48]	; (40085c <spi_master_setup_device+0x70>)
  40082a:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  40082c:	0872      	lsrs	r2, r6, #1
  40082e:	6829      	ldr	r1, [r5, #0]
  400830:	4620      	mov	r0, r4
  400832:	4b0b      	ldr	r3, [pc, #44]	; (400860 <spi_master_setup_device+0x74>)
  400834:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400836:	f086 0201 	eor.w	r2, r6, #1
  40083a:	f002 0201 	and.w	r2, r2, #1
  40083e:	6829      	ldr	r1, [r5, #0]
  400840:	4620      	mov	r0, r4
  400842:	4b08      	ldr	r3, [pc, #32]	; (400864 <spi_master_setup_device+0x78>)
  400844:	4798      	blx	r3
  400846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40084a:	bf00      	nop
  40084c:	08f0d180 	.word	0x08f0d180
  400850:	004017a7 	.word	0x004017a7
  400854:	00401793 	.word	0x00401793
  400858:	004017bd 	.word	0x004017bd
  40085c:	0040174d 	.word	0x0040174d
  400860:	00401711 	.word	0x00401711
  400864:	0040172f 	.word	0x0040172f
  400868:	004017e5 	.word	0x004017e5

0040086c <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  40086c:	b508      	push	{r3, lr}
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  40086e:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400870:	f013 0f04 	tst.w	r3, #4
  400874:	d006      	beq.n	400884 <spi_select_device+0x18>
		if (device->id < MAX_NUM_WITH_DECODER) {
  400876:	6809      	ldr	r1, [r1, #0]
  400878:	290f      	cmp	r1, #15
  40087a:	d900      	bls.n	40087e <spi_select_device+0x12>
  40087c:	bd08      	pop	{r3, pc}
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  40087e:	4b06      	ldr	r3, [pc, #24]	; (400898 <spi_select_device+0x2c>)
  400880:	4798      	blx	r3
  400882:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  400884:	6809      	ldr	r1, [r1, #0]
  400886:	2903      	cmp	r1, #3
  400888:	d8f8      	bhi.n	40087c <spi_select_device+0x10>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  40088a:	2301      	movs	r3, #1
  40088c:	fa03 f101 	lsl.w	r1, r3, r1
  400890:	43c9      	mvns	r1, r1
  400892:	4b01      	ldr	r3, [pc, #4]	; (400898 <spi_select_device+0x2c>)
  400894:	4798      	blx	r3
		}
	}
}
  400896:	e7f1      	b.n	40087c <spi_select_device+0x10>
  400898:	004016b5 	.word	0x004016b5

0040089c <spi_write_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t i = 0;
	uint8_t val;

	while (len) {
  40089c:	b11a      	cbz	r2, 4008a6 <spi_write_packet+0xa>
{
  40089e:	b410      	push	{r4}
  4008a0:	460c      	mov	r4, r1
  4008a2:	4411      	add	r1, r2
  4008a4:	e006      	b.n	4008b4 <spi_write_packet+0x18>
		spi_write_single(p_spi, val);
		i++;
		len--;
	}

	return STATUS_OK;
  4008a6:	2000      	movs	r0, #0
  4008a8:	4770      	bx	lr
		val = data[i];
  4008aa:	f814 3b01 	ldrb.w	r3, [r4], #1
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(Spi *p_spi, uint16_t data)
{
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4008ae:	60c3      	str	r3, [r0, #12]
	while (len) {
  4008b0:	42a1      	cmp	r1, r4
  4008b2:	d00c      	beq.n	4008ce <spi_write_packet+0x32>
{
  4008b4:	f643 2399 	movw	r3, #15001	; 0x3a99
 * \retval 1 if transmissions are complete.
 * \retval 0 if transmissions are not complete.
 */
static inline uint32_t spi_is_tx_ready(Spi *p_spi)
{
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  4008b8:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  4008ba:	f012 0f02 	tst.w	r2, #2
  4008be:	d1f4      	bne.n	4008aa <spi_write_packet+0xe>
			if (!timeout--) {
  4008c0:	3b01      	subs	r3, #1
  4008c2:	d1f9      	bne.n	4008b8 <spi_write_packet+0x1c>
				return ERR_TIMEOUT;
  4008c4:	f06f 0002 	mvn.w	r0, #2
}
  4008c8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4008cc:	4770      	bx	lr
	return STATUS_OK;
  4008ce:	2000      	movs	r0, #0
  4008d0:	e7fa      	b.n	4008c8 <spi_write_packet+0x2c>

004008d2 <spi_read_packet>:
{
	uint32_t timeout = SPI_TIMEOUT;
	uint8_t val;
	uint32_t i = 0;

	while (len) {
  4008d2:	b13a      	cbz	r2, 4008e4 <spi_read_packet+0x12>
{
  4008d4:	b470      	push	{r4, r5, r6}
  4008d6:	4615      	mov	r5, r2
  4008d8:	460c      	mov	r4, r1
  4008da:	440d      	add	r5, r1
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4008dc:	26ff      	movs	r6, #255	; 0xff
 *
 * \return 1 if the SPI Receiver is ready, otherwise 0.
 */
static inline uint32_t spi_is_rx_ready(Spi *p_spi)
{
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  4008de:	f240 2101 	movw	r1, #513	; 0x201
  4008e2:	e012      	b.n	40090a <spi_read_packet+0x38>
		data[i] = val;
		i++;
		len--;
	}

	return STATUS_OK;
  4008e4:	2000      	movs	r0, #0
  4008e6:	4770      	bx	lr
	p_spi->SPI_TDR = SPI_TDR_TD(data);
  4008e8:	60c6      	str	r6, [r0, #12]
		while (!spi_is_rx_ready(p_spi)) {
  4008ea:	f643 2399 	movw	r3, #15001	; 0x3a99
	if ((p_spi->SPI_SR & (SPI_SR_RDRF | SPI_SR_TXEMPTY))
  4008ee:	6902      	ldr	r2, [r0, #16]
  4008f0:	ea31 0202 	bics.w	r2, r1, r2
  4008f4:	d004      	beq.n	400900 <spi_read_packet+0x2e>
			if (!timeout--) {
  4008f6:	3b01      	subs	r3, #1
  4008f8:	d1f9      	bne.n	4008ee <spi_read_packet+0x1c>
				return ERR_TIMEOUT;
  4008fa:	f06f 0002 	mvn.w	r0, #2
  4008fe:	e00e      	b.n	40091e <spi_read_packet+0x4c>
	return (p_spi->SPI_RDR & SPI_RDR_RD_Msk);
  400900:	6883      	ldr	r3, [r0, #8]
 * \param data      Data to read.
 *
 */
static inline void spi_read_single(Spi *p_spi, uint8_t *data)
{
	*data = (uint8_t)spi_get(p_spi);
  400902:	f804 3b01 	strb.w	r3, [r4], #1
	while (len) {
  400906:	42a5      	cmp	r5, r4
  400908:	d00b      	beq.n	400922 <spi_read_packet+0x50>
{
  40090a:	f643 2399 	movw	r3, #15001	; 0x3a99
	if (p_spi->SPI_SR & SPI_SR_TDRE) {
  40090e:	6902      	ldr	r2, [r0, #16]
		while (!spi_is_tx_ready(p_spi)) {
  400910:	f012 0f02 	tst.w	r2, #2
  400914:	d1e8      	bne.n	4008e8 <spi_read_packet+0x16>
			if (!timeout--) {
  400916:	3b01      	subs	r3, #1
  400918:	d1f9      	bne.n	40090e <spi_read_packet+0x3c>
				return ERR_TIMEOUT;
  40091a:	f06f 0002 	mvn.w	r0, #2
}
  40091e:	bc70      	pop	{r4, r5, r6}
  400920:	4770      	bx	lr
	return STATUS_OK;
  400922:	2000      	movs	r0, #0
  400924:	e7fb      	b.n	40091e <spi_read_packet+0x4c>
	...

00400928 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40092c:	b980      	cbnz	r0, 400950 <_read+0x28>
  40092e:	460c      	mov	r4, r1
  400930:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400932:	2a00      	cmp	r2, #0
  400934:	dd0f      	ble.n	400956 <_read+0x2e>
  400936:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400938:	4e08      	ldr	r6, [pc, #32]	; (40095c <_read+0x34>)
  40093a:	4d09      	ldr	r5, [pc, #36]	; (400960 <_read+0x38>)
  40093c:	6830      	ldr	r0, [r6, #0]
  40093e:	4621      	mov	r1, r4
  400940:	682b      	ldr	r3, [r5, #0]
  400942:	4798      	blx	r3
		ptr++;
  400944:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400946:	42bc      	cmp	r4, r7
  400948:	d1f8      	bne.n	40093c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40094a:	4640      	mov	r0, r8
  40094c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400950:	f04f 38ff 	mov.w	r8, #4294967295
  400954:	e7f9      	b.n	40094a <_read+0x22>
	for (; len > 0; --len) {
  400956:	4680      	mov	r8, r0
  400958:	e7f7      	b.n	40094a <_read+0x22>
  40095a:	bf00      	nop
  40095c:	20400e50 	.word	0x20400e50
  400960:	20400e48 	.word	0x20400e48

00400964 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400964:	3801      	subs	r0, #1
  400966:	2802      	cmp	r0, #2
  400968:	d815      	bhi.n	400996 <_write+0x32>
{
  40096a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40096e:	460e      	mov	r6, r1
  400970:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400972:	b19a      	cbz	r2, 40099c <_write+0x38>
  400974:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400976:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4009b0 <_write+0x4c>
  40097a:	4f0c      	ldr	r7, [pc, #48]	; (4009ac <_write+0x48>)
  40097c:	f8d8 0000 	ldr.w	r0, [r8]
  400980:	f815 1b01 	ldrb.w	r1, [r5], #1
  400984:	683b      	ldr	r3, [r7, #0]
  400986:	4798      	blx	r3
  400988:	2800      	cmp	r0, #0
  40098a:	db0a      	blt.n	4009a2 <_write+0x3e>
  40098c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40098e:	3c01      	subs	r4, #1
  400990:	d1f4      	bne.n	40097c <_write+0x18>
  400992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400996:	f04f 30ff 	mov.w	r0, #4294967295
  40099a:	4770      	bx	lr
	for (; len != 0; --len) {
  40099c:	4610      	mov	r0, r2
  40099e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4009a2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4009a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009aa:	bf00      	nop
  4009ac:	20400e4c 	.word	0x20400e4c
  4009b0:	20400e50 	.word	0x20400e50

004009b4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4009b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4009b8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4009bc:	4b9e      	ldr	r3, [pc, #632]	; (400c38 <board_init+0x284>)
  4009be:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4009c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009c4:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4009c8:	4b9c      	ldr	r3, [pc, #624]	; (400c3c <board_init+0x288>)
  4009ca:	2200      	movs	r2, #0
  4009cc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4009d0:	695a      	ldr	r2, [r3, #20]
  4009d2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4009d6:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4009d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009dc:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4009e0:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4009e4:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4009e8:	f007 0007 	and.w	r0, r7, #7
  4009ec:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4009ee:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4009f2:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4009f6:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4009fa:	f3bf 8f4f 	dsb	sy
  4009fe:	f04f 34ff 	mov.w	r4, #4294967295
  400a02:	fa04 fc00 	lsl.w	ip, r4, r0
  400a06:	fa06 f000 	lsl.w	r0, r6, r0
  400a0a:	fa04 f40e 	lsl.w	r4, r4, lr
  400a0e:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400a12:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400a14:	463a      	mov	r2, r7
  400a16:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400a18:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400a1c:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400a20:	3a01      	subs	r2, #1
  400a22:	4423      	add	r3, r4
  400a24:	f1b2 3fff 	cmp.w	r2, #4294967295
  400a28:	d1f6      	bne.n	400a18 <board_init+0x64>
        } while(sets--);
  400a2a:	3e01      	subs	r6, #1
  400a2c:	4460      	add	r0, ip
  400a2e:	f1b6 3fff 	cmp.w	r6, #4294967295
  400a32:	d1ef      	bne.n	400a14 <board_init+0x60>
  400a34:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400a38:	4b80      	ldr	r3, [pc, #512]	; (400c3c <board_init+0x288>)
  400a3a:	695a      	ldr	r2, [r3, #20]
  400a3c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400a40:	615a      	str	r2, [r3, #20]
  400a42:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a46:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a4a:	4a7d      	ldr	r2, [pc, #500]	; (400c40 <board_init+0x28c>)
  400a4c:	497d      	ldr	r1, [pc, #500]	; (400c44 <board_init+0x290>)
  400a4e:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a50:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400a54:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400a56:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a5a:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a5e:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400a62:	f022 0201 	bic.w	r2, r2, #1
  400a66:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a6a:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400a6e:	f022 0201 	bic.w	r2, r2, #1
  400a72:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400a76:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a7a:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400a7e:	200a      	movs	r0, #10
  400a80:	4c71      	ldr	r4, [pc, #452]	; (400c48 <board_init+0x294>)
  400a82:	47a0      	blx	r4
  400a84:	200b      	movs	r0, #11
  400a86:	47a0      	blx	r4
  400a88:	200c      	movs	r0, #12
  400a8a:	47a0      	blx	r4
  400a8c:	2010      	movs	r0, #16
  400a8e:	47a0      	blx	r4
  400a90:	2011      	movs	r0, #17
  400a92:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a94:	4e6d      	ldr	r6, [pc, #436]	; (400c4c <board_init+0x298>)
  400a96:	f44f 7880 	mov.w	r8, #256	; 0x100
  400a9a:	f8c6 8010 	str.w	r8, [r6, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a9e:	f8c6 80a0 	str.w	r8, [r6, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400aa2:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400aa6:	4c6a      	ldr	r4, [pc, #424]	; (400c50 <board_init+0x29c>)
  400aa8:	f44f 6500 	mov.w	r5, #2048	; 0x800
  400aac:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aae:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  400ab2:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ab4:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ab8:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  400aba:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  400abc:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400ac0:	6f23      	ldr	r3, [r4, #112]	; 0x70
  400ac2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400ac6:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400ac8:	6f63      	ldr	r3, [r4, #116]	; 0x74
  400aca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  400ace:	6763      	str	r3, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400ad0:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400ad4:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400ad8:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400adc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
  400ae0:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400ae2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ae6:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400ae8:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400aea:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400aee:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400af0:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400af4:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400af6:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400af8:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400afc:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400afe:	6063      	str	r3, [r4, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400b00:	4a54      	ldr	r2, [pc, #336]	; (400c54 <board_init+0x2a0>)
  400b02:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400b06:	f043 0310 	orr.w	r3, r3, #16
  400b0a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  400b0e:	f502 22b2 	add.w	r2, r2, #364544	; 0x59000
  400b12:	2310      	movs	r3, #16
  400b14:	6613      	str	r3, [r2, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b1a:	6553      	str	r3, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b1c:	6253      	str	r3, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b1e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400b22:	6f11      	ldr	r1, [r2, #112]	; 0x70
  400b24:	4319      	orrs	r1, r3
  400b26:	6711      	str	r1, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400b28:	6f51      	ldr	r1, [r2, #116]	; 0x74
  400b2a:	4319      	orrs	r1, r3
  400b2c:	6751      	str	r1, [r2, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b2e:	6053      	str	r3, [r2, #4]
		base->PIO_PUDR = mask;
  400b30:	2208      	movs	r2, #8
  400b32:	6622      	str	r2, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b34:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b38:	6562      	str	r2, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b3a:	6262      	str	r2, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b3c:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400b40:	6f21      	ldr	r1, [r4, #112]	; 0x70
  400b42:	f021 0108 	bic.w	r1, r1, #8
  400b46:	6721      	str	r1, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b48:	6f61      	ldr	r1, [r4, #116]	; 0x74
  400b4a:	f021 0108 	bic.w	r1, r1, #8
  400b4e:	6761      	str	r1, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b50:	6062      	str	r2, [r4, #4]
		base->PIO_PUDR = mask;
  400b52:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400b54:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b58:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  400b5a:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400b5c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400b60:	6f22      	ldr	r2, [r4, #112]	; 0x70
  400b62:	f022 0210 	bic.w	r2, r2, #16
  400b66:	6722      	str	r2, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b68:	6f62      	ldr	r2, [r4, #116]	; 0x74
  400b6a:	f022 0210 	bic.w	r2, r2, #16
  400b6e:	6762      	str	r2, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400b70:	6063      	str	r3, [r4, #4]
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  400b72:	2300      	movs	r3, #0
  400b74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400b78:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400b7c:	4630      	mov	r0, r6
  400b7e:	4f36      	ldr	r7, [pc, #216]	; (400c58 <board_init+0x2a4>)
  400b80:	47b8      	blx	r7
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  400b82:	2300      	movs	r3, #0
  400b84:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400b88:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400b8c:	4630      	mov	r0, r6
  400b8e:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  400b90:	2301      	movs	r3, #1
  400b92:	22ff      	movs	r2, #255	; 0xff
  400b94:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b98:	4630      	mov	r0, r6
  400b9a:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  400b9c:	2301      	movs	r3, #1
  400b9e:	223f      	movs	r2, #63	; 0x3f
  400ba0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ba4:	482d      	ldr	r0, [pc, #180]	; (400c5c <board_init+0x2a8>)
  400ba6:	47b8      	blx	r7
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  400ba8:	2301      	movs	r3, #1
  400baa:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  400bae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bb2:	4620      	mov	r0, r4
  400bb4:	47b8      	blx	r7
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  400bb6:	2301      	movs	r3, #1
  400bb8:	4642      	mov	r2, r8
  400bba:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bbe:	4630      	mov	r0, r6
  400bc0:	47b8      	blx	r7
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  400bc2:	2301      	movs	r3, #1
  400bc4:	462a      	mov	r2, r5
  400bc6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bca:	4630      	mov	r0, r6
  400bcc:	47b8      	blx	r7
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  400bce:	2301      	movs	r3, #1
  400bd0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400bd4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400bd8:	4821      	ldr	r0, [pc, #132]	; (400c60 <board_init+0x2ac>)
  400bda:	47b8      	blx	r7
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  400bdc:	2300      	movs	r3, #0
  400bde:	f44f 7200 	mov.w	r2, #512	; 0x200
  400be2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400be6:	4630      	mov	r0, r6
  400be8:	47b8      	blx	r7
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  400bea:	f44f 7100 	mov.w	r1, #512	; 0x200
  400bee:	4630      	mov	r0, r6
  400bf0:	4b1c      	ldr	r3, [pc, #112]	; (400c64 <board_init+0x2b0>)
  400bf2:	4798      	blx	r3
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on SPI*/
	pio_configure_pin(LCD_SPI_MISO_PIO, LCD_SPI_MISO_FLAGS);
  400bf4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400bf8:	2074      	movs	r0, #116	; 0x74
  400bfa:	4c1b      	ldr	r4, [pc, #108]	; (400c68 <board_init+0x2b4>)
  400bfc:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_MOSI_PIO, LCD_SPI_MOSI_FLAGS);
  400bfe:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c02:	2075      	movs	r0, #117	; 0x75
  400c04:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_SPCK_PIO, LCD_SPI_SPCK_FLAGS);
  400c06:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c0a:	2076      	movs	r0, #118	; 0x76
  400c0c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_NPCS_PIO, LCD_SPI_NPCS_FLAGS);
  400c0e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c12:	207b      	movs	r0, #123	; 0x7b
  400c14:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_RESET_PIO, LCD_SPI_RESET_FLAGS);
  400c16:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c1a:	2018      	movs	r0, #24
  400c1c:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
  400c1e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c22:	2006      	movs	r0, #6
  400c24:	47a0      	blx	r4
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
  400c26:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c2a:	2053      	movs	r0, #83	; 0x53
  400c2c:	47a0      	blx	r4
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);
  400c2e:	2053      	movs	r0, #83	; 0x53
  400c30:	4b0e      	ldr	r3, [pc, #56]	; (400c6c <board_init+0x2b8>)
  400c32:	4798      	blx	r3
  400c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c38:	400e1850 	.word	0x400e1850
  400c3c:	e000ed00 	.word	0xe000ed00
  400c40:	400e0c00 	.word	0x400e0c00
  400c44:	5a00080c 	.word	0x5a00080c
  400c48:	00401669 	.word	0x00401669
  400c4c:	400e1200 	.word	0x400e1200
  400c50:	400e0e00 	.word	0x400e0e00
  400c54:	40088000 	.word	0x40088000
  400c58:	00401295 	.word	0x00401295
  400c5c:	400e1600 	.word	0x400e1600
  400c60:	400e1400 	.word	0x400e1400
  400c64:	004011a1 	.word	0x004011a1
  400c68:	00401365 	.word	0x00401365
  400c6c:	0040132d 	.word	0x0040132d

00400c70 <ili9488_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9488_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400c70:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= ILI9488_LCD_WIDTH) {
  400c72:	6804      	ldr	r4, [r0, #0]
  400c74:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  400c78:	d302      	bcc.n	400c80 <ili9488_check_box_coordinates+0x10>
		*p_ul_x1 = ILI9488_LCD_WIDTH - 1;
  400c7a:	f240 143f 	movw	r4, #319	; 0x13f
  400c7e:	6004      	str	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9488_LCD_WIDTH) {
  400c80:	6814      	ldr	r4, [r2, #0]
  400c82:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
  400c86:	d302      	bcc.n	400c8e <ili9488_check_box_coordinates+0x1e>
		*p_ul_x2 = ILI9488_LCD_WIDTH - 1;
  400c88:	f240 143f 	movw	r4, #319	; 0x13f
  400c8c:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9488_LCD_HEIGHT) {
  400c8e:	680c      	ldr	r4, [r1, #0]
  400c90:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  400c94:	d302      	bcc.n	400c9c <ili9488_check_box_coordinates+0x2c>
		*p_ul_y1 = ILI9488_LCD_HEIGHT - 1;
  400c96:	f240 14df 	movw	r4, #479	; 0x1df
  400c9a:	600c      	str	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9488_LCD_HEIGHT) {
  400c9c:	681c      	ldr	r4, [r3, #0]
  400c9e:	f5b4 7ff0 	cmp.w	r4, #480	; 0x1e0
  400ca2:	d302      	bcc.n	400caa <ili9488_check_box_coordinates+0x3a>
		*p_ul_y2 = ILI9488_LCD_HEIGHT - 1;
  400ca4:	f240 14df 	movw	r4, #479	; 0x1df
  400ca8:	601c      	str	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400caa:	6804      	ldr	r4, [r0, #0]
  400cac:	6815      	ldr	r5, [r2, #0]
  400cae:	42ac      	cmp	r4, r5
  400cb0:	d901      	bls.n	400cb6 <ili9488_check_box_coordinates+0x46>
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400cb2:	6005      	str	r5, [r0, #0]
		*p_ul_x2 = dw;
  400cb4:	6014      	str	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400cb6:	680a      	ldr	r2, [r1, #0]
  400cb8:	6818      	ldr	r0, [r3, #0]
  400cba:	4282      	cmp	r2, r0
  400cbc:	d901      	bls.n	400cc2 <ili9488_check_box_coordinates+0x52>
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400cbe:	6008      	str	r0, [r1, #0]
		*p_ul_y2 = dw;
  400cc0:	601a      	str	r2, [r3, #0]
	}
}
  400cc2:	bc30      	pop	{r4, r5}
  400cc4:	4770      	bx	lr
	...

00400cc8 <ili9488_write_ram_prepare>:
{
  400cc8:	b510      	push	{r4, lr}
  400cca:	b082      	sub	sp, #8
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400ccc:	2006      	movs	r0, #6
  400cce:	4b0a      	ldr	r3, [pc, #40]	; (400cf8 <ili9488_write_ram_prepare+0x30>)
  400cd0:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, ILI9488_CMD_MEMORY_WRITE, BOARD_ILI9488_SPI_NPCS, 0);
  400cd2:	2300      	movs	r3, #0
  400cd4:	2203      	movs	r2, #3
  400cd6:	212c      	movs	r1, #44	; 0x2c
  400cd8:	4808      	ldr	r0, [pc, #32]	; (400cfc <ili9488_write_ram_prepare+0x34>)
  400cda:	4c09      	ldr	r4, [pc, #36]	; (400d00 <ili9488_write_ram_prepare+0x38>)
  400cdc:	47a0      	blx	r4
	for(i = 0; i < 0xFF; i++);
  400cde:	2300      	movs	r3, #0
  400ce0:	9301      	str	r3, [sp, #4]
  400ce2:	9b01      	ldr	r3, [sp, #4]
  400ce4:	2bfe      	cmp	r3, #254	; 0xfe
  400ce6:	d805      	bhi.n	400cf4 <ili9488_write_ram_prepare+0x2c>
  400ce8:	9b01      	ldr	r3, [sp, #4]
  400cea:	3301      	adds	r3, #1
  400cec:	9301      	str	r3, [sp, #4]
  400cee:	9b01      	ldr	r3, [sp, #4]
  400cf0:	2bfe      	cmp	r3, #254	; 0xfe
  400cf2:	d9f9      	bls.n	400ce8 <ili9488_write_ram_prepare+0x20>
}
  400cf4:	b002      	add	sp, #8
  400cf6:	bd10      	pop	{r4, pc}
  400cf8:	00401349 	.word	0x00401349
  400cfc:	40008000 	.word	0x40008000
  400d00:	004016dd 	.word	0x004016dd

00400d04 <ili9488_write_register>:
{
  400d04:	b570      	push	{r4, r5, r6, lr}
  400d06:	b082      	sub	sp, #8
  400d08:	4605      	mov	r5, r0
  400d0a:	460e      	mov	r6, r1
  400d0c:	4614      	mov	r4, r2
	pio_set_pin_low(LCD_SPI_CDS_PIO);
  400d0e:	2006      	movs	r0, #6
  400d10:	4b14      	ldr	r3, [pc, #80]	; (400d64 <ili9488_write_register+0x60>)
  400d12:	4798      	blx	r3
	spi_write(BOARD_ILI9488_SPI, uc_reg, BOARD_ILI9488_SPI_NPCS, 0);
  400d14:	2300      	movs	r3, #0
  400d16:	2203      	movs	r2, #3
  400d18:	4629      	mov	r1, r5
  400d1a:	4813      	ldr	r0, [pc, #76]	; (400d68 <ili9488_write_register+0x64>)
  400d1c:	4d13      	ldr	r5, [pc, #76]	; (400d6c <ili9488_write_register+0x68>)
  400d1e:	47a8      	blx	r5
	for(i = 0; i < 0xFF; i++);
  400d20:	2300      	movs	r3, #0
  400d22:	9301      	str	r3, [sp, #4]
  400d24:	9b01      	ldr	r3, [sp, #4]
  400d26:	2bfe      	cmp	r3, #254	; 0xfe
  400d28:	d805      	bhi.n	400d36 <ili9488_write_register+0x32>
  400d2a:	9b01      	ldr	r3, [sp, #4]
  400d2c:	3301      	adds	r3, #1
  400d2e:	9301      	str	r3, [sp, #4]
  400d30:	9b01      	ldr	r3, [sp, #4]
  400d32:	2bfe      	cmp	r3, #254	; 0xfe
  400d34:	d9f9      	bls.n	400d2a <ili9488_write_register+0x26>
	if(size > 0) {
  400d36:	b90c      	cbnz	r4, 400d3c <ili9488_write_register+0x38>
}
  400d38:	b002      	add	sp, #8
  400d3a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_pin_high(LCD_SPI_CDS_PIO);
  400d3c:	2006      	movs	r0, #6
  400d3e:	4b0c      	ldr	r3, [pc, #48]	; (400d70 <ili9488_write_register+0x6c>)
  400d40:	4798      	blx	r3
		spi_write_packet(BOARD_ILI9488_SPI, us_data, size);
  400d42:	4622      	mov	r2, r4
  400d44:	4631      	mov	r1, r6
  400d46:	4808      	ldr	r0, [pc, #32]	; (400d68 <ili9488_write_register+0x64>)
  400d48:	4b0a      	ldr	r3, [pc, #40]	; (400d74 <ili9488_write_register+0x70>)
  400d4a:	4798      	blx	r3
		for(i = 0; i < 0x5F; i++);
  400d4c:	2300      	movs	r3, #0
  400d4e:	9301      	str	r3, [sp, #4]
  400d50:	9b01      	ldr	r3, [sp, #4]
  400d52:	2b5e      	cmp	r3, #94	; 0x5e
  400d54:	d8f0      	bhi.n	400d38 <ili9488_write_register+0x34>
  400d56:	9b01      	ldr	r3, [sp, #4]
  400d58:	3301      	adds	r3, #1
  400d5a:	9301      	str	r3, [sp, #4]
  400d5c:	9b01      	ldr	r3, [sp, #4]
  400d5e:	2b5e      	cmp	r3, #94	; 0x5e
  400d60:	d9f9      	bls.n	400d56 <ili9488_write_register+0x52>
  400d62:	e7e9      	b.n	400d38 <ili9488_write_register+0x34>
  400d64:	00401349 	.word	0x00401349
  400d68:	40008000 	.word	0x40008000
  400d6c:	004016dd 	.word	0x004016dd
  400d70:	0040132d 	.word	0x0040132d
  400d74:	0040089d 	.word	0x0040089d

00400d78 <ili9488_write_ram_buffer>:
{
  400d78:	b530      	push	{r4, r5, lr}
  400d7a:	b083      	sub	sp, #12
  400d7c:	4604      	mov	r4, r0
  400d7e:	460d      	mov	r5, r1
	pio_set_pin_high(LCD_SPI_CDS_PIO);
  400d80:	2006      	movs	r0, #6
  400d82:	4b0a      	ldr	r3, [pc, #40]	; (400dac <ili9488_write_ram_buffer+0x34>)
  400d84:	4798      	blx	r3
	spi_write_packet(BOARD_ILI9488_SPI, p_ul_buf, ul_size);
  400d86:	462a      	mov	r2, r5
  400d88:	4621      	mov	r1, r4
  400d8a:	4809      	ldr	r0, [pc, #36]	; (400db0 <ili9488_write_ram_buffer+0x38>)
  400d8c:	4b09      	ldr	r3, [pc, #36]	; (400db4 <ili9488_write_ram_buffer+0x3c>)
  400d8e:	4798      	blx	r3
	for(i = 0; i < 0xFF; i++);
  400d90:	2300      	movs	r3, #0
  400d92:	9301      	str	r3, [sp, #4]
  400d94:	9b01      	ldr	r3, [sp, #4]
  400d96:	2bfe      	cmp	r3, #254	; 0xfe
  400d98:	d805      	bhi.n	400da6 <ili9488_write_ram_buffer+0x2e>
  400d9a:	9b01      	ldr	r3, [sp, #4]
  400d9c:	3301      	adds	r3, #1
  400d9e:	9301      	str	r3, [sp, #4]
  400da0:	9b01      	ldr	r3, [sp, #4]
  400da2:	2bfe      	cmp	r3, #254	; 0xfe
  400da4:	d9f9      	bls.n	400d9a <ili9488_write_ram_buffer+0x22>
}
  400da6:	b003      	add	sp, #12
  400da8:	bd30      	pop	{r4, r5, pc}
  400daa:	bf00      	nop
  400dac:	0040132d 	.word	0x0040132d
  400db0:	40008000 	.word	0x40008000
  400db4:	0040089d 	.word	0x0040089d

00400db8 <ili9488_delay>:
	for(i = 0; i < ul_ms; i++) {
  400db8:	4601      	mov	r1, r0
  400dba:	b130      	cbz	r0, 400dca <ili9488_delay+0x12>
  400dbc:	4a03      	ldr	r2, [pc, #12]	; (400dcc <ili9488_delay+0x14>)
{
  400dbe:	4b04      	ldr	r3, [pc, #16]	; (400dd0 <ili9488_delay+0x18>)
		for(i = 0; i < 100000; i++) {
  400dc0:	3b01      	subs	r3, #1
  400dc2:	d1fd      	bne.n	400dc0 <ili9488_delay+0x8>
	for(i = 0; i < ul_ms; i++) {
  400dc4:	4291      	cmp	r1, r2
  400dc6:	d8fa      	bhi.n	400dbe <ili9488_delay+0x6>
  400dc8:	4770      	bx	lr
  400dca:	4770      	bx	lr
  400dcc:	000186a1 	.word	0x000186a1
  400dd0:	000186a0 	.word	0x000186a0

00400dd4 <ili9488_set_display_direction>:
 * \brief ILI9488 configure landscape.
 *
 * \Param LandscaprMode Landscape Mode.
 */
void ili9488_set_display_direction(enum ili9488_display_direction direction )
{
  400dd4:	b500      	push	{lr}
  400dd6:	b083      	sub	sp, #12
	ili9488_color_t value;
	if(direction) {
  400dd8:	b958      	cbnz	r0, 400df2 <ili9488_set_display_direction+0x1e>
		value = 0xE8;
	} else {
		value = 0x48;
  400dda:	2348      	movs	r3, #72	; 0x48
  400ddc:	f88d 3007 	strb.w	r3, [sp, #7]
	}
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &value, 1);
  400de0:	2201      	movs	r2, #1
  400de2:	f10d 0107 	add.w	r1, sp, #7
  400de6:	2036      	movs	r0, #54	; 0x36
  400de8:	4b04      	ldr	r3, [pc, #16]	; (400dfc <ili9488_set_display_direction+0x28>)
  400dea:	4798      	blx	r3
}
  400dec:	b003      	add	sp, #12
  400dee:	f85d fb04 	ldr.w	pc, [sp], #4
		value = 0xE8;
  400df2:	23e8      	movs	r3, #232	; 0xe8
  400df4:	f88d 3007 	strb.w	r3, [sp, #7]
  400df8:	e7f2      	b.n	400de0 <ili9488_set_display_direction+0xc>
  400dfa:	bf00      	nop
  400dfc:	00400d05 	.word	0x00400d05

00400e00 <ili9488_set_window>:
 * \Param y start position.
 * \Param width  Width of window.
 * \Param height Height of window.
 */
void ili9488_set_window(uint16_t x, uint16_t y, uint16_t width, uint16_t height )
{
  400e00:	b510      	push	{r4, lr}
  400e02:	b084      	sub	sp, #16
	uint32_t cnt = 0;
	ili9488_color_t buf[4];

	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	col_start  =  x ;
  400e04:	f8ad 000e 	strh.w	r0, [sp, #14]
	col_end    =  width + x - 1;
  400e08:	3a01      	subs	r2, #1
  400e0a:	4402      	add	r2, r0
  400e0c:	f8ad 200c 	strh.w	r2, [sp, #12]

	row_start = y ;
  400e10:	f8ad 100a 	strh.w	r1, [sp, #10]
	row_end   = height + y - 1;
  400e14:	3b01      	subs	r3, #1
  400e16:	4419      	add	r1, r3
  400e18:	f8ad 1008 	strh.w	r1, [sp, #8]

	buf[0] = get_8b_to_16b(col_start);
  400e1c:	0a03      	lsrs	r3, r0, #8
  400e1e:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(col_start);
  400e22:	f88d 0005 	strb.w	r0, [sp, #5]
	buf[2] = get_8b_to_16b(col_end);
  400e26:	f3c2 2307 	ubfx	r3, r2, #8, #8
  400e2a:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(col_end);
  400e2e:	f88d 2007 	strb.w	r2, [sp, #7]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  400e32:	2204      	movs	r2, #4
  400e34:	eb0d 0102 	add.w	r1, sp, r2
  400e38:	202a      	movs	r0, #42	; 0x2a
  400e3a:	4c10      	ldr	r4, [pc, #64]	; (400e7c <ili9488_set_window+0x7c>)
  400e3c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400e3e:	2200      	movs	r2, #0
  400e40:	4611      	mov	r1, r2
  400e42:	4610      	mov	r0, r2
  400e44:	47a0      	blx	r4

	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(row_start);
  400e46:	f89d 300b 	ldrb.w	r3, [sp, #11]
  400e4a:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = get_0b_to_8b(row_start);
  400e4e:	f89d 300a 	ldrb.w	r3, [sp, #10]
  400e52:	f88d 3005 	strb.w	r3, [sp, #5]
	buf[2] = get_8b_to_16b(row_end);
  400e56:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400e5a:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = get_0b_to_8b(row_end);
  400e5e:	f89d 3008 	ldrb.w	r3, [sp, #8]
  400e62:	f88d 3007 	strb.w	r3, [sp, #7]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  400e66:	2204      	movs	r2, #4
  400e68:	eb0d 0102 	add.w	r1, sp, r2
  400e6c:	202b      	movs	r0, #43	; 0x2b
  400e6e:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400e70:	2200      	movs	r2, #0
  400e72:	4611      	mov	r1, r2
  400e74:	4610      	mov	r0, r2
  400e76:	47a0      	blx	r4
}
  400e78:	b004      	add	sp, #16
  400e7a:	bd10      	pop	{r4, pc}
  400e7c:	00400d05 	.word	0x00400d05

00400e80 <ili9488_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9488_display_on(void)
{
  400e80:	b508      	push	{r3, lr}
	ili9488_write_register(ILI9488_CMD_DISPLAY_ON, 0, 0);
  400e82:	2200      	movs	r2, #0
  400e84:	4611      	mov	r1, r2
  400e86:	2029      	movs	r0, #41	; 0x29
  400e88:	4b01      	ldr	r3, [pc, #4]	; (400e90 <ili9488_display_on+0x10>)
  400e8a:	4798      	blx	r3
  400e8c:	bd08      	pop	{r3, pc}
  400e8e:	bf00      	nop
  400e90:	00400d05 	.word	0x00400d05

00400e94 <ili9488_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili9488_set_foreground_color(uint32_t ul_color)
{
  400e94:	b410      	push	{r4}
		g_ul_pixel_cache[i] = ul_color;
	}
#endif
#ifdef ILI9488_SPIMODE
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
		g_ul_pixel_cache[i++] = ul_color>>16;
  400e96:	f3c0 4407 	ubfx	r4, r0, #16, #8
		g_ul_pixel_cache[i++] = ul_color>>8;
  400e9a:	f3c0 2107 	ubfx	r1, r0, #8, #8
  400e9e:	4b06      	ldr	r3, [pc, #24]	; (400eb8 <ili9488_set_foreground_color+0x24>)
  400ea0:	f503 7270 	add.w	r2, r3, #960	; 0x3c0
		g_ul_pixel_cache[i++] = ul_color>>16;
  400ea4:	701c      	strb	r4, [r3, #0]
		g_ul_pixel_cache[i++] = ul_color>>8;
  400ea6:	7059      	strb	r1, [r3, #1]
		g_ul_pixel_cache[i++] = ul_color&0xFF;
  400ea8:	7098      	strb	r0, [r3, #2]
  400eaa:	3303      	adds	r3, #3
	for (i = 0; i < LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT; ) {
  400eac:	4293      	cmp	r3, r2
  400eae:	d1f9      	bne.n	400ea4 <ili9488_set_foreground_color+0x10>
	}
#endif
}
  400eb0:	f85d 4b04 	ldr.w	r4, [sp], #4
  400eb4:	4770      	bx	lr
  400eb6:	bf00      	nop
  400eb8:	204009dc 	.word	0x204009dc

00400ebc <ili9488_set_cursor_position>:
 *
 * \param x X coordinate of upper-left corner on LCD.
 * \param y Y coordinate of upper-left corner on LCD.
 */
void ili9488_set_cursor_position(uint16_t x, uint16_t y)
{
  400ebc:	b510      	push	{r4, lr}
  400ebe:	b084      	sub	sp, #16
  400ec0:	f8ad 0006 	strh.w	r0, [sp, #6]
  400ec4:	f8ad 1004 	strh.w	r1, [sp, #4]
	uint32_t cnt = 0;

	ili9488_color_t buf[4];
	cnt = sizeof(buf)/sizeof(ili9488_color_t);

	buf[0] = get_8b_to_16b(x);
  400ec8:	0a03      	lsrs	r3, r0, #8
  400eca:	f88d 300c 	strb.w	r3, [sp, #12]
	buf[1] = get_0b_to_8b(x);
  400ece:	b2c0      	uxtb	r0, r0
  400ed0:	f88d 000d 	strb.w	r0, [sp, #13]
	buf[2] = get_8b_to_16b(x);
  400ed4:	f88d 300e 	strb.w	r3, [sp, #14]
	buf[3] = get_0b_to_8b(x);
  400ed8:	f88d 000f 	strb.w	r0, [sp, #15]
	ili9488_write_register(ILI9488_CMD_COLUMN_ADDRESS_SET, buf, cnt);
  400edc:	2204      	movs	r2, #4
  400ede:	a903      	add	r1, sp, #12
  400ee0:	202a      	movs	r0, #42	; 0x2a
  400ee2:	4c0e      	ldr	r4, [pc, #56]	; (400f1c <ili9488_set_cursor_position+0x60>)
  400ee4:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400ee6:	2200      	movs	r2, #0
  400ee8:	4611      	mov	r1, r2
  400eea:	4610      	mov	r0, r2
  400eec:	47a0      	blx	r4


	/* Set Horizontal Address End Position */
	buf[0] = get_8b_to_16b(y);
  400eee:	f89d 2005 	ldrb.w	r2, [sp, #5]
  400ef2:	f88d 200c 	strb.w	r2, [sp, #12]
	buf[1] = get_0b_to_8b(y);
  400ef6:	f89d 3004 	ldrb.w	r3, [sp, #4]
  400efa:	f88d 300d 	strb.w	r3, [sp, #13]
	buf[2] = get_8b_to_16b(y);
  400efe:	f88d 200e 	strb.w	r2, [sp, #14]
	buf[3] = get_0b_to_8b(y);
  400f02:	f88d 300f 	strb.w	r3, [sp, #15]
	ili9488_write_register(ILI9488_CMD_PAGE_ADDRESS_SET, buf, cnt);
  400f06:	2204      	movs	r2, #4
  400f08:	a903      	add	r1, sp, #12
  400f0a:	202b      	movs	r0, #43	; 0x2b
  400f0c:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NOP, 0, 0);
  400f0e:	2200      	movs	r2, #0
  400f10:	4611      	mov	r1, r2
  400f12:	4610      	mov	r0, r2
  400f14:	47a0      	blx	r4
}
  400f16:	b004      	add	sp, #16
  400f18:	bd10      	pop	{r4, pc}
  400f1a:	bf00      	nop
  400f1c:	00400d05 	.word	0x00400d05

00400f20 <ili9488_init>:
{
  400f20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400f24:	b087      	sub	sp, #28
  400f26:	4681      	mov	r9, r0
	struct spi_device ILI9488_SPI_DEVICE = {
  400f28:	2703      	movs	r7, #3
  400f2a:	ae06      	add	r6, sp, #24
  400f2c:	f846 7d08 	str.w	r7, [r6, #-8]!
	spi_master_init(BOARD_ILI9488_SPI);
  400f30:	4d5d      	ldr	r5, [pc, #372]	; (4010a8 <ili9488_init+0x188>)
  400f32:	4628      	mov	r0, r5
  400f34:	4b5d      	ldr	r3, [pc, #372]	; (4010ac <ili9488_init+0x18c>)
  400f36:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE, SPI_MODE_3, ILI9488_SPI_BAUDRATE, 0);
  400f38:	2400      	movs	r4, #0
  400f3a:	9400      	str	r4, [sp, #0]
  400f3c:	4b5c      	ldr	r3, [pc, #368]	; (4010b0 <ili9488_init+0x190>)
  400f3e:	463a      	mov	r2, r7
  400f40:	4631      	mov	r1, r6
  400f42:	4628      	mov	r0, r5
  400f44:	f8df 8198 	ldr.w	r8, [pc, #408]	; 4010e0 <ili9488_init+0x1c0>
  400f48:	47c0      	blx	r8
	spi_configure_cs_behavior(BOARD_ILI9488_SPI, BOARD_ILI9488_SPI_NPCS, SPI_CS_RISE_NO_TX);
  400f4a:	4622      	mov	r2, r4
  400f4c:	4639      	mov	r1, r7
  400f4e:	4628      	mov	r0, r5
  400f50:	4b58      	ldr	r3, [pc, #352]	; (4010b4 <ili9488_init+0x194>)
  400f52:	4798      	blx	r3
	spi_select_device(BOARD_ILI9488_SPI, &ILI9488_SPI_DEVICE);
  400f54:	4631      	mov	r1, r6
  400f56:	4628      	mov	r0, r5
  400f58:	4b57      	ldr	r3, [pc, #348]	; (4010b8 <ili9488_init+0x198>)
  400f5a:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400f5c:	2001      	movs	r0, #1
  400f5e:	6028      	str	r0, [r5, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  400f60:	6168      	str	r0, [r5, #20]
	ili9488_write_register(ILI9488_CMD_SOFTWARE_RESET, 0x0000, 0);
  400f62:	4622      	mov	r2, r4
  400f64:	4621      	mov	r1, r4
  400f66:	4e55      	ldr	r6, [pc, #340]	; (4010bc <ili9488_init+0x19c>)
  400f68:	47b0      	blx	r6
	ili9488_delay(200);
  400f6a:	20c8      	movs	r0, #200	; 0xc8
  400f6c:	4d54      	ldr	r5, [pc, #336]	; (4010c0 <ili9488_init+0x1a0>)
  400f6e:	47a8      	blx	r5
	ili9488_write_register(ILI9488_CMD_SLEEP_OUT, 0x0000, 0);
  400f70:	4622      	mov	r2, r4
  400f72:	4621      	mov	r1, r4
  400f74:	2011      	movs	r0, #17
  400f76:	47b0      	blx	r6
	ili9488_delay(200);
  400f78:	20c8      	movs	r0, #200	; 0xc8
  400f7a:	47a8      	blx	r5
	reg = 0x81;
  400f7c:	2381      	movs	r3, #129	; 0x81
  400f7e:	f88d 300a 	strb.w	r3, [sp, #10]
	param = 0x0;
  400f82:	f88d 400b 	strb.w	r4, [sp, #11]
  400f86:	2610      	movs	r6, #16
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  400f88:	f04f 0801 	mov.w	r8, #1
  400f8c:	4f4b      	ldr	r7, [pc, #300]	; (4010bc <ili9488_init+0x19c>)
		for(j = 0; j < 0xFF; j++);
  400f8e:	4625      	mov	r5, r4
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &reg, 1);
  400f90:	4642      	mov	r2, r8
  400f92:	f10d 010a 	add.w	r1, sp, #10
  400f96:	20fb      	movs	r0, #251	; 0xfb
  400f98:	47b8      	blx	r7
		reg++;
  400f9a:	f89d 300a 	ldrb.w	r3, [sp, #10]
  400f9e:	3301      	adds	r3, #1
  400fa0:	f88d 300a 	strb.w	r3, [sp, #10]
		for(j = 0; j < 0xFF; j++);
  400fa4:	9503      	str	r5, [sp, #12]
  400fa6:	9b03      	ldr	r3, [sp, #12]
  400fa8:	2bfe      	cmp	r3, #254	; 0xfe
  400faa:	d805      	bhi.n	400fb8 <ili9488_init+0x98>
  400fac:	9b03      	ldr	r3, [sp, #12]
  400fae:	3301      	adds	r3, #1
  400fb0:	9303      	str	r3, [sp, #12]
  400fb2:	9b03      	ldr	r3, [sp, #12]
  400fb4:	2bfe      	cmp	r3, #254	; 0xfe
  400fb6:	d9f9      	bls.n	400fac <ili9488_init+0x8c>
		ili9488_write_register(ILI9488_CMD_READ_ID4, 0, 0);
  400fb8:	462a      	mov	r2, r5
  400fba:	4629      	mov	r1, r5
  400fbc:	20d3      	movs	r0, #211	; 0xd3
  400fbe:	47b8      	blx	r7
			pio_set_pin_high(LCD_SPI_CDS_PIO);
  400fc0:	2006      	movs	r0, #6
  400fc2:	4b40      	ldr	r3, [pc, #256]	; (4010c4 <ili9488_init+0x1a4>)
  400fc4:	4798      	blx	r3
			spi_read_packet(BOARD_ILI9488_SPI, &chipidBuf, 1);
  400fc6:	4642      	mov	r2, r8
  400fc8:	f10d 0109 	add.w	r1, sp, #9
  400fcc:	4836      	ldr	r0, [pc, #216]	; (4010a8 <ili9488_init+0x188>)
  400fce:	4b3e      	ldr	r3, [pc, #248]	; (4010c8 <ili9488_init+0x1a8>)
  400fd0:	4798      	blx	r3
			for(j = 0; j < 0xFF; j++);
  400fd2:	9503      	str	r5, [sp, #12]
  400fd4:	9b03      	ldr	r3, [sp, #12]
  400fd6:	2bfe      	cmp	r3, #254	; 0xfe
  400fd8:	d805      	bhi.n	400fe6 <ili9488_init+0xc6>
  400fda:	9b03      	ldr	r3, [sp, #12]
  400fdc:	3301      	adds	r3, #1
  400fde:	9303      	str	r3, [sp, #12]
  400fe0:	9b03      	ldr	r3, [sp, #12]
  400fe2:	2bfe      	cmp	r3, #254	; 0xfe
  400fe4:	d9f9      	bls.n	400fda <ili9488_init+0xba>
		chipid |= (chipidBuf & 0xFF) << ((i - 1) << 3);
  400fe6:	f89d 3009 	ldrb.w	r3, [sp, #9]
  400fea:	40b3      	lsls	r3, r6
  400fec:	431c      	orrs	r4, r3
		ili9488_write_register(ILI9488_CMD_SPI_READ_SETTINGS, &param, 1);
  400fee:	4642      	mov	r2, r8
  400ff0:	f10d 010b 	add.w	r1, sp, #11
  400ff4:	20fb      	movs	r0, #251	; 0xfb
  400ff6:	47b8      	blx	r7
		for(j = 0; j < 0xFFF; j++);
  400ff8:	9503      	str	r5, [sp, #12]
  400ffa:	9a03      	ldr	r2, [sp, #12]
  400ffc:	f640 73fe 	movw	r3, #4094	; 0xffe
  401000:	429a      	cmp	r2, r3
  401002:	d806      	bhi.n	401012 <ili9488_init+0xf2>
  401004:	461a      	mov	r2, r3
  401006:	9b03      	ldr	r3, [sp, #12]
  401008:	3301      	adds	r3, #1
  40100a:	9303      	str	r3, [sp, #12]
  40100c:	9b03      	ldr	r3, [sp, #12]
  40100e:	4293      	cmp	r3, r2
  401010:	d9f9      	bls.n	401006 <ili9488_init+0xe6>
  401012:	3e08      	subs	r6, #8
	for (i = 3; i > 0; i--) {
  401014:	f116 0f08 	cmn.w	r6, #8
  401018:	d1ba      	bne.n	400f90 <ili9488_init+0x70>
	if (chipid != ILI9488_DEVICE_CODE) {
  40101a:	f249 4388 	movw	r3, #38024	; 0x9488
  40101e:	429c      	cmp	r4, r3
  401020:	d003      	beq.n	40102a <ili9488_init+0x10a>
		return 1;
  401022:	2001      	movs	r0, #1
}
  401024:	b007      	add	sp, #28
  401026:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	param = 0x48;
  40102a:	ad06      	add	r5, sp, #24
  40102c:	2348      	movs	r3, #72	; 0x48
  40102e:	f805 3d01 	strb.w	r3, [r5, #-1]!
	ili9488_write_register(ILI9488_CMD_MEMORY_ACCESS_CONTROL, &param, 1);
  401032:	2201      	movs	r2, #1
  401034:	4629      	mov	r1, r5
  401036:	2036      	movs	r0, #54	; 0x36
  401038:	4e20      	ldr	r6, [pc, #128]	; (4010bc <ili9488_init+0x19c>)
  40103a:	47b0      	blx	r6
	ili9488_delay(100);
  40103c:	2064      	movs	r0, #100	; 0x64
  40103e:	4c20      	ldr	r4, [pc, #128]	; (4010c0 <ili9488_init+0x1a0>)
  401040:	47a0      	blx	r4
	param = 0x04;
  401042:	2304      	movs	r3, #4
  401044:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_CABC_CONTROL_9, &param, 1);
  401048:	2201      	movs	r2, #1
  40104a:	4629      	mov	r1, r5
  40104c:	20cf      	movs	r0, #207	; 0xcf
  40104e:	47b0      	blx	r6
	ili9488_delay(100);
  401050:	2064      	movs	r0, #100	; 0x64
  401052:	47a0      	blx	r4
	param = 0x06;
  401054:	2306      	movs	r3, #6
  401056:	f88d 3017 	strb.w	r3, [sp, #23]
	ili9488_write_register(ILI9488_CMD_COLMOD_PIXEL_FORMAT_SET, &param, 1);
  40105a:	2201      	movs	r2, #1
  40105c:	4629      	mov	r1, r5
  40105e:	203a      	movs	r0, #58	; 0x3a
  401060:	47b0      	blx	r6
	ili9488_delay(100);
  401062:	2064      	movs	r0, #100	; 0x64
  401064:	47a0      	blx	r4
	ili9488_write_register(ILI9488_CMD_NORMAL_DISP_MODE_ON, 0, 0);
  401066:	2200      	movs	r2, #0
  401068:	4611      	mov	r1, r2
  40106a:	2013      	movs	r0, #19
  40106c:	47b0      	blx	r6
	ili9488_delay(100);
  40106e:	2064      	movs	r0, #100	; 0x64
  401070:	47a0      	blx	r4
	ili9488_display_on();
  401072:	4b16      	ldr	r3, [pc, #88]	; (4010cc <ili9488_init+0x1ac>)
  401074:	4798      	blx	r3
	ili9488_delay(100);
  401076:	2064      	movs	r0, #100	; 0x64
  401078:	47a0      	blx	r4
	ili9488_set_display_direction(LANDSCAPE);
  40107a:	2000      	movs	r0, #0
  40107c:	4b14      	ldr	r3, [pc, #80]	; (4010d0 <ili9488_init+0x1b0>)
  40107e:	4798      	blx	r3
	ili9488_delay(100);
  401080:	2064      	movs	r0, #100	; 0x64
  401082:	47a0      	blx	r4
	ili9488_set_window(0, 0,p_opt->ul_width,p_opt->ul_height);
  401084:	f8b9 3004 	ldrh.w	r3, [r9, #4]
  401088:	f8b9 2000 	ldrh.w	r2, [r9]
  40108c:	2100      	movs	r1, #0
  40108e:	4608      	mov	r0, r1
  401090:	4c10      	ldr	r4, [pc, #64]	; (4010d4 <ili9488_init+0x1b4>)
  401092:	47a0      	blx	r4
	ili9488_set_foreground_color(p_opt->foreground_color);
  401094:	f8d9 0008 	ldr.w	r0, [r9, #8]
  401098:	4b0f      	ldr	r3, [pc, #60]	; (4010d8 <ili9488_init+0x1b8>)
  40109a:	4798      	blx	r3
	ili9488_set_cursor_position(0, 0);
  40109c:	2100      	movs	r1, #0
  40109e:	4608      	mov	r0, r1
  4010a0:	4b0e      	ldr	r3, [pc, #56]	; (4010dc <ili9488_init+0x1bc>)
  4010a2:	4798      	blx	r3
	return 0;
  4010a4:	2000      	movs	r0, #0
  4010a6:	e7bd      	b.n	401024 <ili9488_init+0x104>
  4010a8:	40008000 	.word	0x40008000
  4010ac:	00400799 	.word	0x00400799
  4010b0:	01312d00 	.word	0x01312d00
  4010b4:	0040174d 	.word	0x0040174d
  4010b8:	0040086d 	.word	0x0040086d
  4010bc:	00400d05 	.word	0x00400d05
  4010c0:	00400db9 	.word	0x00400db9
  4010c4:	0040132d 	.word	0x0040132d
  4010c8:	004008d3 	.word	0x004008d3
  4010cc:	00400e81 	.word	0x00400e81
  4010d0:	00400dd5 	.word	0x00400dd5
  4010d4:	00400e01 	.word	0x00400e01
  4010d8:	00400e95 	.word	0x00400e95
  4010dc:	00400ebd 	.word	0x00400ebd
  4010e0:	004007ed 	.word	0x004007ed

004010e4 <ili9488_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9488_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4010e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4010e8:	b084      	sub	sp, #16
  4010ea:	9003      	str	r0, [sp, #12]
  4010ec:	9102      	str	r1, [sp, #8]
  4010ee:	9201      	str	r2, [sp, #4]
  4010f0:	aa04      	add	r2, sp, #16
  4010f2:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9488_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4010f6:	4613      	mov	r3, r2
  4010f8:	aa01      	add	r2, sp, #4
  4010fa:	a902      	add	r1, sp, #8
  4010fc:	a803      	add	r0, sp, #12
  4010fe:	4c22      	ldr	r4, [pc, #136]	; (401188 <ili9488_draw_filled_rectangle+0xa4>)
  401100:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9488_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  401102:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  401106:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  40110a:	9b00      	ldr	r3, [sp, #0]
  40110c:	3301      	adds	r3, #1
  40110e:	1a5b      	subs	r3, r3, r1
  401110:	9a01      	ldr	r2, [sp, #4]
  401112:	3201      	adds	r2, #1
  401114:	1a12      	subs	r2, r2, r0
  401116:	b29b      	uxth	r3, r3
  401118:	b292      	uxth	r2, r2
  40111a:	4c1c      	ldr	r4, [pc, #112]	; (40118c <ili9488_draw_filled_rectangle+0xa8>)
  40111c:	47a0      	blx	r4

	/* Prepare to write in GRAM */
	ili9488_write_ram_prepare();
  40111e:	4b1c      	ldr	r3, [pc, #112]	; (401190 <ili9488_draw_filled_rectangle+0xac>)
  401120:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  401122:	9903      	ldr	r1, [sp, #12]
  401124:	9d01      	ldr	r5, [sp, #4]
  401126:	1a69      	subs	r1, r5, r1
  401128:	9d00      	ldr	r5, [sp, #0]
  40112a:	3501      	adds	r5, #1
  40112c:	9b02      	ldr	r3, [sp, #8]
  40112e:	1aed      	subs	r5, r5, r3
  401130:	fb01 5505 	mla	r5, r1, r5, r5
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  401134:	4b17      	ldr	r3, [pc, #92]	; (401194 <ili9488_draw_filled_rectangle+0xb0>)
  401136:	fba3 2305 	umull	r2, r3, r3, r5
  40113a:	0a1b      	lsrs	r3, r3, #8
	while (blocks--) {
  40113c:	b163      	cbz	r3, 401158 <ili9488_draw_filled_rectangle+0x74>
  40113e:	1e5c      	subs	r4, r3, #1
		ili9488_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE * LCD_DATA_COLOR_UNIT);
  401140:	f8df 8058 	ldr.w	r8, [pc, #88]	; 40119c <ili9488_draw_filled_rectangle+0xb8>
  401144:	f44f 7770 	mov.w	r7, #960	; 0x3c0
  401148:	4e13      	ldr	r6, [pc, #76]	; (401198 <ili9488_draw_filled_rectangle+0xb4>)
  40114a:	4639      	mov	r1, r7
  40114c:	4640      	mov	r0, r8
  40114e:	47b0      	blx	r6
	while (blocks--) {
  401150:	3c01      	subs	r4, #1
  401152:	f1b4 3fff 	cmp.w	r4, #4294967295
  401156:	d1f8      	bne.n	40114a <ili9488_draw_filled_rectangle+0x66>
	}

	/* Send remaining pixels */
	ili9488_write_ram_buffer(g_ul_pixel_cache, (size % LCD_DATA_CACHE_SIZE) * LCD_DATA_COLOR_UNIT);
  401158:	490e      	ldr	r1, [pc, #56]	; (401194 <ili9488_draw_filled_rectangle+0xb0>)
  40115a:	fba1 3105 	umull	r3, r1, r1, r5
  40115e:	0a09      	lsrs	r1, r1, #8
  401160:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  401164:	eba5 1181 	sub.w	r1, r5, r1, lsl #6
  401168:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  40116c:	480b      	ldr	r0, [pc, #44]	; (40119c <ili9488_draw_filled_rectangle+0xb8>)
  40116e:	4b0a      	ldr	r3, [pc, #40]	; (401198 <ili9488_draw_filled_rectangle+0xb4>)
  401170:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9488_set_window(0, 0, ILI9488_LCD_WIDTH, ILI9488_LCD_HEIGHT);
  401172:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  401176:	f44f 72a0 	mov.w	r2, #320	; 0x140
  40117a:	2100      	movs	r1, #0
  40117c:	4608      	mov	r0, r1
  40117e:	4c03      	ldr	r4, [pc, #12]	; (40118c <ili9488_draw_filled_rectangle+0xa8>)
  401180:	47a0      	blx	r4

}
  401182:	b004      	add	sp, #16
  401184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401188:	00400c71 	.word	0x00400c71
  40118c:	00400e01 	.word	0x00400e01
  401190:	00400cc9 	.word	0x00400cc9
  401194:	cccccccd 	.word	0xcccccccd
  401198:	00400d79 	.word	0x00400d79
  40119c:	204009dc 	.word	0x204009dc

004011a0 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  4011a0:	6301      	str	r1, [r0, #48]	; 0x30
  4011a2:	4770      	bx	lr

004011a4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4011a4:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4011a6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4011aa:	d03a      	beq.n	401222 <pio_set_peripheral+0x7e>
  4011ac:	d813      	bhi.n	4011d6 <pio_set_peripheral+0x32>
  4011ae:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4011b2:	d025      	beq.n	401200 <pio_set_peripheral+0x5c>
  4011b4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4011b8:	d10a      	bne.n	4011d0 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011ba:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4011bc:	4313      	orrs	r3, r2
  4011be:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011c0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4011c2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4011c4:	400b      	ands	r3, r1
  4011c6:	ea23 0302 	bic.w	r3, r3, r2
  4011ca:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4011cc:	6042      	str	r2, [r0, #4]
  4011ce:	4770      	bx	lr
	switch (ul_type) {
  4011d0:	2900      	cmp	r1, #0
  4011d2:	d1fb      	bne.n	4011cc <pio_set_peripheral+0x28>
  4011d4:	4770      	bx	lr
  4011d6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4011da:	d021      	beq.n	401220 <pio_set_peripheral+0x7c>
  4011dc:	d809      	bhi.n	4011f2 <pio_set_peripheral+0x4e>
  4011de:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4011e2:	d1f3      	bne.n	4011cc <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011e4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4011e6:	4313      	orrs	r3, r2
  4011e8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4011ea:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4011ec:	4313      	orrs	r3, r2
  4011ee:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4011f0:	e7ec      	b.n	4011cc <pio_set_peripheral+0x28>
	switch (ul_type) {
  4011f2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4011f6:	d013      	beq.n	401220 <pio_set_peripheral+0x7c>
  4011f8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4011fc:	d010      	beq.n	401220 <pio_set_peripheral+0x7c>
  4011fe:	e7e5      	b.n	4011cc <pio_set_peripheral+0x28>
{
  401200:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  401202:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401204:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401206:	43d3      	mvns	r3, r2
  401208:	4021      	ands	r1, r4
  40120a:	461c      	mov	r4, r3
  40120c:	4019      	ands	r1, r3
  40120e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401210:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401212:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401214:	400b      	ands	r3, r1
  401216:	4023      	ands	r3, r4
  401218:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  40121a:	6042      	str	r2, [r0, #4]
}
  40121c:	f85d 4b04 	ldr.w	r4, [sp], #4
  401220:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  401222:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401224:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401226:	400b      	ands	r3, r1
  401228:	ea23 0302 	bic.w	r3, r3, r2
  40122c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40122e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401230:	4313      	orrs	r3, r2
  401232:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401234:	e7ca      	b.n	4011cc <pio_set_peripheral+0x28>

00401236 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401236:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401238:	f012 0f01 	tst.w	r2, #1
  40123c:	d10d      	bne.n	40125a <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  40123e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401240:	f012 0f0a 	tst.w	r2, #10
  401244:	d00b      	beq.n	40125e <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  401246:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401248:	f012 0f02 	tst.w	r2, #2
  40124c:	d109      	bne.n	401262 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40124e:	f012 0f08 	tst.w	r2, #8
  401252:	d008      	beq.n	401266 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401254:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  401258:	e005      	b.n	401266 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  40125a:	6641      	str	r1, [r0, #100]	; 0x64
  40125c:	e7f0      	b.n	401240 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  40125e:	6241      	str	r1, [r0, #36]	; 0x24
  401260:	e7f2      	b.n	401248 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  401262:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401266:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401268:	6001      	str	r1, [r0, #0]
  40126a:	4770      	bx	lr

0040126c <pio_set_output>:
{
  40126c:	b410      	push	{r4}
  40126e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401270:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401272:	b94c      	cbnz	r4, 401288 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401274:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401276:	b14b      	cbz	r3, 40128c <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401278:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40127a:	b94a      	cbnz	r2, 401290 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40127c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40127e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401280:	6001      	str	r1, [r0, #0]
}
  401282:	f85d 4b04 	ldr.w	r4, [sp], #4
  401286:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401288:	6641      	str	r1, [r0, #100]	; 0x64
  40128a:	e7f4      	b.n	401276 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40128c:	6541      	str	r1, [r0, #84]	; 0x54
  40128e:	e7f4      	b.n	40127a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401290:	6301      	str	r1, [r0, #48]	; 0x30
  401292:	e7f4      	b.n	40127e <pio_set_output+0x12>

00401294 <pio_configure>:
{
  401294:	b570      	push	{r4, r5, r6, lr}
  401296:	b082      	sub	sp, #8
  401298:	4605      	mov	r5, r0
  40129a:	4616      	mov	r6, r2
  40129c:	461c      	mov	r4, r3
	switch (ul_type) {
  40129e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4012a2:	d014      	beq.n	4012ce <pio_configure+0x3a>
  4012a4:	d90a      	bls.n	4012bc <pio_configure+0x28>
  4012a6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4012aa:	d024      	beq.n	4012f6 <pio_configure+0x62>
  4012ac:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4012b0:	d021      	beq.n	4012f6 <pio_configure+0x62>
  4012b2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4012b6:	d017      	beq.n	4012e8 <pio_configure+0x54>
		return 0;
  4012b8:	2000      	movs	r0, #0
  4012ba:	e01a      	b.n	4012f2 <pio_configure+0x5e>
	switch (ul_type) {
  4012bc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4012c0:	d005      	beq.n	4012ce <pio_configure+0x3a>
  4012c2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4012c6:	d002      	beq.n	4012ce <pio_configure+0x3a>
  4012c8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4012cc:	d1f4      	bne.n	4012b8 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4012ce:	4632      	mov	r2, r6
  4012d0:	4628      	mov	r0, r5
  4012d2:	4b11      	ldr	r3, [pc, #68]	; (401318 <pio_configure+0x84>)
  4012d4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4012d6:	f014 0f01 	tst.w	r4, #1
  4012da:	d102      	bne.n	4012e2 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  4012dc:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  4012de:	2001      	movs	r0, #1
  4012e0:	e007      	b.n	4012f2 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  4012e2:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  4012e4:	2001      	movs	r0, #1
  4012e6:	e004      	b.n	4012f2 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4012e8:	461a      	mov	r2, r3
  4012ea:	4631      	mov	r1, r6
  4012ec:	4b0b      	ldr	r3, [pc, #44]	; (40131c <pio_configure+0x88>)
  4012ee:	4798      	blx	r3
	return 1;
  4012f0:	2001      	movs	r0, #1
}
  4012f2:	b002      	add	sp, #8
  4012f4:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4012f6:	f004 0301 	and.w	r3, r4, #1
  4012fa:	9300      	str	r3, [sp, #0]
  4012fc:	f3c4 0380 	ubfx	r3, r4, #2, #1
  401300:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401304:	bf14      	ite	ne
  401306:	2200      	movne	r2, #0
  401308:	2201      	moveq	r2, #1
  40130a:	4631      	mov	r1, r6
  40130c:	4628      	mov	r0, r5
  40130e:	4c04      	ldr	r4, [pc, #16]	; (401320 <pio_configure+0x8c>)
  401310:	47a0      	blx	r4
	return 1;
  401312:	2001      	movs	r0, #1
		break;
  401314:	e7ed      	b.n	4012f2 <pio_configure+0x5e>
  401316:	bf00      	nop
  401318:	004011a5 	.word	0x004011a5
  40131c:	00401237 	.word	0x00401237
  401320:	0040126d 	.word	0x0040126d

00401324 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401324:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401326:	4770      	bx	lr

00401328 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401328:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40132a:	4770      	bx	lr

0040132c <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40132c:	4b05      	ldr	r3, [pc, #20]	; (401344 <pio_set_pin_high+0x18>)
  40132e:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  401332:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401334:	f000 001f 	and.w	r0, r0, #31
  401338:	2201      	movs	r2, #1
  40133a:	fa02 f000 	lsl.w	r0, r2, r0
  40133e:	6318      	str	r0, [r3, #48]	; 0x30
  401340:	4770      	bx	lr
  401342:	bf00      	nop
  401344:	00200707 	.word	0x00200707

00401348 <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401348:	4b05      	ldr	r3, [pc, #20]	; (401360 <pio_set_pin_low+0x18>)
  40134a:	eb03 1350 	add.w	r3, r3, r0, lsr #5
  40134e:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401350:	f000 001f 	and.w	r0, r0, #31
  401354:	2201      	movs	r2, #1
  401356:	fa02 f000 	lsl.w	r0, r2, r0
  40135a:	6358      	str	r0, [r3, #52]	; 0x34
  40135c:	4770      	bx	lr
  40135e:	bf00      	nop
  401360:	00200707 	.word	0x00200707

00401364 <pio_configure_pin>:
{
  401364:	b570      	push	{r4, r5, r6, lr}
  401366:	b082      	sub	sp, #8
  401368:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40136a:	4c46      	ldr	r4, [pc, #280]	; (401484 <pio_configure_pin+0x120>)
  40136c:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  401370:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  401372:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  401376:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40137a:	d059      	beq.n	401430 <pio_configure_pin+0xcc>
  40137c:	d80a      	bhi.n	401394 <pio_configure_pin+0x30>
  40137e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401382:	d02f      	beq.n	4013e4 <pio_configure_pin+0x80>
  401384:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401388:	d03f      	beq.n	40140a <pio_configure_pin+0xa6>
  40138a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40138e:	d016      	beq.n	4013be <pio_configure_pin+0x5a>
		return 0;
  401390:	2000      	movs	r0, #0
  401392:	e012      	b.n	4013ba <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  401394:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401398:	d05d      	beq.n	401456 <pio_configure_pin+0xf2>
  40139a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40139e:	d05a      	beq.n	401456 <pio_configure_pin+0xf2>
  4013a0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4013a4:	d1f4      	bne.n	401390 <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4013a6:	f000 011f 	and.w	r1, r0, #31
  4013aa:	2601      	movs	r6, #1
  4013ac:	462a      	mov	r2, r5
  4013ae:	fa06 f101 	lsl.w	r1, r6, r1
  4013b2:	4620      	mov	r0, r4
  4013b4:	4b34      	ldr	r3, [pc, #208]	; (401488 <pio_configure_pin+0x124>)
  4013b6:	4798      	blx	r3
	return 1;
  4013b8:	4630      	mov	r0, r6
}
  4013ba:	b002      	add	sp, #8
  4013bc:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4013be:	f000 001f 	and.w	r0, r0, #31
  4013c2:	2601      	movs	r6, #1
  4013c4:	4086      	lsls	r6, r0
  4013c6:	4632      	mov	r2, r6
  4013c8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4013cc:	4620      	mov	r0, r4
  4013ce:	4b2f      	ldr	r3, [pc, #188]	; (40148c <pio_configure_pin+0x128>)
  4013d0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4013d2:	f015 0f01 	tst.w	r5, #1
  4013d6:	d102      	bne.n	4013de <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  4013d8:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4013da:	2001      	movs	r0, #1
  4013dc:	e7ed      	b.n	4013ba <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4013de:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  4013e0:	2001      	movs	r0, #1
  4013e2:	e7ea      	b.n	4013ba <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4013e4:	f000 001f 	and.w	r0, r0, #31
  4013e8:	2601      	movs	r6, #1
  4013ea:	4086      	lsls	r6, r0
  4013ec:	4632      	mov	r2, r6
  4013ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4013f2:	4620      	mov	r0, r4
  4013f4:	4b25      	ldr	r3, [pc, #148]	; (40148c <pio_configure_pin+0x128>)
  4013f6:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4013f8:	f015 0f01 	tst.w	r5, #1
  4013fc:	d102      	bne.n	401404 <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  4013fe:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  401400:	2001      	movs	r0, #1
  401402:	e7da      	b.n	4013ba <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401404:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401406:	2001      	movs	r0, #1
  401408:	e7d7      	b.n	4013ba <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40140a:	f000 001f 	and.w	r0, r0, #31
  40140e:	2601      	movs	r6, #1
  401410:	4086      	lsls	r6, r0
  401412:	4632      	mov	r2, r6
  401414:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401418:	4620      	mov	r0, r4
  40141a:	4b1c      	ldr	r3, [pc, #112]	; (40148c <pio_configure_pin+0x128>)
  40141c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40141e:	f015 0f01 	tst.w	r5, #1
  401422:	d102      	bne.n	40142a <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  401424:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  401426:	2001      	movs	r0, #1
  401428:	e7c7      	b.n	4013ba <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  40142a:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  40142c:	2001      	movs	r0, #1
  40142e:	e7c4      	b.n	4013ba <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401430:	f000 001f 	and.w	r0, r0, #31
  401434:	2601      	movs	r6, #1
  401436:	4086      	lsls	r6, r0
  401438:	4632      	mov	r2, r6
  40143a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40143e:	4620      	mov	r0, r4
  401440:	4b12      	ldr	r3, [pc, #72]	; (40148c <pio_configure_pin+0x128>)
  401442:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401444:	f015 0f01 	tst.w	r5, #1
  401448:	d102      	bne.n	401450 <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  40144a:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  40144c:	2001      	movs	r0, #1
  40144e:	e7b4      	b.n	4013ba <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  401450:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  401452:	2001      	movs	r0, #1
  401454:	e7b1      	b.n	4013ba <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401456:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40145a:	f000 011f 	and.w	r1, r0, #31
  40145e:	2601      	movs	r6, #1
  401460:	ea05 0306 	and.w	r3, r5, r6
  401464:	9300      	str	r3, [sp, #0]
  401466:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40146a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40146e:	bf14      	ite	ne
  401470:	2200      	movne	r2, #0
  401472:	2201      	moveq	r2, #1
  401474:	fa06 f101 	lsl.w	r1, r6, r1
  401478:	4620      	mov	r0, r4
  40147a:	4c05      	ldr	r4, [pc, #20]	; (401490 <pio_configure_pin+0x12c>)
  40147c:	47a0      	blx	r4
	return 1;
  40147e:	4630      	mov	r0, r6
		break;
  401480:	e79b      	b.n	4013ba <pio_configure_pin+0x56>
  401482:	bf00      	nop
  401484:	00200707 	.word	0x00200707
  401488:	00401237 	.word	0x00401237
  40148c:	004011a5 	.word	0x004011a5
  401490:	0040126d 	.word	0x0040126d

00401494 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401498:	4604      	mov	r4, r0
  40149a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40149c:	4b0e      	ldr	r3, [pc, #56]	; (4014d8 <pio_handler_process+0x44>)
  40149e:	4798      	blx	r3
  4014a0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4014a2:	4620      	mov	r0, r4
  4014a4:	4b0d      	ldr	r3, [pc, #52]	; (4014dc <pio_handler_process+0x48>)
  4014a6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4014a8:	4005      	ands	r5, r0
  4014aa:	d013      	beq.n	4014d4 <pio_handler_process+0x40>
  4014ac:	4c0c      	ldr	r4, [pc, #48]	; (4014e0 <pio_handler_process+0x4c>)
  4014ae:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4014b2:	e003      	b.n	4014bc <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4014b4:	42b4      	cmp	r4, r6
  4014b6:	d00d      	beq.n	4014d4 <pio_handler_process+0x40>
  4014b8:	3410      	adds	r4, #16
		while (status != 0) {
  4014ba:	b15d      	cbz	r5, 4014d4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4014bc:	6820      	ldr	r0, [r4, #0]
  4014be:	4540      	cmp	r0, r8
  4014c0:	d1f8      	bne.n	4014b4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4014c2:	6861      	ldr	r1, [r4, #4]
  4014c4:	4229      	tst	r1, r5
  4014c6:	d0f5      	beq.n	4014b4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4014c8:	68e3      	ldr	r3, [r4, #12]
  4014ca:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4014cc:	6863      	ldr	r3, [r4, #4]
  4014ce:	ea25 0503 	bic.w	r5, r5, r3
  4014d2:	e7ef      	b.n	4014b4 <pio_handler_process+0x20>
  4014d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014d8:	00401325 	.word	0x00401325
  4014dc:	00401329 	.word	0x00401329
  4014e0:	20400d9c 	.word	0x20400d9c

004014e4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4014e4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4014e6:	210a      	movs	r1, #10
  4014e8:	4801      	ldr	r0, [pc, #4]	; (4014f0 <PIOA_Handler+0xc>)
  4014ea:	4b02      	ldr	r3, [pc, #8]	; (4014f4 <PIOA_Handler+0x10>)
  4014ec:	4798      	blx	r3
  4014ee:	bd08      	pop	{r3, pc}
  4014f0:	400e0e00 	.word	0x400e0e00
  4014f4:	00401495 	.word	0x00401495

004014f8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4014f8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4014fa:	210b      	movs	r1, #11
  4014fc:	4801      	ldr	r0, [pc, #4]	; (401504 <PIOB_Handler+0xc>)
  4014fe:	4b02      	ldr	r3, [pc, #8]	; (401508 <PIOB_Handler+0x10>)
  401500:	4798      	blx	r3
  401502:	bd08      	pop	{r3, pc}
  401504:	400e1000 	.word	0x400e1000
  401508:	00401495 	.word	0x00401495

0040150c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40150c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40150e:	210c      	movs	r1, #12
  401510:	4801      	ldr	r0, [pc, #4]	; (401518 <PIOC_Handler+0xc>)
  401512:	4b02      	ldr	r3, [pc, #8]	; (40151c <PIOC_Handler+0x10>)
  401514:	4798      	blx	r3
  401516:	bd08      	pop	{r3, pc}
  401518:	400e1200 	.word	0x400e1200
  40151c:	00401495 	.word	0x00401495

00401520 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401520:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  401522:	2110      	movs	r1, #16
  401524:	4801      	ldr	r0, [pc, #4]	; (40152c <PIOD_Handler+0xc>)
  401526:	4b02      	ldr	r3, [pc, #8]	; (401530 <PIOD_Handler+0x10>)
  401528:	4798      	blx	r3
  40152a:	bd08      	pop	{r3, pc}
  40152c:	400e1400 	.word	0x400e1400
  401530:	00401495 	.word	0x00401495

00401534 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401534:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401536:	2111      	movs	r1, #17
  401538:	4801      	ldr	r0, [pc, #4]	; (401540 <PIOE_Handler+0xc>)
  40153a:	4b02      	ldr	r3, [pc, #8]	; (401544 <PIOE_Handler+0x10>)
  40153c:	4798      	blx	r3
  40153e:	bd08      	pop	{r3, pc}
  401540:	400e1600 	.word	0x400e1600
  401544:	00401495 	.word	0x00401495

00401548 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401548:	2803      	cmp	r0, #3
  40154a:	d011      	beq.n	401570 <pmc_mck_set_division+0x28>
  40154c:	2804      	cmp	r0, #4
  40154e:	d012      	beq.n	401576 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401550:	2802      	cmp	r0, #2
  401552:	bf0c      	ite	eq
  401554:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401558:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40155a:	4a08      	ldr	r2, [pc, #32]	; (40157c <pmc_mck_set_division+0x34>)
  40155c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40155e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401562:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401564:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401566:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401568:	f013 0f08 	tst.w	r3, #8
  40156c:	d0fb      	beq.n	401566 <pmc_mck_set_division+0x1e>
}
  40156e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401570:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401574:	e7f1      	b.n	40155a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401576:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  40157a:	e7ee      	b.n	40155a <pmc_mck_set_division+0x12>
  40157c:	400e0600 	.word	0x400e0600

00401580 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401580:	4a17      	ldr	r2, [pc, #92]	; (4015e0 <pmc_switch_mck_to_pllack+0x60>)
  401582:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401584:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401588:	4318      	orrs	r0, r3
  40158a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40158c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40158e:	f013 0f08 	tst.w	r3, #8
  401592:	d10a      	bne.n	4015aa <pmc_switch_mck_to_pllack+0x2a>
  401594:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401598:	4911      	ldr	r1, [pc, #68]	; (4015e0 <pmc_switch_mck_to_pllack+0x60>)
  40159a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40159c:	f012 0f08 	tst.w	r2, #8
  4015a0:	d103      	bne.n	4015aa <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4015a2:	3b01      	subs	r3, #1
  4015a4:	d1f9      	bne.n	40159a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4015a6:	2001      	movs	r0, #1
  4015a8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4015aa:	4a0d      	ldr	r2, [pc, #52]	; (4015e0 <pmc_switch_mck_to_pllack+0x60>)
  4015ac:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4015ae:	f023 0303 	bic.w	r3, r3, #3
  4015b2:	f043 0302 	orr.w	r3, r3, #2
  4015b6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4015b8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4015ba:	f013 0f08 	tst.w	r3, #8
  4015be:	d10a      	bne.n	4015d6 <pmc_switch_mck_to_pllack+0x56>
  4015c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4015c4:	4906      	ldr	r1, [pc, #24]	; (4015e0 <pmc_switch_mck_to_pllack+0x60>)
  4015c6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4015c8:	f012 0f08 	tst.w	r2, #8
  4015cc:	d105      	bne.n	4015da <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4015ce:	3b01      	subs	r3, #1
  4015d0:	d1f9      	bne.n	4015c6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4015d2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4015d4:	4770      	bx	lr
	return 0;
  4015d6:	2000      	movs	r0, #0
  4015d8:	4770      	bx	lr
  4015da:	2000      	movs	r0, #0
  4015dc:	4770      	bx	lr
  4015de:	bf00      	nop
  4015e0:	400e0600 	.word	0x400e0600

004015e4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4015e4:	b9a0      	cbnz	r0, 401610 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4015e6:	480e      	ldr	r0, [pc, #56]	; (401620 <pmc_switch_mainck_to_xtal+0x3c>)
  4015e8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4015ea:	0209      	lsls	r1, r1, #8
  4015ec:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4015ee:	4a0d      	ldr	r2, [pc, #52]	; (401624 <pmc_switch_mainck_to_xtal+0x40>)
  4015f0:	401a      	ands	r2, r3
  4015f2:	4b0d      	ldr	r3, [pc, #52]	; (401628 <pmc_switch_mainck_to_xtal+0x44>)
  4015f4:	4313      	orrs	r3, r2
  4015f6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4015f8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4015fa:	4602      	mov	r2, r0
  4015fc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4015fe:	f013 0f01 	tst.w	r3, #1
  401602:	d0fb      	beq.n	4015fc <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401604:	4a06      	ldr	r2, [pc, #24]	; (401620 <pmc_switch_mainck_to_xtal+0x3c>)
  401606:	6a11      	ldr	r1, [r2, #32]
  401608:	4b08      	ldr	r3, [pc, #32]	; (40162c <pmc_switch_mainck_to_xtal+0x48>)
  40160a:	430b      	orrs	r3, r1
  40160c:	6213      	str	r3, [r2, #32]
  40160e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401610:	4903      	ldr	r1, [pc, #12]	; (401620 <pmc_switch_mainck_to_xtal+0x3c>)
  401612:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401614:	4a06      	ldr	r2, [pc, #24]	; (401630 <pmc_switch_mainck_to_xtal+0x4c>)
  401616:	401a      	ands	r2, r3
  401618:	4b06      	ldr	r3, [pc, #24]	; (401634 <pmc_switch_mainck_to_xtal+0x50>)
  40161a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40161c:	620b      	str	r3, [r1, #32]
  40161e:	4770      	bx	lr
  401620:	400e0600 	.word	0x400e0600
  401624:	ffc8fffc 	.word	0xffc8fffc
  401628:	00370001 	.word	0x00370001
  40162c:	01370000 	.word	0x01370000
  401630:	fec8fffc 	.word	0xfec8fffc
  401634:	01370002 	.word	0x01370002

00401638 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401638:	4b02      	ldr	r3, [pc, #8]	; (401644 <pmc_osc_is_ready_mainck+0xc>)
  40163a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40163c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401640:	4770      	bx	lr
  401642:	bf00      	nop
  401644:	400e0600 	.word	0x400e0600

00401648 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401648:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40164c:	4b01      	ldr	r3, [pc, #4]	; (401654 <pmc_disable_pllack+0xc>)
  40164e:	629a      	str	r2, [r3, #40]	; 0x28
  401650:	4770      	bx	lr
  401652:	bf00      	nop
  401654:	400e0600 	.word	0x400e0600

00401658 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401658:	4b02      	ldr	r3, [pc, #8]	; (401664 <pmc_is_locked_pllack+0xc>)
  40165a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40165c:	f000 0002 	and.w	r0, r0, #2
  401660:	4770      	bx	lr
  401662:	bf00      	nop
  401664:	400e0600 	.word	0x400e0600

00401668 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  401668:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  40166c:	4b05      	ldr	r3, [pc, #20]	; (401684 <pmc_enable_periph_clk+0x1c>)
  40166e:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  401672:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  401676:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  40167a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  40167e:	2000      	movs	r0, #0
  401680:	4770      	bx	lr
  401682:	bf00      	nop
  401684:	400e0600 	.word	0x400e0600

00401688 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  401688:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40168a:	4b07      	ldr	r3, [pc, #28]	; (4016a8 <spi_enable_clock+0x20>)
  40168c:	4298      	cmp	r0, r3
  40168e:	d003      	beq.n	401698 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  401690:	4b06      	ldr	r3, [pc, #24]	; (4016ac <spi_enable_clock+0x24>)
  401692:	4298      	cmp	r0, r3
  401694:	d004      	beq.n	4016a0 <spi_enable_clock+0x18>
  401696:	bd08      	pop	{r3, pc}
  401698:	2015      	movs	r0, #21
  40169a:	4b05      	ldr	r3, [pc, #20]	; (4016b0 <spi_enable_clock+0x28>)
  40169c:	4798      	blx	r3
  40169e:	bd08      	pop	{r3, pc}
  4016a0:	202a      	movs	r0, #42	; 0x2a
  4016a2:	4b03      	ldr	r3, [pc, #12]	; (4016b0 <spi_enable_clock+0x28>)
  4016a4:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4016a6:	e7f6      	b.n	401696 <spi_enable_clock+0xe>
  4016a8:	40008000 	.word	0x40008000
  4016ac:	40058000 	.word	0x40058000
  4016b0:	00401669 	.word	0x00401669

004016b4 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4016b4:	6843      	ldr	r3, [r0, #4]
  4016b6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4016ba:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4016bc:	6843      	ldr	r3, [r0, #4]
  4016be:	0409      	lsls	r1, r1, #16
  4016c0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4016c4:	4319      	orrs	r1, r3
  4016c6:	6041      	str	r1, [r0, #4]
  4016c8:	4770      	bx	lr

004016ca <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4016ca:	6843      	ldr	r3, [r0, #4]
  4016cc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4016d0:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4016d2:	6843      	ldr	r3, [r0, #4]
  4016d4:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4016d8:	6041      	str	r1, [r0, #4]
  4016da:	4770      	bx	lr

004016dc <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4016dc:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4016de:	f643 2499 	movw	r4, #15001	; 0x3a99
  4016e2:	6905      	ldr	r5, [r0, #16]
  4016e4:	f015 0f02 	tst.w	r5, #2
  4016e8:	d103      	bne.n	4016f2 <spi_write+0x16>
		if (!timeout--) {
  4016ea:	3c01      	subs	r4, #1
  4016ec:	d1f9      	bne.n	4016e2 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4016ee:	2001      	movs	r0, #1
  4016f0:	e00c      	b.n	40170c <spi_write+0x30>
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4016f2:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4016f4:	f014 0f02 	tst.w	r4, #2
  4016f8:	d006      	beq.n	401708 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4016fa:	0412      	lsls	r2, r2, #16
  4016fc:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  401700:	4311      	orrs	r1, r2
		if (uc_last) {
  401702:	b10b      	cbz	r3, 401708 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  401704:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  401708:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40170a:	2000      	movs	r0, #0
}
  40170c:	bc30      	pop	{r4, r5}
  40170e:	4770      	bx	lr

00401710 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  401710:	b932      	cbnz	r2, 401720 <spi_set_clock_polarity+0x10>
  401712:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  401716:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401718:	f023 0301 	bic.w	r3, r3, #1
  40171c:	6303      	str	r3, [r0, #48]	; 0x30
  40171e:	4770      	bx	lr
  401720:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  401724:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401726:	f043 0301 	orr.w	r3, r3, #1
  40172a:	6303      	str	r3, [r0, #48]	; 0x30
  40172c:	4770      	bx	lr

0040172e <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  40172e:	b932      	cbnz	r2, 40173e <spi_set_clock_phase+0x10>
  401730:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  401734:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401736:	f023 0302 	bic.w	r3, r3, #2
  40173a:	6303      	str	r3, [r0, #48]	; 0x30
  40173c:	4770      	bx	lr
  40173e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  401742:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401744:	f043 0302 	orr.w	r3, r3, #2
  401748:	6303      	str	r3, [r0, #48]	; 0x30
  40174a:	4770      	bx	lr

0040174c <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40174c:	2a04      	cmp	r2, #4
  40174e:	d003      	beq.n	401758 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  401750:	b16a      	cbz	r2, 40176e <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  401752:	2a08      	cmp	r2, #8
  401754:	d016      	beq.n	401784 <spi_configure_cs_behavior+0x38>
  401756:	4770      	bx	lr
  401758:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40175c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40175e:	f023 0308 	bic.w	r3, r3, #8
  401762:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  401764:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401766:	f043 0304 	orr.w	r3, r3, #4
  40176a:	6303      	str	r3, [r0, #48]	; 0x30
  40176c:	4770      	bx	lr
  40176e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  401772:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401774:	f023 0308 	bic.w	r3, r3, #8
  401778:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40177a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40177c:	f023 0304 	bic.w	r3, r3, #4
  401780:	6303      	str	r3, [r0, #48]	; 0x30
  401782:	4770      	bx	lr
  401784:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  401788:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40178a:	f043 0308 	orr.w	r3, r3, #8
  40178e:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  401790:	e7e1      	b.n	401756 <spi_configure_cs_behavior+0xa>

00401792 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  401792:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  401796:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  401798:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40179c:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40179e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4017a0:	431a      	orrs	r2, r3
  4017a2:	630a      	str	r2, [r1, #48]	; 0x30
  4017a4:	4770      	bx	lr

004017a6 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4017a6:	1e43      	subs	r3, r0, #1
  4017a8:	4419      	add	r1, r3
  4017aa:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4017ae:	1e43      	subs	r3, r0, #1
  4017b0:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4017b2:	bf94      	ite	ls
  4017b4:	b200      	sxthls	r0, r0
		return -1;
  4017b6:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4017ba:	4770      	bx	lr

004017bc <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  4017bc:	b17a      	cbz	r2, 4017de <spi_set_baudrate_div+0x22>
{
  4017be:	b410      	push	{r4}
  4017c0:	4614      	mov	r4, r2
  4017c2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4017c6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4017c8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4017cc:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4017ce:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4017d0:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4017d4:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4017d6:	2000      	movs	r0, #0
}
  4017d8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4017dc:	4770      	bx	lr
        return -1;
  4017de:	f04f 30ff 	mov.w	r0, #4294967295
  4017e2:	4770      	bx	lr

004017e4 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4017e4:	b410      	push	{r4}
  4017e6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4017ea:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4017ec:	b280      	uxth	r0, r0
  4017ee:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4017f0:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  4017f2:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  4017f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4017fa:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4017fc:	f85d 4b04 	ldr.w	r4, [sp], #4
  401800:	4770      	bx	lr
	...

00401804 <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401804:	4b28      	ldr	r3, [pc, #160]	; (4018a8 <twihs_set_speed+0xa4>)
  401806:	4299      	cmp	r1, r3
  401808:	d84b      	bhi.n	4018a2 <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  40180a:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  40180e:	4299      	cmp	r1, r3
  401810:	d92d      	bls.n	40186e <twihs_set_speed+0x6a>
{
  401812:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401814:	4c25      	ldr	r4, [pc, #148]	; (4018ac <twihs_set_speed+0xa8>)
  401816:	fba4 3402 	umull	r3, r4, r4, r2
  40181a:	0ba4      	lsrs	r4, r4, #14
  40181c:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  40181e:	4b24      	ldr	r3, [pc, #144]	; (4018b0 <twihs_set_speed+0xac>)
  401820:	440b      	add	r3, r1
  401822:	009b      	lsls	r3, r3, #2
  401824:	fbb2 f2f3 	udiv	r2, r2, r3
  401828:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40182a:	2cff      	cmp	r4, #255	; 0xff
  40182c:	d91d      	bls.n	40186a <twihs_set_speed+0x66>
  40182e:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  401830:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  401832:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401834:	2cff      	cmp	r4, #255	; 0xff
  401836:	d901      	bls.n	40183c <twihs_set_speed+0x38>
  401838:	2906      	cmp	r1, #6
  40183a:	d9f9      	bls.n	401830 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40183c:	2aff      	cmp	r2, #255	; 0xff
  40183e:	d907      	bls.n	401850 <twihs_set_speed+0x4c>
  401840:	2906      	cmp	r1, #6
  401842:	d805      	bhi.n	401850 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  401844:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  401846:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401848:	2aff      	cmp	r2, #255	; 0xff
  40184a:	d901      	bls.n	401850 <twihs_set_speed+0x4c>
  40184c:	2906      	cmp	r1, #6
  40184e:	d9f9      	bls.n	401844 <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401850:	0213      	lsls	r3, r2, #8
  401852:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401854:	0409      	lsls	r1, r1, #16
  401856:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  40185a:	430b      	orrs	r3, r1
  40185c:	b2e4      	uxtb	r4, r4
  40185e:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  401860:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  401862:	2000      	movs	r0, #0
}
  401864:	f85d 4b04 	ldr.w	r4, [sp], #4
  401868:	4770      	bx	lr
	uint32_t ckdiv = 0;
  40186a:	2100      	movs	r1, #0
  40186c:	e7e6      	b.n	40183c <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  40186e:	0049      	lsls	r1, r1, #1
  401870:	fbb2 f2f1 	udiv	r2, r2, r1
  401874:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401876:	2aff      	cmp	r2, #255	; 0xff
  401878:	d911      	bls.n	40189e <twihs_set_speed+0x9a>
  40187a:	2300      	movs	r3, #0
			ckdiv++;
  40187c:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  40187e:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401880:	2aff      	cmp	r2, #255	; 0xff
  401882:	d901      	bls.n	401888 <twihs_set_speed+0x84>
  401884:	2b06      	cmp	r3, #6
  401886:	d9f9      	bls.n	40187c <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401888:	0211      	lsls	r1, r2, #8
  40188a:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  40188c:	041b      	lsls	r3, r3, #16
  40188e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401892:	430b      	orrs	r3, r1
  401894:	b2d2      	uxtb	r2, r2
  401896:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  401898:	6102      	str	r2, [r0, #16]
	return PASS;
  40189a:	2000      	movs	r0, #0
  40189c:	4770      	bx	lr
	uint32_t ckdiv = 0;
  40189e:	2300      	movs	r3, #0
  4018a0:	e7f2      	b.n	401888 <twihs_set_speed+0x84>
		return FAIL;
  4018a2:	2001      	movs	r0, #1
  4018a4:	4770      	bx	lr
  4018a6:	bf00      	nop
  4018a8:	00061a80 	.word	0x00061a80
  4018ac:	057619f1 	.word	0x057619f1
  4018b0:	3ffd1200 	.word	0x3ffd1200

004018b4 <twihs_master_init>:
{
  4018b4:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  4018b6:	f04f 32ff 	mov.w	r2, #4294967295
  4018ba:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  4018bc:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  4018be:	2280      	movs	r2, #128	; 0x80
  4018c0:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  4018c2:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4018c4:	2208      	movs	r2, #8
  4018c6:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4018c8:	2220      	movs	r2, #32
  4018ca:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4018cc:	2204      	movs	r2, #4
  4018ce:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4018d0:	680a      	ldr	r2, [r1, #0]
  4018d2:	6849      	ldr	r1, [r1, #4]
  4018d4:	4b03      	ldr	r3, [pc, #12]	; (4018e4 <twihs_master_init+0x30>)
  4018d6:	4798      	blx	r3
}
  4018d8:	2801      	cmp	r0, #1
  4018da:	bf14      	ite	ne
  4018dc:	2000      	movne	r0, #0
  4018de:	2001      	moveq	r0, #1
  4018e0:	bd08      	pop	{r3, pc}
  4018e2:	bf00      	nop
  4018e4:	00401805 	.word	0x00401805

004018e8 <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  4018e8:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  4018ea:	2a00      	cmp	r2, #0
  4018ec:	d04c      	beq.n	401988 <twihs_master_read+0xa0>
{
  4018ee:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  4018f0:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  4018f2:	2600      	movs	r6, #0
  4018f4:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4018f6:	684b      	ldr	r3, [r1, #4]
  4018f8:	021b      	lsls	r3, r3, #8
  4018fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4018fe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  401902:	7c0d      	ldrb	r5, [r1, #16]
  401904:	042d      	lsls	r5, r5, #16
  401906:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  40190a:	432b      	orrs	r3, r5
  40190c:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  40190e:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401910:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  401912:	b15d      	cbz	r5, 40192c <twihs_master_read+0x44>
	val = addr[0];
  401914:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  401916:	2d01      	cmp	r5, #1
  401918:	dd02      	ble.n	401920 <twihs_master_read+0x38>
		val |= addr[1];
  40191a:	784e      	ldrb	r6, [r1, #1]
  40191c:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	if (len > 2) {
  401920:	2d02      	cmp	r5, #2
  401922:	dd04      	ble.n	40192e <twihs_master_read+0x46>
		val |= addr[2];
  401924:	7889      	ldrb	r1, [r1, #2]
  401926:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  40192a:	e000      	b.n	40192e <twihs_master_read+0x46>
		return 0;
  40192c:	2300      	movs	r3, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  40192e:	60c3      	str	r3, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401930:	2301      	movs	r3, #1
  401932:	6003      	str	r3, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401934:	2502      	movs	r5, #2
  401936:	e012      	b.n	40195e <twihs_master_read+0x76>
  401938:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  40193a:	f013 0f02 	tst.w	r3, #2
  40193e:	d01b      	beq.n	401978 <twihs_master_read+0x90>
		*buffer++ = p_twihs->TWIHS_RHR;
  401940:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401942:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401944:	6a03      	ldr	r3, [r0, #32]
  401946:	f013 0f01 	tst.w	r3, #1
  40194a:	d0fb      	beq.n	401944 <twihs_master_read+0x5c>
	p_twihs->TWIHS_SR;
  40194c:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  40194e:	2000      	movs	r0, #0
}
  401950:	bc70      	pop	{r4, r5, r6}
  401952:	4770      	bx	lr
		*buffer++ = p_twihs->TWIHS_RHR;
  401954:	6b03      	ldr	r3, [r0, #48]	; 0x30
  401956:	f804 3b01 	strb.w	r3, [r4], #1
	while (cnt > 0) {
  40195a:	3a01      	subs	r2, #1
  40195c:	d0f2      	beq.n	401944 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  40195e:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401960:	f413 7f80 	tst.w	r3, #256	; 0x100
  401964:	d114      	bne.n	401990 <twihs_master_read+0xa8>
  401966:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  40196a:	2a01      	cmp	r2, #1
  40196c:	d0e4      	beq.n	401938 <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  40196e:	f013 0f02 	tst.w	r3, #2
  401972:	d1ef      	bne.n	401954 <twihs_master_read+0x6c>
	while (cnt > 0) {
  401974:	2a00      	cmp	r2, #0
  401976:	d0e5      	beq.n	401944 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  401978:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  40197a:	f413 7f80 	tst.w	r3, #256	; 0x100
  40197e:	d105      	bne.n	40198c <twihs_master_read+0xa4>
		if (!timeout--) {
  401980:	3901      	subs	r1, #1
  401982:	d1f2      	bne.n	40196a <twihs_master_read+0x82>
			return TWIHS_ERROR_TIMEOUT;
  401984:	2009      	movs	r0, #9
  401986:	e7e3      	b.n	401950 <twihs_master_read+0x68>
		return TWIHS_INVALID_ARGUMENT;
  401988:	2001      	movs	r0, #1
  40198a:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  40198c:	2005      	movs	r0, #5
  40198e:	e7df      	b.n	401950 <twihs_master_read+0x68>
  401990:	2005      	movs	r0, #5
  401992:	e7dd      	b.n	401950 <twihs_master_read+0x68>

00401994 <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  401994:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  401996:	2b00      	cmp	r3, #0
  401998:	d043      	beq.n	401a22 <twihs_master_write+0x8e>
{
  40199a:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  40199c:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  40199e:	2600      	movs	r6, #0
  4019a0:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  4019a2:	7c0a      	ldrb	r2, [r1, #16]
  4019a4:	0412      	lsls	r2, r2, #16
  4019a6:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4019aa:	684d      	ldr	r5, [r1, #4]
  4019ac:	022d      	lsls	r5, r5, #8
  4019ae:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  4019b2:	432a      	orrs	r2, r5
  4019b4:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  4019b6:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4019b8:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  4019ba:	b15d      	cbz	r5, 4019d4 <twihs_master_write+0x40>
	val = addr[0];
  4019bc:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  4019be:	2d01      	cmp	r5, #1
  4019c0:	dd02      	ble.n	4019c8 <twihs_master_write+0x34>
		val |= addr[1];
  4019c2:	784e      	ldrb	r6, [r1, #1]
  4019c4:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  4019c8:	2d02      	cmp	r5, #2
  4019ca:	dd04      	ble.n	4019d6 <twihs_master_write+0x42>
		val |= addr[2];
  4019cc:	7889      	ldrb	r1, [r1, #2]
  4019ce:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  4019d2:	e000      	b.n	4019d6 <twihs_master_write+0x42>
		return 0;
  4019d4:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4019d6:	60c2      	str	r2, [r0, #12]
  4019d8:	e004      	b.n	4019e4 <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  4019da:	f814 2b01 	ldrb.w	r2, [r4], #1
  4019de:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  4019e0:	3b01      	subs	r3, #1
  4019e2:	d00f      	beq.n	401a04 <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  4019e4:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4019e6:	f412 7f80 	tst.w	r2, #256	; 0x100
  4019ea:	d11e      	bne.n	401a2a <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  4019ec:	f012 0f04 	tst.w	r2, #4
  4019f0:	d1f3      	bne.n	4019da <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  4019f2:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4019f4:	f412 7f80 	tst.w	r2, #256	; 0x100
  4019f8:	d115      	bne.n	401a26 <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  4019fa:	f012 0f04 	tst.w	r2, #4
  4019fe:	d1ec      	bne.n	4019da <twihs_master_write+0x46>
	while (cnt > 0) {
  401a00:	2b00      	cmp	r3, #0
  401a02:	d1f6      	bne.n	4019f2 <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  401a04:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401a06:	f413 7f80 	tst.w	r3, #256	; 0x100
  401a0a:	d111      	bne.n	401a30 <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  401a0c:	f013 0f04 	tst.w	r3, #4
  401a10:	d0f8      	beq.n	401a04 <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401a12:	2302      	movs	r3, #2
  401a14:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401a16:	6a03      	ldr	r3, [r0, #32]
  401a18:	f013 0f01 	tst.w	r3, #1
  401a1c:	d0fb      	beq.n	401a16 <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  401a1e:	2000      	movs	r0, #0
  401a20:	e004      	b.n	401a2c <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  401a22:	2001      	movs	r0, #1
  401a24:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401a26:	2005      	movs	r0, #5
  401a28:	e000      	b.n	401a2c <twihs_master_write+0x98>
  401a2a:	2005      	movs	r0, #5
}
  401a2c:	bc70      	pop	{r4, r5, r6}
  401a2e:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  401a30:	2005      	movs	r0, #5
  401a32:	e7fb      	b.n	401a2c <twihs_master_write+0x98>

00401a34 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401a34:	6943      	ldr	r3, [r0, #20]
  401a36:	f013 0f02 	tst.w	r3, #2
  401a3a:	d002      	beq.n	401a42 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401a3c:	61c1      	str	r1, [r0, #28]
	return 0;
  401a3e:	2000      	movs	r0, #0
  401a40:	4770      	bx	lr
		return 1;
  401a42:	2001      	movs	r0, #1
}
  401a44:	4770      	bx	lr

00401a46 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401a46:	6943      	ldr	r3, [r0, #20]
  401a48:	f013 0f01 	tst.w	r3, #1
  401a4c:	d003      	beq.n	401a56 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401a4e:	6983      	ldr	r3, [r0, #24]
  401a50:	700b      	strb	r3, [r1, #0]
	return 0;
  401a52:	2000      	movs	r0, #0
  401a54:	4770      	bx	lr
		return 1;
  401a56:	2001      	movs	r0, #1
}
  401a58:	4770      	bx	lr

00401a5a <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401a5a:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401a5c:	010b      	lsls	r3, r1, #4
  401a5e:	4293      	cmp	r3, r2
  401a60:	d914      	bls.n	401a8c <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401a62:	00c9      	lsls	r1, r1, #3
  401a64:	084b      	lsrs	r3, r1, #1
  401a66:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401a6a:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401a6e:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401a70:	1e5c      	subs	r4, r3, #1
  401a72:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401a76:	428c      	cmp	r4, r1
  401a78:	d901      	bls.n	401a7e <usart_set_async_baudrate+0x24>
		return 1;
  401a7a:	2001      	movs	r0, #1
  401a7c:	e017      	b.n	401aae <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401a7e:	6841      	ldr	r1, [r0, #4]
  401a80:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401a84:	6041      	str	r1, [r0, #4]
  401a86:	e00c      	b.n	401aa2 <usart_set_async_baudrate+0x48>
		return 1;
  401a88:	2001      	movs	r0, #1
  401a8a:	e010      	b.n	401aae <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401a8c:	0859      	lsrs	r1, r3, #1
  401a8e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401a92:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401a96:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401a98:	1e5c      	subs	r4, r3, #1
  401a9a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401a9e:	428c      	cmp	r4, r1
  401aa0:	d8f2      	bhi.n	401a88 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401aa2:	0412      	lsls	r2, r2, #16
  401aa4:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401aa8:	431a      	orrs	r2, r3
  401aaa:	6202      	str	r2, [r0, #32]

	return 0;
  401aac:	2000      	movs	r0, #0
}
  401aae:	f85d 4b04 	ldr.w	r4, [sp], #4
  401ab2:	4770      	bx	lr

00401ab4 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401ab4:	4b08      	ldr	r3, [pc, #32]	; (401ad8 <usart_reset+0x24>)
  401ab6:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401aba:	2300      	movs	r3, #0
  401abc:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401abe:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401ac0:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401ac2:	2388      	movs	r3, #136	; 0x88
  401ac4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401ac6:	2324      	movs	r3, #36	; 0x24
  401ac8:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401aca:	f44f 7380 	mov.w	r3, #256	; 0x100
  401ace:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401ad0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401ad4:	6003      	str	r3, [r0, #0]
  401ad6:	4770      	bx	lr
  401ad8:	55534100 	.word	0x55534100

00401adc <usart_init_rs232>:
{
  401adc:	b570      	push	{r4, r5, r6, lr}
  401ade:	4605      	mov	r5, r0
  401ae0:	460c      	mov	r4, r1
  401ae2:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401ae4:	4b0f      	ldr	r3, [pc, #60]	; (401b24 <usart_init_rs232+0x48>)
  401ae6:	4798      	blx	r3
	ul_reg_val = 0;
  401ae8:	2200      	movs	r2, #0
  401aea:	4b0f      	ldr	r3, [pc, #60]	; (401b28 <usart_init_rs232+0x4c>)
  401aec:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401aee:	b1a4      	cbz	r4, 401b1a <usart_init_rs232+0x3e>
  401af0:	4632      	mov	r2, r6
  401af2:	6821      	ldr	r1, [r4, #0]
  401af4:	4628      	mov	r0, r5
  401af6:	4b0d      	ldr	r3, [pc, #52]	; (401b2c <usart_init_rs232+0x50>)
  401af8:	4798      	blx	r3
  401afa:	4602      	mov	r2, r0
  401afc:	b978      	cbnz	r0, 401b1e <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401afe:	6863      	ldr	r3, [r4, #4]
  401b00:	68a1      	ldr	r1, [r4, #8]
  401b02:	430b      	orrs	r3, r1
  401b04:	6921      	ldr	r1, [r4, #16]
  401b06:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401b08:	68e1      	ldr	r1, [r4, #12]
  401b0a:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401b0c:	4906      	ldr	r1, [pc, #24]	; (401b28 <usart_init_rs232+0x4c>)
  401b0e:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  401b10:	6869      	ldr	r1, [r5, #4]
  401b12:	430b      	orrs	r3, r1
  401b14:	606b      	str	r3, [r5, #4]
}
  401b16:	4610      	mov	r0, r2
  401b18:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401b1a:	2201      	movs	r2, #1
  401b1c:	e7fb      	b.n	401b16 <usart_init_rs232+0x3a>
  401b1e:	2201      	movs	r2, #1
  401b20:	e7f9      	b.n	401b16 <usart_init_rs232+0x3a>
  401b22:	bf00      	nop
  401b24:	00401ab5 	.word	0x00401ab5
  401b28:	20400e0c 	.word	0x20400e0c
  401b2c:	00401a5b 	.word	0x00401a5b

00401b30 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401b30:	2340      	movs	r3, #64	; 0x40
  401b32:	6003      	str	r3, [r0, #0]
  401b34:	4770      	bx	lr

00401b36 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401b36:	2310      	movs	r3, #16
  401b38:	6003      	str	r3, [r0, #0]
  401b3a:	4770      	bx	lr

00401b3c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401b3c:	6943      	ldr	r3, [r0, #20]
  401b3e:	f013 0f02 	tst.w	r3, #2
  401b42:	d004      	beq.n	401b4e <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401b44:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401b48:	61c1      	str	r1, [r0, #28]
	return 0;
  401b4a:	2000      	movs	r0, #0
  401b4c:	4770      	bx	lr
		return 1;
  401b4e:	2001      	movs	r0, #1
}
  401b50:	4770      	bx	lr

00401b52 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401b52:	6943      	ldr	r3, [r0, #20]
  401b54:	f013 0f01 	tst.w	r3, #1
  401b58:	d005      	beq.n	401b66 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401b5a:	6983      	ldr	r3, [r0, #24]
  401b5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401b60:	600b      	str	r3, [r1, #0]
	return 0;
  401b62:	2000      	movs	r0, #0
  401b64:	4770      	bx	lr
		return 1;
  401b66:	2001      	movs	r0, #1
}
  401b68:	4770      	bx	lr

00401b6a <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401b6a:	e7fe      	b.n	401b6a <Dummy_Handler>

00401b6c <Reset_Handler>:
{
  401b6c:	b500      	push	{lr}
  401b6e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401b70:	4b25      	ldr	r3, [pc, #148]	; (401c08 <Reset_Handler+0x9c>)
  401b72:	4a26      	ldr	r2, [pc, #152]	; (401c0c <Reset_Handler+0xa0>)
  401b74:	429a      	cmp	r2, r3
  401b76:	d010      	beq.n	401b9a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401b78:	4b25      	ldr	r3, [pc, #148]	; (401c10 <Reset_Handler+0xa4>)
  401b7a:	4a23      	ldr	r2, [pc, #140]	; (401c08 <Reset_Handler+0x9c>)
  401b7c:	429a      	cmp	r2, r3
  401b7e:	d20c      	bcs.n	401b9a <Reset_Handler+0x2e>
  401b80:	3b01      	subs	r3, #1
  401b82:	1a9b      	subs	r3, r3, r2
  401b84:	f023 0303 	bic.w	r3, r3, #3
  401b88:	3304      	adds	r3, #4
  401b8a:	4413      	add	r3, r2
  401b8c:	491f      	ldr	r1, [pc, #124]	; (401c0c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401b8e:	f851 0b04 	ldr.w	r0, [r1], #4
  401b92:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401b96:	429a      	cmp	r2, r3
  401b98:	d1f9      	bne.n	401b8e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401b9a:	4b1e      	ldr	r3, [pc, #120]	; (401c14 <Reset_Handler+0xa8>)
  401b9c:	4a1e      	ldr	r2, [pc, #120]	; (401c18 <Reset_Handler+0xac>)
  401b9e:	429a      	cmp	r2, r3
  401ba0:	d20a      	bcs.n	401bb8 <Reset_Handler+0x4c>
  401ba2:	3b01      	subs	r3, #1
  401ba4:	1a9b      	subs	r3, r3, r2
  401ba6:	f023 0303 	bic.w	r3, r3, #3
  401baa:	3304      	adds	r3, #4
  401bac:	4413      	add	r3, r2
                *pDest++ = 0;
  401bae:	2100      	movs	r1, #0
  401bb0:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401bb4:	4293      	cmp	r3, r2
  401bb6:	d1fb      	bne.n	401bb0 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401bb8:	4a18      	ldr	r2, [pc, #96]	; (401c1c <Reset_Handler+0xb0>)
  401bba:	4b19      	ldr	r3, [pc, #100]	; (401c20 <Reset_Handler+0xb4>)
  401bbc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401bc0:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401bc2:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401bc6:	fab3 f383 	clz	r3, r3
  401bca:	095b      	lsrs	r3, r3, #5
  401bcc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401bce:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401bd0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401bd4:	2200      	movs	r2, #0
  401bd6:	4b13      	ldr	r3, [pc, #76]	; (401c24 <Reset_Handler+0xb8>)
  401bd8:	701a      	strb	r2, [r3, #0]
	return flags;
  401bda:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401bdc:	4a12      	ldr	r2, [pc, #72]	; (401c28 <Reset_Handler+0xbc>)
  401bde:	6813      	ldr	r3, [r2, #0]
  401be0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401be4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401be6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401bea:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401bee:	b129      	cbz	r1, 401bfc <Reset_Handler+0x90>
		cpu_irq_enable();
  401bf0:	2201      	movs	r2, #1
  401bf2:	4b0c      	ldr	r3, [pc, #48]	; (401c24 <Reset_Handler+0xb8>)
  401bf4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401bf6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401bfa:	b662      	cpsie	i
        __libc_init_array();
  401bfc:	4b0b      	ldr	r3, [pc, #44]	; (401c2c <Reset_Handler+0xc0>)
  401bfe:	4798      	blx	r3
        main();
  401c00:	4b0b      	ldr	r3, [pc, #44]	; (401c30 <Reset_Handler+0xc4>)
  401c02:	4798      	blx	r3
  401c04:	e7fe      	b.n	401c04 <Reset_Handler+0x98>
  401c06:	bf00      	nop
  401c08:	20400000 	.word	0x20400000
  401c0c:	00408c4c 	.word	0x00408c4c
  401c10:	204009c0 	.word	0x204009c0
  401c14:	20400e8c 	.word	0x20400e8c
  401c18:	204009c0 	.word	0x204009c0
  401c1c:	e000ed00 	.word	0xe000ed00
  401c20:	00400000 	.word	0x00400000
  401c24:	2040000a 	.word	0x2040000a
  401c28:	e000ed88 	.word	0xe000ed88
  401c2c:	0040238d 	.word	0x0040238d
  401c30:	00402149 	.word	0x00402149

00401c34 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401c34:	4b3b      	ldr	r3, [pc, #236]	; (401d24 <SystemCoreClockUpdate+0xf0>)
  401c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c38:	f003 0303 	and.w	r3, r3, #3
  401c3c:	2b01      	cmp	r3, #1
  401c3e:	d01d      	beq.n	401c7c <SystemCoreClockUpdate+0x48>
  401c40:	b183      	cbz	r3, 401c64 <SystemCoreClockUpdate+0x30>
  401c42:	2b02      	cmp	r3, #2
  401c44:	d036      	beq.n	401cb4 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401c46:	4b37      	ldr	r3, [pc, #220]	; (401d24 <SystemCoreClockUpdate+0xf0>)
  401c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c4a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c4e:	2b70      	cmp	r3, #112	; 0x70
  401c50:	d05f      	beq.n	401d12 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401c52:	4b34      	ldr	r3, [pc, #208]	; (401d24 <SystemCoreClockUpdate+0xf0>)
  401c54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401c56:	4934      	ldr	r1, [pc, #208]	; (401d28 <SystemCoreClockUpdate+0xf4>)
  401c58:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401c5c:	680b      	ldr	r3, [r1, #0]
  401c5e:	40d3      	lsrs	r3, r2
  401c60:	600b      	str	r3, [r1, #0]
  401c62:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401c64:	4b31      	ldr	r3, [pc, #196]	; (401d2c <SystemCoreClockUpdate+0xf8>)
  401c66:	695b      	ldr	r3, [r3, #20]
  401c68:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401c6c:	bf14      	ite	ne
  401c6e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401c72:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401c76:	4b2c      	ldr	r3, [pc, #176]	; (401d28 <SystemCoreClockUpdate+0xf4>)
  401c78:	601a      	str	r2, [r3, #0]
  401c7a:	e7e4      	b.n	401c46 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401c7c:	4b29      	ldr	r3, [pc, #164]	; (401d24 <SystemCoreClockUpdate+0xf0>)
  401c7e:	6a1b      	ldr	r3, [r3, #32]
  401c80:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401c84:	d003      	beq.n	401c8e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401c86:	4a2a      	ldr	r2, [pc, #168]	; (401d30 <SystemCoreClockUpdate+0xfc>)
  401c88:	4b27      	ldr	r3, [pc, #156]	; (401d28 <SystemCoreClockUpdate+0xf4>)
  401c8a:	601a      	str	r2, [r3, #0]
  401c8c:	e7db      	b.n	401c46 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c8e:	4a29      	ldr	r2, [pc, #164]	; (401d34 <SystemCoreClockUpdate+0x100>)
  401c90:	4b25      	ldr	r3, [pc, #148]	; (401d28 <SystemCoreClockUpdate+0xf4>)
  401c92:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401c94:	4b23      	ldr	r3, [pc, #140]	; (401d24 <SystemCoreClockUpdate+0xf0>)
  401c96:	6a1b      	ldr	r3, [r3, #32]
  401c98:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c9c:	2b10      	cmp	r3, #16
  401c9e:	d005      	beq.n	401cac <SystemCoreClockUpdate+0x78>
  401ca0:	2b20      	cmp	r3, #32
  401ca2:	d1d0      	bne.n	401c46 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401ca4:	4a22      	ldr	r2, [pc, #136]	; (401d30 <SystemCoreClockUpdate+0xfc>)
  401ca6:	4b20      	ldr	r3, [pc, #128]	; (401d28 <SystemCoreClockUpdate+0xf4>)
  401ca8:	601a      	str	r2, [r3, #0]
          break;
  401caa:	e7cc      	b.n	401c46 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401cac:	4a22      	ldr	r2, [pc, #136]	; (401d38 <SystemCoreClockUpdate+0x104>)
  401cae:	4b1e      	ldr	r3, [pc, #120]	; (401d28 <SystemCoreClockUpdate+0xf4>)
  401cb0:	601a      	str	r2, [r3, #0]
          break;
  401cb2:	e7c8      	b.n	401c46 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401cb4:	4b1b      	ldr	r3, [pc, #108]	; (401d24 <SystemCoreClockUpdate+0xf0>)
  401cb6:	6a1b      	ldr	r3, [r3, #32]
  401cb8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401cbc:	d016      	beq.n	401cec <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401cbe:	4a1c      	ldr	r2, [pc, #112]	; (401d30 <SystemCoreClockUpdate+0xfc>)
  401cc0:	4b19      	ldr	r3, [pc, #100]	; (401d28 <SystemCoreClockUpdate+0xf4>)
  401cc2:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401cc4:	4b17      	ldr	r3, [pc, #92]	; (401d24 <SystemCoreClockUpdate+0xf0>)
  401cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cc8:	f003 0303 	and.w	r3, r3, #3
  401ccc:	2b02      	cmp	r3, #2
  401cce:	d1ba      	bne.n	401c46 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401cd0:	4a14      	ldr	r2, [pc, #80]	; (401d24 <SystemCoreClockUpdate+0xf0>)
  401cd2:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401cd4:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401cd6:	4814      	ldr	r0, [pc, #80]	; (401d28 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401cd8:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401cdc:	6803      	ldr	r3, [r0, #0]
  401cde:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401ce2:	b2d2      	uxtb	r2, r2
  401ce4:	fbb3 f3f2 	udiv	r3, r3, r2
  401ce8:	6003      	str	r3, [r0, #0]
  401cea:	e7ac      	b.n	401c46 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401cec:	4a11      	ldr	r2, [pc, #68]	; (401d34 <SystemCoreClockUpdate+0x100>)
  401cee:	4b0e      	ldr	r3, [pc, #56]	; (401d28 <SystemCoreClockUpdate+0xf4>)
  401cf0:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401cf2:	4b0c      	ldr	r3, [pc, #48]	; (401d24 <SystemCoreClockUpdate+0xf0>)
  401cf4:	6a1b      	ldr	r3, [r3, #32]
  401cf6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401cfa:	2b10      	cmp	r3, #16
  401cfc:	d005      	beq.n	401d0a <SystemCoreClockUpdate+0xd6>
  401cfe:	2b20      	cmp	r3, #32
  401d00:	d1e0      	bne.n	401cc4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401d02:	4a0b      	ldr	r2, [pc, #44]	; (401d30 <SystemCoreClockUpdate+0xfc>)
  401d04:	4b08      	ldr	r3, [pc, #32]	; (401d28 <SystemCoreClockUpdate+0xf4>)
  401d06:	601a      	str	r2, [r3, #0]
          break;
  401d08:	e7dc      	b.n	401cc4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401d0a:	4a0b      	ldr	r2, [pc, #44]	; (401d38 <SystemCoreClockUpdate+0x104>)
  401d0c:	4b06      	ldr	r3, [pc, #24]	; (401d28 <SystemCoreClockUpdate+0xf4>)
  401d0e:	601a      	str	r2, [r3, #0]
          break;
  401d10:	e7d8      	b.n	401cc4 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401d12:	4a05      	ldr	r2, [pc, #20]	; (401d28 <SystemCoreClockUpdate+0xf4>)
  401d14:	6813      	ldr	r3, [r2, #0]
  401d16:	4909      	ldr	r1, [pc, #36]	; (401d3c <SystemCoreClockUpdate+0x108>)
  401d18:	fba1 1303 	umull	r1, r3, r1, r3
  401d1c:	085b      	lsrs	r3, r3, #1
  401d1e:	6013      	str	r3, [r2, #0]
  401d20:	4770      	bx	lr
  401d22:	bf00      	nop
  401d24:	400e0600 	.word	0x400e0600
  401d28:	2040000c 	.word	0x2040000c
  401d2c:	400e1810 	.word	0x400e1810
  401d30:	00b71b00 	.word	0x00b71b00
  401d34:	003d0900 	.word	0x003d0900
  401d38:	007a1200 	.word	0x007a1200
  401d3c:	aaaaaaab 	.word	0xaaaaaaab

00401d40 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401d40:	4b16      	ldr	r3, [pc, #88]	; (401d9c <system_init_flash+0x5c>)
  401d42:	4298      	cmp	r0, r3
  401d44:	d913      	bls.n	401d6e <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401d46:	4b16      	ldr	r3, [pc, #88]	; (401da0 <system_init_flash+0x60>)
  401d48:	4298      	cmp	r0, r3
  401d4a:	d915      	bls.n	401d78 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401d4c:	4b15      	ldr	r3, [pc, #84]	; (401da4 <system_init_flash+0x64>)
  401d4e:	4298      	cmp	r0, r3
  401d50:	d916      	bls.n	401d80 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401d52:	4b15      	ldr	r3, [pc, #84]	; (401da8 <system_init_flash+0x68>)
  401d54:	4298      	cmp	r0, r3
  401d56:	d917      	bls.n	401d88 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401d58:	4b14      	ldr	r3, [pc, #80]	; (401dac <system_init_flash+0x6c>)
  401d5a:	4298      	cmp	r0, r3
  401d5c:	d918      	bls.n	401d90 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401d5e:	4b14      	ldr	r3, [pc, #80]	; (401db0 <system_init_flash+0x70>)
  401d60:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401d62:	bf94      	ite	ls
  401d64:	4a13      	ldrls	r2, [pc, #76]	; (401db4 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401d66:	4a14      	ldrhi	r2, [pc, #80]	; (401db8 <system_init_flash+0x78>)
  401d68:	4b14      	ldr	r3, [pc, #80]	; (401dbc <system_init_flash+0x7c>)
  401d6a:	601a      	str	r2, [r3, #0]
  401d6c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401d6e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401d72:	4b12      	ldr	r3, [pc, #72]	; (401dbc <system_init_flash+0x7c>)
  401d74:	601a      	str	r2, [r3, #0]
  401d76:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401d78:	4a11      	ldr	r2, [pc, #68]	; (401dc0 <system_init_flash+0x80>)
  401d7a:	4b10      	ldr	r3, [pc, #64]	; (401dbc <system_init_flash+0x7c>)
  401d7c:	601a      	str	r2, [r3, #0]
  401d7e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401d80:	4a10      	ldr	r2, [pc, #64]	; (401dc4 <system_init_flash+0x84>)
  401d82:	4b0e      	ldr	r3, [pc, #56]	; (401dbc <system_init_flash+0x7c>)
  401d84:	601a      	str	r2, [r3, #0]
  401d86:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401d88:	4a0f      	ldr	r2, [pc, #60]	; (401dc8 <system_init_flash+0x88>)
  401d8a:	4b0c      	ldr	r3, [pc, #48]	; (401dbc <system_init_flash+0x7c>)
  401d8c:	601a      	str	r2, [r3, #0]
  401d8e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401d90:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401d94:	4b09      	ldr	r3, [pc, #36]	; (401dbc <system_init_flash+0x7c>)
  401d96:	601a      	str	r2, [r3, #0]
  401d98:	4770      	bx	lr
  401d9a:	bf00      	nop
  401d9c:	015ef3bf 	.word	0x015ef3bf
  401da0:	02bde77f 	.word	0x02bde77f
  401da4:	041cdb3f 	.word	0x041cdb3f
  401da8:	057bceff 	.word	0x057bceff
  401dac:	06dac2bf 	.word	0x06dac2bf
  401db0:	0839b67f 	.word	0x0839b67f
  401db4:	04000500 	.word	0x04000500
  401db8:	04000600 	.word	0x04000600
  401dbc:	400e0c00 	.word	0x400e0c00
  401dc0:	04000100 	.word	0x04000100
  401dc4:	04000200 	.word	0x04000200
  401dc8:	04000300 	.word	0x04000300

00401dcc <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401dcc:	4b0a      	ldr	r3, [pc, #40]	; (401df8 <_sbrk+0x2c>)
  401dce:	681b      	ldr	r3, [r3, #0]
  401dd0:	b153      	cbz	r3, 401de8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401dd2:	4b09      	ldr	r3, [pc, #36]	; (401df8 <_sbrk+0x2c>)
  401dd4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401dd6:	181a      	adds	r2, r3, r0
  401dd8:	4908      	ldr	r1, [pc, #32]	; (401dfc <_sbrk+0x30>)
  401dda:	4291      	cmp	r1, r2
  401ddc:	db08      	blt.n	401df0 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401dde:	4610      	mov	r0, r2
  401de0:	4a05      	ldr	r2, [pc, #20]	; (401df8 <_sbrk+0x2c>)
  401de2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401de4:	4618      	mov	r0, r3
  401de6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401de8:	4a05      	ldr	r2, [pc, #20]	; (401e00 <_sbrk+0x34>)
  401dea:	4b03      	ldr	r3, [pc, #12]	; (401df8 <_sbrk+0x2c>)
  401dec:	601a      	str	r2, [r3, #0]
  401dee:	e7f0      	b.n	401dd2 <_sbrk+0x6>
		return (caddr_t) -1;	
  401df0:	f04f 30ff 	mov.w	r0, #4294967295
}
  401df4:	4770      	bx	lr
  401df6:	bf00      	nop
  401df8:	20400e10 	.word	0x20400e10
  401dfc:	2045fffc 	.word	0x2045fffc
  401e00:	20403090 	.word	0x20403090

00401e04 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401e04:	f04f 30ff 	mov.w	r0, #4294967295
  401e08:	4770      	bx	lr

00401e0a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401e0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401e0e:	604b      	str	r3, [r1, #4]

	return 0;
}
  401e10:	2000      	movs	r0, #0
  401e12:	4770      	bx	lr

00401e14 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401e14:	2001      	movs	r0, #1
  401e16:	4770      	bx	lr

00401e18 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401e18:	2000      	movs	r0, #0
  401e1a:	4770      	bx	lr

00401e1c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  401e1e:	b083      	sub	sp, #12
  401e20:	4605      	mov	r5, r0
  401e22:	460c      	mov	r4, r1
	uint32_t val = 0;
  401e24:	2300      	movs	r3, #0
  401e26:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401e28:	4b2a      	ldr	r3, [pc, #168]	; (401ed4 <usart_serial_getchar+0xb8>)
  401e2a:	4298      	cmp	r0, r3
  401e2c:	d013      	beq.n	401e56 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401e2e:	4b2a      	ldr	r3, [pc, #168]	; (401ed8 <usart_serial_getchar+0xbc>)
  401e30:	4298      	cmp	r0, r3
  401e32:	d018      	beq.n	401e66 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401e34:	4b29      	ldr	r3, [pc, #164]	; (401edc <usart_serial_getchar+0xc0>)
  401e36:	4298      	cmp	r0, r3
  401e38:	d01d      	beq.n	401e76 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401e3a:	4b29      	ldr	r3, [pc, #164]	; (401ee0 <usart_serial_getchar+0xc4>)
  401e3c:	429d      	cmp	r5, r3
  401e3e:	d022      	beq.n	401e86 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401e40:	4b28      	ldr	r3, [pc, #160]	; (401ee4 <usart_serial_getchar+0xc8>)
  401e42:	429d      	cmp	r5, r3
  401e44:	d027      	beq.n	401e96 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401e46:	4b28      	ldr	r3, [pc, #160]	; (401ee8 <usart_serial_getchar+0xcc>)
  401e48:	429d      	cmp	r5, r3
  401e4a:	d02e      	beq.n	401eaa <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401e4c:	4b27      	ldr	r3, [pc, #156]	; (401eec <usart_serial_getchar+0xd0>)
  401e4e:	429d      	cmp	r5, r3
  401e50:	d035      	beq.n	401ebe <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401e52:	b003      	add	sp, #12
  401e54:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  401e56:	461f      	mov	r7, r3
  401e58:	4e25      	ldr	r6, [pc, #148]	; (401ef0 <usart_serial_getchar+0xd4>)
  401e5a:	4621      	mov	r1, r4
  401e5c:	4638      	mov	r0, r7
  401e5e:	47b0      	blx	r6
  401e60:	2800      	cmp	r0, #0
  401e62:	d1fa      	bne.n	401e5a <usart_serial_getchar+0x3e>
  401e64:	e7e9      	b.n	401e3a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  401e66:	461f      	mov	r7, r3
  401e68:	4e21      	ldr	r6, [pc, #132]	; (401ef0 <usart_serial_getchar+0xd4>)
  401e6a:	4621      	mov	r1, r4
  401e6c:	4638      	mov	r0, r7
  401e6e:	47b0      	blx	r6
  401e70:	2800      	cmp	r0, #0
  401e72:	d1fa      	bne.n	401e6a <usart_serial_getchar+0x4e>
  401e74:	e7e4      	b.n	401e40 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  401e76:	461f      	mov	r7, r3
  401e78:	4e1d      	ldr	r6, [pc, #116]	; (401ef0 <usart_serial_getchar+0xd4>)
  401e7a:	4621      	mov	r1, r4
  401e7c:	4638      	mov	r0, r7
  401e7e:	47b0      	blx	r6
  401e80:	2800      	cmp	r0, #0
  401e82:	d1fa      	bne.n	401e7a <usart_serial_getchar+0x5e>
  401e84:	e7df      	b.n	401e46 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  401e86:	461f      	mov	r7, r3
  401e88:	4e19      	ldr	r6, [pc, #100]	; (401ef0 <usart_serial_getchar+0xd4>)
  401e8a:	4621      	mov	r1, r4
  401e8c:	4638      	mov	r0, r7
  401e8e:	47b0      	blx	r6
  401e90:	2800      	cmp	r0, #0
  401e92:	d1fa      	bne.n	401e8a <usart_serial_getchar+0x6e>
  401e94:	e7da      	b.n	401e4c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  401e96:	461e      	mov	r6, r3
  401e98:	4d16      	ldr	r5, [pc, #88]	; (401ef4 <usart_serial_getchar+0xd8>)
  401e9a:	a901      	add	r1, sp, #4
  401e9c:	4630      	mov	r0, r6
  401e9e:	47a8      	blx	r5
  401ea0:	2800      	cmp	r0, #0
  401ea2:	d1fa      	bne.n	401e9a <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  401ea4:	9b01      	ldr	r3, [sp, #4]
  401ea6:	7023      	strb	r3, [r4, #0]
  401ea8:	e7d3      	b.n	401e52 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  401eaa:	461e      	mov	r6, r3
  401eac:	4d11      	ldr	r5, [pc, #68]	; (401ef4 <usart_serial_getchar+0xd8>)
  401eae:	a901      	add	r1, sp, #4
  401eb0:	4630      	mov	r0, r6
  401eb2:	47a8      	blx	r5
  401eb4:	2800      	cmp	r0, #0
  401eb6:	d1fa      	bne.n	401eae <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  401eb8:	9b01      	ldr	r3, [sp, #4]
  401eba:	7023      	strb	r3, [r4, #0]
  401ebc:	e7c9      	b.n	401e52 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  401ebe:	461e      	mov	r6, r3
  401ec0:	4d0c      	ldr	r5, [pc, #48]	; (401ef4 <usart_serial_getchar+0xd8>)
  401ec2:	a901      	add	r1, sp, #4
  401ec4:	4630      	mov	r0, r6
  401ec6:	47a8      	blx	r5
  401ec8:	2800      	cmp	r0, #0
  401eca:	d1fa      	bne.n	401ec2 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  401ecc:	9b01      	ldr	r3, [sp, #4]
  401ece:	7023      	strb	r3, [r4, #0]
}
  401ed0:	e7bf      	b.n	401e52 <usart_serial_getchar+0x36>
  401ed2:	bf00      	nop
  401ed4:	400e0800 	.word	0x400e0800
  401ed8:	400e0a00 	.word	0x400e0a00
  401edc:	400e1a00 	.word	0x400e1a00
  401ee0:	400e1c00 	.word	0x400e1c00
  401ee4:	40024000 	.word	0x40024000
  401ee8:	40028000 	.word	0x40028000
  401eec:	4002c000 	.word	0x4002c000
  401ef0:	00401a47 	.word	0x00401a47
  401ef4:	00401b53 	.word	0x00401b53

00401ef8 <usart_serial_putchar>:
{
  401ef8:	b570      	push	{r4, r5, r6, lr}
  401efa:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  401efc:	4b2a      	ldr	r3, [pc, #168]	; (401fa8 <usart_serial_putchar+0xb0>)
  401efe:	4298      	cmp	r0, r3
  401f00:	d013      	beq.n	401f2a <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  401f02:	4b2a      	ldr	r3, [pc, #168]	; (401fac <usart_serial_putchar+0xb4>)
  401f04:	4298      	cmp	r0, r3
  401f06:	d019      	beq.n	401f3c <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  401f08:	4b29      	ldr	r3, [pc, #164]	; (401fb0 <usart_serial_putchar+0xb8>)
  401f0a:	4298      	cmp	r0, r3
  401f0c:	d01f      	beq.n	401f4e <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  401f0e:	4b29      	ldr	r3, [pc, #164]	; (401fb4 <usart_serial_putchar+0xbc>)
  401f10:	4298      	cmp	r0, r3
  401f12:	d025      	beq.n	401f60 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  401f14:	4b28      	ldr	r3, [pc, #160]	; (401fb8 <usart_serial_putchar+0xc0>)
  401f16:	4298      	cmp	r0, r3
  401f18:	d02b      	beq.n	401f72 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  401f1a:	4b28      	ldr	r3, [pc, #160]	; (401fbc <usart_serial_putchar+0xc4>)
  401f1c:	4298      	cmp	r0, r3
  401f1e:	d031      	beq.n	401f84 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  401f20:	4b27      	ldr	r3, [pc, #156]	; (401fc0 <usart_serial_putchar+0xc8>)
  401f22:	4298      	cmp	r0, r3
  401f24:	d037      	beq.n	401f96 <usart_serial_putchar+0x9e>
	return 0;
  401f26:	2000      	movs	r0, #0
}
  401f28:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401f2a:	461e      	mov	r6, r3
  401f2c:	4d25      	ldr	r5, [pc, #148]	; (401fc4 <usart_serial_putchar+0xcc>)
  401f2e:	4621      	mov	r1, r4
  401f30:	4630      	mov	r0, r6
  401f32:	47a8      	blx	r5
  401f34:	2800      	cmp	r0, #0
  401f36:	d1fa      	bne.n	401f2e <usart_serial_putchar+0x36>
		return 1;
  401f38:	2001      	movs	r0, #1
  401f3a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401f3c:	461e      	mov	r6, r3
  401f3e:	4d21      	ldr	r5, [pc, #132]	; (401fc4 <usart_serial_putchar+0xcc>)
  401f40:	4621      	mov	r1, r4
  401f42:	4630      	mov	r0, r6
  401f44:	47a8      	blx	r5
  401f46:	2800      	cmp	r0, #0
  401f48:	d1fa      	bne.n	401f40 <usart_serial_putchar+0x48>
		return 1;
  401f4a:	2001      	movs	r0, #1
  401f4c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401f4e:	461e      	mov	r6, r3
  401f50:	4d1c      	ldr	r5, [pc, #112]	; (401fc4 <usart_serial_putchar+0xcc>)
  401f52:	4621      	mov	r1, r4
  401f54:	4630      	mov	r0, r6
  401f56:	47a8      	blx	r5
  401f58:	2800      	cmp	r0, #0
  401f5a:	d1fa      	bne.n	401f52 <usart_serial_putchar+0x5a>
		return 1;
  401f5c:	2001      	movs	r0, #1
  401f5e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401f60:	461e      	mov	r6, r3
  401f62:	4d18      	ldr	r5, [pc, #96]	; (401fc4 <usart_serial_putchar+0xcc>)
  401f64:	4621      	mov	r1, r4
  401f66:	4630      	mov	r0, r6
  401f68:	47a8      	blx	r5
  401f6a:	2800      	cmp	r0, #0
  401f6c:	d1fa      	bne.n	401f64 <usart_serial_putchar+0x6c>
		return 1;
  401f6e:	2001      	movs	r0, #1
  401f70:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401f72:	461e      	mov	r6, r3
  401f74:	4d14      	ldr	r5, [pc, #80]	; (401fc8 <usart_serial_putchar+0xd0>)
  401f76:	4621      	mov	r1, r4
  401f78:	4630      	mov	r0, r6
  401f7a:	47a8      	blx	r5
  401f7c:	2800      	cmp	r0, #0
  401f7e:	d1fa      	bne.n	401f76 <usart_serial_putchar+0x7e>
		return 1;
  401f80:	2001      	movs	r0, #1
  401f82:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401f84:	461e      	mov	r6, r3
  401f86:	4d10      	ldr	r5, [pc, #64]	; (401fc8 <usart_serial_putchar+0xd0>)
  401f88:	4621      	mov	r1, r4
  401f8a:	4630      	mov	r0, r6
  401f8c:	47a8      	blx	r5
  401f8e:	2800      	cmp	r0, #0
  401f90:	d1fa      	bne.n	401f88 <usart_serial_putchar+0x90>
		return 1;
  401f92:	2001      	movs	r0, #1
  401f94:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401f96:	461e      	mov	r6, r3
  401f98:	4d0b      	ldr	r5, [pc, #44]	; (401fc8 <usart_serial_putchar+0xd0>)
  401f9a:	4621      	mov	r1, r4
  401f9c:	4630      	mov	r0, r6
  401f9e:	47a8      	blx	r5
  401fa0:	2800      	cmp	r0, #0
  401fa2:	d1fa      	bne.n	401f9a <usart_serial_putchar+0xa2>
		return 1;
  401fa4:	2001      	movs	r0, #1
  401fa6:	bd70      	pop	{r4, r5, r6, pc}
  401fa8:	400e0800 	.word	0x400e0800
  401fac:	400e0a00 	.word	0x400e0a00
  401fb0:	400e1a00 	.word	0x400e1a00
  401fb4:	400e1c00 	.word	0x400e1c00
  401fb8:	40024000 	.word	0x40024000
  401fbc:	40028000 	.word	0x40028000
  401fc0:	4002c000 	.word	0x4002c000
  401fc4:	00401a35 	.word	0x00401a35
  401fc8:	00401b3d 	.word	0x00401b3d

00401fcc <draw_screen>:
	mxt_write_config_reg(device, mxt_get_object_address(device,
			MXT_GEN_COMMANDPROCESSOR_T6, 0)
			+ MXT_GEN_COMMANDPROCESSOR_CALIBRATE, 0x01);
}

void draw_screen(void) {
  401fcc:	b510      	push	{r4, lr}
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_WHITE));
  401fce:	4806      	ldr	r0, [pc, #24]	; (401fe8 <draw_screen+0x1c>)
  401fd0:	4b06      	ldr	r3, [pc, #24]	; (401fec <draw_screen+0x20>)
  401fd2:	4798      	blx	r3
	ili9488_draw_filled_rectangle(0, 0, ILI9488_LCD_WIDTH-1, ILI9488_LCD_HEIGHT-1);
  401fd4:	f240 13df 	movw	r3, #479	; 0x1df
  401fd8:	f240 123f 	movw	r2, #319	; 0x13f
  401fdc:	2100      	movs	r1, #0
  401fde:	4608      	mov	r0, r1
  401fe0:	4c03      	ldr	r4, [pc, #12]	; (401ff0 <draw_screen+0x24>)
  401fe2:	47a0      	blx	r4
  401fe4:	bd10      	pop	{r4, pc}
  401fe6:	bf00      	nop
  401fe8:	00fcfcfc 	.word	0x00fcfcfc
  401fec:	00400e95 	.word	0x00400e95
  401ff0:	004010e5 	.word	0x004010e5

00401ff4 <draw_button>:
}

void draw_button(uint32_t clicked) {
  401ff4:	b538      	push	{r3, r4, r5, lr}
	static uint32_t last_state = 255; // undefined
	if(clicked == last_state) return;
  401ff6:	4b13      	ldr	r3, [pc, #76]	; (402044 <draw_button+0x50>)
  401ff8:	681b      	ldr	r3, [r3, #0]
  401ffa:	4283      	cmp	r3, r0
  401ffc:	d016      	beq.n	40202c <draw_button+0x38>
  401ffe:	4604      	mov	r4, r0
	
	ili9488_set_foreground_color(COLOR_CONVERT(COLOR_BLACK));
  402000:	2000      	movs	r0, #0
  402002:	4b11      	ldr	r3, [pc, #68]	; (402048 <draw_button+0x54>)
  402004:	4798      	blx	r3
	ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2, BUTTON_Y-BUTTON_H/2, BUTTON_X+BUTTON_W/2, BUTTON_Y+BUTTON_H/2);
  402006:	f240 133b 	movw	r3, #315	; 0x13b
  40200a:	22dc      	movs	r2, #220	; 0xdc
  40200c:	21a5      	movs	r1, #165	; 0xa5
  40200e:	2064      	movs	r0, #100	; 0x64
  402010:	4d0e      	ldr	r5, [pc, #56]	; (40204c <draw_button+0x58>)
  402012:	47a8      	blx	r5
	if(clicked) {
  402014:	b15c      	cbz	r4, 40202e <draw_button+0x3a>
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_TOMATO));
  402016:	480e      	ldr	r0, [pc, #56]	; (402050 <draw_button+0x5c>)
  402018:	4b0b      	ldr	r3, [pc, #44]	; (402048 <draw_button+0x54>)
  40201a:	4798      	blx	r3
		ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2+BUTTON_BORDER, BUTTON_Y+BUTTON_BORDER, BUTTON_X+BUTTON_W/2-BUTTON_BORDER, BUTTON_Y+BUTTON_H/2-BUTTON_BORDER);
  40201c:	f240 1339 	movw	r3, #313	; 0x139
  402020:	22da      	movs	r2, #218	; 0xda
  402022:	21f2      	movs	r1, #242	; 0xf2
  402024:	2066      	movs	r0, #102	; 0x66
  402026:	47a8      	blx	r5
	} else {
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_GREEN));
		ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2+BUTTON_BORDER, BUTTON_Y-BUTTON_H/2+BUTTON_BORDER, BUTTON_X+BUTTON_W/2-BUTTON_BORDER, BUTTON_Y-BUTTON_BORDER);
	}
	last_state = clicked;
  402028:	4b06      	ldr	r3, [pc, #24]	; (402044 <draw_button+0x50>)
  40202a:	601c      	str	r4, [r3, #0]
  40202c:	bd38      	pop	{r3, r4, r5, pc}
		ili9488_set_foreground_color(COLOR_CONVERT(COLOR_GREEN));
  40202e:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
  402032:	4b05      	ldr	r3, [pc, #20]	; (402048 <draw_button+0x54>)
  402034:	4798      	blx	r3
		ili9488_draw_filled_rectangle(BUTTON_X-BUTTON_W/2+BUTTON_BORDER, BUTTON_Y-BUTTON_H/2+BUTTON_BORDER, BUTTON_X+BUTTON_W/2-BUTTON_BORDER, BUTTON_Y-BUTTON_BORDER);
  402036:	23ee      	movs	r3, #238	; 0xee
  402038:	22da      	movs	r2, #218	; 0xda
  40203a:	21a7      	movs	r1, #167	; 0xa7
  40203c:	2066      	movs	r0, #102	; 0x66
  40203e:	4d03      	ldr	r5, [pc, #12]	; (40204c <draw_button+0x58>)
  402040:	47a8      	blx	r5
  402042:	e7f1      	b.n	402028 <draw_button+0x34>
  402044:	20400010 	.word	0x20400010
  402048:	00400e95 	.word	0x00400e95
  40204c:	004010e5 	.word	0x004010e5
  402050:	00fc6044 	.word	0x00fc6044

00402054 <update_screen>:
	// saida: 0 - 320
	return ILI9488_LCD_HEIGHT*touch_x/4096;
}

void update_screen(uint32_t tx, uint32_t ty) {
	if(tx >= BUTTON_X-BUTTON_W/2 && tx <= BUTTON_X + BUTTON_W/2) {
  402054:	3864      	subs	r0, #100	; 0x64
  402056:	2878      	cmp	r0, #120	; 0x78
  402058:	d810      	bhi.n	40207c <update_screen+0x28>
void update_screen(uint32_t tx, uint32_t ty) {
  40205a:	b508      	push	{r3, lr}
		if(ty >= BUTTON_Y-BUTTON_H/2 && ty <= BUTTON_Y) {
  40205c:	f1a1 03a5 	sub.w	r3, r1, #165	; 0xa5
  402060:	2b4b      	cmp	r3, #75	; 0x4b
  402062:	d903      	bls.n	40206c <update_screen+0x18>
			draw_button(0);
		} else if(ty > BUTTON_Y && ty < BUTTON_Y + BUTTON_H/2) {
  402064:	39f1      	subs	r1, #241	; 0xf1
  402066:	2949      	cmp	r1, #73	; 0x49
  402068:	d904      	bls.n	402074 <update_screen+0x20>
  40206a:	bd08      	pop	{r3, pc}
			draw_button(0);
  40206c:	2000      	movs	r0, #0
  40206e:	4b04      	ldr	r3, [pc, #16]	; (402080 <update_screen+0x2c>)
  402070:	4798      	blx	r3
  402072:	bd08      	pop	{r3, pc}
			draw_button(1);
  402074:	2001      	movs	r0, #1
  402076:	4b02      	ldr	r3, [pc, #8]	; (402080 <update_screen+0x2c>)
  402078:	4798      	blx	r3
		}
	}
}
  40207a:	e7f6      	b.n	40206a <update_screen+0x16>
  40207c:	4770      	bx	lr
  40207e:	bf00      	nop
  402080:	00401ff5 	.word	0x00401ff5

00402084 <mxt_handler>:

void mxt_handler(struct mxt_device *device)
{
  402084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402088:	b0ce      	sub	sp, #312	; 0x138
  40208a:	4605      	mov	r5, r0
	/* USART tx buffer initialized to 0 */
	char tx_buf[STRING_LENGTH * MAX_ENTRIES] = {0};
  40208c:	22d2      	movs	r2, #210	; 0xd2
  40208e:	2100      	movs	r1, #0
  402090:	a819      	add	r0, sp, #100	; 0x64
  402092:	4b23      	ldr	r3, [pc, #140]	; (402120 <mxt_handler+0x9c>)
  402094:	4798      	blx	r3
	uint8_t i = 0; /* Iterator */
  402096:	2400      	movs	r4, #0
	do {
		/* Temporary buffer for each new touch event line */
		char buf[STRING_LENGTH];
	
		/* Read next next touch event in the queue, discard if read fails */
		if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  402098:	4f22      	ldr	r7, [pc, #136]	; (402124 <mxt_handler+0xa0>)
		 // eixos trocados (quando na vertical LCD)
		uint32_t conv_x = convert_axis_system_x(touch_event.y);
		uint32_t conv_y = convert_axis_system_y(touch_event.x);
		
		/* Format a new entry in the data string that will be sent over USART */
		sprintf(buf, "Nr: %1d, X:%4d, Y:%4d, Status:0x%2x conv X:%3d Y:%3d\n\r",
  40209a:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 402140 <mxt_handler+0xbc>
  40209e:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 402144 <mxt_handler+0xc0>
  4020a2:	e005      	b.n	4020b0 <mxt_handler+0x2c>
		strcat(tx_buf, buf);
		i++;

		/* Check if there is still messages in the queue and
		 * if we have reached the maximum numbers of events */
	} while ((mxt_is_message_pending(device)) & (i < MAX_ENTRIES));
  4020a4:	4628      	mov	r0, r5
  4020a6:	4b20      	ldr	r3, [pc, #128]	; (402128 <mxt_handler+0xa4>)
  4020a8:	4798      	blx	r3
  4020aa:	2c02      	cmp	r4, #2
  4020ac:	d82a      	bhi.n	402104 <mxt_handler+0x80>
  4020ae:	b348      	cbz	r0, 402104 <mxt_handler+0x80>
		if (mxt_read_touch_event(device, &touch_event) != STATUS_OK) {
  4020b0:	a916      	add	r1, sp, #88	; 0x58
  4020b2:	4628      	mov	r0, r5
  4020b4:	47b8      	blx	r7
  4020b6:	2800      	cmp	r0, #0
  4020b8:	d1f4      	bne.n	4020a4 <mxt_handler+0x20>
		uint32_t conv_x = convert_axis_system_x(touch_event.y);
  4020ba:	f8bd 105c 	ldrh.w	r1, [sp, #92]	; 0x5c
	return ILI9488_LCD_WIDTH - ILI9488_LCD_WIDTH*touch_y/4096;
  4020be:	eb01 0681 	add.w	r6, r1, r1, lsl #2
  4020c2:	f3c6 1693 	ubfx	r6, r6, #6, #20
  4020c6:	f5c6 76a0 	rsb	r6, r6, #320	; 0x140
		uint32_t conv_y = convert_axis_system_y(touch_event.x);
  4020ca:	f8bd 305a 	ldrh.w	r3, [sp, #90]	; 0x5a
	return ILI9488_LCD_HEIGHT*touch_x/4096;
  4020ce:	ebc3 1a03 	rsb	sl, r3, r3, lsl #4
  4020d2:	f3ca 1ad3 	ubfx	sl, sl, #7, #20
		sprintf(buf, "Nr: %1d, X:%4d, Y:%4d, Status:0x%2x conv X:%3d Y:%3d\n\r",
  4020d6:	f89d 2058 	ldrb.w	r2, [sp, #88]	; 0x58
  4020da:	f8cd a00c 	str.w	sl, [sp, #12]
  4020de:	9602      	str	r6, [sp, #8]
  4020e0:	f89d 0059 	ldrb.w	r0, [sp, #89]	; 0x59
  4020e4:	9001      	str	r0, [sp, #4]
  4020e6:	9100      	str	r1, [sp, #0]
  4020e8:	4649      	mov	r1, r9
  4020ea:	a804      	add	r0, sp, #16
  4020ec:	47c0      	blx	r8
		update_screen(conv_x, conv_y);
  4020ee:	4651      	mov	r1, sl
  4020f0:	4630      	mov	r0, r6
  4020f2:	4b0e      	ldr	r3, [pc, #56]	; (40212c <mxt_handler+0xa8>)
  4020f4:	4798      	blx	r3
		strcat(tx_buf, buf);
  4020f6:	a904      	add	r1, sp, #16
  4020f8:	a819      	add	r0, sp, #100	; 0x64
  4020fa:	4b0d      	ldr	r3, [pc, #52]	; (402130 <mxt_handler+0xac>)
  4020fc:	4798      	blx	r3
		i++;
  4020fe:	3401      	adds	r4, #1
  402100:	b2e4      	uxtb	r4, r4
  402102:	e7cf      	b.n	4020a4 <mxt_handler+0x20>

	/* If there is any entries in the buffer, send them over USART */
	if (i > 0) {
  402104:	b914      	cbnz	r4, 40210c <mxt_handler+0x88>
		usart_serial_write_packet(USART_SERIAL_EXAMPLE, (uint8_t *)tx_buf, strlen(tx_buf));
	}
}
  402106:	b04e      	add	sp, #312	; 0x138
  402108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		usart_serial_write_packet(USART_SERIAL_EXAMPLE, (uint8_t *)tx_buf, strlen(tx_buf));
  40210c:	a819      	add	r0, sp, #100	; 0x64
  40210e:	4b09      	ldr	r3, [pc, #36]	; (402134 <mxt_handler+0xb0>)
  402110:	4798      	blx	r3
  402112:	4602      	mov	r2, r0
  402114:	a919      	add	r1, sp, #100	; 0x64
  402116:	4808      	ldr	r0, [pc, #32]	; (402138 <mxt_handler+0xb4>)
  402118:	4b08      	ldr	r3, [pc, #32]	; (40213c <mxt_handler+0xb8>)
  40211a:	4798      	blx	r3
}
  40211c:	e7f3      	b.n	402106 <mxt_handler+0x82>
  40211e:	bf00      	nop
  402120:	00402975 	.word	0x00402975
  402124:	004005dd 	.word	0x004005dd
  402128:	0040056d 	.word	0x0040056d
  40212c:	00402055 	.word	0x00402055
  402130:	00402c39 	.word	0x00402c39
  402134:	00402d41 	.word	0x00402d41
  402138:	40028000 	.word	0x40028000
  40213c:	004006c1 	.word	0x004006c1
  402140:	00408940 	.word	0x00408940
  402144:	00402bed 	.word	0x00402bed

00402148 <main>:

int main(void)
{
  402148:	b580      	push	{r7, lr}
  40214a:	b0a4      	sub	sp, #144	; 0x90
		.charlength   = USART_SERIAL_CHAR_LENGTH,
		.paritytype   = USART_SERIAL_PARITY,
		.stopbits     = USART_SERIAL_STOP_BIT
	};

	sysclk_init(); /* Initialize system clocks */
  40214c:	4b6d      	ldr	r3, [pc, #436]	; (402304 <main+0x1bc>)
  40214e:	4798      	blx	r3
	board_init();  /* Initialize board */
  402150:	4b6d      	ldr	r3, [pc, #436]	; (402308 <main+0x1c0>)
  402152:	4798      	blx	r3
	g_ili9488_display_opt.ul_width = ILI9488_LCD_WIDTH;
  402154:	486d      	ldr	r0, [pc, #436]	; (40230c <main+0x1c4>)
  402156:	f44f 73a0 	mov.w	r3, #320	; 0x140
  40215a:	6003      	str	r3, [r0, #0]
	g_ili9488_display_opt.ul_height = ILI9488_LCD_HEIGHT;
  40215c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
  402160:	6043      	str	r3, [r0, #4]
	g_ili9488_display_opt.foreground_color = COLOR_CONVERT(COLOR_WHITE);
  402162:	4b6b      	ldr	r3, [pc, #428]	; (402310 <main+0x1c8>)
  402164:	6083      	str	r3, [r0, #8]
	g_ili9488_display_opt.background_color = COLOR_CONVERT(COLOR_WHITE);
  402166:	60c3      	str	r3, [r0, #12]
	ili9488_init(&g_ili9488_display_opt);
  402168:	4b6a      	ldr	r3, [pc, #424]	; (402314 <main+0x1cc>)
  40216a:	4798      	blx	r3
	configure_lcd();
	draw_screen();
  40216c:	4b6a      	ldr	r3, [pc, #424]	; (402318 <main+0x1d0>)
  40216e:	4798      	blx	r3
	draw_button(0);
  402170:	2000      	movs	r0, #0
  402172:	4b6a      	ldr	r3, [pc, #424]	; (40231c <main+0x1d4>)
  402174:	4798      	blx	r3
	uint8_t t8_object[] = {
  402176:	4c6a      	ldr	r4, [pc, #424]	; (402320 <main+0x1d8>)
  402178:	ab04      	add	r3, sp, #16
  40217a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
  40217e:	c303      	stmia	r3!, {r0, r1}
  402180:	801a      	strh	r2, [r3, #0]
	uint8_t t9_object[] = {
  402182:	ad13      	add	r5, sp, #76	; 0x4c
  402184:	f104 060c 	add.w	r6, r4, #12
  402188:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  40218a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  40218c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  40218e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  402190:	6833      	ldr	r3, [r6, #0]
  402192:	602b      	str	r3, [r5, #0]
	uint8_t t46_object[] = {
  402194:	ab01      	add	r3, sp, #4
  402196:	f104 0230 	add.w	r2, r4, #48	; 0x30
  40219a:	ca07      	ldmia	r2, {r0, r1, r2}
  40219c:	c303      	stmia	r3!, {r0, r1}
  40219e:	701a      	strb	r2, [r3, #0]
	uint8_t t56_object[] = {
  4021a0:	ad0a      	add	r5, sp, #40	; 0x28
  4021a2:	343c      	adds	r4, #60	; 0x3c
  4021a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  4021a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  4021a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  4021aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  4021ac:	6823      	ldr	r3, [r4, #0]
  4021ae:	702b      	strb	r3, [r5, #0]
	twihs_master_options_t twi_opt = {
  4021b0:	2400      	movs	r4, #0
  4021b2:	9409      	str	r4, [sp, #36]	; 0x24
  4021b4:	4b5b      	ldr	r3, [pc, #364]	; (402324 <main+0x1dc>)
  4021b6:	9308      	str	r3, [sp, #32]
  4021b8:	264a      	movs	r6, #74	; 0x4a
  4021ba:	f88d 6024 	strb.w	r6, [sp, #36]	; 0x24
typedef twihs_packet_t twihs_package_t;

static inline uint32_t twihs_master_setup(twihs_master_t p_twihs,
		twihs_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
  4021be:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 402384 <main+0x23c>
  4021c2:	f8cd 801c 	str.w	r8, [sp, #28]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4021c6:	2013      	movs	r0, #19
  4021c8:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 402388 <main+0x240>
  4021cc:	47c8      	blx	r9
#endif		
	} else {
		// Do Nothing
	}
#endif
	return (twihs_master_init(p_twihs, p_opt));
  4021ce:	4d56      	ldr	r5, [pc, #344]	; (402328 <main+0x1e0>)
  4021d0:	a907      	add	r1, sp, #28
  4021d2:	4628      	mov	r0, r5
  4021d4:	4b55      	ldr	r3, [pc, #340]	; (40232c <main+0x1e4>)
  4021d6:	4798      	blx	r3
	status = mxt_init_device(device, MAXTOUCH_TWI_INTERFACE,
  4021d8:	2302      	movs	r3, #2
  4021da:	4632      	mov	r2, r6
  4021dc:	4629      	mov	r1, r5
  4021de:	a81c      	add	r0, sp, #112	; 0x70
  4021e0:	4d53      	ldr	r5, [pc, #332]	; (402330 <main+0x1e8>)
  4021e2:	47a8      	blx	r5
	mxt_write_config_reg(device, mxt_get_object_address(device,
  4021e4:	4622      	mov	r2, r4
  4021e6:	2106      	movs	r1, #6
  4021e8:	a81c      	add	r0, sp, #112	; 0x70
  4021ea:	4d52      	ldr	r5, [pc, #328]	; (402334 <main+0x1ec>)
  4021ec:	47a8      	blx	r5
  4021ee:	2201      	movs	r2, #1
  4021f0:	4601      	mov	r1, r0
  4021f2:	a81c      	add	r0, sp, #112	; 0x70
  4021f4:	4e50      	ldr	r6, [pc, #320]	; (402338 <main+0x1f0>)
  4021f6:	47b0      	blx	r6
	delay_ms(MXT_RESET_TIME);
  4021f8:	4850      	ldr	r0, [pc, #320]	; (40233c <main+0x1f4>)
  4021fa:	4b51      	ldr	r3, [pc, #324]	; (402340 <main+0x1f8>)
  4021fc:	4798      	blx	r3
	mxt_write_config_reg(device, mxt_get_object_address(device,
  4021fe:	4622      	mov	r2, r4
  402200:	2107      	movs	r1, #7
  402202:	a81c      	add	r0, sp, #112	; 0x70
  402204:	47a8      	blx	r5
  402206:	2220      	movs	r2, #32
  402208:	4601      	mov	r1, r0
  40220a:	a81c      	add	r0, sp, #112	; 0x70
  40220c:	47b0      	blx	r6
	mxt_write_config_reg(device, mxt_get_object_address(device,
  40220e:	4622      	mov	r2, r4
  402210:	2107      	movs	r1, #7
  402212:	a81c      	add	r0, sp, #112	; 0x70
  402214:	47a8      	blx	r5
  402216:	1c41      	adds	r1, r0, #1
  402218:	2210      	movs	r2, #16
  40221a:	b289      	uxth	r1, r1
  40221c:	a81c      	add	r0, sp, #112	; 0x70
  40221e:	47b0      	blx	r6
	mxt_write_config_reg(device, mxt_get_object_address(device,
  402220:	4622      	mov	r2, r4
  402222:	2107      	movs	r1, #7
  402224:	a81c      	add	r0, sp, #112	; 0x70
  402226:	47a8      	blx	r5
  402228:	1c81      	adds	r1, r0, #2
  40222a:	224b      	movs	r2, #75	; 0x4b
  40222c:	b289      	uxth	r1, r1
  40222e:	a81c      	add	r0, sp, #112	; 0x70
  402230:	47b0      	blx	r6
	mxt_write_config_reg(device, mxt_get_object_address(device,
  402232:	4622      	mov	r2, r4
  402234:	2107      	movs	r1, #7
  402236:	a81c      	add	r0, sp, #112	; 0x70
  402238:	47a8      	blx	r5
  40223a:	1cc1      	adds	r1, r0, #3
  40223c:	2284      	movs	r2, #132	; 0x84
  40223e:	b289      	uxth	r1, r1
  402240:	a81c      	add	r0, sp, #112	; 0x70
  402242:	47b0      	blx	r6
	mxt_write_config_object(device, mxt_get_object_address(device,
  402244:	4622      	mov	r2, r4
  402246:	2108      	movs	r1, #8
  402248:	a81c      	add	r0, sp, #112	; 0x70
  40224a:	47a8      	blx	r5
  40224c:	aa04      	add	r2, sp, #16
  40224e:	4601      	mov	r1, r0
  402250:	a81c      	add	r0, sp, #112	; 0x70
  402252:	4f3c      	ldr	r7, [pc, #240]	; (402344 <main+0x1fc>)
  402254:	47b8      	blx	r7
	mxt_write_config_object(device, mxt_get_object_address(device,
  402256:	4622      	mov	r2, r4
  402258:	2109      	movs	r1, #9
  40225a:	a81c      	add	r0, sp, #112	; 0x70
  40225c:	47a8      	blx	r5
  40225e:	aa13      	add	r2, sp, #76	; 0x4c
  402260:	4601      	mov	r1, r0
  402262:	a81c      	add	r0, sp, #112	; 0x70
  402264:	47b8      	blx	r7
	mxt_write_config_object(device, mxt_get_object_address(device,
  402266:	4622      	mov	r2, r4
  402268:	212e      	movs	r1, #46	; 0x2e
  40226a:	a81c      	add	r0, sp, #112	; 0x70
  40226c:	47a8      	blx	r5
  40226e:	aa01      	add	r2, sp, #4
  402270:	4601      	mov	r1, r0
  402272:	a81c      	add	r0, sp, #112	; 0x70
  402274:	47b8      	blx	r7
	mxt_write_config_object(device, mxt_get_object_address(device,
  402276:	4622      	mov	r2, r4
  402278:	2138      	movs	r1, #56	; 0x38
  40227a:	a81c      	add	r0, sp, #112	; 0x70
  40227c:	47a8      	blx	r5
  40227e:	aa0a      	add	r2, sp, #40	; 0x28
  402280:	4601      	mov	r1, r0
  402282:	a81c      	add	r0, sp, #112	; 0x70
  402284:	47b8      	blx	r7
	mxt_write_config_reg(device, mxt_get_object_address(device,
  402286:	4622      	mov	r2, r4
  402288:	2106      	movs	r1, #6
  40228a:	a81c      	add	r0, sp, #112	; 0x70
  40228c:	47a8      	blx	r5
  40228e:	1c81      	adds	r1, r0, #2
  402290:	2201      	movs	r2, #1
  402292:	b289      	uxth	r1, r1
  402294:	a81c      	add	r0, sp, #112	; 0x70
  402296:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  402298:	4d2b      	ldr	r5, [pc, #172]	; (402348 <main+0x200>)
  40229a:	4b2c      	ldr	r3, [pc, #176]	; (40234c <main+0x204>)
  40229c:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40229e:	4a2c      	ldr	r2, [pc, #176]	; (402350 <main+0x208>)
  4022a0:	4b2c      	ldr	r3, [pc, #176]	; (402354 <main+0x20c>)
  4022a2:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4022a4:	4a2c      	ldr	r2, [pc, #176]	; (402358 <main+0x210>)
  4022a6:	4b2d      	ldr	r3, [pc, #180]	; (40235c <main+0x214>)
  4022a8:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4022aa:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4022ae:	9313      	str	r3, [sp, #76]	; 0x4c
	usart_settings.char_length = opt->charlength;
  4022b0:	23c0      	movs	r3, #192	; 0xc0
  4022b2:	9314      	str	r3, [sp, #80]	; 0x50
	usart_settings.parity_type = opt->paritytype;
  4022b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4022b8:	9315      	str	r3, [sp, #84]	; 0x54
	usart_settings.stop_bits= opt->stopbits;
  4022ba:	9416      	str	r4, [sp, #88]	; 0x58
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4022bc:	9417      	str	r4, [sp, #92]	; 0x5c
  4022be:	200e      	movs	r0, #14
  4022c0:	47c8      	blx	r9
		usart_init_rs232(p_usart, &usart_settings,
  4022c2:	4642      	mov	r2, r8
  4022c4:	a913      	add	r1, sp, #76	; 0x4c
  4022c6:	4628      	mov	r0, r5
  4022c8:	4b25      	ldr	r3, [pc, #148]	; (402360 <main+0x218>)
  4022ca:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4022cc:	4628      	mov	r0, r5
  4022ce:	4b25      	ldr	r3, [pc, #148]	; (402364 <main+0x21c>)
  4022d0:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4022d2:	4628      	mov	r0, r5
  4022d4:	4b24      	ldr	r3, [pc, #144]	; (402368 <main+0x220>)
  4022d6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4022d8:	4e24      	ldr	r6, [pc, #144]	; (40236c <main+0x224>)
  4022da:	6833      	ldr	r3, [r6, #0]
  4022dc:	4621      	mov	r1, r4
  4022de:	6898      	ldr	r0, [r3, #8]
  4022e0:	4d23      	ldr	r5, [pc, #140]	; (402370 <main+0x228>)
  4022e2:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4022e4:	6833      	ldr	r3, [r6, #0]
  4022e6:	4621      	mov	r1, r4
  4022e8:	6858      	ldr	r0, [r3, #4]
  4022ea:	47a8      	blx	r5
	mxt_init(&device);
	
	/* Initialize stdio on USART */
	stdio_serial_init(USART_SERIAL_EXAMPLE, &usart_serial_options);

	printf("\n\rmaXTouch data USART transmitter\n\r");
  4022ec:	4821      	ldr	r0, [pc, #132]	; (402374 <main+0x22c>)
  4022ee:	4b22      	ldr	r3, [pc, #136]	; (402378 <main+0x230>)
  4022f0:	4798      	blx	r3
		

	while (true) {
		/* Check for any pending messages and run message handler if any
		 * message is found in the queue */
		if (mxt_is_message_pending(&device)) {
  4022f2:	4c22      	ldr	r4, [pc, #136]	; (40237c <main+0x234>)
			mxt_handler(&device);
  4022f4:	4d22      	ldr	r5, [pc, #136]	; (402380 <main+0x238>)
		if (mxt_is_message_pending(&device)) {
  4022f6:	a81c      	add	r0, sp, #112	; 0x70
  4022f8:	47a0      	blx	r4
  4022fa:	2800      	cmp	r0, #0
  4022fc:	d0fb      	beq.n	4022f6 <main+0x1ae>
			mxt_handler(&device);
  4022fe:	a81c      	add	r0, sp, #112	; 0x70
  402300:	47a8      	blx	r5
  402302:	e7f8      	b.n	4022f6 <main+0x1ae>
  402304:	0040064d 	.word	0x0040064d
  402308:	004009b5 	.word	0x004009b5
  40230c:	20400e54 	.word	0x20400e54
  402310:	00fcfcfc 	.word	0x00fcfcfc
  402314:	00400f21 	.word	0x00400f21
  402318:	00401fcd 	.word	0x00401fcd
  40231c:	00401ff5 	.word	0x00401ff5
  402320:	004088bc 	.word	0x004088bc
  402324:	00061a80 	.word	0x00061a80
  402328:	40018000 	.word	0x40018000
  40232c:	004018b5 	.word	0x004018b5
  402330:	004001d5 	.word	0x004001d5
  402334:	0040046d 	.word	0x0040046d
  402338:	00400525 	.word	0x00400525
  40233c:	003228d8 	.word	0x003228d8
  402340:	20400001 	.word	0x20400001
  402344:	004004ad 	.word	0x004004ad
  402348:	40028000 	.word	0x40028000
  40234c:	20400e50 	.word	0x20400e50
  402350:	00401ef9 	.word	0x00401ef9
  402354:	20400e4c 	.word	0x20400e4c
  402358:	00401e1d 	.word	0x00401e1d
  40235c:	20400e48 	.word	0x20400e48
  402360:	00401add 	.word	0x00401add
  402364:	00401b31 	.word	0x00401b31
  402368:	00401b37 	.word	0x00401b37
  40236c:	20400014 	.word	0x20400014
  402370:	00402a4d 	.word	0x00402a4d
  402374:	0040891c 	.word	0x0040891c
  402378:	004023dd 	.word	0x004023dd
  40237c:	0040056d 	.word	0x0040056d
  402380:	00402085 	.word	0x00402085
  402384:	08f0d180 	.word	0x08f0d180
  402388:	00401669 	.word	0x00401669

0040238c <__libc_init_array>:
  40238c:	b570      	push	{r4, r5, r6, lr}
  40238e:	4e0f      	ldr	r6, [pc, #60]	; (4023cc <__libc_init_array+0x40>)
  402390:	4d0f      	ldr	r5, [pc, #60]	; (4023d0 <__libc_init_array+0x44>)
  402392:	1b76      	subs	r6, r6, r5
  402394:	10b6      	asrs	r6, r6, #2
  402396:	bf18      	it	ne
  402398:	2400      	movne	r4, #0
  40239a:	d005      	beq.n	4023a8 <__libc_init_array+0x1c>
  40239c:	3401      	adds	r4, #1
  40239e:	f855 3b04 	ldr.w	r3, [r5], #4
  4023a2:	4798      	blx	r3
  4023a4:	42a6      	cmp	r6, r4
  4023a6:	d1f9      	bne.n	40239c <__libc_init_array+0x10>
  4023a8:	4e0a      	ldr	r6, [pc, #40]	; (4023d4 <__libc_init_array+0x48>)
  4023aa:	4d0b      	ldr	r5, [pc, #44]	; (4023d8 <__libc_init_array+0x4c>)
  4023ac:	1b76      	subs	r6, r6, r5
  4023ae:	f006 fc37 	bl	408c20 <_init>
  4023b2:	10b6      	asrs	r6, r6, #2
  4023b4:	bf18      	it	ne
  4023b6:	2400      	movne	r4, #0
  4023b8:	d006      	beq.n	4023c8 <__libc_init_array+0x3c>
  4023ba:	3401      	adds	r4, #1
  4023bc:	f855 3b04 	ldr.w	r3, [r5], #4
  4023c0:	4798      	blx	r3
  4023c2:	42a6      	cmp	r6, r4
  4023c4:	d1f9      	bne.n	4023ba <__libc_init_array+0x2e>
  4023c6:	bd70      	pop	{r4, r5, r6, pc}
  4023c8:	bd70      	pop	{r4, r5, r6, pc}
  4023ca:	bf00      	nop
  4023cc:	00408c2c 	.word	0x00408c2c
  4023d0:	00408c2c 	.word	0x00408c2c
  4023d4:	00408c34 	.word	0x00408c34
  4023d8:	00408c2c 	.word	0x00408c2c

004023dc <iprintf>:
  4023dc:	b40f      	push	{r0, r1, r2, r3}
  4023de:	b500      	push	{lr}
  4023e0:	4907      	ldr	r1, [pc, #28]	; (402400 <iprintf+0x24>)
  4023e2:	b083      	sub	sp, #12
  4023e4:	ab04      	add	r3, sp, #16
  4023e6:	6808      	ldr	r0, [r1, #0]
  4023e8:	f853 2b04 	ldr.w	r2, [r3], #4
  4023ec:	6881      	ldr	r1, [r0, #8]
  4023ee:	9301      	str	r3, [sp, #4]
  4023f0:	f001 ff82 	bl	4042f8 <_vfiprintf_r>
  4023f4:	b003      	add	sp, #12
  4023f6:	f85d eb04 	ldr.w	lr, [sp], #4
  4023fa:	b004      	add	sp, #16
  4023fc:	4770      	bx	lr
  4023fe:	bf00      	nop
  402400:	20400014 	.word	0x20400014

00402404 <malloc>:
  402404:	4b02      	ldr	r3, [pc, #8]	; (402410 <malloc+0xc>)
  402406:	4601      	mov	r1, r0
  402408:	6818      	ldr	r0, [r3, #0]
  40240a:	f000 b803 	b.w	402414 <_malloc_r>
  40240e:	bf00      	nop
  402410:	20400014 	.word	0x20400014

00402414 <_malloc_r>:
  402414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402418:	f101 060b 	add.w	r6, r1, #11
  40241c:	2e16      	cmp	r6, #22
  40241e:	b083      	sub	sp, #12
  402420:	4605      	mov	r5, r0
  402422:	f240 809e 	bls.w	402562 <_malloc_r+0x14e>
  402426:	f036 0607 	bics.w	r6, r6, #7
  40242a:	f100 80bd 	bmi.w	4025a8 <_malloc_r+0x194>
  40242e:	42b1      	cmp	r1, r6
  402430:	f200 80ba 	bhi.w	4025a8 <_malloc_r+0x194>
  402434:	f000 faec 	bl	402a10 <__malloc_lock>
  402438:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40243c:	f0c0 8293 	bcc.w	402966 <_malloc_r+0x552>
  402440:	0a73      	lsrs	r3, r6, #9
  402442:	f000 80b8 	beq.w	4025b6 <_malloc_r+0x1a2>
  402446:	2b04      	cmp	r3, #4
  402448:	f200 8179 	bhi.w	40273e <_malloc_r+0x32a>
  40244c:	09b3      	lsrs	r3, r6, #6
  40244e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402452:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402456:	00c3      	lsls	r3, r0, #3
  402458:	4fbf      	ldr	r7, [pc, #764]	; (402758 <_malloc_r+0x344>)
  40245a:	443b      	add	r3, r7
  40245c:	f1a3 0108 	sub.w	r1, r3, #8
  402460:	685c      	ldr	r4, [r3, #4]
  402462:	42a1      	cmp	r1, r4
  402464:	d106      	bne.n	402474 <_malloc_r+0x60>
  402466:	e00c      	b.n	402482 <_malloc_r+0x6e>
  402468:	2a00      	cmp	r2, #0
  40246a:	f280 80aa 	bge.w	4025c2 <_malloc_r+0x1ae>
  40246e:	68e4      	ldr	r4, [r4, #12]
  402470:	42a1      	cmp	r1, r4
  402472:	d006      	beq.n	402482 <_malloc_r+0x6e>
  402474:	6863      	ldr	r3, [r4, #4]
  402476:	f023 0303 	bic.w	r3, r3, #3
  40247a:	1b9a      	subs	r2, r3, r6
  40247c:	2a0f      	cmp	r2, #15
  40247e:	ddf3      	ble.n	402468 <_malloc_r+0x54>
  402480:	4670      	mov	r0, lr
  402482:	693c      	ldr	r4, [r7, #16]
  402484:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40276c <_malloc_r+0x358>
  402488:	4574      	cmp	r4, lr
  40248a:	f000 81ab 	beq.w	4027e4 <_malloc_r+0x3d0>
  40248e:	6863      	ldr	r3, [r4, #4]
  402490:	f023 0303 	bic.w	r3, r3, #3
  402494:	1b9a      	subs	r2, r3, r6
  402496:	2a0f      	cmp	r2, #15
  402498:	f300 8190 	bgt.w	4027bc <_malloc_r+0x3a8>
  40249c:	2a00      	cmp	r2, #0
  40249e:	f8c7 e014 	str.w	lr, [r7, #20]
  4024a2:	f8c7 e010 	str.w	lr, [r7, #16]
  4024a6:	f280 809d 	bge.w	4025e4 <_malloc_r+0x1d0>
  4024aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4024ae:	f080 8161 	bcs.w	402774 <_malloc_r+0x360>
  4024b2:	08db      	lsrs	r3, r3, #3
  4024b4:	f103 0c01 	add.w	ip, r3, #1
  4024b8:	1099      	asrs	r1, r3, #2
  4024ba:	687a      	ldr	r2, [r7, #4]
  4024bc:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4024c0:	f8c4 8008 	str.w	r8, [r4, #8]
  4024c4:	2301      	movs	r3, #1
  4024c6:	408b      	lsls	r3, r1
  4024c8:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4024cc:	4313      	orrs	r3, r2
  4024ce:	3908      	subs	r1, #8
  4024d0:	60e1      	str	r1, [r4, #12]
  4024d2:	607b      	str	r3, [r7, #4]
  4024d4:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4024d8:	f8c8 400c 	str.w	r4, [r8, #12]
  4024dc:	1082      	asrs	r2, r0, #2
  4024de:	2401      	movs	r4, #1
  4024e0:	4094      	lsls	r4, r2
  4024e2:	429c      	cmp	r4, r3
  4024e4:	f200 808b 	bhi.w	4025fe <_malloc_r+0x1ea>
  4024e8:	421c      	tst	r4, r3
  4024ea:	d106      	bne.n	4024fa <_malloc_r+0xe6>
  4024ec:	f020 0003 	bic.w	r0, r0, #3
  4024f0:	0064      	lsls	r4, r4, #1
  4024f2:	421c      	tst	r4, r3
  4024f4:	f100 0004 	add.w	r0, r0, #4
  4024f8:	d0fa      	beq.n	4024f0 <_malloc_r+0xdc>
  4024fa:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4024fe:	46cc      	mov	ip, r9
  402500:	4680      	mov	r8, r0
  402502:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402506:	459c      	cmp	ip, r3
  402508:	d107      	bne.n	40251a <_malloc_r+0x106>
  40250a:	e16d      	b.n	4027e8 <_malloc_r+0x3d4>
  40250c:	2a00      	cmp	r2, #0
  40250e:	f280 817b 	bge.w	402808 <_malloc_r+0x3f4>
  402512:	68db      	ldr	r3, [r3, #12]
  402514:	459c      	cmp	ip, r3
  402516:	f000 8167 	beq.w	4027e8 <_malloc_r+0x3d4>
  40251a:	6859      	ldr	r1, [r3, #4]
  40251c:	f021 0103 	bic.w	r1, r1, #3
  402520:	1b8a      	subs	r2, r1, r6
  402522:	2a0f      	cmp	r2, #15
  402524:	ddf2      	ble.n	40250c <_malloc_r+0xf8>
  402526:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40252a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40252e:	9300      	str	r3, [sp, #0]
  402530:	199c      	adds	r4, r3, r6
  402532:	4628      	mov	r0, r5
  402534:	f046 0601 	orr.w	r6, r6, #1
  402538:	f042 0501 	orr.w	r5, r2, #1
  40253c:	605e      	str	r6, [r3, #4]
  40253e:	f8c8 c00c 	str.w	ip, [r8, #12]
  402542:	f8cc 8008 	str.w	r8, [ip, #8]
  402546:	617c      	str	r4, [r7, #20]
  402548:	613c      	str	r4, [r7, #16]
  40254a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40254e:	f8c4 e008 	str.w	lr, [r4, #8]
  402552:	6065      	str	r5, [r4, #4]
  402554:	505a      	str	r2, [r3, r1]
  402556:	f000 fa61 	bl	402a1c <__malloc_unlock>
  40255a:	9b00      	ldr	r3, [sp, #0]
  40255c:	f103 0408 	add.w	r4, r3, #8
  402560:	e01e      	b.n	4025a0 <_malloc_r+0x18c>
  402562:	2910      	cmp	r1, #16
  402564:	d820      	bhi.n	4025a8 <_malloc_r+0x194>
  402566:	f000 fa53 	bl	402a10 <__malloc_lock>
  40256a:	2610      	movs	r6, #16
  40256c:	2318      	movs	r3, #24
  40256e:	2002      	movs	r0, #2
  402570:	4f79      	ldr	r7, [pc, #484]	; (402758 <_malloc_r+0x344>)
  402572:	443b      	add	r3, r7
  402574:	f1a3 0208 	sub.w	r2, r3, #8
  402578:	685c      	ldr	r4, [r3, #4]
  40257a:	4294      	cmp	r4, r2
  40257c:	f000 813d 	beq.w	4027fa <_malloc_r+0x3e6>
  402580:	6863      	ldr	r3, [r4, #4]
  402582:	68e1      	ldr	r1, [r4, #12]
  402584:	68a6      	ldr	r6, [r4, #8]
  402586:	f023 0303 	bic.w	r3, r3, #3
  40258a:	4423      	add	r3, r4
  40258c:	4628      	mov	r0, r5
  40258e:	685a      	ldr	r2, [r3, #4]
  402590:	60f1      	str	r1, [r6, #12]
  402592:	f042 0201 	orr.w	r2, r2, #1
  402596:	608e      	str	r6, [r1, #8]
  402598:	605a      	str	r2, [r3, #4]
  40259a:	f000 fa3f 	bl	402a1c <__malloc_unlock>
  40259e:	3408      	adds	r4, #8
  4025a0:	4620      	mov	r0, r4
  4025a2:	b003      	add	sp, #12
  4025a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025a8:	2400      	movs	r4, #0
  4025aa:	230c      	movs	r3, #12
  4025ac:	4620      	mov	r0, r4
  4025ae:	602b      	str	r3, [r5, #0]
  4025b0:	b003      	add	sp, #12
  4025b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025b6:	2040      	movs	r0, #64	; 0x40
  4025b8:	f44f 7300 	mov.w	r3, #512	; 0x200
  4025bc:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4025c0:	e74a      	b.n	402458 <_malloc_r+0x44>
  4025c2:	4423      	add	r3, r4
  4025c4:	68e1      	ldr	r1, [r4, #12]
  4025c6:	685a      	ldr	r2, [r3, #4]
  4025c8:	68a6      	ldr	r6, [r4, #8]
  4025ca:	f042 0201 	orr.w	r2, r2, #1
  4025ce:	60f1      	str	r1, [r6, #12]
  4025d0:	4628      	mov	r0, r5
  4025d2:	608e      	str	r6, [r1, #8]
  4025d4:	605a      	str	r2, [r3, #4]
  4025d6:	f000 fa21 	bl	402a1c <__malloc_unlock>
  4025da:	3408      	adds	r4, #8
  4025dc:	4620      	mov	r0, r4
  4025de:	b003      	add	sp, #12
  4025e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025e4:	4423      	add	r3, r4
  4025e6:	4628      	mov	r0, r5
  4025e8:	685a      	ldr	r2, [r3, #4]
  4025ea:	f042 0201 	orr.w	r2, r2, #1
  4025ee:	605a      	str	r2, [r3, #4]
  4025f0:	f000 fa14 	bl	402a1c <__malloc_unlock>
  4025f4:	3408      	adds	r4, #8
  4025f6:	4620      	mov	r0, r4
  4025f8:	b003      	add	sp, #12
  4025fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025fe:	68bc      	ldr	r4, [r7, #8]
  402600:	6863      	ldr	r3, [r4, #4]
  402602:	f023 0803 	bic.w	r8, r3, #3
  402606:	45b0      	cmp	r8, r6
  402608:	d304      	bcc.n	402614 <_malloc_r+0x200>
  40260a:	eba8 0306 	sub.w	r3, r8, r6
  40260e:	2b0f      	cmp	r3, #15
  402610:	f300 8085 	bgt.w	40271e <_malloc_r+0x30a>
  402614:	f8df 9158 	ldr.w	r9, [pc, #344]	; 402770 <_malloc_r+0x35c>
  402618:	4b50      	ldr	r3, [pc, #320]	; (40275c <_malloc_r+0x348>)
  40261a:	f8d9 2000 	ldr.w	r2, [r9]
  40261e:	681b      	ldr	r3, [r3, #0]
  402620:	3201      	adds	r2, #1
  402622:	4433      	add	r3, r6
  402624:	eb04 0a08 	add.w	sl, r4, r8
  402628:	f000 8155 	beq.w	4028d6 <_malloc_r+0x4c2>
  40262c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  402630:	330f      	adds	r3, #15
  402632:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  402636:	f02b 0b0f 	bic.w	fp, fp, #15
  40263a:	4659      	mov	r1, fp
  40263c:	4628      	mov	r0, r5
  40263e:	f000 f9f3 	bl	402a28 <_sbrk_r>
  402642:	1c41      	adds	r1, r0, #1
  402644:	4602      	mov	r2, r0
  402646:	f000 80fc 	beq.w	402842 <_malloc_r+0x42e>
  40264a:	4582      	cmp	sl, r0
  40264c:	f200 80f7 	bhi.w	40283e <_malloc_r+0x42a>
  402650:	4b43      	ldr	r3, [pc, #268]	; (402760 <_malloc_r+0x34c>)
  402652:	6819      	ldr	r1, [r3, #0]
  402654:	4459      	add	r1, fp
  402656:	6019      	str	r1, [r3, #0]
  402658:	f000 814d 	beq.w	4028f6 <_malloc_r+0x4e2>
  40265c:	f8d9 0000 	ldr.w	r0, [r9]
  402660:	3001      	adds	r0, #1
  402662:	bf1b      	ittet	ne
  402664:	eba2 0a0a 	subne.w	sl, r2, sl
  402668:	4451      	addne	r1, sl
  40266a:	f8c9 2000 	streq.w	r2, [r9]
  40266e:	6019      	strne	r1, [r3, #0]
  402670:	f012 0107 	ands.w	r1, r2, #7
  402674:	f000 8115 	beq.w	4028a2 <_malloc_r+0x48e>
  402678:	f1c1 0008 	rsb	r0, r1, #8
  40267c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402680:	4402      	add	r2, r0
  402682:	3108      	adds	r1, #8
  402684:	eb02 090b 	add.w	r9, r2, fp
  402688:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40268c:	eba1 0909 	sub.w	r9, r1, r9
  402690:	4649      	mov	r1, r9
  402692:	4628      	mov	r0, r5
  402694:	9301      	str	r3, [sp, #4]
  402696:	9200      	str	r2, [sp, #0]
  402698:	f000 f9c6 	bl	402a28 <_sbrk_r>
  40269c:	1c43      	adds	r3, r0, #1
  40269e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4026a2:	f000 8143 	beq.w	40292c <_malloc_r+0x518>
  4026a6:	1a80      	subs	r0, r0, r2
  4026a8:	4448      	add	r0, r9
  4026aa:	f040 0001 	orr.w	r0, r0, #1
  4026ae:	6819      	ldr	r1, [r3, #0]
  4026b0:	60ba      	str	r2, [r7, #8]
  4026b2:	4449      	add	r1, r9
  4026b4:	42bc      	cmp	r4, r7
  4026b6:	6050      	str	r0, [r2, #4]
  4026b8:	6019      	str	r1, [r3, #0]
  4026ba:	d017      	beq.n	4026ec <_malloc_r+0x2d8>
  4026bc:	f1b8 0f0f 	cmp.w	r8, #15
  4026c0:	f240 80fb 	bls.w	4028ba <_malloc_r+0x4a6>
  4026c4:	6860      	ldr	r0, [r4, #4]
  4026c6:	f1a8 020c 	sub.w	r2, r8, #12
  4026ca:	f022 0207 	bic.w	r2, r2, #7
  4026ce:	eb04 0e02 	add.w	lr, r4, r2
  4026d2:	f000 0001 	and.w	r0, r0, #1
  4026d6:	f04f 0c05 	mov.w	ip, #5
  4026da:	4310      	orrs	r0, r2
  4026dc:	2a0f      	cmp	r2, #15
  4026de:	6060      	str	r0, [r4, #4]
  4026e0:	f8ce c004 	str.w	ip, [lr, #4]
  4026e4:	f8ce c008 	str.w	ip, [lr, #8]
  4026e8:	f200 8117 	bhi.w	40291a <_malloc_r+0x506>
  4026ec:	4b1d      	ldr	r3, [pc, #116]	; (402764 <_malloc_r+0x350>)
  4026ee:	68bc      	ldr	r4, [r7, #8]
  4026f0:	681a      	ldr	r2, [r3, #0]
  4026f2:	4291      	cmp	r1, r2
  4026f4:	bf88      	it	hi
  4026f6:	6019      	strhi	r1, [r3, #0]
  4026f8:	4b1b      	ldr	r3, [pc, #108]	; (402768 <_malloc_r+0x354>)
  4026fa:	681a      	ldr	r2, [r3, #0]
  4026fc:	4291      	cmp	r1, r2
  4026fe:	6862      	ldr	r2, [r4, #4]
  402700:	bf88      	it	hi
  402702:	6019      	strhi	r1, [r3, #0]
  402704:	f022 0203 	bic.w	r2, r2, #3
  402708:	4296      	cmp	r6, r2
  40270a:	eba2 0306 	sub.w	r3, r2, r6
  40270e:	d801      	bhi.n	402714 <_malloc_r+0x300>
  402710:	2b0f      	cmp	r3, #15
  402712:	dc04      	bgt.n	40271e <_malloc_r+0x30a>
  402714:	4628      	mov	r0, r5
  402716:	f000 f981 	bl	402a1c <__malloc_unlock>
  40271a:	2400      	movs	r4, #0
  40271c:	e740      	b.n	4025a0 <_malloc_r+0x18c>
  40271e:	19a2      	adds	r2, r4, r6
  402720:	f043 0301 	orr.w	r3, r3, #1
  402724:	f046 0601 	orr.w	r6, r6, #1
  402728:	6066      	str	r6, [r4, #4]
  40272a:	4628      	mov	r0, r5
  40272c:	60ba      	str	r2, [r7, #8]
  40272e:	6053      	str	r3, [r2, #4]
  402730:	f000 f974 	bl	402a1c <__malloc_unlock>
  402734:	3408      	adds	r4, #8
  402736:	4620      	mov	r0, r4
  402738:	b003      	add	sp, #12
  40273a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40273e:	2b14      	cmp	r3, #20
  402740:	d971      	bls.n	402826 <_malloc_r+0x412>
  402742:	2b54      	cmp	r3, #84	; 0x54
  402744:	f200 80a3 	bhi.w	40288e <_malloc_r+0x47a>
  402748:	0b33      	lsrs	r3, r6, #12
  40274a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40274e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  402752:	00c3      	lsls	r3, r0, #3
  402754:	e680      	b.n	402458 <_malloc_r+0x44>
  402756:	bf00      	nop
  402758:	20400440 	.word	0x20400440
  40275c:	20400e44 	.word	0x20400e44
  402760:	20400e14 	.word	0x20400e14
  402764:	20400e3c 	.word	0x20400e3c
  402768:	20400e40 	.word	0x20400e40
  40276c:	20400448 	.word	0x20400448
  402770:	20400848 	.word	0x20400848
  402774:	0a5a      	lsrs	r2, r3, #9
  402776:	2a04      	cmp	r2, #4
  402778:	d95b      	bls.n	402832 <_malloc_r+0x41e>
  40277a:	2a14      	cmp	r2, #20
  40277c:	f200 80ae 	bhi.w	4028dc <_malloc_r+0x4c8>
  402780:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  402784:	00c9      	lsls	r1, r1, #3
  402786:	325b      	adds	r2, #91	; 0x5b
  402788:	eb07 0c01 	add.w	ip, r7, r1
  40278c:	5879      	ldr	r1, [r7, r1]
  40278e:	f1ac 0c08 	sub.w	ip, ip, #8
  402792:	458c      	cmp	ip, r1
  402794:	f000 8088 	beq.w	4028a8 <_malloc_r+0x494>
  402798:	684a      	ldr	r2, [r1, #4]
  40279a:	f022 0203 	bic.w	r2, r2, #3
  40279e:	4293      	cmp	r3, r2
  4027a0:	d273      	bcs.n	40288a <_malloc_r+0x476>
  4027a2:	6889      	ldr	r1, [r1, #8]
  4027a4:	458c      	cmp	ip, r1
  4027a6:	d1f7      	bne.n	402798 <_malloc_r+0x384>
  4027a8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4027ac:	687b      	ldr	r3, [r7, #4]
  4027ae:	60e2      	str	r2, [r4, #12]
  4027b0:	f8c4 c008 	str.w	ip, [r4, #8]
  4027b4:	6094      	str	r4, [r2, #8]
  4027b6:	f8cc 400c 	str.w	r4, [ip, #12]
  4027ba:	e68f      	b.n	4024dc <_malloc_r+0xc8>
  4027bc:	19a1      	adds	r1, r4, r6
  4027be:	f046 0c01 	orr.w	ip, r6, #1
  4027c2:	f042 0601 	orr.w	r6, r2, #1
  4027c6:	f8c4 c004 	str.w	ip, [r4, #4]
  4027ca:	4628      	mov	r0, r5
  4027cc:	6179      	str	r1, [r7, #20]
  4027ce:	6139      	str	r1, [r7, #16]
  4027d0:	f8c1 e00c 	str.w	lr, [r1, #12]
  4027d4:	f8c1 e008 	str.w	lr, [r1, #8]
  4027d8:	604e      	str	r6, [r1, #4]
  4027da:	50e2      	str	r2, [r4, r3]
  4027dc:	f000 f91e 	bl	402a1c <__malloc_unlock>
  4027e0:	3408      	adds	r4, #8
  4027e2:	e6dd      	b.n	4025a0 <_malloc_r+0x18c>
  4027e4:	687b      	ldr	r3, [r7, #4]
  4027e6:	e679      	b.n	4024dc <_malloc_r+0xc8>
  4027e8:	f108 0801 	add.w	r8, r8, #1
  4027ec:	f018 0f03 	tst.w	r8, #3
  4027f0:	f10c 0c08 	add.w	ip, ip, #8
  4027f4:	f47f ae85 	bne.w	402502 <_malloc_r+0xee>
  4027f8:	e02d      	b.n	402856 <_malloc_r+0x442>
  4027fa:	68dc      	ldr	r4, [r3, #12]
  4027fc:	42a3      	cmp	r3, r4
  4027fe:	bf08      	it	eq
  402800:	3002      	addeq	r0, #2
  402802:	f43f ae3e 	beq.w	402482 <_malloc_r+0x6e>
  402806:	e6bb      	b.n	402580 <_malloc_r+0x16c>
  402808:	4419      	add	r1, r3
  40280a:	461c      	mov	r4, r3
  40280c:	684a      	ldr	r2, [r1, #4]
  40280e:	68db      	ldr	r3, [r3, #12]
  402810:	f854 6f08 	ldr.w	r6, [r4, #8]!
  402814:	f042 0201 	orr.w	r2, r2, #1
  402818:	604a      	str	r2, [r1, #4]
  40281a:	4628      	mov	r0, r5
  40281c:	60f3      	str	r3, [r6, #12]
  40281e:	609e      	str	r6, [r3, #8]
  402820:	f000 f8fc 	bl	402a1c <__malloc_unlock>
  402824:	e6bc      	b.n	4025a0 <_malloc_r+0x18c>
  402826:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40282a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40282e:	00c3      	lsls	r3, r0, #3
  402830:	e612      	b.n	402458 <_malloc_r+0x44>
  402832:	099a      	lsrs	r2, r3, #6
  402834:	f102 0139 	add.w	r1, r2, #57	; 0x39
  402838:	00c9      	lsls	r1, r1, #3
  40283a:	3238      	adds	r2, #56	; 0x38
  40283c:	e7a4      	b.n	402788 <_malloc_r+0x374>
  40283e:	42bc      	cmp	r4, r7
  402840:	d054      	beq.n	4028ec <_malloc_r+0x4d8>
  402842:	68bc      	ldr	r4, [r7, #8]
  402844:	6862      	ldr	r2, [r4, #4]
  402846:	f022 0203 	bic.w	r2, r2, #3
  40284a:	e75d      	b.n	402708 <_malloc_r+0x2f4>
  40284c:	f859 3908 	ldr.w	r3, [r9], #-8
  402850:	4599      	cmp	r9, r3
  402852:	f040 8086 	bne.w	402962 <_malloc_r+0x54e>
  402856:	f010 0f03 	tst.w	r0, #3
  40285a:	f100 30ff 	add.w	r0, r0, #4294967295
  40285e:	d1f5      	bne.n	40284c <_malloc_r+0x438>
  402860:	687b      	ldr	r3, [r7, #4]
  402862:	ea23 0304 	bic.w	r3, r3, r4
  402866:	607b      	str	r3, [r7, #4]
  402868:	0064      	lsls	r4, r4, #1
  40286a:	429c      	cmp	r4, r3
  40286c:	f63f aec7 	bhi.w	4025fe <_malloc_r+0x1ea>
  402870:	2c00      	cmp	r4, #0
  402872:	f43f aec4 	beq.w	4025fe <_malloc_r+0x1ea>
  402876:	421c      	tst	r4, r3
  402878:	4640      	mov	r0, r8
  40287a:	f47f ae3e 	bne.w	4024fa <_malloc_r+0xe6>
  40287e:	0064      	lsls	r4, r4, #1
  402880:	421c      	tst	r4, r3
  402882:	f100 0004 	add.w	r0, r0, #4
  402886:	d0fa      	beq.n	40287e <_malloc_r+0x46a>
  402888:	e637      	b.n	4024fa <_malloc_r+0xe6>
  40288a:	468c      	mov	ip, r1
  40288c:	e78c      	b.n	4027a8 <_malloc_r+0x394>
  40288e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  402892:	d815      	bhi.n	4028c0 <_malloc_r+0x4ac>
  402894:	0bf3      	lsrs	r3, r6, #15
  402896:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40289a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40289e:	00c3      	lsls	r3, r0, #3
  4028a0:	e5da      	b.n	402458 <_malloc_r+0x44>
  4028a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4028a6:	e6ed      	b.n	402684 <_malloc_r+0x270>
  4028a8:	687b      	ldr	r3, [r7, #4]
  4028aa:	1092      	asrs	r2, r2, #2
  4028ac:	2101      	movs	r1, #1
  4028ae:	fa01 f202 	lsl.w	r2, r1, r2
  4028b2:	4313      	orrs	r3, r2
  4028b4:	607b      	str	r3, [r7, #4]
  4028b6:	4662      	mov	r2, ip
  4028b8:	e779      	b.n	4027ae <_malloc_r+0x39a>
  4028ba:	2301      	movs	r3, #1
  4028bc:	6053      	str	r3, [r2, #4]
  4028be:	e729      	b.n	402714 <_malloc_r+0x300>
  4028c0:	f240 5254 	movw	r2, #1364	; 0x554
  4028c4:	4293      	cmp	r3, r2
  4028c6:	d822      	bhi.n	40290e <_malloc_r+0x4fa>
  4028c8:	0cb3      	lsrs	r3, r6, #18
  4028ca:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4028ce:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4028d2:	00c3      	lsls	r3, r0, #3
  4028d4:	e5c0      	b.n	402458 <_malloc_r+0x44>
  4028d6:	f103 0b10 	add.w	fp, r3, #16
  4028da:	e6ae      	b.n	40263a <_malloc_r+0x226>
  4028dc:	2a54      	cmp	r2, #84	; 0x54
  4028de:	d829      	bhi.n	402934 <_malloc_r+0x520>
  4028e0:	0b1a      	lsrs	r2, r3, #12
  4028e2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4028e6:	00c9      	lsls	r1, r1, #3
  4028e8:	326e      	adds	r2, #110	; 0x6e
  4028ea:	e74d      	b.n	402788 <_malloc_r+0x374>
  4028ec:	4b20      	ldr	r3, [pc, #128]	; (402970 <_malloc_r+0x55c>)
  4028ee:	6819      	ldr	r1, [r3, #0]
  4028f0:	4459      	add	r1, fp
  4028f2:	6019      	str	r1, [r3, #0]
  4028f4:	e6b2      	b.n	40265c <_malloc_r+0x248>
  4028f6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4028fa:	2800      	cmp	r0, #0
  4028fc:	f47f aeae 	bne.w	40265c <_malloc_r+0x248>
  402900:	eb08 030b 	add.w	r3, r8, fp
  402904:	68ba      	ldr	r2, [r7, #8]
  402906:	f043 0301 	orr.w	r3, r3, #1
  40290a:	6053      	str	r3, [r2, #4]
  40290c:	e6ee      	b.n	4026ec <_malloc_r+0x2d8>
  40290e:	207f      	movs	r0, #127	; 0x7f
  402910:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  402914:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  402918:	e59e      	b.n	402458 <_malloc_r+0x44>
  40291a:	f104 0108 	add.w	r1, r4, #8
  40291e:	4628      	mov	r0, r5
  402920:	9300      	str	r3, [sp, #0]
  402922:	f003 fdc5 	bl	4064b0 <_free_r>
  402926:	9b00      	ldr	r3, [sp, #0]
  402928:	6819      	ldr	r1, [r3, #0]
  40292a:	e6df      	b.n	4026ec <_malloc_r+0x2d8>
  40292c:	2001      	movs	r0, #1
  40292e:	f04f 0900 	mov.w	r9, #0
  402932:	e6bc      	b.n	4026ae <_malloc_r+0x29a>
  402934:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402938:	d805      	bhi.n	402946 <_malloc_r+0x532>
  40293a:	0bda      	lsrs	r2, r3, #15
  40293c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  402940:	00c9      	lsls	r1, r1, #3
  402942:	3277      	adds	r2, #119	; 0x77
  402944:	e720      	b.n	402788 <_malloc_r+0x374>
  402946:	f240 5154 	movw	r1, #1364	; 0x554
  40294a:	428a      	cmp	r2, r1
  40294c:	d805      	bhi.n	40295a <_malloc_r+0x546>
  40294e:	0c9a      	lsrs	r2, r3, #18
  402950:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  402954:	00c9      	lsls	r1, r1, #3
  402956:	327c      	adds	r2, #124	; 0x7c
  402958:	e716      	b.n	402788 <_malloc_r+0x374>
  40295a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40295e:	227e      	movs	r2, #126	; 0x7e
  402960:	e712      	b.n	402788 <_malloc_r+0x374>
  402962:	687b      	ldr	r3, [r7, #4]
  402964:	e780      	b.n	402868 <_malloc_r+0x454>
  402966:	08f0      	lsrs	r0, r6, #3
  402968:	f106 0308 	add.w	r3, r6, #8
  40296c:	e600      	b.n	402570 <_malloc_r+0x15c>
  40296e:	bf00      	nop
  402970:	20400e14 	.word	0x20400e14

00402974 <memset>:
  402974:	b470      	push	{r4, r5, r6}
  402976:	0786      	lsls	r6, r0, #30
  402978:	d046      	beq.n	402a08 <memset+0x94>
  40297a:	1e54      	subs	r4, r2, #1
  40297c:	2a00      	cmp	r2, #0
  40297e:	d041      	beq.n	402a04 <memset+0x90>
  402980:	b2ca      	uxtb	r2, r1
  402982:	4603      	mov	r3, r0
  402984:	e002      	b.n	40298c <memset+0x18>
  402986:	f114 34ff 	adds.w	r4, r4, #4294967295
  40298a:	d33b      	bcc.n	402a04 <memset+0x90>
  40298c:	f803 2b01 	strb.w	r2, [r3], #1
  402990:	079d      	lsls	r5, r3, #30
  402992:	d1f8      	bne.n	402986 <memset+0x12>
  402994:	2c03      	cmp	r4, #3
  402996:	d92e      	bls.n	4029f6 <memset+0x82>
  402998:	b2cd      	uxtb	r5, r1
  40299a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40299e:	2c0f      	cmp	r4, #15
  4029a0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4029a4:	d919      	bls.n	4029da <memset+0x66>
  4029a6:	f103 0210 	add.w	r2, r3, #16
  4029aa:	4626      	mov	r6, r4
  4029ac:	3e10      	subs	r6, #16
  4029ae:	2e0f      	cmp	r6, #15
  4029b0:	f842 5c10 	str.w	r5, [r2, #-16]
  4029b4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4029b8:	f842 5c08 	str.w	r5, [r2, #-8]
  4029bc:	f842 5c04 	str.w	r5, [r2, #-4]
  4029c0:	f102 0210 	add.w	r2, r2, #16
  4029c4:	d8f2      	bhi.n	4029ac <memset+0x38>
  4029c6:	f1a4 0210 	sub.w	r2, r4, #16
  4029ca:	f022 020f 	bic.w	r2, r2, #15
  4029ce:	f004 040f 	and.w	r4, r4, #15
  4029d2:	3210      	adds	r2, #16
  4029d4:	2c03      	cmp	r4, #3
  4029d6:	4413      	add	r3, r2
  4029d8:	d90d      	bls.n	4029f6 <memset+0x82>
  4029da:	461e      	mov	r6, r3
  4029dc:	4622      	mov	r2, r4
  4029de:	3a04      	subs	r2, #4
  4029e0:	2a03      	cmp	r2, #3
  4029e2:	f846 5b04 	str.w	r5, [r6], #4
  4029e6:	d8fa      	bhi.n	4029de <memset+0x6a>
  4029e8:	1f22      	subs	r2, r4, #4
  4029ea:	f022 0203 	bic.w	r2, r2, #3
  4029ee:	3204      	adds	r2, #4
  4029f0:	4413      	add	r3, r2
  4029f2:	f004 0403 	and.w	r4, r4, #3
  4029f6:	b12c      	cbz	r4, 402a04 <memset+0x90>
  4029f8:	b2c9      	uxtb	r1, r1
  4029fa:	441c      	add	r4, r3
  4029fc:	f803 1b01 	strb.w	r1, [r3], #1
  402a00:	429c      	cmp	r4, r3
  402a02:	d1fb      	bne.n	4029fc <memset+0x88>
  402a04:	bc70      	pop	{r4, r5, r6}
  402a06:	4770      	bx	lr
  402a08:	4614      	mov	r4, r2
  402a0a:	4603      	mov	r3, r0
  402a0c:	e7c2      	b.n	402994 <memset+0x20>
  402a0e:	bf00      	nop

00402a10 <__malloc_lock>:
  402a10:	4801      	ldr	r0, [pc, #4]	; (402a18 <__malloc_lock+0x8>)
  402a12:	f003 bff5 	b.w	406a00 <__retarget_lock_acquire_recursive>
  402a16:	bf00      	nop
  402a18:	20400e74 	.word	0x20400e74

00402a1c <__malloc_unlock>:
  402a1c:	4801      	ldr	r0, [pc, #4]	; (402a24 <__malloc_unlock+0x8>)
  402a1e:	f003 bff1 	b.w	406a04 <__retarget_lock_release_recursive>
  402a22:	bf00      	nop
  402a24:	20400e74 	.word	0x20400e74

00402a28 <_sbrk_r>:
  402a28:	b538      	push	{r3, r4, r5, lr}
  402a2a:	4c07      	ldr	r4, [pc, #28]	; (402a48 <_sbrk_r+0x20>)
  402a2c:	2300      	movs	r3, #0
  402a2e:	4605      	mov	r5, r0
  402a30:	4608      	mov	r0, r1
  402a32:	6023      	str	r3, [r4, #0]
  402a34:	f7ff f9ca 	bl	401dcc <_sbrk>
  402a38:	1c43      	adds	r3, r0, #1
  402a3a:	d000      	beq.n	402a3e <_sbrk_r+0x16>
  402a3c:	bd38      	pop	{r3, r4, r5, pc}
  402a3e:	6823      	ldr	r3, [r4, #0]
  402a40:	2b00      	cmp	r3, #0
  402a42:	d0fb      	beq.n	402a3c <_sbrk_r+0x14>
  402a44:	602b      	str	r3, [r5, #0]
  402a46:	bd38      	pop	{r3, r4, r5, pc}
  402a48:	20400e88 	.word	0x20400e88

00402a4c <setbuf>:
  402a4c:	2900      	cmp	r1, #0
  402a4e:	bf0c      	ite	eq
  402a50:	2202      	moveq	r2, #2
  402a52:	2200      	movne	r2, #0
  402a54:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402a58:	f000 b800 	b.w	402a5c <setvbuf>

00402a5c <setvbuf>:
  402a5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402a60:	4c61      	ldr	r4, [pc, #388]	; (402be8 <setvbuf+0x18c>)
  402a62:	6825      	ldr	r5, [r4, #0]
  402a64:	b083      	sub	sp, #12
  402a66:	4604      	mov	r4, r0
  402a68:	460f      	mov	r7, r1
  402a6a:	4690      	mov	r8, r2
  402a6c:	461e      	mov	r6, r3
  402a6e:	b115      	cbz	r5, 402a76 <setvbuf+0x1a>
  402a70:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402a72:	2b00      	cmp	r3, #0
  402a74:	d064      	beq.n	402b40 <setvbuf+0xe4>
  402a76:	f1b8 0f02 	cmp.w	r8, #2
  402a7a:	d006      	beq.n	402a8a <setvbuf+0x2e>
  402a7c:	f1b8 0f01 	cmp.w	r8, #1
  402a80:	f200 809f 	bhi.w	402bc2 <setvbuf+0x166>
  402a84:	2e00      	cmp	r6, #0
  402a86:	f2c0 809c 	blt.w	402bc2 <setvbuf+0x166>
  402a8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402a8c:	07d8      	lsls	r0, r3, #31
  402a8e:	d534      	bpl.n	402afa <setvbuf+0x9e>
  402a90:	4621      	mov	r1, r4
  402a92:	4628      	mov	r0, r5
  402a94:	f003 fb8e 	bl	4061b4 <_fflush_r>
  402a98:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402a9a:	b141      	cbz	r1, 402aae <setvbuf+0x52>
  402a9c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402aa0:	4299      	cmp	r1, r3
  402aa2:	d002      	beq.n	402aaa <setvbuf+0x4e>
  402aa4:	4628      	mov	r0, r5
  402aa6:	f003 fd03 	bl	4064b0 <_free_r>
  402aaa:	2300      	movs	r3, #0
  402aac:	6323      	str	r3, [r4, #48]	; 0x30
  402aae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ab2:	2200      	movs	r2, #0
  402ab4:	61a2      	str	r2, [r4, #24]
  402ab6:	6062      	str	r2, [r4, #4]
  402ab8:	061a      	lsls	r2, r3, #24
  402aba:	d43a      	bmi.n	402b32 <setvbuf+0xd6>
  402abc:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402ac0:	f023 0303 	bic.w	r3, r3, #3
  402ac4:	f1b8 0f02 	cmp.w	r8, #2
  402ac8:	81a3      	strh	r3, [r4, #12]
  402aca:	d01d      	beq.n	402b08 <setvbuf+0xac>
  402acc:	ab01      	add	r3, sp, #4
  402ace:	466a      	mov	r2, sp
  402ad0:	4621      	mov	r1, r4
  402ad2:	4628      	mov	r0, r5
  402ad4:	f003 ff98 	bl	406a08 <__swhatbuf_r>
  402ad8:	89a3      	ldrh	r3, [r4, #12]
  402ada:	4318      	orrs	r0, r3
  402adc:	81a0      	strh	r0, [r4, #12]
  402ade:	2e00      	cmp	r6, #0
  402ae0:	d132      	bne.n	402b48 <setvbuf+0xec>
  402ae2:	9e00      	ldr	r6, [sp, #0]
  402ae4:	4630      	mov	r0, r6
  402ae6:	f7ff fc8d 	bl	402404 <malloc>
  402aea:	4607      	mov	r7, r0
  402aec:	2800      	cmp	r0, #0
  402aee:	d06b      	beq.n	402bc8 <setvbuf+0x16c>
  402af0:	89a3      	ldrh	r3, [r4, #12]
  402af2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402af6:	81a3      	strh	r3, [r4, #12]
  402af8:	e028      	b.n	402b4c <setvbuf+0xf0>
  402afa:	89a3      	ldrh	r3, [r4, #12]
  402afc:	0599      	lsls	r1, r3, #22
  402afe:	d4c7      	bmi.n	402a90 <setvbuf+0x34>
  402b00:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402b02:	f003 ff7d 	bl	406a00 <__retarget_lock_acquire_recursive>
  402b06:	e7c3      	b.n	402a90 <setvbuf+0x34>
  402b08:	2500      	movs	r5, #0
  402b0a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402b0c:	2600      	movs	r6, #0
  402b0e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402b12:	f043 0302 	orr.w	r3, r3, #2
  402b16:	2001      	movs	r0, #1
  402b18:	60a6      	str	r6, [r4, #8]
  402b1a:	07ce      	lsls	r6, r1, #31
  402b1c:	81a3      	strh	r3, [r4, #12]
  402b1e:	6022      	str	r2, [r4, #0]
  402b20:	6122      	str	r2, [r4, #16]
  402b22:	6160      	str	r0, [r4, #20]
  402b24:	d401      	bmi.n	402b2a <setvbuf+0xce>
  402b26:	0598      	lsls	r0, r3, #22
  402b28:	d53e      	bpl.n	402ba8 <setvbuf+0x14c>
  402b2a:	4628      	mov	r0, r5
  402b2c:	b003      	add	sp, #12
  402b2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402b32:	6921      	ldr	r1, [r4, #16]
  402b34:	4628      	mov	r0, r5
  402b36:	f003 fcbb 	bl	4064b0 <_free_r>
  402b3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402b3e:	e7bd      	b.n	402abc <setvbuf+0x60>
  402b40:	4628      	mov	r0, r5
  402b42:	f003 fb8f 	bl	406264 <__sinit>
  402b46:	e796      	b.n	402a76 <setvbuf+0x1a>
  402b48:	2f00      	cmp	r7, #0
  402b4a:	d0cb      	beq.n	402ae4 <setvbuf+0x88>
  402b4c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402b4e:	2b00      	cmp	r3, #0
  402b50:	d033      	beq.n	402bba <setvbuf+0x15e>
  402b52:	9b00      	ldr	r3, [sp, #0]
  402b54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402b58:	6027      	str	r7, [r4, #0]
  402b5a:	429e      	cmp	r6, r3
  402b5c:	bf1c      	itt	ne
  402b5e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  402b62:	81a2      	strhne	r2, [r4, #12]
  402b64:	f1b8 0f01 	cmp.w	r8, #1
  402b68:	bf04      	itt	eq
  402b6a:	f042 0201 	orreq.w	r2, r2, #1
  402b6e:	81a2      	strheq	r2, [r4, #12]
  402b70:	b292      	uxth	r2, r2
  402b72:	f012 0308 	ands.w	r3, r2, #8
  402b76:	6127      	str	r7, [r4, #16]
  402b78:	6166      	str	r6, [r4, #20]
  402b7a:	d00e      	beq.n	402b9a <setvbuf+0x13e>
  402b7c:	07d1      	lsls	r1, r2, #31
  402b7e:	d51a      	bpl.n	402bb6 <setvbuf+0x15a>
  402b80:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402b82:	4276      	negs	r6, r6
  402b84:	2300      	movs	r3, #0
  402b86:	f015 0501 	ands.w	r5, r5, #1
  402b8a:	61a6      	str	r6, [r4, #24]
  402b8c:	60a3      	str	r3, [r4, #8]
  402b8e:	d009      	beq.n	402ba4 <setvbuf+0x148>
  402b90:	2500      	movs	r5, #0
  402b92:	4628      	mov	r0, r5
  402b94:	b003      	add	sp, #12
  402b96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402b9a:	60a3      	str	r3, [r4, #8]
  402b9c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402b9e:	f015 0501 	ands.w	r5, r5, #1
  402ba2:	d1f5      	bne.n	402b90 <setvbuf+0x134>
  402ba4:	0593      	lsls	r3, r2, #22
  402ba6:	d4c0      	bmi.n	402b2a <setvbuf+0xce>
  402ba8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402baa:	f003 ff2b 	bl	406a04 <__retarget_lock_release_recursive>
  402bae:	4628      	mov	r0, r5
  402bb0:	b003      	add	sp, #12
  402bb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402bb6:	60a6      	str	r6, [r4, #8]
  402bb8:	e7f0      	b.n	402b9c <setvbuf+0x140>
  402bba:	4628      	mov	r0, r5
  402bbc:	f003 fb52 	bl	406264 <__sinit>
  402bc0:	e7c7      	b.n	402b52 <setvbuf+0xf6>
  402bc2:	f04f 35ff 	mov.w	r5, #4294967295
  402bc6:	e7b0      	b.n	402b2a <setvbuf+0xce>
  402bc8:	f8dd 9000 	ldr.w	r9, [sp]
  402bcc:	45b1      	cmp	r9, r6
  402bce:	d004      	beq.n	402bda <setvbuf+0x17e>
  402bd0:	4648      	mov	r0, r9
  402bd2:	f7ff fc17 	bl	402404 <malloc>
  402bd6:	4607      	mov	r7, r0
  402bd8:	b920      	cbnz	r0, 402be4 <setvbuf+0x188>
  402bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402bde:	f04f 35ff 	mov.w	r5, #4294967295
  402be2:	e792      	b.n	402b0a <setvbuf+0xae>
  402be4:	464e      	mov	r6, r9
  402be6:	e783      	b.n	402af0 <setvbuf+0x94>
  402be8:	20400014 	.word	0x20400014

00402bec <sprintf>:
  402bec:	b40e      	push	{r1, r2, r3}
  402bee:	b5f0      	push	{r4, r5, r6, r7, lr}
  402bf0:	b09c      	sub	sp, #112	; 0x70
  402bf2:	ab21      	add	r3, sp, #132	; 0x84
  402bf4:	490f      	ldr	r1, [pc, #60]	; (402c34 <sprintf+0x48>)
  402bf6:	f853 2b04 	ldr.w	r2, [r3], #4
  402bfa:	9301      	str	r3, [sp, #4]
  402bfc:	4605      	mov	r5, r0
  402bfe:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402c02:	6808      	ldr	r0, [r1, #0]
  402c04:	9502      	str	r5, [sp, #8]
  402c06:	f44f 7702 	mov.w	r7, #520	; 0x208
  402c0a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402c0e:	a902      	add	r1, sp, #8
  402c10:	9506      	str	r5, [sp, #24]
  402c12:	f8ad 7014 	strh.w	r7, [sp, #20]
  402c16:	9404      	str	r4, [sp, #16]
  402c18:	9407      	str	r4, [sp, #28]
  402c1a:	f8ad 6016 	strh.w	r6, [sp, #22]
  402c1e:	f000 f8fd 	bl	402e1c <_svfprintf_r>
  402c22:	9b02      	ldr	r3, [sp, #8]
  402c24:	2200      	movs	r2, #0
  402c26:	701a      	strb	r2, [r3, #0]
  402c28:	b01c      	add	sp, #112	; 0x70
  402c2a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402c2e:	b003      	add	sp, #12
  402c30:	4770      	bx	lr
  402c32:	bf00      	nop
  402c34:	20400014 	.word	0x20400014

00402c38 <strcat>:
  402c38:	0783      	lsls	r3, r0, #30
  402c3a:	b510      	push	{r4, lr}
  402c3c:	4604      	mov	r4, r0
  402c3e:	d110      	bne.n	402c62 <strcat+0x2a>
  402c40:	6802      	ldr	r2, [r0, #0]
  402c42:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  402c46:	ea23 0302 	bic.w	r3, r3, r2
  402c4a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  402c4e:	d108      	bne.n	402c62 <strcat+0x2a>
  402c50:	f850 2f04 	ldr.w	r2, [r0, #4]!
  402c54:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
  402c58:	ea23 0302 	bic.w	r3, r3, r2
  402c5c:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  402c60:	d0f6      	beq.n	402c50 <strcat+0x18>
  402c62:	7803      	ldrb	r3, [r0, #0]
  402c64:	b11b      	cbz	r3, 402c6e <strcat+0x36>
  402c66:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  402c6a:	2b00      	cmp	r3, #0
  402c6c:	d1fb      	bne.n	402c66 <strcat+0x2e>
  402c6e:	f000 f803 	bl	402c78 <strcpy>
  402c72:	4620      	mov	r0, r4
  402c74:	bd10      	pop	{r4, pc}
  402c76:	bf00      	nop

00402c78 <strcpy>:
  402c78:	ea80 0201 	eor.w	r2, r0, r1
  402c7c:	4684      	mov	ip, r0
  402c7e:	f012 0f03 	tst.w	r2, #3
  402c82:	d14f      	bne.n	402d24 <strcpy+0xac>
  402c84:	f011 0f03 	tst.w	r1, #3
  402c88:	d132      	bne.n	402cf0 <strcpy+0x78>
  402c8a:	f84d 4d04 	str.w	r4, [sp, #-4]!
  402c8e:	f011 0f04 	tst.w	r1, #4
  402c92:	f851 3b04 	ldr.w	r3, [r1], #4
  402c96:	d00b      	beq.n	402cb0 <strcpy+0x38>
  402c98:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  402c9c:	439a      	bics	r2, r3
  402c9e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  402ca2:	bf04      	itt	eq
  402ca4:	f84c 3b04 	streq.w	r3, [ip], #4
  402ca8:	f851 3b04 	ldreq.w	r3, [r1], #4
  402cac:	d116      	bne.n	402cdc <strcpy+0x64>
  402cae:	bf00      	nop
  402cb0:	f851 4b04 	ldr.w	r4, [r1], #4
  402cb4:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  402cb8:	439a      	bics	r2, r3
  402cba:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  402cbe:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  402cc2:	d10b      	bne.n	402cdc <strcpy+0x64>
  402cc4:	f84c 3b04 	str.w	r3, [ip], #4
  402cc8:	43a2      	bics	r2, r4
  402cca:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  402cce:	bf04      	itt	eq
  402cd0:	f851 3b04 	ldreq.w	r3, [r1], #4
  402cd4:	f84c 4b04 	streq.w	r4, [ip], #4
  402cd8:	d0ea      	beq.n	402cb0 <strcpy+0x38>
  402cda:	4623      	mov	r3, r4
  402cdc:	f80c 3b01 	strb.w	r3, [ip], #1
  402ce0:	f013 0fff 	tst.w	r3, #255	; 0xff
  402ce4:	ea4f 2333 	mov.w	r3, r3, ror #8
  402ce8:	d1f8      	bne.n	402cdc <strcpy+0x64>
  402cea:	f85d 4b04 	ldr.w	r4, [sp], #4
  402cee:	4770      	bx	lr
  402cf0:	f011 0f01 	tst.w	r1, #1
  402cf4:	d006      	beq.n	402d04 <strcpy+0x8c>
  402cf6:	f811 2b01 	ldrb.w	r2, [r1], #1
  402cfa:	f80c 2b01 	strb.w	r2, [ip], #1
  402cfe:	2a00      	cmp	r2, #0
  402d00:	bf08      	it	eq
  402d02:	4770      	bxeq	lr
  402d04:	f011 0f02 	tst.w	r1, #2
  402d08:	d0bf      	beq.n	402c8a <strcpy+0x12>
  402d0a:	f831 2b02 	ldrh.w	r2, [r1], #2
  402d0e:	f012 0fff 	tst.w	r2, #255	; 0xff
  402d12:	bf16      	itet	ne
  402d14:	f82c 2b02 	strhne.w	r2, [ip], #2
  402d18:	f88c 2000 	strbeq.w	r2, [ip]
  402d1c:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  402d20:	d1b3      	bne.n	402c8a <strcpy+0x12>
  402d22:	4770      	bx	lr
  402d24:	f811 2b01 	ldrb.w	r2, [r1], #1
  402d28:	f80c 2b01 	strb.w	r2, [ip], #1
  402d2c:	2a00      	cmp	r2, #0
  402d2e:	d1f9      	bne.n	402d24 <strcpy+0xac>
  402d30:	4770      	bx	lr
  402d32:	bf00      	nop
	...

00402d40 <strlen>:
  402d40:	f890 f000 	pld	[r0]
  402d44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402d48:	f020 0107 	bic.w	r1, r0, #7
  402d4c:	f06f 0c00 	mvn.w	ip, #0
  402d50:	f010 0407 	ands.w	r4, r0, #7
  402d54:	f891 f020 	pld	[r1, #32]
  402d58:	f040 8049 	bne.w	402dee <strlen+0xae>
  402d5c:	f04f 0400 	mov.w	r4, #0
  402d60:	f06f 0007 	mvn.w	r0, #7
  402d64:	e9d1 2300 	ldrd	r2, r3, [r1]
  402d68:	f891 f040 	pld	[r1, #64]	; 0x40
  402d6c:	f100 0008 	add.w	r0, r0, #8
  402d70:	fa82 f24c 	uadd8	r2, r2, ip
  402d74:	faa4 f28c 	sel	r2, r4, ip
  402d78:	fa83 f34c 	uadd8	r3, r3, ip
  402d7c:	faa2 f38c 	sel	r3, r2, ip
  402d80:	bb4b      	cbnz	r3, 402dd6 <strlen+0x96>
  402d82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402d86:	fa82 f24c 	uadd8	r2, r2, ip
  402d8a:	f100 0008 	add.w	r0, r0, #8
  402d8e:	faa4 f28c 	sel	r2, r4, ip
  402d92:	fa83 f34c 	uadd8	r3, r3, ip
  402d96:	faa2 f38c 	sel	r3, r2, ip
  402d9a:	b9e3      	cbnz	r3, 402dd6 <strlen+0x96>
  402d9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  402da0:	fa82 f24c 	uadd8	r2, r2, ip
  402da4:	f100 0008 	add.w	r0, r0, #8
  402da8:	faa4 f28c 	sel	r2, r4, ip
  402dac:	fa83 f34c 	uadd8	r3, r3, ip
  402db0:	faa2 f38c 	sel	r3, r2, ip
  402db4:	b97b      	cbnz	r3, 402dd6 <strlen+0x96>
  402db6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  402dba:	f101 0120 	add.w	r1, r1, #32
  402dbe:	fa82 f24c 	uadd8	r2, r2, ip
  402dc2:	f100 0008 	add.w	r0, r0, #8
  402dc6:	faa4 f28c 	sel	r2, r4, ip
  402dca:	fa83 f34c 	uadd8	r3, r3, ip
  402dce:	faa2 f38c 	sel	r3, r2, ip
  402dd2:	2b00      	cmp	r3, #0
  402dd4:	d0c6      	beq.n	402d64 <strlen+0x24>
  402dd6:	2a00      	cmp	r2, #0
  402dd8:	bf04      	itt	eq
  402dda:	3004      	addeq	r0, #4
  402ddc:	461a      	moveq	r2, r3
  402dde:	ba12      	rev	r2, r2
  402de0:	fab2 f282 	clz	r2, r2
  402de4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402de8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  402dec:	4770      	bx	lr
  402dee:	e9d1 2300 	ldrd	r2, r3, [r1]
  402df2:	f004 0503 	and.w	r5, r4, #3
  402df6:	f1c4 0000 	rsb	r0, r4, #0
  402dfa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  402dfe:	f014 0f04 	tst.w	r4, #4
  402e02:	f891 f040 	pld	[r1, #64]	; 0x40
  402e06:	fa0c f505 	lsl.w	r5, ip, r5
  402e0a:	ea62 0205 	orn	r2, r2, r5
  402e0e:	bf1c      	itt	ne
  402e10:	ea63 0305 	ornne	r3, r3, r5
  402e14:	4662      	movne	r2, ip
  402e16:	f04f 0400 	mov.w	r4, #0
  402e1a:	e7a9      	b.n	402d70 <strlen+0x30>

00402e1c <_svfprintf_r>:
  402e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e20:	b0c3      	sub	sp, #268	; 0x10c
  402e22:	460c      	mov	r4, r1
  402e24:	910b      	str	r1, [sp, #44]	; 0x2c
  402e26:	4692      	mov	sl, r2
  402e28:	930f      	str	r3, [sp, #60]	; 0x3c
  402e2a:	900c      	str	r0, [sp, #48]	; 0x30
  402e2c:	f003 fdd6 	bl	4069dc <_localeconv_r>
  402e30:	6803      	ldr	r3, [r0, #0]
  402e32:	931a      	str	r3, [sp, #104]	; 0x68
  402e34:	4618      	mov	r0, r3
  402e36:	f7ff ff83 	bl	402d40 <strlen>
  402e3a:	89a3      	ldrh	r3, [r4, #12]
  402e3c:	9019      	str	r0, [sp, #100]	; 0x64
  402e3e:	0619      	lsls	r1, r3, #24
  402e40:	d503      	bpl.n	402e4a <_svfprintf_r+0x2e>
  402e42:	6923      	ldr	r3, [r4, #16]
  402e44:	2b00      	cmp	r3, #0
  402e46:	f001 8003 	beq.w	403e50 <_svfprintf_r+0x1034>
  402e4a:	2300      	movs	r3, #0
  402e4c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402e50:	9313      	str	r3, [sp, #76]	; 0x4c
  402e52:	9315      	str	r3, [sp, #84]	; 0x54
  402e54:	9314      	str	r3, [sp, #80]	; 0x50
  402e56:	9327      	str	r3, [sp, #156]	; 0x9c
  402e58:	9326      	str	r3, [sp, #152]	; 0x98
  402e5a:	9318      	str	r3, [sp, #96]	; 0x60
  402e5c:	931b      	str	r3, [sp, #108]	; 0x6c
  402e5e:	9309      	str	r3, [sp, #36]	; 0x24
  402e60:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402e64:	46c8      	mov	r8, r9
  402e66:	9316      	str	r3, [sp, #88]	; 0x58
  402e68:	9317      	str	r3, [sp, #92]	; 0x5c
  402e6a:	f89a 3000 	ldrb.w	r3, [sl]
  402e6e:	4654      	mov	r4, sl
  402e70:	b1e3      	cbz	r3, 402eac <_svfprintf_r+0x90>
  402e72:	2b25      	cmp	r3, #37	; 0x25
  402e74:	d102      	bne.n	402e7c <_svfprintf_r+0x60>
  402e76:	e019      	b.n	402eac <_svfprintf_r+0x90>
  402e78:	2b25      	cmp	r3, #37	; 0x25
  402e7a:	d003      	beq.n	402e84 <_svfprintf_r+0x68>
  402e7c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402e80:	2b00      	cmp	r3, #0
  402e82:	d1f9      	bne.n	402e78 <_svfprintf_r+0x5c>
  402e84:	eba4 050a 	sub.w	r5, r4, sl
  402e88:	b185      	cbz	r5, 402eac <_svfprintf_r+0x90>
  402e8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e8c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402e8e:	f8c8 a000 	str.w	sl, [r8]
  402e92:	3301      	adds	r3, #1
  402e94:	442a      	add	r2, r5
  402e96:	2b07      	cmp	r3, #7
  402e98:	f8c8 5004 	str.w	r5, [r8, #4]
  402e9c:	9227      	str	r2, [sp, #156]	; 0x9c
  402e9e:	9326      	str	r3, [sp, #152]	; 0x98
  402ea0:	dc7f      	bgt.n	402fa2 <_svfprintf_r+0x186>
  402ea2:	f108 0808 	add.w	r8, r8, #8
  402ea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402ea8:	442b      	add	r3, r5
  402eaa:	9309      	str	r3, [sp, #36]	; 0x24
  402eac:	7823      	ldrb	r3, [r4, #0]
  402eae:	2b00      	cmp	r3, #0
  402eb0:	d07f      	beq.n	402fb2 <_svfprintf_r+0x196>
  402eb2:	2300      	movs	r3, #0
  402eb4:	461a      	mov	r2, r3
  402eb6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402eba:	4619      	mov	r1, r3
  402ebc:	930d      	str	r3, [sp, #52]	; 0x34
  402ebe:	469b      	mov	fp, r3
  402ec0:	f04f 30ff 	mov.w	r0, #4294967295
  402ec4:	7863      	ldrb	r3, [r4, #1]
  402ec6:	900a      	str	r0, [sp, #40]	; 0x28
  402ec8:	f104 0a01 	add.w	sl, r4, #1
  402ecc:	f10a 0a01 	add.w	sl, sl, #1
  402ed0:	f1a3 0020 	sub.w	r0, r3, #32
  402ed4:	2858      	cmp	r0, #88	; 0x58
  402ed6:	f200 83c1 	bhi.w	40365c <_svfprintf_r+0x840>
  402eda:	e8df f010 	tbh	[pc, r0, lsl #1]
  402ede:	0238      	.short	0x0238
  402ee0:	03bf03bf 	.word	0x03bf03bf
  402ee4:	03bf0240 	.word	0x03bf0240
  402ee8:	03bf03bf 	.word	0x03bf03bf
  402eec:	03bf03bf 	.word	0x03bf03bf
  402ef0:	024503bf 	.word	0x024503bf
  402ef4:	03bf0203 	.word	0x03bf0203
  402ef8:	026b005d 	.word	0x026b005d
  402efc:	028603bf 	.word	0x028603bf
  402f00:	039d039d 	.word	0x039d039d
  402f04:	039d039d 	.word	0x039d039d
  402f08:	039d039d 	.word	0x039d039d
  402f0c:	039d039d 	.word	0x039d039d
  402f10:	03bf039d 	.word	0x03bf039d
  402f14:	03bf03bf 	.word	0x03bf03bf
  402f18:	03bf03bf 	.word	0x03bf03bf
  402f1c:	03bf03bf 	.word	0x03bf03bf
  402f20:	03bf03bf 	.word	0x03bf03bf
  402f24:	033703bf 	.word	0x033703bf
  402f28:	03bf0357 	.word	0x03bf0357
  402f2c:	03bf0357 	.word	0x03bf0357
  402f30:	03bf03bf 	.word	0x03bf03bf
  402f34:	039803bf 	.word	0x039803bf
  402f38:	03bf03bf 	.word	0x03bf03bf
  402f3c:	03bf03ad 	.word	0x03bf03ad
  402f40:	03bf03bf 	.word	0x03bf03bf
  402f44:	03bf03bf 	.word	0x03bf03bf
  402f48:	03bf0259 	.word	0x03bf0259
  402f4c:	031e03bf 	.word	0x031e03bf
  402f50:	03bf03bf 	.word	0x03bf03bf
  402f54:	03bf03bf 	.word	0x03bf03bf
  402f58:	03bf03bf 	.word	0x03bf03bf
  402f5c:	03bf03bf 	.word	0x03bf03bf
  402f60:	03bf03bf 	.word	0x03bf03bf
  402f64:	02db02c6 	.word	0x02db02c6
  402f68:	03570357 	.word	0x03570357
  402f6c:	028b0357 	.word	0x028b0357
  402f70:	03bf02db 	.word	0x03bf02db
  402f74:	029003bf 	.word	0x029003bf
  402f78:	029d03bf 	.word	0x029d03bf
  402f7c:	02b401cc 	.word	0x02b401cc
  402f80:	03bf0208 	.word	0x03bf0208
  402f84:	03bf01e1 	.word	0x03bf01e1
  402f88:	03bf007e 	.word	0x03bf007e
  402f8c:	020d03bf 	.word	0x020d03bf
  402f90:	980d      	ldr	r0, [sp, #52]	; 0x34
  402f92:	930f      	str	r3, [sp, #60]	; 0x3c
  402f94:	4240      	negs	r0, r0
  402f96:	900d      	str	r0, [sp, #52]	; 0x34
  402f98:	f04b 0b04 	orr.w	fp, fp, #4
  402f9c:	f89a 3000 	ldrb.w	r3, [sl]
  402fa0:	e794      	b.n	402ecc <_svfprintf_r+0xb0>
  402fa2:	aa25      	add	r2, sp, #148	; 0x94
  402fa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fa6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fa8:	f004 fbf4 	bl	407794 <__ssprint_r>
  402fac:	b940      	cbnz	r0, 402fc0 <_svfprintf_r+0x1a4>
  402fae:	46c8      	mov	r8, r9
  402fb0:	e779      	b.n	402ea6 <_svfprintf_r+0x8a>
  402fb2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402fb4:	b123      	cbz	r3, 402fc0 <_svfprintf_r+0x1a4>
  402fb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fba:	aa25      	add	r2, sp, #148	; 0x94
  402fbc:	f004 fbea 	bl	407794 <__ssprint_r>
  402fc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402fc2:	899b      	ldrh	r3, [r3, #12]
  402fc4:	f013 0f40 	tst.w	r3, #64	; 0x40
  402fc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402fca:	bf18      	it	ne
  402fcc:	f04f 33ff 	movne.w	r3, #4294967295
  402fd0:	9309      	str	r3, [sp, #36]	; 0x24
  402fd2:	9809      	ldr	r0, [sp, #36]	; 0x24
  402fd4:	b043      	add	sp, #268	; 0x10c
  402fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fda:	f01b 0f20 	tst.w	fp, #32
  402fde:	9311      	str	r3, [sp, #68]	; 0x44
  402fe0:	f040 81dd 	bne.w	40339e <_svfprintf_r+0x582>
  402fe4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402fe6:	f01b 0f10 	tst.w	fp, #16
  402fea:	4613      	mov	r3, r2
  402fec:	f040 856e 	bne.w	403acc <_svfprintf_r+0xcb0>
  402ff0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402ff4:	f000 856a 	beq.w	403acc <_svfprintf_r+0xcb0>
  402ff8:	8814      	ldrh	r4, [r2, #0]
  402ffa:	3204      	adds	r2, #4
  402ffc:	2500      	movs	r5, #0
  402ffe:	2301      	movs	r3, #1
  403000:	920f      	str	r2, [sp, #60]	; 0x3c
  403002:	2700      	movs	r7, #0
  403004:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403008:	990a      	ldr	r1, [sp, #40]	; 0x28
  40300a:	1c4a      	adds	r2, r1, #1
  40300c:	f000 8265 	beq.w	4034da <_svfprintf_r+0x6be>
  403010:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403014:	9207      	str	r2, [sp, #28]
  403016:	ea54 0205 	orrs.w	r2, r4, r5
  40301a:	f040 8264 	bne.w	4034e6 <_svfprintf_r+0x6ca>
  40301e:	2900      	cmp	r1, #0
  403020:	f040 843c 	bne.w	40389c <_svfprintf_r+0xa80>
  403024:	2b00      	cmp	r3, #0
  403026:	f040 84d7 	bne.w	4039d8 <_svfprintf_r+0xbbc>
  40302a:	f01b 0301 	ands.w	r3, fp, #1
  40302e:	930e      	str	r3, [sp, #56]	; 0x38
  403030:	f000 8604 	beq.w	403c3c <_svfprintf_r+0xe20>
  403034:	ae42      	add	r6, sp, #264	; 0x108
  403036:	2330      	movs	r3, #48	; 0x30
  403038:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40303c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40303e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403040:	4293      	cmp	r3, r2
  403042:	bfb8      	it	lt
  403044:	4613      	movlt	r3, r2
  403046:	9308      	str	r3, [sp, #32]
  403048:	2300      	movs	r3, #0
  40304a:	9312      	str	r3, [sp, #72]	; 0x48
  40304c:	b117      	cbz	r7, 403054 <_svfprintf_r+0x238>
  40304e:	9b08      	ldr	r3, [sp, #32]
  403050:	3301      	adds	r3, #1
  403052:	9308      	str	r3, [sp, #32]
  403054:	9b07      	ldr	r3, [sp, #28]
  403056:	f013 0302 	ands.w	r3, r3, #2
  40305a:	9310      	str	r3, [sp, #64]	; 0x40
  40305c:	d002      	beq.n	403064 <_svfprintf_r+0x248>
  40305e:	9b08      	ldr	r3, [sp, #32]
  403060:	3302      	adds	r3, #2
  403062:	9308      	str	r3, [sp, #32]
  403064:	9b07      	ldr	r3, [sp, #28]
  403066:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40306a:	f040 830e 	bne.w	40368a <_svfprintf_r+0x86e>
  40306e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403070:	9a08      	ldr	r2, [sp, #32]
  403072:	eba3 0b02 	sub.w	fp, r3, r2
  403076:	f1bb 0f00 	cmp.w	fp, #0
  40307a:	f340 8306 	ble.w	40368a <_svfprintf_r+0x86e>
  40307e:	f1bb 0f10 	cmp.w	fp, #16
  403082:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403084:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403086:	dd29      	ble.n	4030dc <_svfprintf_r+0x2c0>
  403088:	4643      	mov	r3, r8
  40308a:	4621      	mov	r1, r4
  40308c:	46a8      	mov	r8, r5
  40308e:	2710      	movs	r7, #16
  403090:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403092:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403094:	e006      	b.n	4030a4 <_svfprintf_r+0x288>
  403096:	f1ab 0b10 	sub.w	fp, fp, #16
  40309a:	f1bb 0f10 	cmp.w	fp, #16
  40309e:	f103 0308 	add.w	r3, r3, #8
  4030a2:	dd18      	ble.n	4030d6 <_svfprintf_r+0x2ba>
  4030a4:	3201      	adds	r2, #1
  4030a6:	48b7      	ldr	r0, [pc, #732]	; (403384 <_svfprintf_r+0x568>)
  4030a8:	9226      	str	r2, [sp, #152]	; 0x98
  4030aa:	3110      	adds	r1, #16
  4030ac:	2a07      	cmp	r2, #7
  4030ae:	9127      	str	r1, [sp, #156]	; 0x9c
  4030b0:	e883 0081 	stmia.w	r3, {r0, r7}
  4030b4:	ddef      	ble.n	403096 <_svfprintf_r+0x27a>
  4030b6:	aa25      	add	r2, sp, #148	; 0x94
  4030b8:	4629      	mov	r1, r5
  4030ba:	4620      	mov	r0, r4
  4030bc:	f004 fb6a 	bl	407794 <__ssprint_r>
  4030c0:	2800      	cmp	r0, #0
  4030c2:	f47f af7d 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  4030c6:	f1ab 0b10 	sub.w	fp, fp, #16
  4030ca:	f1bb 0f10 	cmp.w	fp, #16
  4030ce:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4030d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4030d2:	464b      	mov	r3, r9
  4030d4:	dce6      	bgt.n	4030a4 <_svfprintf_r+0x288>
  4030d6:	4645      	mov	r5, r8
  4030d8:	460c      	mov	r4, r1
  4030da:	4698      	mov	r8, r3
  4030dc:	3201      	adds	r2, #1
  4030de:	4ba9      	ldr	r3, [pc, #676]	; (403384 <_svfprintf_r+0x568>)
  4030e0:	9226      	str	r2, [sp, #152]	; 0x98
  4030e2:	445c      	add	r4, fp
  4030e4:	2a07      	cmp	r2, #7
  4030e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4030e8:	e888 0808 	stmia.w	r8, {r3, fp}
  4030ec:	f300 8498 	bgt.w	403a20 <_svfprintf_r+0xc04>
  4030f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4030f4:	f108 0808 	add.w	r8, r8, #8
  4030f8:	b177      	cbz	r7, 403118 <_svfprintf_r+0x2fc>
  4030fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030fc:	3301      	adds	r3, #1
  4030fe:	3401      	adds	r4, #1
  403100:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403104:	2201      	movs	r2, #1
  403106:	2b07      	cmp	r3, #7
  403108:	9427      	str	r4, [sp, #156]	; 0x9c
  40310a:	9326      	str	r3, [sp, #152]	; 0x98
  40310c:	e888 0006 	stmia.w	r8, {r1, r2}
  403110:	f300 83db 	bgt.w	4038ca <_svfprintf_r+0xaae>
  403114:	f108 0808 	add.w	r8, r8, #8
  403118:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40311a:	b16b      	cbz	r3, 403138 <_svfprintf_r+0x31c>
  40311c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40311e:	3301      	adds	r3, #1
  403120:	3402      	adds	r4, #2
  403122:	a91e      	add	r1, sp, #120	; 0x78
  403124:	2202      	movs	r2, #2
  403126:	2b07      	cmp	r3, #7
  403128:	9427      	str	r4, [sp, #156]	; 0x9c
  40312a:	9326      	str	r3, [sp, #152]	; 0x98
  40312c:	e888 0006 	stmia.w	r8, {r1, r2}
  403130:	f300 83d6 	bgt.w	4038e0 <_svfprintf_r+0xac4>
  403134:	f108 0808 	add.w	r8, r8, #8
  403138:	2d80      	cmp	r5, #128	; 0x80
  40313a:	f000 8315 	beq.w	403768 <_svfprintf_r+0x94c>
  40313e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403140:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403142:	1a9f      	subs	r7, r3, r2
  403144:	2f00      	cmp	r7, #0
  403146:	dd36      	ble.n	4031b6 <_svfprintf_r+0x39a>
  403148:	2f10      	cmp	r7, #16
  40314a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40314c:	4d8e      	ldr	r5, [pc, #568]	; (403388 <_svfprintf_r+0x56c>)
  40314e:	dd27      	ble.n	4031a0 <_svfprintf_r+0x384>
  403150:	4642      	mov	r2, r8
  403152:	4621      	mov	r1, r4
  403154:	46b0      	mov	r8, r6
  403156:	f04f 0b10 	mov.w	fp, #16
  40315a:	462e      	mov	r6, r5
  40315c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40315e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403160:	e004      	b.n	40316c <_svfprintf_r+0x350>
  403162:	3f10      	subs	r7, #16
  403164:	2f10      	cmp	r7, #16
  403166:	f102 0208 	add.w	r2, r2, #8
  40316a:	dd15      	ble.n	403198 <_svfprintf_r+0x37c>
  40316c:	3301      	adds	r3, #1
  40316e:	3110      	adds	r1, #16
  403170:	2b07      	cmp	r3, #7
  403172:	9127      	str	r1, [sp, #156]	; 0x9c
  403174:	9326      	str	r3, [sp, #152]	; 0x98
  403176:	e882 0840 	stmia.w	r2, {r6, fp}
  40317a:	ddf2      	ble.n	403162 <_svfprintf_r+0x346>
  40317c:	aa25      	add	r2, sp, #148	; 0x94
  40317e:	4629      	mov	r1, r5
  403180:	4620      	mov	r0, r4
  403182:	f004 fb07 	bl	407794 <__ssprint_r>
  403186:	2800      	cmp	r0, #0
  403188:	f47f af1a 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  40318c:	3f10      	subs	r7, #16
  40318e:	2f10      	cmp	r7, #16
  403190:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403192:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403194:	464a      	mov	r2, r9
  403196:	dce9      	bgt.n	40316c <_svfprintf_r+0x350>
  403198:	4635      	mov	r5, r6
  40319a:	460c      	mov	r4, r1
  40319c:	4646      	mov	r6, r8
  40319e:	4690      	mov	r8, r2
  4031a0:	3301      	adds	r3, #1
  4031a2:	443c      	add	r4, r7
  4031a4:	2b07      	cmp	r3, #7
  4031a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4031a8:	9326      	str	r3, [sp, #152]	; 0x98
  4031aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4031ae:	f300 8381 	bgt.w	4038b4 <_svfprintf_r+0xa98>
  4031b2:	f108 0808 	add.w	r8, r8, #8
  4031b6:	9b07      	ldr	r3, [sp, #28]
  4031b8:	05df      	lsls	r7, r3, #23
  4031ba:	f100 8268 	bmi.w	40368e <_svfprintf_r+0x872>
  4031be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031c0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4031c2:	f8c8 6000 	str.w	r6, [r8]
  4031c6:	3301      	adds	r3, #1
  4031c8:	440c      	add	r4, r1
  4031ca:	2b07      	cmp	r3, #7
  4031cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4031ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4031d2:	9326      	str	r3, [sp, #152]	; 0x98
  4031d4:	f300 834d 	bgt.w	403872 <_svfprintf_r+0xa56>
  4031d8:	f108 0808 	add.w	r8, r8, #8
  4031dc:	9b07      	ldr	r3, [sp, #28]
  4031de:	075b      	lsls	r3, r3, #29
  4031e0:	d53a      	bpl.n	403258 <_svfprintf_r+0x43c>
  4031e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4031e4:	9a08      	ldr	r2, [sp, #32]
  4031e6:	1a9d      	subs	r5, r3, r2
  4031e8:	2d00      	cmp	r5, #0
  4031ea:	dd35      	ble.n	403258 <_svfprintf_r+0x43c>
  4031ec:	2d10      	cmp	r5, #16
  4031ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031f0:	dd20      	ble.n	403234 <_svfprintf_r+0x418>
  4031f2:	2610      	movs	r6, #16
  4031f4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4031f6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4031fa:	e004      	b.n	403206 <_svfprintf_r+0x3ea>
  4031fc:	3d10      	subs	r5, #16
  4031fe:	2d10      	cmp	r5, #16
  403200:	f108 0808 	add.w	r8, r8, #8
  403204:	dd16      	ble.n	403234 <_svfprintf_r+0x418>
  403206:	3301      	adds	r3, #1
  403208:	4a5e      	ldr	r2, [pc, #376]	; (403384 <_svfprintf_r+0x568>)
  40320a:	9326      	str	r3, [sp, #152]	; 0x98
  40320c:	3410      	adds	r4, #16
  40320e:	2b07      	cmp	r3, #7
  403210:	9427      	str	r4, [sp, #156]	; 0x9c
  403212:	e888 0044 	stmia.w	r8, {r2, r6}
  403216:	ddf1      	ble.n	4031fc <_svfprintf_r+0x3e0>
  403218:	aa25      	add	r2, sp, #148	; 0x94
  40321a:	4659      	mov	r1, fp
  40321c:	4638      	mov	r0, r7
  40321e:	f004 fab9 	bl	407794 <__ssprint_r>
  403222:	2800      	cmp	r0, #0
  403224:	f47f aecc 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403228:	3d10      	subs	r5, #16
  40322a:	2d10      	cmp	r5, #16
  40322c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40322e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403230:	46c8      	mov	r8, r9
  403232:	dce8      	bgt.n	403206 <_svfprintf_r+0x3ea>
  403234:	3301      	adds	r3, #1
  403236:	4a53      	ldr	r2, [pc, #332]	; (403384 <_svfprintf_r+0x568>)
  403238:	9326      	str	r3, [sp, #152]	; 0x98
  40323a:	442c      	add	r4, r5
  40323c:	2b07      	cmp	r3, #7
  40323e:	9427      	str	r4, [sp, #156]	; 0x9c
  403240:	e888 0024 	stmia.w	r8, {r2, r5}
  403244:	dd08      	ble.n	403258 <_svfprintf_r+0x43c>
  403246:	aa25      	add	r2, sp, #148	; 0x94
  403248:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40324a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40324c:	f004 faa2 	bl	407794 <__ssprint_r>
  403250:	2800      	cmp	r0, #0
  403252:	f47f aeb5 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403256:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403258:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40325a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40325c:	9908      	ldr	r1, [sp, #32]
  40325e:	428a      	cmp	r2, r1
  403260:	bfac      	ite	ge
  403262:	189b      	addge	r3, r3, r2
  403264:	185b      	addlt	r3, r3, r1
  403266:	9309      	str	r3, [sp, #36]	; 0x24
  403268:	2c00      	cmp	r4, #0
  40326a:	f040 830d 	bne.w	403888 <_svfprintf_r+0xa6c>
  40326e:	2300      	movs	r3, #0
  403270:	9326      	str	r3, [sp, #152]	; 0x98
  403272:	46c8      	mov	r8, r9
  403274:	e5f9      	b.n	402e6a <_svfprintf_r+0x4e>
  403276:	9311      	str	r3, [sp, #68]	; 0x44
  403278:	f01b 0320 	ands.w	r3, fp, #32
  40327c:	f040 81e3 	bne.w	403646 <_svfprintf_r+0x82a>
  403280:	f01b 0210 	ands.w	r2, fp, #16
  403284:	f040 842e 	bne.w	403ae4 <_svfprintf_r+0xcc8>
  403288:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40328c:	f000 842a 	beq.w	403ae4 <_svfprintf_r+0xcc8>
  403290:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403292:	4613      	mov	r3, r2
  403294:	460a      	mov	r2, r1
  403296:	3204      	adds	r2, #4
  403298:	880c      	ldrh	r4, [r1, #0]
  40329a:	920f      	str	r2, [sp, #60]	; 0x3c
  40329c:	2500      	movs	r5, #0
  40329e:	e6b0      	b.n	403002 <_svfprintf_r+0x1e6>
  4032a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4032a2:	9311      	str	r3, [sp, #68]	; 0x44
  4032a4:	6816      	ldr	r6, [r2, #0]
  4032a6:	2400      	movs	r4, #0
  4032a8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4032ac:	1d15      	adds	r5, r2, #4
  4032ae:	2e00      	cmp	r6, #0
  4032b0:	f000 86a7 	beq.w	404002 <_svfprintf_r+0x11e6>
  4032b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4032b6:	1c53      	adds	r3, r2, #1
  4032b8:	f000 8609 	beq.w	403ece <_svfprintf_r+0x10b2>
  4032bc:	4621      	mov	r1, r4
  4032be:	4630      	mov	r0, r6
  4032c0:	f003 fc36 	bl	406b30 <memchr>
  4032c4:	2800      	cmp	r0, #0
  4032c6:	f000 86e1 	beq.w	40408c <_svfprintf_r+0x1270>
  4032ca:	1b83      	subs	r3, r0, r6
  4032cc:	930e      	str	r3, [sp, #56]	; 0x38
  4032ce:	940a      	str	r4, [sp, #40]	; 0x28
  4032d0:	950f      	str	r5, [sp, #60]	; 0x3c
  4032d2:	f8cd b01c 	str.w	fp, [sp, #28]
  4032d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032da:	9308      	str	r3, [sp, #32]
  4032dc:	9412      	str	r4, [sp, #72]	; 0x48
  4032de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4032e2:	e6b3      	b.n	40304c <_svfprintf_r+0x230>
  4032e4:	f89a 3000 	ldrb.w	r3, [sl]
  4032e8:	2201      	movs	r2, #1
  4032ea:	212b      	movs	r1, #43	; 0x2b
  4032ec:	e5ee      	b.n	402ecc <_svfprintf_r+0xb0>
  4032ee:	f04b 0b20 	orr.w	fp, fp, #32
  4032f2:	f89a 3000 	ldrb.w	r3, [sl]
  4032f6:	e5e9      	b.n	402ecc <_svfprintf_r+0xb0>
  4032f8:	9311      	str	r3, [sp, #68]	; 0x44
  4032fa:	2a00      	cmp	r2, #0
  4032fc:	f040 8795 	bne.w	40422a <_svfprintf_r+0x140e>
  403300:	4b22      	ldr	r3, [pc, #136]	; (40338c <_svfprintf_r+0x570>)
  403302:	9318      	str	r3, [sp, #96]	; 0x60
  403304:	f01b 0f20 	tst.w	fp, #32
  403308:	f040 8111 	bne.w	40352e <_svfprintf_r+0x712>
  40330c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40330e:	f01b 0f10 	tst.w	fp, #16
  403312:	4613      	mov	r3, r2
  403314:	f040 83e1 	bne.w	403ada <_svfprintf_r+0xcbe>
  403318:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40331c:	f000 83dd 	beq.w	403ada <_svfprintf_r+0xcbe>
  403320:	3304      	adds	r3, #4
  403322:	8814      	ldrh	r4, [r2, #0]
  403324:	930f      	str	r3, [sp, #60]	; 0x3c
  403326:	2500      	movs	r5, #0
  403328:	f01b 0f01 	tst.w	fp, #1
  40332c:	f000 810c 	beq.w	403548 <_svfprintf_r+0x72c>
  403330:	ea54 0305 	orrs.w	r3, r4, r5
  403334:	f000 8108 	beq.w	403548 <_svfprintf_r+0x72c>
  403338:	2330      	movs	r3, #48	; 0x30
  40333a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40333e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403342:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403346:	f04b 0b02 	orr.w	fp, fp, #2
  40334a:	2302      	movs	r3, #2
  40334c:	e659      	b.n	403002 <_svfprintf_r+0x1e6>
  40334e:	f89a 3000 	ldrb.w	r3, [sl]
  403352:	2900      	cmp	r1, #0
  403354:	f47f adba 	bne.w	402ecc <_svfprintf_r+0xb0>
  403358:	2201      	movs	r2, #1
  40335a:	2120      	movs	r1, #32
  40335c:	e5b6      	b.n	402ecc <_svfprintf_r+0xb0>
  40335e:	f04b 0b01 	orr.w	fp, fp, #1
  403362:	f89a 3000 	ldrb.w	r3, [sl]
  403366:	e5b1      	b.n	402ecc <_svfprintf_r+0xb0>
  403368:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40336a:	6823      	ldr	r3, [r4, #0]
  40336c:	930d      	str	r3, [sp, #52]	; 0x34
  40336e:	4618      	mov	r0, r3
  403370:	2800      	cmp	r0, #0
  403372:	4623      	mov	r3, r4
  403374:	f103 0304 	add.w	r3, r3, #4
  403378:	f6ff ae0a 	blt.w	402f90 <_svfprintf_r+0x174>
  40337c:	930f      	str	r3, [sp, #60]	; 0x3c
  40337e:	f89a 3000 	ldrb.w	r3, [sl]
  403382:	e5a3      	b.n	402ecc <_svfprintf_r+0xb0>
  403384:	004089c0 	.word	0x004089c0
  403388:	004089d0 	.word	0x004089d0
  40338c:	004089a0 	.word	0x004089a0
  403390:	f04b 0b10 	orr.w	fp, fp, #16
  403394:	f01b 0f20 	tst.w	fp, #32
  403398:	9311      	str	r3, [sp, #68]	; 0x44
  40339a:	f43f ae23 	beq.w	402fe4 <_svfprintf_r+0x1c8>
  40339e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4033a0:	3507      	adds	r5, #7
  4033a2:	f025 0307 	bic.w	r3, r5, #7
  4033a6:	f103 0208 	add.w	r2, r3, #8
  4033aa:	e9d3 4500 	ldrd	r4, r5, [r3]
  4033ae:	920f      	str	r2, [sp, #60]	; 0x3c
  4033b0:	2301      	movs	r3, #1
  4033b2:	e626      	b.n	403002 <_svfprintf_r+0x1e6>
  4033b4:	f89a 3000 	ldrb.w	r3, [sl]
  4033b8:	2b2a      	cmp	r3, #42	; 0x2a
  4033ba:	f10a 0401 	add.w	r4, sl, #1
  4033be:	f000 8727 	beq.w	404210 <_svfprintf_r+0x13f4>
  4033c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4033c6:	2809      	cmp	r0, #9
  4033c8:	46a2      	mov	sl, r4
  4033ca:	f200 86ad 	bhi.w	404128 <_svfprintf_r+0x130c>
  4033ce:	2300      	movs	r3, #0
  4033d0:	461c      	mov	r4, r3
  4033d2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4033d6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4033da:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4033de:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4033e2:	2809      	cmp	r0, #9
  4033e4:	d9f5      	bls.n	4033d2 <_svfprintf_r+0x5b6>
  4033e6:	940a      	str	r4, [sp, #40]	; 0x28
  4033e8:	e572      	b.n	402ed0 <_svfprintf_r+0xb4>
  4033ea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4033ee:	f89a 3000 	ldrb.w	r3, [sl]
  4033f2:	e56b      	b.n	402ecc <_svfprintf_r+0xb0>
  4033f4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4033f8:	f89a 3000 	ldrb.w	r3, [sl]
  4033fc:	e566      	b.n	402ecc <_svfprintf_r+0xb0>
  4033fe:	f89a 3000 	ldrb.w	r3, [sl]
  403402:	2b6c      	cmp	r3, #108	; 0x6c
  403404:	bf03      	ittte	eq
  403406:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40340a:	f04b 0b20 	orreq.w	fp, fp, #32
  40340e:	f10a 0a01 	addeq.w	sl, sl, #1
  403412:	f04b 0b10 	orrne.w	fp, fp, #16
  403416:	e559      	b.n	402ecc <_svfprintf_r+0xb0>
  403418:	2a00      	cmp	r2, #0
  40341a:	f040 8711 	bne.w	404240 <_svfprintf_r+0x1424>
  40341e:	f01b 0f20 	tst.w	fp, #32
  403422:	f040 84f9 	bne.w	403e18 <_svfprintf_r+0xffc>
  403426:	f01b 0f10 	tst.w	fp, #16
  40342a:	f040 84ac 	bne.w	403d86 <_svfprintf_r+0xf6a>
  40342e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403432:	f000 84a8 	beq.w	403d86 <_svfprintf_r+0xf6a>
  403436:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403438:	6813      	ldr	r3, [r2, #0]
  40343a:	3204      	adds	r2, #4
  40343c:	920f      	str	r2, [sp, #60]	; 0x3c
  40343e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403442:	801a      	strh	r2, [r3, #0]
  403444:	e511      	b.n	402e6a <_svfprintf_r+0x4e>
  403446:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403448:	4bb3      	ldr	r3, [pc, #716]	; (403718 <_svfprintf_r+0x8fc>)
  40344a:	680c      	ldr	r4, [r1, #0]
  40344c:	9318      	str	r3, [sp, #96]	; 0x60
  40344e:	2230      	movs	r2, #48	; 0x30
  403450:	2378      	movs	r3, #120	; 0x78
  403452:	3104      	adds	r1, #4
  403454:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403458:	9311      	str	r3, [sp, #68]	; 0x44
  40345a:	f04b 0b02 	orr.w	fp, fp, #2
  40345e:	910f      	str	r1, [sp, #60]	; 0x3c
  403460:	2500      	movs	r5, #0
  403462:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403466:	2302      	movs	r3, #2
  403468:	e5cb      	b.n	403002 <_svfprintf_r+0x1e6>
  40346a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40346c:	9311      	str	r3, [sp, #68]	; 0x44
  40346e:	680a      	ldr	r2, [r1, #0]
  403470:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403474:	2300      	movs	r3, #0
  403476:	460a      	mov	r2, r1
  403478:	461f      	mov	r7, r3
  40347a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40347e:	3204      	adds	r2, #4
  403480:	2301      	movs	r3, #1
  403482:	9308      	str	r3, [sp, #32]
  403484:	f8cd b01c 	str.w	fp, [sp, #28]
  403488:	970a      	str	r7, [sp, #40]	; 0x28
  40348a:	9712      	str	r7, [sp, #72]	; 0x48
  40348c:	920f      	str	r2, [sp, #60]	; 0x3c
  40348e:	930e      	str	r3, [sp, #56]	; 0x38
  403490:	ae28      	add	r6, sp, #160	; 0xa0
  403492:	e5df      	b.n	403054 <_svfprintf_r+0x238>
  403494:	9311      	str	r3, [sp, #68]	; 0x44
  403496:	2a00      	cmp	r2, #0
  403498:	f040 86ea 	bne.w	404270 <_svfprintf_r+0x1454>
  40349c:	f01b 0f20 	tst.w	fp, #32
  4034a0:	d15d      	bne.n	40355e <_svfprintf_r+0x742>
  4034a2:	f01b 0f10 	tst.w	fp, #16
  4034a6:	f040 8308 	bne.w	403aba <_svfprintf_r+0xc9e>
  4034aa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4034ae:	f000 8304 	beq.w	403aba <_svfprintf_r+0xc9e>
  4034b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4034b4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4034b8:	3104      	adds	r1, #4
  4034ba:	17e5      	asrs	r5, r4, #31
  4034bc:	4622      	mov	r2, r4
  4034be:	462b      	mov	r3, r5
  4034c0:	910f      	str	r1, [sp, #60]	; 0x3c
  4034c2:	2a00      	cmp	r2, #0
  4034c4:	f173 0300 	sbcs.w	r3, r3, #0
  4034c8:	db58      	blt.n	40357c <_svfprintf_r+0x760>
  4034ca:	990a      	ldr	r1, [sp, #40]	; 0x28
  4034cc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4034d0:	1c4a      	adds	r2, r1, #1
  4034d2:	f04f 0301 	mov.w	r3, #1
  4034d6:	f47f ad9b 	bne.w	403010 <_svfprintf_r+0x1f4>
  4034da:	ea54 0205 	orrs.w	r2, r4, r5
  4034de:	f000 81df 	beq.w	4038a0 <_svfprintf_r+0xa84>
  4034e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4034e6:	2b01      	cmp	r3, #1
  4034e8:	f000 827b 	beq.w	4039e2 <_svfprintf_r+0xbc6>
  4034ec:	2b02      	cmp	r3, #2
  4034ee:	f040 8206 	bne.w	4038fe <_svfprintf_r+0xae2>
  4034f2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4034f4:	464e      	mov	r6, r9
  4034f6:	0923      	lsrs	r3, r4, #4
  4034f8:	f004 010f 	and.w	r1, r4, #15
  4034fc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403500:	092a      	lsrs	r2, r5, #4
  403502:	461c      	mov	r4, r3
  403504:	4615      	mov	r5, r2
  403506:	5c43      	ldrb	r3, [r0, r1]
  403508:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40350c:	ea54 0305 	orrs.w	r3, r4, r5
  403510:	d1f1      	bne.n	4034f6 <_svfprintf_r+0x6da>
  403512:	eba9 0306 	sub.w	r3, r9, r6
  403516:	930e      	str	r3, [sp, #56]	; 0x38
  403518:	e590      	b.n	40303c <_svfprintf_r+0x220>
  40351a:	9311      	str	r3, [sp, #68]	; 0x44
  40351c:	2a00      	cmp	r2, #0
  40351e:	f040 86a3 	bne.w	404268 <_svfprintf_r+0x144c>
  403522:	4b7e      	ldr	r3, [pc, #504]	; (40371c <_svfprintf_r+0x900>)
  403524:	9318      	str	r3, [sp, #96]	; 0x60
  403526:	f01b 0f20 	tst.w	fp, #32
  40352a:	f43f aeef 	beq.w	40330c <_svfprintf_r+0x4f0>
  40352e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403530:	3507      	adds	r5, #7
  403532:	f025 0307 	bic.w	r3, r5, #7
  403536:	f103 0208 	add.w	r2, r3, #8
  40353a:	f01b 0f01 	tst.w	fp, #1
  40353e:	920f      	str	r2, [sp, #60]	; 0x3c
  403540:	e9d3 4500 	ldrd	r4, r5, [r3]
  403544:	f47f aef4 	bne.w	403330 <_svfprintf_r+0x514>
  403548:	2302      	movs	r3, #2
  40354a:	e55a      	b.n	403002 <_svfprintf_r+0x1e6>
  40354c:	9311      	str	r3, [sp, #68]	; 0x44
  40354e:	2a00      	cmp	r2, #0
  403550:	f040 8686 	bne.w	404260 <_svfprintf_r+0x1444>
  403554:	f04b 0b10 	orr.w	fp, fp, #16
  403558:	f01b 0f20 	tst.w	fp, #32
  40355c:	d0a1      	beq.n	4034a2 <_svfprintf_r+0x686>
  40355e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403560:	3507      	adds	r5, #7
  403562:	f025 0507 	bic.w	r5, r5, #7
  403566:	e9d5 2300 	ldrd	r2, r3, [r5]
  40356a:	2a00      	cmp	r2, #0
  40356c:	f105 0108 	add.w	r1, r5, #8
  403570:	461d      	mov	r5, r3
  403572:	f173 0300 	sbcs.w	r3, r3, #0
  403576:	910f      	str	r1, [sp, #60]	; 0x3c
  403578:	4614      	mov	r4, r2
  40357a:	daa6      	bge.n	4034ca <_svfprintf_r+0x6ae>
  40357c:	272d      	movs	r7, #45	; 0x2d
  40357e:	4264      	negs	r4, r4
  403580:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403584:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403588:	2301      	movs	r3, #1
  40358a:	e53d      	b.n	403008 <_svfprintf_r+0x1ec>
  40358c:	9311      	str	r3, [sp, #68]	; 0x44
  40358e:	2a00      	cmp	r2, #0
  403590:	f040 8662 	bne.w	404258 <_svfprintf_r+0x143c>
  403594:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403596:	3507      	adds	r5, #7
  403598:	f025 0307 	bic.w	r3, r5, #7
  40359c:	f103 0208 	add.w	r2, r3, #8
  4035a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4035a2:	681a      	ldr	r2, [r3, #0]
  4035a4:	9215      	str	r2, [sp, #84]	; 0x54
  4035a6:	685b      	ldr	r3, [r3, #4]
  4035a8:	9314      	str	r3, [sp, #80]	; 0x50
  4035aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4035ac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4035ae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4035b2:	4628      	mov	r0, r5
  4035b4:	4621      	mov	r1, r4
  4035b6:	f04f 32ff 	mov.w	r2, #4294967295
  4035ba:	4b59      	ldr	r3, [pc, #356]	; (403720 <_svfprintf_r+0x904>)
  4035bc:	f004 ffb8 	bl	408530 <__aeabi_dcmpun>
  4035c0:	2800      	cmp	r0, #0
  4035c2:	f040 834a 	bne.w	403c5a <_svfprintf_r+0xe3e>
  4035c6:	4628      	mov	r0, r5
  4035c8:	4621      	mov	r1, r4
  4035ca:	f04f 32ff 	mov.w	r2, #4294967295
  4035ce:	4b54      	ldr	r3, [pc, #336]	; (403720 <_svfprintf_r+0x904>)
  4035d0:	f004 ff90 	bl	4084f4 <__aeabi_dcmple>
  4035d4:	2800      	cmp	r0, #0
  4035d6:	f040 8340 	bne.w	403c5a <_svfprintf_r+0xe3e>
  4035da:	a815      	add	r0, sp, #84	; 0x54
  4035dc:	c80d      	ldmia	r0, {r0, r2, r3}
  4035de:	9914      	ldr	r1, [sp, #80]	; 0x50
  4035e0:	f004 ff7e 	bl	4084e0 <__aeabi_dcmplt>
  4035e4:	2800      	cmp	r0, #0
  4035e6:	f040 8530 	bne.w	40404a <_svfprintf_r+0x122e>
  4035ea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4035ee:	4e4d      	ldr	r6, [pc, #308]	; (403724 <_svfprintf_r+0x908>)
  4035f0:	4b4d      	ldr	r3, [pc, #308]	; (403728 <_svfprintf_r+0x90c>)
  4035f2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4035f6:	9007      	str	r0, [sp, #28]
  4035f8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4035fa:	2203      	movs	r2, #3
  4035fc:	2100      	movs	r1, #0
  4035fe:	9208      	str	r2, [sp, #32]
  403600:	910a      	str	r1, [sp, #40]	; 0x28
  403602:	2847      	cmp	r0, #71	; 0x47
  403604:	bfd8      	it	le
  403606:	461e      	movle	r6, r3
  403608:	920e      	str	r2, [sp, #56]	; 0x38
  40360a:	9112      	str	r1, [sp, #72]	; 0x48
  40360c:	e51e      	b.n	40304c <_svfprintf_r+0x230>
  40360e:	f04b 0b08 	orr.w	fp, fp, #8
  403612:	f89a 3000 	ldrb.w	r3, [sl]
  403616:	e459      	b.n	402ecc <_svfprintf_r+0xb0>
  403618:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40361c:	2300      	movs	r3, #0
  40361e:	461c      	mov	r4, r3
  403620:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403624:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403628:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40362c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403630:	2809      	cmp	r0, #9
  403632:	d9f5      	bls.n	403620 <_svfprintf_r+0x804>
  403634:	940d      	str	r4, [sp, #52]	; 0x34
  403636:	e44b      	b.n	402ed0 <_svfprintf_r+0xb4>
  403638:	f04b 0b10 	orr.w	fp, fp, #16
  40363c:	9311      	str	r3, [sp, #68]	; 0x44
  40363e:	f01b 0320 	ands.w	r3, fp, #32
  403642:	f43f ae1d 	beq.w	403280 <_svfprintf_r+0x464>
  403646:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403648:	3507      	adds	r5, #7
  40364a:	f025 0307 	bic.w	r3, r5, #7
  40364e:	f103 0208 	add.w	r2, r3, #8
  403652:	e9d3 4500 	ldrd	r4, r5, [r3]
  403656:	920f      	str	r2, [sp, #60]	; 0x3c
  403658:	2300      	movs	r3, #0
  40365a:	e4d2      	b.n	403002 <_svfprintf_r+0x1e6>
  40365c:	9311      	str	r3, [sp, #68]	; 0x44
  40365e:	2a00      	cmp	r2, #0
  403660:	f040 85e7 	bne.w	404232 <_svfprintf_r+0x1416>
  403664:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403666:	2a00      	cmp	r2, #0
  403668:	f43f aca3 	beq.w	402fb2 <_svfprintf_r+0x196>
  40366c:	2300      	movs	r3, #0
  40366e:	2101      	movs	r1, #1
  403670:	461f      	mov	r7, r3
  403672:	9108      	str	r1, [sp, #32]
  403674:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403678:	f8cd b01c 	str.w	fp, [sp, #28]
  40367c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403680:	930a      	str	r3, [sp, #40]	; 0x28
  403682:	9312      	str	r3, [sp, #72]	; 0x48
  403684:	910e      	str	r1, [sp, #56]	; 0x38
  403686:	ae28      	add	r6, sp, #160	; 0xa0
  403688:	e4e4      	b.n	403054 <_svfprintf_r+0x238>
  40368a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40368c:	e534      	b.n	4030f8 <_svfprintf_r+0x2dc>
  40368e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403690:	2b65      	cmp	r3, #101	; 0x65
  403692:	f340 80a7 	ble.w	4037e4 <_svfprintf_r+0x9c8>
  403696:	a815      	add	r0, sp, #84	; 0x54
  403698:	c80d      	ldmia	r0, {r0, r2, r3}
  40369a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40369c:	f004 ff16 	bl	4084cc <__aeabi_dcmpeq>
  4036a0:	2800      	cmp	r0, #0
  4036a2:	f000 8150 	beq.w	403946 <_svfprintf_r+0xb2a>
  4036a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036a8:	4a20      	ldr	r2, [pc, #128]	; (40372c <_svfprintf_r+0x910>)
  4036aa:	f8c8 2000 	str.w	r2, [r8]
  4036ae:	3301      	adds	r3, #1
  4036b0:	3401      	adds	r4, #1
  4036b2:	2201      	movs	r2, #1
  4036b4:	2b07      	cmp	r3, #7
  4036b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4036b8:	9326      	str	r3, [sp, #152]	; 0x98
  4036ba:	f8c8 2004 	str.w	r2, [r8, #4]
  4036be:	f300 836a 	bgt.w	403d96 <_svfprintf_r+0xf7a>
  4036c2:	f108 0808 	add.w	r8, r8, #8
  4036c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4036c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4036ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4036cc:	4293      	cmp	r3, r2
  4036ce:	db03      	blt.n	4036d8 <_svfprintf_r+0x8bc>
  4036d0:	9b07      	ldr	r3, [sp, #28]
  4036d2:	07dd      	lsls	r5, r3, #31
  4036d4:	f57f ad82 	bpl.w	4031dc <_svfprintf_r+0x3c0>
  4036d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036da:	9919      	ldr	r1, [sp, #100]	; 0x64
  4036dc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4036de:	f8c8 2000 	str.w	r2, [r8]
  4036e2:	3301      	adds	r3, #1
  4036e4:	440c      	add	r4, r1
  4036e6:	2b07      	cmp	r3, #7
  4036e8:	f8c8 1004 	str.w	r1, [r8, #4]
  4036ec:	9427      	str	r4, [sp, #156]	; 0x9c
  4036ee:	9326      	str	r3, [sp, #152]	; 0x98
  4036f0:	f300 839e 	bgt.w	403e30 <_svfprintf_r+0x1014>
  4036f4:	f108 0808 	add.w	r8, r8, #8
  4036f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4036fa:	1e5e      	subs	r6, r3, #1
  4036fc:	2e00      	cmp	r6, #0
  4036fe:	f77f ad6d 	ble.w	4031dc <_svfprintf_r+0x3c0>
  403702:	2e10      	cmp	r6, #16
  403704:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403706:	4d0a      	ldr	r5, [pc, #40]	; (403730 <_svfprintf_r+0x914>)
  403708:	f340 81f5 	ble.w	403af6 <_svfprintf_r+0xcda>
  40370c:	4622      	mov	r2, r4
  40370e:	2710      	movs	r7, #16
  403710:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403714:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403716:	e013      	b.n	403740 <_svfprintf_r+0x924>
  403718:	004089a0 	.word	0x004089a0
  40371c:	0040898c 	.word	0x0040898c
  403720:	7fefffff 	.word	0x7fefffff
  403724:	00408980 	.word	0x00408980
  403728:	0040897c 	.word	0x0040897c
  40372c:	004089bc 	.word	0x004089bc
  403730:	004089d0 	.word	0x004089d0
  403734:	f108 0808 	add.w	r8, r8, #8
  403738:	3e10      	subs	r6, #16
  40373a:	2e10      	cmp	r6, #16
  40373c:	f340 81da 	ble.w	403af4 <_svfprintf_r+0xcd8>
  403740:	3301      	adds	r3, #1
  403742:	3210      	adds	r2, #16
  403744:	2b07      	cmp	r3, #7
  403746:	9227      	str	r2, [sp, #156]	; 0x9c
  403748:	9326      	str	r3, [sp, #152]	; 0x98
  40374a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40374e:	ddf1      	ble.n	403734 <_svfprintf_r+0x918>
  403750:	aa25      	add	r2, sp, #148	; 0x94
  403752:	4621      	mov	r1, r4
  403754:	4658      	mov	r0, fp
  403756:	f004 f81d 	bl	407794 <__ssprint_r>
  40375a:	2800      	cmp	r0, #0
  40375c:	f47f ac30 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403760:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403762:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403764:	46c8      	mov	r8, r9
  403766:	e7e7      	b.n	403738 <_svfprintf_r+0x91c>
  403768:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40376a:	9a08      	ldr	r2, [sp, #32]
  40376c:	1a9f      	subs	r7, r3, r2
  40376e:	2f00      	cmp	r7, #0
  403770:	f77f ace5 	ble.w	40313e <_svfprintf_r+0x322>
  403774:	2f10      	cmp	r7, #16
  403776:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403778:	4db6      	ldr	r5, [pc, #728]	; (403a54 <_svfprintf_r+0xc38>)
  40377a:	dd27      	ble.n	4037cc <_svfprintf_r+0x9b0>
  40377c:	4642      	mov	r2, r8
  40377e:	4621      	mov	r1, r4
  403780:	46b0      	mov	r8, r6
  403782:	f04f 0b10 	mov.w	fp, #16
  403786:	462e      	mov	r6, r5
  403788:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40378a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40378c:	e004      	b.n	403798 <_svfprintf_r+0x97c>
  40378e:	3f10      	subs	r7, #16
  403790:	2f10      	cmp	r7, #16
  403792:	f102 0208 	add.w	r2, r2, #8
  403796:	dd15      	ble.n	4037c4 <_svfprintf_r+0x9a8>
  403798:	3301      	adds	r3, #1
  40379a:	3110      	adds	r1, #16
  40379c:	2b07      	cmp	r3, #7
  40379e:	9127      	str	r1, [sp, #156]	; 0x9c
  4037a0:	9326      	str	r3, [sp, #152]	; 0x98
  4037a2:	e882 0840 	stmia.w	r2, {r6, fp}
  4037a6:	ddf2      	ble.n	40378e <_svfprintf_r+0x972>
  4037a8:	aa25      	add	r2, sp, #148	; 0x94
  4037aa:	4629      	mov	r1, r5
  4037ac:	4620      	mov	r0, r4
  4037ae:	f003 fff1 	bl	407794 <__ssprint_r>
  4037b2:	2800      	cmp	r0, #0
  4037b4:	f47f ac04 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  4037b8:	3f10      	subs	r7, #16
  4037ba:	2f10      	cmp	r7, #16
  4037bc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4037be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037c0:	464a      	mov	r2, r9
  4037c2:	dce9      	bgt.n	403798 <_svfprintf_r+0x97c>
  4037c4:	4635      	mov	r5, r6
  4037c6:	460c      	mov	r4, r1
  4037c8:	4646      	mov	r6, r8
  4037ca:	4690      	mov	r8, r2
  4037cc:	3301      	adds	r3, #1
  4037ce:	443c      	add	r4, r7
  4037d0:	2b07      	cmp	r3, #7
  4037d2:	9427      	str	r4, [sp, #156]	; 0x9c
  4037d4:	9326      	str	r3, [sp, #152]	; 0x98
  4037d6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4037da:	f300 8232 	bgt.w	403c42 <_svfprintf_r+0xe26>
  4037de:	f108 0808 	add.w	r8, r8, #8
  4037e2:	e4ac      	b.n	40313e <_svfprintf_r+0x322>
  4037e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4037e6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4037e8:	2b01      	cmp	r3, #1
  4037ea:	f340 81fe 	ble.w	403bea <_svfprintf_r+0xdce>
  4037ee:	3701      	adds	r7, #1
  4037f0:	3401      	adds	r4, #1
  4037f2:	2301      	movs	r3, #1
  4037f4:	2f07      	cmp	r7, #7
  4037f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4037f8:	9726      	str	r7, [sp, #152]	; 0x98
  4037fa:	f8c8 6000 	str.w	r6, [r8]
  4037fe:	f8c8 3004 	str.w	r3, [r8, #4]
  403802:	f300 8203 	bgt.w	403c0c <_svfprintf_r+0xdf0>
  403806:	f108 0808 	add.w	r8, r8, #8
  40380a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40380c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40380e:	f8c8 3000 	str.w	r3, [r8]
  403812:	3701      	adds	r7, #1
  403814:	4414      	add	r4, r2
  403816:	2f07      	cmp	r7, #7
  403818:	9427      	str	r4, [sp, #156]	; 0x9c
  40381a:	9726      	str	r7, [sp, #152]	; 0x98
  40381c:	f8c8 2004 	str.w	r2, [r8, #4]
  403820:	f300 8200 	bgt.w	403c24 <_svfprintf_r+0xe08>
  403824:	f108 0808 	add.w	r8, r8, #8
  403828:	a815      	add	r0, sp, #84	; 0x54
  40382a:	c80d      	ldmia	r0, {r0, r2, r3}
  40382c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40382e:	f004 fe4d 	bl	4084cc <__aeabi_dcmpeq>
  403832:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403834:	2800      	cmp	r0, #0
  403836:	f040 8101 	bne.w	403a3c <_svfprintf_r+0xc20>
  40383a:	3b01      	subs	r3, #1
  40383c:	3701      	adds	r7, #1
  40383e:	3601      	adds	r6, #1
  403840:	441c      	add	r4, r3
  403842:	2f07      	cmp	r7, #7
  403844:	9726      	str	r7, [sp, #152]	; 0x98
  403846:	9427      	str	r4, [sp, #156]	; 0x9c
  403848:	f8c8 6000 	str.w	r6, [r8]
  40384c:	f8c8 3004 	str.w	r3, [r8, #4]
  403850:	f300 8127 	bgt.w	403aa2 <_svfprintf_r+0xc86>
  403854:	f108 0808 	add.w	r8, r8, #8
  403858:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40385a:	f8c8 2004 	str.w	r2, [r8, #4]
  40385e:	3701      	adds	r7, #1
  403860:	4414      	add	r4, r2
  403862:	ab21      	add	r3, sp, #132	; 0x84
  403864:	2f07      	cmp	r7, #7
  403866:	9427      	str	r4, [sp, #156]	; 0x9c
  403868:	9726      	str	r7, [sp, #152]	; 0x98
  40386a:	f8c8 3000 	str.w	r3, [r8]
  40386e:	f77f acb3 	ble.w	4031d8 <_svfprintf_r+0x3bc>
  403872:	aa25      	add	r2, sp, #148	; 0x94
  403874:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403876:	980c      	ldr	r0, [sp, #48]	; 0x30
  403878:	f003 ff8c 	bl	407794 <__ssprint_r>
  40387c:	2800      	cmp	r0, #0
  40387e:	f47f ab9f 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403882:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403884:	46c8      	mov	r8, r9
  403886:	e4a9      	b.n	4031dc <_svfprintf_r+0x3c0>
  403888:	aa25      	add	r2, sp, #148	; 0x94
  40388a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40388c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40388e:	f003 ff81 	bl	407794 <__ssprint_r>
  403892:	2800      	cmp	r0, #0
  403894:	f43f aceb 	beq.w	40326e <_svfprintf_r+0x452>
  403898:	f7ff bb92 	b.w	402fc0 <_svfprintf_r+0x1a4>
  40389c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4038a0:	2b01      	cmp	r3, #1
  4038a2:	f000 8134 	beq.w	403b0e <_svfprintf_r+0xcf2>
  4038a6:	2b02      	cmp	r3, #2
  4038a8:	d125      	bne.n	4038f6 <_svfprintf_r+0xada>
  4038aa:	f8cd b01c 	str.w	fp, [sp, #28]
  4038ae:	2400      	movs	r4, #0
  4038b0:	2500      	movs	r5, #0
  4038b2:	e61e      	b.n	4034f2 <_svfprintf_r+0x6d6>
  4038b4:	aa25      	add	r2, sp, #148	; 0x94
  4038b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4038b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4038ba:	f003 ff6b 	bl	407794 <__ssprint_r>
  4038be:	2800      	cmp	r0, #0
  4038c0:	f47f ab7e 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  4038c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4038c6:	46c8      	mov	r8, r9
  4038c8:	e475      	b.n	4031b6 <_svfprintf_r+0x39a>
  4038ca:	aa25      	add	r2, sp, #148	; 0x94
  4038cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4038ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4038d0:	f003 ff60 	bl	407794 <__ssprint_r>
  4038d4:	2800      	cmp	r0, #0
  4038d6:	f47f ab73 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  4038da:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4038dc:	46c8      	mov	r8, r9
  4038de:	e41b      	b.n	403118 <_svfprintf_r+0x2fc>
  4038e0:	aa25      	add	r2, sp, #148	; 0x94
  4038e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4038e4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4038e6:	f003 ff55 	bl	407794 <__ssprint_r>
  4038ea:	2800      	cmp	r0, #0
  4038ec:	f47f ab68 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  4038f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4038f2:	46c8      	mov	r8, r9
  4038f4:	e420      	b.n	403138 <_svfprintf_r+0x31c>
  4038f6:	f8cd b01c 	str.w	fp, [sp, #28]
  4038fa:	2400      	movs	r4, #0
  4038fc:	2500      	movs	r5, #0
  4038fe:	4649      	mov	r1, r9
  403900:	e000      	b.n	403904 <_svfprintf_r+0xae8>
  403902:	4631      	mov	r1, r6
  403904:	08e2      	lsrs	r2, r4, #3
  403906:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40390a:	08e8      	lsrs	r0, r5, #3
  40390c:	f004 0307 	and.w	r3, r4, #7
  403910:	4605      	mov	r5, r0
  403912:	4614      	mov	r4, r2
  403914:	3330      	adds	r3, #48	; 0x30
  403916:	ea54 0205 	orrs.w	r2, r4, r5
  40391a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40391e:	f101 36ff 	add.w	r6, r1, #4294967295
  403922:	d1ee      	bne.n	403902 <_svfprintf_r+0xae6>
  403924:	9a07      	ldr	r2, [sp, #28]
  403926:	07d2      	lsls	r2, r2, #31
  403928:	f57f adf3 	bpl.w	403512 <_svfprintf_r+0x6f6>
  40392c:	2b30      	cmp	r3, #48	; 0x30
  40392e:	f43f adf0 	beq.w	403512 <_svfprintf_r+0x6f6>
  403932:	3902      	subs	r1, #2
  403934:	2330      	movs	r3, #48	; 0x30
  403936:	f806 3c01 	strb.w	r3, [r6, #-1]
  40393a:	eba9 0301 	sub.w	r3, r9, r1
  40393e:	930e      	str	r3, [sp, #56]	; 0x38
  403940:	460e      	mov	r6, r1
  403942:	f7ff bb7b 	b.w	40303c <_svfprintf_r+0x220>
  403946:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403948:	2900      	cmp	r1, #0
  40394a:	f340 822e 	ble.w	403daa <_svfprintf_r+0xf8e>
  40394e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403950:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403952:	4293      	cmp	r3, r2
  403954:	bfa8      	it	ge
  403956:	4613      	movge	r3, r2
  403958:	2b00      	cmp	r3, #0
  40395a:	461f      	mov	r7, r3
  40395c:	dd0d      	ble.n	40397a <_svfprintf_r+0xb5e>
  40395e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403960:	f8c8 6000 	str.w	r6, [r8]
  403964:	3301      	adds	r3, #1
  403966:	443c      	add	r4, r7
  403968:	2b07      	cmp	r3, #7
  40396a:	9427      	str	r4, [sp, #156]	; 0x9c
  40396c:	f8c8 7004 	str.w	r7, [r8, #4]
  403970:	9326      	str	r3, [sp, #152]	; 0x98
  403972:	f300 831f 	bgt.w	403fb4 <_svfprintf_r+0x1198>
  403976:	f108 0808 	add.w	r8, r8, #8
  40397a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40397c:	2f00      	cmp	r7, #0
  40397e:	bfa8      	it	ge
  403980:	1bdb      	subge	r3, r3, r7
  403982:	2b00      	cmp	r3, #0
  403984:	461f      	mov	r7, r3
  403986:	f340 80d6 	ble.w	403b36 <_svfprintf_r+0xd1a>
  40398a:	2f10      	cmp	r7, #16
  40398c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40398e:	4d31      	ldr	r5, [pc, #196]	; (403a54 <_svfprintf_r+0xc38>)
  403990:	f340 81ed 	ble.w	403d6e <_svfprintf_r+0xf52>
  403994:	4642      	mov	r2, r8
  403996:	4621      	mov	r1, r4
  403998:	46b0      	mov	r8, r6
  40399a:	f04f 0b10 	mov.w	fp, #16
  40399e:	462e      	mov	r6, r5
  4039a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4039a2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4039a4:	e004      	b.n	4039b0 <_svfprintf_r+0xb94>
  4039a6:	3208      	adds	r2, #8
  4039a8:	3f10      	subs	r7, #16
  4039aa:	2f10      	cmp	r7, #16
  4039ac:	f340 81db 	ble.w	403d66 <_svfprintf_r+0xf4a>
  4039b0:	3301      	adds	r3, #1
  4039b2:	3110      	adds	r1, #16
  4039b4:	2b07      	cmp	r3, #7
  4039b6:	9127      	str	r1, [sp, #156]	; 0x9c
  4039b8:	9326      	str	r3, [sp, #152]	; 0x98
  4039ba:	e882 0840 	stmia.w	r2, {r6, fp}
  4039be:	ddf2      	ble.n	4039a6 <_svfprintf_r+0xb8a>
  4039c0:	aa25      	add	r2, sp, #148	; 0x94
  4039c2:	4629      	mov	r1, r5
  4039c4:	4620      	mov	r0, r4
  4039c6:	f003 fee5 	bl	407794 <__ssprint_r>
  4039ca:	2800      	cmp	r0, #0
  4039cc:	f47f aaf8 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  4039d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4039d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039d4:	464a      	mov	r2, r9
  4039d6:	e7e7      	b.n	4039a8 <_svfprintf_r+0xb8c>
  4039d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039da:	930e      	str	r3, [sp, #56]	; 0x38
  4039dc:	464e      	mov	r6, r9
  4039de:	f7ff bb2d 	b.w	40303c <_svfprintf_r+0x220>
  4039e2:	2d00      	cmp	r5, #0
  4039e4:	bf08      	it	eq
  4039e6:	2c0a      	cmpeq	r4, #10
  4039e8:	f0c0 808f 	bcc.w	403b0a <_svfprintf_r+0xcee>
  4039ec:	464e      	mov	r6, r9
  4039ee:	4620      	mov	r0, r4
  4039f0:	4629      	mov	r1, r5
  4039f2:	220a      	movs	r2, #10
  4039f4:	2300      	movs	r3, #0
  4039f6:	f004 fdd9 	bl	4085ac <__aeabi_uldivmod>
  4039fa:	3230      	adds	r2, #48	; 0x30
  4039fc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403a00:	4620      	mov	r0, r4
  403a02:	4629      	mov	r1, r5
  403a04:	2300      	movs	r3, #0
  403a06:	220a      	movs	r2, #10
  403a08:	f004 fdd0 	bl	4085ac <__aeabi_uldivmod>
  403a0c:	4604      	mov	r4, r0
  403a0e:	460d      	mov	r5, r1
  403a10:	ea54 0305 	orrs.w	r3, r4, r5
  403a14:	d1eb      	bne.n	4039ee <_svfprintf_r+0xbd2>
  403a16:	eba9 0306 	sub.w	r3, r9, r6
  403a1a:	930e      	str	r3, [sp, #56]	; 0x38
  403a1c:	f7ff bb0e 	b.w	40303c <_svfprintf_r+0x220>
  403a20:	aa25      	add	r2, sp, #148	; 0x94
  403a22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a24:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a26:	f003 feb5 	bl	407794 <__ssprint_r>
  403a2a:	2800      	cmp	r0, #0
  403a2c:	f47f aac8 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403a30:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403a34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a36:	46c8      	mov	r8, r9
  403a38:	f7ff bb5e 	b.w	4030f8 <_svfprintf_r+0x2dc>
  403a3c:	1e5e      	subs	r6, r3, #1
  403a3e:	2e00      	cmp	r6, #0
  403a40:	f77f af0a 	ble.w	403858 <_svfprintf_r+0xa3c>
  403a44:	2e10      	cmp	r6, #16
  403a46:	4d03      	ldr	r5, [pc, #12]	; (403a54 <_svfprintf_r+0xc38>)
  403a48:	dd22      	ble.n	403a90 <_svfprintf_r+0xc74>
  403a4a:	4622      	mov	r2, r4
  403a4c:	f04f 0b10 	mov.w	fp, #16
  403a50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403a52:	e006      	b.n	403a62 <_svfprintf_r+0xc46>
  403a54:	004089d0 	.word	0x004089d0
  403a58:	3e10      	subs	r6, #16
  403a5a:	2e10      	cmp	r6, #16
  403a5c:	f108 0808 	add.w	r8, r8, #8
  403a60:	dd15      	ble.n	403a8e <_svfprintf_r+0xc72>
  403a62:	3701      	adds	r7, #1
  403a64:	3210      	adds	r2, #16
  403a66:	2f07      	cmp	r7, #7
  403a68:	9227      	str	r2, [sp, #156]	; 0x9c
  403a6a:	9726      	str	r7, [sp, #152]	; 0x98
  403a6c:	e888 0820 	stmia.w	r8, {r5, fp}
  403a70:	ddf2      	ble.n	403a58 <_svfprintf_r+0xc3c>
  403a72:	aa25      	add	r2, sp, #148	; 0x94
  403a74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a76:	4620      	mov	r0, r4
  403a78:	f003 fe8c 	bl	407794 <__ssprint_r>
  403a7c:	2800      	cmp	r0, #0
  403a7e:	f47f aa9f 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403a82:	3e10      	subs	r6, #16
  403a84:	2e10      	cmp	r6, #16
  403a86:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403a88:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403a8a:	46c8      	mov	r8, r9
  403a8c:	dce9      	bgt.n	403a62 <_svfprintf_r+0xc46>
  403a8e:	4614      	mov	r4, r2
  403a90:	3701      	adds	r7, #1
  403a92:	4434      	add	r4, r6
  403a94:	2f07      	cmp	r7, #7
  403a96:	9427      	str	r4, [sp, #156]	; 0x9c
  403a98:	9726      	str	r7, [sp, #152]	; 0x98
  403a9a:	e888 0060 	stmia.w	r8, {r5, r6}
  403a9e:	f77f aed9 	ble.w	403854 <_svfprintf_r+0xa38>
  403aa2:	aa25      	add	r2, sp, #148	; 0x94
  403aa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403aa6:	980c      	ldr	r0, [sp, #48]	; 0x30
  403aa8:	f003 fe74 	bl	407794 <__ssprint_r>
  403aac:	2800      	cmp	r0, #0
  403aae:	f47f aa87 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403ab2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ab4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403ab6:	46c8      	mov	r8, r9
  403ab8:	e6ce      	b.n	403858 <_svfprintf_r+0xa3c>
  403aba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403abc:	6814      	ldr	r4, [r2, #0]
  403abe:	4613      	mov	r3, r2
  403ac0:	3304      	adds	r3, #4
  403ac2:	17e5      	asrs	r5, r4, #31
  403ac4:	930f      	str	r3, [sp, #60]	; 0x3c
  403ac6:	4622      	mov	r2, r4
  403ac8:	462b      	mov	r3, r5
  403aca:	e4fa      	b.n	4034c2 <_svfprintf_r+0x6a6>
  403acc:	3204      	adds	r2, #4
  403ace:	681c      	ldr	r4, [r3, #0]
  403ad0:	920f      	str	r2, [sp, #60]	; 0x3c
  403ad2:	2301      	movs	r3, #1
  403ad4:	2500      	movs	r5, #0
  403ad6:	f7ff ba94 	b.w	403002 <_svfprintf_r+0x1e6>
  403ada:	681c      	ldr	r4, [r3, #0]
  403adc:	3304      	adds	r3, #4
  403ade:	930f      	str	r3, [sp, #60]	; 0x3c
  403ae0:	2500      	movs	r5, #0
  403ae2:	e421      	b.n	403328 <_svfprintf_r+0x50c>
  403ae4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403ae6:	460a      	mov	r2, r1
  403ae8:	3204      	adds	r2, #4
  403aea:	680c      	ldr	r4, [r1, #0]
  403aec:	920f      	str	r2, [sp, #60]	; 0x3c
  403aee:	2500      	movs	r5, #0
  403af0:	f7ff ba87 	b.w	403002 <_svfprintf_r+0x1e6>
  403af4:	4614      	mov	r4, r2
  403af6:	3301      	adds	r3, #1
  403af8:	4434      	add	r4, r6
  403afa:	2b07      	cmp	r3, #7
  403afc:	9427      	str	r4, [sp, #156]	; 0x9c
  403afe:	9326      	str	r3, [sp, #152]	; 0x98
  403b00:	e888 0060 	stmia.w	r8, {r5, r6}
  403b04:	f77f ab68 	ble.w	4031d8 <_svfprintf_r+0x3bc>
  403b08:	e6b3      	b.n	403872 <_svfprintf_r+0xa56>
  403b0a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403b0e:	f8cd b01c 	str.w	fp, [sp, #28]
  403b12:	ae42      	add	r6, sp, #264	; 0x108
  403b14:	3430      	adds	r4, #48	; 0x30
  403b16:	2301      	movs	r3, #1
  403b18:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403b1c:	930e      	str	r3, [sp, #56]	; 0x38
  403b1e:	f7ff ba8d 	b.w	40303c <_svfprintf_r+0x220>
  403b22:	aa25      	add	r2, sp, #148	; 0x94
  403b24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403b26:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b28:	f003 fe34 	bl	407794 <__ssprint_r>
  403b2c:	2800      	cmp	r0, #0
  403b2e:	f47f aa47 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403b32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403b34:	46c8      	mov	r8, r9
  403b36:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403b38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403b3a:	429a      	cmp	r2, r3
  403b3c:	db44      	blt.n	403bc8 <_svfprintf_r+0xdac>
  403b3e:	9b07      	ldr	r3, [sp, #28]
  403b40:	07d9      	lsls	r1, r3, #31
  403b42:	d441      	bmi.n	403bc8 <_svfprintf_r+0xdac>
  403b44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403b46:	9812      	ldr	r0, [sp, #72]	; 0x48
  403b48:	1a9a      	subs	r2, r3, r2
  403b4a:	1a1d      	subs	r5, r3, r0
  403b4c:	4295      	cmp	r5, r2
  403b4e:	bfa8      	it	ge
  403b50:	4615      	movge	r5, r2
  403b52:	2d00      	cmp	r5, #0
  403b54:	dd0e      	ble.n	403b74 <_svfprintf_r+0xd58>
  403b56:	9926      	ldr	r1, [sp, #152]	; 0x98
  403b58:	f8c8 5004 	str.w	r5, [r8, #4]
  403b5c:	3101      	adds	r1, #1
  403b5e:	4406      	add	r6, r0
  403b60:	442c      	add	r4, r5
  403b62:	2907      	cmp	r1, #7
  403b64:	f8c8 6000 	str.w	r6, [r8]
  403b68:	9427      	str	r4, [sp, #156]	; 0x9c
  403b6a:	9126      	str	r1, [sp, #152]	; 0x98
  403b6c:	f300 823b 	bgt.w	403fe6 <_svfprintf_r+0x11ca>
  403b70:	f108 0808 	add.w	r8, r8, #8
  403b74:	2d00      	cmp	r5, #0
  403b76:	bfac      	ite	ge
  403b78:	1b56      	subge	r6, r2, r5
  403b7a:	4616      	movlt	r6, r2
  403b7c:	2e00      	cmp	r6, #0
  403b7e:	f77f ab2d 	ble.w	4031dc <_svfprintf_r+0x3c0>
  403b82:	2e10      	cmp	r6, #16
  403b84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b86:	4db0      	ldr	r5, [pc, #704]	; (403e48 <_svfprintf_r+0x102c>)
  403b88:	ddb5      	ble.n	403af6 <_svfprintf_r+0xcda>
  403b8a:	4622      	mov	r2, r4
  403b8c:	2710      	movs	r7, #16
  403b8e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403b92:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403b94:	e004      	b.n	403ba0 <_svfprintf_r+0xd84>
  403b96:	f108 0808 	add.w	r8, r8, #8
  403b9a:	3e10      	subs	r6, #16
  403b9c:	2e10      	cmp	r6, #16
  403b9e:	dda9      	ble.n	403af4 <_svfprintf_r+0xcd8>
  403ba0:	3301      	adds	r3, #1
  403ba2:	3210      	adds	r2, #16
  403ba4:	2b07      	cmp	r3, #7
  403ba6:	9227      	str	r2, [sp, #156]	; 0x9c
  403ba8:	9326      	str	r3, [sp, #152]	; 0x98
  403baa:	e888 00a0 	stmia.w	r8, {r5, r7}
  403bae:	ddf2      	ble.n	403b96 <_svfprintf_r+0xd7a>
  403bb0:	aa25      	add	r2, sp, #148	; 0x94
  403bb2:	4621      	mov	r1, r4
  403bb4:	4658      	mov	r0, fp
  403bb6:	f003 fded 	bl	407794 <__ssprint_r>
  403bba:	2800      	cmp	r0, #0
  403bbc:	f47f aa00 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403bc0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403bc2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403bc4:	46c8      	mov	r8, r9
  403bc6:	e7e8      	b.n	403b9a <_svfprintf_r+0xd7e>
  403bc8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403bca:	9819      	ldr	r0, [sp, #100]	; 0x64
  403bcc:	991a      	ldr	r1, [sp, #104]	; 0x68
  403bce:	f8c8 1000 	str.w	r1, [r8]
  403bd2:	3301      	adds	r3, #1
  403bd4:	4404      	add	r4, r0
  403bd6:	2b07      	cmp	r3, #7
  403bd8:	9427      	str	r4, [sp, #156]	; 0x9c
  403bda:	f8c8 0004 	str.w	r0, [r8, #4]
  403bde:	9326      	str	r3, [sp, #152]	; 0x98
  403be0:	f300 81f5 	bgt.w	403fce <_svfprintf_r+0x11b2>
  403be4:	f108 0808 	add.w	r8, r8, #8
  403be8:	e7ac      	b.n	403b44 <_svfprintf_r+0xd28>
  403bea:	9b07      	ldr	r3, [sp, #28]
  403bec:	07da      	lsls	r2, r3, #31
  403bee:	f53f adfe 	bmi.w	4037ee <_svfprintf_r+0x9d2>
  403bf2:	3701      	adds	r7, #1
  403bf4:	3401      	adds	r4, #1
  403bf6:	2301      	movs	r3, #1
  403bf8:	2f07      	cmp	r7, #7
  403bfa:	9427      	str	r4, [sp, #156]	; 0x9c
  403bfc:	9726      	str	r7, [sp, #152]	; 0x98
  403bfe:	f8c8 6000 	str.w	r6, [r8]
  403c02:	f8c8 3004 	str.w	r3, [r8, #4]
  403c06:	f77f ae25 	ble.w	403854 <_svfprintf_r+0xa38>
  403c0a:	e74a      	b.n	403aa2 <_svfprintf_r+0xc86>
  403c0c:	aa25      	add	r2, sp, #148	; 0x94
  403c0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c10:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c12:	f003 fdbf 	bl	407794 <__ssprint_r>
  403c16:	2800      	cmp	r0, #0
  403c18:	f47f a9d2 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403c1c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c1e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403c20:	46c8      	mov	r8, r9
  403c22:	e5f2      	b.n	40380a <_svfprintf_r+0x9ee>
  403c24:	aa25      	add	r2, sp, #148	; 0x94
  403c26:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c28:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c2a:	f003 fdb3 	bl	407794 <__ssprint_r>
  403c2e:	2800      	cmp	r0, #0
  403c30:	f47f a9c6 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403c34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c36:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403c38:	46c8      	mov	r8, r9
  403c3a:	e5f5      	b.n	403828 <_svfprintf_r+0xa0c>
  403c3c:	464e      	mov	r6, r9
  403c3e:	f7ff b9fd 	b.w	40303c <_svfprintf_r+0x220>
  403c42:	aa25      	add	r2, sp, #148	; 0x94
  403c44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c46:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c48:	f003 fda4 	bl	407794 <__ssprint_r>
  403c4c:	2800      	cmp	r0, #0
  403c4e:	f47f a9b7 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403c52:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c54:	46c8      	mov	r8, r9
  403c56:	f7ff ba72 	b.w	40313e <_svfprintf_r+0x322>
  403c5a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403c5c:	4622      	mov	r2, r4
  403c5e:	4620      	mov	r0, r4
  403c60:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403c62:	4623      	mov	r3, r4
  403c64:	4621      	mov	r1, r4
  403c66:	f004 fc63 	bl	408530 <__aeabi_dcmpun>
  403c6a:	2800      	cmp	r0, #0
  403c6c:	f040 8286 	bne.w	40417c <_svfprintf_r+0x1360>
  403c70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c72:	3301      	adds	r3, #1
  403c74:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c76:	f023 0320 	bic.w	r3, r3, #32
  403c7a:	930e      	str	r3, [sp, #56]	; 0x38
  403c7c:	f000 81e2 	beq.w	404044 <_svfprintf_r+0x1228>
  403c80:	2b47      	cmp	r3, #71	; 0x47
  403c82:	f000 811e 	beq.w	403ec2 <_svfprintf_r+0x10a6>
  403c86:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  403c8a:	9307      	str	r3, [sp, #28]
  403c8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403c8e:	1e1f      	subs	r7, r3, #0
  403c90:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403c92:	9308      	str	r3, [sp, #32]
  403c94:	bfbb      	ittet	lt
  403c96:	463b      	movlt	r3, r7
  403c98:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403c9c:	2300      	movge	r3, #0
  403c9e:	232d      	movlt	r3, #45	; 0x2d
  403ca0:	9310      	str	r3, [sp, #64]	; 0x40
  403ca2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403ca4:	2b66      	cmp	r3, #102	; 0x66
  403ca6:	f000 81bb 	beq.w	404020 <_svfprintf_r+0x1204>
  403caa:	2b46      	cmp	r3, #70	; 0x46
  403cac:	f000 80df 	beq.w	403e6e <_svfprintf_r+0x1052>
  403cb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403cb2:	9a08      	ldr	r2, [sp, #32]
  403cb4:	2b45      	cmp	r3, #69	; 0x45
  403cb6:	bf0c      	ite	eq
  403cb8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  403cba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403cbc:	a823      	add	r0, sp, #140	; 0x8c
  403cbe:	a920      	add	r1, sp, #128	; 0x80
  403cc0:	bf08      	it	eq
  403cc2:	1c5d      	addeq	r5, r3, #1
  403cc4:	9004      	str	r0, [sp, #16]
  403cc6:	9103      	str	r1, [sp, #12]
  403cc8:	a81f      	add	r0, sp, #124	; 0x7c
  403cca:	2102      	movs	r1, #2
  403ccc:	463b      	mov	r3, r7
  403cce:	9002      	str	r0, [sp, #8]
  403cd0:	9501      	str	r5, [sp, #4]
  403cd2:	9100      	str	r1, [sp, #0]
  403cd4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403cd6:	f001 faa3 	bl	405220 <_dtoa_r>
  403cda:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403cdc:	2b67      	cmp	r3, #103	; 0x67
  403cde:	4606      	mov	r6, r0
  403ce0:	f040 81e0 	bne.w	4040a4 <_svfprintf_r+0x1288>
  403ce4:	f01b 0f01 	tst.w	fp, #1
  403ce8:	f000 8246 	beq.w	404178 <_svfprintf_r+0x135c>
  403cec:	1974      	adds	r4, r6, r5
  403cee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403cf0:	9808      	ldr	r0, [sp, #32]
  403cf2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403cf4:	4639      	mov	r1, r7
  403cf6:	f004 fbe9 	bl	4084cc <__aeabi_dcmpeq>
  403cfa:	2800      	cmp	r0, #0
  403cfc:	f040 8165 	bne.w	403fca <_svfprintf_r+0x11ae>
  403d00:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403d02:	42a3      	cmp	r3, r4
  403d04:	d206      	bcs.n	403d14 <_svfprintf_r+0xef8>
  403d06:	2130      	movs	r1, #48	; 0x30
  403d08:	1c5a      	adds	r2, r3, #1
  403d0a:	9223      	str	r2, [sp, #140]	; 0x8c
  403d0c:	7019      	strb	r1, [r3, #0]
  403d0e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403d10:	429c      	cmp	r4, r3
  403d12:	d8f9      	bhi.n	403d08 <_svfprintf_r+0xeec>
  403d14:	1b9b      	subs	r3, r3, r6
  403d16:	9313      	str	r3, [sp, #76]	; 0x4c
  403d18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403d1a:	2b47      	cmp	r3, #71	; 0x47
  403d1c:	f000 80e9 	beq.w	403ef2 <_svfprintf_r+0x10d6>
  403d20:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403d22:	2b65      	cmp	r3, #101	; 0x65
  403d24:	f340 81cd 	ble.w	4040c2 <_svfprintf_r+0x12a6>
  403d28:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403d2a:	2b66      	cmp	r3, #102	; 0x66
  403d2c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403d2e:	9312      	str	r3, [sp, #72]	; 0x48
  403d30:	f000 819e 	beq.w	404070 <_svfprintf_r+0x1254>
  403d34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403d36:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403d38:	4619      	mov	r1, r3
  403d3a:	4291      	cmp	r1, r2
  403d3c:	f300 818a 	bgt.w	404054 <_svfprintf_r+0x1238>
  403d40:	f01b 0f01 	tst.w	fp, #1
  403d44:	f040 8213 	bne.w	40416e <_svfprintf_r+0x1352>
  403d48:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403d4c:	9308      	str	r3, [sp, #32]
  403d4e:	2367      	movs	r3, #103	; 0x67
  403d50:	920e      	str	r2, [sp, #56]	; 0x38
  403d52:	9311      	str	r3, [sp, #68]	; 0x44
  403d54:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403d56:	2b00      	cmp	r3, #0
  403d58:	f040 80c4 	bne.w	403ee4 <_svfprintf_r+0x10c8>
  403d5c:	930a      	str	r3, [sp, #40]	; 0x28
  403d5e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403d62:	f7ff b973 	b.w	40304c <_svfprintf_r+0x230>
  403d66:	4635      	mov	r5, r6
  403d68:	460c      	mov	r4, r1
  403d6a:	4646      	mov	r6, r8
  403d6c:	4690      	mov	r8, r2
  403d6e:	3301      	adds	r3, #1
  403d70:	443c      	add	r4, r7
  403d72:	2b07      	cmp	r3, #7
  403d74:	9427      	str	r4, [sp, #156]	; 0x9c
  403d76:	9326      	str	r3, [sp, #152]	; 0x98
  403d78:	e888 00a0 	stmia.w	r8, {r5, r7}
  403d7c:	f73f aed1 	bgt.w	403b22 <_svfprintf_r+0xd06>
  403d80:	f108 0808 	add.w	r8, r8, #8
  403d84:	e6d7      	b.n	403b36 <_svfprintf_r+0xd1a>
  403d86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403d88:	6813      	ldr	r3, [r2, #0]
  403d8a:	3204      	adds	r2, #4
  403d8c:	920f      	str	r2, [sp, #60]	; 0x3c
  403d8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403d90:	601a      	str	r2, [r3, #0]
  403d92:	f7ff b86a 	b.w	402e6a <_svfprintf_r+0x4e>
  403d96:	aa25      	add	r2, sp, #148	; 0x94
  403d98:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403d9a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403d9c:	f003 fcfa 	bl	407794 <__ssprint_r>
  403da0:	2800      	cmp	r0, #0
  403da2:	f47f a90d 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403da6:	46c8      	mov	r8, r9
  403da8:	e48d      	b.n	4036c6 <_svfprintf_r+0x8aa>
  403daa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403dac:	4a27      	ldr	r2, [pc, #156]	; (403e4c <_svfprintf_r+0x1030>)
  403dae:	f8c8 2000 	str.w	r2, [r8]
  403db2:	3301      	adds	r3, #1
  403db4:	3401      	adds	r4, #1
  403db6:	2201      	movs	r2, #1
  403db8:	2b07      	cmp	r3, #7
  403dba:	9427      	str	r4, [sp, #156]	; 0x9c
  403dbc:	9326      	str	r3, [sp, #152]	; 0x98
  403dbe:	f8c8 2004 	str.w	r2, [r8, #4]
  403dc2:	dc72      	bgt.n	403eaa <_svfprintf_r+0x108e>
  403dc4:	f108 0808 	add.w	r8, r8, #8
  403dc8:	b929      	cbnz	r1, 403dd6 <_svfprintf_r+0xfba>
  403dca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403dcc:	b91b      	cbnz	r3, 403dd6 <_svfprintf_r+0xfba>
  403dce:	9b07      	ldr	r3, [sp, #28]
  403dd0:	07d8      	lsls	r0, r3, #31
  403dd2:	f57f aa03 	bpl.w	4031dc <_svfprintf_r+0x3c0>
  403dd6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403dd8:	9819      	ldr	r0, [sp, #100]	; 0x64
  403dda:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403ddc:	f8c8 2000 	str.w	r2, [r8]
  403de0:	3301      	adds	r3, #1
  403de2:	4602      	mov	r2, r0
  403de4:	4422      	add	r2, r4
  403de6:	2b07      	cmp	r3, #7
  403de8:	9227      	str	r2, [sp, #156]	; 0x9c
  403dea:	f8c8 0004 	str.w	r0, [r8, #4]
  403dee:	9326      	str	r3, [sp, #152]	; 0x98
  403df0:	f300 818d 	bgt.w	40410e <_svfprintf_r+0x12f2>
  403df4:	f108 0808 	add.w	r8, r8, #8
  403df8:	2900      	cmp	r1, #0
  403dfa:	f2c0 8165 	blt.w	4040c8 <_svfprintf_r+0x12ac>
  403dfe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403e00:	f8c8 6000 	str.w	r6, [r8]
  403e04:	3301      	adds	r3, #1
  403e06:	188c      	adds	r4, r1, r2
  403e08:	2b07      	cmp	r3, #7
  403e0a:	9427      	str	r4, [sp, #156]	; 0x9c
  403e0c:	9326      	str	r3, [sp, #152]	; 0x98
  403e0e:	f8c8 1004 	str.w	r1, [r8, #4]
  403e12:	f77f a9e1 	ble.w	4031d8 <_svfprintf_r+0x3bc>
  403e16:	e52c      	b.n	403872 <_svfprintf_r+0xa56>
  403e18:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403e1a:	9909      	ldr	r1, [sp, #36]	; 0x24
  403e1c:	6813      	ldr	r3, [r2, #0]
  403e1e:	17cd      	asrs	r5, r1, #31
  403e20:	4608      	mov	r0, r1
  403e22:	3204      	adds	r2, #4
  403e24:	4629      	mov	r1, r5
  403e26:	920f      	str	r2, [sp, #60]	; 0x3c
  403e28:	e9c3 0100 	strd	r0, r1, [r3]
  403e2c:	f7ff b81d 	b.w	402e6a <_svfprintf_r+0x4e>
  403e30:	aa25      	add	r2, sp, #148	; 0x94
  403e32:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e34:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e36:	f003 fcad 	bl	407794 <__ssprint_r>
  403e3a:	2800      	cmp	r0, #0
  403e3c:	f47f a8c0 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403e40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e42:	46c8      	mov	r8, r9
  403e44:	e458      	b.n	4036f8 <_svfprintf_r+0x8dc>
  403e46:	bf00      	nop
  403e48:	004089d0 	.word	0x004089d0
  403e4c:	004089bc 	.word	0x004089bc
  403e50:	2140      	movs	r1, #64	; 0x40
  403e52:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e54:	f7fe fade 	bl	402414 <_malloc_r>
  403e58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403e5a:	6010      	str	r0, [r2, #0]
  403e5c:	6110      	str	r0, [r2, #16]
  403e5e:	2800      	cmp	r0, #0
  403e60:	f000 81f2 	beq.w	404248 <_svfprintf_r+0x142c>
  403e64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403e66:	2340      	movs	r3, #64	; 0x40
  403e68:	6153      	str	r3, [r2, #20]
  403e6a:	f7fe bfee 	b.w	402e4a <_svfprintf_r+0x2e>
  403e6e:	a823      	add	r0, sp, #140	; 0x8c
  403e70:	a920      	add	r1, sp, #128	; 0x80
  403e72:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403e74:	9004      	str	r0, [sp, #16]
  403e76:	9103      	str	r1, [sp, #12]
  403e78:	a81f      	add	r0, sp, #124	; 0x7c
  403e7a:	2103      	movs	r1, #3
  403e7c:	9002      	str	r0, [sp, #8]
  403e7e:	9a08      	ldr	r2, [sp, #32]
  403e80:	9401      	str	r4, [sp, #4]
  403e82:	463b      	mov	r3, r7
  403e84:	9100      	str	r1, [sp, #0]
  403e86:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e88:	f001 f9ca 	bl	405220 <_dtoa_r>
  403e8c:	4625      	mov	r5, r4
  403e8e:	4606      	mov	r6, r0
  403e90:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403e92:	2b46      	cmp	r3, #70	; 0x46
  403e94:	eb06 0405 	add.w	r4, r6, r5
  403e98:	f47f af29 	bne.w	403cee <_svfprintf_r+0xed2>
  403e9c:	7833      	ldrb	r3, [r6, #0]
  403e9e:	2b30      	cmp	r3, #48	; 0x30
  403ea0:	f000 8178 	beq.w	404194 <_svfprintf_r+0x1378>
  403ea4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  403ea6:	442c      	add	r4, r5
  403ea8:	e721      	b.n	403cee <_svfprintf_r+0xed2>
  403eaa:	aa25      	add	r2, sp, #148	; 0x94
  403eac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403eae:	980c      	ldr	r0, [sp, #48]	; 0x30
  403eb0:	f003 fc70 	bl	407794 <__ssprint_r>
  403eb4:	2800      	cmp	r0, #0
  403eb6:	f47f a883 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403eba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403ebc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ebe:	46c8      	mov	r8, r9
  403ec0:	e782      	b.n	403dc8 <_svfprintf_r+0xfac>
  403ec2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ec4:	2b00      	cmp	r3, #0
  403ec6:	bf08      	it	eq
  403ec8:	2301      	moveq	r3, #1
  403eca:	930a      	str	r3, [sp, #40]	; 0x28
  403ecc:	e6db      	b.n	403c86 <_svfprintf_r+0xe6a>
  403ece:	4630      	mov	r0, r6
  403ed0:	940a      	str	r4, [sp, #40]	; 0x28
  403ed2:	f7fe ff35 	bl	402d40 <strlen>
  403ed6:	950f      	str	r5, [sp, #60]	; 0x3c
  403ed8:	900e      	str	r0, [sp, #56]	; 0x38
  403eda:	f8cd b01c 	str.w	fp, [sp, #28]
  403ede:	4603      	mov	r3, r0
  403ee0:	f7ff b9f9 	b.w	4032d6 <_svfprintf_r+0x4ba>
  403ee4:	272d      	movs	r7, #45	; 0x2d
  403ee6:	2300      	movs	r3, #0
  403ee8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403eec:	930a      	str	r3, [sp, #40]	; 0x28
  403eee:	f7ff b8ae 	b.w	40304e <_svfprintf_r+0x232>
  403ef2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403ef4:	9312      	str	r3, [sp, #72]	; 0x48
  403ef6:	461a      	mov	r2, r3
  403ef8:	3303      	adds	r3, #3
  403efa:	db04      	blt.n	403f06 <_svfprintf_r+0x10ea>
  403efc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403efe:	4619      	mov	r1, r3
  403f00:	4291      	cmp	r1, r2
  403f02:	f6bf af17 	bge.w	403d34 <_svfprintf_r+0xf18>
  403f06:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403f08:	3b02      	subs	r3, #2
  403f0a:	9311      	str	r3, [sp, #68]	; 0x44
  403f0c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403f10:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403f14:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f16:	3b01      	subs	r3, #1
  403f18:	2b00      	cmp	r3, #0
  403f1a:	931f      	str	r3, [sp, #124]	; 0x7c
  403f1c:	bfbd      	ittte	lt
  403f1e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403f20:	f1c3 0301 	rsblt	r3, r3, #1
  403f24:	222d      	movlt	r2, #45	; 0x2d
  403f26:	222b      	movge	r2, #43	; 0x2b
  403f28:	2b09      	cmp	r3, #9
  403f2a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403f2e:	f340 8116 	ble.w	40415e <_svfprintf_r+0x1342>
  403f32:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  403f36:	4620      	mov	r0, r4
  403f38:	4dab      	ldr	r5, [pc, #684]	; (4041e8 <_svfprintf_r+0x13cc>)
  403f3a:	e000      	b.n	403f3e <_svfprintf_r+0x1122>
  403f3c:	4610      	mov	r0, r2
  403f3e:	fb85 1203 	smull	r1, r2, r5, r3
  403f42:	17d9      	asrs	r1, r3, #31
  403f44:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403f48:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403f4c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403f50:	3230      	adds	r2, #48	; 0x30
  403f52:	2909      	cmp	r1, #9
  403f54:	f800 2c01 	strb.w	r2, [r0, #-1]
  403f58:	460b      	mov	r3, r1
  403f5a:	f100 32ff 	add.w	r2, r0, #4294967295
  403f5e:	dced      	bgt.n	403f3c <_svfprintf_r+0x1120>
  403f60:	3330      	adds	r3, #48	; 0x30
  403f62:	3802      	subs	r0, #2
  403f64:	b2d9      	uxtb	r1, r3
  403f66:	4284      	cmp	r4, r0
  403f68:	f802 1c01 	strb.w	r1, [r2, #-1]
  403f6c:	f240 8165 	bls.w	40423a <_svfprintf_r+0x141e>
  403f70:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403f74:	4613      	mov	r3, r2
  403f76:	e001      	b.n	403f7c <_svfprintf_r+0x1160>
  403f78:	f813 1b01 	ldrb.w	r1, [r3], #1
  403f7c:	f800 1b01 	strb.w	r1, [r0], #1
  403f80:	42a3      	cmp	r3, r4
  403f82:	d1f9      	bne.n	403f78 <_svfprintf_r+0x115c>
  403f84:	3301      	adds	r3, #1
  403f86:	1a9b      	subs	r3, r3, r2
  403f88:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403f8c:	4413      	add	r3, r2
  403f8e:	aa21      	add	r2, sp, #132	; 0x84
  403f90:	1a9b      	subs	r3, r3, r2
  403f92:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403f94:	931b      	str	r3, [sp, #108]	; 0x6c
  403f96:	2a01      	cmp	r2, #1
  403f98:	4413      	add	r3, r2
  403f9a:	930e      	str	r3, [sp, #56]	; 0x38
  403f9c:	f340 8119 	ble.w	4041d2 <_svfprintf_r+0x13b6>
  403fa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403fa2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403fa4:	4413      	add	r3, r2
  403fa6:	930e      	str	r3, [sp, #56]	; 0x38
  403fa8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403fac:	9308      	str	r3, [sp, #32]
  403fae:	2300      	movs	r3, #0
  403fb0:	9312      	str	r3, [sp, #72]	; 0x48
  403fb2:	e6cf      	b.n	403d54 <_svfprintf_r+0xf38>
  403fb4:	aa25      	add	r2, sp, #148	; 0x94
  403fb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403fb8:	980c      	ldr	r0, [sp, #48]	; 0x30
  403fba:	f003 fbeb 	bl	407794 <__ssprint_r>
  403fbe:	2800      	cmp	r0, #0
  403fc0:	f47e affe 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403fc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403fc6:	46c8      	mov	r8, r9
  403fc8:	e4d7      	b.n	40397a <_svfprintf_r+0xb5e>
  403fca:	4623      	mov	r3, r4
  403fcc:	e6a2      	b.n	403d14 <_svfprintf_r+0xef8>
  403fce:	aa25      	add	r2, sp, #148	; 0x94
  403fd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403fd2:	980c      	ldr	r0, [sp, #48]	; 0x30
  403fd4:	f003 fbde 	bl	407794 <__ssprint_r>
  403fd8:	2800      	cmp	r0, #0
  403fda:	f47e aff1 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403fde:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403fe0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403fe2:	46c8      	mov	r8, r9
  403fe4:	e5ae      	b.n	403b44 <_svfprintf_r+0xd28>
  403fe6:	aa25      	add	r2, sp, #148	; 0x94
  403fe8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403fea:	980c      	ldr	r0, [sp, #48]	; 0x30
  403fec:	f003 fbd2 	bl	407794 <__ssprint_r>
  403ff0:	2800      	cmp	r0, #0
  403ff2:	f47e afe5 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  403ff6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403ff8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403ffa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ffc:	1a9a      	subs	r2, r3, r2
  403ffe:	46c8      	mov	r8, r9
  404000:	e5b8      	b.n	403b74 <_svfprintf_r+0xd58>
  404002:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404004:	9612      	str	r6, [sp, #72]	; 0x48
  404006:	2b06      	cmp	r3, #6
  404008:	bf28      	it	cs
  40400a:	2306      	movcs	r3, #6
  40400c:	960a      	str	r6, [sp, #40]	; 0x28
  40400e:	4637      	mov	r7, r6
  404010:	9308      	str	r3, [sp, #32]
  404012:	950f      	str	r5, [sp, #60]	; 0x3c
  404014:	f8cd b01c 	str.w	fp, [sp, #28]
  404018:	930e      	str	r3, [sp, #56]	; 0x38
  40401a:	4e74      	ldr	r6, [pc, #464]	; (4041ec <_svfprintf_r+0x13d0>)
  40401c:	f7ff b816 	b.w	40304c <_svfprintf_r+0x230>
  404020:	a823      	add	r0, sp, #140	; 0x8c
  404022:	a920      	add	r1, sp, #128	; 0x80
  404024:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404026:	9004      	str	r0, [sp, #16]
  404028:	9103      	str	r1, [sp, #12]
  40402a:	a81f      	add	r0, sp, #124	; 0x7c
  40402c:	2103      	movs	r1, #3
  40402e:	9002      	str	r0, [sp, #8]
  404030:	9a08      	ldr	r2, [sp, #32]
  404032:	9501      	str	r5, [sp, #4]
  404034:	463b      	mov	r3, r7
  404036:	9100      	str	r1, [sp, #0]
  404038:	980c      	ldr	r0, [sp, #48]	; 0x30
  40403a:	f001 f8f1 	bl	405220 <_dtoa_r>
  40403e:	4606      	mov	r6, r0
  404040:	1944      	adds	r4, r0, r5
  404042:	e72b      	b.n	403e9c <_svfprintf_r+0x1080>
  404044:	2306      	movs	r3, #6
  404046:	930a      	str	r3, [sp, #40]	; 0x28
  404048:	e61d      	b.n	403c86 <_svfprintf_r+0xe6a>
  40404a:	272d      	movs	r7, #45	; 0x2d
  40404c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404050:	f7ff bacd 	b.w	4035ee <_svfprintf_r+0x7d2>
  404054:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404056:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404058:	4413      	add	r3, r2
  40405a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40405c:	930e      	str	r3, [sp, #56]	; 0x38
  40405e:	2a00      	cmp	r2, #0
  404060:	f340 80b0 	ble.w	4041c4 <_svfprintf_r+0x13a8>
  404064:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404068:	9308      	str	r3, [sp, #32]
  40406a:	2367      	movs	r3, #103	; 0x67
  40406c:	9311      	str	r3, [sp, #68]	; 0x44
  40406e:	e671      	b.n	403d54 <_svfprintf_r+0xf38>
  404070:	2b00      	cmp	r3, #0
  404072:	f340 80c3 	ble.w	4041fc <_svfprintf_r+0x13e0>
  404076:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404078:	2a00      	cmp	r2, #0
  40407a:	f040 8099 	bne.w	4041b0 <_svfprintf_r+0x1394>
  40407e:	f01b 0f01 	tst.w	fp, #1
  404082:	f040 8095 	bne.w	4041b0 <_svfprintf_r+0x1394>
  404086:	9308      	str	r3, [sp, #32]
  404088:	930e      	str	r3, [sp, #56]	; 0x38
  40408a:	e663      	b.n	403d54 <_svfprintf_r+0xf38>
  40408c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40408e:	9308      	str	r3, [sp, #32]
  404090:	930e      	str	r3, [sp, #56]	; 0x38
  404092:	900a      	str	r0, [sp, #40]	; 0x28
  404094:	950f      	str	r5, [sp, #60]	; 0x3c
  404096:	f8cd b01c 	str.w	fp, [sp, #28]
  40409a:	9012      	str	r0, [sp, #72]	; 0x48
  40409c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4040a0:	f7fe bfd4 	b.w	40304c <_svfprintf_r+0x230>
  4040a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4040a6:	2b47      	cmp	r3, #71	; 0x47
  4040a8:	f47f ae20 	bne.w	403cec <_svfprintf_r+0xed0>
  4040ac:	f01b 0f01 	tst.w	fp, #1
  4040b0:	f47f aeee 	bne.w	403e90 <_svfprintf_r+0x1074>
  4040b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4040b6:	1b9b      	subs	r3, r3, r6
  4040b8:	9313      	str	r3, [sp, #76]	; 0x4c
  4040ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4040bc:	2b47      	cmp	r3, #71	; 0x47
  4040be:	f43f af18 	beq.w	403ef2 <_svfprintf_r+0x10d6>
  4040c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4040c4:	9312      	str	r3, [sp, #72]	; 0x48
  4040c6:	e721      	b.n	403f0c <_svfprintf_r+0x10f0>
  4040c8:	424f      	negs	r7, r1
  4040ca:	3110      	adds	r1, #16
  4040cc:	4d48      	ldr	r5, [pc, #288]	; (4041f0 <_svfprintf_r+0x13d4>)
  4040ce:	da2f      	bge.n	404130 <_svfprintf_r+0x1314>
  4040d0:	2410      	movs	r4, #16
  4040d2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4040d6:	e004      	b.n	4040e2 <_svfprintf_r+0x12c6>
  4040d8:	f108 0808 	add.w	r8, r8, #8
  4040dc:	3f10      	subs	r7, #16
  4040de:	2f10      	cmp	r7, #16
  4040e0:	dd26      	ble.n	404130 <_svfprintf_r+0x1314>
  4040e2:	3301      	adds	r3, #1
  4040e4:	3210      	adds	r2, #16
  4040e6:	2b07      	cmp	r3, #7
  4040e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4040ea:	9326      	str	r3, [sp, #152]	; 0x98
  4040ec:	f8c8 5000 	str.w	r5, [r8]
  4040f0:	f8c8 4004 	str.w	r4, [r8, #4]
  4040f4:	ddf0      	ble.n	4040d8 <_svfprintf_r+0x12bc>
  4040f6:	aa25      	add	r2, sp, #148	; 0x94
  4040f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040fa:	4658      	mov	r0, fp
  4040fc:	f003 fb4a 	bl	407794 <__ssprint_r>
  404100:	2800      	cmp	r0, #0
  404102:	f47e af5d 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  404106:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404108:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40410a:	46c8      	mov	r8, r9
  40410c:	e7e6      	b.n	4040dc <_svfprintf_r+0x12c0>
  40410e:	aa25      	add	r2, sp, #148	; 0x94
  404110:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404112:	980c      	ldr	r0, [sp, #48]	; 0x30
  404114:	f003 fb3e 	bl	407794 <__ssprint_r>
  404118:	2800      	cmp	r0, #0
  40411a:	f47e af51 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  40411e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404120:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404122:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404124:	46c8      	mov	r8, r9
  404126:	e667      	b.n	403df8 <_svfprintf_r+0xfdc>
  404128:	2000      	movs	r0, #0
  40412a:	900a      	str	r0, [sp, #40]	; 0x28
  40412c:	f7fe bed0 	b.w	402ed0 <_svfprintf_r+0xb4>
  404130:	3301      	adds	r3, #1
  404132:	443a      	add	r2, r7
  404134:	2b07      	cmp	r3, #7
  404136:	e888 00a0 	stmia.w	r8, {r5, r7}
  40413a:	9227      	str	r2, [sp, #156]	; 0x9c
  40413c:	9326      	str	r3, [sp, #152]	; 0x98
  40413e:	f108 0808 	add.w	r8, r8, #8
  404142:	f77f ae5c 	ble.w	403dfe <_svfprintf_r+0xfe2>
  404146:	aa25      	add	r2, sp, #148	; 0x94
  404148:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40414a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40414c:	f003 fb22 	bl	407794 <__ssprint_r>
  404150:	2800      	cmp	r0, #0
  404152:	f47e af35 	bne.w	402fc0 <_svfprintf_r+0x1a4>
  404156:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404158:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40415a:	46c8      	mov	r8, r9
  40415c:	e64f      	b.n	403dfe <_svfprintf_r+0xfe2>
  40415e:	3330      	adds	r3, #48	; 0x30
  404160:	2230      	movs	r2, #48	; 0x30
  404162:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404166:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40416a:	ab22      	add	r3, sp, #136	; 0x88
  40416c:	e70f      	b.n	403f8e <_svfprintf_r+0x1172>
  40416e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404170:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404172:	4413      	add	r3, r2
  404174:	930e      	str	r3, [sp, #56]	; 0x38
  404176:	e775      	b.n	404064 <_svfprintf_r+0x1248>
  404178:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40417a:	e5cb      	b.n	403d14 <_svfprintf_r+0xef8>
  40417c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40417e:	4e1d      	ldr	r6, [pc, #116]	; (4041f4 <_svfprintf_r+0x13d8>)
  404180:	2b00      	cmp	r3, #0
  404182:	bfb6      	itet	lt
  404184:	272d      	movlt	r7, #45	; 0x2d
  404186:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40418a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40418e:	4b1a      	ldr	r3, [pc, #104]	; (4041f8 <_svfprintf_r+0x13dc>)
  404190:	f7ff ba2f 	b.w	4035f2 <_svfprintf_r+0x7d6>
  404194:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404196:	9808      	ldr	r0, [sp, #32]
  404198:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40419a:	4639      	mov	r1, r7
  40419c:	f004 f996 	bl	4084cc <__aeabi_dcmpeq>
  4041a0:	2800      	cmp	r0, #0
  4041a2:	f47f ae7f 	bne.w	403ea4 <_svfprintf_r+0x1088>
  4041a6:	f1c5 0501 	rsb	r5, r5, #1
  4041aa:	951f      	str	r5, [sp, #124]	; 0x7c
  4041ac:	442c      	add	r4, r5
  4041ae:	e59e      	b.n	403cee <_svfprintf_r+0xed2>
  4041b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4041b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4041b4:	4413      	add	r3, r2
  4041b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4041b8:	441a      	add	r2, r3
  4041ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4041be:	920e      	str	r2, [sp, #56]	; 0x38
  4041c0:	9308      	str	r3, [sp, #32]
  4041c2:	e5c7      	b.n	403d54 <_svfprintf_r+0xf38>
  4041c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4041c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4041c8:	f1c3 0301 	rsb	r3, r3, #1
  4041cc:	441a      	add	r2, r3
  4041ce:	4613      	mov	r3, r2
  4041d0:	e7d0      	b.n	404174 <_svfprintf_r+0x1358>
  4041d2:	f01b 0301 	ands.w	r3, fp, #1
  4041d6:	9312      	str	r3, [sp, #72]	; 0x48
  4041d8:	f47f aee2 	bne.w	403fa0 <_svfprintf_r+0x1184>
  4041dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4041de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4041e2:	9308      	str	r3, [sp, #32]
  4041e4:	e5b6      	b.n	403d54 <_svfprintf_r+0xf38>
  4041e6:	bf00      	nop
  4041e8:	66666667 	.word	0x66666667
  4041ec:	004089b4 	.word	0x004089b4
  4041f0:	004089d0 	.word	0x004089d0
  4041f4:	00408988 	.word	0x00408988
  4041f8:	00408984 	.word	0x00408984
  4041fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041fe:	b913      	cbnz	r3, 404206 <_svfprintf_r+0x13ea>
  404200:	f01b 0f01 	tst.w	fp, #1
  404204:	d002      	beq.n	40420c <_svfprintf_r+0x13f0>
  404206:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404208:	3301      	adds	r3, #1
  40420a:	e7d4      	b.n	4041b6 <_svfprintf_r+0x139a>
  40420c:	2301      	movs	r3, #1
  40420e:	e73a      	b.n	404086 <_svfprintf_r+0x126a>
  404210:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404212:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404216:	6828      	ldr	r0, [r5, #0]
  404218:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40421c:	900a      	str	r0, [sp, #40]	; 0x28
  40421e:	4628      	mov	r0, r5
  404220:	3004      	adds	r0, #4
  404222:	46a2      	mov	sl, r4
  404224:	900f      	str	r0, [sp, #60]	; 0x3c
  404226:	f7fe be51 	b.w	402ecc <_svfprintf_r+0xb0>
  40422a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40422e:	f7ff b867 	b.w	403300 <_svfprintf_r+0x4e4>
  404232:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404236:	f7ff ba15 	b.w	403664 <_svfprintf_r+0x848>
  40423a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40423e:	e6a6      	b.n	403f8e <_svfprintf_r+0x1172>
  404240:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404244:	f7ff b8eb 	b.w	40341e <_svfprintf_r+0x602>
  404248:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40424a:	230c      	movs	r3, #12
  40424c:	6013      	str	r3, [r2, #0]
  40424e:	f04f 33ff 	mov.w	r3, #4294967295
  404252:	9309      	str	r3, [sp, #36]	; 0x24
  404254:	f7fe bebd 	b.w	402fd2 <_svfprintf_r+0x1b6>
  404258:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40425c:	f7ff b99a 	b.w	403594 <_svfprintf_r+0x778>
  404260:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404264:	f7ff b976 	b.w	403554 <_svfprintf_r+0x738>
  404268:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40426c:	f7ff b959 	b.w	403522 <_svfprintf_r+0x706>
  404270:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404274:	f7ff b912 	b.w	40349c <_svfprintf_r+0x680>

00404278 <__sprint_r.part.0>:
  404278:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40427c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40427e:	049c      	lsls	r4, r3, #18
  404280:	4693      	mov	fp, r2
  404282:	d52f      	bpl.n	4042e4 <__sprint_r.part.0+0x6c>
  404284:	6893      	ldr	r3, [r2, #8]
  404286:	6812      	ldr	r2, [r2, #0]
  404288:	b353      	cbz	r3, 4042e0 <__sprint_r.part.0+0x68>
  40428a:	460e      	mov	r6, r1
  40428c:	4607      	mov	r7, r0
  40428e:	f102 0908 	add.w	r9, r2, #8
  404292:	e919 0420 	ldmdb	r9, {r5, sl}
  404296:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40429a:	d017      	beq.n	4042cc <__sprint_r.part.0+0x54>
  40429c:	3d04      	subs	r5, #4
  40429e:	2400      	movs	r4, #0
  4042a0:	e001      	b.n	4042a6 <__sprint_r.part.0+0x2e>
  4042a2:	45a0      	cmp	r8, r4
  4042a4:	d010      	beq.n	4042c8 <__sprint_r.part.0+0x50>
  4042a6:	4632      	mov	r2, r6
  4042a8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4042ac:	4638      	mov	r0, r7
  4042ae:	f002 f87b 	bl	4063a8 <_fputwc_r>
  4042b2:	1c43      	adds	r3, r0, #1
  4042b4:	f104 0401 	add.w	r4, r4, #1
  4042b8:	d1f3      	bne.n	4042a2 <__sprint_r.part.0+0x2a>
  4042ba:	2300      	movs	r3, #0
  4042bc:	f8cb 3008 	str.w	r3, [fp, #8]
  4042c0:	f8cb 3004 	str.w	r3, [fp, #4]
  4042c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042c8:	f8db 3008 	ldr.w	r3, [fp, #8]
  4042cc:	f02a 0a03 	bic.w	sl, sl, #3
  4042d0:	eba3 030a 	sub.w	r3, r3, sl
  4042d4:	f8cb 3008 	str.w	r3, [fp, #8]
  4042d8:	f109 0908 	add.w	r9, r9, #8
  4042dc:	2b00      	cmp	r3, #0
  4042de:	d1d8      	bne.n	404292 <__sprint_r.part.0+0x1a>
  4042e0:	2000      	movs	r0, #0
  4042e2:	e7ea      	b.n	4042ba <__sprint_r.part.0+0x42>
  4042e4:	f002 f9ca 	bl	40667c <__sfvwrite_r>
  4042e8:	2300      	movs	r3, #0
  4042ea:	f8cb 3008 	str.w	r3, [fp, #8]
  4042ee:	f8cb 3004 	str.w	r3, [fp, #4]
  4042f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042f6:	bf00      	nop

004042f8 <_vfiprintf_r>:
  4042f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4042fc:	b0ad      	sub	sp, #180	; 0xb4
  4042fe:	461d      	mov	r5, r3
  404300:	468b      	mov	fp, r1
  404302:	4690      	mov	r8, r2
  404304:	9307      	str	r3, [sp, #28]
  404306:	9006      	str	r0, [sp, #24]
  404308:	b118      	cbz	r0, 404312 <_vfiprintf_r+0x1a>
  40430a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40430c:	2b00      	cmp	r3, #0
  40430e:	f000 80f3 	beq.w	4044f8 <_vfiprintf_r+0x200>
  404312:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404316:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40431a:	07df      	lsls	r7, r3, #31
  40431c:	b281      	uxth	r1, r0
  40431e:	d402      	bmi.n	404326 <_vfiprintf_r+0x2e>
  404320:	058e      	lsls	r6, r1, #22
  404322:	f140 80fc 	bpl.w	40451e <_vfiprintf_r+0x226>
  404326:	048c      	lsls	r4, r1, #18
  404328:	d40a      	bmi.n	404340 <_vfiprintf_r+0x48>
  40432a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40432e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404332:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404336:	f8ab 100c 	strh.w	r1, [fp, #12]
  40433a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40433e:	b289      	uxth	r1, r1
  404340:	0708      	lsls	r0, r1, #28
  404342:	f140 80b3 	bpl.w	4044ac <_vfiprintf_r+0x1b4>
  404346:	f8db 3010 	ldr.w	r3, [fp, #16]
  40434a:	2b00      	cmp	r3, #0
  40434c:	f000 80ae 	beq.w	4044ac <_vfiprintf_r+0x1b4>
  404350:	f001 031a 	and.w	r3, r1, #26
  404354:	2b0a      	cmp	r3, #10
  404356:	f000 80b5 	beq.w	4044c4 <_vfiprintf_r+0x1cc>
  40435a:	2300      	movs	r3, #0
  40435c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404360:	930b      	str	r3, [sp, #44]	; 0x2c
  404362:	9311      	str	r3, [sp, #68]	; 0x44
  404364:	9310      	str	r3, [sp, #64]	; 0x40
  404366:	9303      	str	r3, [sp, #12]
  404368:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40436c:	46ca      	mov	sl, r9
  40436e:	f8cd b010 	str.w	fp, [sp, #16]
  404372:	f898 3000 	ldrb.w	r3, [r8]
  404376:	4644      	mov	r4, r8
  404378:	b1fb      	cbz	r3, 4043ba <_vfiprintf_r+0xc2>
  40437a:	2b25      	cmp	r3, #37	; 0x25
  40437c:	d102      	bne.n	404384 <_vfiprintf_r+0x8c>
  40437e:	e01c      	b.n	4043ba <_vfiprintf_r+0xc2>
  404380:	2b25      	cmp	r3, #37	; 0x25
  404382:	d003      	beq.n	40438c <_vfiprintf_r+0x94>
  404384:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404388:	2b00      	cmp	r3, #0
  40438a:	d1f9      	bne.n	404380 <_vfiprintf_r+0x88>
  40438c:	eba4 0508 	sub.w	r5, r4, r8
  404390:	b19d      	cbz	r5, 4043ba <_vfiprintf_r+0xc2>
  404392:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404394:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404396:	f8ca 8000 	str.w	r8, [sl]
  40439a:	3301      	adds	r3, #1
  40439c:	442a      	add	r2, r5
  40439e:	2b07      	cmp	r3, #7
  4043a0:	f8ca 5004 	str.w	r5, [sl, #4]
  4043a4:	9211      	str	r2, [sp, #68]	; 0x44
  4043a6:	9310      	str	r3, [sp, #64]	; 0x40
  4043a8:	dd7a      	ble.n	4044a0 <_vfiprintf_r+0x1a8>
  4043aa:	2a00      	cmp	r2, #0
  4043ac:	f040 84b0 	bne.w	404d10 <_vfiprintf_r+0xa18>
  4043b0:	9b03      	ldr	r3, [sp, #12]
  4043b2:	9210      	str	r2, [sp, #64]	; 0x40
  4043b4:	442b      	add	r3, r5
  4043b6:	46ca      	mov	sl, r9
  4043b8:	9303      	str	r3, [sp, #12]
  4043ba:	7823      	ldrb	r3, [r4, #0]
  4043bc:	2b00      	cmp	r3, #0
  4043be:	f000 83e0 	beq.w	404b82 <_vfiprintf_r+0x88a>
  4043c2:	2000      	movs	r0, #0
  4043c4:	f04f 0300 	mov.w	r3, #0
  4043c8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4043cc:	f104 0801 	add.w	r8, r4, #1
  4043d0:	7862      	ldrb	r2, [r4, #1]
  4043d2:	4605      	mov	r5, r0
  4043d4:	4606      	mov	r6, r0
  4043d6:	4603      	mov	r3, r0
  4043d8:	f04f 34ff 	mov.w	r4, #4294967295
  4043dc:	f108 0801 	add.w	r8, r8, #1
  4043e0:	f1a2 0120 	sub.w	r1, r2, #32
  4043e4:	2958      	cmp	r1, #88	; 0x58
  4043e6:	f200 82de 	bhi.w	4049a6 <_vfiprintf_r+0x6ae>
  4043ea:	e8df f011 	tbh	[pc, r1, lsl #1]
  4043ee:	0221      	.short	0x0221
  4043f0:	02dc02dc 	.word	0x02dc02dc
  4043f4:	02dc0229 	.word	0x02dc0229
  4043f8:	02dc02dc 	.word	0x02dc02dc
  4043fc:	02dc02dc 	.word	0x02dc02dc
  404400:	028902dc 	.word	0x028902dc
  404404:	02dc0295 	.word	0x02dc0295
  404408:	02bd00a2 	.word	0x02bd00a2
  40440c:	019f02dc 	.word	0x019f02dc
  404410:	01a401a4 	.word	0x01a401a4
  404414:	01a401a4 	.word	0x01a401a4
  404418:	01a401a4 	.word	0x01a401a4
  40441c:	01a401a4 	.word	0x01a401a4
  404420:	02dc01a4 	.word	0x02dc01a4
  404424:	02dc02dc 	.word	0x02dc02dc
  404428:	02dc02dc 	.word	0x02dc02dc
  40442c:	02dc02dc 	.word	0x02dc02dc
  404430:	02dc02dc 	.word	0x02dc02dc
  404434:	01b202dc 	.word	0x01b202dc
  404438:	02dc02dc 	.word	0x02dc02dc
  40443c:	02dc02dc 	.word	0x02dc02dc
  404440:	02dc02dc 	.word	0x02dc02dc
  404444:	02dc02dc 	.word	0x02dc02dc
  404448:	02dc02dc 	.word	0x02dc02dc
  40444c:	02dc0197 	.word	0x02dc0197
  404450:	02dc02dc 	.word	0x02dc02dc
  404454:	02dc02dc 	.word	0x02dc02dc
  404458:	02dc019b 	.word	0x02dc019b
  40445c:	025302dc 	.word	0x025302dc
  404460:	02dc02dc 	.word	0x02dc02dc
  404464:	02dc02dc 	.word	0x02dc02dc
  404468:	02dc02dc 	.word	0x02dc02dc
  40446c:	02dc02dc 	.word	0x02dc02dc
  404470:	02dc02dc 	.word	0x02dc02dc
  404474:	021b025a 	.word	0x021b025a
  404478:	02dc02dc 	.word	0x02dc02dc
  40447c:	026e02dc 	.word	0x026e02dc
  404480:	02dc021b 	.word	0x02dc021b
  404484:	027302dc 	.word	0x027302dc
  404488:	01f502dc 	.word	0x01f502dc
  40448c:	02090182 	.word	0x02090182
  404490:	02dc02d7 	.word	0x02dc02d7
  404494:	02dc029a 	.word	0x02dc029a
  404498:	02dc00a7 	.word	0x02dc00a7
  40449c:	022e02dc 	.word	0x022e02dc
  4044a0:	f10a 0a08 	add.w	sl, sl, #8
  4044a4:	9b03      	ldr	r3, [sp, #12]
  4044a6:	442b      	add	r3, r5
  4044a8:	9303      	str	r3, [sp, #12]
  4044aa:	e786      	b.n	4043ba <_vfiprintf_r+0xc2>
  4044ac:	4659      	mov	r1, fp
  4044ae:	9806      	ldr	r0, [sp, #24]
  4044b0:	f000 fdac 	bl	40500c <__swsetup_r>
  4044b4:	bb18      	cbnz	r0, 4044fe <_vfiprintf_r+0x206>
  4044b6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4044ba:	f001 031a 	and.w	r3, r1, #26
  4044be:	2b0a      	cmp	r3, #10
  4044c0:	f47f af4b 	bne.w	40435a <_vfiprintf_r+0x62>
  4044c4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4044c8:	2b00      	cmp	r3, #0
  4044ca:	f6ff af46 	blt.w	40435a <_vfiprintf_r+0x62>
  4044ce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4044d2:	07db      	lsls	r3, r3, #31
  4044d4:	d405      	bmi.n	4044e2 <_vfiprintf_r+0x1ea>
  4044d6:	058f      	lsls	r7, r1, #22
  4044d8:	d403      	bmi.n	4044e2 <_vfiprintf_r+0x1ea>
  4044da:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4044de:	f002 fa91 	bl	406a04 <__retarget_lock_release_recursive>
  4044e2:	462b      	mov	r3, r5
  4044e4:	4642      	mov	r2, r8
  4044e6:	4659      	mov	r1, fp
  4044e8:	9806      	ldr	r0, [sp, #24]
  4044ea:	f000 fd4d 	bl	404f88 <__sbprintf>
  4044ee:	9003      	str	r0, [sp, #12]
  4044f0:	9803      	ldr	r0, [sp, #12]
  4044f2:	b02d      	add	sp, #180	; 0xb4
  4044f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044f8:	f001 feb4 	bl	406264 <__sinit>
  4044fc:	e709      	b.n	404312 <_vfiprintf_r+0x1a>
  4044fe:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404502:	07d9      	lsls	r1, r3, #31
  404504:	d404      	bmi.n	404510 <_vfiprintf_r+0x218>
  404506:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40450a:	059a      	lsls	r2, r3, #22
  40450c:	f140 84aa 	bpl.w	404e64 <_vfiprintf_r+0xb6c>
  404510:	f04f 33ff 	mov.w	r3, #4294967295
  404514:	9303      	str	r3, [sp, #12]
  404516:	9803      	ldr	r0, [sp, #12]
  404518:	b02d      	add	sp, #180	; 0xb4
  40451a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40451e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404522:	f002 fa6d 	bl	406a00 <__retarget_lock_acquire_recursive>
  404526:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40452a:	b281      	uxth	r1, r0
  40452c:	e6fb      	b.n	404326 <_vfiprintf_r+0x2e>
  40452e:	4276      	negs	r6, r6
  404530:	9207      	str	r2, [sp, #28]
  404532:	f043 0304 	orr.w	r3, r3, #4
  404536:	f898 2000 	ldrb.w	r2, [r8]
  40453a:	e74f      	b.n	4043dc <_vfiprintf_r+0xe4>
  40453c:	9608      	str	r6, [sp, #32]
  40453e:	069e      	lsls	r6, r3, #26
  404540:	f100 8450 	bmi.w	404de4 <_vfiprintf_r+0xaec>
  404544:	9907      	ldr	r1, [sp, #28]
  404546:	06dd      	lsls	r5, r3, #27
  404548:	460a      	mov	r2, r1
  40454a:	f100 83ef 	bmi.w	404d2c <_vfiprintf_r+0xa34>
  40454e:	0658      	lsls	r0, r3, #25
  404550:	f140 83ec 	bpl.w	404d2c <_vfiprintf_r+0xa34>
  404554:	880e      	ldrh	r6, [r1, #0]
  404556:	3104      	adds	r1, #4
  404558:	2700      	movs	r7, #0
  40455a:	2201      	movs	r2, #1
  40455c:	9107      	str	r1, [sp, #28]
  40455e:	f04f 0100 	mov.w	r1, #0
  404562:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  404566:	2500      	movs	r5, #0
  404568:	1c61      	adds	r1, r4, #1
  40456a:	f000 8116 	beq.w	40479a <_vfiprintf_r+0x4a2>
  40456e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404572:	9102      	str	r1, [sp, #8]
  404574:	ea56 0107 	orrs.w	r1, r6, r7
  404578:	f040 8114 	bne.w	4047a4 <_vfiprintf_r+0x4ac>
  40457c:	2c00      	cmp	r4, #0
  40457e:	f040 835c 	bne.w	404c3a <_vfiprintf_r+0x942>
  404582:	2a00      	cmp	r2, #0
  404584:	f040 83b7 	bne.w	404cf6 <_vfiprintf_r+0x9fe>
  404588:	f013 0301 	ands.w	r3, r3, #1
  40458c:	9305      	str	r3, [sp, #20]
  40458e:	f000 8457 	beq.w	404e40 <_vfiprintf_r+0xb48>
  404592:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404596:	2330      	movs	r3, #48	; 0x30
  404598:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40459c:	9b05      	ldr	r3, [sp, #20]
  40459e:	42a3      	cmp	r3, r4
  4045a0:	bfb8      	it	lt
  4045a2:	4623      	movlt	r3, r4
  4045a4:	9301      	str	r3, [sp, #4]
  4045a6:	b10d      	cbz	r5, 4045ac <_vfiprintf_r+0x2b4>
  4045a8:	3301      	adds	r3, #1
  4045aa:	9301      	str	r3, [sp, #4]
  4045ac:	9b02      	ldr	r3, [sp, #8]
  4045ae:	f013 0302 	ands.w	r3, r3, #2
  4045b2:	9309      	str	r3, [sp, #36]	; 0x24
  4045b4:	d002      	beq.n	4045bc <_vfiprintf_r+0x2c4>
  4045b6:	9b01      	ldr	r3, [sp, #4]
  4045b8:	3302      	adds	r3, #2
  4045ba:	9301      	str	r3, [sp, #4]
  4045bc:	9b02      	ldr	r3, [sp, #8]
  4045be:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4045c2:	930a      	str	r3, [sp, #40]	; 0x28
  4045c4:	f040 8217 	bne.w	4049f6 <_vfiprintf_r+0x6fe>
  4045c8:	9b08      	ldr	r3, [sp, #32]
  4045ca:	9a01      	ldr	r2, [sp, #4]
  4045cc:	1a9d      	subs	r5, r3, r2
  4045ce:	2d00      	cmp	r5, #0
  4045d0:	f340 8211 	ble.w	4049f6 <_vfiprintf_r+0x6fe>
  4045d4:	2d10      	cmp	r5, #16
  4045d6:	f340 8490 	ble.w	404efa <_vfiprintf_r+0xc02>
  4045da:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4045dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4045de:	4ec4      	ldr	r6, [pc, #784]	; (4048f0 <_vfiprintf_r+0x5f8>)
  4045e0:	46d6      	mov	lr, sl
  4045e2:	2710      	movs	r7, #16
  4045e4:	46a2      	mov	sl, r4
  4045e6:	4619      	mov	r1, r3
  4045e8:	9c06      	ldr	r4, [sp, #24]
  4045ea:	e007      	b.n	4045fc <_vfiprintf_r+0x304>
  4045ec:	f101 0c02 	add.w	ip, r1, #2
  4045f0:	f10e 0e08 	add.w	lr, lr, #8
  4045f4:	4601      	mov	r1, r0
  4045f6:	3d10      	subs	r5, #16
  4045f8:	2d10      	cmp	r5, #16
  4045fa:	dd11      	ble.n	404620 <_vfiprintf_r+0x328>
  4045fc:	1c48      	adds	r0, r1, #1
  4045fe:	3210      	adds	r2, #16
  404600:	2807      	cmp	r0, #7
  404602:	9211      	str	r2, [sp, #68]	; 0x44
  404604:	e88e 00c0 	stmia.w	lr, {r6, r7}
  404608:	9010      	str	r0, [sp, #64]	; 0x40
  40460a:	ddef      	ble.n	4045ec <_vfiprintf_r+0x2f4>
  40460c:	2a00      	cmp	r2, #0
  40460e:	f040 81e4 	bne.w	4049da <_vfiprintf_r+0x6e2>
  404612:	3d10      	subs	r5, #16
  404614:	2d10      	cmp	r5, #16
  404616:	4611      	mov	r1, r2
  404618:	f04f 0c01 	mov.w	ip, #1
  40461c:	46ce      	mov	lr, r9
  40461e:	dced      	bgt.n	4045fc <_vfiprintf_r+0x304>
  404620:	4654      	mov	r4, sl
  404622:	4661      	mov	r1, ip
  404624:	46f2      	mov	sl, lr
  404626:	442a      	add	r2, r5
  404628:	2907      	cmp	r1, #7
  40462a:	9211      	str	r2, [sp, #68]	; 0x44
  40462c:	f8ca 6000 	str.w	r6, [sl]
  404630:	f8ca 5004 	str.w	r5, [sl, #4]
  404634:	9110      	str	r1, [sp, #64]	; 0x40
  404636:	f300 82ec 	bgt.w	404c12 <_vfiprintf_r+0x91a>
  40463a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40463e:	f10a 0a08 	add.w	sl, sl, #8
  404642:	1c48      	adds	r0, r1, #1
  404644:	2d00      	cmp	r5, #0
  404646:	f040 81de 	bne.w	404a06 <_vfiprintf_r+0x70e>
  40464a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40464c:	2b00      	cmp	r3, #0
  40464e:	f000 81f8 	beq.w	404a42 <_vfiprintf_r+0x74a>
  404652:	3202      	adds	r2, #2
  404654:	a90e      	add	r1, sp, #56	; 0x38
  404656:	2302      	movs	r3, #2
  404658:	2807      	cmp	r0, #7
  40465a:	9211      	str	r2, [sp, #68]	; 0x44
  40465c:	9010      	str	r0, [sp, #64]	; 0x40
  40465e:	e88a 000a 	stmia.w	sl, {r1, r3}
  404662:	f340 81ea 	ble.w	404a3a <_vfiprintf_r+0x742>
  404666:	2a00      	cmp	r2, #0
  404668:	f040 838c 	bne.w	404d84 <_vfiprintf_r+0xa8c>
  40466c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40466e:	2b80      	cmp	r3, #128	; 0x80
  404670:	f04f 0001 	mov.w	r0, #1
  404674:	4611      	mov	r1, r2
  404676:	46ca      	mov	sl, r9
  404678:	f040 81e7 	bne.w	404a4a <_vfiprintf_r+0x752>
  40467c:	9b08      	ldr	r3, [sp, #32]
  40467e:	9d01      	ldr	r5, [sp, #4]
  404680:	1b5e      	subs	r6, r3, r5
  404682:	2e00      	cmp	r6, #0
  404684:	f340 81e1 	ble.w	404a4a <_vfiprintf_r+0x752>
  404688:	2e10      	cmp	r6, #16
  40468a:	4d9a      	ldr	r5, [pc, #616]	; (4048f4 <_vfiprintf_r+0x5fc>)
  40468c:	f340 8450 	ble.w	404f30 <_vfiprintf_r+0xc38>
  404690:	46d4      	mov	ip, sl
  404692:	2710      	movs	r7, #16
  404694:	46a2      	mov	sl, r4
  404696:	9c06      	ldr	r4, [sp, #24]
  404698:	e007      	b.n	4046aa <_vfiprintf_r+0x3b2>
  40469a:	f101 0e02 	add.w	lr, r1, #2
  40469e:	f10c 0c08 	add.w	ip, ip, #8
  4046a2:	4601      	mov	r1, r0
  4046a4:	3e10      	subs	r6, #16
  4046a6:	2e10      	cmp	r6, #16
  4046a8:	dd11      	ble.n	4046ce <_vfiprintf_r+0x3d6>
  4046aa:	1c48      	adds	r0, r1, #1
  4046ac:	3210      	adds	r2, #16
  4046ae:	2807      	cmp	r0, #7
  4046b0:	9211      	str	r2, [sp, #68]	; 0x44
  4046b2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4046b6:	9010      	str	r0, [sp, #64]	; 0x40
  4046b8:	ddef      	ble.n	40469a <_vfiprintf_r+0x3a2>
  4046ba:	2a00      	cmp	r2, #0
  4046bc:	f040 829d 	bne.w	404bfa <_vfiprintf_r+0x902>
  4046c0:	3e10      	subs	r6, #16
  4046c2:	2e10      	cmp	r6, #16
  4046c4:	f04f 0e01 	mov.w	lr, #1
  4046c8:	4611      	mov	r1, r2
  4046ca:	46cc      	mov	ip, r9
  4046cc:	dced      	bgt.n	4046aa <_vfiprintf_r+0x3b2>
  4046ce:	4654      	mov	r4, sl
  4046d0:	46e2      	mov	sl, ip
  4046d2:	4432      	add	r2, r6
  4046d4:	f1be 0f07 	cmp.w	lr, #7
  4046d8:	9211      	str	r2, [sp, #68]	; 0x44
  4046da:	e88a 0060 	stmia.w	sl, {r5, r6}
  4046de:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4046e2:	f300 8369 	bgt.w	404db8 <_vfiprintf_r+0xac0>
  4046e6:	f10a 0a08 	add.w	sl, sl, #8
  4046ea:	f10e 0001 	add.w	r0, lr, #1
  4046ee:	4671      	mov	r1, lr
  4046f0:	e1ab      	b.n	404a4a <_vfiprintf_r+0x752>
  4046f2:	9608      	str	r6, [sp, #32]
  4046f4:	f013 0220 	ands.w	r2, r3, #32
  4046f8:	f040 838c 	bne.w	404e14 <_vfiprintf_r+0xb1c>
  4046fc:	f013 0110 	ands.w	r1, r3, #16
  404700:	f040 831a 	bne.w	404d38 <_vfiprintf_r+0xa40>
  404704:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  404708:	f000 8316 	beq.w	404d38 <_vfiprintf_r+0xa40>
  40470c:	9807      	ldr	r0, [sp, #28]
  40470e:	460a      	mov	r2, r1
  404710:	4601      	mov	r1, r0
  404712:	3104      	adds	r1, #4
  404714:	8806      	ldrh	r6, [r0, #0]
  404716:	9107      	str	r1, [sp, #28]
  404718:	2700      	movs	r7, #0
  40471a:	e720      	b.n	40455e <_vfiprintf_r+0x266>
  40471c:	9608      	str	r6, [sp, #32]
  40471e:	f043 0310 	orr.w	r3, r3, #16
  404722:	e7e7      	b.n	4046f4 <_vfiprintf_r+0x3fc>
  404724:	9608      	str	r6, [sp, #32]
  404726:	f043 0310 	orr.w	r3, r3, #16
  40472a:	e708      	b.n	40453e <_vfiprintf_r+0x246>
  40472c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404730:	f898 2000 	ldrb.w	r2, [r8]
  404734:	e652      	b.n	4043dc <_vfiprintf_r+0xe4>
  404736:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40473a:	2600      	movs	r6, #0
  40473c:	f818 2b01 	ldrb.w	r2, [r8], #1
  404740:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404744:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  404748:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40474c:	2909      	cmp	r1, #9
  40474e:	d9f5      	bls.n	40473c <_vfiprintf_r+0x444>
  404750:	e646      	b.n	4043e0 <_vfiprintf_r+0xe8>
  404752:	9608      	str	r6, [sp, #32]
  404754:	2800      	cmp	r0, #0
  404756:	f040 8408 	bne.w	404f6a <_vfiprintf_r+0xc72>
  40475a:	f043 0310 	orr.w	r3, r3, #16
  40475e:	069e      	lsls	r6, r3, #26
  404760:	f100 834c 	bmi.w	404dfc <_vfiprintf_r+0xb04>
  404764:	06dd      	lsls	r5, r3, #27
  404766:	f100 82f3 	bmi.w	404d50 <_vfiprintf_r+0xa58>
  40476a:	0658      	lsls	r0, r3, #25
  40476c:	f140 82f0 	bpl.w	404d50 <_vfiprintf_r+0xa58>
  404770:	9d07      	ldr	r5, [sp, #28]
  404772:	f9b5 6000 	ldrsh.w	r6, [r5]
  404776:	462a      	mov	r2, r5
  404778:	17f7      	asrs	r7, r6, #31
  40477a:	3204      	adds	r2, #4
  40477c:	4630      	mov	r0, r6
  40477e:	4639      	mov	r1, r7
  404780:	9207      	str	r2, [sp, #28]
  404782:	2800      	cmp	r0, #0
  404784:	f171 0200 	sbcs.w	r2, r1, #0
  404788:	f2c0 835d 	blt.w	404e46 <_vfiprintf_r+0xb4e>
  40478c:	1c61      	adds	r1, r4, #1
  40478e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404792:	f04f 0201 	mov.w	r2, #1
  404796:	f47f aeea 	bne.w	40456e <_vfiprintf_r+0x276>
  40479a:	ea56 0107 	orrs.w	r1, r6, r7
  40479e:	f000 824d 	beq.w	404c3c <_vfiprintf_r+0x944>
  4047a2:	9302      	str	r3, [sp, #8]
  4047a4:	2a01      	cmp	r2, #1
  4047a6:	f000 828c 	beq.w	404cc2 <_vfiprintf_r+0x9ca>
  4047aa:	2a02      	cmp	r2, #2
  4047ac:	f040 825c 	bne.w	404c68 <_vfiprintf_r+0x970>
  4047b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4047b2:	46cb      	mov	fp, r9
  4047b4:	0933      	lsrs	r3, r6, #4
  4047b6:	f006 010f 	and.w	r1, r6, #15
  4047ba:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4047be:	093a      	lsrs	r2, r7, #4
  4047c0:	461e      	mov	r6, r3
  4047c2:	4617      	mov	r7, r2
  4047c4:	5c43      	ldrb	r3, [r0, r1]
  4047c6:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4047ca:	ea56 0307 	orrs.w	r3, r6, r7
  4047ce:	d1f1      	bne.n	4047b4 <_vfiprintf_r+0x4bc>
  4047d0:	eba9 030b 	sub.w	r3, r9, fp
  4047d4:	9305      	str	r3, [sp, #20]
  4047d6:	e6e1      	b.n	40459c <_vfiprintf_r+0x2a4>
  4047d8:	2800      	cmp	r0, #0
  4047da:	f040 83c0 	bne.w	404f5e <_vfiprintf_r+0xc66>
  4047de:	0699      	lsls	r1, r3, #26
  4047e0:	f100 8367 	bmi.w	404eb2 <_vfiprintf_r+0xbba>
  4047e4:	06da      	lsls	r2, r3, #27
  4047e6:	f100 80f1 	bmi.w	4049cc <_vfiprintf_r+0x6d4>
  4047ea:	065b      	lsls	r3, r3, #25
  4047ec:	f140 80ee 	bpl.w	4049cc <_vfiprintf_r+0x6d4>
  4047f0:	9a07      	ldr	r2, [sp, #28]
  4047f2:	6813      	ldr	r3, [r2, #0]
  4047f4:	3204      	adds	r2, #4
  4047f6:	9207      	str	r2, [sp, #28]
  4047f8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4047fc:	801a      	strh	r2, [r3, #0]
  4047fe:	e5b8      	b.n	404372 <_vfiprintf_r+0x7a>
  404800:	9807      	ldr	r0, [sp, #28]
  404802:	4a3d      	ldr	r2, [pc, #244]	; (4048f8 <_vfiprintf_r+0x600>)
  404804:	9608      	str	r6, [sp, #32]
  404806:	920b      	str	r2, [sp, #44]	; 0x2c
  404808:	6806      	ldr	r6, [r0, #0]
  40480a:	2278      	movs	r2, #120	; 0x78
  40480c:	2130      	movs	r1, #48	; 0x30
  40480e:	3004      	adds	r0, #4
  404810:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404814:	f043 0302 	orr.w	r3, r3, #2
  404818:	9007      	str	r0, [sp, #28]
  40481a:	2700      	movs	r7, #0
  40481c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404820:	2202      	movs	r2, #2
  404822:	e69c      	b.n	40455e <_vfiprintf_r+0x266>
  404824:	9608      	str	r6, [sp, #32]
  404826:	2800      	cmp	r0, #0
  404828:	d099      	beq.n	40475e <_vfiprintf_r+0x466>
  40482a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40482e:	e796      	b.n	40475e <_vfiprintf_r+0x466>
  404830:	f898 2000 	ldrb.w	r2, [r8]
  404834:	2d00      	cmp	r5, #0
  404836:	f47f add1 	bne.w	4043dc <_vfiprintf_r+0xe4>
  40483a:	2001      	movs	r0, #1
  40483c:	2520      	movs	r5, #32
  40483e:	e5cd      	b.n	4043dc <_vfiprintf_r+0xe4>
  404840:	f043 0301 	orr.w	r3, r3, #1
  404844:	f898 2000 	ldrb.w	r2, [r8]
  404848:	e5c8      	b.n	4043dc <_vfiprintf_r+0xe4>
  40484a:	9608      	str	r6, [sp, #32]
  40484c:	2800      	cmp	r0, #0
  40484e:	f040 8393 	bne.w	404f78 <_vfiprintf_r+0xc80>
  404852:	4929      	ldr	r1, [pc, #164]	; (4048f8 <_vfiprintf_r+0x600>)
  404854:	910b      	str	r1, [sp, #44]	; 0x2c
  404856:	069f      	lsls	r7, r3, #26
  404858:	f100 82e8 	bmi.w	404e2c <_vfiprintf_r+0xb34>
  40485c:	9807      	ldr	r0, [sp, #28]
  40485e:	06de      	lsls	r6, r3, #27
  404860:	4601      	mov	r1, r0
  404862:	f100 8270 	bmi.w	404d46 <_vfiprintf_r+0xa4e>
  404866:	065d      	lsls	r5, r3, #25
  404868:	f140 826d 	bpl.w	404d46 <_vfiprintf_r+0xa4e>
  40486c:	3104      	adds	r1, #4
  40486e:	8806      	ldrh	r6, [r0, #0]
  404870:	9107      	str	r1, [sp, #28]
  404872:	2700      	movs	r7, #0
  404874:	07d8      	lsls	r0, r3, #31
  404876:	f140 8222 	bpl.w	404cbe <_vfiprintf_r+0x9c6>
  40487a:	ea56 0107 	orrs.w	r1, r6, r7
  40487e:	f000 821e 	beq.w	404cbe <_vfiprintf_r+0x9c6>
  404882:	2130      	movs	r1, #48	; 0x30
  404884:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404888:	f043 0302 	orr.w	r3, r3, #2
  40488c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404890:	2202      	movs	r2, #2
  404892:	e664      	b.n	40455e <_vfiprintf_r+0x266>
  404894:	9608      	str	r6, [sp, #32]
  404896:	2800      	cmp	r0, #0
  404898:	f040 836b 	bne.w	404f72 <_vfiprintf_r+0xc7a>
  40489c:	4917      	ldr	r1, [pc, #92]	; (4048fc <_vfiprintf_r+0x604>)
  40489e:	910b      	str	r1, [sp, #44]	; 0x2c
  4048a0:	e7d9      	b.n	404856 <_vfiprintf_r+0x55e>
  4048a2:	9907      	ldr	r1, [sp, #28]
  4048a4:	9608      	str	r6, [sp, #32]
  4048a6:	680a      	ldr	r2, [r1, #0]
  4048a8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4048ac:	f04f 0000 	mov.w	r0, #0
  4048b0:	460a      	mov	r2, r1
  4048b2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4048b6:	3204      	adds	r2, #4
  4048b8:	2001      	movs	r0, #1
  4048ba:	9001      	str	r0, [sp, #4]
  4048bc:	9207      	str	r2, [sp, #28]
  4048be:	9005      	str	r0, [sp, #20]
  4048c0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4048c4:	9302      	str	r3, [sp, #8]
  4048c6:	2400      	movs	r4, #0
  4048c8:	e670      	b.n	4045ac <_vfiprintf_r+0x2b4>
  4048ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4048ce:	f898 2000 	ldrb.w	r2, [r8]
  4048d2:	e583      	b.n	4043dc <_vfiprintf_r+0xe4>
  4048d4:	f898 2000 	ldrb.w	r2, [r8]
  4048d8:	2a6c      	cmp	r2, #108	; 0x6c
  4048da:	bf03      	ittte	eq
  4048dc:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4048e0:	f043 0320 	orreq.w	r3, r3, #32
  4048e4:	f108 0801 	addeq.w	r8, r8, #1
  4048e8:	f043 0310 	orrne.w	r3, r3, #16
  4048ec:	e576      	b.n	4043dc <_vfiprintf_r+0xe4>
  4048ee:	bf00      	nop
  4048f0:	004089e0 	.word	0x004089e0
  4048f4:	004089f0 	.word	0x004089f0
  4048f8:	004089a0 	.word	0x004089a0
  4048fc:	0040898c 	.word	0x0040898c
  404900:	9907      	ldr	r1, [sp, #28]
  404902:	680e      	ldr	r6, [r1, #0]
  404904:	460a      	mov	r2, r1
  404906:	2e00      	cmp	r6, #0
  404908:	f102 0204 	add.w	r2, r2, #4
  40490c:	f6ff ae0f 	blt.w	40452e <_vfiprintf_r+0x236>
  404910:	9207      	str	r2, [sp, #28]
  404912:	f898 2000 	ldrb.w	r2, [r8]
  404916:	e561      	b.n	4043dc <_vfiprintf_r+0xe4>
  404918:	f898 2000 	ldrb.w	r2, [r8]
  40491c:	2001      	movs	r0, #1
  40491e:	252b      	movs	r5, #43	; 0x2b
  404920:	e55c      	b.n	4043dc <_vfiprintf_r+0xe4>
  404922:	9907      	ldr	r1, [sp, #28]
  404924:	9608      	str	r6, [sp, #32]
  404926:	f8d1 b000 	ldr.w	fp, [r1]
  40492a:	f04f 0200 	mov.w	r2, #0
  40492e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404932:	1d0e      	adds	r6, r1, #4
  404934:	f1bb 0f00 	cmp.w	fp, #0
  404938:	f000 82e5 	beq.w	404f06 <_vfiprintf_r+0xc0e>
  40493c:	1c67      	adds	r7, r4, #1
  40493e:	f000 82c4 	beq.w	404eca <_vfiprintf_r+0xbd2>
  404942:	4622      	mov	r2, r4
  404944:	2100      	movs	r1, #0
  404946:	4658      	mov	r0, fp
  404948:	9301      	str	r3, [sp, #4]
  40494a:	f002 f8f1 	bl	406b30 <memchr>
  40494e:	9b01      	ldr	r3, [sp, #4]
  404950:	2800      	cmp	r0, #0
  404952:	f000 82e5 	beq.w	404f20 <_vfiprintf_r+0xc28>
  404956:	eba0 020b 	sub.w	r2, r0, fp
  40495a:	9205      	str	r2, [sp, #20]
  40495c:	9607      	str	r6, [sp, #28]
  40495e:	9302      	str	r3, [sp, #8]
  404960:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404964:	2400      	movs	r4, #0
  404966:	e619      	b.n	40459c <_vfiprintf_r+0x2a4>
  404968:	f898 2000 	ldrb.w	r2, [r8]
  40496c:	2a2a      	cmp	r2, #42	; 0x2a
  40496e:	f108 0701 	add.w	r7, r8, #1
  404972:	f000 82e9 	beq.w	404f48 <_vfiprintf_r+0xc50>
  404976:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40497a:	2909      	cmp	r1, #9
  40497c:	46b8      	mov	r8, r7
  40497e:	f04f 0400 	mov.w	r4, #0
  404982:	f63f ad2d 	bhi.w	4043e0 <_vfiprintf_r+0xe8>
  404986:	f818 2b01 	ldrb.w	r2, [r8], #1
  40498a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40498e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404992:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404996:	2909      	cmp	r1, #9
  404998:	d9f5      	bls.n	404986 <_vfiprintf_r+0x68e>
  40499a:	e521      	b.n	4043e0 <_vfiprintf_r+0xe8>
  40499c:	f043 0320 	orr.w	r3, r3, #32
  4049a0:	f898 2000 	ldrb.w	r2, [r8]
  4049a4:	e51a      	b.n	4043dc <_vfiprintf_r+0xe4>
  4049a6:	9608      	str	r6, [sp, #32]
  4049a8:	2800      	cmp	r0, #0
  4049aa:	f040 82db 	bne.w	404f64 <_vfiprintf_r+0xc6c>
  4049ae:	2a00      	cmp	r2, #0
  4049b0:	f000 80e7 	beq.w	404b82 <_vfiprintf_r+0x88a>
  4049b4:	2101      	movs	r1, #1
  4049b6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4049ba:	f04f 0200 	mov.w	r2, #0
  4049be:	9101      	str	r1, [sp, #4]
  4049c0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4049c4:	9105      	str	r1, [sp, #20]
  4049c6:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4049ca:	e77b      	b.n	4048c4 <_vfiprintf_r+0x5cc>
  4049cc:	9a07      	ldr	r2, [sp, #28]
  4049ce:	6813      	ldr	r3, [r2, #0]
  4049d0:	3204      	adds	r2, #4
  4049d2:	9207      	str	r2, [sp, #28]
  4049d4:	9a03      	ldr	r2, [sp, #12]
  4049d6:	601a      	str	r2, [r3, #0]
  4049d8:	e4cb      	b.n	404372 <_vfiprintf_r+0x7a>
  4049da:	aa0f      	add	r2, sp, #60	; 0x3c
  4049dc:	9904      	ldr	r1, [sp, #16]
  4049de:	4620      	mov	r0, r4
  4049e0:	f7ff fc4a 	bl	404278 <__sprint_r.part.0>
  4049e4:	2800      	cmp	r0, #0
  4049e6:	f040 8139 	bne.w	404c5c <_vfiprintf_r+0x964>
  4049ea:	9910      	ldr	r1, [sp, #64]	; 0x40
  4049ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049ee:	f101 0c01 	add.w	ip, r1, #1
  4049f2:	46ce      	mov	lr, r9
  4049f4:	e5ff      	b.n	4045f6 <_vfiprintf_r+0x2fe>
  4049f6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4049f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049fa:	1c48      	adds	r0, r1, #1
  4049fc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404a00:	2d00      	cmp	r5, #0
  404a02:	f43f ae22 	beq.w	40464a <_vfiprintf_r+0x352>
  404a06:	3201      	adds	r2, #1
  404a08:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  404a0c:	2101      	movs	r1, #1
  404a0e:	2807      	cmp	r0, #7
  404a10:	9211      	str	r2, [sp, #68]	; 0x44
  404a12:	9010      	str	r0, [sp, #64]	; 0x40
  404a14:	f8ca 5000 	str.w	r5, [sl]
  404a18:	f8ca 1004 	str.w	r1, [sl, #4]
  404a1c:	f340 8108 	ble.w	404c30 <_vfiprintf_r+0x938>
  404a20:	2a00      	cmp	r2, #0
  404a22:	f040 81bc 	bne.w	404d9e <_vfiprintf_r+0xaa6>
  404a26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404a28:	2b00      	cmp	r3, #0
  404a2a:	f43f ae1f 	beq.w	40466c <_vfiprintf_r+0x374>
  404a2e:	ab0e      	add	r3, sp, #56	; 0x38
  404a30:	2202      	movs	r2, #2
  404a32:	4608      	mov	r0, r1
  404a34:	931c      	str	r3, [sp, #112]	; 0x70
  404a36:	921d      	str	r2, [sp, #116]	; 0x74
  404a38:	46ca      	mov	sl, r9
  404a3a:	4601      	mov	r1, r0
  404a3c:	f10a 0a08 	add.w	sl, sl, #8
  404a40:	3001      	adds	r0, #1
  404a42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a44:	2b80      	cmp	r3, #128	; 0x80
  404a46:	f43f ae19 	beq.w	40467c <_vfiprintf_r+0x384>
  404a4a:	9b05      	ldr	r3, [sp, #20]
  404a4c:	1ae4      	subs	r4, r4, r3
  404a4e:	2c00      	cmp	r4, #0
  404a50:	dd2e      	ble.n	404ab0 <_vfiprintf_r+0x7b8>
  404a52:	2c10      	cmp	r4, #16
  404a54:	4db3      	ldr	r5, [pc, #716]	; (404d24 <_vfiprintf_r+0xa2c>)
  404a56:	dd1e      	ble.n	404a96 <_vfiprintf_r+0x79e>
  404a58:	46d6      	mov	lr, sl
  404a5a:	2610      	movs	r6, #16
  404a5c:	9f06      	ldr	r7, [sp, #24]
  404a5e:	f8dd a010 	ldr.w	sl, [sp, #16]
  404a62:	e006      	b.n	404a72 <_vfiprintf_r+0x77a>
  404a64:	1c88      	adds	r0, r1, #2
  404a66:	f10e 0e08 	add.w	lr, lr, #8
  404a6a:	4619      	mov	r1, r3
  404a6c:	3c10      	subs	r4, #16
  404a6e:	2c10      	cmp	r4, #16
  404a70:	dd10      	ble.n	404a94 <_vfiprintf_r+0x79c>
  404a72:	1c4b      	adds	r3, r1, #1
  404a74:	3210      	adds	r2, #16
  404a76:	2b07      	cmp	r3, #7
  404a78:	9211      	str	r2, [sp, #68]	; 0x44
  404a7a:	e88e 0060 	stmia.w	lr, {r5, r6}
  404a7e:	9310      	str	r3, [sp, #64]	; 0x40
  404a80:	ddf0      	ble.n	404a64 <_vfiprintf_r+0x76c>
  404a82:	2a00      	cmp	r2, #0
  404a84:	d165      	bne.n	404b52 <_vfiprintf_r+0x85a>
  404a86:	3c10      	subs	r4, #16
  404a88:	2c10      	cmp	r4, #16
  404a8a:	f04f 0001 	mov.w	r0, #1
  404a8e:	4611      	mov	r1, r2
  404a90:	46ce      	mov	lr, r9
  404a92:	dcee      	bgt.n	404a72 <_vfiprintf_r+0x77a>
  404a94:	46f2      	mov	sl, lr
  404a96:	4422      	add	r2, r4
  404a98:	2807      	cmp	r0, #7
  404a9a:	9211      	str	r2, [sp, #68]	; 0x44
  404a9c:	f8ca 5000 	str.w	r5, [sl]
  404aa0:	f8ca 4004 	str.w	r4, [sl, #4]
  404aa4:	9010      	str	r0, [sp, #64]	; 0x40
  404aa6:	f300 8085 	bgt.w	404bb4 <_vfiprintf_r+0x8bc>
  404aaa:	f10a 0a08 	add.w	sl, sl, #8
  404aae:	3001      	adds	r0, #1
  404ab0:	9905      	ldr	r1, [sp, #20]
  404ab2:	f8ca b000 	str.w	fp, [sl]
  404ab6:	440a      	add	r2, r1
  404ab8:	2807      	cmp	r0, #7
  404aba:	9211      	str	r2, [sp, #68]	; 0x44
  404abc:	f8ca 1004 	str.w	r1, [sl, #4]
  404ac0:	9010      	str	r0, [sp, #64]	; 0x40
  404ac2:	f340 8082 	ble.w	404bca <_vfiprintf_r+0x8d2>
  404ac6:	2a00      	cmp	r2, #0
  404ac8:	f040 8118 	bne.w	404cfc <_vfiprintf_r+0xa04>
  404acc:	9b02      	ldr	r3, [sp, #8]
  404ace:	9210      	str	r2, [sp, #64]	; 0x40
  404ad0:	0758      	lsls	r0, r3, #29
  404ad2:	d535      	bpl.n	404b40 <_vfiprintf_r+0x848>
  404ad4:	9b08      	ldr	r3, [sp, #32]
  404ad6:	9901      	ldr	r1, [sp, #4]
  404ad8:	1a5c      	subs	r4, r3, r1
  404ada:	2c00      	cmp	r4, #0
  404adc:	f340 80e7 	ble.w	404cae <_vfiprintf_r+0x9b6>
  404ae0:	46ca      	mov	sl, r9
  404ae2:	2c10      	cmp	r4, #16
  404ae4:	f340 8218 	ble.w	404f18 <_vfiprintf_r+0xc20>
  404ae8:	9910      	ldr	r1, [sp, #64]	; 0x40
  404aea:	4e8f      	ldr	r6, [pc, #572]	; (404d28 <_vfiprintf_r+0xa30>)
  404aec:	9f06      	ldr	r7, [sp, #24]
  404aee:	f8dd b010 	ldr.w	fp, [sp, #16]
  404af2:	2510      	movs	r5, #16
  404af4:	e006      	b.n	404b04 <_vfiprintf_r+0x80c>
  404af6:	1c88      	adds	r0, r1, #2
  404af8:	f10a 0a08 	add.w	sl, sl, #8
  404afc:	4619      	mov	r1, r3
  404afe:	3c10      	subs	r4, #16
  404b00:	2c10      	cmp	r4, #16
  404b02:	dd11      	ble.n	404b28 <_vfiprintf_r+0x830>
  404b04:	1c4b      	adds	r3, r1, #1
  404b06:	3210      	adds	r2, #16
  404b08:	2b07      	cmp	r3, #7
  404b0a:	9211      	str	r2, [sp, #68]	; 0x44
  404b0c:	f8ca 6000 	str.w	r6, [sl]
  404b10:	f8ca 5004 	str.w	r5, [sl, #4]
  404b14:	9310      	str	r3, [sp, #64]	; 0x40
  404b16:	ddee      	ble.n	404af6 <_vfiprintf_r+0x7fe>
  404b18:	bb42      	cbnz	r2, 404b6c <_vfiprintf_r+0x874>
  404b1a:	3c10      	subs	r4, #16
  404b1c:	2c10      	cmp	r4, #16
  404b1e:	f04f 0001 	mov.w	r0, #1
  404b22:	4611      	mov	r1, r2
  404b24:	46ca      	mov	sl, r9
  404b26:	dced      	bgt.n	404b04 <_vfiprintf_r+0x80c>
  404b28:	4422      	add	r2, r4
  404b2a:	2807      	cmp	r0, #7
  404b2c:	9211      	str	r2, [sp, #68]	; 0x44
  404b2e:	f8ca 6000 	str.w	r6, [sl]
  404b32:	f8ca 4004 	str.w	r4, [sl, #4]
  404b36:	9010      	str	r0, [sp, #64]	; 0x40
  404b38:	dd51      	ble.n	404bde <_vfiprintf_r+0x8e6>
  404b3a:	2a00      	cmp	r2, #0
  404b3c:	f040 819b 	bne.w	404e76 <_vfiprintf_r+0xb7e>
  404b40:	9b03      	ldr	r3, [sp, #12]
  404b42:	9a08      	ldr	r2, [sp, #32]
  404b44:	9901      	ldr	r1, [sp, #4]
  404b46:	428a      	cmp	r2, r1
  404b48:	bfac      	ite	ge
  404b4a:	189b      	addge	r3, r3, r2
  404b4c:	185b      	addlt	r3, r3, r1
  404b4e:	9303      	str	r3, [sp, #12]
  404b50:	e04e      	b.n	404bf0 <_vfiprintf_r+0x8f8>
  404b52:	aa0f      	add	r2, sp, #60	; 0x3c
  404b54:	4651      	mov	r1, sl
  404b56:	4638      	mov	r0, r7
  404b58:	f7ff fb8e 	bl	404278 <__sprint_r.part.0>
  404b5c:	2800      	cmp	r0, #0
  404b5e:	f040 813f 	bne.w	404de0 <_vfiprintf_r+0xae8>
  404b62:	9910      	ldr	r1, [sp, #64]	; 0x40
  404b64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404b66:	1c48      	adds	r0, r1, #1
  404b68:	46ce      	mov	lr, r9
  404b6a:	e77f      	b.n	404a6c <_vfiprintf_r+0x774>
  404b6c:	aa0f      	add	r2, sp, #60	; 0x3c
  404b6e:	4659      	mov	r1, fp
  404b70:	4638      	mov	r0, r7
  404b72:	f7ff fb81 	bl	404278 <__sprint_r.part.0>
  404b76:	b960      	cbnz	r0, 404b92 <_vfiprintf_r+0x89a>
  404b78:	9910      	ldr	r1, [sp, #64]	; 0x40
  404b7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404b7c:	1c48      	adds	r0, r1, #1
  404b7e:	46ca      	mov	sl, r9
  404b80:	e7bd      	b.n	404afe <_vfiprintf_r+0x806>
  404b82:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b84:	f8dd b010 	ldr.w	fp, [sp, #16]
  404b88:	2b00      	cmp	r3, #0
  404b8a:	f040 81d4 	bne.w	404f36 <_vfiprintf_r+0xc3e>
  404b8e:	2300      	movs	r3, #0
  404b90:	9310      	str	r3, [sp, #64]	; 0x40
  404b92:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404b96:	f013 0f01 	tst.w	r3, #1
  404b9a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404b9e:	d102      	bne.n	404ba6 <_vfiprintf_r+0x8ae>
  404ba0:	059a      	lsls	r2, r3, #22
  404ba2:	f140 80de 	bpl.w	404d62 <_vfiprintf_r+0xa6a>
  404ba6:	065b      	lsls	r3, r3, #25
  404ba8:	f53f acb2 	bmi.w	404510 <_vfiprintf_r+0x218>
  404bac:	9803      	ldr	r0, [sp, #12]
  404bae:	b02d      	add	sp, #180	; 0xb4
  404bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bb4:	2a00      	cmp	r2, #0
  404bb6:	f040 8106 	bne.w	404dc6 <_vfiprintf_r+0xace>
  404bba:	9a05      	ldr	r2, [sp, #20]
  404bbc:	921d      	str	r2, [sp, #116]	; 0x74
  404bbe:	2301      	movs	r3, #1
  404bc0:	9211      	str	r2, [sp, #68]	; 0x44
  404bc2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  404bc6:	9310      	str	r3, [sp, #64]	; 0x40
  404bc8:	46ca      	mov	sl, r9
  404bca:	f10a 0a08 	add.w	sl, sl, #8
  404bce:	9b02      	ldr	r3, [sp, #8]
  404bd0:	0759      	lsls	r1, r3, #29
  404bd2:	d504      	bpl.n	404bde <_vfiprintf_r+0x8e6>
  404bd4:	9b08      	ldr	r3, [sp, #32]
  404bd6:	9901      	ldr	r1, [sp, #4]
  404bd8:	1a5c      	subs	r4, r3, r1
  404bda:	2c00      	cmp	r4, #0
  404bdc:	dc81      	bgt.n	404ae2 <_vfiprintf_r+0x7ea>
  404bde:	9b03      	ldr	r3, [sp, #12]
  404be0:	9908      	ldr	r1, [sp, #32]
  404be2:	9801      	ldr	r0, [sp, #4]
  404be4:	4281      	cmp	r1, r0
  404be6:	bfac      	ite	ge
  404be8:	185b      	addge	r3, r3, r1
  404bea:	181b      	addlt	r3, r3, r0
  404bec:	9303      	str	r3, [sp, #12]
  404bee:	bb72      	cbnz	r2, 404c4e <_vfiprintf_r+0x956>
  404bf0:	2300      	movs	r3, #0
  404bf2:	9310      	str	r3, [sp, #64]	; 0x40
  404bf4:	46ca      	mov	sl, r9
  404bf6:	f7ff bbbc 	b.w	404372 <_vfiprintf_r+0x7a>
  404bfa:	aa0f      	add	r2, sp, #60	; 0x3c
  404bfc:	9904      	ldr	r1, [sp, #16]
  404bfe:	4620      	mov	r0, r4
  404c00:	f7ff fb3a 	bl	404278 <__sprint_r.part.0>
  404c04:	bb50      	cbnz	r0, 404c5c <_vfiprintf_r+0x964>
  404c06:	9910      	ldr	r1, [sp, #64]	; 0x40
  404c08:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404c0a:	f101 0e01 	add.w	lr, r1, #1
  404c0e:	46cc      	mov	ip, r9
  404c10:	e548      	b.n	4046a4 <_vfiprintf_r+0x3ac>
  404c12:	2a00      	cmp	r2, #0
  404c14:	f040 8140 	bne.w	404e98 <_vfiprintf_r+0xba0>
  404c18:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  404c1c:	2900      	cmp	r1, #0
  404c1e:	f000 811b 	beq.w	404e58 <_vfiprintf_r+0xb60>
  404c22:	2201      	movs	r2, #1
  404c24:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  404c28:	4610      	mov	r0, r2
  404c2a:	921d      	str	r2, [sp, #116]	; 0x74
  404c2c:	911c      	str	r1, [sp, #112]	; 0x70
  404c2e:	46ca      	mov	sl, r9
  404c30:	4601      	mov	r1, r0
  404c32:	f10a 0a08 	add.w	sl, sl, #8
  404c36:	3001      	adds	r0, #1
  404c38:	e507      	b.n	40464a <_vfiprintf_r+0x352>
  404c3a:	9b02      	ldr	r3, [sp, #8]
  404c3c:	2a01      	cmp	r2, #1
  404c3e:	f000 8098 	beq.w	404d72 <_vfiprintf_r+0xa7a>
  404c42:	2a02      	cmp	r2, #2
  404c44:	d10d      	bne.n	404c62 <_vfiprintf_r+0x96a>
  404c46:	9302      	str	r3, [sp, #8]
  404c48:	2600      	movs	r6, #0
  404c4a:	2700      	movs	r7, #0
  404c4c:	e5b0      	b.n	4047b0 <_vfiprintf_r+0x4b8>
  404c4e:	aa0f      	add	r2, sp, #60	; 0x3c
  404c50:	9904      	ldr	r1, [sp, #16]
  404c52:	9806      	ldr	r0, [sp, #24]
  404c54:	f7ff fb10 	bl	404278 <__sprint_r.part.0>
  404c58:	2800      	cmp	r0, #0
  404c5a:	d0c9      	beq.n	404bf0 <_vfiprintf_r+0x8f8>
  404c5c:	f8dd b010 	ldr.w	fp, [sp, #16]
  404c60:	e797      	b.n	404b92 <_vfiprintf_r+0x89a>
  404c62:	9302      	str	r3, [sp, #8]
  404c64:	2600      	movs	r6, #0
  404c66:	2700      	movs	r7, #0
  404c68:	4649      	mov	r1, r9
  404c6a:	e000      	b.n	404c6e <_vfiprintf_r+0x976>
  404c6c:	4659      	mov	r1, fp
  404c6e:	08f2      	lsrs	r2, r6, #3
  404c70:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404c74:	08f8      	lsrs	r0, r7, #3
  404c76:	f006 0307 	and.w	r3, r6, #7
  404c7a:	4607      	mov	r7, r0
  404c7c:	4616      	mov	r6, r2
  404c7e:	3330      	adds	r3, #48	; 0x30
  404c80:	ea56 0207 	orrs.w	r2, r6, r7
  404c84:	f801 3c01 	strb.w	r3, [r1, #-1]
  404c88:	f101 3bff 	add.w	fp, r1, #4294967295
  404c8c:	d1ee      	bne.n	404c6c <_vfiprintf_r+0x974>
  404c8e:	9a02      	ldr	r2, [sp, #8]
  404c90:	07d6      	lsls	r6, r2, #31
  404c92:	f57f ad9d 	bpl.w	4047d0 <_vfiprintf_r+0x4d8>
  404c96:	2b30      	cmp	r3, #48	; 0x30
  404c98:	f43f ad9a 	beq.w	4047d0 <_vfiprintf_r+0x4d8>
  404c9c:	3902      	subs	r1, #2
  404c9e:	2330      	movs	r3, #48	; 0x30
  404ca0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  404ca4:	eba9 0301 	sub.w	r3, r9, r1
  404ca8:	9305      	str	r3, [sp, #20]
  404caa:	468b      	mov	fp, r1
  404cac:	e476      	b.n	40459c <_vfiprintf_r+0x2a4>
  404cae:	9b03      	ldr	r3, [sp, #12]
  404cb0:	9a08      	ldr	r2, [sp, #32]
  404cb2:	428a      	cmp	r2, r1
  404cb4:	bfac      	ite	ge
  404cb6:	189b      	addge	r3, r3, r2
  404cb8:	185b      	addlt	r3, r3, r1
  404cba:	9303      	str	r3, [sp, #12]
  404cbc:	e798      	b.n	404bf0 <_vfiprintf_r+0x8f8>
  404cbe:	2202      	movs	r2, #2
  404cc0:	e44d      	b.n	40455e <_vfiprintf_r+0x266>
  404cc2:	2f00      	cmp	r7, #0
  404cc4:	bf08      	it	eq
  404cc6:	2e0a      	cmpeq	r6, #10
  404cc8:	d352      	bcc.n	404d70 <_vfiprintf_r+0xa78>
  404cca:	46cb      	mov	fp, r9
  404ccc:	4630      	mov	r0, r6
  404cce:	4639      	mov	r1, r7
  404cd0:	220a      	movs	r2, #10
  404cd2:	2300      	movs	r3, #0
  404cd4:	f003 fc6a 	bl	4085ac <__aeabi_uldivmod>
  404cd8:	3230      	adds	r2, #48	; 0x30
  404cda:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  404cde:	4630      	mov	r0, r6
  404ce0:	4639      	mov	r1, r7
  404ce2:	2300      	movs	r3, #0
  404ce4:	220a      	movs	r2, #10
  404ce6:	f003 fc61 	bl	4085ac <__aeabi_uldivmod>
  404cea:	4606      	mov	r6, r0
  404cec:	460f      	mov	r7, r1
  404cee:	ea56 0307 	orrs.w	r3, r6, r7
  404cf2:	d1eb      	bne.n	404ccc <_vfiprintf_r+0x9d4>
  404cf4:	e56c      	b.n	4047d0 <_vfiprintf_r+0x4d8>
  404cf6:	9405      	str	r4, [sp, #20]
  404cf8:	46cb      	mov	fp, r9
  404cfa:	e44f      	b.n	40459c <_vfiprintf_r+0x2a4>
  404cfc:	aa0f      	add	r2, sp, #60	; 0x3c
  404cfe:	9904      	ldr	r1, [sp, #16]
  404d00:	9806      	ldr	r0, [sp, #24]
  404d02:	f7ff fab9 	bl	404278 <__sprint_r.part.0>
  404d06:	2800      	cmp	r0, #0
  404d08:	d1a8      	bne.n	404c5c <_vfiprintf_r+0x964>
  404d0a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404d0c:	46ca      	mov	sl, r9
  404d0e:	e75e      	b.n	404bce <_vfiprintf_r+0x8d6>
  404d10:	aa0f      	add	r2, sp, #60	; 0x3c
  404d12:	9904      	ldr	r1, [sp, #16]
  404d14:	9806      	ldr	r0, [sp, #24]
  404d16:	f7ff faaf 	bl	404278 <__sprint_r.part.0>
  404d1a:	2800      	cmp	r0, #0
  404d1c:	d19e      	bne.n	404c5c <_vfiprintf_r+0x964>
  404d1e:	46ca      	mov	sl, r9
  404d20:	f7ff bbc0 	b.w	4044a4 <_vfiprintf_r+0x1ac>
  404d24:	004089f0 	.word	0x004089f0
  404d28:	004089e0 	.word	0x004089e0
  404d2c:	3104      	adds	r1, #4
  404d2e:	6816      	ldr	r6, [r2, #0]
  404d30:	9107      	str	r1, [sp, #28]
  404d32:	2201      	movs	r2, #1
  404d34:	2700      	movs	r7, #0
  404d36:	e412      	b.n	40455e <_vfiprintf_r+0x266>
  404d38:	9807      	ldr	r0, [sp, #28]
  404d3a:	4601      	mov	r1, r0
  404d3c:	3104      	adds	r1, #4
  404d3e:	6806      	ldr	r6, [r0, #0]
  404d40:	9107      	str	r1, [sp, #28]
  404d42:	2700      	movs	r7, #0
  404d44:	e40b      	b.n	40455e <_vfiprintf_r+0x266>
  404d46:	680e      	ldr	r6, [r1, #0]
  404d48:	3104      	adds	r1, #4
  404d4a:	9107      	str	r1, [sp, #28]
  404d4c:	2700      	movs	r7, #0
  404d4e:	e591      	b.n	404874 <_vfiprintf_r+0x57c>
  404d50:	9907      	ldr	r1, [sp, #28]
  404d52:	680e      	ldr	r6, [r1, #0]
  404d54:	460a      	mov	r2, r1
  404d56:	17f7      	asrs	r7, r6, #31
  404d58:	3204      	adds	r2, #4
  404d5a:	9207      	str	r2, [sp, #28]
  404d5c:	4630      	mov	r0, r6
  404d5e:	4639      	mov	r1, r7
  404d60:	e50f      	b.n	404782 <_vfiprintf_r+0x48a>
  404d62:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404d66:	f001 fe4d 	bl	406a04 <__retarget_lock_release_recursive>
  404d6a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404d6e:	e71a      	b.n	404ba6 <_vfiprintf_r+0x8ae>
  404d70:	9b02      	ldr	r3, [sp, #8]
  404d72:	9302      	str	r3, [sp, #8]
  404d74:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404d78:	3630      	adds	r6, #48	; 0x30
  404d7a:	2301      	movs	r3, #1
  404d7c:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  404d80:	9305      	str	r3, [sp, #20]
  404d82:	e40b      	b.n	40459c <_vfiprintf_r+0x2a4>
  404d84:	aa0f      	add	r2, sp, #60	; 0x3c
  404d86:	9904      	ldr	r1, [sp, #16]
  404d88:	9806      	ldr	r0, [sp, #24]
  404d8a:	f7ff fa75 	bl	404278 <__sprint_r.part.0>
  404d8e:	2800      	cmp	r0, #0
  404d90:	f47f af64 	bne.w	404c5c <_vfiprintf_r+0x964>
  404d94:	9910      	ldr	r1, [sp, #64]	; 0x40
  404d96:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404d98:	1c48      	adds	r0, r1, #1
  404d9a:	46ca      	mov	sl, r9
  404d9c:	e651      	b.n	404a42 <_vfiprintf_r+0x74a>
  404d9e:	aa0f      	add	r2, sp, #60	; 0x3c
  404da0:	9904      	ldr	r1, [sp, #16]
  404da2:	9806      	ldr	r0, [sp, #24]
  404da4:	f7ff fa68 	bl	404278 <__sprint_r.part.0>
  404da8:	2800      	cmp	r0, #0
  404daa:	f47f af57 	bne.w	404c5c <_vfiprintf_r+0x964>
  404dae:	9910      	ldr	r1, [sp, #64]	; 0x40
  404db0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404db2:	1c48      	adds	r0, r1, #1
  404db4:	46ca      	mov	sl, r9
  404db6:	e448      	b.n	40464a <_vfiprintf_r+0x352>
  404db8:	2a00      	cmp	r2, #0
  404dba:	f040 8091 	bne.w	404ee0 <_vfiprintf_r+0xbe8>
  404dbe:	2001      	movs	r0, #1
  404dc0:	4611      	mov	r1, r2
  404dc2:	46ca      	mov	sl, r9
  404dc4:	e641      	b.n	404a4a <_vfiprintf_r+0x752>
  404dc6:	aa0f      	add	r2, sp, #60	; 0x3c
  404dc8:	9904      	ldr	r1, [sp, #16]
  404dca:	9806      	ldr	r0, [sp, #24]
  404dcc:	f7ff fa54 	bl	404278 <__sprint_r.part.0>
  404dd0:	2800      	cmp	r0, #0
  404dd2:	f47f af43 	bne.w	404c5c <_vfiprintf_r+0x964>
  404dd6:	9810      	ldr	r0, [sp, #64]	; 0x40
  404dd8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404dda:	3001      	adds	r0, #1
  404ddc:	46ca      	mov	sl, r9
  404dde:	e667      	b.n	404ab0 <_vfiprintf_r+0x7b8>
  404de0:	46d3      	mov	fp, sl
  404de2:	e6d6      	b.n	404b92 <_vfiprintf_r+0x89a>
  404de4:	9e07      	ldr	r6, [sp, #28]
  404de6:	3607      	adds	r6, #7
  404de8:	f026 0207 	bic.w	r2, r6, #7
  404dec:	f102 0108 	add.w	r1, r2, #8
  404df0:	e9d2 6700 	ldrd	r6, r7, [r2]
  404df4:	9107      	str	r1, [sp, #28]
  404df6:	2201      	movs	r2, #1
  404df8:	f7ff bbb1 	b.w	40455e <_vfiprintf_r+0x266>
  404dfc:	9e07      	ldr	r6, [sp, #28]
  404dfe:	3607      	adds	r6, #7
  404e00:	f026 0607 	bic.w	r6, r6, #7
  404e04:	e9d6 0100 	ldrd	r0, r1, [r6]
  404e08:	f106 0208 	add.w	r2, r6, #8
  404e0c:	9207      	str	r2, [sp, #28]
  404e0e:	4606      	mov	r6, r0
  404e10:	460f      	mov	r7, r1
  404e12:	e4b6      	b.n	404782 <_vfiprintf_r+0x48a>
  404e14:	9e07      	ldr	r6, [sp, #28]
  404e16:	3607      	adds	r6, #7
  404e18:	f026 0207 	bic.w	r2, r6, #7
  404e1c:	f102 0108 	add.w	r1, r2, #8
  404e20:	e9d2 6700 	ldrd	r6, r7, [r2]
  404e24:	9107      	str	r1, [sp, #28]
  404e26:	2200      	movs	r2, #0
  404e28:	f7ff bb99 	b.w	40455e <_vfiprintf_r+0x266>
  404e2c:	9e07      	ldr	r6, [sp, #28]
  404e2e:	3607      	adds	r6, #7
  404e30:	f026 0107 	bic.w	r1, r6, #7
  404e34:	f101 0008 	add.w	r0, r1, #8
  404e38:	9007      	str	r0, [sp, #28]
  404e3a:	e9d1 6700 	ldrd	r6, r7, [r1]
  404e3e:	e519      	b.n	404874 <_vfiprintf_r+0x57c>
  404e40:	46cb      	mov	fp, r9
  404e42:	f7ff bbab 	b.w	40459c <_vfiprintf_r+0x2a4>
  404e46:	252d      	movs	r5, #45	; 0x2d
  404e48:	4276      	negs	r6, r6
  404e4a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  404e4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404e52:	2201      	movs	r2, #1
  404e54:	f7ff bb88 	b.w	404568 <_vfiprintf_r+0x270>
  404e58:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404e5a:	b9b3      	cbnz	r3, 404e8a <_vfiprintf_r+0xb92>
  404e5c:	4611      	mov	r1, r2
  404e5e:	2001      	movs	r0, #1
  404e60:	46ca      	mov	sl, r9
  404e62:	e5f2      	b.n	404a4a <_vfiprintf_r+0x752>
  404e64:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404e68:	f001 fdcc 	bl	406a04 <__retarget_lock_release_recursive>
  404e6c:	f04f 33ff 	mov.w	r3, #4294967295
  404e70:	9303      	str	r3, [sp, #12]
  404e72:	f7ff bb50 	b.w	404516 <_vfiprintf_r+0x21e>
  404e76:	aa0f      	add	r2, sp, #60	; 0x3c
  404e78:	9904      	ldr	r1, [sp, #16]
  404e7a:	9806      	ldr	r0, [sp, #24]
  404e7c:	f7ff f9fc 	bl	404278 <__sprint_r.part.0>
  404e80:	2800      	cmp	r0, #0
  404e82:	f47f aeeb 	bne.w	404c5c <_vfiprintf_r+0x964>
  404e86:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e88:	e6a9      	b.n	404bde <_vfiprintf_r+0x8e6>
  404e8a:	ab0e      	add	r3, sp, #56	; 0x38
  404e8c:	2202      	movs	r2, #2
  404e8e:	931c      	str	r3, [sp, #112]	; 0x70
  404e90:	921d      	str	r2, [sp, #116]	; 0x74
  404e92:	2001      	movs	r0, #1
  404e94:	46ca      	mov	sl, r9
  404e96:	e5d0      	b.n	404a3a <_vfiprintf_r+0x742>
  404e98:	aa0f      	add	r2, sp, #60	; 0x3c
  404e9a:	9904      	ldr	r1, [sp, #16]
  404e9c:	9806      	ldr	r0, [sp, #24]
  404e9e:	f7ff f9eb 	bl	404278 <__sprint_r.part.0>
  404ea2:	2800      	cmp	r0, #0
  404ea4:	f47f aeda 	bne.w	404c5c <_vfiprintf_r+0x964>
  404ea8:	9910      	ldr	r1, [sp, #64]	; 0x40
  404eaa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404eac:	1c48      	adds	r0, r1, #1
  404eae:	46ca      	mov	sl, r9
  404eb0:	e5a4      	b.n	4049fc <_vfiprintf_r+0x704>
  404eb2:	9a07      	ldr	r2, [sp, #28]
  404eb4:	9903      	ldr	r1, [sp, #12]
  404eb6:	6813      	ldr	r3, [r2, #0]
  404eb8:	17cd      	asrs	r5, r1, #31
  404eba:	4608      	mov	r0, r1
  404ebc:	3204      	adds	r2, #4
  404ebe:	4629      	mov	r1, r5
  404ec0:	9207      	str	r2, [sp, #28]
  404ec2:	e9c3 0100 	strd	r0, r1, [r3]
  404ec6:	f7ff ba54 	b.w	404372 <_vfiprintf_r+0x7a>
  404eca:	4658      	mov	r0, fp
  404ecc:	9607      	str	r6, [sp, #28]
  404ece:	9302      	str	r3, [sp, #8]
  404ed0:	f7fd ff36 	bl	402d40 <strlen>
  404ed4:	2400      	movs	r4, #0
  404ed6:	9005      	str	r0, [sp, #20]
  404ed8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404edc:	f7ff bb5e 	b.w	40459c <_vfiprintf_r+0x2a4>
  404ee0:	aa0f      	add	r2, sp, #60	; 0x3c
  404ee2:	9904      	ldr	r1, [sp, #16]
  404ee4:	9806      	ldr	r0, [sp, #24]
  404ee6:	f7ff f9c7 	bl	404278 <__sprint_r.part.0>
  404eea:	2800      	cmp	r0, #0
  404eec:	f47f aeb6 	bne.w	404c5c <_vfiprintf_r+0x964>
  404ef0:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ef2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ef4:	1c48      	adds	r0, r1, #1
  404ef6:	46ca      	mov	sl, r9
  404ef8:	e5a7      	b.n	404a4a <_vfiprintf_r+0x752>
  404efa:	9910      	ldr	r1, [sp, #64]	; 0x40
  404efc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404efe:	4e20      	ldr	r6, [pc, #128]	; (404f80 <_vfiprintf_r+0xc88>)
  404f00:	3101      	adds	r1, #1
  404f02:	f7ff bb90 	b.w	404626 <_vfiprintf_r+0x32e>
  404f06:	2c06      	cmp	r4, #6
  404f08:	bf28      	it	cs
  404f0a:	2406      	movcs	r4, #6
  404f0c:	9405      	str	r4, [sp, #20]
  404f0e:	9607      	str	r6, [sp, #28]
  404f10:	9401      	str	r4, [sp, #4]
  404f12:	f8df b070 	ldr.w	fp, [pc, #112]	; 404f84 <_vfiprintf_r+0xc8c>
  404f16:	e4d5      	b.n	4048c4 <_vfiprintf_r+0x5cc>
  404f18:	9810      	ldr	r0, [sp, #64]	; 0x40
  404f1a:	4e19      	ldr	r6, [pc, #100]	; (404f80 <_vfiprintf_r+0xc88>)
  404f1c:	3001      	adds	r0, #1
  404f1e:	e603      	b.n	404b28 <_vfiprintf_r+0x830>
  404f20:	9405      	str	r4, [sp, #20]
  404f22:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404f26:	9607      	str	r6, [sp, #28]
  404f28:	9302      	str	r3, [sp, #8]
  404f2a:	4604      	mov	r4, r0
  404f2c:	f7ff bb36 	b.w	40459c <_vfiprintf_r+0x2a4>
  404f30:	4686      	mov	lr, r0
  404f32:	f7ff bbce 	b.w	4046d2 <_vfiprintf_r+0x3da>
  404f36:	9806      	ldr	r0, [sp, #24]
  404f38:	aa0f      	add	r2, sp, #60	; 0x3c
  404f3a:	4659      	mov	r1, fp
  404f3c:	f7ff f99c 	bl	404278 <__sprint_r.part.0>
  404f40:	2800      	cmp	r0, #0
  404f42:	f43f ae24 	beq.w	404b8e <_vfiprintf_r+0x896>
  404f46:	e624      	b.n	404b92 <_vfiprintf_r+0x89a>
  404f48:	9907      	ldr	r1, [sp, #28]
  404f4a:	f898 2001 	ldrb.w	r2, [r8, #1]
  404f4e:	680c      	ldr	r4, [r1, #0]
  404f50:	3104      	adds	r1, #4
  404f52:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  404f56:	46b8      	mov	r8, r7
  404f58:	9107      	str	r1, [sp, #28]
  404f5a:	f7ff ba3f 	b.w	4043dc <_vfiprintf_r+0xe4>
  404f5e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f62:	e43c      	b.n	4047de <_vfiprintf_r+0x4e6>
  404f64:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f68:	e521      	b.n	4049ae <_vfiprintf_r+0x6b6>
  404f6a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f6e:	f7ff bbf4 	b.w	40475a <_vfiprintf_r+0x462>
  404f72:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f76:	e491      	b.n	40489c <_vfiprintf_r+0x5a4>
  404f78:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f7c:	e469      	b.n	404852 <_vfiprintf_r+0x55a>
  404f7e:	bf00      	nop
  404f80:	004089e0 	.word	0x004089e0
  404f84:	004089b4 	.word	0x004089b4

00404f88 <__sbprintf>:
  404f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f8c:	460c      	mov	r4, r1
  404f8e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404f92:	8989      	ldrh	r1, [r1, #12]
  404f94:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404f96:	89e5      	ldrh	r5, [r4, #14]
  404f98:	9619      	str	r6, [sp, #100]	; 0x64
  404f9a:	f021 0102 	bic.w	r1, r1, #2
  404f9e:	4606      	mov	r6, r0
  404fa0:	69e0      	ldr	r0, [r4, #28]
  404fa2:	f8ad 100c 	strh.w	r1, [sp, #12]
  404fa6:	4617      	mov	r7, r2
  404fa8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404fac:	6a62      	ldr	r2, [r4, #36]	; 0x24
  404fae:	f8ad 500e 	strh.w	r5, [sp, #14]
  404fb2:	4698      	mov	r8, r3
  404fb4:	ad1a      	add	r5, sp, #104	; 0x68
  404fb6:	2300      	movs	r3, #0
  404fb8:	9007      	str	r0, [sp, #28]
  404fba:	a816      	add	r0, sp, #88	; 0x58
  404fbc:	9209      	str	r2, [sp, #36]	; 0x24
  404fbe:	9306      	str	r3, [sp, #24]
  404fc0:	9500      	str	r5, [sp, #0]
  404fc2:	9504      	str	r5, [sp, #16]
  404fc4:	9102      	str	r1, [sp, #8]
  404fc6:	9105      	str	r1, [sp, #20]
  404fc8:	f001 fd16 	bl	4069f8 <__retarget_lock_init_recursive>
  404fcc:	4643      	mov	r3, r8
  404fce:	463a      	mov	r2, r7
  404fd0:	4669      	mov	r1, sp
  404fd2:	4630      	mov	r0, r6
  404fd4:	f7ff f990 	bl	4042f8 <_vfiprintf_r>
  404fd8:	1e05      	subs	r5, r0, #0
  404fda:	db07      	blt.n	404fec <__sbprintf+0x64>
  404fdc:	4630      	mov	r0, r6
  404fde:	4669      	mov	r1, sp
  404fe0:	f001 f8e8 	bl	4061b4 <_fflush_r>
  404fe4:	2800      	cmp	r0, #0
  404fe6:	bf18      	it	ne
  404fe8:	f04f 35ff 	movne.w	r5, #4294967295
  404fec:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404ff0:	065b      	lsls	r3, r3, #25
  404ff2:	d503      	bpl.n	404ffc <__sbprintf+0x74>
  404ff4:	89a3      	ldrh	r3, [r4, #12]
  404ff6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404ffa:	81a3      	strh	r3, [r4, #12]
  404ffc:	9816      	ldr	r0, [sp, #88]	; 0x58
  404ffe:	f001 fcfd 	bl	4069fc <__retarget_lock_close_recursive>
  405002:	4628      	mov	r0, r5
  405004:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040500c <__swsetup_r>:
  40500c:	b538      	push	{r3, r4, r5, lr}
  40500e:	4b30      	ldr	r3, [pc, #192]	; (4050d0 <__swsetup_r+0xc4>)
  405010:	681b      	ldr	r3, [r3, #0]
  405012:	4605      	mov	r5, r0
  405014:	460c      	mov	r4, r1
  405016:	b113      	cbz	r3, 40501e <__swsetup_r+0x12>
  405018:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40501a:	2a00      	cmp	r2, #0
  40501c:	d038      	beq.n	405090 <__swsetup_r+0x84>
  40501e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405022:	b293      	uxth	r3, r2
  405024:	0718      	lsls	r0, r3, #28
  405026:	d50c      	bpl.n	405042 <__swsetup_r+0x36>
  405028:	6920      	ldr	r0, [r4, #16]
  40502a:	b1a8      	cbz	r0, 405058 <__swsetup_r+0x4c>
  40502c:	f013 0201 	ands.w	r2, r3, #1
  405030:	d01e      	beq.n	405070 <__swsetup_r+0x64>
  405032:	6963      	ldr	r3, [r4, #20]
  405034:	2200      	movs	r2, #0
  405036:	425b      	negs	r3, r3
  405038:	61a3      	str	r3, [r4, #24]
  40503a:	60a2      	str	r2, [r4, #8]
  40503c:	b1f0      	cbz	r0, 40507c <__swsetup_r+0x70>
  40503e:	2000      	movs	r0, #0
  405040:	bd38      	pop	{r3, r4, r5, pc}
  405042:	06d9      	lsls	r1, r3, #27
  405044:	d53c      	bpl.n	4050c0 <__swsetup_r+0xb4>
  405046:	0758      	lsls	r0, r3, #29
  405048:	d426      	bmi.n	405098 <__swsetup_r+0x8c>
  40504a:	6920      	ldr	r0, [r4, #16]
  40504c:	f042 0308 	orr.w	r3, r2, #8
  405050:	81a3      	strh	r3, [r4, #12]
  405052:	b29b      	uxth	r3, r3
  405054:	2800      	cmp	r0, #0
  405056:	d1e9      	bne.n	40502c <__swsetup_r+0x20>
  405058:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40505c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405060:	d0e4      	beq.n	40502c <__swsetup_r+0x20>
  405062:	4628      	mov	r0, r5
  405064:	4621      	mov	r1, r4
  405066:	f001 fcfd 	bl	406a64 <__smakebuf_r>
  40506a:	89a3      	ldrh	r3, [r4, #12]
  40506c:	6920      	ldr	r0, [r4, #16]
  40506e:	e7dd      	b.n	40502c <__swsetup_r+0x20>
  405070:	0799      	lsls	r1, r3, #30
  405072:	bf58      	it	pl
  405074:	6962      	ldrpl	r2, [r4, #20]
  405076:	60a2      	str	r2, [r4, #8]
  405078:	2800      	cmp	r0, #0
  40507a:	d1e0      	bne.n	40503e <__swsetup_r+0x32>
  40507c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405080:	061a      	lsls	r2, r3, #24
  405082:	d5dd      	bpl.n	405040 <__swsetup_r+0x34>
  405084:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405088:	81a3      	strh	r3, [r4, #12]
  40508a:	f04f 30ff 	mov.w	r0, #4294967295
  40508e:	bd38      	pop	{r3, r4, r5, pc}
  405090:	4618      	mov	r0, r3
  405092:	f001 f8e7 	bl	406264 <__sinit>
  405096:	e7c2      	b.n	40501e <__swsetup_r+0x12>
  405098:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40509a:	b151      	cbz	r1, 4050b2 <__swsetup_r+0xa6>
  40509c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4050a0:	4299      	cmp	r1, r3
  4050a2:	d004      	beq.n	4050ae <__swsetup_r+0xa2>
  4050a4:	4628      	mov	r0, r5
  4050a6:	f001 fa03 	bl	4064b0 <_free_r>
  4050aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4050ae:	2300      	movs	r3, #0
  4050b0:	6323      	str	r3, [r4, #48]	; 0x30
  4050b2:	2300      	movs	r3, #0
  4050b4:	6920      	ldr	r0, [r4, #16]
  4050b6:	6063      	str	r3, [r4, #4]
  4050b8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4050bc:	6020      	str	r0, [r4, #0]
  4050be:	e7c5      	b.n	40504c <__swsetup_r+0x40>
  4050c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4050c4:	2309      	movs	r3, #9
  4050c6:	602b      	str	r3, [r5, #0]
  4050c8:	f04f 30ff 	mov.w	r0, #4294967295
  4050cc:	81a2      	strh	r2, [r4, #12]
  4050ce:	bd38      	pop	{r3, r4, r5, pc}
  4050d0:	20400014 	.word	0x20400014

004050d4 <register_fini>:
  4050d4:	4b02      	ldr	r3, [pc, #8]	; (4050e0 <register_fini+0xc>)
  4050d6:	b113      	cbz	r3, 4050de <register_fini+0xa>
  4050d8:	4802      	ldr	r0, [pc, #8]	; (4050e4 <register_fini+0x10>)
  4050da:	f000 b805 	b.w	4050e8 <atexit>
  4050de:	4770      	bx	lr
  4050e0:	00000000 	.word	0x00000000
  4050e4:	004062d5 	.word	0x004062d5

004050e8 <atexit>:
  4050e8:	2300      	movs	r3, #0
  4050ea:	4601      	mov	r1, r0
  4050ec:	461a      	mov	r2, r3
  4050ee:	4618      	mov	r0, r3
  4050f0:	f002 bc74 	b.w	4079dc <__register_exitproc>

004050f4 <quorem>:
  4050f4:	6902      	ldr	r2, [r0, #16]
  4050f6:	690b      	ldr	r3, [r1, #16]
  4050f8:	4293      	cmp	r3, r2
  4050fa:	f300 808d 	bgt.w	405218 <quorem+0x124>
  4050fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405102:	f103 38ff 	add.w	r8, r3, #4294967295
  405106:	f101 0714 	add.w	r7, r1, #20
  40510a:	f100 0b14 	add.w	fp, r0, #20
  40510e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405112:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405116:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40511a:	b083      	sub	sp, #12
  40511c:	3201      	adds	r2, #1
  40511e:	fbb3 f9f2 	udiv	r9, r3, r2
  405122:	eb0b 0304 	add.w	r3, fp, r4
  405126:	9400      	str	r4, [sp, #0]
  405128:	eb07 0a04 	add.w	sl, r7, r4
  40512c:	9301      	str	r3, [sp, #4]
  40512e:	f1b9 0f00 	cmp.w	r9, #0
  405132:	d039      	beq.n	4051a8 <quorem+0xb4>
  405134:	2500      	movs	r5, #0
  405136:	462e      	mov	r6, r5
  405138:	46bc      	mov	ip, r7
  40513a:	46de      	mov	lr, fp
  40513c:	f85c 4b04 	ldr.w	r4, [ip], #4
  405140:	f8de 3000 	ldr.w	r3, [lr]
  405144:	b2a2      	uxth	r2, r4
  405146:	fb09 5502 	mla	r5, r9, r2, r5
  40514a:	0c22      	lsrs	r2, r4, #16
  40514c:	0c2c      	lsrs	r4, r5, #16
  40514e:	fb09 4202 	mla	r2, r9, r2, r4
  405152:	b2ad      	uxth	r5, r5
  405154:	1b75      	subs	r5, r6, r5
  405156:	b296      	uxth	r6, r2
  405158:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40515c:	fa15 f383 	uxtah	r3, r5, r3
  405160:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405164:	b29b      	uxth	r3, r3
  405166:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40516a:	45e2      	cmp	sl, ip
  40516c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405170:	f84e 3b04 	str.w	r3, [lr], #4
  405174:	ea4f 4626 	mov.w	r6, r6, asr #16
  405178:	d2e0      	bcs.n	40513c <quorem+0x48>
  40517a:	9b00      	ldr	r3, [sp, #0]
  40517c:	f85b 3003 	ldr.w	r3, [fp, r3]
  405180:	b993      	cbnz	r3, 4051a8 <quorem+0xb4>
  405182:	9c01      	ldr	r4, [sp, #4]
  405184:	1f23      	subs	r3, r4, #4
  405186:	459b      	cmp	fp, r3
  405188:	d20c      	bcs.n	4051a4 <quorem+0xb0>
  40518a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40518e:	b94b      	cbnz	r3, 4051a4 <quorem+0xb0>
  405190:	f1a4 0308 	sub.w	r3, r4, #8
  405194:	e002      	b.n	40519c <quorem+0xa8>
  405196:	681a      	ldr	r2, [r3, #0]
  405198:	3b04      	subs	r3, #4
  40519a:	b91a      	cbnz	r2, 4051a4 <quorem+0xb0>
  40519c:	459b      	cmp	fp, r3
  40519e:	f108 38ff 	add.w	r8, r8, #4294967295
  4051a2:	d3f8      	bcc.n	405196 <quorem+0xa2>
  4051a4:	f8c0 8010 	str.w	r8, [r0, #16]
  4051a8:	4604      	mov	r4, r0
  4051aa:	f002 f80d 	bl	4071c8 <__mcmp>
  4051ae:	2800      	cmp	r0, #0
  4051b0:	db2e      	blt.n	405210 <quorem+0x11c>
  4051b2:	f109 0901 	add.w	r9, r9, #1
  4051b6:	465d      	mov	r5, fp
  4051b8:	2300      	movs	r3, #0
  4051ba:	f857 1b04 	ldr.w	r1, [r7], #4
  4051be:	6828      	ldr	r0, [r5, #0]
  4051c0:	b28a      	uxth	r2, r1
  4051c2:	1a9a      	subs	r2, r3, r2
  4051c4:	0c0b      	lsrs	r3, r1, #16
  4051c6:	fa12 f280 	uxtah	r2, r2, r0
  4051ca:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4051ce:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4051d2:	b292      	uxth	r2, r2
  4051d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4051d8:	45ba      	cmp	sl, r7
  4051da:	f845 2b04 	str.w	r2, [r5], #4
  4051de:	ea4f 4323 	mov.w	r3, r3, asr #16
  4051e2:	d2ea      	bcs.n	4051ba <quorem+0xc6>
  4051e4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4051e8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4051ec:	b982      	cbnz	r2, 405210 <quorem+0x11c>
  4051ee:	1f1a      	subs	r2, r3, #4
  4051f0:	4593      	cmp	fp, r2
  4051f2:	d20b      	bcs.n	40520c <quorem+0x118>
  4051f4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4051f8:	b942      	cbnz	r2, 40520c <quorem+0x118>
  4051fa:	3b08      	subs	r3, #8
  4051fc:	e002      	b.n	405204 <quorem+0x110>
  4051fe:	681a      	ldr	r2, [r3, #0]
  405200:	3b04      	subs	r3, #4
  405202:	b91a      	cbnz	r2, 40520c <quorem+0x118>
  405204:	459b      	cmp	fp, r3
  405206:	f108 38ff 	add.w	r8, r8, #4294967295
  40520a:	d3f8      	bcc.n	4051fe <quorem+0x10a>
  40520c:	f8c4 8010 	str.w	r8, [r4, #16]
  405210:	4648      	mov	r0, r9
  405212:	b003      	add	sp, #12
  405214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405218:	2000      	movs	r0, #0
  40521a:	4770      	bx	lr
  40521c:	0000      	movs	r0, r0
	...

00405220 <_dtoa_r>:
  405220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405224:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405226:	b09b      	sub	sp, #108	; 0x6c
  405228:	4604      	mov	r4, r0
  40522a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40522c:	4692      	mov	sl, r2
  40522e:	469b      	mov	fp, r3
  405230:	b141      	cbz	r1, 405244 <_dtoa_r+0x24>
  405232:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405234:	604a      	str	r2, [r1, #4]
  405236:	2301      	movs	r3, #1
  405238:	4093      	lsls	r3, r2
  40523a:	608b      	str	r3, [r1, #8]
  40523c:	f001 fdec 	bl	406e18 <_Bfree>
  405240:	2300      	movs	r3, #0
  405242:	6423      	str	r3, [r4, #64]	; 0x40
  405244:	f1bb 0f00 	cmp.w	fp, #0
  405248:	465d      	mov	r5, fp
  40524a:	db35      	blt.n	4052b8 <_dtoa_r+0x98>
  40524c:	2300      	movs	r3, #0
  40524e:	6033      	str	r3, [r6, #0]
  405250:	4b9d      	ldr	r3, [pc, #628]	; (4054c8 <_dtoa_r+0x2a8>)
  405252:	43ab      	bics	r3, r5
  405254:	d015      	beq.n	405282 <_dtoa_r+0x62>
  405256:	4650      	mov	r0, sl
  405258:	4659      	mov	r1, fp
  40525a:	2200      	movs	r2, #0
  40525c:	2300      	movs	r3, #0
  40525e:	f003 f935 	bl	4084cc <__aeabi_dcmpeq>
  405262:	4680      	mov	r8, r0
  405264:	2800      	cmp	r0, #0
  405266:	d02d      	beq.n	4052c4 <_dtoa_r+0xa4>
  405268:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40526a:	2301      	movs	r3, #1
  40526c:	6013      	str	r3, [r2, #0]
  40526e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405270:	2b00      	cmp	r3, #0
  405272:	f000 80bd 	beq.w	4053f0 <_dtoa_r+0x1d0>
  405276:	4895      	ldr	r0, [pc, #596]	; (4054cc <_dtoa_r+0x2ac>)
  405278:	6018      	str	r0, [r3, #0]
  40527a:	3801      	subs	r0, #1
  40527c:	b01b      	add	sp, #108	; 0x6c
  40527e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405282:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405284:	f242 730f 	movw	r3, #9999	; 0x270f
  405288:	6013      	str	r3, [r2, #0]
  40528a:	f1ba 0f00 	cmp.w	sl, #0
  40528e:	d10d      	bne.n	4052ac <_dtoa_r+0x8c>
  405290:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405294:	b955      	cbnz	r5, 4052ac <_dtoa_r+0x8c>
  405296:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405298:	488d      	ldr	r0, [pc, #564]	; (4054d0 <_dtoa_r+0x2b0>)
  40529a:	2b00      	cmp	r3, #0
  40529c:	d0ee      	beq.n	40527c <_dtoa_r+0x5c>
  40529e:	f100 0308 	add.w	r3, r0, #8
  4052a2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4052a4:	6013      	str	r3, [r2, #0]
  4052a6:	b01b      	add	sp, #108	; 0x6c
  4052a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4052ae:	4889      	ldr	r0, [pc, #548]	; (4054d4 <_dtoa_r+0x2b4>)
  4052b0:	2b00      	cmp	r3, #0
  4052b2:	d0e3      	beq.n	40527c <_dtoa_r+0x5c>
  4052b4:	1cc3      	adds	r3, r0, #3
  4052b6:	e7f4      	b.n	4052a2 <_dtoa_r+0x82>
  4052b8:	2301      	movs	r3, #1
  4052ba:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4052be:	6033      	str	r3, [r6, #0]
  4052c0:	46ab      	mov	fp, r5
  4052c2:	e7c5      	b.n	405250 <_dtoa_r+0x30>
  4052c4:	aa18      	add	r2, sp, #96	; 0x60
  4052c6:	ab19      	add	r3, sp, #100	; 0x64
  4052c8:	9201      	str	r2, [sp, #4]
  4052ca:	9300      	str	r3, [sp, #0]
  4052cc:	4652      	mov	r2, sl
  4052ce:	465b      	mov	r3, fp
  4052d0:	4620      	mov	r0, r4
  4052d2:	f002 f819 	bl	407308 <__d2b>
  4052d6:	0d2b      	lsrs	r3, r5, #20
  4052d8:	4681      	mov	r9, r0
  4052da:	d071      	beq.n	4053c0 <_dtoa_r+0x1a0>
  4052dc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4052e0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4052e4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4052e6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4052ea:	4650      	mov	r0, sl
  4052ec:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4052f0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4052f4:	2200      	movs	r2, #0
  4052f6:	4b78      	ldr	r3, [pc, #480]	; (4054d8 <_dtoa_r+0x2b8>)
  4052f8:	f002 fccc 	bl	407c94 <__aeabi_dsub>
  4052fc:	a36c      	add	r3, pc, #432	; (adr r3, 4054b0 <_dtoa_r+0x290>)
  4052fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  405302:	f002 fe7b 	bl	407ffc <__aeabi_dmul>
  405306:	a36c      	add	r3, pc, #432	; (adr r3, 4054b8 <_dtoa_r+0x298>)
  405308:	e9d3 2300 	ldrd	r2, r3, [r3]
  40530c:	f002 fcc4 	bl	407c98 <__adddf3>
  405310:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405314:	4630      	mov	r0, r6
  405316:	f002 fe0b 	bl	407f30 <__aeabi_i2d>
  40531a:	a369      	add	r3, pc, #420	; (adr r3, 4054c0 <_dtoa_r+0x2a0>)
  40531c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405320:	f002 fe6c 	bl	407ffc <__aeabi_dmul>
  405324:	4602      	mov	r2, r0
  405326:	460b      	mov	r3, r1
  405328:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40532c:	f002 fcb4 	bl	407c98 <__adddf3>
  405330:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405334:	f003 f912 	bl	40855c <__aeabi_d2iz>
  405338:	2200      	movs	r2, #0
  40533a:	9002      	str	r0, [sp, #8]
  40533c:	2300      	movs	r3, #0
  40533e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405342:	f003 f8cd 	bl	4084e0 <__aeabi_dcmplt>
  405346:	2800      	cmp	r0, #0
  405348:	f040 8173 	bne.w	405632 <_dtoa_r+0x412>
  40534c:	9d02      	ldr	r5, [sp, #8]
  40534e:	2d16      	cmp	r5, #22
  405350:	f200 815d 	bhi.w	40560e <_dtoa_r+0x3ee>
  405354:	4b61      	ldr	r3, [pc, #388]	; (4054dc <_dtoa_r+0x2bc>)
  405356:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40535a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40535e:	4652      	mov	r2, sl
  405360:	465b      	mov	r3, fp
  405362:	f003 f8db 	bl	40851c <__aeabi_dcmpgt>
  405366:	2800      	cmp	r0, #0
  405368:	f000 81c5 	beq.w	4056f6 <_dtoa_r+0x4d6>
  40536c:	1e6b      	subs	r3, r5, #1
  40536e:	9302      	str	r3, [sp, #8]
  405370:	2300      	movs	r3, #0
  405372:	930e      	str	r3, [sp, #56]	; 0x38
  405374:	1bbf      	subs	r7, r7, r6
  405376:	1e7b      	subs	r3, r7, #1
  405378:	9306      	str	r3, [sp, #24]
  40537a:	f100 8154 	bmi.w	405626 <_dtoa_r+0x406>
  40537e:	2300      	movs	r3, #0
  405380:	9308      	str	r3, [sp, #32]
  405382:	9b02      	ldr	r3, [sp, #8]
  405384:	2b00      	cmp	r3, #0
  405386:	f2c0 8145 	blt.w	405614 <_dtoa_r+0x3f4>
  40538a:	9a06      	ldr	r2, [sp, #24]
  40538c:	930d      	str	r3, [sp, #52]	; 0x34
  40538e:	4611      	mov	r1, r2
  405390:	4419      	add	r1, r3
  405392:	2300      	movs	r3, #0
  405394:	9106      	str	r1, [sp, #24]
  405396:	930c      	str	r3, [sp, #48]	; 0x30
  405398:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40539a:	2b09      	cmp	r3, #9
  40539c:	d82a      	bhi.n	4053f4 <_dtoa_r+0x1d4>
  40539e:	2b05      	cmp	r3, #5
  4053a0:	f340 865b 	ble.w	40605a <_dtoa_r+0xe3a>
  4053a4:	3b04      	subs	r3, #4
  4053a6:	9324      	str	r3, [sp, #144]	; 0x90
  4053a8:	2500      	movs	r5, #0
  4053aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053ac:	3b02      	subs	r3, #2
  4053ae:	2b03      	cmp	r3, #3
  4053b0:	f200 8642 	bhi.w	406038 <_dtoa_r+0xe18>
  4053b4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4053b8:	02c903d4 	.word	0x02c903d4
  4053bc:	046103df 	.word	0x046103df
  4053c0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4053c2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4053c4:	443e      	add	r6, r7
  4053c6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4053ca:	2b20      	cmp	r3, #32
  4053cc:	f340 818e 	ble.w	4056ec <_dtoa_r+0x4cc>
  4053d0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4053d4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4053d8:	409d      	lsls	r5, r3
  4053da:	fa2a f000 	lsr.w	r0, sl, r0
  4053de:	4328      	orrs	r0, r5
  4053e0:	f002 fd96 	bl	407f10 <__aeabi_ui2d>
  4053e4:	2301      	movs	r3, #1
  4053e6:	3e01      	subs	r6, #1
  4053e8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4053ec:	9314      	str	r3, [sp, #80]	; 0x50
  4053ee:	e781      	b.n	4052f4 <_dtoa_r+0xd4>
  4053f0:	483b      	ldr	r0, [pc, #236]	; (4054e0 <_dtoa_r+0x2c0>)
  4053f2:	e743      	b.n	40527c <_dtoa_r+0x5c>
  4053f4:	2100      	movs	r1, #0
  4053f6:	6461      	str	r1, [r4, #68]	; 0x44
  4053f8:	4620      	mov	r0, r4
  4053fa:	9125      	str	r1, [sp, #148]	; 0x94
  4053fc:	f001 fce6 	bl	406dcc <_Balloc>
  405400:	f04f 33ff 	mov.w	r3, #4294967295
  405404:	930a      	str	r3, [sp, #40]	; 0x28
  405406:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405408:	930f      	str	r3, [sp, #60]	; 0x3c
  40540a:	2301      	movs	r3, #1
  40540c:	9004      	str	r0, [sp, #16]
  40540e:	6420      	str	r0, [r4, #64]	; 0x40
  405410:	9224      	str	r2, [sp, #144]	; 0x90
  405412:	930b      	str	r3, [sp, #44]	; 0x2c
  405414:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405416:	2b00      	cmp	r3, #0
  405418:	f2c0 80d9 	blt.w	4055ce <_dtoa_r+0x3ae>
  40541c:	9a02      	ldr	r2, [sp, #8]
  40541e:	2a0e      	cmp	r2, #14
  405420:	f300 80d5 	bgt.w	4055ce <_dtoa_r+0x3ae>
  405424:	4b2d      	ldr	r3, [pc, #180]	; (4054dc <_dtoa_r+0x2bc>)
  405426:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40542a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40542e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  405432:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405434:	2b00      	cmp	r3, #0
  405436:	f2c0 83ba 	blt.w	405bae <_dtoa_r+0x98e>
  40543a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40543e:	4650      	mov	r0, sl
  405440:	462a      	mov	r2, r5
  405442:	4633      	mov	r3, r6
  405444:	4659      	mov	r1, fp
  405446:	f002 ff03 	bl	408250 <__aeabi_ddiv>
  40544a:	f003 f887 	bl	40855c <__aeabi_d2iz>
  40544e:	4680      	mov	r8, r0
  405450:	f002 fd6e 	bl	407f30 <__aeabi_i2d>
  405454:	462a      	mov	r2, r5
  405456:	4633      	mov	r3, r6
  405458:	f002 fdd0 	bl	407ffc <__aeabi_dmul>
  40545c:	460b      	mov	r3, r1
  40545e:	4602      	mov	r2, r0
  405460:	4659      	mov	r1, fp
  405462:	4650      	mov	r0, sl
  405464:	f002 fc16 	bl	407c94 <__aeabi_dsub>
  405468:	9d04      	ldr	r5, [sp, #16]
  40546a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40546e:	702b      	strb	r3, [r5, #0]
  405470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405472:	2b01      	cmp	r3, #1
  405474:	4606      	mov	r6, r0
  405476:	460f      	mov	r7, r1
  405478:	f105 0501 	add.w	r5, r5, #1
  40547c:	d068      	beq.n	405550 <_dtoa_r+0x330>
  40547e:	2200      	movs	r2, #0
  405480:	4b18      	ldr	r3, [pc, #96]	; (4054e4 <_dtoa_r+0x2c4>)
  405482:	f002 fdbb 	bl	407ffc <__aeabi_dmul>
  405486:	2200      	movs	r2, #0
  405488:	2300      	movs	r3, #0
  40548a:	4606      	mov	r6, r0
  40548c:	460f      	mov	r7, r1
  40548e:	f003 f81d 	bl	4084cc <__aeabi_dcmpeq>
  405492:	2800      	cmp	r0, #0
  405494:	f040 8088 	bne.w	4055a8 <_dtoa_r+0x388>
  405498:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40549c:	f04f 0a00 	mov.w	sl, #0
  4054a0:	f8df b040 	ldr.w	fp, [pc, #64]	; 4054e4 <_dtoa_r+0x2c4>
  4054a4:	940c      	str	r4, [sp, #48]	; 0x30
  4054a6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4054aa:	e028      	b.n	4054fe <_dtoa_r+0x2de>
  4054ac:	f3af 8000 	nop.w
  4054b0:	636f4361 	.word	0x636f4361
  4054b4:	3fd287a7 	.word	0x3fd287a7
  4054b8:	8b60c8b3 	.word	0x8b60c8b3
  4054bc:	3fc68a28 	.word	0x3fc68a28
  4054c0:	509f79fb 	.word	0x509f79fb
  4054c4:	3fd34413 	.word	0x3fd34413
  4054c8:	7ff00000 	.word	0x7ff00000
  4054cc:	004089bd 	.word	0x004089bd
  4054d0:	00408a00 	.word	0x00408a00
  4054d4:	00408a0c 	.word	0x00408a0c
  4054d8:	3ff80000 	.word	0x3ff80000
  4054dc:	00408a48 	.word	0x00408a48
  4054e0:	004089bc 	.word	0x004089bc
  4054e4:	40240000 	.word	0x40240000
  4054e8:	f002 fd88 	bl	407ffc <__aeabi_dmul>
  4054ec:	2200      	movs	r2, #0
  4054ee:	2300      	movs	r3, #0
  4054f0:	4606      	mov	r6, r0
  4054f2:	460f      	mov	r7, r1
  4054f4:	f002 ffea 	bl	4084cc <__aeabi_dcmpeq>
  4054f8:	2800      	cmp	r0, #0
  4054fa:	f040 83c1 	bne.w	405c80 <_dtoa_r+0xa60>
  4054fe:	4642      	mov	r2, r8
  405500:	464b      	mov	r3, r9
  405502:	4630      	mov	r0, r6
  405504:	4639      	mov	r1, r7
  405506:	f002 fea3 	bl	408250 <__aeabi_ddiv>
  40550a:	f003 f827 	bl	40855c <__aeabi_d2iz>
  40550e:	4604      	mov	r4, r0
  405510:	f002 fd0e 	bl	407f30 <__aeabi_i2d>
  405514:	4642      	mov	r2, r8
  405516:	464b      	mov	r3, r9
  405518:	f002 fd70 	bl	407ffc <__aeabi_dmul>
  40551c:	4602      	mov	r2, r0
  40551e:	460b      	mov	r3, r1
  405520:	4630      	mov	r0, r6
  405522:	4639      	mov	r1, r7
  405524:	f002 fbb6 	bl	407c94 <__aeabi_dsub>
  405528:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40552c:	9e04      	ldr	r6, [sp, #16]
  40552e:	f805 eb01 	strb.w	lr, [r5], #1
  405532:	eba5 0e06 	sub.w	lr, r5, r6
  405536:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405538:	45b6      	cmp	lr, r6
  40553a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40553e:	4652      	mov	r2, sl
  405540:	465b      	mov	r3, fp
  405542:	d1d1      	bne.n	4054e8 <_dtoa_r+0x2c8>
  405544:	46a0      	mov	r8, r4
  405546:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40554a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40554c:	4606      	mov	r6, r0
  40554e:	460f      	mov	r7, r1
  405550:	4632      	mov	r2, r6
  405552:	463b      	mov	r3, r7
  405554:	4630      	mov	r0, r6
  405556:	4639      	mov	r1, r7
  405558:	f002 fb9e 	bl	407c98 <__adddf3>
  40555c:	4606      	mov	r6, r0
  40555e:	460f      	mov	r7, r1
  405560:	4602      	mov	r2, r0
  405562:	460b      	mov	r3, r1
  405564:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405568:	f002 ffba 	bl	4084e0 <__aeabi_dcmplt>
  40556c:	b948      	cbnz	r0, 405582 <_dtoa_r+0x362>
  40556e:	4632      	mov	r2, r6
  405570:	463b      	mov	r3, r7
  405572:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405576:	f002 ffa9 	bl	4084cc <__aeabi_dcmpeq>
  40557a:	b1a8      	cbz	r0, 4055a8 <_dtoa_r+0x388>
  40557c:	f018 0f01 	tst.w	r8, #1
  405580:	d012      	beq.n	4055a8 <_dtoa_r+0x388>
  405582:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405586:	9a04      	ldr	r2, [sp, #16]
  405588:	1e6b      	subs	r3, r5, #1
  40558a:	e004      	b.n	405596 <_dtoa_r+0x376>
  40558c:	429a      	cmp	r2, r3
  40558e:	f000 8401 	beq.w	405d94 <_dtoa_r+0xb74>
  405592:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  405596:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40559a:	f103 0501 	add.w	r5, r3, #1
  40559e:	d0f5      	beq.n	40558c <_dtoa_r+0x36c>
  4055a0:	f108 0801 	add.w	r8, r8, #1
  4055a4:	f883 8000 	strb.w	r8, [r3]
  4055a8:	4649      	mov	r1, r9
  4055aa:	4620      	mov	r0, r4
  4055ac:	f001 fc34 	bl	406e18 <_Bfree>
  4055b0:	2200      	movs	r2, #0
  4055b2:	9b02      	ldr	r3, [sp, #8]
  4055b4:	702a      	strb	r2, [r5, #0]
  4055b6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4055b8:	3301      	adds	r3, #1
  4055ba:	6013      	str	r3, [r2, #0]
  4055bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4055be:	2b00      	cmp	r3, #0
  4055c0:	f000 839e 	beq.w	405d00 <_dtoa_r+0xae0>
  4055c4:	9804      	ldr	r0, [sp, #16]
  4055c6:	601d      	str	r5, [r3, #0]
  4055c8:	b01b      	add	sp, #108	; 0x6c
  4055ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4055d0:	2a00      	cmp	r2, #0
  4055d2:	d03e      	beq.n	405652 <_dtoa_r+0x432>
  4055d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4055d6:	2a01      	cmp	r2, #1
  4055d8:	f340 8311 	ble.w	405bfe <_dtoa_r+0x9de>
  4055dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4055e0:	1e5f      	subs	r7, r3, #1
  4055e2:	42ba      	cmp	r2, r7
  4055e4:	f2c0 838f 	blt.w	405d06 <_dtoa_r+0xae6>
  4055e8:	1bd7      	subs	r7, r2, r7
  4055ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055ec:	2b00      	cmp	r3, #0
  4055ee:	f2c0 848b 	blt.w	405f08 <_dtoa_r+0xce8>
  4055f2:	9d08      	ldr	r5, [sp, #32]
  4055f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055f6:	9a08      	ldr	r2, [sp, #32]
  4055f8:	441a      	add	r2, r3
  4055fa:	9208      	str	r2, [sp, #32]
  4055fc:	9a06      	ldr	r2, [sp, #24]
  4055fe:	2101      	movs	r1, #1
  405600:	441a      	add	r2, r3
  405602:	4620      	mov	r0, r4
  405604:	9206      	str	r2, [sp, #24]
  405606:	f001 fca1 	bl	406f4c <__i2b>
  40560a:	4606      	mov	r6, r0
  40560c:	e024      	b.n	405658 <_dtoa_r+0x438>
  40560e:	2301      	movs	r3, #1
  405610:	930e      	str	r3, [sp, #56]	; 0x38
  405612:	e6af      	b.n	405374 <_dtoa_r+0x154>
  405614:	9a08      	ldr	r2, [sp, #32]
  405616:	9b02      	ldr	r3, [sp, #8]
  405618:	1ad2      	subs	r2, r2, r3
  40561a:	425b      	negs	r3, r3
  40561c:	930c      	str	r3, [sp, #48]	; 0x30
  40561e:	2300      	movs	r3, #0
  405620:	9208      	str	r2, [sp, #32]
  405622:	930d      	str	r3, [sp, #52]	; 0x34
  405624:	e6b8      	b.n	405398 <_dtoa_r+0x178>
  405626:	f1c7 0301 	rsb	r3, r7, #1
  40562a:	9308      	str	r3, [sp, #32]
  40562c:	2300      	movs	r3, #0
  40562e:	9306      	str	r3, [sp, #24]
  405630:	e6a7      	b.n	405382 <_dtoa_r+0x162>
  405632:	9d02      	ldr	r5, [sp, #8]
  405634:	4628      	mov	r0, r5
  405636:	f002 fc7b 	bl	407f30 <__aeabi_i2d>
  40563a:	4602      	mov	r2, r0
  40563c:	460b      	mov	r3, r1
  40563e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405642:	f002 ff43 	bl	4084cc <__aeabi_dcmpeq>
  405646:	2800      	cmp	r0, #0
  405648:	f47f ae80 	bne.w	40534c <_dtoa_r+0x12c>
  40564c:	1e6b      	subs	r3, r5, #1
  40564e:	9302      	str	r3, [sp, #8]
  405650:	e67c      	b.n	40534c <_dtoa_r+0x12c>
  405652:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405654:	9d08      	ldr	r5, [sp, #32]
  405656:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405658:	2d00      	cmp	r5, #0
  40565a:	dd0c      	ble.n	405676 <_dtoa_r+0x456>
  40565c:	9906      	ldr	r1, [sp, #24]
  40565e:	2900      	cmp	r1, #0
  405660:	460b      	mov	r3, r1
  405662:	dd08      	ble.n	405676 <_dtoa_r+0x456>
  405664:	42a9      	cmp	r1, r5
  405666:	9a08      	ldr	r2, [sp, #32]
  405668:	bfa8      	it	ge
  40566a:	462b      	movge	r3, r5
  40566c:	1ad2      	subs	r2, r2, r3
  40566e:	1aed      	subs	r5, r5, r3
  405670:	1acb      	subs	r3, r1, r3
  405672:	9208      	str	r2, [sp, #32]
  405674:	9306      	str	r3, [sp, #24]
  405676:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405678:	b1d3      	cbz	r3, 4056b0 <_dtoa_r+0x490>
  40567a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40567c:	2b00      	cmp	r3, #0
  40567e:	f000 82b7 	beq.w	405bf0 <_dtoa_r+0x9d0>
  405682:	2f00      	cmp	r7, #0
  405684:	dd10      	ble.n	4056a8 <_dtoa_r+0x488>
  405686:	4631      	mov	r1, r6
  405688:	463a      	mov	r2, r7
  40568a:	4620      	mov	r0, r4
  40568c:	f001 fcfa 	bl	407084 <__pow5mult>
  405690:	464a      	mov	r2, r9
  405692:	4601      	mov	r1, r0
  405694:	4606      	mov	r6, r0
  405696:	4620      	mov	r0, r4
  405698:	f001 fc62 	bl	406f60 <__multiply>
  40569c:	4649      	mov	r1, r9
  40569e:	4680      	mov	r8, r0
  4056a0:	4620      	mov	r0, r4
  4056a2:	f001 fbb9 	bl	406e18 <_Bfree>
  4056a6:	46c1      	mov	r9, r8
  4056a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4056aa:	1bda      	subs	r2, r3, r7
  4056ac:	f040 82a1 	bne.w	405bf2 <_dtoa_r+0x9d2>
  4056b0:	2101      	movs	r1, #1
  4056b2:	4620      	mov	r0, r4
  4056b4:	f001 fc4a 	bl	406f4c <__i2b>
  4056b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4056ba:	2b00      	cmp	r3, #0
  4056bc:	4680      	mov	r8, r0
  4056be:	dd1c      	ble.n	4056fa <_dtoa_r+0x4da>
  4056c0:	4601      	mov	r1, r0
  4056c2:	461a      	mov	r2, r3
  4056c4:	4620      	mov	r0, r4
  4056c6:	f001 fcdd 	bl	407084 <__pow5mult>
  4056ca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4056cc:	2b01      	cmp	r3, #1
  4056ce:	4680      	mov	r8, r0
  4056d0:	f340 8254 	ble.w	405b7c <_dtoa_r+0x95c>
  4056d4:	2300      	movs	r3, #0
  4056d6:	930c      	str	r3, [sp, #48]	; 0x30
  4056d8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4056dc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4056e0:	6918      	ldr	r0, [r3, #16]
  4056e2:	f001 fbe3 	bl	406eac <__hi0bits>
  4056e6:	f1c0 0020 	rsb	r0, r0, #32
  4056ea:	e010      	b.n	40570e <_dtoa_r+0x4ee>
  4056ec:	f1c3 0520 	rsb	r5, r3, #32
  4056f0:	fa0a f005 	lsl.w	r0, sl, r5
  4056f4:	e674      	b.n	4053e0 <_dtoa_r+0x1c0>
  4056f6:	900e      	str	r0, [sp, #56]	; 0x38
  4056f8:	e63c      	b.n	405374 <_dtoa_r+0x154>
  4056fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4056fc:	2b01      	cmp	r3, #1
  4056fe:	f340 8287 	ble.w	405c10 <_dtoa_r+0x9f0>
  405702:	2300      	movs	r3, #0
  405704:	930c      	str	r3, [sp, #48]	; 0x30
  405706:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405708:	2001      	movs	r0, #1
  40570a:	2b00      	cmp	r3, #0
  40570c:	d1e4      	bne.n	4056d8 <_dtoa_r+0x4b8>
  40570e:	9a06      	ldr	r2, [sp, #24]
  405710:	4410      	add	r0, r2
  405712:	f010 001f 	ands.w	r0, r0, #31
  405716:	f000 80a1 	beq.w	40585c <_dtoa_r+0x63c>
  40571a:	f1c0 0320 	rsb	r3, r0, #32
  40571e:	2b04      	cmp	r3, #4
  405720:	f340 849e 	ble.w	406060 <_dtoa_r+0xe40>
  405724:	9b08      	ldr	r3, [sp, #32]
  405726:	f1c0 001c 	rsb	r0, r0, #28
  40572a:	4403      	add	r3, r0
  40572c:	9308      	str	r3, [sp, #32]
  40572e:	4613      	mov	r3, r2
  405730:	4403      	add	r3, r0
  405732:	4405      	add	r5, r0
  405734:	9306      	str	r3, [sp, #24]
  405736:	9b08      	ldr	r3, [sp, #32]
  405738:	2b00      	cmp	r3, #0
  40573a:	dd05      	ble.n	405748 <_dtoa_r+0x528>
  40573c:	4649      	mov	r1, r9
  40573e:	461a      	mov	r2, r3
  405740:	4620      	mov	r0, r4
  405742:	f001 fcef 	bl	407124 <__lshift>
  405746:	4681      	mov	r9, r0
  405748:	9b06      	ldr	r3, [sp, #24]
  40574a:	2b00      	cmp	r3, #0
  40574c:	dd05      	ble.n	40575a <_dtoa_r+0x53a>
  40574e:	4641      	mov	r1, r8
  405750:	461a      	mov	r2, r3
  405752:	4620      	mov	r0, r4
  405754:	f001 fce6 	bl	407124 <__lshift>
  405758:	4680      	mov	r8, r0
  40575a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40575c:	2b00      	cmp	r3, #0
  40575e:	f040 8086 	bne.w	40586e <_dtoa_r+0x64e>
  405762:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405764:	2b00      	cmp	r3, #0
  405766:	f340 8266 	ble.w	405c36 <_dtoa_r+0xa16>
  40576a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40576c:	2b00      	cmp	r3, #0
  40576e:	f000 8098 	beq.w	4058a2 <_dtoa_r+0x682>
  405772:	2d00      	cmp	r5, #0
  405774:	dd05      	ble.n	405782 <_dtoa_r+0x562>
  405776:	4631      	mov	r1, r6
  405778:	462a      	mov	r2, r5
  40577a:	4620      	mov	r0, r4
  40577c:	f001 fcd2 	bl	407124 <__lshift>
  405780:	4606      	mov	r6, r0
  405782:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405784:	2b00      	cmp	r3, #0
  405786:	f040 8337 	bne.w	405df8 <_dtoa_r+0xbd8>
  40578a:	9606      	str	r6, [sp, #24]
  40578c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40578e:	9a04      	ldr	r2, [sp, #16]
  405790:	f8dd b018 	ldr.w	fp, [sp, #24]
  405794:	3b01      	subs	r3, #1
  405796:	18d3      	adds	r3, r2, r3
  405798:	930b      	str	r3, [sp, #44]	; 0x2c
  40579a:	f00a 0301 	and.w	r3, sl, #1
  40579e:	930c      	str	r3, [sp, #48]	; 0x30
  4057a0:	4617      	mov	r7, r2
  4057a2:	46c2      	mov	sl, r8
  4057a4:	4651      	mov	r1, sl
  4057a6:	4648      	mov	r0, r9
  4057a8:	f7ff fca4 	bl	4050f4 <quorem>
  4057ac:	4631      	mov	r1, r6
  4057ae:	4605      	mov	r5, r0
  4057b0:	4648      	mov	r0, r9
  4057b2:	f001 fd09 	bl	4071c8 <__mcmp>
  4057b6:	465a      	mov	r2, fp
  4057b8:	900a      	str	r0, [sp, #40]	; 0x28
  4057ba:	4651      	mov	r1, sl
  4057bc:	4620      	mov	r0, r4
  4057be:	f001 fd1f 	bl	407200 <__mdiff>
  4057c2:	68c2      	ldr	r2, [r0, #12]
  4057c4:	4680      	mov	r8, r0
  4057c6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4057ca:	2a00      	cmp	r2, #0
  4057cc:	f040 822b 	bne.w	405c26 <_dtoa_r+0xa06>
  4057d0:	4601      	mov	r1, r0
  4057d2:	4648      	mov	r0, r9
  4057d4:	9308      	str	r3, [sp, #32]
  4057d6:	f001 fcf7 	bl	4071c8 <__mcmp>
  4057da:	4641      	mov	r1, r8
  4057dc:	9006      	str	r0, [sp, #24]
  4057de:	4620      	mov	r0, r4
  4057e0:	f001 fb1a 	bl	406e18 <_Bfree>
  4057e4:	9a06      	ldr	r2, [sp, #24]
  4057e6:	9b08      	ldr	r3, [sp, #32]
  4057e8:	b932      	cbnz	r2, 4057f8 <_dtoa_r+0x5d8>
  4057ea:	9924      	ldr	r1, [sp, #144]	; 0x90
  4057ec:	b921      	cbnz	r1, 4057f8 <_dtoa_r+0x5d8>
  4057ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4057f0:	2a00      	cmp	r2, #0
  4057f2:	f000 83ef 	beq.w	405fd4 <_dtoa_r+0xdb4>
  4057f6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4057f8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4057fa:	2900      	cmp	r1, #0
  4057fc:	f2c0 829f 	blt.w	405d3e <_dtoa_r+0xb1e>
  405800:	d105      	bne.n	40580e <_dtoa_r+0x5ee>
  405802:	9924      	ldr	r1, [sp, #144]	; 0x90
  405804:	b919      	cbnz	r1, 40580e <_dtoa_r+0x5ee>
  405806:	990c      	ldr	r1, [sp, #48]	; 0x30
  405808:	2900      	cmp	r1, #0
  40580a:	f000 8298 	beq.w	405d3e <_dtoa_r+0xb1e>
  40580e:	2a00      	cmp	r2, #0
  405810:	f300 8306 	bgt.w	405e20 <_dtoa_r+0xc00>
  405814:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405816:	703b      	strb	r3, [r7, #0]
  405818:	f107 0801 	add.w	r8, r7, #1
  40581c:	4297      	cmp	r7, r2
  40581e:	4645      	mov	r5, r8
  405820:	f000 830c 	beq.w	405e3c <_dtoa_r+0xc1c>
  405824:	4649      	mov	r1, r9
  405826:	2300      	movs	r3, #0
  405828:	220a      	movs	r2, #10
  40582a:	4620      	mov	r0, r4
  40582c:	f001 fafe 	bl	406e2c <__multadd>
  405830:	455e      	cmp	r6, fp
  405832:	4681      	mov	r9, r0
  405834:	4631      	mov	r1, r6
  405836:	f04f 0300 	mov.w	r3, #0
  40583a:	f04f 020a 	mov.w	r2, #10
  40583e:	4620      	mov	r0, r4
  405840:	f000 81eb 	beq.w	405c1a <_dtoa_r+0x9fa>
  405844:	f001 faf2 	bl	406e2c <__multadd>
  405848:	4659      	mov	r1, fp
  40584a:	4606      	mov	r6, r0
  40584c:	2300      	movs	r3, #0
  40584e:	220a      	movs	r2, #10
  405850:	4620      	mov	r0, r4
  405852:	f001 faeb 	bl	406e2c <__multadd>
  405856:	4647      	mov	r7, r8
  405858:	4683      	mov	fp, r0
  40585a:	e7a3      	b.n	4057a4 <_dtoa_r+0x584>
  40585c:	201c      	movs	r0, #28
  40585e:	9b08      	ldr	r3, [sp, #32]
  405860:	4403      	add	r3, r0
  405862:	9308      	str	r3, [sp, #32]
  405864:	9b06      	ldr	r3, [sp, #24]
  405866:	4403      	add	r3, r0
  405868:	4405      	add	r5, r0
  40586a:	9306      	str	r3, [sp, #24]
  40586c:	e763      	b.n	405736 <_dtoa_r+0x516>
  40586e:	4641      	mov	r1, r8
  405870:	4648      	mov	r0, r9
  405872:	f001 fca9 	bl	4071c8 <__mcmp>
  405876:	2800      	cmp	r0, #0
  405878:	f6bf af73 	bge.w	405762 <_dtoa_r+0x542>
  40587c:	9f02      	ldr	r7, [sp, #8]
  40587e:	4649      	mov	r1, r9
  405880:	2300      	movs	r3, #0
  405882:	220a      	movs	r2, #10
  405884:	4620      	mov	r0, r4
  405886:	3f01      	subs	r7, #1
  405888:	9702      	str	r7, [sp, #8]
  40588a:	f001 facf 	bl	406e2c <__multadd>
  40588e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405890:	4681      	mov	r9, r0
  405892:	2b00      	cmp	r3, #0
  405894:	f040 83b6 	bne.w	406004 <_dtoa_r+0xde4>
  405898:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40589a:	2b00      	cmp	r3, #0
  40589c:	f340 83bf 	ble.w	40601e <_dtoa_r+0xdfe>
  4058a0:	930a      	str	r3, [sp, #40]	; 0x28
  4058a2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4058a6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4058a8:	465d      	mov	r5, fp
  4058aa:	e002      	b.n	4058b2 <_dtoa_r+0x692>
  4058ac:	f001 fabe 	bl	406e2c <__multadd>
  4058b0:	4681      	mov	r9, r0
  4058b2:	4641      	mov	r1, r8
  4058b4:	4648      	mov	r0, r9
  4058b6:	f7ff fc1d 	bl	4050f4 <quorem>
  4058ba:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4058be:	f805 ab01 	strb.w	sl, [r5], #1
  4058c2:	eba5 030b 	sub.w	r3, r5, fp
  4058c6:	42bb      	cmp	r3, r7
  4058c8:	f04f 020a 	mov.w	r2, #10
  4058cc:	f04f 0300 	mov.w	r3, #0
  4058d0:	4649      	mov	r1, r9
  4058d2:	4620      	mov	r0, r4
  4058d4:	dbea      	blt.n	4058ac <_dtoa_r+0x68c>
  4058d6:	9b04      	ldr	r3, [sp, #16]
  4058d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4058da:	2a01      	cmp	r2, #1
  4058dc:	bfac      	ite	ge
  4058de:	189b      	addge	r3, r3, r2
  4058e0:	3301      	addlt	r3, #1
  4058e2:	461d      	mov	r5, r3
  4058e4:	f04f 0b00 	mov.w	fp, #0
  4058e8:	4649      	mov	r1, r9
  4058ea:	2201      	movs	r2, #1
  4058ec:	4620      	mov	r0, r4
  4058ee:	f001 fc19 	bl	407124 <__lshift>
  4058f2:	4641      	mov	r1, r8
  4058f4:	4681      	mov	r9, r0
  4058f6:	f001 fc67 	bl	4071c8 <__mcmp>
  4058fa:	2800      	cmp	r0, #0
  4058fc:	f340 823d 	ble.w	405d7a <_dtoa_r+0xb5a>
  405900:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405904:	9904      	ldr	r1, [sp, #16]
  405906:	1e6b      	subs	r3, r5, #1
  405908:	e004      	b.n	405914 <_dtoa_r+0x6f4>
  40590a:	428b      	cmp	r3, r1
  40590c:	f000 81ae 	beq.w	405c6c <_dtoa_r+0xa4c>
  405910:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405914:	2a39      	cmp	r2, #57	; 0x39
  405916:	f103 0501 	add.w	r5, r3, #1
  40591a:	d0f6      	beq.n	40590a <_dtoa_r+0x6ea>
  40591c:	3201      	adds	r2, #1
  40591e:	701a      	strb	r2, [r3, #0]
  405920:	4641      	mov	r1, r8
  405922:	4620      	mov	r0, r4
  405924:	f001 fa78 	bl	406e18 <_Bfree>
  405928:	2e00      	cmp	r6, #0
  40592a:	f43f ae3d 	beq.w	4055a8 <_dtoa_r+0x388>
  40592e:	f1bb 0f00 	cmp.w	fp, #0
  405932:	d005      	beq.n	405940 <_dtoa_r+0x720>
  405934:	45b3      	cmp	fp, r6
  405936:	d003      	beq.n	405940 <_dtoa_r+0x720>
  405938:	4659      	mov	r1, fp
  40593a:	4620      	mov	r0, r4
  40593c:	f001 fa6c 	bl	406e18 <_Bfree>
  405940:	4631      	mov	r1, r6
  405942:	4620      	mov	r0, r4
  405944:	f001 fa68 	bl	406e18 <_Bfree>
  405948:	e62e      	b.n	4055a8 <_dtoa_r+0x388>
  40594a:	2300      	movs	r3, #0
  40594c:	930b      	str	r3, [sp, #44]	; 0x2c
  40594e:	9b02      	ldr	r3, [sp, #8]
  405950:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405952:	4413      	add	r3, r2
  405954:	930f      	str	r3, [sp, #60]	; 0x3c
  405956:	3301      	adds	r3, #1
  405958:	2b01      	cmp	r3, #1
  40595a:	461f      	mov	r7, r3
  40595c:	461e      	mov	r6, r3
  40595e:	930a      	str	r3, [sp, #40]	; 0x28
  405960:	bfb8      	it	lt
  405962:	2701      	movlt	r7, #1
  405964:	2100      	movs	r1, #0
  405966:	2f17      	cmp	r7, #23
  405968:	6461      	str	r1, [r4, #68]	; 0x44
  40596a:	d90a      	bls.n	405982 <_dtoa_r+0x762>
  40596c:	2201      	movs	r2, #1
  40596e:	2304      	movs	r3, #4
  405970:	005b      	lsls	r3, r3, #1
  405972:	f103 0014 	add.w	r0, r3, #20
  405976:	4287      	cmp	r7, r0
  405978:	4611      	mov	r1, r2
  40597a:	f102 0201 	add.w	r2, r2, #1
  40597e:	d2f7      	bcs.n	405970 <_dtoa_r+0x750>
  405980:	6461      	str	r1, [r4, #68]	; 0x44
  405982:	4620      	mov	r0, r4
  405984:	f001 fa22 	bl	406dcc <_Balloc>
  405988:	2e0e      	cmp	r6, #14
  40598a:	9004      	str	r0, [sp, #16]
  40598c:	6420      	str	r0, [r4, #64]	; 0x40
  40598e:	f63f ad41 	bhi.w	405414 <_dtoa_r+0x1f4>
  405992:	2d00      	cmp	r5, #0
  405994:	f43f ad3e 	beq.w	405414 <_dtoa_r+0x1f4>
  405998:	9902      	ldr	r1, [sp, #8]
  40599a:	2900      	cmp	r1, #0
  40599c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4059a0:	f340 8202 	ble.w	405da8 <_dtoa_r+0xb88>
  4059a4:	4bb8      	ldr	r3, [pc, #736]	; (405c88 <_dtoa_r+0xa68>)
  4059a6:	f001 020f 	and.w	r2, r1, #15
  4059aa:	110d      	asrs	r5, r1, #4
  4059ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4059b0:	06e9      	lsls	r1, r5, #27
  4059b2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4059b6:	f140 81ae 	bpl.w	405d16 <_dtoa_r+0xaf6>
  4059ba:	4bb4      	ldr	r3, [pc, #720]	; (405c8c <_dtoa_r+0xa6c>)
  4059bc:	4650      	mov	r0, sl
  4059be:	4659      	mov	r1, fp
  4059c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4059c4:	f002 fc44 	bl	408250 <__aeabi_ddiv>
  4059c8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4059cc:	f005 050f 	and.w	r5, r5, #15
  4059d0:	f04f 0a03 	mov.w	sl, #3
  4059d4:	b18d      	cbz	r5, 4059fa <_dtoa_r+0x7da>
  4059d6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405c8c <_dtoa_r+0xa6c>
  4059da:	07ea      	lsls	r2, r5, #31
  4059dc:	d509      	bpl.n	4059f2 <_dtoa_r+0x7d2>
  4059de:	4630      	mov	r0, r6
  4059e0:	4639      	mov	r1, r7
  4059e2:	e9d8 2300 	ldrd	r2, r3, [r8]
  4059e6:	f002 fb09 	bl	407ffc <__aeabi_dmul>
  4059ea:	f10a 0a01 	add.w	sl, sl, #1
  4059ee:	4606      	mov	r6, r0
  4059f0:	460f      	mov	r7, r1
  4059f2:	106d      	asrs	r5, r5, #1
  4059f4:	f108 0808 	add.w	r8, r8, #8
  4059f8:	d1ef      	bne.n	4059da <_dtoa_r+0x7ba>
  4059fa:	463b      	mov	r3, r7
  4059fc:	4632      	mov	r2, r6
  4059fe:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405a02:	f002 fc25 	bl	408250 <__aeabi_ddiv>
  405a06:	4607      	mov	r7, r0
  405a08:	4688      	mov	r8, r1
  405a0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405a0c:	b143      	cbz	r3, 405a20 <_dtoa_r+0x800>
  405a0e:	2200      	movs	r2, #0
  405a10:	4b9f      	ldr	r3, [pc, #636]	; (405c90 <_dtoa_r+0xa70>)
  405a12:	4638      	mov	r0, r7
  405a14:	4641      	mov	r1, r8
  405a16:	f002 fd63 	bl	4084e0 <__aeabi_dcmplt>
  405a1a:	2800      	cmp	r0, #0
  405a1c:	f040 8286 	bne.w	405f2c <_dtoa_r+0xd0c>
  405a20:	4650      	mov	r0, sl
  405a22:	f002 fa85 	bl	407f30 <__aeabi_i2d>
  405a26:	463a      	mov	r2, r7
  405a28:	4643      	mov	r3, r8
  405a2a:	f002 fae7 	bl	407ffc <__aeabi_dmul>
  405a2e:	4b99      	ldr	r3, [pc, #612]	; (405c94 <_dtoa_r+0xa74>)
  405a30:	2200      	movs	r2, #0
  405a32:	f002 f931 	bl	407c98 <__adddf3>
  405a36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a38:	4605      	mov	r5, r0
  405a3a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405a3e:	2b00      	cmp	r3, #0
  405a40:	f000 813e 	beq.w	405cc0 <_dtoa_r+0xaa0>
  405a44:	9b02      	ldr	r3, [sp, #8]
  405a46:	9315      	str	r3, [sp, #84]	; 0x54
  405a48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a4a:	9312      	str	r3, [sp, #72]	; 0x48
  405a4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405a4e:	2b00      	cmp	r3, #0
  405a50:	f000 81fa 	beq.w	405e48 <_dtoa_r+0xc28>
  405a54:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405a56:	4b8c      	ldr	r3, [pc, #560]	; (405c88 <_dtoa_r+0xa68>)
  405a58:	498f      	ldr	r1, [pc, #572]	; (405c98 <_dtoa_r+0xa78>)
  405a5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405a5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405a62:	2000      	movs	r0, #0
  405a64:	f002 fbf4 	bl	408250 <__aeabi_ddiv>
  405a68:	462a      	mov	r2, r5
  405a6a:	4633      	mov	r3, r6
  405a6c:	f002 f912 	bl	407c94 <__aeabi_dsub>
  405a70:	4682      	mov	sl, r0
  405a72:	468b      	mov	fp, r1
  405a74:	4638      	mov	r0, r7
  405a76:	4641      	mov	r1, r8
  405a78:	f002 fd70 	bl	40855c <__aeabi_d2iz>
  405a7c:	4605      	mov	r5, r0
  405a7e:	f002 fa57 	bl	407f30 <__aeabi_i2d>
  405a82:	4602      	mov	r2, r0
  405a84:	460b      	mov	r3, r1
  405a86:	4638      	mov	r0, r7
  405a88:	4641      	mov	r1, r8
  405a8a:	f002 f903 	bl	407c94 <__aeabi_dsub>
  405a8e:	3530      	adds	r5, #48	; 0x30
  405a90:	fa5f f885 	uxtb.w	r8, r5
  405a94:	9d04      	ldr	r5, [sp, #16]
  405a96:	4606      	mov	r6, r0
  405a98:	460f      	mov	r7, r1
  405a9a:	f885 8000 	strb.w	r8, [r5]
  405a9e:	4602      	mov	r2, r0
  405aa0:	460b      	mov	r3, r1
  405aa2:	4650      	mov	r0, sl
  405aa4:	4659      	mov	r1, fp
  405aa6:	3501      	adds	r5, #1
  405aa8:	f002 fd38 	bl	40851c <__aeabi_dcmpgt>
  405aac:	2800      	cmp	r0, #0
  405aae:	d154      	bne.n	405b5a <_dtoa_r+0x93a>
  405ab0:	4632      	mov	r2, r6
  405ab2:	463b      	mov	r3, r7
  405ab4:	2000      	movs	r0, #0
  405ab6:	4976      	ldr	r1, [pc, #472]	; (405c90 <_dtoa_r+0xa70>)
  405ab8:	f002 f8ec 	bl	407c94 <__aeabi_dsub>
  405abc:	4602      	mov	r2, r0
  405abe:	460b      	mov	r3, r1
  405ac0:	4650      	mov	r0, sl
  405ac2:	4659      	mov	r1, fp
  405ac4:	f002 fd2a 	bl	40851c <__aeabi_dcmpgt>
  405ac8:	2800      	cmp	r0, #0
  405aca:	f040 8270 	bne.w	405fae <_dtoa_r+0xd8e>
  405ace:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405ad0:	2a01      	cmp	r2, #1
  405ad2:	f000 8111 	beq.w	405cf8 <_dtoa_r+0xad8>
  405ad6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ad8:	9a04      	ldr	r2, [sp, #16]
  405ada:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405ade:	4413      	add	r3, r2
  405ae0:	4699      	mov	r9, r3
  405ae2:	e00d      	b.n	405b00 <_dtoa_r+0x8e0>
  405ae4:	2000      	movs	r0, #0
  405ae6:	496a      	ldr	r1, [pc, #424]	; (405c90 <_dtoa_r+0xa70>)
  405ae8:	f002 f8d4 	bl	407c94 <__aeabi_dsub>
  405aec:	4652      	mov	r2, sl
  405aee:	465b      	mov	r3, fp
  405af0:	f002 fcf6 	bl	4084e0 <__aeabi_dcmplt>
  405af4:	2800      	cmp	r0, #0
  405af6:	f040 8258 	bne.w	405faa <_dtoa_r+0xd8a>
  405afa:	454d      	cmp	r5, r9
  405afc:	f000 80fa 	beq.w	405cf4 <_dtoa_r+0xad4>
  405b00:	4650      	mov	r0, sl
  405b02:	4659      	mov	r1, fp
  405b04:	2200      	movs	r2, #0
  405b06:	4b65      	ldr	r3, [pc, #404]	; (405c9c <_dtoa_r+0xa7c>)
  405b08:	f002 fa78 	bl	407ffc <__aeabi_dmul>
  405b0c:	2200      	movs	r2, #0
  405b0e:	4b63      	ldr	r3, [pc, #396]	; (405c9c <_dtoa_r+0xa7c>)
  405b10:	4682      	mov	sl, r0
  405b12:	468b      	mov	fp, r1
  405b14:	4630      	mov	r0, r6
  405b16:	4639      	mov	r1, r7
  405b18:	f002 fa70 	bl	407ffc <__aeabi_dmul>
  405b1c:	460f      	mov	r7, r1
  405b1e:	4606      	mov	r6, r0
  405b20:	f002 fd1c 	bl	40855c <__aeabi_d2iz>
  405b24:	4680      	mov	r8, r0
  405b26:	f002 fa03 	bl	407f30 <__aeabi_i2d>
  405b2a:	4602      	mov	r2, r0
  405b2c:	460b      	mov	r3, r1
  405b2e:	4630      	mov	r0, r6
  405b30:	4639      	mov	r1, r7
  405b32:	f002 f8af 	bl	407c94 <__aeabi_dsub>
  405b36:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405b3a:	fa5f f888 	uxtb.w	r8, r8
  405b3e:	4652      	mov	r2, sl
  405b40:	465b      	mov	r3, fp
  405b42:	f805 8b01 	strb.w	r8, [r5], #1
  405b46:	4606      	mov	r6, r0
  405b48:	460f      	mov	r7, r1
  405b4a:	f002 fcc9 	bl	4084e0 <__aeabi_dcmplt>
  405b4e:	4632      	mov	r2, r6
  405b50:	463b      	mov	r3, r7
  405b52:	2800      	cmp	r0, #0
  405b54:	d0c6      	beq.n	405ae4 <_dtoa_r+0x8c4>
  405b56:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405b5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405b5c:	9302      	str	r3, [sp, #8]
  405b5e:	e523      	b.n	4055a8 <_dtoa_r+0x388>
  405b60:	2300      	movs	r3, #0
  405b62:	930b      	str	r3, [sp, #44]	; 0x2c
  405b64:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405b66:	2b00      	cmp	r3, #0
  405b68:	f340 80dc 	ble.w	405d24 <_dtoa_r+0xb04>
  405b6c:	461f      	mov	r7, r3
  405b6e:	461e      	mov	r6, r3
  405b70:	930f      	str	r3, [sp, #60]	; 0x3c
  405b72:	930a      	str	r3, [sp, #40]	; 0x28
  405b74:	e6f6      	b.n	405964 <_dtoa_r+0x744>
  405b76:	2301      	movs	r3, #1
  405b78:	930b      	str	r3, [sp, #44]	; 0x2c
  405b7a:	e7f3      	b.n	405b64 <_dtoa_r+0x944>
  405b7c:	f1ba 0f00 	cmp.w	sl, #0
  405b80:	f47f ada8 	bne.w	4056d4 <_dtoa_r+0x4b4>
  405b84:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405b88:	2b00      	cmp	r3, #0
  405b8a:	f47f adba 	bne.w	405702 <_dtoa_r+0x4e2>
  405b8e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405b92:	0d3f      	lsrs	r7, r7, #20
  405b94:	053f      	lsls	r7, r7, #20
  405b96:	2f00      	cmp	r7, #0
  405b98:	f000 820d 	beq.w	405fb6 <_dtoa_r+0xd96>
  405b9c:	9b08      	ldr	r3, [sp, #32]
  405b9e:	3301      	adds	r3, #1
  405ba0:	9308      	str	r3, [sp, #32]
  405ba2:	9b06      	ldr	r3, [sp, #24]
  405ba4:	3301      	adds	r3, #1
  405ba6:	9306      	str	r3, [sp, #24]
  405ba8:	2301      	movs	r3, #1
  405baa:	930c      	str	r3, [sp, #48]	; 0x30
  405bac:	e5ab      	b.n	405706 <_dtoa_r+0x4e6>
  405bae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405bb0:	2b00      	cmp	r3, #0
  405bb2:	f73f ac42 	bgt.w	40543a <_dtoa_r+0x21a>
  405bb6:	f040 8221 	bne.w	405ffc <_dtoa_r+0xddc>
  405bba:	2200      	movs	r2, #0
  405bbc:	4b38      	ldr	r3, [pc, #224]	; (405ca0 <_dtoa_r+0xa80>)
  405bbe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405bc2:	f002 fa1b 	bl	407ffc <__aeabi_dmul>
  405bc6:	4652      	mov	r2, sl
  405bc8:	465b      	mov	r3, fp
  405bca:	f002 fc9d 	bl	408508 <__aeabi_dcmpge>
  405bce:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  405bd2:	4646      	mov	r6, r8
  405bd4:	2800      	cmp	r0, #0
  405bd6:	d041      	beq.n	405c5c <_dtoa_r+0xa3c>
  405bd8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405bda:	9d04      	ldr	r5, [sp, #16]
  405bdc:	43db      	mvns	r3, r3
  405bde:	9302      	str	r3, [sp, #8]
  405be0:	4641      	mov	r1, r8
  405be2:	4620      	mov	r0, r4
  405be4:	f001 f918 	bl	406e18 <_Bfree>
  405be8:	2e00      	cmp	r6, #0
  405bea:	f43f acdd 	beq.w	4055a8 <_dtoa_r+0x388>
  405bee:	e6a7      	b.n	405940 <_dtoa_r+0x720>
  405bf0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405bf2:	4649      	mov	r1, r9
  405bf4:	4620      	mov	r0, r4
  405bf6:	f001 fa45 	bl	407084 <__pow5mult>
  405bfa:	4681      	mov	r9, r0
  405bfc:	e558      	b.n	4056b0 <_dtoa_r+0x490>
  405bfe:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405c00:	2a00      	cmp	r2, #0
  405c02:	f000 8187 	beq.w	405f14 <_dtoa_r+0xcf4>
  405c06:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405c0a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405c0c:	9d08      	ldr	r5, [sp, #32]
  405c0e:	e4f2      	b.n	4055f6 <_dtoa_r+0x3d6>
  405c10:	f1ba 0f00 	cmp.w	sl, #0
  405c14:	f47f ad75 	bne.w	405702 <_dtoa_r+0x4e2>
  405c18:	e7b4      	b.n	405b84 <_dtoa_r+0x964>
  405c1a:	f001 f907 	bl	406e2c <__multadd>
  405c1e:	4647      	mov	r7, r8
  405c20:	4606      	mov	r6, r0
  405c22:	4683      	mov	fp, r0
  405c24:	e5be      	b.n	4057a4 <_dtoa_r+0x584>
  405c26:	4601      	mov	r1, r0
  405c28:	4620      	mov	r0, r4
  405c2a:	9306      	str	r3, [sp, #24]
  405c2c:	f001 f8f4 	bl	406e18 <_Bfree>
  405c30:	2201      	movs	r2, #1
  405c32:	9b06      	ldr	r3, [sp, #24]
  405c34:	e5e0      	b.n	4057f8 <_dtoa_r+0x5d8>
  405c36:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c38:	2b02      	cmp	r3, #2
  405c3a:	f77f ad96 	ble.w	40576a <_dtoa_r+0x54a>
  405c3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c40:	2b00      	cmp	r3, #0
  405c42:	d1c9      	bne.n	405bd8 <_dtoa_r+0x9b8>
  405c44:	4641      	mov	r1, r8
  405c46:	2205      	movs	r2, #5
  405c48:	4620      	mov	r0, r4
  405c4a:	f001 f8ef 	bl	406e2c <__multadd>
  405c4e:	4601      	mov	r1, r0
  405c50:	4680      	mov	r8, r0
  405c52:	4648      	mov	r0, r9
  405c54:	f001 fab8 	bl	4071c8 <__mcmp>
  405c58:	2800      	cmp	r0, #0
  405c5a:	ddbd      	ble.n	405bd8 <_dtoa_r+0x9b8>
  405c5c:	9a02      	ldr	r2, [sp, #8]
  405c5e:	9904      	ldr	r1, [sp, #16]
  405c60:	2331      	movs	r3, #49	; 0x31
  405c62:	3201      	adds	r2, #1
  405c64:	9202      	str	r2, [sp, #8]
  405c66:	700b      	strb	r3, [r1, #0]
  405c68:	1c4d      	adds	r5, r1, #1
  405c6a:	e7b9      	b.n	405be0 <_dtoa_r+0x9c0>
  405c6c:	9a02      	ldr	r2, [sp, #8]
  405c6e:	3201      	adds	r2, #1
  405c70:	9202      	str	r2, [sp, #8]
  405c72:	9a04      	ldr	r2, [sp, #16]
  405c74:	2331      	movs	r3, #49	; 0x31
  405c76:	7013      	strb	r3, [r2, #0]
  405c78:	e652      	b.n	405920 <_dtoa_r+0x700>
  405c7a:	2301      	movs	r3, #1
  405c7c:	930b      	str	r3, [sp, #44]	; 0x2c
  405c7e:	e666      	b.n	40594e <_dtoa_r+0x72e>
  405c80:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405c84:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405c86:	e48f      	b.n	4055a8 <_dtoa_r+0x388>
  405c88:	00408a48 	.word	0x00408a48
  405c8c:	00408a20 	.word	0x00408a20
  405c90:	3ff00000 	.word	0x3ff00000
  405c94:	401c0000 	.word	0x401c0000
  405c98:	3fe00000 	.word	0x3fe00000
  405c9c:	40240000 	.word	0x40240000
  405ca0:	40140000 	.word	0x40140000
  405ca4:	4650      	mov	r0, sl
  405ca6:	f002 f943 	bl	407f30 <__aeabi_i2d>
  405caa:	463a      	mov	r2, r7
  405cac:	4643      	mov	r3, r8
  405cae:	f002 f9a5 	bl	407ffc <__aeabi_dmul>
  405cb2:	2200      	movs	r2, #0
  405cb4:	4bc1      	ldr	r3, [pc, #772]	; (405fbc <_dtoa_r+0xd9c>)
  405cb6:	f001 ffef 	bl	407c98 <__adddf3>
  405cba:	4605      	mov	r5, r0
  405cbc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405cc0:	4641      	mov	r1, r8
  405cc2:	2200      	movs	r2, #0
  405cc4:	4bbe      	ldr	r3, [pc, #760]	; (405fc0 <_dtoa_r+0xda0>)
  405cc6:	4638      	mov	r0, r7
  405cc8:	f001 ffe4 	bl	407c94 <__aeabi_dsub>
  405ccc:	462a      	mov	r2, r5
  405cce:	4633      	mov	r3, r6
  405cd0:	4682      	mov	sl, r0
  405cd2:	468b      	mov	fp, r1
  405cd4:	f002 fc22 	bl	40851c <__aeabi_dcmpgt>
  405cd8:	4680      	mov	r8, r0
  405cda:	2800      	cmp	r0, #0
  405cdc:	f040 8110 	bne.w	405f00 <_dtoa_r+0xce0>
  405ce0:	462a      	mov	r2, r5
  405ce2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  405ce6:	4650      	mov	r0, sl
  405ce8:	4659      	mov	r1, fp
  405cea:	f002 fbf9 	bl	4084e0 <__aeabi_dcmplt>
  405cee:	b118      	cbz	r0, 405cf8 <_dtoa_r+0xad8>
  405cf0:	4646      	mov	r6, r8
  405cf2:	e771      	b.n	405bd8 <_dtoa_r+0x9b8>
  405cf4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405cf8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405cfc:	f7ff bb8a 	b.w	405414 <_dtoa_r+0x1f4>
  405d00:	9804      	ldr	r0, [sp, #16]
  405d02:	f7ff babb 	b.w	40527c <_dtoa_r+0x5c>
  405d06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405d08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405d0a:	970c      	str	r7, [sp, #48]	; 0x30
  405d0c:	1afb      	subs	r3, r7, r3
  405d0e:	441a      	add	r2, r3
  405d10:	920d      	str	r2, [sp, #52]	; 0x34
  405d12:	2700      	movs	r7, #0
  405d14:	e469      	b.n	4055ea <_dtoa_r+0x3ca>
  405d16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405d1a:	f04f 0a02 	mov.w	sl, #2
  405d1e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  405d22:	e657      	b.n	4059d4 <_dtoa_r+0x7b4>
  405d24:	2100      	movs	r1, #0
  405d26:	2301      	movs	r3, #1
  405d28:	6461      	str	r1, [r4, #68]	; 0x44
  405d2a:	4620      	mov	r0, r4
  405d2c:	9325      	str	r3, [sp, #148]	; 0x94
  405d2e:	f001 f84d 	bl	406dcc <_Balloc>
  405d32:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405d34:	9004      	str	r0, [sp, #16]
  405d36:	6420      	str	r0, [r4, #64]	; 0x40
  405d38:	930a      	str	r3, [sp, #40]	; 0x28
  405d3a:	930f      	str	r3, [sp, #60]	; 0x3c
  405d3c:	e629      	b.n	405992 <_dtoa_r+0x772>
  405d3e:	2a00      	cmp	r2, #0
  405d40:	46d0      	mov	r8, sl
  405d42:	f8cd b018 	str.w	fp, [sp, #24]
  405d46:	469a      	mov	sl, r3
  405d48:	dd11      	ble.n	405d6e <_dtoa_r+0xb4e>
  405d4a:	4649      	mov	r1, r9
  405d4c:	2201      	movs	r2, #1
  405d4e:	4620      	mov	r0, r4
  405d50:	f001 f9e8 	bl	407124 <__lshift>
  405d54:	4641      	mov	r1, r8
  405d56:	4681      	mov	r9, r0
  405d58:	f001 fa36 	bl	4071c8 <__mcmp>
  405d5c:	2800      	cmp	r0, #0
  405d5e:	f340 8146 	ble.w	405fee <_dtoa_r+0xdce>
  405d62:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405d66:	f000 8106 	beq.w	405f76 <_dtoa_r+0xd56>
  405d6a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405d6e:	46b3      	mov	fp, r6
  405d70:	f887 a000 	strb.w	sl, [r7]
  405d74:	1c7d      	adds	r5, r7, #1
  405d76:	9e06      	ldr	r6, [sp, #24]
  405d78:	e5d2      	b.n	405920 <_dtoa_r+0x700>
  405d7a:	d104      	bne.n	405d86 <_dtoa_r+0xb66>
  405d7c:	f01a 0f01 	tst.w	sl, #1
  405d80:	d001      	beq.n	405d86 <_dtoa_r+0xb66>
  405d82:	e5bd      	b.n	405900 <_dtoa_r+0x6e0>
  405d84:	4615      	mov	r5, r2
  405d86:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405d8a:	2b30      	cmp	r3, #48	; 0x30
  405d8c:	f105 32ff 	add.w	r2, r5, #4294967295
  405d90:	d0f8      	beq.n	405d84 <_dtoa_r+0xb64>
  405d92:	e5c5      	b.n	405920 <_dtoa_r+0x700>
  405d94:	9904      	ldr	r1, [sp, #16]
  405d96:	2230      	movs	r2, #48	; 0x30
  405d98:	700a      	strb	r2, [r1, #0]
  405d9a:	9a02      	ldr	r2, [sp, #8]
  405d9c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405da0:	3201      	adds	r2, #1
  405da2:	9202      	str	r2, [sp, #8]
  405da4:	f7ff bbfc 	b.w	4055a0 <_dtoa_r+0x380>
  405da8:	f000 80bb 	beq.w	405f22 <_dtoa_r+0xd02>
  405dac:	9b02      	ldr	r3, [sp, #8]
  405dae:	425d      	negs	r5, r3
  405db0:	4b84      	ldr	r3, [pc, #528]	; (405fc4 <_dtoa_r+0xda4>)
  405db2:	f005 020f 	and.w	r2, r5, #15
  405db6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405dba:	e9d3 2300 	ldrd	r2, r3, [r3]
  405dbe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405dc2:	f002 f91b 	bl	407ffc <__aeabi_dmul>
  405dc6:	112d      	asrs	r5, r5, #4
  405dc8:	4607      	mov	r7, r0
  405dca:	4688      	mov	r8, r1
  405dcc:	f000 812c 	beq.w	406028 <_dtoa_r+0xe08>
  405dd0:	4e7d      	ldr	r6, [pc, #500]	; (405fc8 <_dtoa_r+0xda8>)
  405dd2:	f04f 0a02 	mov.w	sl, #2
  405dd6:	07eb      	lsls	r3, r5, #31
  405dd8:	d509      	bpl.n	405dee <_dtoa_r+0xbce>
  405dda:	4638      	mov	r0, r7
  405ddc:	4641      	mov	r1, r8
  405dde:	e9d6 2300 	ldrd	r2, r3, [r6]
  405de2:	f002 f90b 	bl	407ffc <__aeabi_dmul>
  405de6:	f10a 0a01 	add.w	sl, sl, #1
  405dea:	4607      	mov	r7, r0
  405dec:	4688      	mov	r8, r1
  405dee:	106d      	asrs	r5, r5, #1
  405df0:	f106 0608 	add.w	r6, r6, #8
  405df4:	d1ef      	bne.n	405dd6 <_dtoa_r+0xbb6>
  405df6:	e608      	b.n	405a0a <_dtoa_r+0x7ea>
  405df8:	6871      	ldr	r1, [r6, #4]
  405dfa:	4620      	mov	r0, r4
  405dfc:	f000 ffe6 	bl	406dcc <_Balloc>
  405e00:	6933      	ldr	r3, [r6, #16]
  405e02:	3302      	adds	r3, #2
  405e04:	009a      	lsls	r2, r3, #2
  405e06:	4605      	mov	r5, r0
  405e08:	f106 010c 	add.w	r1, r6, #12
  405e0c:	300c      	adds	r0, #12
  405e0e:	f000 fedf 	bl	406bd0 <memcpy>
  405e12:	4629      	mov	r1, r5
  405e14:	2201      	movs	r2, #1
  405e16:	4620      	mov	r0, r4
  405e18:	f001 f984 	bl	407124 <__lshift>
  405e1c:	9006      	str	r0, [sp, #24]
  405e1e:	e4b5      	b.n	40578c <_dtoa_r+0x56c>
  405e20:	2b39      	cmp	r3, #57	; 0x39
  405e22:	f8cd b018 	str.w	fp, [sp, #24]
  405e26:	46d0      	mov	r8, sl
  405e28:	f000 80a5 	beq.w	405f76 <_dtoa_r+0xd56>
  405e2c:	f103 0a01 	add.w	sl, r3, #1
  405e30:	46b3      	mov	fp, r6
  405e32:	f887 a000 	strb.w	sl, [r7]
  405e36:	1c7d      	adds	r5, r7, #1
  405e38:	9e06      	ldr	r6, [sp, #24]
  405e3a:	e571      	b.n	405920 <_dtoa_r+0x700>
  405e3c:	465a      	mov	r2, fp
  405e3e:	46d0      	mov	r8, sl
  405e40:	46b3      	mov	fp, r6
  405e42:	469a      	mov	sl, r3
  405e44:	4616      	mov	r6, r2
  405e46:	e54f      	b.n	4058e8 <_dtoa_r+0x6c8>
  405e48:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405e4a:	495e      	ldr	r1, [pc, #376]	; (405fc4 <_dtoa_r+0xda4>)
  405e4c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405e50:	462a      	mov	r2, r5
  405e52:	4633      	mov	r3, r6
  405e54:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405e58:	f002 f8d0 	bl	407ffc <__aeabi_dmul>
  405e5c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405e60:	4638      	mov	r0, r7
  405e62:	4641      	mov	r1, r8
  405e64:	f002 fb7a 	bl	40855c <__aeabi_d2iz>
  405e68:	4605      	mov	r5, r0
  405e6a:	f002 f861 	bl	407f30 <__aeabi_i2d>
  405e6e:	460b      	mov	r3, r1
  405e70:	4602      	mov	r2, r0
  405e72:	4641      	mov	r1, r8
  405e74:	4638      	mov	r0, r7
  405e76:	f001 ff0d 	bl	407c94 <__aeabi_dsub>
  405e7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405e7c:	460f      	mov	r7, r1
  405e7e:	9904      	ldr	r1, [sp, #16]
  405e80:	3530      	adds	r5, #48	; 0x30
  405e82:	2b01      	cmp	r3, #1
  405e84:	700d      	strb	r5, [r1, #0]
  405e86:	4606      	mov	r6, r0
  405e88:	f101 0501 	add.w	r5, r1, #1
  405e8c:	d026      	beq.n	405edc <_dtoa_r+0xcbc>
  405e8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405e90:	9a04      	ldr	r2, [sp, #16]
  405e92:	f8df b13c 	ldr.w	fp, [pc, #316]	; 405fd0 <_dtoa_r+0xdb0>
  405e96:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405e9a:	4413      	add	r3, r2
  405e9c:	f04f 0a00 	mov.w	sl, #0
  405ea0:	4699      	mov	r9, r3
  405ea2:	4652      	mov	r2, sl
  405ea4:	465b      	mov	r3, fp
  405ea6:	4630      	mov	r0, r6
  405ea8:	4639      	mov	r1, r7
  405eaa:	f002 f8a7 	bl	407ffc <__aeabi_dmul>
  405eae:	460f      	mov	r7, r1
  405eb0:	4606      	mov	r6, r0
  405eb2:	f002 fb53 	bl	40855c <__aeabi_d2iz>
  405eb6:	4680      	mov	r8, r0
  405eb8:	f002 f83a 	bl	407f30 <__aeabi_i2d>
  405ebc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405ec0:	4602      	mov	r2, r0
  405ec2:	460b      	mov	r3, r1
  405ec4:	4630      	mov	r0, r6
  405ec6:	4639      	mov	r1, r7
  405ec8:	f001 fee4 	bl	407c94 <__aeabi_dsub>
  405ecc:	f805 8b01 	strb.w	r8, [r5], #1
  405ed0:	454d      	cmp	r5, r9
  405ed2:	4606      	mov	r6, r0
  405ed4:	460f      	mov	r7, r1
  405ed6:	d1e4      	bne.n	405ea2 <_dtoa_r+0xc82>
  405ed8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405edc:	4b3b      	ldr	r3, [pc, #236]	; (405fcc <_dtoa_r+0xdac>)
  405ede:	2200      	movs	r2, #0
  405ee0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405ee4:	f001 fed8 	bl	407c98 <__adddf3>
  405ee8:	4632      	mov	r2, r6
  405eea:	463b      	mov	r3, r7
  405eec:	f002 faf8 	bl	4084e0 <__aeabi_dcmplt>
  405ef0:	2800      	cmp	r0, #0
  405ef2:	d046      	beq.n	405f82 <_dtoa_r+0xd62>
  405ef4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405ef6:	9302      	str	r3, [sp, #8]
  405ef8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405efc:	f7ff bb43 	b.w	405586 <_dtoa_r+0x366>
  405f00:	f04f 0800 	mov.w	r8, #0
  405f04:	4646      	mov	r6, r8
  405f06:	e6a9      	b.n	405c5c <_dtoa_r+0xa3c>
  405f08:	9b08      	ldr	r3, [sp, #32]
  405f0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405f0c:	1a9d      	subs	r5, r3, r2
  405f0e:	2300      	movs	r3, #0
  405f10:	f7ff bb71 	b.w	4055f6 <_dtoa_r+0x3d6>
  405f14:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405f16:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405f18:	9d08      	ldr	r5, [sp, #32]
  405f1a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405f1e:	f7ff bb6a 	b.w	4055f6 <_dtoa_r+0x3d6>
  405f22:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405f26:	f04f 0a02 	mov.w	sl, #2
  405f2a:	e56e      	b.n	405a0a <_dtoa_r+0x7ea>
  405f2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f2e:	2b00      	cmp	r3, #0
  405f30:	f43f aeb8 	beq.w	405ca4 <_dtoa_r+0xa84>
  405f34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405f36:	2b00      	cmp	r3, #0
  405f38:	f77f aede 	ble.w	405cf8 <_dtoa_r+0xad8>
  405f3c:	2200      	movs	r2, #0
  405f3e:	4b24      	ldr	r3, [pc, #144]	; (405fd0 <_dtoa_r+0xdb0>)
  405f40:	4638      	mov	r0, r7
  405f42:	4641      	mov	r1, r8
  405f44:	f002 f85a 	bl	407ffc <__aeabi_dmul>
  405f48:	4607      	mov	r7, r0
  405f4a:	4688      	mov	r8, r1
  405f4c:	f10a 0001 	add.w	r0, sl, #1
  405f50:	f001 ffee 	bl	407f30 <__aeabi_i2d>
  405f54:	463a      	mov	r2, r7
  405f56:	4643      	mov	r3, r8
  405f58:	f002 f850 	bl	407ffc <__aeabi_dmul>
  405f5c:	2200      	movs	r2, #0
  405f5e:	4b17      	ldr	r3, [pc, #92]	; (405fbc <_dtoa_r+0xd9c>)
  405f60:	f001 fe9a 	bl	407c98 <__adddf3>
  405f64:	9a02      	ldr	r2, [sp, #8]
  405f66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405f68:	9312      	str	r3, [sp, #72]	; 0x48
  405f6a:	3a01      	subs	r2, #1
  405f6c:	4605      	mov	r5, r0
  405f6e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405f72:	9215      	str	r2, [sp, #84]	; 0x54
  405f74:	e56a      	b.n	405a4c <_dtoa_r+0x82c>
  405f76:	2239      	movs	r2, #57	; 0x39
  405f78:	46b3      	mov	fp, r6
  405f7a:	703a      	strb	r2, [r7, #0]
  405f7c:	9e06      	ldr	r6, [sp, #24]
  405f7e:	1c7d      	adds	r5, r7, #1
  405f80:	e4c0      	b.n	405904 <_dtoa_r+0x6e4>
  405f82:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405f86:	2000      	movs	r0, #0
  405f88:	4910      	ldr	r1, [pc, #64]	; (405fcc <_dtoa_r+0xdac>)
  405f8a:	f001 fe83 	bl	407c94 <__aeabi_dsub>
  405f8e:	4632      	mov	r2, r6
  405f90:	463b      	mov	r3, r7
  405f92:	f002 fac3 	bl	40851c <__aeabi_dcmpgt>
  405f96:	b908      	cbnz	r0, 405f9c <_dtoa_r+0xd7c>
  405f98:	e6ae      	b.n	405cf8 <_dtoa_r+0xad8>
  405f9a:	4615      	mov	r5, r2
  405f9c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405fa0:	2b30      	cmp	r3, #48	; 0x30
  405fa2:	f105 32ff 	add.w	r2, r5, #4294967295
  405fa6:	d0f8      	beq.n	405f9a <_dtoa_r+0xd7a>
  405fa8:	e5d7      	b.n	405b5a <_dtoa_r+0x93a>
  405faa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405fae:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405fb0:	9302      	str	r3, [sp, #8]
  405fb2:	f7ff bae8 	b.w	405586 <_dtoa_r+0x366>
  405fb6:	970c      	str	r7, [sp, #48]	; 0x30
  405fb8:	f7ff bba5 	b.w	405706 <_dtoa_r+0x4e6>
  405fbc:	401c0000 	.word	0x401c0000
  405fc0:	40140000 	.word	0x40140000
  405fc4:	00408a48 	.word	0x00408a48
  405fc8:	00408a20 	.word	0x00408a20
  405fcc:	3fe00000 	.word	0x3fe00000
  405fd0:	40240000 	.word	0x40240000
  405fd4:	2b39      	cmp	r3, #57	; 0x39
  405fd6:	f8cd b018 	str.w	fp, [sp, #24]
  405fda:	46d0      	mov	r8, sl
  405fdc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405fe0:	469a      	mov	sl, r3
  405fe2:	d0c8      	beq.n	405f76 <_dtoa_r+0xd56>
  405fe4:	f1bb 0f00 	cmp.w	fp, #0
  405fe8:	f73f aebf 	bgt.w	405d6a <_dtoa_r+0xb4a>
  405fec:	e6bf      	b.n	405d6e <_dtoa_r+0xb4e>
  405fee:	f47f aebe 	bne.w	405d6e <_dtoa_r+0xb4e>
  405ff2:	f01a 0f01 	tst.w	sl, #1
  405ff6:	f43f aeba 	beq.w	405d6e <_dtoa_r+0xb4e>
  405ffa:	e6b2      	b.n	405d62 <_dtoa_r+0xb42>
  405ffc:	f04f 0800 	mov.w	r8, #0
  406000:	4646      	mov	r6, r8
  406002:	e5e9      	b.n	405bd8 <_dtoa_r+0x9b8>
  406004:	4631      	mov	r1, r6
  406006:	2300      	movs	r3, #0
  406008:	220a      	movs	r2, #10
  40600a:	4620      	mov	r0, r4
  40600c:	f000 ff0e 	bl	406e2c <__multadd>
  406010:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406012:	2b00      	cmp	r3, #0
  406014:	4606      	mov	r6, r0
  406016:	dd0a      	ble.n	40602e <_dtoa_r+0xe0e>
  406018:	930a      	str	r3, [sp, #40]	; 0x28
  40601a:	f7ff bbaa 	b.w	405772 <_dtoa_r+0x552>
  40601e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406020:	2b02      	cmp	r3, #2
  406022:	dc23      	bgt.n	40606c <_dtoa_r+0xe4c>
  406024:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406026:	e43b      	b.n	4058a0 <_dtoa_r+0x680>
  406028:	f04f 0a02 	mov.w	sl, #2
  40602c:	e4ed      	b.n	405a0a <_dtoa_r+0x7ea>
  40602e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406030:	2b02      	cmp	r3, #2
  406032:	dc1b      	bgt.n	40606c <_dtoa_r+0xe4c>
  406034:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406036:	e7ef      	b.n	406018 <_dtoa_r+0xdf8>
  406038:	2500      	movs	r5, #0
  40603a:	6465      	str	r5, [r4, #68]	; 0x44
  40603c:	4629      	mov	r1, r5
  40603e:	4620      	mov	r0, r4
  406040:	f000 fec4 	bl	406dcc <_Balloc>
  406044:	f04f 33ff 	mov.w	r3, #4294967295
  406048:	930a      	str	r3, [sp, #40]	; 0x28
  40604a:	930f      	str	r3, [sp, #60]	; 0x3c
  40604c:	2301      	movs	r3, #1
  40604e:	9004      	str	r0, [sp, #16]
  406050:	9525      	str	r5, [sp, #148]	; 0x94
  406052:	6420      	str	r0, [r4, #64]	; 0x40
  406054:	930b      	str	r3, [sp, #44]	; 0x2c
  406056:	f7ff b9dd 	b.w	405414 <_dtoa_r+0x1f4>
  40605a:	2501      	movs	r5, #1
  40605c:	f7ff b9a5 	b.w	4053aa <_dtoa_r+0x18a>
  406060:	f43f ab69 	beq.w	405736 <_dtoa_r+0x516>
  406064:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406068:	f7ff bbf9 	b.w	40585e <_dtoa_r+0x63e>
  40606c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40606e:	930a      	str	r3, [sp, #40]	; 0x28
  406070:	e5e5      	b.n	405c3e <_dtoa_r+0xa1e>
  406072:	bf00      	nop

00406074 <__sflush_r>:
  406074:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406078:	b29a      	uxth	r2, r3
  40607a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40607e:	460d      	mov	r5, r1
  406080:	0711      	lsls	r1, r2, #28
  406082:	4680      	mov	r8, r0
  406084:	d43a      	bmi.n	4060fc <__sflush_r+0x88>
  406086:	686a      	ldr	r2, [r5, #4]
  406088:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40608c:	2a00      	cmp	r2, #0
  40608e:	81ab      	strh	r3, [r5, #12]
  406090:	dd6f      	ble.n	406172 <__sflush_r+0xfe>
  406092:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406094:	2c00      	cmp	r4, #0
  406096:	d049      	beq.n	40612c <__sflush_r+0xb8>
  406098:	2200      	movs	r2, #0
  40609a:	b29b      	uxth	r3, r3
  40609c:	f8d8 6000 	ldr.w	r6, [r8]
  4060a0:	f8c8 2000 	str.w	r2, [r8]
  4060a4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4060a8:	d067      	beq.n	40617a <__sflush_r+0x106>
  4060aa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4060ac:	075f      	lsls	r7, r3, #29
  4060ae:	d505      	bpl.n	4060bc <__sflush_r+0x48>
  4060b0:	6869      	ldr	r1, [r5, #4]
  4060b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4060b4:	1a52      	subs	r2, r2, r1
  4060b6:	b10b      	cbz	r3, 4060bc <__sflush_r+0x48>
  4060b8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4060ba:	1ad2      	subs	r2, r2, r3
  4060bc:	2300      	movs	r3, #0
  4060be:	69e9      	ldr	r1, [r5, #28]
  4060c0:	4640      	mov	r0, r8
  4060c2:	47a0      	blx	r4
  4060c4:	1c44      	adds	r4, r0, #1
  4060c6:	d03c      	beq.n	406142 <__sflush_r+0xce>
  4060c8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4060cc:	692a      	ldr	r2, [r5, #16]
  4060ce:	602a      	str	r2, [r5, #0]
  4060d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4060d4:	2200      	movs	r2, #0
  4060d6:	81ab      	strh	r3, [r5, #12]
  4060d8:	04db      	lsls	r3, r3, #19
  4060da:	606a      	str	r2, [r5, #4]
  4060dc:	d447      	bmi.n	40616e <__sflush_r+0xfa>
  4060de:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4060e0:	f8c8 6000 	str.w	r6, [r8]
  4060e4:	b311      	cbz	r1, 40612c <__sflush_r+0xb8>
  4060e6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4060ea:	4299      	cmp	r1, r3
  4060ec:	d002      	beq.n	4060f4 <__sflush_r+0x80>
  4060ee:	4640      	mov	r0, r8
  4060f0:	f000 f9de 	bl	4064b0 <_free_r>
  4060f4:	2000      	movs	r0, #0
  4060f6:	6328      	str	r0, [r5, #48]	; 0x30
  4060f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4060fc:	692e      	ldr	r6, [r5, #16]
  4060fe:	b1ae      	cbz	r6, 40612c <__sflush_r+0xb8>
  406100:	682c      	ldr	r4, [r5, #0]
  406102:	602e      	str	r6, [r5, #0]
  406104:	0791      	lsls	r1, r2, #30
  406106:	bf0c      	ite	eq
  406108:	696b      	ldreq	r3, [r5, #20]
  40610a:	2300      	movne	r3, #0
  40610c:	1ba4      	subs	r4, r4, r6
  40610e:	60ab      	str	r3, [r5, #8]
  406110:	e00a      	b.n	406128 <__sflush_r+0xb4>
  406112:	4623      	mov	r3, r4
  406114:	4632      	mov	r2, r6
  406116:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406118:	69e9      	ldr	r1, [r5, #28]
  40611a:	4640      	mov	r0, r8
  40611c:	47b8      	blx	r7
  40611e:	2800      	cmp	r0, #0
  406120:	eba4 0400 	sub.w	r4, r4, r0
  406124:	4406      	add	r6, r0
  406126:	dd04      	ble.n	406132 <__sflush_r+0xbe>
  406128:	2c00      	cmp	r4, #0
  40612a:	dcf2      	bgt.n	406112 <__sflush_r+0x9e>
  40612c:	2000      	movs	r0, #0
  40612e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406132:	89ab      	ldrh	r3, [r5, #12]
  406134:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406138:	81ab      	strh	r3, [r5, #12]
  40613a:	f04f 30ff 	mov.w	r0, #4294967295
  40613e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406142:	f8d8 4000 	ldr.w	r4, [r8]
  406146:	2c1d      	cmp	r4, #29
  406148:	d8f3      	bhi.n	406132 <__sflush_r+0xbe>
  40614a:	4b19      	ldr	r3, [pc, #100]	; (4061b0 <__sflush_r+0x13c>)
  40614c:	40e3      	lsrs	r3, r4
  40614e:	43db      	mvns	r3, r3
  406150:	f013 0301 	ands.w	r3, r3, #1
  406154:	d1ed      	bne.n	406132 <__sflush_r+0xbe>
  406156:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40615a:	606b      	str	r3, [r5, #4]
  40615c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406160:	6929      	ldr	r1, [r5, #16]
  406162:	81ab      	strh	r3, [r5, #12]
  406164:	04da      	lsls	r2, r3, #19
  406166:	6029      	str	r1, [r5, #0]
  406168:	d5b9      	bpl.n	4060de <__sflush_r+0x6a>
  40616a:	2c00      	cmp	r4, #0
  40616c:	d1b7      	bne.n	4060de <__sflush_r+0x6a>
  40616e:	6528      	str	r0, [r5, #80]	; 0x50
  406170:	e7b5      	b.n	4060de <__sflush_r+0x6a>
  406172:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406174:	2a00      	cmp	r2, #0
  406176:	dc8c      	bgt.n	406092 <__sflush_r+0x1e>
  406178:	e7d8      	b.n	40612c <__sflush_r+0xb8>
  40617a:	2301      	movs	r3, #1
  40617c:	69e9      	ldr	r1, [r5, #28]
  40617e:	4640      	mov	r0, r8
  406180:	47a0      	blx	r4
  406182:	1c43      	adds	r3, r0, #1
  406184:	4602      	mov	r2, r0
  406186:	d002      	beq.n	40618e <__sflush_r+0x11a>
  406188:	89ab      	ldrh	r3, [r5, #12]
  40618a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40618c:	e78e      	b.n	4060ac <__sflush_r+0x38>
  40618e:	f8d8 3000 	ldr.w	r3, [r8]
  406192:	2b00      	cmp	r3, #0
  406194:	d0f8      	beq.n	406188 <__sflush_r+0x114>
  406196:	2b1d      	cmp	r3, #29
  406198:	d001      	beq.n	40619e <__sflush_r+0x12a>
  40619a:	2b16      	cmp	r3, #22
  40619c:	d102      	bne.n	4061a4 <__sflush_r+0x130>
  40619e:	f8c8 6000 	str.w	r6, [r8]
  4061a2:	e7c3      	b.n	40612c <__sflush_r+0xb8>
  4061a4:	89ab      	ldrh	r3, [r5, #12]
  4061a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4061aa:	81ab      	strh	r3, [r5, #12]
  4061ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061b0:	20400001 	.word	0x20400001

004061b4 <_fflush_r>:
  4061b4:	b538      	push	{r3, r4, r5, lr}
  4061b6:	460d      	mov	r5, r1
  4061b8:	4604      	mov	r4, r0
  4061ba:	b108      	cbz	r0, 4061c0 <_fflush_r+0xc>
  4061bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4061be:	b1bb      	cbz	r3, 4061f0 <_fflush_r+0x3c>
  4061c0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4061c4:	b188      	cbz	r0, 4061ea <_fflush_r+0x36>
  4061c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4061c8:	07db      	lsls	r3, r3, #31
  4061ca:	d401      	bmi.n	4061d0 <_fflush_r+0x1c>
  4061cc:	0581      	lsls	r1, r0, #22
  4061ce:	d517      	bpl.n	406200 <_fflush_r+0x4c>
  4061d0:	4620      	mov	r0, r4
  4061d2:	4629      	mov	r1, r5
  4061d4:	f7ff ff4e 	bl	406074 <__sflush_r>
  4061d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4061da:	07da      	lsls	r2, r3, #31
  4061dc:	4604      	mov	r4, r0
  4061de:	d402      	bmi.n	4061e6 <_fflush_r+0x32>
  4061e0:	89ab      	ldrh	r3, [r5, #12]
  4061e2:	059b      	lsls	r3, r3, #22
  4061e4:	d507      	bpl.n	4061f6 <_fflush_r+0x42>
  4061e6:	4620      	mov	r0, r4
  4061e8:	bd38      	pop	{r3, r4, r5, pc}
  4061ea:	4604      	mov	r4, r0
  4061ec:	4620      	mov	r0, r4
  4061ee:	bd38      	pop	{r3, r4, r5, pc}
  4061f0:	f000 f838 	bl	406264 <__sinit>
  4061f4:	e7e4      	b.n	4061c0 <_fflush_r+0xc>
  4061f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4061f8:	f000 fc04 	bl	406a04 <__retarget_lock_release_recursive>
  4061fc:	4620      	mov	r0, r4
  4061fe:	bd38      	pop	{r3, r4, r5, pc}
  406200:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406202:	f000 fbfd 	bl	406a00 <__retarget_lock_acquire_recursive>
  406206:	e7e3      	b.n	4061d0 <_fflush_r+0x1c>

00406208 <_cleanup_r>:
  406208:	4901      	ldr	r1, [pc, #4]	; (406210 <_cleanup_r+0x8>)
  40620a:	f000 bbaf 	b.w	40696c <_fwalk_reent>
  40620e:	bf00      	nop
  406210:	00407b25 	.word	0x00407b25

00406214 <std.isra.0>:
  406214:	b510      	push	{r4, lr}
  406216:	2300      	movs	r3, #0
  406218:	4604      	mov	r4, r0
  40621a:	8181      	strh	r1, [r0, #12]
  40621c:	81c2      	strh	r2, [r0, #14]
  40621e:	6003      	str	r3, [r0, #0]
  406220:	6043      	str	r3, [r0, #4]
  406222:	6083      	str	r3, [r0, #8]
  406224:	6643      	str	r3, [r0, #100]	; 0x64
  406226:	6103      	str	r3, [r0, #16]
  406228:	6143      	str	r3, [r0, #20]
  40622a:	6183      	str	r3, [r0, #24]
  40622c:	4619      	mov	r1, r3
  40622e:	2208      	movs	r2, #8
  406230:	305c      	adds	r0, #92	; 0x5c
  406232:	f7fc fb9f 	bl	402974 <memset>
  406236:	4807      	ldr	r0, [pc, #28]	; (406254 <std.isra.0+0x40>)
  406238:	4907      	ldr	r1, [pc, #28]	; (406258 <std.isra.0+0x44>)
  40623a:	4a08      	ldr	r2, [pc, #32]	; (40625c <std.isra.0+0x48>)
  40623c:	4b08      	ldr	r3, [pc, #32]	; (406260 <std.isra.0+0x4c>)
  40623e:	6220      	str	r0, [r4, #32]
  406240:	61e4      	str	r4, [r4, #28]
  406242:	6261      	str	r1, [r4, #36]	; 0x24
  406244:	62a2      	str	r2, [r4, #40]	; 0x28
  406246:	62e3      	str	r3, [r4, #44]	; 0x2c
  406248:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40624c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406250:	f000 bbd2 	b.w	4069f8 <__retarget_lock_init_recursive>
  406254:	0040770d 	.word	0x0040770d
  406258:	00407731 	.word	0x00407731
  40625c:	0040776d 	.word	0x0040776d
  406260:	0040778d 	.word	0x0040778d

00406264 <__sinit>:
  406264:	b510      	push	{r4, lr}
  406266:	4604      	mov	r4, r0
  406268:	4812      	ldr	r0, [pc, #72]	; (4062b4 <__sinit+0x50>)
  40626a:	f000 fbc9 	bl	406a00 <__retarget_lock_acquire_recursive>
  40626e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406270:	b9d2      	cbnz	r2, 4062a8 <__sinit+0x44>
  406272:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406276:	4810      	ldr	r0, [pc, #64]	; (4062b8 <__sinit+0x54>)
  406278:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40627c:	2103      	movs	r1, #3
  40627e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  406282:	63e0      	str	r0, [r4, #60]	; 0x3c
  406284:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406288:	6860      	ldr	r0, [r4, #4]
  40628a:	2104      	movs	r1, #4
  40628c:	f7ff ffc2 	bl	406214 <std.isra.0>
  406290:	2201      	movs	r2, #1
  406292:	2109      	movs	r1, #9
  406294:	68a0      	ldr	r0, [r4, #8]
  406296:	f7ff ffbd 	bl	406214 <std.isra.0>
  40629a:	2202      	movs	r2, #2
  40629c:	2112      	movs	r1, #18
  40629e:	68e0      	ldr	r0, [r4, #12]
  4062a0:	f7ff ffb8 	bl	406214 <std.isra.0>
  4062a4:	2301      	movs	r3, #1
  4062a6:	63a3      	str	r3, [r4, #56]	; 0x38
  4062a8:	4802      	ldr	r0, [pc, #8]	; (4062b4 <__sinit+0x50>)
  4062aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4062ae:	f000 bba9 	b.w	406a04 <__retarget_lock_release_recursive>
  4062b2:	bf00      	nop
  4062b4:	20400e70 	.word	0x20400e70
  4062b8:	00406209 	.word	0x00406209

004062bc <__sfp_lock_acquire>:
  4062bc:	4801      	ldr	r0, [pc, #4]	; (4062c4 <__sfp_lock_acquire+0x8>)
  4062be:	f000 bb9f 	b.w	406a00 <__retarget_lock_acquire_recursive>
  4062c2:	bf00      	nop
  4062c4:	20400e84 	.word	0x20400e84

004062c8 <__sfp_lock_release>:
  4062c8:	4801      	ldr	r0, [pc, #4]	; (4062d0 <__sfp_lock_release+0x8>)
  4062ca:	f000 bb9b 	b.w	406a04 <__retarget_lock_release_recursive>
  4062ce:	bf00      	nop
  4062d0:	20400e84 	.word	0x20400e84

004062d4 <__libc_fini_array>:
  4062d4:	b538      	push	{r3, r4, r5, lr}
  4062d6:	4c0a      	ldr	r4, [pc, #40]	; (406300 <__libc_fini_array+0x2c>)
  4062d8:	4d0a      	ldr	r5, [pc, #40]	; (406304 <__libc_fini_array+0x30>)
  4062da:	1b64      	subs	r4, r4, r5
  4062dc:	10a4      	asrs	r4, r4, #2
  4062de:	d00a      	beq.n	4062f6 <__libc_fini_array+0x22>
  4062e0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4062e4:	3b01      	subs	r3, #1
  4062e6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4062ea:	3c01      	subs	r4, #1
  4062ec:	f855 3904 	ldr.w	r3, [r5], #-4
  4062f0:	4798      	blx	r3
  4062f2:	2c00      	cmp	r4, #0
  4062f4:	d1f9      	bne.n	4062ea <__libc_fini_array+0x16>
  4062f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4062fa:	f002 bc9b 	b.w	408c34 <_fini>
  4062fe:	bf00      	nop
  406300:	00408c44 	.word	0x00408c44
  406304:	00408c40 	.word	0x00408c40

00406308 <__fputwc>:
  406308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40630c:	b082      	sub	sp, #8
  40630e:	4680      	mov	r8, r0
  406310:	4689      	mov	r9, r1
  406312:	4614      	mov	r4, r2
  406314:	f000 fb54 	bl	4069c0 <__locale_mb_cur_max>
  406318:	2801      	cmp	r0, #1
  40631a:	d036      	beq.n	40638a <__fputwc+0x82>
  40631c:	464a      	mov	r2, r9
  40631e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406322:	a901      	add	r1, sp, #4
  406324:	4640      	mov	r0, r8
  406326:	f001 fb0b 	bl	407940 <_wcrtomb_r>
  40632a:	1c42      	adds	r2, r0, #1
  40632c:	4606      	mov	r6, r0
  40632e:	d025      	beq.n	40637c <__fputwc+0x74>
  406330:	b3a8      	cbz	r0, 40639e <__fputwc+0x96>
  406332:	f89d e004 	ldrb.w	lr, [sp, #4]
  406336:	2500      	movs	r5, #0
  406338:	f10d 0a04 	add.w	sl, sp, #4
  40633c:	e009      	b.n	406352 <__fputwc+0x4a>
  40633e:	6823      	ldr	r3, [r4, #0]
  406340:	1c5a      	adds	r2, r3, #1
  406342:	6022      	str	r2, [r4, #0]
  406344:	f883 e000 	strb.w	lr, [r3]
  406348:	3501      	adds	r5, #1
  40634a:	42b5      	cmp	r5, r6
  40634c:	d227      	bcs.n	40639e <__fputwc+0x96>
  40634e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  406352:	68a3      	ldr	r3, [r4, #8]
  406354:	3b01      	subs	r3, #1
  406356:	2b00      	cmp	r3, #0
  406358:	60a3      	str	r3, [r4, #8]
  40635a:	daf0      	bge.n	40633e <__fputwc+0x36>
  40635c:	69a7      	ldr	r7, [r4, #24]
  40635e:	42bb      	cmp	r3, r7
  406360:	4671      	mov	r1, lr
  406362:	4622      	mov	r2, r4
  406364:	4640      	mov	r0, r8
  406366:	db02      	blt.n	40636e <__fputwc+0x66>
  406368:	f1be 0f0a 	cmp.w	lr, #10
  40636c:	d1e7      	bne.n	40633e <__fputwc+0x36>
  40636e:	f001 fa8f 	bl	407890 <__swbuf_r>
  406372:	1c43      	adds	r3, r0, #1
  406374:	d1e8      	bne.n	406348 <__fputwc+0x40>
  406376:	b002      	add	sp, #8
  406378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40637c:	89a3      	ldrh	r3, [r4, #12]
  40637e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406382:	81a3      	strh	r3, [r4, #12]
  406384:	b002      	add	sp, #8
  406386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40638a:	f109 33ff 	add.w	r3, r9, #4294967295
  40638e:	2bfe      	cmp	r3, #254	; 0xfe
  406390:	d8c4      	bhi.n	40631c <__fputwc+0x14>
  406392:	fa5f fe89 	uxtb.w	lr, r9
  406396:	4606      	mov	r6, r0
  406398:	f88d e004 	strb.w	lr, [sp, #4]
  40639c:	e7cb      	b.n	406336 <__fputwc+0x2e>
  40639e:	4648      	mov	r0, r9
  4063a0:	b002      	add	sp, #8
  4063a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4063a6:	bf00      	nop

004063a8 <_fputwc_r>:
  4063a8:	b530      	push	{r4, r5, lr}
  4063aa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4063ac:	f013 0f01 	tst.w	r3, #1
  4063b0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4063b4:	4614      	mov	r4, r2
  4063b6:	b083      	sub	sp, #12
  4063b8:	4605      	mov	r5, r0
  4063ba:	b29a      	uxth	r2, r3
  4063bc:	d101      	bne.n	4063c2 <_fputwc_r+0x1a>
  4063be:	0590      	lsls	r0, r2, #22
  4063c0:	d51c      	bpl.n	4063fc <_fputwc_r+0x54>
  4063c2:	0490      	lsls	r0, r2, #18
  4063c4:	d406      	bmi.n	4063d4 <_fputwc_r+0x2c>
  4063c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4063c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4063cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4063d0:	81a3      	strh	r3, [r4, #12]
  4063d2:	6662      	str	r2, [r4, #100]	; 0x64
  4063d4:	4628      	mov	r0, r5
  4063d6:	4622      	mov	r2, r4
  4063d8:	f7ff ff96 	bl	406308 <__fputwc>
  4063dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4063de:	07da      	lsls	r2, r3, #31
  4063e0:	4605      	mov	r5, r0
  4063e2:	d402      	bmi.n	4063ea <_fputwc_r+0x42>
  4063e4:	89a3      	ldrh	r3, [r4, #12]
  4063e6:	059b      	lsls	r3, r3, #22
  4063e8:	d502      	bpl.n	4063f0 <_fputwc_r+0x48>
  4063ea:	4628      	mov	r0, r5
  4063ec:	b003      	add	sp, #12
  4063ee:	bd30      	pop	{r4, r5, pc}
  4063f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4063f2:	f000 fb07 	bl	406a04 <__retarget_lock_release_recursive>
  4063f6:	4628      	mov	r0, r5
  4063f8:	b003      	add	sp, #12
  4063fa:	bd30      	pop	{r4, r5, pc}
  4063fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4063fe:	9101      	str	r1, [sp, #4]
  406400:	f000 fafe 	bl	406a00 <__retarget_lock_acquire_recursive>
  406404:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406408:	9901      	ldr	r1, [sp, #4]
  40640a:	b29a      	uxth	r2, r3
  40640c:	e7d9      	b.n	4063c2 <_fputwc_r+0x1a>
  40640e:	bf00      	nop

00406410 <_malloc_trim_r>:
  406410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406412:	4f24      	ldr	r7, [pc, #144]	; (4064a4 <_malloc_trim_r+0x94>)
  406414:	460c      	mov	r4, r1
  406416:	4606      	mov	r6, r0
  406418:	f7fc fafa 	bl	402a10 <__malloc_lock>
  40641c:	68bb      	ldr	r3, [r7, #8]
  40641e:	685d      	ldr	r5, [r3, #4]
  406420:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406424:	310f      	adds	r1, #15
  406426:	f025 0503 	bic.w	r5, r5, #3
  40642a:	4429      	add	r1, r5
  40642c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406430:	f021 010f 	bic.w	r1, r1, #15
  406434:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406438:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40643c:	db07      	blt.n	40644e <_malloc_trim_r+0x3e>
  40643e:	2100      	movs	r1, #0
  406440:	4630      	mov	r0, r6
  406442:	f7fc faf1 	bl	402a28 <_sbrk_r>
  406446:	68bb      	ldr	r3, [r7, #8]
  406448:	442b      	add	r3, r5
  40644a:	4298      	cmp	r0, r3
  40644c:	d004      	beq.n	406458 <_malloc_trim_r+0x48>
  40644e:	4630      	mov	r0, r6
  406450:	f7fc fae4 	bl	402a1c <__malloc_unlock>
  406454:	2000      	movs	r0, #0
  406456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406458:	4261      	negs	r1, r4
  40645a:	4630      	mov	r0, r6
  40645c:	f7fc fae4 	bl	402a28 <_sbrk_r>
  406460:	3001      	adds	r0, #1
  406462:	d00d      	beq.n	406480 <_malloc_trim_r+0x70>
  406464:	4b10      	ldr	r3, [pc, #64]	; (4064a8 <_malloc_trim_r+0x98>)
  406466:	68ba      	ldr	r2, [r7, #8]
  406468:	6819      	ldr	r1, [r3, #0]
  40646a:	1b2d      	subs	r5, r5, r4
  40646c:	f045 0501 	orr.w	r5, r5, #1
  406470:	4630      	mov	r0, r6
  406472:	1b09      	subs	r1, r1, r4
  406474:	6055      	str	r5, [r2, #4]
  406476:	6019      	str	r1, [r3, #0]
  406478:	f7fc fad0 	bl	402a1c <__malloc_unlock>
  40647c:	2001      	movs	r0, #1
  40647e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406480:	2100      	movs	r1, #0
  406482:	4630      	mov	r0, r6
  406484:	f7fc fad0 	bl	402a28 <_sbrk_r>
  406488:	68ba      	ldr	r2, [r7, #8]
  40648a:	1a83      	subs	r3, r0, r2
  40648c:	2b0f      	cmp	r3, #15
  40648e:	ddde      	ble.n	40644e <_malloc_trim_r+0x3e>
  406490:	4c06      	ldr	r4, [pc, #24]	; (4064ac <_malloc_trim_r+0x9c>)
  406492:	4905      	ldr	r1, [pc, #20]	; (4064a8 <_malloc_trim_r+0x98>)
  406494:	6824      	ldr	r4, [r4, #0]
  406496:	f043 0301 	orr.w	r3, r3, #1
  40649a:	1b00      	subs	r0, r0, r4
  40649c:	6053      	str	r3, [r2, #4]
  40649e:	6008      	str	r0, [r1, #0]
  4064a0:	e7d5      	b.n	40644e <_malloc_trim_r+0x3e>
  4064a2:	bf00      	nop
  4064a4:	20400440 	.word	0x20400440
  4064a8:	20400e14 	.word	0x20400e14
  4064ac:	20400848 	.word	0x20400848

004064b0 <_free_r>:
  4064b0:	2900      	cmp	r1, #0
  4064b2:	d044      	beq.n	40653e <_free_r+0x8e>
  4064b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4064b8:	460d      	mov	r5, r1
  4064ba:	4680      	mov	r8, r0
  4064bc:	f7fc faa8 	bl	402a10 <__malloc_lock>
  4064c0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4064c4:	4969      	ldr	r1, [pc, #420]	; (40666c <_free_r+0x1bc>)
  4064c6:	f027 0301 	bic.w	r3, r7, #1
  4064ca:	f1a5 0408 	sub.w	r4, r5, #8
  4064ce:	18e2      	adds	r2, r4, r3
  4064d0:	688e      	ldr	r6, [r1, #8]
  4064d2:	6850      	ldr	r0, [r2, #4]
  4064d4:	42b2      	cmp	r2, r6
  4064d6:	f020 0003 	bic.w	r0, r0, #3
  4064da:	d05e      	beq.n	40659a <_free_r+0xea>
  4064dc:	07fe      	lsls	r6, r7, #31
  4064de:	6050      	str	r0, [r2, #4]
  4064e0:	d40b      	bmi.n	4064fa <_free_r+0x4a>
  4064e2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4064e6:	1be4      	subs	r4, r4, r7
  4064e8:	f101 0e08 	add.w	lr, r1, #8
  4064ec:	68a5      	ldr	r5, [r4, #8]
  4064ee:	4575      	cmp	r5, lr
  4064f0:	443b      	add	r3, r7
  4064f2:	d06d      	beq.n	4065d0 <_free_r+0x120>
  4064f4:	68e7      	ldr	r7, [r4, #12]
  4064f6:	60ef      	str	r7, [r5, #12]
  4064f8:	60bd      	str	r5, [r7, #8]
  4064fa:	1815      	adds	r5, r2, r0
  4064fc:	686d      	ldr	r5, [r5, #4]
  4064fe:	07ed      	lsls	r5, r5, #31
  406500:	d53e      	bpl.n	406580 <_free_r+0xd0>
  406502:	f043 0201 	orr.w	r2, r3, #1
  406506:	6062      	str	r2, [r4, #4]
  406508:	50e3      	str	r3, [r4, r3]
  40650a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40650e:	d217      	bcs.n	406540 <_free_r+0x90>
  406510:	08db      	lsrs	r3, r3, #3
  406512:	1c58      	adds	r0, r3, #1
  406514:	109a      	asrs	r2, r3, #2
  406516:	684d      	ldr	r5, [r1, #4]
  406518:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40651c:	60a7      	str	r7, [r4, #8]
  40651e:	2301      	movs	r3, #1
  406520:	4093      	lsls	r3, r2
  406522:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406526:	432b      	orrs	r3, r5
  406528:	3a08      	subs	r2, #8
  40652a:	60e2      	str	r2, [r4, #12]
  40652c:	604b      	str	r3, [r1, #4]
  40652e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406532:	60fc      	str	r4, [r7, #12]
  406534:	4640      	mov	r0, r8
  406536:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40653a:	f7fc ba6f 	b.w	402a1c <__malloc_unlock>
  40653e:	4770      	bx	lr
  406540:	0a5a      	lsrs	r2, r3, #9
  406542:	2a04      	cmp	r2, #4
  406544:	d852      	bhi.n	4065ec <_free_r+0x13c>
  406546:	099a      	lsrs	r2, r3, #6
  406548:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40654c:	00ff      	lsls	r7, r7, #3
  40654e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406552:	19c8      	adds	r0, r1, r7
  406554:	59ca      	ldr	r2, [r1, r7]
  406556:	3808      	subs	r0, #8
  406558:	4290      	cmp	r0, r2
  40655a:	d04f      	beq.n	4065fc <_free_r+0x14c>
  40655c:	6851      	ldr	r1, [r2, #4]
  40655e:	f021 0103 	bic.w	r1, r1, #3
  406562:	428b      	cmp	r3, r1
  406564:	d232      	bcs.n	4065cc <_free_r+0x11c>
  406566:	6892      	ldr	r2, [r2, #8]
  406568:	4290      	cmp	r0, r2
  40656a:	d1f7      	bne.n	40655c <_free_r+0xac>
  40656c:	68c3      	ldr	r3, [r0, #12]
  40656e:	60a0      	str	r0, [r4, #8]
  406570:	60e3      	str	r3, [r4, #12]
  406572:	609c      	str	r4, [r3, #8]
  406574:	60c4      	str	r4, [r0, #12]
  406576:	4640      	mov	r0, r8
  406578:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40657c:	f7fc ba4e 	b.w	402a1c <__malloc_unlock>
  406580:	6895      	ldr	r5, [r2, #8]
  406582:	4f3b      	ldr	r7, [pc, #236]	; (406670 <_free_r+0x1c0>)
  406584:	42bd      	cmp	r5, r7
  406586:	4403      	add	r3, r0
  406588:	d040      	beq.n	40660c <_free_r+0x15c>
  40658a:	68d0      	ldr	r0, [r2, #12]
  40658c:	60e8      	str	r0, [r5, #12]
  40658e:	f043 0201 	orr.w	r2, r3, #1
  406592:	6085      	str	r5, [r0, #8]
  406594:	6062      	str	r2, [r4, #4]
  406596:	50e3      	str	r3, [r4, r3]
  406598:	e7b7      	b.n	40650a <_free_r+0x5a>
  40659a:	07ff      	lsls	r7, r7, #31
  40659c:	4403      	add	r3, r0
  40659e:	d407      	bmi.n	4065b0 <_free_r+0x100>
  4065a0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4065a4:	1aa4      	subs	r4, r4, r2
  4065a6:	4413      	add	r3, r2
  4065a8:	68a0      	ldr	r0, [r4, #8]
  4065aa:	68e2      	ldr	r2, [r4, #12]
  4065ac:	60c2      	str	r2, [r0, #12]
  4065ae:	6090      	str	r0, [r2, #8]
  4065b0:	4a30      	ldr	r2, [pc, #192]	; (406674 <_free_r+0x1c4>)
  4065b2:	6812      	ldr	r2, [r2, #0]
  4065b4:	f043 0001 	orr.w	r0, r3, #1
  4065b8:	4293      	cmp	r3, r2
  4065ba:	6060      	str	r0, [r4, #4]
  4065bc:	608c      	str	r4, [r1, #8]
  4065be:	d3b9      	bcc.n	406534 <_free_r+0x84>
  4065c0:	4b2d      	ldr	r3, [pc, #180]	; (406678 <_free_r+0x1c8>)
  4065c2:	4640      	mov	r0, r8
  4065c4:	6819      	ldr	r1, [r3, #0]
  4065c6:	f7ff ff23 	bl	406410 <_malloc_trim_r>
  4065ca:	e7b3      	b.n	406534 <_free_r+0x84>
  4065cc:	4610      	mov	r0, r2
  4065ce:	e7cd      	b.n	40656c <_free_r+0xbc>
  4065d0:	1811      	adds	r1, r2, r0
  4065d2:	6849      	ldr	r1, [r1, #4]
  4065d4:	07c9      	lsls	r1, r1, #31
  4065d6:	d444      	bmi.n	406662 <_free_r+0x1b2>
  4065d8:	6891      	ldr	r1, [r2, #8]
  4065da:	68d2      	ldr	r2, [r2, #12]
  4065dc:	60ca      	str	r2, [r1, #12]
  4065de:	4403      	add	r3, r0
  4065e0:	f043 0001 	orr.w	r0, r3, #1
  4065e4:	6091      	str	r1, [r2, #8]
  4065e6:	6060      	str	r0, [r4, #4]
  4065e8:	50e3      	str	r3, [r4, r3]
  4065ea:	e7a3      	b.n	406534 <_free_r+0x84>
  4065ec:	2a14      	cmp	r2, #20
  4065ee:	d816      	bhi.n	40661e <_free_r+0x16e>
  4065f0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4065f4:	00ff      	lsls	r7, r7, #3
  4065f6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4065fa:	e7aa      	b.n	406552 <_free_r+0xa2>
  4065fc:	10aa      	asrs	r2, r5, #2
  4065fe:	2301      	movs	r3, #1
  406600:	684d      	ldr	r5, [r1, #4]
  406602:	4093      	lsls	r3, r2
  406604:	432b      	orrs	r3, r5
  406606:	604b      	str	r3, [r1, #4]
  406608:	4603      	mov	r3, r0
  40660a:	e7b0      	b.n	40656e <_free_r+0xbe>
  40660c:	f043 0201 	orr.w	r2, r3, #1
  406610:	614c      	str	r4, [r1, #20]
  406612:	610c      	str	r4, [r1, #16]
  406614:	60e5      	str	r5, [r4, #12]
  406616:	60a5      	str	r5, [r4, #8]
  406618:	6062      	str	r2, [r4, #4]
  40661a:	50e3      	str	r3, [r4, r3]
  40661c:	e78a      	b.n	406534 <_free_r+0x84>
  40661e:	2a54      	cmp	r2, #84	; 0x54
  406620:	d806      	bhi.n	406630 <_free_r+0x180>
  406622:	0b1a      	lsrs	r2, r3, #12
  406624:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406628:	00ff      	lsls	r7, r7, #3
  40662a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40662e:	e790      	b.n	406552 <_free_r+0xa2>
  406630:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406634:	d806      	bhi.n	406644 <_free_r+0x194>
  406636:	0bda      	lsrs	r2, r3, #15
  406638:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40663c:	00ff      	lsls	r7, r7, #3
  40663e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406642:	e786      	b.n	406552 <_free_r+0xa2>
  406644:	f240 5054 	movw	r0, #1364	; 0x554
  406648:	4282      	cmp	r2, r0
  40664a:	d806      	bhi.n	40665a <_free_r+0x1aa>
  40664c:	0c9a      	lsrs	r2, r3, #18
  40664e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406652:	00ff      	lsls	r7, r7, #3
  406654:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406658:	e77b      	b.n	406552 <_free_r+0xa2>
  40665a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40665e:	257e      	movs	r5, #126	; 0x7e
  406660:	e777      	b.n	406552 <_free_r+0xa2>
  406662:	f043 0101 	orr.w	r1, r3, #1
  406666:	6061      	str	r1, [r4, #4]
  406668:	6013      	str	r3, [r2, #0]
  40666a:	e763      	b.n	406534 <_free_r+0x84>
  40666c:	20400440 	.word	0x20400440
  406670:	20400448 	.word	0x20400448
  406674:	2040084c 	.word	0x2040084c
  406678:	20400e44 	.word	0x20400e44

0040667c <__sfvwrite_r>:
  40667c:	6893      	ldr	r3, [r2, #8]
  40667e:	2b00      	cmp	r3, #0
  406680:	d073      	beq.n	40676a <__sfvwrite_r+0xee>
  406682:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406686:	898b      	ldrh	r3, [r1, #12]
  406688:	b083      	sub	sp, #12
  40668a:	460c      	mov	r4, r1
  40668c:	0719      	lsls	r1, r3, #28
  40668e:	9000      	str	r0, [sp, #0]
  406690:	4616      	mov	r6, r2
  406692:	d526      	bpl.n	4066e2 <__sfvwrite_r+0x66>
  406694:	6922      	ldr	r2, [r4, #16]
  406696:	b322      	cbz	r2, 4066e2 <__sfvwrite_r+0x66>
  406698:	f013 0002 	ands.w	r0, r3, #2
  40669c:	6835      	ldr	r5, [r6, #0]
  40669e:	d02c      	beq.n	4066fa <__sfvwrite_r+0x7e>
  4066a0:	f04f 0900 	mov.w	r9, #0
  4066a4:	4fb0      	ldr	r7, [pc, #704]	; (406968 <__sfvwrite_r+0x2ec>)
  4066a6:	46c8      	mov	r8, r9
  4066a8:	46b2      	mov	sl, r6
  4066aa:	45b8      	cmp	r8, r7
  4066ac:	4643      	mov	r3, r8
  4066ae:	464a      	mov	r2, r9
  4066b0:	bf28      	it	cs
  4066b2:	463b      	movcs	r3, r7
  4066b4:	9800      	ldr	r0, [sp, #0]
  4066b6:	f1b8 0f00 	cmp.w	r8, #0
  4066ba:	d050      	beq.n	40675e <__sfvwrite_r+0xe2>
  4066bc:	69e1      	ldr	r1, [r4, #28]
  4066be:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4066c0:	47b0      	blx	r6
  4066c2:	2800      	cmp	r0, #0
  4066c4:	dd58      	ble.n	406778 <__sfvwrite_r+0xfc>
  4066c6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4066ca:	1a1b      	subs	r3, r3, r0
  4066cc:	4481      	add	r9, r0
  4066ce:	eba8 0800 	sub.w	r8, r8, r0
  4066d2:	f8ca 3008 	str.w	r3, [sl, #8]
  4066d6:	2b00      	cmp	r3, #0
  4066d8:	d1e7      	bne.n	4066aa <__sfvwrite_r+0x2e>
  4066da:	2000      	movs	r0, #0
  4066dc:	b003      	add	sp, #12
  4066de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066e2:	4621      	mov	r1, r4
  4066e4:	9800      	ldr	r0, [sp, #0]
  4066e6:	f7fe fc91 	bl	40500c <__swsetup_r>
  4066ea:	2800      	cmp	r0, #0
  4066ec:	f040 8133 	bne.w	406956 <__sfvwrite_r+0x2da>
  4066f0:	89a3      	ldrh	r3, [r4, #12]
  4066f2:	6835      	ldr	r5, [r6, #0]
  4066f4:	f013 0002 	ands.w	r0, r3, #2
  4066f8:	d1d2      	bne.n	4066a0 <__sfvwrite_r+0x24>
  4066fa:	f013 0901 	ands.w	r9, r3, #1
  4066fe:	d145      	bne.n	40678c <__sfvwrite_r+0x110>
  406700:	464f      	mov	r7, r9
  406702:	9601      	str	r6, [sp, #4]
  406704:	b337      	cbz	r7, 406754 <__sfvwrite_r+0xd8>
  406706:	059a      	lsls	r2, r3, #22
  406708:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40670c:	f140 8083 	bpl.w	406816 <__sfvwrite_r+0x19a>
  406710:	4547      	cmp	r7, r8
  406712:	46c3      	mov	fp, r8
  406714:	f0c0 80ab 	bcc.w	40686e <__sfvwrite_r+0x1f2>
  406718:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40671c:	f040 80ac 	bne.w	406878 <__sfvwrite_r+0x1fc>
  406720:	6820      	ldr	r0, [r4, #0]
  406722:	46ba      	mov	sl, r7
  406724:	465a      	mov	r2, fp
  406726:	4649      	mov	r1, r9
  406728:	f000 faec 	bl	406d04 <memmove>
  40672c:	68a2      	ldr	r2, [r4, #8]
  40672e:	6823      	ldr	r3, [r4, #0]
  406730:	eba2 0208 	sub.w	r2, r2, r8
  406734:	445b      	add	r3, fp
  406736:	60a2      	str	r2, [r4, #8]
  406738:	6023      	str	r3, [r4, #0]
  40673a:	9a01      	ldr	r2, [sp, #4]
  40673c:	6893      	ldr	r3, [r2, #8]
  40673e:	eba3 030a 	sub.w	r3, r3, sl
  406742:	44d1      	add	r9, sl
  406744:	eba7 070a 	sub.w	r7, r7, sl
  406748:	6093      	str	r3, [r2, #8]
  40674a:	2b00      	cmp	r3, #0
  40674c:	d0c5      	beq.n	4066da <__sfvwrite_r+0x5e>
  40674e:	89a3      	ldrh	r3, [r4, #12]
  406750:	2f00      	cmp	r7, #0
  406752:	d1d8      	bne.n	406706 <__sfvwrite_r+0x8a>
  406754:	f8d5 9000 	ldr.w	r9, [r5]
  406758:	686f      	ldr	r7, [r5, #4]
  40675a:	3508      	adds	r5, #8
  40675c:	e7d2      	b.n	406704 <__sfvwrite_r+0x88>
  40675e:	f8d5 9000 	ldr.w	r9, [r5]
  406762:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406766:	3508      	adds	r5, #8
  406768:	e79f      	b.n	4066aa <__sfvwrite_r+0x2e>
  40676a:	2000      	movs	r0, #0
  40676c:	4770      	bx	lr
  40676e:	4621      	mov	r1, r4
  406770:	9800      	ldr	r0, [sp, #0]
  406772:	f7ff fd1f 	bl	4061b4 <_fflush_r>
  406776:	b370      	cbz	r0, 4067d6 <__sfvwrite_r+0x15a>
  406778:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40677c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406780:	f04f 30ff 	mov.w	r0, #4294967295
  406784:	81a3      	strh	r3, [r4, #12]
  406786:	b003      	add	sp, #12
  406788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40678c:	4681      	mov	r9, r0
  40678e:	4633      	mov	r3, r6
  406790:	464e      	mov	r6, r9
  406792:	46a8      	mov	r8, r5
  406794:	469a      	mov	sl, r3
  406796:	464d      	mov	r5, r9
  406798:	b34e      	cbz	r6, 4067ee <__sfvwrite_r+0x172>
  40679a:	b380      	cbz	r0, 4067fe <__sfvwrite_r+0x182>
  40679c:	6820      	ldr	r0, [r4, #0]
  40679e:	6923      	ldr	r3, [r4, #16]
  4067a0:	6962      	ldr	r2, [r4, #20]
  4067a2:	45b1      	cmp	r9, r6
  4067a4:	46cb      	mov	fp, r9
  4067a6:	bf28      	it	cs
  4067a8:	46b3      	movcs	fp, r6
  4067aa:	4298      	cmp	r0, r3
  4067ac:	465f      	mov	r7, fp
  4067ae:	d904      	bls.n	4067ba <__sfvwrite_r+0x13e>
  4067b0:	68a3      	ldr	r3, [r4, #8]
  4067b2:	4413      	add	r3, r2
  4067b4:	459b      	cmp	fp, r3
  4067b6:	f300 80a6 	bgt.w	406906 <__sfvwrite_r+0x28a>
  4067ba:	4593      	cmp	fp, r2
  4067bc:	db4b      	blt.n	406856 <__sfvwrite_r+0x1da>
  4067be:	4613      	mov	r3, r2
  4067c0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4067c2:	69e1      	ldr	r1, [r4, #28]
  4067c4:	9800      	ldr	r0, [sp, #0]
  4067c6:	462a      	mov	r2, r5
  4067c8:	47b8      	blx	r7
  4067ca:	1e07      	subs	r7, r0, #0
  4067cc:	ddd4      	ble.n	406778 <__sfvwrite_r+0xfc>
  4067ce:	ebb9 0907 	subs.w	r9, r9, r7
  4067d2:	d0cc      	beq.n	40676e <__sfvwrite_r+0xf2>
  4067d4:	2001      	movs	r0, #1
  4067d6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4067da:	1bdb      	subs	r3, r3, r7
  4067dc:	443d      	add	r5, r7
  4067de:	1bf6      	subs	r6, r6, r7
  4067e0:	f8ca 3008 	str.w	r3, [sl, #8]
  4067e4:	2b00      	cmp	r3, #0
  4067e6:	f43f af78 	beq.w	4066da <__sfvwrite_r+0x5e>
  4067ea:	2e00      	cmp	r6, #0
  4067ec:	d1d5      	bne.n	40679a <__sfvwrite_r+0x11e>
  4067ee:	f108 0308 	add.w	r3, r8, #8
  4067f2:	e913 0060 	ldmdb	r3, {r5, r6}
  4067f6:	4698      	mov	r8, r3
  4067f8:	3308      	adds	r3, #8
  4067fa:	2e00      	cmp	r6, #0
  4067fc:	d0f9      	beq.n	4067f2 <__sfvwrite_r+0x176>
  4067fe:	4632      	mov	r2, r6
  406800:	210a      	movs	r1, #10
  406802:	4628      	mov	r0, r5
  406804:	f000 f994 	bl	406b30 <memchr>
  406808:	2800      	cmp	r0, #0
  40680a:	f000 80a1 	beq.w	406950 <__sfvwrite_r+0x2d4>
  40680e:	3001      	adds	r0, #1
  406810:	eba0 0905 	sub.w	r9, r0, r5
  406814:	e7c2      	b.n	40679c <__sfvwrite_r+0x120>
  406816:	6820      	ldr	r0, [r4, #0]
  406818:	6923      	ldr	r3, [r4, #16]
  40681a:	4298      	cmp	r0, r3
  40681c:	d802      	bhi.n	406824 <__sfvwrite_r+0x1a8>
  40681e:	6963      	ldr	r3, [r4, #20]
  406820:	429f      	cmp	r7, r3
  406822:	d25d      	bcs.n	4068e0 <__sfvwrite_r+0x264>
  406824:	45b8      	cmp	r8, r7
  406826:	bf28      	it	cs
  406828:	46b8      	movcs	r8, r7
  40682a:	4642      	mov	r2, r8
  40682c:	4649      	mov	r1, r9
  40682e:	f000 fa69 	bl	406d04 <memmove>
  406832:	68a3      	ldr	r3, [r4, #8]
  406834:	6822      	ldr	r2, [r4, #0]
  406836:	eba3 0308 	sub.w	r3, r3, r8
  40683a:	4442      	add	r2, r8
  40683c:	60a3      	str	r3, [r4, #8]
  40683e:	6022      	str	r2, [r4, #0]
  406840:	b10b      	cbz	r3, 406846 <__sfvwrite_r+0x1ca>
  406842:	46c2      	mov	sl, r8
  406844:	e779      	b.n	40673a <__sfvwrite_r+0xbe>
  406846:	4621      	mov	r1, r4
  406848:	9800      	ldr	r0, [sp, #0]
  40684a:	f7ff fcb3 	bl	4061b4 <_fflush_r>
  40684e:	2800      	cmp	r0, #0
  406850:	d192      	bne.n	406778 <__sfvwrite_r+0xfc>
  406852:	46c2      	mov	sl, r8
  406854:	e771      	b.n	40673a <__sfvwrite_r+0xbe>
  406856:	465a      	mov	r2, fp
  406858:	4629      	mov	r1, r5
  40685a:	f000 fa53 	bl	406d04 <memmove>
  40685e:	68a2      	ldr	r2, [r4, #8]
  406860:	6823      	ldr	r3, [r4, #0]
  406862:	eba2 020b 	sub.w	r2, r2, fp
  406866:	445b      	add	r3, fp
  406868:	60a2      	str	r2, [r4, #8]
  40686a:	6023      	str	r3, [r4, #0]
  40686c:	e7af      	b.n	4067ce <__sfvwrite_r+0x152>
  40686e:	6820      	ldr	r0, [r4, #0]
  406870:	46b8      	mov	r8, r7
  406872:	46ba      	mov	sl, r7
  406874:	46bb      	mov	fp, r7
  406876:	e755      	b.n	406724 <__sfvwrite_r+0xa8>
  406878:	6962      	ldr	r2, [r4, #20]
  40687a:	6820      	ldr	r0, [r4, #0]
  40687c:	6921      	ldr	r1, [r4, #16]
  40687e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  406882:	eba0 0a01 	sub.w	sl, r0, r1
  406886:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40688a:	f10a 0001 	add.w	r0, sl, #1
  40688e:	ea4f 0868 	mov.w	r8, r8, asr #1
  406892:	4438      	add	r0, r7
  406894:	4540      	cmp	r0, r8
  406896:	4642      	mov	r2, r8
  406898:	bf84      	itt	hi
  40689a:	4680      	movhi	r8, r0
  40689c:	4642      	movhi	r2, r8
  40689e:	055b      	lsls	r3, r3, #21
  4068a0:	d544      	bpl.n	40692c <__sfvwrite_r+0x2b0>
  4068a2:	4611      	mov	r1, r2
  4068a4:	9800      	ldr	r0, [sp, #0]
  4068a6:	f7fb fdb5 	bl	402414 <_malloc_r>
  4068aa:	4683      	mov	fp, r0
  4068ac:	2800      	cmp	r0, #0
  4068ae:	d055      	beq.n	40695c <__sfvwrite_r+0x2e0>
  4068b0:	4652      	mov	r2, sl
  4068b2:	6921      	ldr	r1, [r4, #16]
  4068b4:	f000 f98c 	bl	406bd0 <memcpy>
  4068b8:	89a3      	ldrh	r3, [r4, #12]
  4068ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  4068be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4068c2:	81a3      	strh	r3, [r4, #12]
  4068c4:	eb0b 000a 	add.w	r0, fp, sl
  4068c8:	eba8 030a 	sub.w	r3, r8, sl
  4068cc:	f8c4 b010 	str.w	fp, [r4, #16]
  4068d0:	f8c4 8014 	str.w	r8, [r4, #20]
  4068d4:	6020      	str	r0, [r4, #0]
  4068d6:	60a3      	str	r3, [r4, #8]
  4068d8:	46b8      	mov	r8, r7
  4068da:	46ba      	mov	sl, r7
  4068dc:	46bb      	mov	fp, r7
  4068de:	e721      	b.n	406724 <__sfvwrite_r+0xa8>
  4068e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4068e4:	42b9      	cmp	r1, r7
  4068e6:	bf28      	it	cs
  4068e8:	4639      	movcs	r1, r7
  4068ea:	464a      	mov	r2, r9
  4068ec:	fb91 f1f3 	sdiv	r1, r1, r3
  4068f0:	9800      	ldr	r0, [sp, #0]
  4068f2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4068f4:	fb03 f301 	mul.w	r3, r3, r1
  4068f8:	69e1      	ldr	r1, [r4, #28]
  4068fa:	47b0      	blx	r6
  4068fc:	f1b0 0a00 	subs.w	sl, r0, #0
  406900:	f73f af1b 	bgt.w	40673a <__sfvwrite_r+0xbe>
  406904:	e738      	b.n	406778 <__sfvwrite_r+0xfc>
  406906:	461a      	mov	r2, r3
  406908:	4629      	mov	r1, r5
  40690a:	9301      	str	r3, [sp, #4]
  40690c:	f000 f9fa 	bl	406d04 <memmove>
  406910:	6822      	ldr	r2, [r4, #0]
  406912:	9b01      	ldr	r3, [sp, #4]
  406914:	9800      	ldr	r0, [sp, #0]
  406916:	441a      	add	r2, r3
  406918:	6022      	str	r2, [r4, #0]
  40691a:	4621      	mov	r1, r4
  40691c:	f7ff fc4a 	bl	4061b4 <_fflush_r>
  406920:	9b01      	ldr	r3, [sp, #4]
  406922:	2800      	cmp	r0, #0
  406924:	f47f af28 	bne.w	406778 <__sfvwrite_r+0xfc>
  406928:	461f      	mov	r7, r3
  40692a:	e750      	b.n	4067ce <__sfvwrite_r+0x152>
  40692c:	9800      	ldr	r0, [sp, #0]
  40692e:	f000 fd47 	bl	4073c0 <_realloc_r>
  406932:	4683      	mov	fp, r0
  406934:	2800      	cmp	r0, #0
  406936:	d1c5      	bne.n	4068c4 <__sfvwrite_r+0x248>
  406938:	9d00      	ldr	r5, [sp, #0]
  40693a:	6921      	ldr	r1, [r4, #16]
  40693c:	4628      	mov	r0, r5
  40693e:	f7ff fdb7 	bl	4064b0 <_free_r>
  406942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406946:	220c      	movs	r2, #12
  406948:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40694c:	602a      	str	r2, [r5, #0]
  40694e:	e715      	b.n	40677c <__sfvwrite_r+0x100>
  406950:	f106 0901 	add.w	r9, r6, #1
  406954:	e722      	b.n	40679c <__sfvwrite_r+0x120>
  406956:	f04f 30ff 	mov.w	r0, #4294967295
  40695a:	e6bf      	b.n	4066dc <__sfvwrite_r+0x60>
  40695c:	9a00      	ldr	r2, [sp, #0]
  40695e:	230c      	movs	r3, #12
  406960:	6013      	str	r3, [r2, #0]
  406962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406966:	e709      	b.n	40677c <__sfvwrite_r+0x100>
  406968:	7ffffc00 	.word	0x7ffffc00

0040696c <_fwalk_reent>:
  40696c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406970:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406974:	d01f      	beq.n	4069b6 <_fwalk_reent+0x4a>
  406976:	4688      	mov	r8, r1
  406978:	4606      	mov	r6, r0
  40697a:	f04f 0900 	mov.w	r9, #0
  40697e:	687d      	ldr	r5, [r7, #4]
  406980:	68bc      	ldr	r4, [r7, #8]
  406982:	3d01      	subs	r5, #1
  406984:	d411      	bmi.n	4069aa <_fwalk_reent+0x3e>
  406986:	89a3      	ldrh	r3, [r4, #12]
  406988:	2b01      	cmp	r3, #1
  40698a:	f105 35ff 	add.w	r5, r5, #4294967295
  40698e:	d908      	bls.n	4069a2 <_fwalk_reent+0x36>
  406990:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406994:	3301      	adds	r3, #1
  406996:	4621      	mov	r1, r4
  406998:	4630      	mov	r0, r6
  40699a:	d002      	beq.n	4069a2 <_fwalk_reent+0x36>
  40699c:	47c0      	blx	r8
  40699e:	ea49 0900 	orr.w	r9, r9, r0
  4069a2:	1c6b      	adds	r3, r5, #1
  4069a4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4069a8:	d1ed      	bne.n	406986 <_fwalk_reent+0x1a>
  4069aa:	683f      	ldr	r7, [r7, #0]
  4069ac:	2f00      	cmp	r7, #0
  4069ae:	d1e6      	bne.n	40697e <_fwalk_reent+0x12>
  4069b0:	4648      	mov	r0, r9
  4069b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4069b6:	46b9      	mov	r9, r7
  4069b8:	4648      	mov	r0, r9
  4069ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4069be:	bf00      	nop

004069c0 <__locale_mb_cur_max>:
  4069c0:	4b04      	ldr	r3, [pc, #16]	; (4069d4 <__locale_mb_cur_max+0x14>)
  4069c2:	4a05      	ldr	r2, [pc, #20]	; (4069d8 <__locale_mb_cur_max+0x18>)
  4069c4:	681b      	ldr	r3, [r3, #0]
  4069c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4069c8:	2b00      	cmp	r3, #0
  4069ca:	bf08      	it	eq
  4069cc:	4613      	moveq	r3, r2
  4069ce:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4069d2:	4770      	bx	lr
  4069d4:	20400014 	.word	0x20400014
  4069d8:	20400854 	.word	0x20400854

004069dc <_localeconv_r>:
  4069dc:	4a04      	ldr	r2, [pc, #16]	; (4069f0 <_localeconv_r+0x14>)
  4069de:	4b05      	ldr	r3, [pc, #20]	; (4069f4 <_localeconv_r+0x18>)
  4069e0:	6812      	ldr	r2, [r2, #0]
  4069e2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4069e4:	2800      	cmp	r0, #0
  4069e6:	bf08      	it	eq
  4069e8:	4618      	moveq	r0, r3
  4069ea:	30f0      	adds	r0, #240	; 0xf0
  4069ec:	4770      	bx	lr
  4069ee:	bf00      	nop
  4069f0:	20400014 	.word	0x20400014
  4069f4:	20400854 	.word	0x20400854

004069f8 <__retarget_lock_init_recursive>:
  4069f8:	4770      	bx	lr
  4069fa:	bf00      	nop

004069fc <__retarget_lock_close_recursive>:
  4069fc:	4770      	bx	lr
  4069fe:	bf00      	nop

00406a00 <__retarget_lock_acquire_recursive>:
  406a00:	4770      	bx	lr
  406a02:	bf00      	nop

00406a04 <__retarget_lock_release_recursive>:
  406a04:	4770      	bx	lr
  406a06:	bf00      	nop

00406a08 <__swhatbuf_r>:
  406a08:	b570      	push	{r4, r5, r6, lr}
  406a0a:	460c      	mov	r4, r1
  406a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406a10:	2900      	cmp	r1, #0
  406a12:	b090      	sub	sp, #64	; 0x40
  406a14:	4615      	mov	r5, r2
  406a16:	461e      	mov	r6, r3
  406a18:	db14      	blt.n	406a44 <__swhatbuf_r+0x3c>
  406a1a:	aa01      	add	r2, sp, #4
  406a1c:	f001 f8e4 	bl	407be8 <_fstat_r>
  406a20:	2800      	cmp	r0, #0
  406a22:	db0f      	blt.n	406a44 <__swhatbuf_r+0x3c>
  406a24:	9a02      	ldr	r2, [sp, #8]
  406a26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406a2a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406a2e:	fab2 f282 	clz	r2, r2
  406a32:	0952      	lsrs	r2, r2, #5
  406a34:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406a38:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406a3c:	6032      	str	r2, [r6, #0]
  406a3e:	602b      	str	r3, [r5, #0]
  406a40:	b010      	add	sp, #64	; 0x40
  406a42:	bd70      	pop	{r4, r5, r6, pc}
  406a44:	89a2      	ldrh	r2, [r4, #12]
  406a46:	2300      	movs	r3, #0
  406a48:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406a4c:	6033      	str	r3, [r6, #0]
  406a4e:	d004      	beq.n	406a5a <__swhatbuf_r+0x52>
  406a50:	2240      	movs	r2, #64	; 0x40
  406a52:	4618      	mov	r0, r3
  406a54:	602a      	str	r2, [r5, #0]
  406a56:	b010      	add	sp, #64	; 0x40
  406a58:	bd70      	pop	{r4, r5, r6, pc}
  406a5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406a5e:	602b      	str	r3, [r5, #0]
  406a60:	b010      	add	sp, #64	; 0x40
  406a62:	bd70      	pop	{r4, r5, r6, pc}

00406a64 <__smakebuf_r>:
  406a64:	898a      	ldrh	r2, [r1, #12]
  406a66:	0792      	lsls	r2, r2, #30
  406a68:	460b      	mov	r3, r1
  406a6a:	d506      	bpl.n	406a7a <__smakebuf_r+0x16>
  406a6c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406a70:	2101      	movs	r1, #1
  406a72:	601a      	str	r2, [r3, #0]
  406a74:	611a      	str	r2, [r3, #16]
  406a76:	6159      	str	r1, [r3, #20]
  406a78:	4770      	bx	lr
  406a7a:	b5f0      	push	{r4, r5, r6, r7, lr}
  406a7c:	b083      	sub	sp, #12
  406a7e:	ab01      	add	r3, sp, #4
  406a80:	466a      	mov	r2, sp
  406a82:	460c      	mov	r4, r1
  406a84:	4606      	mov	r6, r0
  406a86:	f7ff ffbf 	bl	406a08 <__swhatbuf_r>
  406a8a:	9900      	ldr	r1, [sp, #0]
  406a8c:	4605      	mov	r5, r0
  406a8e:	4630      	mov	r0, r6
  406a90:	f7fb fcc0 	bl	402414 <_malloc_r>
  406a94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406a98:	b1d8      	cbz	r0, 406ad2 <__smakebuf_r+0x6e>
  406a9a:	9a01      	ldr	r2, [sp, #4]
  406a9c:	4f15      	ldr	r7, [pc, #84]	; (406af4 <__smakebuf_r+0x90>)
  406a9e:	9900      	ldr	r1, [sp, #0]
  406aa0:	63f7      	str	r7, [r6, #60]	; 0x3c
  406aa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406aa6:	81a3      	strh	r3, [r4, #12]
  406aa8:	6020      	str	r0, [r4, #0]
  406aaa:	6120      	str	r0, [r4, #16]
  406aac:	6161      	str	r1, [r4, #20]
  406aae:	b91a      	cbnz	r2, 406ab8 <__smakebuf_r+0x54>
  406ab0:	432b      	orrs	r3, r5
  406ab2:	81a3      	strh	r3, [r4, #12]
  406ab4:	b003      	add	sp, #12
  406ab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ab8:	4630      	mov	r0, r6
  406aba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406abe:	f001 f8a7 	bl	407c10 <_isatty_r>
  406ac2:	b1a0      	cbz	r0, 406aee <__smakebuf_r+0x8a>
  406ac4:	89a3      	ldrh	r3, [r4, #12]
  406ac6:	f023 0303 	bic.w	r3, r3, #3
  406aca:	f043 0301 	orr.w	r3, r3, #1
  406ace:	b21b      	sxth	r3, r3
  406ad0:	e7ee      	b.n	406ab0 <__smakebuf_r+0x4c>
  406ad2:	059a      	lsls	r2, r3, #22
  406ad4:	d4ee      	bmi.n	406ab4 <__smakebuf_r+0x50>
  406ad6:	f023 0303 	bic.w	r3, r3, #3
  406ada:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406ade:	f043 0302 	orr.w	r3, r3, #2
  406ae2:	2101      	movs	r1, #1
  406ae4:	81a3      	strh	r3, [r4, #12]
  406ae6:	6022      	str	r2, [r4, #0]
  406ae8:	6122      	str	r2, [r4, #16]
  406aea:	6161      	str	r1, [r4, #20]
  406aec:	e7e2      	b.n	406ab4 <__smakebuf_r+0x50>
  406aee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406af2:	e7dd      	b.n	406ab0 <__smakebuf_r+0x4c>
  406af4:	00406209 	.word	0x00406209

00406af8 <__ascii_mbtowc>:
  406af8:	b082      	sub	sp, #8
  406afa:	b149      	cbz	r1, 406b10 <__ascii_mbtowc+0x18>
  406afc:	b15a      	cbz	r2, 406b16 <__ascii_mbtowc+0x1e>
  406afe:	b16b      	cbz	r3, 406b1c <__ascii_mbtowc+0x24>
  406b00:	7813      	ldrb	r3, [r2, #0]
  406b02:	600b      	str	r3, [r1, #0]
  406b04:	7812      	ldrb	r2, [r2, #0]
  406b06:	1c10      	adds	r0, r2, #0
  406b08:	bf18      	it	ne
  406b0a:	2001      	movne	r0, #1
  406b0c:	b002      	add	sp, #8
  406b0e:	4770      	bx	lr
  406b10:	a901      	add	r1, sp, #4
  406b12:	2a00      	cmp	r2, #0
  406b14:	d1f3      	bne.n	406afe <__ascii_mbtowc+0x6>
  406b16:	4610      	mov	r0, r2
  406b18:	b002      	add	sp, #8
  406b1a:	4770      	bx	lr
  406b1c:	f06f 0001 	mvn.w	r0, #1
  406b20:	e7f4      	b.n	406b0c <__ascii_mbtowc+0x14>
  406b22:	bf00      	nop
	...

00406b30 <memchr>:
  406b30:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406b34:	2a10      	cmp	r2, #16
  406b36:	db2b      	blt.n	406b90 <memchr+0x60>
  406b38:	f010 0f07 	tst.w	r0, #7
  406b3c:	d008      	beq.n	406b50 <memchr+0x20>
  406b3e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406b42:	3a01      	subs	r2, #1
  406b44:	428b      	cmp	r3, r1
  406b46:	d02d      	beq.n	406ba4 <memchr+0x74>
  406b48:	f010 0f07 	tst.w	r0, #7
  406b4c:	b342      	cbz	r2, 406ba0 <memchr+0x70>
  406b4e:	d1f6      	bne.n	406b3e <memchr+0xe>
  406b50:	b4f0      	push	{r4, r5, r6, r7}
  406b52:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406b56:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406b5a:	f022 0407 	bic.w	r4, r2, #7
  406b5e:	f07f 0700 	mvns.w	r7, #0
  406b62:	2300      	movs	r3, #0
  406b64:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406b68:	3c08      	subs	r4, #8
  406b6a:	ea85 0501 	eor.w	r5, r5, r1
  406b6e:	ea86 0601 	eor.w	r6, r6, r1
  406b72:	fa85 f547 	uadd8	r5, r5, r7
  406b76:	faa3 f587 	sel	r5, r3, r7
  406b7a:	fa86 f647 	uadd8	r6, r6, r7
  406b7e:	faa5 f687 	sel	r6, r5, r7
  406b82:	b98e      	cbnz	r6, 406ba8 <memchr+0x78>
  406b84:	d1ee      	bne.n	406b64 <memchr+0x34>
  406b86:	bcf0      	pop	{r4, r5, r6, r7}
  406b88:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406b8c:	f002 0207 	and.w	r2, r2, #7
  406b90:	b132      	cbz	r2, 406ba0 <memchr+0x70>
  406b92:	f810 3b01 	ldrb.w	r3, [r0], #1
  406b96:	3a01      	subs	r2, #1
  406b98:	ea83 0301 	eor.w	r3, r3, r1
  406b9c:	b113      	cbz	r3, 406ba4 <memchr+0x74>
  406b9e:	d1f8      	bne.n	406b92 <memchr+0x62>
  406ba0:	2000      	movs	r0, #0
  406ba2:	4770      	bx	lr
  406ba4:	3801      	subs	r0, #1
  406ba6:	4770      	bx	lr
  406ba8:	2d00      	cmp	r5, #0
  406baa:	bf06      	itte	eq
  406bac:	4635      	moveq	r5, r6
  406bae:	3803      	subeq	r0, #3
  406bb0:	3807      	subne	r0, #7
  406bb2:	f015 0f01 	tst.w	r5, #1
  406bb6:	d107      	bne.n	406bc8 <memchr+0x98>
  406bb8:	3001      	adds	r0, #1
  406bba:	f415 7f80 	tst.w	r5, #256	; 0x100
  406bbe:	bf02      	ittt	eq
  406bc0:	3001      	addeq	r0, #1
  406bc2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406bc6:	3001      	addeq	r0, #1
  406bc8:	bcf0      	pop	{r4, r5, r6, r7}
  406bca:	3801      	subs	r0, #1
  406bcc:	4770      	bx	lr
  406bce:	bf00      	nop

00406bd0 <memcpy>:
  406bd0:	4684      	mov	ip, r0
  406bd2:	ea41 0300 	orr.w	r3, r1, r0
  406bd6:	f013 0303 	ands.w	r3, r3, #3
  406bda:	d16d      	bne.n	406cb8 <memcpy+0xe8>
  406bdc:	3a40      	subs	r2, #64	; 0x40
  406bde:	d341      	bcc.n	406c64 <memcpy+0x94>
  406be0:	f851 3b04 	ldr.w	r3, [r1], #4
  406be4:	f840 3b04 	str.w	r3, [r0], #4
  406be8:	f851 3b04 	ldr.w	r3, [r1], #4
  406bec:	f840 3b04 	str.w	r3, [r0], #4
  406bf0:	f851 3b04 	ldr.w	r3, [r1], #4
  406bf4:	f840 3b04 	str.w	r3, [r0], #4
  406bf8:	f851 3b04 	ldr.w	r3, [r1], #4
  406bfc:	f840 3b04 	str.w	r3, [r0], #4
  406c00:	f851 3b04 	ldr.w	r3, [r1], #4
  406c04:	f840 3b04 	str.w	r3, [r0], #4
  406c08:	f851 3b04 	ldr.w	r3, [r1], #4
  406c0c:	f840 3b04 	str.w	r3, [r0], #4
  406c10:	f851 3b04 	ldr.w	r3, [r1], #4
  406c14:	f840 3b04 	str.w	r3, [r0], #4
  406c18:	f851 3b04 	ldr.w	r3, [r1], #4
  406c1c:	f840 3b04 	str.w	r3, [r0], #4
  406c20:	f851 3b04 	ldr.w	r3, [r1], #4
  406c24:	f840 3b04 	str.w	r3, [r0], #4
  406c28:	f851 3b04 	ldr.w	r3, [r1], #4
  406c2c:	f840 3b04 	str.w	r3, [r0], #4
  406c30:	f851 3b04 	ldr.w	r3, [r1], #4
  406c34:	f840 3b04 	str.w	r3, [r0], #4
  406c38:	f851 3b04 	ldr.w	r3, [r1], #4
  406c3c:	f840 3b04 	str.w	r3, [r0], #4
  406c40:	f851 3b04 	ldr.w	r3, [r1], #4
  406c44:	f840 3b04 	str.w	r3, [r0], #4
  406c48:	f851 3b04 	ldr.w	r3, [r1], #4
  406c4c:	f840 3b04 	str.w	r3, [r0], #4
  406c50:	f851 3b04 	ldr.w	r3, [r1], #4
  406c54:	f840 3b04 	str.w	r3, [r0], #4
  406c58:	f851 3b04 	ldr.w	r3, [r1], #4
  406c5c:	f840 3b04 	str.w	r3, [r0], #4
  406c60:	3a40      	subs	r2, #64	; 0x40
  406c62:	d2bd      	bcs.n	406be0 <memcpy+0x10>
  406c64:	3230      	adds	r2, #48	; 0x30
  406c66:	d311      	bcc.n	406c8c <memcpy+0xbc>
  406c68:	f851 3b04 	ldr.w	r3, [r1], #4
  406c6c:	f840 3b04 	str.w	r3, [r0], #4
  406c70:	f851 3b04 	ldr.w	r3, [r1], #4
  406c74:	f840 3b04 	str.w	r3, [r0], #4
  406c78:	f851 3b04 	ldr.w	r3, [r1], #4
  406c7c:	f840 3b04 	str.w	r3, [r0], #4
  406c80:	f851 3b04 	ldr.w	r3, [r1], #4
  406c84:	f840 3b04 	str.w	r3, [r0], #4
  406c88:	3a10      	subs	r2, #16
  406c8a:	d2ed      	bcs.n	406c68 <memcpy+0x98>
  406c8c:	320c      	adds	r2, #12
  406c8e:	d305      	bcc.n	406c9c <memcpy+0xcc>
  406c90:	f851 3b04 	ldr.w	r3, [r1], #4
  406c94:	f840 3b04 	str.w	r3, [r0], #4
  406c98:	3a04      	subs	r2, #4
  406c9a:	d2f9      	bcs.n	406c90 <memcpy+0xc0>
  406c9c:	3204      	adds	r2, #4
  406c9e:	d008      	beq.n	406cb2 <memcpy+0xe2>
  406ca0:	07d2      	lsls	r2, r2, #31
  406ca2:	bf1c      	itt	ne
  406ca4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406ca8:	f800 3b01 	strbne.w	r3, [r0], #1
  406cac:	d301      	bcc.n	406cb2 <memcpy+0xe2>
  406cae:	880b      	ldrh	r3, [r1, #0]
  406cb0:	8003      	strh	r3, [r0, #0]
  406cb2:	4660      	mov	r0, ip
  406cb4:	4770      	bx	lr
  406cb6:	bf00      	nop
  406cb8:	2a08      	cmp	r2, #8
  406cba:	d313      	bcc.n	406ce4 <memcpy+0x114>
  406cbc:	078b      	lsls	r3, r1, #30
  406cbe:	d08d      	beq.n	406bdc <memcpy+0xc>
  406cc0:	f010 0303 	ands.w	r3, r0, #3
  406cc4:	d08a      	beq.n	406bdc <memcpy+0xc>
  406cc6:	f1c3 0304 	rsb	r3, r3, #4
  406cca:	1ad2      	subs	r2, r2, r3
  406ccc:	07db      	lsls	r3, r3, #31
  406cce:	bf1c      	itt	ne
  406cd0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406cd4:	f800 3b01 	strbne.w	r3, [r0], #1
  406cd8:	d380      	bcc.n	406bdc <memcpy+0xc>
  406cda:	f831 3b02 	ldrh.w	r3, [r1], #2
  406cde:	f820 3b02 	strh.w	r3, [r0], #2
  406ce2:	e77b      	b.n	406bdc <memcpy+0xc>
  406ce4:	3a04      	subs	r2, #4
  406ce6:	d3d9      	bcc.n	406c9c <memcpy+0xcc>
  406ce8:	3a01      	subs	r2, #1
  406cea:	f811 3b01 	ldrb.w	r3, [r1], #1
  406cee:	f800 3b01 	strb.w	r3, [r0], #1
  406cf2:	d2f9      	bcs.n	406ce8 <memcpy+0x118>
  406cf4:	780b      	ldrb	r3, [r1, #0]
  406cf6:	7003      	strb	r3, [r0, #0]
  406cf8:	784b      	ldrb	r3, [r1, #1]
  406cfa:	7043      	strb	r3, [r0, #1]
  406cfc:	788b      	ldrb	r3, [r1, #2]
  406cfe:	7083      	strb	r3, [r0, #2]
  406d00:	4660      	mov	r0, ip
  406d02:	4770      	bx	lr

00406d04 <memmove>:
  406d04:	4288      	cmp	r0, r1
  406d06:	b5f0      	push	{r4, r5, r6, r7, lr}
  406d08:	d90d      	bls.n	406d26 <memmove+0x22>
  406d0a:	188b      	adds	r3, r1, r2
  406d0c:	4298      	cmp	r0, r3
  406d0e:	d20a      	bcs.n	406d26 <memmove+0x22>
  406d10:	1884      	adds	r4, r0, r2
  406d12:	2a00      	cmp	r2, #0
  406d14:	d051      	beq.n	406dba <memmove+0xb6>
  406d16:	4622      	mov	r2, r4
  406d18:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406d1c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406d20:	4299      	cmp	r1, r3
  406d22:	d1f9      	bne.n	406d18 <memmove+0x14>
  406d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d26:	2a0f      	cmp	r2, #15
  406d28:	d948      	bls.n	406dbc <memmove+0xb8>
  406d2a:	ea41 0300 	orr.w	r3, r1, r0
  406d2e:	079b      	lsls	r3, r3, #30
  406d30:	d146      	bne.n	406dc0 <memmove+0xbc>
  406d32:	f100 0410 	add.w	r4, r0, #16
  406d36:	f101 0310 	add.w	r3, r1, #16
  406d3a:	4615      	mov	r5, r2
  406d3c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406d40:	f844 6c10 	str.w	r6, [r4, #-16]
  406d44:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406d48:	f844 6c0c 	str.w	r6, [r4, #-12]
  406d4c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406d50:	f844 6c08 	str.w	r6, [r4, #-8]
  406d54:	3d10      	subs	r5, #16
  406d56:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406d5a:	f844 6c04 	str.w	r6, [r4, #-4]
  406d5e:	2d0f      	cmp	r5, #15
  406d60:	f103 0310 	add.w	r3, r3, #16
  406d64:	f104 0410 	add.w	r4, r4, #16
  406d68:	d8e8      	bhi.n	406d3c <memmove+0x38>
  406d6a:	f1a2 0310 	sub.w	r3, r2, #16
  406d6e:	f023 030f 	bic.w	r3, r3, #15
  406d72:	f002 0e0f 	and.w	lr, r2, #15
  406d76:	3310      	adds	r3, #16
  406d78:	f1be 0f03 	cmp.w	lr, #3
  406d7c:	4419      	add	r1, r3
  406d7e:	4403      	add	r3, r0
  406d80:	d921      	bls.n	406dc6 <memmove+0xc2>
  406d82:	1f1e      	subs	r6, r3, #4
  406d84:	460d      	mov	r5, r1
  406d86:	4674      	mov	r4, lr
  406d88:	3c04      	subs	r4, #4
  406d8a:	f855 7b04 	ldr.w	r7, [r5], #4
  406d8e:	f846 7f04 	str.w	r7, [r6, #4]!
  406d92:	2c03      	cmp	r4, #3
  406d94:	d8f8      	bhi.n	406d88 <memmove+0x84>
  406d96:	f1ae 0404 	sub.w	r4, lr, #4
  406d9a:	f024 0403 	bic.w	r4, r4, #3
  406d9e:	3404      	adds	r4, #4
  406da0:	4421      	add	r1, r4
  406da2:	4423      	add	r3, r4
  406da4:	f002 0203 	and.w	r2, r2, #3
  406da8:	b162      	cbz	r2, 406dc4 <memmove+0xc0>
  406daa:	3b01      	subs	r3, #1
  406dac:	440a      	add	r2, r1
  406dae:	f811 4b01 	ldrb.w	r4, [r1], #1
  406db2:	f803 4f01 	strb.w	r4, [r3, #1]!
  406db6:	428a      	cmp	r2, r1
  406db8:	d1f9      	bne.n	406dae <memmove+0xaa>
  406dba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406dbc:	4603      	mov	r3, r0
  406dbe:	e7f3      	b.n	406da8 <memmove+0xa4>
  406dc0:	4603      	mov	r3, r0
  406dc2:	e7f2      	b.n	406daa <memmove+0xa6>
  406dc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406dc6:	4672      	mov	r2, lr
  406dc8:	e7ee      	b.n	406da8 <memmove+0xa4>
  406dca:	bf00      	nop

00406dcc <_Balloc>:
  406dcc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406dce:	b570      	push	{r4, r5, r6, lr}
  406dd0:	4605      	mov	r5, r0
  406dd2:	460c      	mov	r4, r1
  406dd4:	b14b      	cbz	r3, 406dea <_Balloc+0x1e>
  406dd6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406dda:	b180      	cbz	r0, 406dfe <_Balloc+0x32>
  406ddc:	6802      	ldr	r2, [r0, #0]
  406dde:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406de2:	2300      	movs	r3, #0
  406de4:	6103      	str	r3, [r0, #16]
  406de6:	60c3      	str	r3, [r0, #12]
  406de8:	bd70      	pop	{r4, r5, r6, pc}
  406dea:	2221      	movs	r2, #33	; 0x21
  406dec:	2104      	movs	r1, #4
  406dee:	f000 fe57 	bl	407aa0 <_calloc_r>
  406df2:	64e8      	str	r0, [r5, #76]	; 0x4c
  406df4:	4603      	mov	r3, r0
  406df6:	2800      	cmp	r0, #0
  406df8:	d1ed      	bne.n	406dd6 <_Balloc+0xa>
  406dfa:	2000      	movs	r0, #0
  406dfc:	bd70      	pop	{r4, r5, r6, pc}
  406dfe:	2101      	movs	r1, #1
  406e00:	fa01 f604 	lsl.w	r6, r1, r4
  406e04:	1d72      	adds	r2, r6, #5
  406e06:	4628      	mov	r0, r5
  406e08:	0092      	lsls	r2, r2, #2
  406e0a:	f000 fe49 	bl	407aa0 <_calloc_r>
  406e0e:	2800      	cmp	r0, #0
  406e10:	d0f3      	beq.n	406dfa <_Balloc+0x2e>
  406e12:	6044      	str	r4, [r0, #4]
  406e14:	6086      	str	r6, [r0, #8]
  406e16:	e7e4      	b.n	406de2 <_Balloc+0x16>

00406e18 <_Bfree>:
  406e18:	b131      	cbz	r1, 406e28 <_Bfree+0x10>
  406e1a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406e1c:	684a      	ldr	r2, [r1, #4]
  406e1e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406e22:	6008      	str	r0, [r1, #0]
  406e24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406e28:	4770      	bx	lr
  406e2a:	bf00      	nop

00406e2c <__multadd>:
  406e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  406e2e:	690c      	ldr	r4, [r1, #16]
  406e30:	b083      	sub	sp, #12
  406e32:	460d      	mov	r5, r1
  406e34:	4606      	mov	r6, r0
  406e36:	f101 0e14 	add.w	lr, r1, #20
  406e3a:	2700      	movs	r7, #0
  406e3c:	f8de 0000 	ldr.w	r0, [lr]
  406e40:	b281      	uxth	r1, r0
  406e42:	fb02 3301 	mla	r3, r2, r1, r3
  406e46:	0c01      	lsrs	r1, r0, #16
  406e48:	0c18      	lsrs	r0, r3, #16
  406e4a:	fb02 0101 	mla	r1, r2, r1, r0
  406e4e:	b29b      	uxth	r3, r3
  406e50:	3701      	adds	r7, #1
  406e52:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406e56:	42bc      	cmp	r4, r7
  406e58:	f84e 3b04 	str.w	r3, [lr], #4
  406e5c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406e60:	dcec      	bgt.n	406e3c <__multadd+0x10>
  406e62:	b13b      	cbz	r3, 406e74 <__multadd+0x48>
  406e64:	68aa      	ldr	r2, [r5, #8]
  406e66:	4294      	cmp	r4, r2
  406e68:	da07      	bge.n	406e7a <__multadd+0x4e>
  406e6a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406e6e:	3401      	adds	r4, #1
  406e70:	6153      	str	r3, [r2, #20]
  406e72:	612c      	str	r4, [r5, #16]
  406e74:	4628      	mov	r0, r5
  406e76:	b003      	add	sp, #12
  406e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406e7a:	6869      	ldr	r1, [r5, #4]
  406e7c:	9301      	str	r3, [sp, #4]
  406e7e:	3101      	adds	r1, #1
  406e80:	4630      	mov	r0, r6
  406e82:	f7ff ffa3 	bl	406dcc <_Balloc>
  406e86:	692a      	ldr	r2, [r5, #16]
  406e88:	3202      	adds	r2, #2
  406e8a:	f105 010c 	add.w	r1, r5, #12
  406e8e:	4607      	mov	r7, r0
  406e90:	0092      	lsls	r2, r2, #2
  406e92:	300c      	adds	r0, #12
  406e94:	f7ff fe9c 	bl	406bd0 <memcpy>
  406e98:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406e9a:	6869      	ldr	r1, [r5, #4]
  406e9c:	9b01      	ldr	r3, [sp, #4]
  406e9e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406ea2:	6028      	str	r0, [r5, #0]
  406ea4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406ea8:	463d      	mov	r5, r7
  406eaa:	e7de      	b.n	406e6a <__multadd+0x3e>

00406eac <__hi0bits>:
  406eac:	0c02      	lsrs	r2, r0, #16
  406eae:	0412      	lsls	r2, r2, #16
  406eb0:	4603      	mov	r3, r0
  406eb2:	b9b2      	cbnz	r2, 406ee2 <__hi0bits+0x36>
  406eb4:	0403      	lsls	r3, r0, #16
  406eb6:	2010      	movs	r0, #16
  406eb8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406ebc:	bf04      	itt	eq
  406ebe:	021b      	lsleq	r3, r3, #8
  406ec0:	3008      	addeq	r0, #8
  406ec2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406ec6:	bf04      	itt	eq
  406ec8:	011b      	lsleq	r3, r3, #4
  406eca:	3004      	addeq	r0, #4
  406ecc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406ed0:	bf04      	itt	eq
  406ed2:	009b      	lsleq	r3, r3, #2
  406ed4:	3002      	addeq	r0, #2
  406ed6:	2b00      	cmp	r3, #0
  406ed8:	db02      	blt.n	406ee0 <__hi0bits+0x34>
  406eda:	005b      	lsls	r3, r3, #1
  406edc:	d403      	bmi.n	406ee6 <__hi0bits+0x3a>
  406ede:	2020      	movs	r0, #32
  406ee0:	4770      	bx	lr
  406ee2:	2000      	movs	r0, #0
  406ee4:	e7e8      	b.n	406eb8 <__hi0bits+0xc>
  406ee6:	3001      	adds	r0, #1
  406ee8:	4770      	bx	lr
  406eea:	bf00      	nop

00406eec <__lo0bits>:
  406eec:	6803      	ldr	r3, [r0, #0]
  406eee:	f013 0207 	ands.w	r2, r3, #7
  406ef2:	4601      	mov	r1, r0
  406ef4:	d007      	beq.n	406f06 <__lo0bits+0x1a>
  406ef6:	07da      	lsls	r2, r3, #31
  406ef8:	d421      	bmi.n	406f3e <__lo0bits+0x52>
  406efa:	0798      	lsls	r0, r3, #30
  406efc:	d421      	bmi.n	406f42 <__lo0bits+0x56>
  406efe:	089b      	lsrs	r3, r3, #2
  406f00:	600b      	str	r3, [r1, #0]
  406f02:	2002      	movs	r0, #2
  406f04:	4770      	bx	lr
  406f06:	b298      	uxth	r0, r3
  406f08:	b198      	cbz	r0, 406f32 <__lo0bits+0x46>
  406f0a:	4610      	mov	r0, r2
  406f0c:	f013 0fff 	tst.w	r3, #255	; 0xff
  406f10:	bf04      	itt	eq
  406f12:	0a1b      	lsreq	r3, r3, #8
  406f14:	3008      	addeq	r0, #8
  406f16:	071a      	lsls	r2, r3, #28
  406f18:	bf04      	itt	eq
  406f1a:	091b      	lsreq	r3, r3, #4
  406f1c:	3004      	addeq	r0, #4
  406f1e:	079a      	lsls	r2, r3, #30
  406f20:	bf04      	itt	eq
  406f22:	089b      	lsreq	r3, r3, #2
  406f24:	3002      	addeq	r0, #2
  406f26:	07da      	lsls	r2, r3, #31
  406f28:	d407      	bmi.n	406f3a <__lo0bits+0x4e>
  406f2a:	085b      	lsrs	r3, r3, #1
  406f2c:	d104      	bne.n	406f38 <__lo0bits+0x4c>
  406f2e:	2020      	movs	r0, #32
  406f30:	4770      	bx	lr
  406f32:	0c1b      	lsrs	r3, r3, #16
  406f34:	2010      	movs	r0, #16
  406f36:	e7e9      	b.n	406f0c <__lo0bits+0x20>
  406f38:	3001      	adds	r0, #1
  406f3a:	600b      	str	r3, [r1, #0]
  406f3c:	4770      	bx	lr
  406f3e:	2000      	movs	r0, #0
  406f40:	4770      	bx	lr
  406f42:	085b      	lsrs	r3, r3, #1
  406f44:	600b      	str	r3, [r1, #0]
  406f46:	2001      	movs	r0, #1
  406f48:	4770      	bx	lr
  406f4a:	bf00      	nop

00406f4c <__i2b>:
  406f4c:	b510      	push	{r4, lr}
  406f4e:	460c      	mov	r4, r1
  406f50:	2101      	movs	r1, #1
  406f52:	f7ff ff3b 	bl	406dcc <_Balloc>
  406f56:	2201      	movs	r2, #1
  406f58:	6144      	str	r4, [r0, #20]
  406f5a:	6102      	str	r2, [r0, #16]
  406f5c:	bd10      	pop	{r4, pc}
  406f5e:	bf00      	nop

00406f60 <__multiply>:
  406f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406f64:	690c      	ldr	r4, [r1, #16]
  406f66:	6915      	ldr	r5, [r2, #16]
  406f68:	42ac      	cmp	r4, r5
  406f6a:	b083      	sub	sp, #12
  406f6c:	468b      	mov	fp, r1
  406f6e:	4616      	mov	r6, r2
  406f70:	da04      	bge.n	406f7c <__multiply+0x1c>
  406f72:	4622      	mov	r2, r4
  406f74:	46b3      	mov	fp, r6
  406f76:	462c      	mov	r4, r5
  406f78:	460e      	mov	r6, r1
  406f7a:	4615      	mov	r5, r2
  406f7c:	f8db 3008 	ldr.w	r3, [fp, #8]
  406f80:	f8db 1004 	ldr.w	r1, [fp, #4]
  406f84:	eb04 0805 	add.w	r8, r4, r5
  406f88:	4598      	cmp	r8, r3
  406f8a:	bfc8      	it	gt
  406f8c:	3101      	addgt	r1, #1
  406f8e:	f7ff ff1d 	bl	406dcc <_Balloc>
  406f92:	f100 0914 	add.w	r9, r0, #20
  406f96:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406f9a:	45d1      	cmp	r9, sl
  406f9c:	9000      	str	r0, [sp, #0]
  406f9e:	d205      	bcs.n	406fac <__multiply+0x4c>
  406fa0:	464b      	mov	r3, r9
  406fa2:	2100      	movs	r1, #0
  406fa4:	f843 1b04 	str.w	r1, [r3], #4
  406fa8:	459a      	cmp	sl, r3
  406faa:	d8fb      	bhi.n	406fa4 <__multiply+0x44>
  406fac:	f106 0c14 	add.w	ip, r6, #20
  406fb0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406fb4:	f10b 0b14 	add.w	fp, fp, #20
  406fb8:	459c      	cmp	ip, r3
  406fba:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406fbe:	d24c      	bcs.n	40705a <__multiply+0xfa>
  406fc0:	f8cd a004 	str.w	sl, [sp, #4]
  406fc4:	469a      	mov	sl, r3
  406fc6:	f8dc 5000 	ldr.w	r5, [ip]
  406fca:	b2af      	uxth	r7, r5
  406fcc:	b1ef      	cbz	r7, 40700a <__multiply+0xaa>
  406fce:	2100      	movs	r1, #0
  406fd0:	464d      	mov	r5, r9
  406fd2:	465e      	mov	r6, fp
  406fd4:	460c      	mov	r4, r1
  406fd6:	f856 2b04 	ldr.w	r2, [r6], #4
  406fda:	6828      	ldr	r0, [r5, #0]
  406fdc:	b293      	uxth	r3, r2
  406fde:	b281      	uxth	r1, r0
  406fe0:	fb07 1303 	mla	r3, r7, r3, r1
  406fe4:	0c12      	lsrs	r2, r2, #16
  406fe6:	0c01      	lsrs	r1, r0, #16
  406fe8:	4423      	add	r3, r4
  406fea:	fb07 1102 	mla	r1, r7, r2, r1
  406fee:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406ff2:	b29b      	uxth	r3, r3
  406ff4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406ff8:	45b6      	cmp	lr, r6
  406ffa:	f845 3b04 	str.w	r3, [r5], #4
  406ffe:	ea4f 4411 	mov.w	r4, r1, lsr #16
  407002:	d8e8      	bhi.n	406fd6 <__multiply+0x76>
  407004:	602c      	str	r4, [r5, #0]
  407006:	f8dc 5000 	ldr.w	r5, [ip]
  40700a:	0c2d      	lsrs	r5, r5, #16
  40700c:	d01d      	beq.n	40704a <__multiply+0xea>
  40700e:	f8d9 3000 	ldr.w	r3, [r9]
  407012:	4648      	mov	r0, r9
  407014:	461c      	mov	r4, r3
  407016:	4659      	mov	r1, fp
  407018:	2200      	movs	r2, #0
  40701a:	880e      	ldrh	r6, [r1, #0]
  40701c:	0c24      	lsrs	r4, r4, #16
  40701e:	fb05 4406 	mla	r4, r5, r6, r4
  407022:	4422      	add	r2, r4
  407024:	b29b      	uxth	r3, r3
  407026:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40702a:	f840 3b04 	str.w	r3, [r0], #4
  40702e:	f851 3b04 	ldr.w	r3, [r1], #4
  407032:	6804      	ldr	r4, [r0, #0]
  407034:	0c1b      	lsrs	r3, r3, #16
  407036:	b2a6      	uxth	r6, r4
  407038:	fb05 6303 	mla	r3, r5, r3, r6
  40703c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407040:	458e      	cmp	lr, r1
  407042:	ea4f 4213 	mov.w	r2, r3, lsr #16
  407046:	d8e8      	bhi.n	40701a <__multiply+0xba>
  407048:	6003      	str	r3, [r0, #0]
  40704a:	f10c 0c04 	add.w	ip, ip, #4
  40704e:	45e2      	cmp	sl, ip
  407050:	f109 0904 	add.w	r9, r9, #4
  407054:	d8b7      	bhi.n	406fc6 <__multiply+0x66>
  407056:	f8dd a004 	ldr.w	sl, [sp, #4]
  40705a:	f1b8 0f00 	cmp.w	r8, #0
  40705e:	dd0b      	ble.n	407078 <__multiply+0x118>
  407060:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  407064:	f1aa 0a04 	sub.w	sl, sl, #4
  407068:	b11b      	cbz	r3, 407072 <__multiply+0x112>
  40706a:	e005      	b.n	407078 <__multiply+0x118>
  40706c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  407070:	b913      	cbnz	r3, 407078 <__multiply+0x118>
  407072:	f1b8 0801 	subs.w	r8, r8, #1
  407076:	d1f9      	bne.n	40706c <__multiply+0x10c>
  407078:	9800      	ldr	r0, [sp, #0]
  40707a:	f8c0 8010 	str.w	r8, [r0, #16]
  40707e:	b003      	add	sp, #12
  407080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407084 <__pow5mult>:
  407084:	f012 0303 	ands.w	r3, r2, #3
  407088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40708c:	4614      	mov	r4, r2
  40708e:	4607      	mov	r7, r0
  407090:	d12e      	bne.n	4070f0 <__pow5mult+0x6c>
  407092:	460d      	mov	r5, r1
  407094:	10a4      	asrs	r4, r4, #2
  407096:	d01c      	beq.n	4070d2 <__pow5mult+0x4e>
  407098:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40709a:	b396      	cbz	r6, 407102 <__pow5mult+0x7e>
  40709c:	07e3      	lsls	r3, r4, #31
  40709e:	f04f 0800 	mov.w	r8, #0
  4070a2:	d406      	bmi.n	4070b2 <__pow5mult+0x2e>
  4070a4:	1064      	asrs	r4, r4, #1
  4070a6:	d014      	beq.n	4070d2 <__pow5mult+0x4e>
  4070a8:	6830      	ldr	r0, [r6, #0]
  4070aa:	b1a8      	cbz	r0, 4070d8 <__pow5mult+0x54>
  4070ac:	4606      	mov	r6, r0
  4070ae:	07e3      	lsls	r3, r4, #31
  4070b0:	d5f8      	bpl.n	4070a4 <__pow5mult+0x20>
  4070b2:	4632      	mov	r2, r6
  4070b4:	4629      	mov	r1, r5
  4070b6:	4638      	mov	r0, r7
  4070b8:	f7ff ff52 	bl	406f60 <__multiply>
  4070bc:	b1b5      	cbz	r5, 4070ec <__pow5mult+0x68>
  4070be:	686a      	ldr	r2, [r5, #4]
  4070c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4070c2:	1064      	asrs	r4, r4, #1
  4070c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4070c8:	6029      	str	r1, [r5, #0]
  4070ca:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4070ce:	4605      	mov	r5, r0
  4070d0:	d1ea      	bne.n	4070a8 <__pow5mult+0x24>
  4070d2:	4628      	mov	r0, r5
  4070d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4070d8:	4632      	mov	r2, r6
  4070da:	4631      	mov	r1, r6
  4070dc:	4638      	mov	r0, r7
  4070de:	f7ff ff3f 	bl	406f60 <__multiply>
  4070e2:	6030      	str	r0, [r6, #0]
  4070e4:	f8c0 8000 	str.w	r8, [r0]
  4070e8:	4606      	mov	r6, r0
  4070ea:	e7e0      	b.n	4070ae <__pow5mult+0x2a>
  4070ec:	4605      	mov	r5, r0
  4070ee:	e7d9      	b.n	4070a4 <__pow5mult+0x20>
  4070f0:	1e5a      	subs	r2, r3, #1
  4070f2:	4d0b      	ldr	r5, [pc, #44]	; (407120 <__pow5mult+0x9c>)
  4070f4:	2300      	movs	r3, #0
  4070f6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4070fa:	f7ff fe97 	bl	406e2c <__multadd>
  4070fe:	4605      	mov	r5, r0
  407100:	e7c8      	b.n	407094 <__pow5mult+0x10>
  407102:	2101      	movs	r1, #1
  407104:	4638      	mov	r0, r7
  407106:	f7ff fe61 	bl	406dcc <_Balloc>
  40710a:	f240 2171 	movw	r1, #625	; 0x271
  40710e:	2201      	movs	r2, #1
  407110:	2300      	movs	r3, #0
  407112:	6141      	str	r1, [r0, #20]
  407114:	6102      	str	r2, [r0, #16]
  407116:	4606      	mov	r6, r0
  407118:	64b8      	str	r0, [r7, #72]	; 0x48
  40711a:	6003      	str	r3, [r0, #0]
  40711c:	e7be      	b.n	40709c <__pow5mult+0x18>
  40711e:	bf00      	nop
  407120:	00408b10 	.word	0x00408b10

00407124 <__lshift>:
  407124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407128:	4691      	mov	r9, r2
  40712a:	690a      	ldr	r2, [r1, #16]
  40712c:	688b      	ldr	r3, [r1, #8]
  40712e:	ea4f 1469 	mov.w	r4, r9, asr #5
  407132:	eb04 0802 	add.w	r8, r4, r2
  407136:	f108 0501 	add.w	r5, r8, #1
  40713a:	429d      	cmp	r5, r3
  40713c:	460e      	mov	r6, r1
  40713e:	4607      	mov	r7, r0
  407140:	6849      	ldr	r1, [r1, #4]
  407142:	dd04      	ble.n	40714e <__lshift+0x2a>
  407144:	005b      	lsls	r3, r3, #1
  407146:	429d      	cmp	r5, r3
  407148:	f101 0101 	add.w	r1, r1, #1
  40714c:	dcfa      	bgt.n	407144 <__lshift+0x20>
  40714e:	4638      	mov	r0, r7
  407150:	f7ff fe3c 	bl	406dcc <_Balloc>
  407154:	2c00      	cmp	r4, #0
  407156:	f100 0314 	add.w	r3, r0, #20
  40715a:	dd06      	ble.n	40716a <__lshift+0x46>
  40715c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407160:	2100      	movs	r1, #0
  407162:	f843 1b04 	str.w	r1, [r3], #4
  407166:	429a      	cmp	r2, r3
  407168:	d1fb      	bne.n	407162 <__lshift+0x3e>
  40716a:	6934      	ldr	r4, [r6, #16]
  40716c:	f106 0114 	add.w	r1, r6, #20
  407170:	f019 091f 	ands.w	r9, r9, #31
  407174:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407178:	d01d      	beq.n	4071b6 <__lshift+0x92>
  40717a:	f1c9 0c20 	rsb	ip, r9, #32
  40717e:	2200      	movs	r2, #0
  407180:	680c      	ldr	r4, [r1, #0]
  407182:	fa04 f409 	lsl.w	r4, r4, r9
  407186:	4314      	orrs	r4, r2
  407188:	f843 4b04 	str.w	r4, [r3], #4
  40718c:	f851 2b04 	ldr.w	r2, [r1], #4
  407190:	458e      	cmp	lr, r1
  407192:	fa22 f20c 	lsr.w	r2, r2, ip
  407196:	d8f3      	bhi.n	407180 <__lshift+0x5c>
  407198:	601a      	str	r2, [r3, #0]
  40719a:	b10a      	cbz	r2, 4071a0 <__lshift+0x7c>
  40719c:	f108 0502 	add.w	r5, r8, #2
  4071a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4071a2:	6872      	ldr	r2, [r6, #4]
  4071a4:	3d01      	subs	r5, #1
  4071a6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4071aa:	6105      	str	r5, [r0, #16]
  4071ac:	6031      	str	r1, [r6, #0]
  4071ae:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4071b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071b6:	3b04      	subs	r3, #4
  4071b8:	f851 2b04 	ldr.w	r2, [r1], #4
  4071bc:	f843 2f04 	str.w	r2, [r3, #4]!
  4071c0:	458e      	cmp	lr, r1
  4071c2:	d8f9      	bhi.n	4071b8 <__lshift+0x94>
  4071c4:	e7ec      	b.n	4071a0 <__lshift+0x7c>
  4071c6:	bf00      	nop

004071c8 <__mcmp>:
  4071c8:	b430      	push	{r4, r5}
  4071ca:	690b      	ldr	r3, [r1, #16]
  4071cc:	4605      	mov	r5, r0
  4071ce:	6900      	ldr	r0, [r0, #16]
  4071d0:	1ac0      	subs	r0, r0, r3
  4071d2:	d10f      	bne.n	4071f4 <__mcmp+0x2c>
  4071d4:	009b      	lsls	r3, r3, #2
  4071d6:	3514      	adds	r5, #20
  4071d8:	3114      	adds	r1, #20
  4071da:	4419      	add	r1, r3
  4071dc:	442b      	add	r3, r5
  4071de:	e001      	b.n	4071e4 <__mcmp+0x1c>
  4071e0:	429d      	cmp	r5, r3
  4071e2:	d207      	bcs.n	4071f4 <__mcmp+0x2c>
  4071e4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4071e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4071ec:	4294      	cmp	r4, r2
  4071ee:	d0f7      	beq.n	4071e0 <__mcmp+0x18>
  4071f0:	d302      	bcc.n	4071f8 <__mcmp+0x30>
  4071f2:	2001      	movs	r0, #1
  4071f4:	bc30      	pop	{r4, r5}
  4071f6:	4770      	bx	lr
  4071f8:	f04f 30ff 	mov.w	r0, #4294967295
  4071fc:	e7fa      	b.n	4071f4 <__mcmp+0x2c>
  4071fe:	bf00      	nop

00407200 <__mdiff>:
  407200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407204:	690f      	ldr	r7, [r1, #16]
  407206:	460e      	mov	r6, r1
  407208:	6911      	ldr	r1, [r2, #16]
  40720a:	1a7f      	subs	r7, r7, r1
  40720c:	2f00      	cmp	r7, #0
  40720e:	4690      	mov	r8, r2
  407210:	d117      	bne.n	407242 <__mdiff+0x42>
  407212:	0089      	lsls	r1, r1, #2
  407214:	f106 0514 	add.w	r5, r6, #20
  407218:	f102 0e14 	add.w	lr, r2, #20
  40721c:	186b      	adds	r3, r5, r1
  40721e:	4471      	add	r1, lr
  407220:	e001      	b.n	407226 <__mdiff+0x26>
  407222:	429d      	cmp	r5, r3
  407224:	d25c      	bcs.n	4072e0 <__mdiff+0xe0>
  407226:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40722a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40722e:	42a2      	cmp	r2, r4
  407230:	d0f7      	beq.n	407222 <__mdiff+0x22>
  407232:	d25e      	bcs.n	4072f2 <__mdiff+0xf2>
  407234:	4633      	mov	r3, r6
  407236:	462c      	mov	r4, r5
  407238:	4646      	mov	r6, r8
  40723a:	4675      	mov	r5, lr
  40723c:	4698      	mov	r8, r3
  40723e:	2701      	movs	r7, #1
  407240:	e005      	b.n	40724e <__mdiff+0x4e>
  407242:	db58      	blt.n	4072f6 <__mdiff+0xf6>
  407244:	f106 0514 	add.w	r5, r6, #20
  407248:	f108 0414 	add.w	r4, r8, #20
  40724c:	2700      	movs	r7, #0
  40724e:	6871      	ldr	r1, [r6, #4]
  407250:	f7ff fdbc 	bl	406dcc <_Balloc>
  407254:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407258:	6936      	ldr	r6, [r6, #16]
  40725a:	60c7      	str	r7, [r0, #12]
  40725c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407260:	46a6      	mov	lr, r4
  407262:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407266:	f100 0414 	add.w	r4, r0, #20
  40726a:	2300      	movs	r3, #0
  40726c:	f85e 1b04 	ldr.w	r1, [lr], #4
  407270:	f855 8b04 	ldr.w	r8, [r5], #4
  407274:	b28a      	uxth	r2, r1
  407276:	fa13 f388 	uxtah	r3, r3, r8
  40727a:	0c09      	lsrs	r1, r1, #16
  40727c:	1a9a      	subs	r2, r3, r2
  40727e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407282:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407286:	b292      	uxth	r2, r2
  407288:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40728c:	45f4      	cmp	ip, lr
  40728e:	f844 2b04 	str.w	r2, [r4], #4
  407292:	ea4f 4323 	mov.w	r3, r3, asr #16
  407296:	d8e9      	bhi.n	40726c <__mdiff+0x6c>
  407298:	42af      	cmp	r7, r5
  40729a:	d917      	bls.n	4072cc <__mdiff+0xcc>
  40729c:	46a4      	mov	ip, r4
  40729e:	46ae      	mov	lr, r5
  4072a0:	f85e 2b04 	ldr.w	r2, [lr], #4
  4072a4:	fa13 f382 	uxtah	r3, r3, r2
  4072a8:	1419      	asrs	r1, r3, #16
  4072aa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4072ae:	b29b      	uxth	r3, r3
  4072b0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4072b4:	4577      	cmp	r7, lr
  4072b6:	f84c 2b04 	str.w	r2, [ip], #4
  4072ba:	ea4f 4321 	mov.w	r3, r1, asr #16
  4072be:	d8ef      	bhi.n	4072a0 <__mdiff+0xa0>
  4072c0:	43ed      	mvns	r5, r5
  4072c2:	442f      	add	r7, r5
  4072c4:	f027 0703 	bic.w	r7, r7, #3
  4072c8:	3704      	adds	r7, #4
  4072ca:	443c      	add	r4, r7
  4072cc:	3c04      	subs	r4, #4
  4072ce:	b922      	cbnz	r2, 4072da <__mdiff+0xda>
  4072d0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4072d4:	3e01      	subs	r6, #1
  4072d6:	2b00      	cmp	r3, #0
  4072d8:	d0fa      	beq.n	4072d0 <__mdiff+0xd0>
  4072da:	6106      	str	r6, [r0, #16]
  4072dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4072e0:	2100      	movs	r1, #0
  4072e2:	f7ff fd73 	bl	406dcc <_Balloc>
  4072e6:	2201      	movs	r2, #1
  4072e8:	2300      	movs	r3, #0
  4072ea:	6102      	str	r2, [r0, #16]
  4072ec:	6143      	str	r3, [r0, #20]
  4072ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4072f2:	4674      	mov	r4, lr
  4072f4:	e7ab      	b.n	40724e <__mdiff+0x4e>
  4072f6:	4633      	mov	r3, r6
  4072f8:	f106 0414 	add.w	r4, r6, #20
  4072fc:	f102 0514 	add.w	r5, r2, #20
  407300:	4616      	mov	r6, r2
  407302:	2701      	movs	r7, #1
  407304:	4698      	mov	r8, r3
  407306:	e7a2      	b.n	40724e <__mdiff+0x4e>

00407308 <__d2b>:
  407308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40730c:	b082      	sub	sp, #8
  40730e:	2101      	movs	r1, #1
  407310:	461c      	mov	r4, r3
  407312:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407316:	4615      	mov	r5, r2
  407318:	9e08      	ldr	r6, [sp, #32]
  40731a:	f7ff fd57 	bl	406dcc <_Balloc>
  40731e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407322:	4680      	mov	r8, r0
  407324:	b10f      	cbz	r7, 40732a <__d2b+0x22>
  407326:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40732a:	9401      	str	r4, [sp, #4]
  40732c:	b31d      	cbz	r5, 407376 <__d2b+0x6e>
  40732e:	a802      	add	r0, sp, #8
  407330:	f840 5d08 	str.w	r5, [r0, #-8]!
  407334:	f7ff fdda 	bl	406eec <__lo0bits>
  407338:	2800      	cmp	r0, #0
  40733a:	d134      	bne.n	4073a6 <__d2b+0x9e>
  40733c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407340:	f8c8 2014 	str.w	r2, [r8, #20]
  407344:	2b00      	cmp	r3, #0
  407346:	bf0c      	ite	eq
  407348:	2101      	moveq	r1, #1
  40734a:	2102      	movne	r1, #2
  40734c:	f8c8 3018 	str.w	r3, [r8, #24]
  407350:	f8c8 1010 	str.w	r1, [r8, #16]
  407354:	b9df      	cbnz	r7, 40738e <__d2b+0x86>
  407356:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40735a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40735e:	6030      	str	r0, [r6, #0]
  407360:	6918      	ldr	r0, [r3, #16]
  407362:	f7ff fda3 	bl	406eac <__hi0bits>
  407366:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407368:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40736c:	6018      	str	r0, [r3, #0]
  40736e:	4640      	mov	r0, r8
  407370:	b002      	add	sp, #8
  407372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407376:	a801      	add	r0, sp, #4
  407378:	f7ff fdb8 	bl	406eec <__lo0bits>
  40737c:	9b01      	ldr	r3, [sp, #4]
  40737e:	f8c8 3014 	str.w	r3, [r8, #20]
  407382:	2101      	movs	r1, #1
  407384:	3020      	adds	r0, #32
  407386:	f8c8 1010 	str.w	r1, [r8, #16]
  40738a:	2f00      	cmp	r7, #0
  40738c:	d0e3      	beq.n	407356 <__d2b+0x4e>
  40738e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407390:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407394:	4407      	add	r7, r0
  407396:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40739a:	6037      	str	r7, [r6, #0]
  40739c:	6018      	str	r0, [r3, #0]
  40739e:	4640      	mov	r0, r8
  4073a0:	b002      	add	sp, #8
  4073a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4073a6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4073aa:	f1c0 0220 	rsb	r2, r0, #32
  4073ae:	fa03 f202 	lsl.w	r2, r3, r2
  4073b2:	430a      	orrs	r2, r1
  4073b4:	40c3      	lsrs	r3, r0
  4073b6:	9301      	str	r3, [sp, #4]
  4073b8:	f8c8 2014 	str.w	r2, [r8, #20]
  4073bc:	e7c2      	b.n	407344 <__d2b+0x3c>
  4073be:	bf00      	nop

004073c0 <_realloc_r>:
  4073c0:	2900      	cmp	r1, #0
  4073c2:	f000 8095 	beq.w	4074f0 <_realloc_r+0x130>
  4073c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4073ca:	460d      	mov	r5, r1
  4073cc:	4616      	mov	r6, r2
  4073ce:	b083      	sub	sp, #12
  4073d0:	4680      	mov	r8, r0
  4073d2:	f106 070b 	add.w	r7, r6, #11
  4073d6:	f7fb fb1b 	bl	402a10 <__malloc_lock>
  4073da:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4073de:	2f16      	cmp	r7, #22
  4073e0:	f02e 0403 	bic.w	r4, lr, #3
  4073e4:	f1a5 0908 	sub.w	r9, r5, #8
  4073e8:	d83c      	bhi.n	407464 <_realloc_r+0xa4>
  4073ea:	2210      	movs	r2, #16
  4073ec:	4617      	mov	r7, r2
  4073ee:	42be      	cmp	r6, r7
  4073f0:	d83d      	bhi.n	40746e <_realloc_r+0xae>
  4073f2:	4294      	cmp	r4, r2
  4073f4:	da43      	bge.n	40747e <_realloc_r+0xbe>
  4073f6:	4bc4      	ldr	r3, [pc, #784]	; (407708 <_realloc_r+0x348>)
  4073f8:	6899      	ldr	r1, [r3, #8]
  4073fa:	eb09 0004 	add.w	r0, r9, r4
  4073fe:	4288      	cmp	r0, r1
  407400:	f000 80b4 	beq.w	40756c <_realloc_r+0x1ac>
  407404:	6843      	ldr	r3, [r0, #4]
  407406:	f023 0101 	bic.w	r1, r3, #1
  40740a:	4401      	add	r1, r0
  40740c:	6849      	ldr	r1, [r1, #4]
  40740e:	07c9      	lsls	r1, r1, #31
  407410:	d54c      	bpl.n	4074ac <_realloc_r+0xec>
  407412:	f01e 0f01 	tst.w	lr, #1
  407416:	f000 809b 	beq.w	407550 <_realloc_r+0x190>
  40741a:	4631      	mov	r1, r6
  40741c:	4640      	mov	r0, r8
  40741e:	f7fa fff9 	bl	402414 <_malloc_r>
  407422:	4606      	mov	r6, r0
  407424:	2800      	cmp	r0, #0
  407426:	d03a      	beq.n	40749e <_realloc_r+0xde>
  407428:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40742c:	f023 0301 	bic.w	r3, r3, #1
  407430:	444b      	add	r3, r9
  407432:	f1a0 0208 	sub.w	r2, r0, #8
  407436:	429a      	cmp	r2, r3
  407438:	f000 8121 	beq.w	40767e <_realloc_r+0x2be>
  40743c:	1f22      	subs	r2, r4, #4
  40743e:	2a24      	cmp	r2, #36	; 0x24
  407440:	f200 8107 	bhi.w	407652 <_realloc_r+0x292>
  407444:	2a13      	cmp	r2, #19
  407446:	f200 80db 	bhi.w	407600 <_realloc_r+0x240>
  40744a:	4603      	mov	r3, r0
  40744c:	462a      	mov	r2, r5
  40744e:	6811      	ldr	r1, [r2, #0]
  407450:	6019      	str	r1, [r3, #0]
  407452:	6851      	ldr	r1, [r2, #4]
  407454:	6059      	str	r1, [r3, #4]
  407456:	6892      	ldr	r2, [r2, #8]
  407458:	609a      	str	r2, [r3, #8]
  40745a:	4629      	mov	r1, r5
  40745c:	4640      	mov	r0, r8
  40745e:	f7ff f827 	bl	4064b0 <_free_r>
  407462:	e01c      	b.n	40749e <_realloc_r+0xde>
  407464:	f027 0707 	bic.w	r7, r7, #7
  407468:	2f00      	cmp	r7, #0
  40746a:	463a      	mov	r2, r7
  40746c:	dabf      	bge.n	4073ee <_realloc_r+0x2e>
  40746e:	2600      	movs	r6, #0
  407470:	230c      	movs	r3, #12
  407472:	4630      	mov	r0, r6
  407474:	f8c8 3000 	str.w	r3, [r8]
  407478:	b003      	add	sp, #12
  40747a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40747e:	462e      	mov	r6, r5
  407480:	1be3      	subs	r3, r4, r7
  407482:	2b0f      	cmp	r3, #15
  407484:	d81e      	bhi.n	4074c4 <_realloc_r+0x104>
  407486:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40748a:	f003 0301 	and.w	r3, r3, #1
  40748e:	4323      	orrs	r3, r4
  407490:	444c      	add	r4, r9
  407492:	f8c9 3004 	str.w	r3, [r9, #4]
  407496:	6863      	ldr	r3, [r4, #4]
  407498:	f043 0301 	orr.w	r3, r3, #1
  40749c:	6063      	str	r3, [r4, #4]
  40749e:	4640      	mov	r0, r8
  4074a0:	f7fb fabc 	bl	402a1c <__malloc_unlock>
  4074a4:	4630      	mov	r0, r6
  4074a6:	b003      	add	sp, #12
  4074a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074ac:	f023 0303 	bic.w	r3, r3, #3
  4074b0:	18e1      	adds	r1, r4, r3
  4074b2:	4291      	cmp	r1, r2
  4074b4:	db1f      	blt.n	4074f6 <_realloc_r+0x136>
  4074b6:	68c3      	ldr	r3, [r0, #12]
  4074b8:	6882      	ldr	r2, [r0, #8]
  4074ba:	462e      	mov	r6, r5
  4074bc:	60d3      	str	r3, [r2, #12]
  4074be:	460c      	mov	r4, r1
  4074c0:	609a      	str	r2, [r3, #8]
  4074c2:	e7dd      	b.n	407480 <_realloc_r+0xc0>
  4074c4:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4074c8:	eb09 0107 	add.w	r1, r9, r7
  4074cc:	f002 0201 	and.w	r2, r2, #1
  4074d0:	444c      	add	r4, r9
  4074d2:	f043 0301 	orr.w	r3, r3, #1
  4074d6:	4317      	orrs	r7, r2
  4074d8:	f8c9 7004 	str.w	r7, [r9, #4]
  4074dc:	604b      	str	r3, [r1, #4]
  4074de:	6863      	ldr	r3, [r4, #4]
  4074e0:	f043 0301 	orr.w	r3, r3, #1
  4074e4:	3108      	adds	r1, #8
  4074e6:	6063      	str	r3, [r4, #4]
  4074e8:	4640      	mov	r0, r8
  4074ea:	f7fe ffe1 	bl	4064b0 <_free_r>
  4074ee:	e7d6      	b.n	40749e <_realloc_r+0xde>
  4074f0:	4611      	mov	r1, r2
  4074f2:	f7fa bf8f 	b.w	402414 <_malloc_r>
  4074f6:	f01e 0f01 	tst.w	lr, #1
  4074fa:	d18e      	bne.n	40741a <_realloc_r+0x5a>
  4074fc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407500:	eba9 0a01 	sub.w	sl, r9, r1
  407504:	f8da 1004 	ldr.w	r1, [sl, #4]
  407508:	f021 0103 	bic.w	r1, r1, #3
  40750c:	440b      	add	r3, r1
  40750e:	4423      	add	r3, r4
  407510:	4293      	cmp	r3, r2
  407512:	db25      	blt.n	407560 <_realloc_r+0x1a0>
  407514:	68c2      	ldr	r2, [r0, #12]
  407516:	6881      	ldr	r1, [r0, #8]
  407518:	4656      	mov	r6, sl
  40751a:	60ca      	str	r2, [r1, #12]
  40751c:	6091      	str	r1, [r2, #8]
  40751e:	f8da 100c 	ldr.w	r1, [sl, #12]
  407522:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407526:	1f22      	subs	r2, r4, #4
  407528:	2a24      	cmp	r2, #36	; 0x24
  40752a:	60c1      	str	r1, [r0, #12]
  40752c:	6088      	str	r0, [r1, #8]
  40752e:	f200 8094 	bhi.w	40765a <_realloc_r+0x29a>
  407532:	2a13      	cmp	r2, #19
  407534:	d96f      	bls.n	407616 <_realloc_r+0x256>
  407536:	6829      	ldr	r1, [r5, #0]
  407538:	f8ca 1008 	str.w	r1, [sl, #8]
  40753c:	6869      	ldr	r1, [r5, #4]
  40753e:	f8ca 100c 	str.w	r1, [sl, #12]
  407542:	2a1b      	cmp	r2, #27
  407544:	f200 80a2 	bhi.w	40768c <_realloc_r+0x2cc>
  407548:	3508      	adds	r5, #8
  40754a:	f10a 0210 	add.w	r2, sl, #16
  40754e:	e063      	b.n	407618 <_realloc_r+0x258>
  407550:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407554:	eba9 0a03 	sub.w	sl, r9, r3
  407558:	f8da 1004 	ldr.w	r1, [sl, #4]
  40755c:	f021 0103 	bic.w	r1, r1, #3
  407560:	1863      	adds	r3, r4, r1
  407562:	4293      	cmp	r3, r2
  407564:	f6ff af59 	blt.w	40741a <_realloc_r+0x5a>
  407568:	4656      	mov	r6, sl
  40756a:	e7d8      	b.n	40751e <_realloc_r+0x15e>
  40756c:	6841      	ldr	r1, [r0, #4]
  40756e:	f021 0b03 	bic.w	fp, r1, #3
  407572:	44a3      	add	fp, r4
  407574:	f107 0010 	add.w	r0, r7, #16
  407578:	4583      	cmp	fp, r0
  40757a:	da56      	bge.n	40762a <_realloc_r+0x26a>
  40757c:	f01e 0f01 	tst.w	lr, #1
  407580:	f47f af4b 	bne.w	40741a <_realloc_r+0x5a>
  407584:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407588:	eba9 0a01 	sub.w	sl, r9, r1
  40758c:	f8da 1004 	ldr.w	r1, [sl, #4]
  407590:	f021 0103 	bic.w	r1, r1, #3
  407594:	448b      	add	fp, r1
  407596:	4558      	cmp	r0, fp
  407598:	dce2      	bgt.n	407560 <_realloc_r+0x1a0>
  40759a:	4656      	mov	r6, sl
  40759c:	f8da 100c 	ldr.w	r1, [sl, #12]
  4075a0:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4075a4:	1f22      	subs	r2, r4, #4
  4075a6:	2a24      	cmp	r2, #36	; 0x24
  4075a8:	60c1      	str	r1, [r0, #12]
  4075aa:	6088      	str	r0, [r1, #8]
  4075ac:	f200 808f 	bhi.w	4076ce <_realloc_r+0x30e>
  4075b0:	2a13      	cmp	r2, #19
  4075b2:	f240 808a 	bls.w	4076ca <_realloc_r+0x30a>
  4075b6:	6829      	ldr	r1, [r5, #0]
  4075b8:	f8ca 1008 	str.w	r1, [sl, #8]
  4075bc:	6869      	ldr	r1, [r5, #4]
  4075be:	f8ca 100c 	str.w	r1, [sl, #12]
  4075c2:	2a1b      	cmp	r2, #27
  4075c4:	f200 808a 	bhi.w	4076dc <_realloc_r+0x31c>
  4075c8:	3508      	adds	r5, #8
  4075ca:	f10a 0210 	add.w	r2, sl, #16
  4075ce:	6829      	ldr	r1, [r5, #0]
  4075d0:	6011      	str	r1, [r2, #0]
  4075d2:	6869      	ldr	r1, [r5, #4]
  4075d4:	6051      	str	r1, [r2, #4]
  4075d6:	68a9      	ldr	r1, [r5, #8]
  4075d8:	6091      	str	r1, [r2, #8]
  4075da:	eb0a 0107 	add.w	r1, sl, r7
  4075de:	ebab 0207 	sub.w	r2, fp, r7
  4075e2:	f042 0201 	orr.w	r2, r2, #1
  4075e6:	6099      	str	r1, [r3, #8]
  4075e8:	604a      	str	r2, [r1, #4]
  4075ea:	f8da 3004 	ldr.w	r3, [sl, #4]
  4075ee:	f003 0301 	and.w	r3, r3, #1
  4075f2:	431f      	orrs	r7, r3
  4075f4:	4640      	mov	r0, r8
  4075f6:	f8ca 7004 	str.w	r7, [sl, #4]
  4075fa:	f7fb fa0f 	bl	402a1c <__malloc_unlock>
  4075fe:	e751      	b.n	4074a4 <_realloc_r+0xe4>
  407600:	682b      	ldr	r3, [r5, #0]
  407602:	6003      	str	r3, [r0, #0]
  407604:	686b      	ldr	r3, [r5, #4]
  407606:	6043      	str	r3, [r0, #4]
  407608:	2a1b      	cmp	r2, #27
  40760a:	d82d      	bhi.n	407668 <_realloc_r+0x2a8>
  40760c:	f100 0308 	add.w	r3, r0, #8
  407610:	f105 0208 	add.w	r2, r5, #8
  407614:	e71b      	b.n	40744e <_realloc_r+0x8e>
  407616:	4632      	mov	r2, r6
  407618:	6829      	ldr	r1, [r5, #0]
  40761a:	6011      	str	r1, [r2, #0]
  40761c:	6869      	ldr	r1, [r5, #4]
  40761e:	6051      	str	r1, [r2, #4]
  407620:	68a9      	ldr	r1, [r5, #8]
  407622:	6091      	str	r1, [r2, #8]
  407624:	461c      	mov	r4, r3
  407626:	46d1      	mov	r9, sl
  407628:	e72a      	b.n	407480 <_realloc_r+0xc0>
  40762a:	eb09 0107 	add.w	r1, r9, r7
  40762e:	ebab 0b07 	sub.w	fp, fp, r7
  407632:	f04b 0201 	orr.w	r2, fp, #1
  407636:	6099      	str	r1, [r3, #8]
  407638:	604a      	str	r2, [r1, #4]
  40763a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40763e:	f003 0301 	and.w	r3, r3, #1
  407642:	431f      	orrs	r7, r3
  407644:	4640      	mov	r0, r8
  407646:	f845 7c04 	str.w	r7, [r5, #-4]
  40764a:	f7fb f9e7 	bl	402a1c <__malloc_unlock>
  40764e:	462e      	mov	r6, r5
  407650:	e728      	b.n	4074a4 <_realloc_r+0xe4>
  407652:	4629      	mov	r1, r5
  407654:	f7ff fb56 	bl	406d04 <memmove>
  407658:	e6ff      	b.n	40745a <_realloc_r+0x9a>
  40765a:	4629      	mov	r1, r5
  40765c:	4630      	mov	r0, r6
  40765e:	461c      	mov	r4, r3
  407660:	46d1      	mov	r9, sl
  407662:	f7ff fb4f 	bl	406d04 <memmove>
  407666:	e70b      	b.n	407480 <_realloc_r+0xc0>
  407668:	68ab      	ldr	r3, [r5, #8]
  40766a:	6083      	str	r3, [r0, #8]
  40766c:	68eb      	ldr	r3, [r5, #12]
  40766e:	60c3      	str	r3, [r0, #12]
  407670:	2a24      	cmp	r2, #36	; 0x24
  407672:	d017      	beq.n	4076a4 <_realloc_r+0x2e4>
  407674:	f100 0310 	add.w	r3, r0, #16
  407678:	f105 0210 	add.w	r2, r5, #16
  40767c:	e6e7      	b.n	40744e <_realloc_r+0x8e>
  40767e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407682:	f023 0303 	bic.w	r3, r3, #3
  407686:	441c      	add	r4, r3
  407688:	462e      	mov	r6, r5
  40768a:	e6f9      	b.n	407480 <_realloc_r+0xc0>
  40768c:	68a9      	ldr	r1, [r5, #8]
  40768e:	f8ca 1010 	str.w	r1, [sl, #16]
  407692:	68e9      	ldr	r1, [r5, #12]
  407694:	f8ca 1014 	str.w	r1, [sl, #20]
  407698:	2a24      	cmp	r2, #36	; 0x24
  40769a:	d00c      	beq.n	4076b6 <_realloc_r+0x2f6>
  40769c:	3510      	adds	r5, #16
  40769e:	f10a 0218 	add.w	r2, sl, #24
  4076a2:	e7b9      	b.n	407618 <_realloc_r+0x258>
  4076a4:	692b      	ldr	r3, [r5, #16]
  4076a6:	6103      	str	r3, [r0, #16]
  4076a8:	696b      	ldr	r3, [r5, #20]
  4076aa:	6143      	str	r3, [r0, #20]
  4076ac:	f105 0218 	add.w	r2, r5, #24
  4076b0:	f100 0318 	add.w	r3, r0, #24
  4076b4:	e6cb      	b.n	40744e <_realloc_r+0x8e>
  4076b6:	692a      	ldr	r2, [r5, #16]
  4076b8:	f8ca 2018 	str.w	r2, [sl, #24]
  4076bc:	696a      	ldr	r2, [r5, #20]
  4076be:	f8ca 201c 	str.w	r2, [sl, #28]
  4076c2:	3518      	adds	r5, #24
  4076c4:	f10a 0220 	add.w	r2, sl, #32
  4076c8:	e7a6      	b.n	407618 <_realloc_r+0x258>
  4076ca:	4632      	mov	r2, r6
  4076cc:	e77f      	b.n	4075ce <_realloc_r+0x20e>
  4076ce:	4629      	mov	r1, r5
  4076d0:	4630      	mov	r0, r6
  4076d2:	9301      	str	r3, [sp, #4]
  4076d4:	f7ff fb16 	bl	406d04 <memmove>
  4076d8:	9b01      	ldr	r3, [sp, #4]
  4076da:	e77e      	b.n	4075da <_realloc_r+0x21a>
  4076dc:	68a9      	ldr	r1, [r5, #8]
  4076de:	f8ca 1010 	str.w	r1, [sl, #16]
  4076e2:	68e9      	ldr	r1, [r5, #12]
  4076e4:	f8ca 1014 	str.w	r1, [sl, #20]
  4076e8:	2a24      	cmp	r2, #36	; 0x24
  4076ea:	d003      	beq.n	4076f4 <_realloc_r+0x334>
  4076ec:	3510      	adds	r5, #16
  4076ee:	f10a 0218 	add.w	r2, sl, #24
  4076f2:	e76c      	b.n	4075ce <_realloc_r+0x20e>
  4076f4:	692a      	ldr	r2, [r5, #16]
  4076f6:	f8ca 2018 	str.w	r2, [sl, #24]
  4076fa:	696a      	ldr	r2, [r5, #20]
  4076fc:	f8ca 201c 	str.w	r2, [sl, #28]
  407700:	3518      	adds	r5, #24
  407702:	f10a 0220 	add.w	r2, sl, #32
  407706:	e762      	b.n	4075ce <_realloc_r+0x20e>
  407708:	20400440 	.word	0x20400440

0040770c <__sread>:
  40770c:	b510      	push	{r4, lr}
  40770e:	460c      	mov	r4, r1
  407710:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407714:	f000 faa4 	bl	407c60 <_read_r>
  407718:	2800      	cmp	r0, #0
  40771a:	db03      	blt.n	407724 <__sread+0x18>
  40771c:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40771e:	4403      	add	r3, r0
  407720:	6523      	str	r3, [r4, #80]	; 0x50
  407722:	bd10      	pop	{r4, pc}
  407724:	89a3      	ldrh	r3, [r4, #12]
  407726:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40772a:	81a3      	strh	r3, [r4, #12]
  40772c:	bd10      	pop	{r4, pc}
  40772e:	bf00      	nop

00407730 <__swrite>:
  407730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407734:	4616      	mov	r6, r2
  407736:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40773a:	461f      	mov	r7, r3
  40773c:	05d3      	lsls	r3, r2, #23
  40773e:	460c      	mov	r4, r1
  407740:	4605      	mov	r5, r0
  407742:	d507      	bpl.n	407754 <__swrite+0x24>
  407744:	2200      	movs	r2, #0
  407746:	2302      	movs	r3, #2
  407748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40774c:	f000 fa72 	bl	407c34 <_lseek_r>
  407750:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407754:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407758:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40775c:	81a2      	strh	r2, [r4, #12]
  40775e:	463b      	mov	r3, r7
  407760:	4632      	mov	r2, r6
  407762:	4628      	mov	r0, r5
  407764:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407768:	f000 b922 	b.w	4079b0 <_write_r>

0040776c <__sseek>:
  40776c:	b510      	push	{r4, lr}
  40776e:	460c      	mov	r4, r1
  407770:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407774:	f000 fa5e 	bl	407c34 <_lseek_r>
  407778:	89a3      	ldrh	r3, [r4, #12]
  40777a:	1c42      	adds	r2, r0, #1
  40777c:	bf0e      	itee	eq
  40777e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  407782:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  407786:	6520      	strne	r0, [r4, #80]	; 0x50
  407788:	81a3      	strh	r3, [r4, #12]
  40778a:	bd10      	pop	{r4, pc}

0040778c <__sclose>:
  40778c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407790:	f000 b9b6 	b.w	407b00 <_close_r>

00407794 <__ssprint_r>:
  407794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407798:	6893      	ldr	r3, [r2, #8]
  40779a:	b083      	sub	sp, #12
  40779c:	4690      	mov	r8, r2
  40779e:	2b00      	cmp	r3, #0
  4077a0:	d070      	beq.n	407884 <__ssprint_r+0xf0>
  4077a2:	4682      	mov	sl, r0
  4077a4:	460c      	mov	r4, r1
  4077a6:	6817      	ldr	r7, [r2, #0]
  4077a8:	688d      	ldr	r5, [r1, #8]
  4077aa:	6808      	ldr	r0, [r1, #0]
  4077ac:	e042      	b.n	407834 <__ssprint_r+0xa0>
  4077ae:	89a3      	ldrh	r3, [r4, #12]
  4077b0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4077b4:	d02e      	beq.n	407814 <__ssprint_r+0x80>
  4077b6:	6965      	ldr	r5, [r4, #20]
  4077b8:	6921      	ldr	r1, [r4, #16]
  4077ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4077be:	eba0 0b01 	sub.w	fp, r0, r1
  4077c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4077c6:	f10b 0001 	add.w	r0, fp, #1
  4077ca:	106d      	asrs	r5, r5, #1
  4077cc:	4430      	add	r0, r6
  4077ce:	42a8      	cmp	r0, r5
  4077d0:	462a      	mov	r2, r5
  4077d2:	bf84      	itt	hi
  4077d4:	4605      	movhi	r5, r0
  4077d6:	462a      	movhi	r2, r5
  4077d8:	055b      	lsls	r3, r3, #21
  4077da:	d538      	bpl.n	40784e <__ssprint_r+0xba>
  4077dc:	4611      	mov	r1, r2
  4077de:	4650      	mov	r0, sl
  4077e0:	f7fa fe18 	bl	402414 <_malloc_r>
  4077e4:	2800      	cmp	r0, #0
  4077e6:	d03c      	beq.n	407862 <__ssprint_r+0xce>
  4077e8:	465a      	mov	r2, fp
  4077ea:	6921      	ldr	r1, [r4, #16]
  4077ec:	9001      	str	r0, [sp, #4]
  4077ee:	f7ff f9ef 	bl	406bd0 <memcpy>
  4077f2:	89a2      	ldrh	r2, [r4, #12]
  4077f4:	9b01      	ldr	r3, [sp, #4]
  4077f6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4077fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4077fe:	81a2      	strh	r2, [r4, #12]
  407800:	eba5 020b 	sub.w	r2, r5, fp
  407804:	eb03 000b 	add.w	r0, r3, fp
  407808:	6165      	str	r5, [r4, #20]
  40780a:	6123      	str	r3, [r4, #16]
  40780c:	6020      	str	r0, [r4, #0]
  40780e:	60a2      	str	r2, [r4, #8]
  407810:	4635      	mov	r5, r6
  407812:	46b3      	mov	fp, r6
  407814:	465a      	mov	r2, fp
  407816:	4649      	mov	r1, r9
  407818:	f7ff fa74 	bl	406d04 <memmove>
  40781c:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407820:	68a2      	ldr	r2, [r4, #8]
  407822:	6820      	ldr	r0, [r4, #0]
  407824:	1b55      	subs	r5, r2, r5
  407826:	4458      	add	r0, fp
  407828:	1b9e      	subs	r6, r3, r6
  40782a:	60a5      	str	r5, [r4, #8]
  40782c:	6020      	str	r0, [r4, #0]
  40782e:	f8c8 6008 	str.w	r6, [r8, #8]
  407832:	b33e      	cbz	r6, 407884 <__ssprint_r+0xf0>
  407834:	687e      	ldr	r6, [r7, #4]
  407836:	463b      	mov	r3, r7
  407838:	3708      	adds	r7, #8
  40783a:	2e00      	cmp	r6, #0
  40783c:	d0fa      	beq.n	407834 <__ssprint_r+0xa0>
  40783e:	42ae      	cmp	r6, r5
  407840:	f8d3 9000 	ldr.w	r9, [r3]
  407844:	46ab      	mov	fp, r5
  407846:	d2b2      	bcs.n	4077ae <__ssprint_r+0x1a>
  407848:	4635      	mov	r5, r6
  40784a:	46b3      	mov	fp, r6
  40784c:	e7e2      	b.n	407814 <__ssprint_r+0x80>
  40784e:	4650      	mov	r0, sl
  407850:	f7ff fdb6 	bl	4073c0 <_realloc_r>
  407854:	4603      	mov	r3, r0
  407856:	2800      	cmp	r0, #0
  407858:	d1d2      	bne.n	407800 <__ssprint_r+0x6c>
  40785a:	6921      	ldr	r1, [r4, #16]
  40785c:	4650      	mov	r0, sl
  40785e:	f7fe fe27 	bl	4064b0 <_free_r>
  407862:	230c      	movs	r3, #12
  407864:	f8ca 3000 	str.w	r3, [sl]
  407868:	89a3      	ldrh	r3, [r4, #12]
  40786a:	2200      	movs	r2, #0
  40786c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407870:	f04f 30ff 	mov.w	r0, #4294967295
  407874:	81a3      	strh	r3, [r4, #12]
  407876:	f8c8 2008 	str.w	r2, [r8, #8]
  40787a:	f8c8 2004 	str.w	r2, [r8, #4]
  40787e:	b003      	add	sp, #12
  407880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407884:	2000      	movs	r0, #0
  407886:	f8c8 0004 	str.w	r0, [r8, #4]
  40788a:	b003      	add	sp, #12
  40788c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407890 <__swbuf_r>:
  407890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407892:	460d      	mov	r5, r1
  407894:	4614      	mov	r4, r2
  407896:	4606      	mov	r6, r0
  407898:	b110      	cbz	r0, 4078a0 <__swbuf_r+0x10>
  40789a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40789c:	2b00      	cmp	r3, #0
  40789e:	d04b      	beq.n	407938 <__swbuf_r+0xa8>
  4078a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4078a4:	69a3      	ldr	r3, [r4, #24]
  4078a6:	60a3      	str	r3, [r4, #8]
  4078a8:	b291      	uxth	r1, r2
  4078aa:	0708      	lsls	r0, r1, #28
  4078ac:	d539      	bpl.n	407922 <__swbuf_r+0x92>
  4078ae:	6923      	ldr	r3, [r4, #16]
  4078b0:	2b00      	cmp	r3, #0
  4078b2:	d036      	beq.n	407922 <__swbuf_r+0x92>
  4078b4:	b2ed      	uxtb	r5, r5
  4078b6:	0489      	lsls	r1, r1, #18
  4078b8:	462f      	mov	r7, r5
  4078ba:	d515      	bpl.n	4078e8 <__swbuf_r+0x58>
  4078bc:	6822      	ldr	r2, [r4, #0]
  4078be:	6961      	ldr	r1, [r4, #20]
  4078c0:	1ad3      	subs	r3, r2, r3
  4078c2:	428b      	cmp	r3, r1
  4078c4:	da1c      	bge.n	407900 <__swbuf_r+0x70>
  4078c6:	3301      	adds	r3, #1
  4078c8:	68a1      	ldr	r1, [r4, #8]
  4078ca:	1c50      	adds	r0, r2, #1
  4078cc:	3901      	subs	r1, #1
  4078ce:	60a1      	str	r1, [r4, #8]
  4078d0:	6020      	str	r0, [r4, #0]
  4078d2:	7015      	strb	r5, [r2, #0]
  4078d4:	6962      	ldr	r2, [r4, #20]
  4078d6:	429a      	cmp	r2, r3
  4078d8:	d01a      	beq.n	407910 <__swbuf_r+0x80>
  4078da:	89a3      	ldrh	r3, [r4, #12]
  4078dc:	07db      	lsls	r3, r3, #31
  4078de:	d501      	bpl.n	4078e4 <__swbuf_r+0x54>
  4078e0:	2d0a      	cmp	r5, #10
  4078e2:	d015      	beq.n	407910 <__swbuf_r+0x80>
  4078e4:	4638      	mov	r0, r7
  4078e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4078e8:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4078ea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4078ee:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4078f2:	81a2      	strh	r2, [r4, #12]
  4078f4:	6822      	ldr	r2, [r4, #0]
  4078f6:	6661      	str	r1, [r4, #100]	; 0x64
  4078f8:	6961      	ldr	r1, [r4, #20]
  4078fa:	1ad3      	subs	r3, r2, r3
  4078fc:	428b      	cmp	r3, r1
  4078fe:	dbe2      	blt.n	4078c6 <__swbuf_r+0x36>
  407900:	4621      	mov	r1, r4
  407902:	4630      	mov	r0, r6
  407904:	f7fe fc56 	bl	4061b4 <_fflush_r>
  407908:	b940      	cbnz	r0, 40791c <__swbuf_r+0x8c>
  40790a:	6822      	ldr	r2, [r4, #0]
  40790c:	2301      	movs	r3, #1
  40790e:	e7db      	b.n	4078c8 <__swbuf_r+0x38>
  407910:	4621      	mov	r1, r4
  407912:	4630      	mov	r0, r6
  407914:	f7fe fc4e 	bl	4061b4 <_fflush_r>
  407918:	2800      	cmp	r0, #0
  40791a:	d0e3      	beq.n	4078e4 <__swbuf_r+0x54>
  40791c:	f04f 37ff 	mov.w	r7, #4294967295
  407920:	e7e0      	b.n	4078e4 <__swbuf_r+0x54>
  407922:	4621      	mov	r1, r4
  407924:	4630      	mov	r0, r6
  407926:	f7fd fb71 	bl	40500c <__swsetup_r>
  40792a:	2800      	cmp	r0, #0
  40792c:	d1f6      	bne.n	40791c <__swbuf_r+0x8c>
  40792e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407932:	6923      	ldr	r3, [r4, #16]
  407934:	b291      	uxth	r1, r2
  407936:	e7bd      	b.n	4078b4 <__swbuf_r+0x24>
  407938:	f7fe fc94 	bl	406264 <__sinit>
  40793c:	e7b0      	b.n	4078a0 <__swbuf_r+0x10>
  40793e:	bf00      	nop

00407940 <_wcrtomb_r>:
  407940:	b5f0      	push	{r4, r5, r6, r7, lr}
  407942:	4606      	mov	r6, r0
  407944:	b085      	sub	sp, #20
  407946:	461f      	mov	r7, r3
  407948:	b189      	cbz	r1, 40796e <_wcrtomb_r+0x2e>
  40794a:	4c10      	ldr	r4, [pc, #64]	; (40798c <_wcrtomb_r+0x4c>)
  40794c:	4d10      	ldr	r5, [pc, #64]	; (407990 <_wcrtomb_r+0x50>)
  40794e:	6824      	ldr	r4, [r4, #0]
  407950:	6b64      	ldr	r4, [r4, #52]	; 0x34
  407952:	2c00      	cmp	r4, #0
  407954:	bf08      	it	eq
  407956:	462c      	moveq	r4, r5
  407958:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40795c:	47a0      	blx	r4
  40795e:	1c43      	adds	r3, r0, #1
  407960:	d103      	bne.n	40796a <_wcrtomb_r+0x2a>
  407962:	2200      	movs	r2, #0
  407964:	238a      	movs	r3, #138	; 0x8a
  407966:	603a      	str	r2, [r7, #0]
  407968:	6033      	str	r3, [r6, #0]
  40796a:	b005      	add	sp, #20
  40796c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40796e:	460c      	mov	r4, r1
  407970:	4906      	ldr	r1, [pc, #24]	; (40798c <_wcrtomb_r+0x4c>)
  407972:	4a07      	ldr	r2, [pc, #28]	; (407990 <_wcrtomb_r+0x50>)
  407974:	6809      	ldr	r1, [r1, #0]
  407976:	6b49      	ldr	r1, [r1, #52]	; 0x34
  407978:	2900      	cmp	r1, #0
  40797a:	bf08      	it	eq
  40797c:	4611      	moveq	r1, r2
  40797e:	4622      	mov	r2, r4
  407980:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  407984:	a901      	add	r1, sp, #4
  407986:	47a0      	blx	r4
  407988:	e7e9      	b.n	40795e <_wcrtomb_r+0x1e>
  40798a:	bf00      	nop
  40798c:	20400014 	.word	0x20400014
  407990:	20400854 	.word	0x20400854

00407994 <__ascii_wctomb>:
  407994:	b121      	cbz	r1, 4079a0 <__ascii_wctomb+0xc>
  407996:	2aff      	cmp	r2, #255	; 0xff
  407998:	d804      	bhi.n	4079a4 <__ascii_wctomb+0x10>
  40799a:	700a      	strb	r2, [r1, #0]
  40799c:	2001      	movs	r0, #1
  40799e:	4770      	bx	lr
  4079a0:	4608      	mov	r0, r1
  4079a2:	4770      	bx	lr
  4079a4:	238a      	movs	r3, #138	; 0x8a
  4079a6:	6003      	str	r3, [r0, #0]
  4079a8:	f04f 30ff 	mov.w	r0, #4294967295
  4079ac:	4770      	bx	lr
  4079ae:	bf00      	nop

004079b0 <_write_r>:
  4079b0:	b570      	push	{r4, r5, r6, lr}
  4079b2:	460d      	mov	r5, r1
  4079b4:	4c08      	ldr	r4, [pc, #32]	; (4079d8 <_write_r+0x28>)
  4079b6:	4611      	mov	r1, r2
  4079b8:	4606      	mov	r6, r0
  4079ba:	461a      	mov	r2, r3
  4079bc:	4628      	mov	r0, r5
  4079be:	2300      	movs	r3, #0
  4079c0:	6023      	str	r3, [r4, #0]
  4079c2:	f7f8 ffcf 	bl	400964 <_write>
  4079c6:	1c43      	adds	r3, r0, #1
  4079c8:	d000      	beq.n	4079cc <_write_r+0x1c>
  4079ca:	bd70      	pop	{r4, r5, r6, pc}
  4079cc:	6823      	ldr	r3, [r4, #0]
  4079ce:	2b00      	cmp	r3, #0
  4079d0:	d0fb      	beq.n	4079ca <_write_r+0x1a>
  4079d2:	6033      	str	r3, [r6, #0]
  4079d4:	bd70      	pop	{r4, r5, r6, pc}
  4079d6:	bf00      	nop
  4079d8:	20400e88 	.word	0x20400e88

004079dc <__register_exitproc>:
  4079dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4079e0:	4d2c      	ldr	r5, [pc, #176]	; (407a94 <__register_exitproc+0xb8>)
  4079e2:	4606      	mov	r6, r0
  4079e4:	6828      	ldr	r0, [r5, #0]
  4079e6:	4698      	mov	r8, r3
  4079e8:	460f      	mov	r7, r1
  4079ea:	4691      	mov	r9, r2
  4079ec:	f7ff f808 	bl	406a00 <__retarget_lock_acquire_recursive>
  4079f0:	4b29      	ldr	r3, [pc, #164]	; (407a98 <__register_exitproc+0xbc>)
  4079f2:	681c      	ldr	r4, [r3, #0]
  4079f4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4079f8:	2b00      	cmp	r3, #0
  4079fa:	d03e      	beq.n	407a7a <__register_exitproc+0x9e>
  4079fc:	685a      	ldr	r2, [r3, #4]
  4079fe:	2a1f      	cmp	r2, #31
  407a00:	dc1c      	bgt.n	407a3c <__register_exitproc+0x60>
  407a02:	f102 0e01 	add.w	lr, r2, #1
  407a06:	b176      	cbz	r6, 407a26 <__register_exitproc+0x4a>
  407a08:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407a0c:	2401      	movs	r4, #1
  407a0e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  407a12:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407a16:	4094      	lsls	r4, r2
  407a18:	4320      	orrs	r0, r4
  407a1a:	2e02      	cmp	r6, #2
  407a1c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  407a20:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407a24:	d023      	beq.n	407a6e <__register_exitproc+0x92>
  407a26:	3202      	adds	r2, #2
  407a28:	f8c3 e004 	str.w	lr, [r3, #4]
  407a2c:	6828      	ldr	r0, [r5, #0]
  407a2e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  407a32:	f7fe ffe7 	bl	406a04 <__retarget_lock_release_recursive>
  407a36:	2000      	movs	r0, #0
  407a38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407a3c:	4b17      	ldr	r3, [pc, #92]	; (407a9c <__register_exitproc+0xc0>)
  407a3e:	b30b      	cbz	r3, 407a84 <__register_exitproc+0xa8>
  407a40:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407a44:	f7fa fcde 	bl	402404 <malloc>
  407a48:	4603      	mov	r3, r0
  407a4a:	b1d8      	cbz	r0, 407a84 <__register_exitproc+0xa8>
  407a4c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  407a50:	6002      	str	r2, [r0, #0]
  407a52:	2100      	movs	r1, #0
  407a54:	6041      	str	r1, [r0, #4]
  407a56:	460a      	mov	r2, r1
  407a58:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407a5c:	f04f 0e01 	mov.w	lr, #1
  407a60:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407a64:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407a68:	2e00      	cmp	r6, #0
  407a6a:	d0dc      	beq.n	407a26 <__register_exitproc+0x4a>
  407a6c:	e7cc      	b.n	407a08 <__register_exitproc+0x2c>
  407a6e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  407a72:	430c      	orrs	r4, r1
  407a74:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407a78:	e7d5      	b.n	407a26 <__register_exitproc+0x4a>
  407a7a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  407a7e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  407a82:	e7bb      	b.n	4079fc <__register_exitproc+0x20>
  407a84:	6828      	ldr	r0, [r5, #0]
  407a86:	f7fe ffbd 	bl	406a04 <__retarget_lock_release_recursive>
  407a8a:	f04f 30ff 	mov.w	r0, #4294967295
  407a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407a92:	bf00      	nop
  407a94:	20400850 	.word	0x20400850
  407a98:	00408978 	.word	0x00408978
  407a9c:	00402405 	.word	0x00402405

00407aa0 <_calloc_r>:
  407aa0:	b510      	push	{r4, lr}
  407aa2:	fb02 f101 	mul.w	r1, r2, r1
  407aa6:	f7fa fcb5 	bl	402414 <_malloc_r>
  407aaa:	4604      	mov	r4, r0
  407aac:	b1d8      	cbz	r0, 407ae6 <_calloc_r+0x46>
  407aae:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407ab2:	f022 0203 	bic.w	r2, r2, #3
  407ab6:	3a04      	subs	r2, #4
  407ab8:	2a24      	cmp	r2, #36	; 0x24
  407aba:	d818      	bhi.n	407aee <_calloc_r+0x4e>
  407abc:	2a13      	cmp	r2, #19
  407abe:	d914      	bls.n	407aea <_calloc_r+0x4a>
  407ac0:	2300      	movs	r3, #0
  407ac2:	2a1b      	cmp	r2, #27
  407ac4:	6003      	str	r3, [r0, #0]
  407ac6:	6043      	str	r3, [r0, #4]
  407ac8:	d916      	bls.n	407af8 <_calloc_r+0x58>
  407aca:	2a24      	cmp	r2, #36	; 0x24
  407acc:	6083      	str	r3, [r0, #8]
  407ace:	60c3      	str	r3, [r0, #12]
  407ad0:	bf11      	iteee	ne
  407ad2:	f100 0210 	addne.w	r2, r0, #16
  407ad6:	6103      	streq	r3, [r0, #16]
  407ad8:	6143      	streq	r3, [r0, #20]
  407ada:	f100 0218 	addeq.w	r2, r0, #24
  407ade:	2300      	movs	r3, #0
  407ae0:	6013      	str	r3, [r2, #0]
  407ae2:	6053      	str	r3, [r2, #4]
  407ae4:	6093      	str	r3, [r2, #8]
  407ae6:	4620      	mov	r0, r4
  407ae8:	bd10      	pop	{r4, pc}
  407aea:	4602      	mov	r2, r0
  407aec:	e7f7      	b.n	407ade <_calloc_r+0x3e>
  407aee:	2100      	movs	r1, #0
  407af0:	f7fa ff40 	bl	402974 <memset>
  407af4:	4620      	mov	r0, r4
  407af6:	bd10      	pop	{r4, pc}
  407af8:	f100 0208 	add.w	r2, r0, #8
  407afc:	e7ef      	b.n	407ade <_calloc_r+0x3e>
  407afe:	bf00      	nop

00407b00 <_close_r>:
  407b00:	b538      	push	{r3, r4, r5, lr}
  407b02:	4c07      	ldr	r4, [pc, #28]	; (407b20 <_close_r+0x20>)
  407b04:	2300      	movs	r3, #0
  407b06:	4605      	mov	r5, r0
  407b08:	4608      	mov	r0, r1
  407b0a:	6023      	str	r3, [r4, #0]
  407b0c:	f7fa f97a 	bl	401e04 <_close>
  407b10:	1c43      	adds	r3, r0, #1
  407b12:	d000      	beq.n	407b16 <_close_r+0x16>
  407b14:	bd38      	pop	{r3, r4, r5, pc}
  407b16:	6823      	ldr	r3, [r4, #0]
  407b18:	2b00      	cmp	r3, #0
  407b1a:	d0fb      	beq.n	407b14 <_close_r+0x14>
  407b1c:	602b      	str	r3, [r5, #0]
  407b1e:	bd38      	pop	{r3, r4, r5, pc}
  407b20:	20400e88 	.word	0x20400e88

00407b24 <_fclose_r>:
  407b24:	b570      	push	{r4, r5, r6, lr}
  407b26:	b159      	cbz	r1, 407b40 <_fclose_r+0x1c>
  407b28:	4605      	mov	r5, r0
  407b2a:	460c      	mov	r4, r1
  407b2c:	b110      	cbz	r0, 407b34 <_fclose_r+0x10>
  407b2e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407b30:	2b00      	cmp	r3, #0
  407b32:	d03c      	beq.n	407bae <_fclose_r+0x8a>
  407b34:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407b36:	07d8      	lsls	r0, r3, #31
  407b38:	d505      	bpl.n	407b46 <_fclose_r+0x22>
  407b3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407b3e:	b92b      	cbnz	r3, 407b4c <_fclose_r+0x28>
  407b40:	2600      	movs	r6, #0
  407b42:	4630      	mov	r0, r6
  407b44:	bd70      	pop	{r4, r5, r6, pc}
  407b46:	89a3      	ldrh	r3, [r4, #12]
  407b48:	0599      	lsls	r1, r3, #22
  407b4a:	d53c      	bpl.n	407bc6 <_fclose_r+0xa2>
  407b4c:	4621      	mov	r1, r4
  407b4e:	4628      	mov	r0, r5
  407b50:	f7fe fa90 	bl	406074 <__sflush_r>
  407b54:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407b56:	4606      	mov	r6, r0
  407b58:	b133      	cbz	r3, 407b68 <_fclose_r+0x44>
  407b5a:	69e1      	ldr	r1, [r4, #28]
  407b5c:	4628      	mov	r0, r5
  407b5e:	4798      	blx	r3
  407b60:	2800      	cmp	r0, #0
  407b62:	bfb8      	it	lt
  407b64:	f04f 36ff 	movlt.w	r6, #4294967295
  407b68:	89a3      	ldrh	r3, [r4, #12]
  407b6a:	061a      	lsls	r2, r3, #24
  407b6c:	d422      	bmi.n	407bb4 <_fclose_r+0x90>
  407b6e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407b70:	b141      	cbz	r1, 407b84 <_fclose_r+0x60>
  407b72:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407b76:	4299      	cmp	r1, r3
  407b78:	d002      	beq.n	407b80 <_fclose_r+0x5c>
  407b7a:	4628      	mov	r0, r5
  407b7c:	f7fe fc98 	bl	4064b0 <_free_r>
  407b80:	2300      	movs	r3, #0
  407b82:	6323      	str	r3, [r4, #48]	; 0x30
  407b84:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407b86:	b121      	cbz	r1, 407b92 <_fclose_r+0x6e>
  407b88:	4628      	mov	r0, r5
  407b8a:	f7fe fc91 	bl	4064b0 <_free_r>
  407b8e:	2300      	movs	r3, #0
  407b90:	6463      	str	r3, [r4, #68]	; 0x44
  407b92:	f7fe fb93 	bl	4062bc <__sfp_lock_acquire>
  407b96:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407b98:	2200      	movs	r2, #0
  407b9a:	07db      	lsls	r3, r3, #31
  407b9c:	81a2      	strh	r2, [r4, #12]
  407b9e:	d50e      	bpl.n	407bbe <_fclose_r+0x9a>
  407ba0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407ba2:	f7fe ff2b 	bl	4069fc <__retarget_lock_close_recursive>
  407ba6:	f7fe fb8f 	bl	4062c8 <__sfp_lock_release>
  407baa:	4630      	mov	r0, r6
  407bac:	bd70      	pop	{r4, r5, r6, pc}
  407bae:	f7fe fb59 	bl	406264 <__sinit>
  407bb2:	e7bf      	b.n	407b34 <_fclose_r+0x10>
  407bb4:	6921      	ldr	r1, [r4, #16]
  407bb6:	4628      	mov	r0, r5
  407bb8:	f7fe fc7a 	bl	4064b0 <_free_r>
  407bbc:	e7d7      	b.n	407b6e <_fclose_r+0x4a>
  407bbe:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407bc0:	f7fe ff20 	bl	406a04 <__retarget_lock_release_recursive>
  407bc4:	e7ec      	b.n	407ba0 <_fclose_r+0x7c>
  407bc6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407bc8:	f7fe ff1a 	bl	406a00 <__retarget_lock_acquire_recursive>
  407bcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407bd0:	2b00      	cmp	r3, #0
  407bd2:	d1bb      	bne.n	407b4c <_fclose_r+0x28>
  407bd4:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407bd6:	f016 0601 	ands.w	r6, r6, #1
  407bda:	d1b1      	bne.n	407b40 <_fclose_r+0x1c>
  407bdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407bde:	f7fe ff11 	bl	406a04 <__retarget_lock_release_recursive>
  407be2:	4630      	mov	r0, r6
  407be4:	bd70      	pop	{r4, r5, r6, pc}
  407be6:	bf00      	nop

00407be8 <_fstat_r>:
  407be8:	b538      	push	{r3, r4, r5, lr}
  407bea:	460b      	mov	r3, r1
  407bec:	4c07      	ldr	r4, [pc, #28]	; (407c0c <_fstat_r+0x24>)
  407bee:	4605      	mov	r5, r0
  407bf0:	4611      	mov	r1, r2
  407bf2:	4618      	mov	r0, r3
  407bf4:	2300      	movs	r3, #0
  407bf6:	6023      	str	r3, [r4, #0]
  407bf8:	f7fa f907 	bl	401e0a <_fstat>
  407bfc:	1c43      	adds	r3, r0, #1
  407bfe:	d000      	beq.n	407c02 <_fstat_r+0x1a>
  407c00:	bd38      	pop	{r3, r4, r5, pc}
  407c02:	6823      	ldr	r3, [r4, #0]
  407c04:	2b00      	cmp	r3, #0
  407c06:	d0fb      	beq.n	407c00 <_fstat_r+0x18>
  407c08:	602b      	str	r3, [r5, #0]
  407c0a:	bd38      	pop	{r3, r4, r5, pc}
  407c0c:	20400e88 	.word	0x20400e88

00407c10 <_isatty_r>:
  407c10:	b538      	push	{r3, r4, r5, lr}
  407c12:	4c07      	ldr	r4, [pc, #28]	; (407c30 <_isatty_r+0x20>)
  407c14:	2300      	movs	r3, #0
  407c16:	4605      	mov	r5, r0
  407c18:	4608      	mov	r0, r1
  407c1a:	6023      	str	r3, [r4, #0]
  407c1c:	f7fa f8fa 	bl	401e14 <_isatty>
  407c20:	1c43      	adds	r3, r0, #1
  407c22:	d000      	beq.n	407c26 <_isatty_r+0x16>
  407c24:	bd38      	pop	{r3, r4, r5, pc}
  407c26:	6823      	ldr	r3, [r4, #0]
  407c28:	2b00      	cmp	r3, #0
  407c2a:	d0fb      	beq.n	407c24 <_isatty_r+0x14>
  407c2c:	602b      	str	r3, [r5, #0]
  407c2e:	bd38      	pop	{r3, r4, r5, pc}
  407c30:	20400e88 	.word	0x20400e88

00407c34 <_lseek_r>:
  407c34:	b570      	push	{r4, r5, r6, lr}
  407c36:	460d      	mov	r5, r1
  407c38:	4c08      	ldr	r4, [pc, #32]	; (407c5c <_lseek_r+0x28>)
  407c3a:	4611      	mov	r1, r2
  407c3c:	4606      	mov	r6, r0
  407c3e:	461a      	mov	r2, r3
  407c40:	4628      	mov	r0, r5
  407c42:	2300      	movs	r3, #0
  407c44:	6023      	str	r3, [r4, #0]
  407c46:	f7fa f8e7 	bl	401e18 <_lseek>
  407c4a:	1c43      	adds	r3, r0, #1
  407c4c:	d000      	beq.n	407c50 <_lseek_r+0x1c>
  407c4e:	bd70      	pop	{r4, r5, r6, pc}
  407c50:	6823      	ldr	r3, [r4, #0]
  407c52:	2b00      	cmp	r3, #0
  407c54:	d0fb      	beq.n	407c4e <_lseek_r+0x1a>
  407c56:	6033      	str	r3, [r6, #0]
  407c58:	bd70      	pop	{r4, r5, r6, pc}
  407c5a:	bf00      	nop
  407c5c:	20400e88 	.word	0x20400e88

00407c60 <_read_r>:
  407c60:	b570      	push	{r4, r5, r6, lr}
  407c62:	460d      	mov	r5, r1
  407c64:	4c08      	ldr	r4, [pc, #32]	; (407c88 <_read_r+0x28>)
  407c66:	4611      	mov	r1, r2
  407c68:	4606      	mov	r6, r0
  407c6a:	461a      	mov	r2, r3
  407c6c:	4628      	mov	r0, r5
  407c6e:	2300      	movs	r3, #0
  407c70:	6023      	str	r3, [r4, #0]
  407c72:	f7f8 fe59 	bl	400928 <_read>
  407c76:	1c43      	adds	r3, r0, #1
  407c78:	d000      	beq.n	407c7c <_read_r+0x1c>
  407c7a:	bd70      	pop	{r4, r5, r6, pc}
  407c7c:	6823      	ldr	r3, [r4, #0]
  407c7e:	2b00      	cmp	r3, #0
  407c80:	d0fb      	beq.n	407c7a <_read_r+0x1a>
  407c82:	6033      	str	r3, [r6, #0]
  407c84:	bd70      	pop	{r4, r5, r6, pc}
  407c86:	bf00      	nop
  407c88:	20400e88 	.word	0x20400e88

00407c8c <__aeabi_drsub>:
  407c8c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407c90:	e002      	b.n	407c98 <__adddf3>
  407c92:	bf00      	nop

00407c94 <__aeabi_dsub>:
  407c94:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407c98 <__adddf3>:
  407c98:	b530      	push	{r4, r5, lr}
  407c9a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407c9e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  407ca2:	ea94 0f05 	teq	r4, r5
  407ca6:	bf08      	it	eq
  407ca8:	ea90 0f02 	teqeq	r0, r2
  407cac:	bf1f      	itttt	ne
  407cae:	ea54 0c00 	orrsne.w	ip, r4, r0
  407cb2:	ea55 0c02 	orrsne.w	ip, r5, r2
  407cb6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407cba:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407cbe:	f000 80e2 	beq.w	407e86 <__adddf3+0x1ee>
  407cc2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407cc6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407cca:	bfb8      	it	lt
  407ccc:	426d      	neglt	r5, r5
  407cce:	dd0c      	ble.n	407cea <__adddf3+0x52>
  407cd0:	442c      	add	r4, r5
  407cd2:	ea80 0202 	eor.w	r2, r0, r2
  407cd6:	ea81 0303 	eor.w	r3, r1, r3
  407cda:	ea82 0000 	eor.w	r0, r2, r0
  407cde:	ea83 0101 	eor.w	r1, r3, r1
  407ce2:	ea80 0202 	eor.w	r2, r0, r2
  407ce6:	ea81 0303 	eor.w	r3, r1, r3
  407cea:	2d36      	cmp	r5, #54	; 0x36
  407cec:	bf88      	it	hi
  407cee:	bd30      	pophi	{r4, r5, pc}
  407cf0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407cf4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407cf8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407cfc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407d00:	d002      	beq.n	407d08 <__adddf3+0x70>
  407d02:	4240      	negs	r0, r0
  407d04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407d08:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407d0c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407d10:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407d14:	d002      	beq.n	407d1c <__adddf3+0x84>
  407d16:	4252      	negs	r2, r2
  407d18:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407d1c:	ea94 0f05 	teq	r4, r5
  407d20:	f000 80a7 	beq.w	407e72 <__adddf3+0x1da>
  407d24:	f1a4 0401 	sub.w	r4, r4, #1
  407d28:	f1d5 0e20 	rsbs	lr, r5, #32
  407d2c:	db0d      	blt.n	407d4a <__adddf3+0xb2>
  407d2e:	fa02 fc0e 	lsl.w	ip, r2, lr
  407d32:	fa22 f205 	lsr.w	r2, r2, r5
  407d36:	1880      	adds	r0, r0, r2
  407d38:	f141 0100 	adc.w	r1, r1, #0
  407d3c:	fa03 f20e 	lsl.w	r2, r3, lr
  407d40:	1880      	adds	r0, r0, r2
  407d42:	fa43 f305 	asr.w	r3, r3, r5
  407d46:	4159      	adcs	r1, r3
  407d48:	e00e      	b.n	407d68 <__adddf3+0xd0>
  407d4a:	f1a5 0520 	sub.w	r5, r5, #32
  407d4e:	f10e 0e20 	add.w	lr, lr, #32
  407d52:	2a01      	cmp	r2, #1
  407d54:	fa03 fc0e 	lsl.w	ip, r3, lr
  407d58:	bf28      	it	cs
  407d5a:	f04c 0c02 	orrcs.w	ip, ip, #2
  407d5e:	fa43 f305 	asr.w	r3, r3, r5
  407d62:	18c0      	adds	r0, r0, r3
  407d64:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407d68:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407d6c:	d507      	bpl.n	407d7e <__adddf3+0xe6>
  407d6e:	f04f 0e00 	mov.w	lr, #0
  407d72:	f1dc 0c00 	rsbs	ip, ip, #0
  407d76:	eb7e 0000 	sbcs.w	r0, lr, r0
  407d7a:	eb6e 0101 	sbc.w	r1, lr, r1
  407d7e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  407d82:	d31b      	bcc.n	407dbc <__adddf3+0x124>
  407d84:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407d88:	d30c      	bcc.n	407da4 <__adddf3+0x10c>
  407d8a:	0849      	lsrs	r1, r1, #1
  407d8c:	ea5f 0030 	movs.w	r0, r0, rrx
  407d90:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407d94:	f104 0401 	add.w	r4, r4, #1
  407d98:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407d9c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407da0:	f080 809a 	bcs.w	407ed8 <__adddf3+0x240>
  407da4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407da8:	bf08      	it	eq
  407daa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407dae:	f150 0000 	adcs.w	r0, r0, #0
  407db2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407db6:	ea41 0105 	orr.w	r1, r1, r5
  407dba:	bd30      	pop	{r4, r5, pc}
  407dbc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407dc0:	4140      	adcs	r0, r0
  407dc2:	eb41 0101 	adc.w	r1, r1, r1
  407dc6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407dca:	f1a4 0401 	sub.w	r4, r4, #1
  407dce:	d1e9      	bne.n	407da4 <__adddf3+0x10c>
  407dd0:	f091 0f00 	teq	r1, #0
  407dd4:	bf04      	itt	eq
  407dd6:	4601      	moveq	r1, r0
  407dd8:	2000      	moveq	r0, #0
  407dda:	fab1 f381 	clz	r3, r1
  407dde:	bf08      	it	eq
  407de0:	3320      	addeq	r3, #32
  407de2:	f1a3 030b 	sub.w	r3, r3, #11
  407de6:	f1b3 0220 	subs.w	r2, r3, #32
  407dea:	da0c      	bge.n	407e06 <__adddf3+0x16e>
  407dec:	320c      	adds	r2, #12
  407dee:	dd08      	ble.n	407e02 <__adddf3+0x16a>
  407df0:	f102 0c14 	add.w	ip, r2, #20
  407df4:	f1c2 020c 	rsb	r2, r2, #12
  407df8:	fa01 f00c 	lsl.w	r0, r1, ip
  407dfc:	fa21 f102 	lsr.w	r1, r1, r2
  407e00:	e00c      	b.n	407e1c <__adddf3+0x184>
  407e02:	f102 0214 	add.w	r2, r2, #20
  407e06:	bfd8      	it	le
  407e08:	f1c2 0c20 	rsble	ip, r2, #32
  407e0c:	fa01 f102 	lsl.w	r1, r1, r2
  407e10:	fa20 fc0c 	lsr.w	ip, r0, ip
  407e14:	bfdc      	itt	le
  407e16:	ea41 010c 	orrle.w	r1, r1, ip
  407e1a:	4090      	lslle	r0, r2
  407e1c:	1ae4      	subs	r4, r4, r3
  407e1e:	bfa2      	ittt	ge
  407e20:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407e24:	4329      	orrge	r1, r5
  407e26:	bd30      	popge	{r4, r5, pc}
  407e28:	ea6f 0404 	mvn.w	r4, r4
  407e2c:	3c1f      	subs	r4, #31
  407e2e:	da1c      	bge.n	407e6a <__adddf3+0x1d2>
  407e30:	340c      	adds	r4, #12
  407e32:	dc0e      	bgt.n	407e52 <__adddf3+0x1ba>
  407e34:	f104 0414 	add.w	r4, r4, #20
  407e38:	f1c4 0220 	rsb	r2, r4, #32
  407e3c:	fa20 f004 	lsr.w	r0, r0, r4
  407e40:	fa01 f302 	lsl.w	r3, r1, r2
  407e44:	ea40 0003 	orr.w	r0, r0, r3
  407e48:	fa21 f304 	lsr.w	r3, r1, r4
  407e4c:	ea45 0103 	orr.w	r1, r5, r3
  407e50:	bd30      	pop	{r4, r5, pc}
  407e52:	f1c4 040c 	rsb	r4, r4, #12
  407e56:	f1c4 0220 	rsb	r2, r4, #32
  407e5a:	fa20 f002 	lsr.w	r0, r0, r2
  407e5e:	fa01 f304 	lsl.w	r3, r1, r4
  407e62:	ea40 0003 	orr.w	r0, r0, r3
  407e66:	4629      	mov	r1, r5
  407e68:	bd30      	pop	{r4, r5, pc}
  407e6a:	fa21 f004 	lsr.w	r0, r1, r4
  407e6e:	4629      	mov	r1, r5
  407e70:	bd30      	pop	{r4, r5, pc}
  407e72:	f094 0f00 	teq	r4, #0
  407e76:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407e7a:	bf06      	itte	eq
  407e7c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407e80:	3401      	addeq	r4, #1
  407e82:	3d01      	subne	r5, #1
  407e84:	e74e      	b.n	407d24 <__adddf3+0x8c>
  407e86:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407e8a:	bf18      	it	ne
  407e8c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407e90:	d029      	beq.n	407ee6 <__adddf3+0x24e>
  407e92:	ea94 0f05 	teq	r4, r5
  407e96:	bf08      	it	eq
  407e98:	ea90 0f02 	teqeq	r0, r2
  407e9c:	d005      	beq.n	407eaa <__adddf3+0x212>
  407e9e:	ea54 0c00 	orrs.w	ip, r4, r0
  407ea2:	bf04      	itt	eq
  407ea4:	4619      	moveq	r1, r3
  407ea6:	4610      	moveq	r0, r2
  407ea8:	bd30      	pop	{r4, r5, pc}
  407eaa:	ea91 0f03 	teq	r1, r3
  407eae:	bf1e      	ittt	ne
  407eb0:	2100      	movne	r1, #0
  407eb2:	2000      	movne	r0, #0
  407eb4:	bd30      	popne	{r4, r5, pc}
  407eb6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407eba:	d105      	bne.n	407ec8 <__adddf3+0x230>
  407ebc:	0040      	lsls	r0, r0, #1
  407ebe:	4149      	adcs	r1, r1
  407ec0:	bf28      	it	cs
  407ec2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407ec6:	bd30      	pop	{r4, r5, pc}
  407ec8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407ecc:	bf3c      	itt	cc
  407ece:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407ed2:	bd30      	popcc	{r4, r5, pc}
  407ed4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407ed8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407edc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407ee0:	f04f 0000 	mov.w	r0, #0
  407ee4:	bd30      	pop	{r4, r5, pc}
  407ee6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407eea:	bf1a      	itte	ne
  407eec:	4619      	movne	r1, r3
  407eee:	4610      	movne	r0, r2
  407ef0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407ef4:	bf1c      	itt	ne
  407ef6:	460b      	movne	r3, r1
  407ef8:	4602      	movne	r2, r0
  407efa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407efe:	bf06      	itte	eq
  407f00:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407f04:	ea91 0f03 	teqeq	r1, r3
  407f08:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407f0c:	bd30      	pop	{r4, r5, pc}
  407f0e:	bf00      	nop

00407f10 <__aeabi_ui2d>:
  407f10:	f090 0f00 	teq	r0, #0
  407f14:	bf04      	itt	eq
  407f16:	2100      	moveq	r1, #0
  407f18:	4770      	bxeq	lr
  407f1a:	b530      	push	{r4, r5, lr}
  407f1c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407f20:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407f24:	f04f 0500 	mov.w	r5, #0
  407f28:	f04f 0100 	mov.w	r1, #0
  407f2c:	e750      	b.n	407dd0 <__adddf3+0x138>
  407f2e:	bf00      	nop

00407f30 <__aeabi_i2d>:
  407f30:	f090 0f00 	teq	r0, #0
  407f34:	bf04      	itt	eq
  407f36:	2100      	moveq	r1, #0
  407f38:	4770      	bxeq	lr
  407f3a:	b530      	push	{r4, r5, lr}
  407f3c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407f40:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407f44:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407f48:	bf48      	it	mi
  407f4a:	4240      	negmi	r0, r0
  407f4c:	f04f 0100 	mov.w	r1, #0
  407f50:	e73e      	b.n	407dd0 <__adddf3+0x138>
  407f52:	bf00      	nop

00407f54 <__aeabi_f2d>:
  407f54:	0042      	lsls	r2, r0, #1
  407f56:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407f5a:	ea4f 0131 	mov.w	r1, r1, rrx
  407f5e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407f62:	bf1f      	itttt	ne
  407f64:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407f68:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407f6c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407f70:	4770      	bxne	lr
  407f72:	f092 0f00 	teq	r2, #0
  407f76:	bf14      	ite	ne
  407f78:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407f7c:	4770      	bxeq	lr
  407f7e:	b530      	push	{r4, r5, lr}
  407f80:	f44f 7460 	mov.w	r4, #896	; 0x380
  407f84:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407f88:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407f8c:	e720      	b.n	407dd0 <__adddf3+0x138>
  407f8e:	bf00      	nop

00407f90 <__aeabi_ul2d>:
  407f90:	ea50 0201 	orrs.w	r2, r0, r1
  407f94:	bf08      	it	eq
  407f96:	4770      	bxeq	lr
  407f98:	b530      	push	{r4, r5, lr}
  407f9a:	f04f 0500 	mov.w	r5, #0
  407f9e:	e00a      	b.n	407fb6 <__aeabi_l2d+0x16>

00407fa0 <__aeabi_l2d>:
  407fa0:	ea50 0201 	orrs.w	r2, r0, r1
  407fa4:	bf08      	it	eq
  407fa6:	4770      	bxeq	lr
  407fa8:	b530      	push	{r4, r5, lr}
  407faa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407fae:	d502      	bpl.n	407fb6 <__aeabi_l2d+0x16>
  407fb0:	4240      	negs	r0, r0
  407fb2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407fb6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407fba:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407fbe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407fc2:	f43f aedc 	beq.w	407d7e <__adddf3+0xe6>
  407fc6:	f04f 0203 	mov.w	r2, #3
  407fca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407fce:	bf18      	it	ne
  407fd0:	3203      	addne	r2, #3
  407fd2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407fd6:	bf18      	it	ne
  407fd8:	3203      	addne	r2, #3
  407fda:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407fde:	f1c2 0320 	rsb	r3, r2, #32
  407fe2:	fa00 fc03 	lsl.w	ip, r0, r3
  407fe6:	fa20 f002 	lsr.w	r0, r0, r2
  407fea:	fa01 fe03 	lsl.w	lr, r1, r3
  407fee:	ea40 000e 	orr.w	r0, r0, lr
  407ff2:	fa21 f102 	lsr.w	r1, r1, r2
  407ff6:	4414      	add	r4, r2
  407ff8:	e6c1      	b.n	407d7e <__adddf3+0xe6>
  407ffa:	bf00      	nop

00407ffc <__aeabi_dmul>:
  407ffc:	b570      	push	{r4, r5, r6, lr}
  407ffe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408002:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408006:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40800a:	bf1d      	ittte	ne
  40800c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408010:	ea94 0f0c 	teqne	r4, ip
  408014:	ea95 0f0c 	teqne	r5, ip
  408018:	f000 f8de 	bleq	4081d8 <__aeabi_dmul+0x1dc>
  40801c:	442c      	add	r4, r5
  40801e:	ea81 0603 	eor.w	r6, r1, r3
  408022:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  408026:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40802a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40802e:	bf18      	it	ne
  408030:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408034:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408038:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40803c:	d038      	beq.n	4080b0 <__aeabi_dmul+0xb4>
  40803e:	fba0 ce02 	umull	ip, lr, r0, r2
  408042:	f04f 0500 	mov.w	r5, #0
  408046:	fbe1 e502 	umlal	lr, r5, r1, r2
  40804a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40804e:	fbe0 e503 	umlal	lr, r5, r0, r3
  408052:	f04f 0600 	mov.w	r6, #0
  408056:	fbe1 5603 	umlal	r5, r6, r1, r3
  40805a:	f09c 0f00 	teq	ip, #0
  40805e:	bf18      	it	ne
  408060:	f04e 0e01 	orrne.w	lr, lr, #1
  408064:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408068:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40806c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408070:	d204      	bcs.n	40807c <__aeabi_dmul+0x80>
  408072:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  408076:	416d      	adcs	r5, r5
  408078:	eb46 0606 	adc.w	r6, r6, r6
  40807c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408080:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408084:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408088:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40808c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408090:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408094:	bf88      	it	hi
  408096:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40809a:	d81e      	bhi.n	4080da <__aeabi_dmul+0xde>
  40809c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4080a0:	bf08      	it	eq
  4080a2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4080a6:	f150 0000 	adcs.w	r0, r0, #0
  4080aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4080ae:	bd70      	pop	{r4, r5, r6, pc}
  4080b0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4080b4:	ea46 0101 	orr.w	r1, r6, r1
  4080b8:	ea40 0002 	orr.w	r0, r0, r2
  4080bc:	ea81 0103 	eor.w	r1, r1, r3
  4080c0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4080c4:	bfc2      	ittt	gt
  4080c6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4080ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4080ce:	bd70      	popgt	{r4, r5, r6, pc}
  4080d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4080d4:	f04f 0e00 	mov.w	lr, #0
  4080d8:	3c01      	subs	r4, #1
  4080da:	f300 80ab 	bgt.w	408234 <__aeabi_dmul+0x238>
  4080de:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4080e2:	bfde      	ittt	le
  4080e4:	2000      	movle	r0, #0
  4080e6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4080ea:	bd70      	pople	{r4, r5, r6, pc}
  4080ec:	f1c4 0400 	rsb	r4, r4, #0
  4080f0:	3c20      	subs	r4, #32
  4080f2:	da35      	bge.n	408160 <__aeabi_dmul+0x164>
  4080f4:	340c      	adds	r4, #12
  4080f6:	dc1b      	bgt.n	408130 <__aeabi_dmul+0x134>
  4080f8:	f104 0414 	add.w	r4, r4, #20
  4080fc:	f1c4 0520 	rsb	r5, r4, #32
  408100:	fa00 f305 	lsl.w	r3, r0, r5
  408104:	fa20 f004 	lsr.w	r0, r0, r4
  408108:	fa01 f205 	lsl.w	r2, r1, r5
  40810c:	ea40 0002 	orr.w	r0, r0, r2
  408110:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408114:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408118:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40811c:	fa21 f604 	lsr.w	r6, r1, r4
  408120:	eb42 0106 	adc.w	r1, r2, r6
  408124:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408128:	bf08      	it	eq
  40812a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40812e:	bd70      	pop	{r4, r5, r6, pc}
  408130:	f1c4 040c 	rsb	r4, r4, #12
  408134:	f1c4 0520 	rsb	r5, r4, #32
  408138:	fa00 f304 	lsl.w	r3, r0, r4
  40813c:	fa20 f005 	lsr.w	r0, r0, r5
  408140:	fa01 f204 	lsl.w	r2, r1, r4
  408144:	ea40 0002 	orr.w	r0, r0, r2
  408148:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40814c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408150:	f141 0100 	adc.w	r1, r1, #0
  408154:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408158:	bf08      	it	eq
  40815a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40815e:	bd70      	pop	{r4, r5, r6, pc}
  408160:	f1c4 0520 	rsb	r5, r4, #32
  408164:	fa00 f205 	lsl.w	r2, r0, r5
  408168:	ea4e 0e02 	orr.w	lr, lr, r2
  40816c:	fa20 f304 	lsr.w	r3, r0, r4
  408170:	fa01 f205 	lsl.w	r2, r1, r5
  408174:	ea43 0302 	orr.w	r3, r3, r2
  408178:	fa21 f004 	lsr.w	r0, r1, r4
  40817c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408180:	fa21 f204 	lsr.w	r2, r1, r4
  408184:	ea20 0002 	bic.w	r0, r0, r2
  408188:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40818c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408190:	bf08      	it	eq
  408192:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408196:	bd70      	pop	{r4, r5, r6, pc}
  408198:	f094 0f00 	teq	r4, #0
  40819c:	d10f      	bne.n	4081be <__aeabi_dmul+0x1c2>
  40819e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4081a2:	0040      	lsls	r0, r0, #1
  4081a4:	eb41 0101 	adc.w	r1, r1, r1
  4081a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4081ac:	bf08      	it	eq
  4081ae:	3c01      	subeq	r4, #1
  4081b0:	d0f7      	beq.n	4081a2 <__aeabi_dmul+0x1a6>
  4081b2:	ea41 0106 	orr.w	r1, r1, r6
  4081b6:	f095 0f00 	teq	r5, #0
  4081ba:	bf18      	it	ne
  4081bc:	4770      	bxne	lr
  4081be:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4081c2:	0052      	lsls	r2, r2, #1
  4081c4:	eb43 0303 	adc.w	r3, r3, r3
  4081c8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4081cc:	bf08      	it	eq
  4081ce:	3d01      	subeq	r5, #1
  4081d0:	d0f7      	beq.n	4081c2 <__aeabi_dmul+0x1c6>
  4081d2:	ea43 0306 	orr.w	r3, r3, r6
  4081d6:	4770      	bx	lr
  4081d8:	ea94 0f0c 	teq	r4, ip
  4081dc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4081e0:	bf18      	it	ne
  4081e2:	ea95 0f0c 	teqne	r5, ip
  4081e6:	d00c      	beq.n	408202 <__aeabi_dmul+0x206>
  4081e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4081ec:	bf18      	it	ne
  4081ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4081f2:	d1d1      	bne.n	408198 <__aeabi_dmul+0x19c>
  4081f4:	ea81 0103 	eor.w	r1, r1, r3
  4081f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4081fc:	f04f 0000 	mov.w	r0, #0
  408200:	bd70      	pop	{r4, r5, r6, pc}
  408202:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408206:	bf06      	itte	eq
  408208:	4610      	moveq	r0, r2
  40820a:	4619      	moveq	r1, r3
  40820c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408210:	d019      	beq.n	408246 <__aeabi_dmul+0x24a>
  408212:	ea94 0f0c 	teq	r4, ip
  408216:	d102      	bne.n	40821e <__aeabi_dmul+0x222>
  408218:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40821c:	d113      	bne.n	408246 <__aeabi_dmul+0x24a>
  40821e:	ea95 0f0c 	teq	r5, ip
  408222:	d105      	bne.n	408230 <__aeabi_dmul+0x234>
  408224:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408228:	bf1c      	itt	ne
  40822a:	4610      	movne	r0, r2
  40822c:	4619      	movne	r1, r3
  40822e:	d10a      	bne.n	408246 <__aeabi_dmul+0x24a>
  408230:	ea81 0103 	eor.w	r1, r1, r3
  408234:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408238:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40823c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408240:	f04f 0000 	mov.w	r0, #0
  408244:	bd70      	pop	{r4, r5, r6, pc}
  408246:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40824a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40824e:	bd70      	pop	{r4, r5, r6, pc}

00408250 <__aeabi_ddiv>:
  408250:	b570      	push	{r4, r5, r6, lr}
  408252:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408256:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40825a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40825e:	bf1d      	ittte	ne
  408260:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408264:	ea94 0f0c 	teqne	r4, ip
  408268:	ea95 0f0c 	teqne	r5, ip
  40826c:	f000 f8a7 	bleq	4083be <__aeabi_ddiv+0x16e>
  408270:	eba4 0405 	sub.w	r4, r4, r5
  408274:	ea81 0e03 	eor.w	lr, r1, r3
  408278:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40827c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408280:	f000 8088 	beq.w	408394 <__aeabi_ddiv+0x144>
  408284:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408288:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40828c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408290:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408294:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408298:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40829c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4082a0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4082a4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4082a8:	429d      	cmp	r5, r3
  4082aa:	bf08      	it	eq
  4082ac:	4296      	cmpeq	r6, r2
  4082ae:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4082b2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4082b6:	d202      	bcs.n	4082be <__aeabi_ddiv+0x6e>
  4082b8:	085b      	lsrs	r3, r3, #1
  4082ba:	ea4f 0232 	mov.w	r2, r2, rrx
  4082be:	1ab6      	subs	r6, r6, r2
  4082c0:	eb65 0503 	sbc.w	r5, r5, r3
  4082c4:	085b      	lsrs	r3, r3, #1
  4082c6:	ea4f 0232 	mov.w	r2, r2, rrx
  4082ca:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4082ce:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4082d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4082d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4082da:	bf22      	ittt	cs
  4082dc:	1ab6      	subcs	r6, r6, r2
  4082de:	4675      	movcs	r5, lr
  4082e0:	ea40 000c 	orrcs.w	r0, r0, ip
  4082e4:	085b      	lsrs	r3, r3, #1
  4082e6:	ea4f 0232 	mov.w	r2, r2, rrx
  4082ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4082ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4082f2:	bf22      	ittt	cs
  4082f4:	1ab6      	subcs	r6, r6, r2
  4082f6:	4675      	movcs	r5, lr
  4082f8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4082fc:	085b      	lsrs	r3, r3, #1
  4082fe:	ea4f 0232 	mov.w	r2, r2, rrx
  408302:	ebb6 0e02 	subs.w	lr, r6, r2
  408306:	eb75 0e03 	sbcs.w	lr, r5, r3
  40830a:	bf22      	ittt	cs
  40830c:	1ab6      	subcs	r6, r6, r2
  40830e:	4675      	movcs	r5, lr
  408310:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408314:	085b      	lsrs	r3, r3, #1
  408316:	ea4f 0232 	mov.w	r2, r2, rrx
  40831a:	ebb6 0e02 	subs.w	lr, r6, r2
  40831e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408322:	bf22      	ittt	cs
  408324:	1ab6      	subcs	r6, r6, r2
  408326:	4675      	movcs	r5, lr
  408328:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40832c:	ea55 0e06 	orrs.w	lr, r5, r6
  408330:	d018      	beq.n	408364 <__aeabi_ddiv+0x114>
  408332:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408336:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40833a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40833e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408342:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408346:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40834a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40834e:	d1c0      	bne.n	4082d2 <__aeabi_ddiv+0x82>
  408350:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408354:	d10b      	bne.n	40836e <__aeabi_ddiv+0x11e>
  408356:	ea41 0100 	orr.w	r1, r1, r0
  40835a:	f04f 0000 	mov.w	r0, #0
  40835e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  408362:	e7b6      	b.n	4082d2 <__aeabi_ddiv+0x82>
  408364:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408368:	bf04      	itt	eq
  40836a:	4301      	orreq	r1, r0
  40836c:	2000      	moveq	r0, #0
  40836e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408372:	bf88      	it	hi
  408374:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408378:	f63f aeaf 	bhi.w	4080da <__aeabi_dmul+0xde>
  40837c:	ebb5 0c03 	subs.w	ip, r5, r3
  408380:	bf04      	itt	eq
  408382:	ebb6 0c02 	subseq.w	ip, r6, r2
  408386:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40838a:	f150 0000 	adcs.w	r0, r0, #0
  40838e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408392:	bd70      	pop	{r4, r5, r6, pc}
  408394:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408398:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40839c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4083a0:	bfc2      	ittt	gt
  4083a2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4083a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4083aa:	bd70      	popgt	{r4, r5, r6, pc}
  4083ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4083b0:	f04f 0e00 	mov.w	lr, #0
  4083b4:	3c01      	subs	r4, #1
  4083b6:	e690      	b.n	4080da <__aeabi_dmul+0xde>
  4083b8:	ea45 0e06 	orr.w	lr, r5, r6
  4083bc:	e68d      	b.n	4080da <__aeabi_dmul+0xde>
  4083be:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4083c2:	ea94 0f0c 	teq	r4, ip
  4083c6:	bf08      	it	eq
  4083c8:	ea95 0f0c 	teqeq	r5, ip
  4083cc:	f43f af3b 	beq.w	408246 <__aeabi_dmul+0x24a>
  4083d0:	ea94 0f0c 	teq	r4, ip
  4083d4:	d10a      	bne.n	4083ec <__aeabi_ddiv+0x19c>
  4083d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4083da:	f47f af34 	bne.w	408246 <__aeabi_dmul+0x24a>
  4083de:	ea95 0f0c 	teq	r5, ip
  4083e2:	f47f af25 	bne.w	408230 <__aeabi_dmul+0x234>
  4083e6:	4610      	mov	r0, r2
  4083e8:	4619      	mov	r1, r3
  4083ea:	e72c      	b.n	408246 <__aeabi_dmul+0x24a>
  4083ec:	ea95 0f0c 	teq	r5, ip
  4083f0:	d106      	bne.n	408400 <__aeabi_ddiv+0x1b0>
  4083f2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4083f6:	f43f aefd 	beq.w	4081f4 <__aeabi_dmul+0x1f8>
  4083fa:	4610      	mov	r0, r2
  4083fc:	4619      	mov	r1, r3
  4083fe:	e722      	b.n	408246 <__aeabi_dmul+0x24a>
  408400:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408404:	bf18      	it	ne
  408406:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40840a:	f47f aec5 	bne.w	408198 <__aeabi_dmul+0x19c>
  40840e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408412:	f47f af0d 	bne.w	408230 <__aeabi_dmul+0x234>
  408416:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40841a:	f47f aeeb 	bne.w	4081f4 <__aeabi_dmul+0x1f8>
  40841e:	e712      	b.n	408246 <__aeabi_dmul+0x24a>

00408420 <__gedf2>:
  408420:	f04f 3cff 	mov.w	ip, #4294967295
  408424:	e006      	b.n	408434 <__cmpdf2+0x4>
  408426:	bf00      	nop

00408428 <__ledf2>:
  408428:	f04f 0c01 	mov.w	ip, #1
  40842c:	e002      	b.n	408434 <__cmpdf2+0x4>
  40842e:	bf00      	nop

00408430 <__cmpdf2>:
  408430:	f04f 0c01 	mov.w	ip, #1
  408434:	f84d cd04 	str.w	ip, [sp, #-4]!
  408438:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40843c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408440:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408444:	bf18      	it	ne
  408446:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40844a:	d01b      	beq.n	408484 <__cmpdf2+0x54>
  40844c:	b001      	add	sp, #4
  40844e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408452:	bf0c      	ite	eq
  408454:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408458:	ea91 0f03 	teqne	r1, r3
  40845c:	bf02      	ittt	eq
  40845e:	ea90 0f02 	teqeq	r0, r2
  408462:	2000      	moveq	r0, #0
  408464:	4770      	bxeq	lr
  408466:	f110 0f00 	cmn.w	r0, #0
  40846a:	ea91 0f03 	teq	r1, r3
  40846e:	bf58      	it	pl
  408470:	4299      	cmppl	r1, r3
  408472:	bf08      	it	eq
  408474:	4290      	cmpeq	r0, r2
  408476:	bf2c      	ite	cs
  408478:	17d8      	asrcs	r0, r3, #31
  40847a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40847e:	f040 0001 	orr.w	r0, r0, #1
  408482:	4770      	bx	lr
  408484:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408488:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40848c:	d102      	bne.n	408494 <__cmpdf2+0x64>
  40848e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408492:	d107      	bne.n	4084a4 <__cmpdf2+0x74>
  408494:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408498:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40849c:	d1d6      	bne.n	40844c <__cmpdf2+0x1c>
  40849e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4084a2:	d0d3      	beq.n	40844c <__cmpdf2+0x1c>
  4084a4:	f85d 0b04 	ldr.w	r0, [sp], #4
  4084a8:	4770      	bx	lr
  4084aa:	bf00      	nop

004084ac <__aeabi_cdrcmple>:
  4084ac:	4684      	mov	ip, r0
  4084ae:	4610      	mov	r0, r2
  4084b0:	4662      	mov	r2, ip
  4084b2:	468c      	mov	ip, r1
  4084b4:	4619      	mov	r1, r3
  4084b6:	4663      	mov	r3, ip
  4084b8:	e000      	b.n	4084bc <__aeabi_cdcmpeq>
  4084ba:	bf00      	nop

004084bc <__aeabi_cdcmpeq>:
  4084bc:	b501      	push	{r0, lr}
  4084be:	f7ff ffb7 	bl	408430 <__cmpdf2>
  4084c2:	2800      	cmp	r0, #0
  4084c4:	bf48      	it	mi
  4084c6:	f110 0f00 	cmnmi.w	r0, #0
  4084ca:	bd01      	pop	{r0, pc}

004084cc <__aeabi_dcmpeq>:
  4084cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4084d0:	f7ff fff4 	bl	4084bc <__aeabi_cdcmpeq>
  4084d4:	bf0c      	ite	eq
  4084d6:	2001      	moveq	r0, #1
  4084d8:	2000      	movne	r0, #0
  4084da:	f85d fb08 	ldr.w	pc, [sp], #8
  4084de:	bf00      	nop

004084e0 <__aeabi_dcmplt>:
  4084e0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4084e4:	f7ff ffea 	bl	4084bc <__aeabi_cdcmpeq>
  4084e8:	bf34      	ite	cc
  4084ea:	2001      	movcc	r0, #1
  4084ec:	2000      	movcs	r0, #0
  4084ee:	f85d fb08 	ldr.w	pc, [sp], #8
  4084f2:	bf00      	nop

004084f4 <__aeabi_dcmple>:
  4084f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4084f8:	f7ff ffe0 	bl	4084bc <__aeabi_cdcmpeq>
  4084fc:	bf94      	ite	ls
  4084fe:	2001      	movls	r0, #1
  408500:	2000      	movhi	r0, #0
  408502:	f85d fb08 	ldr.w	pc, [sp], #8
  408506:	bf00      	nop

00408508 <__aeabi_dcmpge>:
  408508:	f84d ed08 	str.w	lr, [sp, #-8]!
  40850c:	f7ff ffce 	bl	4084ac <__aeabi_cdrcmple>
  408510:	bf94      	ite	ls
  408512:	2001      	movls	r0, #1
  408514:	2000      	movhi	r0, #0
  408516:	f85d fb08 	ldr.w	pc, [sp], #8
  40851a:	bf00      	nop

0040851c <__aeabi_dcmpgt>:
  40851c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408520:	f7ff ffc4 	bl	4084ac <__aeabi_cdrcmple>
  408524:	bf34      	ite	cc
  408526:	2001      	movcc	r0, #1
  408528:	2000      	movcs	r0, #0
  40852a:	f85d fb08 	ldr.w	pc, [sp], #8
  40852e:	bf00      	nop

00408530 <__aeabi_dcmpun>:
  408530:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408534:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408538:	d102      	bne.n	408540 <__aeabi_dcmpun+0x10>
  40853a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40853e:	d10a      	bne.n	408556 <__aeabi_dcmpun+0x26>
  408540:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408544:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408548:	d102      	bne.n	408550 <__aeabi_dcmpun+0x20>
  40854a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40854e:	d102      	bne.n	408556 <__aeabi_dcmpun+0x26>
  408550:	f04f 0000 	mov.w	r0, #0
  408554:	4770      	bx	lr
  408556:	f04f 0001 	mov.w	r0, #1
  40855a:	4770      	bx	lr

0040855c <__aeabi_d2iz>:
  40855c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408560:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408564:	d215      	bcs.n	408592 <__aeabi_d2iz+0x36>
  408566:	d511      	bpl.n	40858c <__aeabi_d2iz+0x30>
  408568:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40856c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408570:	d912      	bls.n	408598 <__aeabi_d2iz+0x3c>
  408572:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408576:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40857a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40857e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408582:	fa23 f002 	lsr.w	r0, r3, r2
  408586:	bf18      	it	ne
  408588:	4240      	negne	r0, r0
  40858a:	4770      	bx	lr
  40858c:	f04f 0000 	mov.w	r0, #0
  408590:	4770      	bx	lr
  408592:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408596:	d105      	bne.n	4085a4 <__aeabi_d2iz+0x48>
  408598:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40859c:	bf08      	it	eq
  40859e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4085a2:	4770      	bx	lr
  4085a4:	f04f 0000 	mov.w	r0, #0
  4085a8:	4770      	bx	lr
  4085aa:	bf00      	nop

004085ac <__aeabi_uldivmod>:
  4085ac:	b953      	cbnz	r3, 4085c4 <__aeabi_uldivmod+0x18>
  4085ae:	b94a      	cbnz	r2, 4085c4 <__aeabi_uldivmod+0x18>
  4085b0:	2900      	cmp	r1, #0
  4085b2:	bf08      	it	eq
  4085b4:	2800      	cmpeq	r0, #0
  4085b6:	bf1c      	itt	ne
  4085b8:	f04f 31ff 	movne.w	r1, #4294967295
  4085bc:	f04f 30ff 	movne.w	r0, #4294967295
  4085c0:	f000 b97a 	b.w	4088b8 <__aeabi_idiv0>
  4085c4:	f1ad 0c08 	sub.w	ip, sp, #8
  4085c8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4085cc:	f000 f806 	bl	4085dc <__udivmoddi4>
  4085d0:	f8dd e004 	ldr.w	lr, [sp, #4]
  4085d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4085d8:	b004      	add	sp, #16
  4085da:	4770      	bx	lr

004085dc <__udivmoddi4>:
  4085dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4085e0:	468c      	mov	ip, r1
  4085e2:	460d      	mov	r5, r1
  4085e4:	4604      	mov	r4, r0
  4085e6:	9e08      	ldr	r6, [sp, #32]
  4085e8:	2b00      	cmp	r3, #0
  4085ea:	d151      	bne.n	408690 <__udivmoddi4+0xb4>
  4085ec:	428a      	cmp	r2, r1
  4085ee:	4617      	mov	r7, r2
  4085f0:	d96d      	bls.n	4086ce <__udivmoddi4+0xf2>
  4085f2:	fab2 fe82 	clz	lr, r2
  4085f6:	f1be 0f00 	cmp.w	lr, #0
  4085fa:	d00b      	beq.n	408614 <__udivmoddi4+0x38>
  4085fc:	f1ce 0c20 	rsb	ip, lr, #32
  408600:	fa01 f50e 	lsl.w	r5, r1, lr
  408604:	fa20 fc0c 	lsr.w	ip, r0, ip
  408608:	fa02 f70e 	lsl.w	r7, r2, lr
  40860c:	ea4c 0c05 	orr.w	ip, ip, r5
  408610:	fa00 f40e 	lsl.w	r4, r0, lr
  408614:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  408618:	0c25      	lsrs	r5, r4, #16
  40861a:	fbbc f8fa 	udiv	r8, ip, sl
  40861e:	fa1f f987 	uxth.w	r9, r7
  408622:	fb0a cc18 	mls	ip, sl, r8, ip
  408626:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40862a:	fb08 f309 	mul.w	r3, r8, r9
  40862e:	42ab      	cmp	r3, r5
  408630:	d90a      	bls.n	408648 <__udivmoddi4+0x6c>
  408632:	19ed      	adds	r5, r5, r7
  408634:	f108 32ff 	add.w	r2, r8, #4294967295
  408638:	f080 8123 	bcs.w	408882 <__udivmoddi4+0x2a6>
  40863c:	42ab      	cmp	r3, r5
  40863e:	f240 8120 	bls.w	408882 <__udivmoddi4+0x2a6>
  408642:	f1a8 0802 	sub.w	r8, r8, #2
  408646:	443d      	add	r5, r7
  408648:	1aed      	subs	r5, r5, r3
  40864a:	b2a4      	uxth	r4, r4
  40864c:	fbb5 f0fa 	udiv	r0, r5, sl
  408650:	fb0a 5510 	mls	r5, sl, r0, r5
  408654:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  408658:	fb00 f909 	mul.w	r9, r0, r9
  40865c:	45a1      	cmp	r9, r4
  40865e:	d909      	bls.n	408674 <__udivmoddi4+0x98>
  408660:	19e4      	adds	r4, r4, r7
  408662:	f100 33ff 	add.w	r3, r0, #4294967295
  408666:	f080 810a 	bcs.w	40887e <__udivmoddi4+0x2a2>
  40866a:	45a1      	cmp	r9, r4
  40866c:	f240 8107 	bls.w	40887e <__udivmoddi4+0x2a2>
  408670:	3802      	subs	r0, #2
  408672:	443c      	add	r4, r7
  408674:	eba4 0409 	sub.w	r4, r4, r9
  408678:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40867c:	2100      	movs	r1, #0
  40867e:	2e00      	cmp	r6, #0
  408680:	d061      	beq.n	408746 <__udivmoddi4+0x16a>
  408682:	fa24 f40e 	lsr.w	r4, r4, lr
  408686:	2300      	movs	r3, #0
  408688:	6034      	str	r4, [r6, #0]
  40868a:	6073      	str	r3, [r6, #4]
  40868c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408690:	428b      	cmp	r3, r1
  408692:	d907      	bls.n	4086a4 <__udivmoddi4+0xc8>
  408694:	2e00      	cmp	r6, #0
  408696:	d054      	beq.n	408742 <__udivmoddi4+0x166>
  408698:	2100      	movs	r1, #0
  40869a:	e886 0021 	stmia.w	r6, {r0, r5}
  40869e:	4608      	mov	r0, r1
  4086a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4086a4:	fab3 f183 	clz	r1, r3
  4086a8:	2900      	cmp	r1, #0
  4086aa:	f040 808e 	bne.w	4087ca <__udivmoddi4+0x1ee>
  4086ae:	42ab      	cmp	r3, r5
  4086b0:	d302      	bcc.n	4086b8 <__udivmoddi4+0xdc>
  4086b2:	4282      	cmp	r2, r0
  4086b4:	f200 80fa 	bhi.w	4088ac <__udivmoddi4+0x2d0>
  4086b8:	1a84      	subs	r4, r0, r2
  4086ba:	eb65 0503 	sbc.w	r5, r5, r3
  4086be:	2001      	movs	r0, #1
  4086c0:	46ac      	mov	ip, r5
  4086c2:	2e00      	cmp	r6, #0
  4086c4:	d03f      	beq.n	408746 <__udivmoddi4+0x16a>
  4086c6:	e886 1010 	stmia.w	r6, {r4, ip}
  4086ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4086ce:	b912      	cbnz	r2, 4086d6 <__udivmoddi4+0xfa>
  4086d0:	2701      	movs	r7, #1
  4086d2:	fbb7 f7f2 	udiv	r7, r7, r2
  4086d6:	fab7 fe87 	clz	lr, r7
  4086da:	f1be 0f00 	cmp.w	lr, #0
  4086de:	d134      	bne.n	40874a <__udivmoddi4+0x16e>
  4086e0:	1beb      	subs	r3, r5, r7
  4086e2:	0c3a      	lsrs	r2, r7, #16
  4086e4:	fa1f fc87 	uxth.w	ip, r7
  4086e8:	2101      	movs	r1, #1
  4086ea:	fbb3 f8f2 	udiv	r8, r3, r2
  4086ee:	0c25      	lsrs	r5, r4, #16
  4086f0:	fb02 3318 	mls	r3, r2, r8, r3
  4086f4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4086f8:	fb0c f308 	mul.w	r3, ip, r8
  4086fc:	42ab      	cmp	r3, r5
  4086fe:	d907      	bls.n	408710 <__udivmoddi4+0x134>
  408700:	19ed      	adds	r5, r5, r7
  408702:	f108 30ff 	add.w	r0, r8, #4294967295
  408706:	d202      	bcs.n	40870e <__udivmoddi4+0x132>
  408708:	42ab      	cmp	r3, r5
  40870a:	f200 80d1 	bhi.w	4088b0 <__udivmoddi4+0x2d4>
  40870e:	4680      	mov	r8, r0
  408710:	1aed      	subs	r5, r5, r3
  408712:	b2a3      	uxth	r3, r4
  408714:	fbb5 f0f2 	udiv	r0, r5, r2
  408718:	fb02 5510 	mls	r5, r2, r0, r5
  40871c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  408720:	fb0c fc00 	mul.w	ip, ip, r0
  408724:	45a4      	cmp	ip, r4
  408726:	d907      	bls.n	408738 <__udivmoddi4+0x15c>
  408728:	19e4      	adds	r4, r4, r7
  40872a:	f100 33ff 	add.w	r3, r0, #4294967295
  40872e:	d202      	bcs.n	408736 <__udivmoddi4+0x15a>
  408730:	45a4      	cmp	ip, r4
  408732:	f200 80b8 	bhi.w	4088a6 <__udivmoddi4+0x2ca>
  408736:	4618      	mov	r0, r3
  408738:	eba4 040c 	sub.w	r4, r4, ip
  40873c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  408740:	e79d      	b.n	40867e <__udivmoddi4+0xa2>
  408742:	4631      	mov	r1, r6
  408744:	4630      	mov	r0, r6
  408746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40874a:	f1ce 0420 	rsb	r4, lr, #32
  40874e:	fa05 f30e 	lsl.w	r3, r5, lr
  408752:	fa07 f70e 	lsl.w	r7, r7, lr
  408756:	fa20 f804 	lsr.w	r8, r0, r4
  40875a:	0c3a      	lsrs	r2, r7, #16
  40875c:	fa25 f404 	lsr.w	r4, r5, r4
  408760:	ea48 0803 	orr.w	r8, r8, r3
  408764:	fbb4 f1f2 	udiv	r1, r4, r2
  408768:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40876c:	fb02 4411 	mls	r4, r2, r1, r4
  408770:	fa1f fc87 	uxth.w	ip, r7
  408774:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  408778:	fb01 f30c 	mul.w	r3, r1, ip
  40877c:	42ab      	cmp	r3, r5
  40877e:	fa00 f40e 	lsl.w	r4, r0, lr
  408782:	d909      	bls.n	408798 <__udivmoddi4+0x1bc>
  408784:	19ed      	adds	r5, r5, r7
  408786:	f101 30ff 	add.w	r0, r1, #4294967295
  40878a:	f080 808a 	bcs.w	4088a2 <__udivmoddi4+0x2c6>
  40878e:	42ab      	cmp	r3, r5
  408790:	f240 8087 	bls.w	4088a2 <__udivmoddi4+0x2c6>
  408794:	3902      	subs	r1, #2
  408796:	443d      	add	r5, r7
  408798:	1aeb      	subs	r3, r5, r3
  40879a:	fa1f f588 	uxth.w	r5, r8
  40879e:	fbb3 f0f2 	udiv	r0, r3, r2
  4087a2:	fb02 3310 	mls	r3, r2, r0, r3
  4087a6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4087aa:	fb00 f30c 	mul.w	r3, r0, ip
  4087ae:	42ab      	cmp	r3, r5
  4087b0:	d907      	bls.n	4087c2 <__udivmoddi4+0x1e6>
  4087b2:	19ed      	adds	r5, r5, r7
  4087b4:	f100 38ff 	add.w	r8, r0, #4294967295
  4087b8:	d26f      	bcs.n	40889a <__udivmoddi4+0x2be>
  4087ba:	42ab      	cmp	r3, r5
  4087bc:	d96d      	bls.n	40889a <__udivmoddi4+0x2be>
  4087be:	3802      	subs	r0, #2
  4087c0:	443d      	add	r5, r7
  4087c2:	1aeb      	subs	r3, r5, r3
  4087c4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4087c8:	e78f      	b.n	4086ea <__udivmoddi4+0x10e>
  4087ca:	f1c1 0720 	rsb	r7, r1, #32
  4087ce:	fa22 f807 	lsr.w	r8, r2, r7
  4087d2:	408b      	lsls	r3, r1
  4087d4:	fa05 f401 	lsl.w	r4, r5, r1
  4087d8:	ea48 0303 	orr.w	r3, r8, r3
  4087dc:	fa20 fe07 	lsr.w	lr, r0, r7
  4087e0:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4087e4:	40fd      	lsrs	r5, r7
  4087e6:	ea4e 0e04 	orr.w	lr, lr, r4
  4087ea:	fbb5 f9fc 	udiv	r9, r5, ip
  4087ee:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4087f2:	fb0c 5519 	mls	r5, ip, r9, r5
  4087f6:	fa1f f883 	uxth.w	r8, r3
  4087fa:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4087fe:	fb09 f408 	mul.w	r4, r9, r8
  408802:	42ac      	cmp	r4, r5
  408804:	fa02 f201 	lsl.w	r2, r2, r1
  408808:	fa00 fa01 	lsl.w	sl, r0, r1
  40880c:	d908      	bls.n	408820 <__udivmoddi4+0x244>
  40880e:	18ed      	adds	r5, r5, r3
  408810:	f109 30ff 	add.w	r0, r9, #4294967295
  408814:	d243      	bcs.n	40889e <__udivmoddi4+0x2c2>
  408816:	42ac      	cmp	r4, r5
  408818:	d941      	bls.n	40889e <__udivmoddi4+0x2c2>
  40881a:	f1a9 0902 	sub.w	r9, r9, #2
  40881e:	441d      	add	r5, r3
  408820:	1b2d      	subs	r5, r5, r4
  408822:	fa1f fe8e 	uxth.w	lr, lr
  408826:	fbb5 f0fc 	udiv	r0, r5, ip
  40882a:	fb0c 5510 	mls	r5, ip, r0, r5
  40882e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  408832:	fb00 f808 	mul.w	r8, r0, r8
  408836:	45a0      	cmp	r8, r4
  408838:	d907      	bls.n	40884a <__udivmoddi4+0x26e>
  40883a:	18e4      	adds	r4, r4, r3
  40883c:	f100 35ff 	add.w	r5, r0, #4294967295
  408840:	d229      	bcs.n	408896 <__udivmoddi4+0x2ba>
  408842:	45a0      	cmp	r8, r4
  408844:	d927      	bls.n	408896 <__udivmoddi4+0x2ba>
  408846:	3802      	subs	r0, #2
  408848:	441c      	add	r4, r3
  40884a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40884e:	eba4 0408 	sub.w	r4, r4, r8
  408852:	fba0 8902 	umull	r8, r9, r0, r2
  408856:	454c      	cmp	r4, r9
  408858:	46c6      	mov	lr, r8
  40885a:	464d      	mov	r5, r9
  40885c:	d315      	bcc.n	40888a <__udivmoddi4+0x2ae>
  40885e:	d012      	beq.n	408886 <__udivmoddi4+0x2aa>
  408860:	b156      	cbz	r6, 408878 <__udivmoddi4+0x29c>
  408862:	ebba 030e 	subs.w	r3, sl, lr
  408866:	eb64 0405 	sbc.w	r4, r4, r5
  40886a:	fa04 f707 	lsl.w	r7, r4, r7
  40886e:	40cb      	lsrs	r3, r1
  408870:	431f      	orrs	r7, r3
  408872:	40cc      	lsrs	r4, r1
  408874:	6037      	str	r7, [r6, #0]
  408876:	6074      	str	r4, [r6, #4]
  408878:	2100      	movs	r1, #0
  40887a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40887e:	4618      	mov	r0, r3
  408880:	e6f8      	b.n	408674 <__udivmoddi4+0x98>
  408882:	4690      	mov	r8, r2
  408884:	e6e0      	b.n	408648 <__udivmoddi4+0x6c>
  408886:	45c2      	cmp	sl, r8
  408888:	d2ea      	bcs.n	408860 <__udivmoddi4+0x284>
  40888a:	ebb8 0e02 	subs.w	lr, r8, r2
  40888e:	eb69 0503 	sbc.w	r5, r9, r3
  408892:	3801      	subs	r0, #1
  408894:	e7e4      	b.n	408860 <__udivmoddi4+0x284>
  408896:	4628      	mov	r0, r5
  408898:	e7d7      	b.n	40884a <__udivmoddi4+0x26e>
  40889a:	4640      	mov	r0, r8
  40889c:	e791      	b.n	4087c2 <__udivmoddi4+0x1e6>
  40889e:	4681      	mov	r9, r0
  4088a0:	e7be      	b.n	408820 <__udivmoddi4+0x244>
  4088a2:	4601      	mov	r1, r0
  4088a4:	e778      	b.n	408798 <__udivmoddi4+0x1bc>
  4088a6:	3802      	subs	r0, #2
  4088a8:	443c      	add	r4, r7
  4088aa:	e745      	b.n	408738 <__udivmoddi4+0x15c>
  4088ac:	4608      	mov	r0, r1
  4088ae:	e708      	b.n	4086c2 <__udivmoddi4+0xe6>
  4088b0:	f1a8 0802 	sub.w	r8, r8, #2
  4088b4:	443d      	add	r5, r7
  4088b6:	e72b      	b.n	408710 <__udivmoddi4+0x134>

004088b8 <__aeabi_idiv0>:
  4088b8:	4770      	bx	lr
  4088ba:	bf00      	nop
  4088bc:	0a05000d 	.word	0x0a05000d
  4088c0:	0000004b 	.word	0x0000004b
  4088c4:	00001932 	.word	0x00001932
  4088c8:	0e00008b 	.word	0x0e00008b
  4088cc:	32800008 	.word	0x32800008
  4088d0:	030a0205 	.word	0x030a0205
  4088d4:	0f022003 	.word	0x0f022003
  4088d8:	00000a0f 	.word	0x00000a0f
  4088dc:	18180000 	.word	0x18180000
  4088e0:	00002020 	.word	0x00002020
  4088e4:	0a000000 	.word	0x0a000000
  4088e8:	02020000 	.word	0x02020000
  4088ec:	18180000 	.word	0x18180000
  4088f0:	00030000 	.word	0x00030000
  4088f4:	00000000 	.word	0x00000000
  4088f8:	18010002 	.word	0x18010002
  4088fc:	1e1e1e1e 	.word	0x1e1e1e1e
  408900:	1e1e1e1e 	.word	0x1e1e1e1e
  408904:	1e1e1e1e 	.word	0x1e1e1e1e
  408908:	00001e1e 	.word	0x00001e1e
	...
  40891c:	616d0d0a 	.word	0x616d0d0a
  408920:	756f5458 	.word	0x756f5458
  408924:	64206863 	.word	0x64206863
  408928:	20617461 	.word	0x20617461
  40892c:	52415355 	.word	0x52415355
  408930:	72742054 	.word	0x72742054
  408934:	6d736e61 	.word	0x6d736e61
  408938:	65747469 	.word	0x65747469
  40893c:	000d0a72 	.word	0x000d0a72
  408940:	203a724e 	.word	0x203a724e
  408944:	2c643125 	.word	0x2c643125
  408948:	253a5820 	.word	0x253a5820
  40894c:	202c6434 	.word	0x202c6434
  408950:	34253a59 	.word	0x34253a59
  408954:	53202c64 	.word	0x53202c64
  408958:	75746174 	.word	0x75746174
  40895c:	78303a73 	.word	0x78303a73
  408960:	20783225 	.word	0x20783225
  408964:	766e6f63 	.word	0x766e6f63
  408968:	253a5820 	.word	0x253a5820
  40896c:	59206433 	.word	0x59206433
  408970:	6433253a 	.word	0x6433253a
  408974:	00000d0a 	.word	0x00000d0a

00408978 <_global_impure_ptr>:
  408978:	20400018 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  408988:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  408998:	46454443 00000000 33323130 37363534     CDEF....01234567
  4089a8:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4089b8:	0000296c 00000030                       l)..0...

004089c0 <blanks.7223>:
  4089c0:	20202020 20202020 20202020 20202020                     

004089d0 <zeroes.7224>:
  4089d0:	30303030 30303030 30303030 30303030     0000000000000000

004089e0 <blanks.7217>:
  4089e0:	20202020 20202020 20202020 20202020                     

004089f0 <zeroes.7218>:
  4089f0:	30303030 30303030 30303030 30303030     0000000000000000
  408a00:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  408a10:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00408a20 <__mprec_bigtens>:
  408a20:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408a30:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408a40:	7f73bf3c 75154fdd                       <.s..O.u

00408a48 <__mprec_tens>:
  408a48:	00000000 3ff00000 00000000 40240000     .......?......$@
  408a58:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408a68:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408a78:	00000000 412e8480 00000000 416312d0     .......A......cA
  408a88:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408a98:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408aa8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  408ab8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  408ac8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  408ad8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  408ae8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  408af8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  408b08:	79d99db4 44ea7843                       ...yCx.D

00408b10 <p05.6055>:
  408b10:	00000005 00000019 0000007d              ........}...

00408b1c <_ctype_>:
  408b1c:	20202000 20202020 28282020 20282828     .         ((((( 
  408b2c:	20202020 20202020 20202020 20202020                     
  408b3c:	10108820 10101010 10101010 10101010      ...............
  408b4c:	04040410 04040404 10040404 10101010     ................
  408b5c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  408b6c:	01010101 01010101 01010101 10101010     ................
  408b7c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  408b8c:	02020202 02020202 02020202 10101010     ................
  408b9c:	00000020 00000000 00000000 00000000      ...............
	...

00408c20 <_init>:
  408c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408c22:	bf00      	nop
  408c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408c26:	bc08      	pop	{r3}
  408c28:	469e      	mov	lr, r3
  408c2a:	4770      	bx	lr

00408c2c <__init_array_start>:
  408c2c:	004050d5 	.word	0x004050d5

00408c30 <__frame_dummy_init_array_entry>:
  408c30:	0040018d                                ..@.

00408c34 <_fini>:
  408c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408c36:	bf00      	nop
  408c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408c3a:	bc08      	pop	{r3}
  408c3c:	469e      	mov	lr, r3
  408c3e:	4770      	bx	lr

00408c40 <__fini_array_start>:
  408c40:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <last_state.11170>:
20400010:	00ff 0000                                   ....

20400014 <_impure_ptr>:
20400014:	0018 2040                                   ..@ 

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__malloc_av_>:
	...
20400448:	0440 2040 0440 2040 0448 2040 0448 2040     @.@ @.@ H.@ H.@ 
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 

20400848 <__malloc_sbrk_base>:
20400848:	ffff ffff                                   ....

2040084c <__malloc_trim_threshold>:
2040084c:	0000 0002                                   ....

20400850 <__atexit_recursive_mutex>:
20400850:	0e64 2040                                   d.@ 

20400854 <__global_locale>:
20400854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	7995 0040 6af9 0040 0000 0000 8b1c 0040     .y@..j@.......@.
20400944:	8a1c 0040 899c 0040 899c 0040 899c 0040     ..@...@...@...@.
20400954:	899c 0040 899c 0040 899c 0040 899c 0040     ..@...@...@...@.
20400964:	899c 0040 899c 0040 ffff ffff ffff ffff     ..@...@.........
20400974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
