// Seed: 3995429215
module module_0;
  final begin : LABEL_0
    assert (1 || id_1);
  end
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output logic id_3,
    input logic id_4,
    input tri1 id_5,
    input supply0 id_6,
    output logic id_7,
    input supply1 id_8,
    output logic id_9,
    input tri0 id_10,
    input supply0 id_11,
    input wire id_12
);
  wire id_14;
  module_0 modCall_1 ();
  always @(id_12) begin : LABEL_0
    id_7 <= id_4;
    id_3 <= 1;
    id_9 <= #1 1 <= 1;
  end
endmodule
