VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-07-15T17:06:01
Compiler: GNU 11.4.0 on Linux-6.8.0-40-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml main.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/build/main_dummy.sdc --fix_clusters main_constraints.place --place


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: main

# Loading Architecture Description
# Loading Architecture Description took 0.27 seconds (max_rss 28.5 MiB, delta_rss +22.7 MiB)
# Building complex block graph
# Building complex block graph took 0.06 seconds (max_rss 35.3 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.01 seconds (max_rss 36.7 MiB, delta_rss +1.4 MiB)
# Clean circuit
Absorbed 834 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   35 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 21
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 162
Swept block(s)      : 1
Constant Pins Marked: 141
# Clean circuit took 0.00 seconds (max_rss 37.3 MiB, delta_rss +0.6 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 37.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 37.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 132
    .input    :       1
    .output   :       6
    ASSP      :       1
    BIDIR_CELL:       7
    C_FRAG    :       7
    GND       :       1
    Q_FRAG    :      29
    T_FRAG    :      79
    VCC       :       1
  Nets  : 126
    Avg Fanout:     8.2
    Max Fanout:   489.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1161
  Timing Graph Edges: 1838
  Timing Graph Levels: 16
# Build Timing Graph took 0.00 seconds (max_rss 37.4 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'top_inst.clk' Fanout: 29 pins (2.5%), 29 blocks (22.0%)
# Load Timing Constraints

SDC file '/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/build/main_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'top_inst.clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'top_inst.clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 37.4 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: main.net
Circuit placement file: main.place
Circuit routing file: main.route
Circuit SDC file: /home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/build/main_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'main_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'main.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.021599 seconds).
# Load Packing took 0.02 seconds (max_rss 38.4 MiB, delta_rss +1.0 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #55 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #56 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 96
Netlist num_blocks: 57
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 47.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 7.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 1
Netlist output pins: 20


Pb types usage...
  PB-LOGIC          : 47
   LOGIC            : 47
    FRAGS           : 47
     c_frag_modes   : 47
      SINGLE        : 7
       c_frag       : 7
      SPLIT         : 40
       b_frag       : 40
       t_frag       : 39
     q_frag_modes   : 29
      INT           : 23
       q_frag       : 23
      EXT           : 6
       q_frag       : 6
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 7
   BIDIR            : 7
    INPUT           : 1
     bidir          : 1
     inpad          : 1
    OUTPUT          : 6
     bidir          : 6
     outpad         : 6
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		47	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		7	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.04 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.05 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.22 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 38.5 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 4: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.42 seconds (max_rss 345.8 MiB, delta_rss +307.2 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.08 seconds (max_rss 393.6 MiB, delta_rss +355.1 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 12.84 seconds (max_rss 393.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 393.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 12.84 seconds (max_rss 393.6 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.63 seconds (max_rss 451.5 MiB, delta_rss +57.9 MiB)
Warning 9: CHANX place cost fac is 0 at 2 2
Warning 10: CHANX place cost fac is 0 at 34 34
Warning 11: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading main_constraints.place.

Successfully read main_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 451.5 MiB, delta_rss +0.0 MiB)

There are 966 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 3964

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 5.90548 td_cost: 1.41301e-06
Initial placement estimated Critical Path Delay (CPD): 55.7983 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1334.35 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -55.7983 ns

Initial placement estimated setup slack histogram:
[ -5.6e-08: -5.1e-08) 4 ( 11.1%) |**********************
[ -5.1e-08: -4.6e-08) 9 ( 25.0%) |*************************************************
[ -4.6e-08: -4.2e-08) 4 ( 11.1%) |**********************
[ -4.2e-08: -3.7e-08) 2 (  5.6%) |***********
[ -3.7e-08: -3.2e-08) 8 ( 22.2%) |********************************************
[ -3.2e-08: -2.7e-08) 2 (  5.6%) |***********
[ -2.7e-08: -2.3e-08) 0 (  0.0%) |
[ -2.3e-08: -1.8e-08) 0 (  0.0%) |
[ -1.8e-08: -1.3e-08) 2 (  5.6%) |***********
[ -1.3e-08: -8.6e-09) 5 ( 13.9%) |***************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 219
Warning 12: Starting t: 55 of 57 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.7e-01   0.995       6.10 1.5113e-06  55.275  -1.38e+03  -55.275   0.922  0.0201   38.0     1.00       219  0.200
   2    0.0 4.2e-01   1.008       6.12 1.3891e-06  65.393  -1.32e+03  -65.393   0.945  0.0195   38.0     1.00       438  0.900
   3    0.0 3.8e-01   0.996       6.15 1.502e-06   60.677  -1.43e+03  -60.677   0.941  0.0292   38.0     1.00       657  0.900
   4    0.0 3.4e-01   0.946       6.03 1.5127e-06  59.239  -1.45e+03  -59.239   0.913  0.0249   38.0     1.00       876  0.900
   5    0.0 3.1e-01   1.046       6.11 1.4644e-06  56.508   -1.3e+03  -56.508   0.945  0.0293   38.0     1.00      1095  0.900
   6    0.0 2.8e-01   0.989       6.01 1.399e-06   62.157  -1.37e+03  -62.157   0.932  0.0259   38.0     1.00      1314  0.900
   7    0.0 2.5e-01   0.982       6.12 1.5228e-06  58.434  -1.42e+03  -58.434   0.941  0.0335   38.0     1.00      1533  0.900
   8    0.0 2.2e-01   0.963       6.01 1.4136e-06  59.335  -1.33e+03  -59.335   0.918  0.0199   38.0     1.00      1752  0.900
   9    0.0 2.0e-01   0.997       6.00 1.4413e-06  58.844  -1.37e+03  -58.844   0.945  0.0270   38.0     1.00      1971  0.900
  10    0.0 1.8e-01   0.984       5.88 1.4359e-06  57.616  -1.43e+03  -57.616   0.959  0.0184   38.0     1.00      2190  0.900
  11    0.0 1.6e-01   0.944       5.68 1.4054e-06  60.047  -1.37e+03  -60.047   0.913  0.0337   38.0     1.00      2409  0.900
  12    0.0 1.5e-01   1.081       5.93 1.5401e-06  50.471  -1.24e+03  -50.471   0.922  0.0216   38.0     1.00      2628  0.900
  13    0.0 1.3e-01   0.958       5.90 1.4107e-06  59.268  -1.38e+03  -59.268   0.959  0.0416   38.0     1.00      2847  0.900
  14    0.0 1.2e-01   1.007       5.93 1.4367e-06  57.505   -1.4e+03  -57.505   0.927  0.0254   38.0     1.00      3066  0.900
  15    0.0 1.1e-01   1.023       6.01 1.4488e-06  57.345  -1.35e+03  -57.345   0.909  0.0237   38.0     1.00      3285  0.900
  16    0.0 9.7e-02   0.982       6.00 1.3975e-06  62.858  -1.39e+03  -62.858   0.872  0.0177   38.0     1.00      3504  0.900
  17    0.0 8.7e-02   1.022       5.93 1.4373e-06  55.637   -1.3e+03  -55.637   0.950  0.0325   38.0     1.00      3723  0.900
  18    0.0 7.8e-02   0.984       6.15 1.4397e-06  65.003  -1.46e+03  -65.003   0.909  0.0302   38.0     1.00      3942  0.900
  19    0.0 7.0e-02   0.967       5.97 1.3548e-06  62.769  -1.36e+03  -62.769   0.863  0.0252   38.0     1.00      4161  0.900
  20    0.0 6.3e-02   1.008       5.88 1.3151e-06  66.284  -1.41e+03  -66.284   0.904  0.0324   38.0     1.00      4380  0.900
  21    0.0 5.7e-02   0.966       5.96 1.4177e-06  61.520  -1.47e+03  -61.520   0.927  0.0311   38.0     1.00      4599  0.900
  22    0.0 5.1e-02   0.996       5.67 1.3671e-06  55.342  -1.32e+03  -55.342   0.886  0.0196   38.0     1.00      4818  0.900
  23    0.0 4.6e-02   0.960       5.82 1.3938e-06  57.389  -1.34e+03  -57.389   0.881  0.0181   38.0     1.00      5037  0.900
  24    0.0 4.2e-02   1.063       6.01 1.4318e-06  58.302  -1.32e+03  -58.302   0.877  0.0251   38.0     1.00      5256  0.900
  25    0.0 3.7e-02   0.970       5.90 1.3465e-06  64.482  -1.51e+03  -64.482   0.881  0.0307   38.0     1.00      5475  0.900
  26    0.0 3.4e-02   0.992       5.85 1.3979e-06  60.904  -1.36e+03  -60.904   0.858  0.0349   38.0     1.00      5694  0.900
  27    0.0 3.0e-02   0.995       5.90 1.4034e-06  60.704  -1.35e+03  -60.704   0.831  0.0234   38.0     1.00      5913  0.900
  28    0.0 2.7e-02   1.035       5.95 1.4554e-06  53.502  -1.35e+03  -53.502   0.854  0.0192   38.0     1.00      6132  0.900
  29    0.0 2.5e-02   0.926       5.73 1.3122e-06  65.648  -1.36e+03  -65.648   0.840  0.0367   38.0     1.00      6351  0.900
  30    0.0 2.2e-02   1.017       5.70 1.3946e-06  55.841  -1.32e+03  -55.841   0.877  0.0209   38.0     1.00      6570  0.900
  31    0.0 2.0e-02   1.000       5.74 1.3918e-06  56.170  -1.32e+03  -56.170   0.868  0.0172   38.0     1.00      6789  0.900
  32    0.0 1.8e-02   0.989       5.87 1.372e-06   60.157  -1.32e+03  -60.157   0.790  0.0198   38.0     1.00      7008  0.900
  33    0.0 1.7e-02   1.007       5.77 1.2685e-06  59.785  -1.29e+03  -59.785   0.744  0.0277   38.0     1.00      7227  0.950
  34    0.0 1.6e-02   0.948       5.82 1.3439e-06  62.962  -1.46e+03  -62.962   0.849  0.0184   38.0     1.00      7446  0.950
  35    0.0 1.5e-02   1.006       5.65 1.3089e-06  59.057  -1.24e+03  -59.057   0.826  0.0155   38.0     1.00      7665  0.900
  36    0.0 1.3e-02   0.966       5.68 1.2541e-06  58.929  -1.32e+03  -58.929   0.740  0.0316   38.0     1.00      7884  0.900
  37    0.0 1.2e-02   1.024       5.65 1.3031e-06  57.079  -1.21e+03  -57.079   0.758  0.0199   38.0     1.00      8103  0.950
  38    0.0 1.2e-02   0.972       5.46 1.3355e-06  50.948  -1.28e+03  -50.948   0.703  0.0299   38.0     1.00      8322  0.950
  39    0.0 1.1e-02   0.989       5.41 1.3416e-06  50.017  -1.22e+03  -50.017   0.680  0.0289   38.0     1.00      8541  0.950
  40    0.0 1.1e-02   0.981       5.53 1.2788e-06  57.600  -1.32e+03  -57.600   0.662  0.0206   38.0     1.00      8760  0.950
  41    0.0 1.0e-02   0.986       5.28 1.2535e-06  50.892  -1.19e+03  -50.892   0.635  0.0196   38.0     1.00      8979  0.950
  42    0.0 9.6e-03   0.991       5.30 1.273e-06   55.569  -1.34e+03  -55.569   0.689  0.0184   38.0     1.00      9198  0.950
  43    0.0 9.1e-03   0.980       5.11 1.204e-06   57.362  -1.29e+03  -57.362   0.575  0.0388   38.0     1.00      9417  0.950
  44    0.0 8.7e-03   1.063       5.04 1.2791e-06  43.535  -1.13e+03  -43.535   0.498  0.0471   38.0     1.00      9636  0.950
  45    0.0 8.2e-03   1.009       4.98 1.2135e-06  50.905  -1.24e+03  -50.905   0.466  0.0202   38.0     1.00      9855  0.950
  46    0.0 7.8e-03   0.985       5.07 1.1947e-06  54.684  -1.23e+03  -54.684   0.534  0.0175   38.0     1.00     10074  0.950
  47    0.0 7.4e-03   0.966       4.95 1.1911e-06  50.853  -1.17e+03  -50.853   0.507  0.0150   38.0     1.00     10293  0.950
  48    0.0 7.1e-03   1.026       4.87 1.2463e-06  46.560  -1.15e+03  -46.560   0.447  0.0189   38.0     1.00     10512  0.950
  49    0.0 6.7e-03   0.992       4.92 1.2446e-06  47.571  -1.22e+03  -47.571   0.530  0.0191   38.0     1.00     10731  0.950
  50    0.0 6.4e-03   0.983       4.86 1.2024e-06  48.003  -1.18e+03  -48.003   0.470  0.0171   38.0     1.00     10950  0.950
  51    0.0 6.1e-03   1.001       4.68 1.2283e-06  46.789   -1.1e+03  -46.789   0.434  0.0127   38.0     1.00     11169  0.950
  52    0.0 5.8e-03   0.955       4.35 1.0964e-06  51.683   -1.2e+03  -51.683   0.393  0.0225   37.8     1.04     11388  0.950
  53    0.0 5.5e-03   0.988       4.40 1.0137e-06  50.574  -1.22e+03  -50.574   0.329  0.0135   36.0     1.38     11607  0.950
  54    0.0 5.2e-03   0.960       4.19 7.7092e-07  47.505  -1.12e+03  -47.505   0.324  0.0223   32.0     2.14     11826  0.950
  55    0.0 4.9e-03   0.971       4.02 6.5153e-07  44.422  -1.07e+03  -44.422   0.224  0.0188   28.3     2.84     12045  0.950
  56    0.0 4.7e-03   1.001       3.96 4.9926e-07  41.381       -990  -41.381   0.210  0.0148   22.2     4.00     12264  0.950
  57    0.0 4.5e-03   0.976       3.98 3.9852e-07  43.364  -1.01e+03  -43.364   0.292  0.0135   17.1     4.96     12483  0.950
  58    0.0 4.2e-03   0.941       3.80 3.666e-07   42.603  -1.03e+03  -42.603   0.283  0.0355   14.5     5.44     12702  0.950
  59    0.0 4.0e-03   0.990       3.64 4.1232e-07  38.056       -972  -38.056   0.219  0.0102   12.3     5.87     12921  0.950
  60    0.0 3.8e-03   0.978       3.51 4.106e-07   36.743       -974  -36.743   0.292  0.0122    9.6     6.38     13140  0.950
  61    0.0 3.6e-03   0.972       3.44 2.5945e-07  40.191       -964  -40.191   0.269  0.0145    8.1     6.65     13359  0.950
  62    0.0 3.4e-03   1.027       3.48 2.733e-07   38.249       -938  -38.249   0.393  0.0127    6.8     6.91     13578  0.950
  63    0.0 3.3e-03   0.955       3.51 3.9816e-07  36.009       -943  -36.009   0.361  0.0158    6.4     6.97     13797  0.950
  64    0.0 3.1e-03   0.985       3.41 3.1499e-07  36.536       -930  -36.536   0.374  0.0180    5.9     7.07     14016  0.950
  65    0.0 3.0e-03   0.974       3.31 2.4526e-07  38.567       -911  -38.567   0.429  0.0140    5.5     7.14     14235  0.950
  66    0.0 2.8e-03   1.000       3.45 3.544e-07   36.584       -948  -36.584   0.425  0.0100    5.5     7.15     14454  0.950
  67    0.0 2.7e-03   0.963       3.41 3.6151e-07  36.801       -949  -36.801   0.374  0.0150    5.4     7.17     14673  0.950
  68    0.0 2.5e-03   1.006       3.35 3.227e-07   36.161       -928  -36.161   0.352  0.0099    5.0     7.24     14892  0.950
  69    0.0 2.4e-03   0.997       3.27 2.5088e-07  36.726       -915  -36.726   0.443  0.0082    4.6     7.32     15111  0.950
  70    0.0 2.3e-03   0.972       3.22 2.7848e-07  36.159       -914  -36.159   0.452  0.0158    4.6     7.32     15330  0.950
  71    0.0 2.2e-03   1.006       3.21 2.7487e-07  35.180       -883  -35.180   0.352  0.0083    4.7     7.31     15549  0.950
  72    0.0 2.1e-03   0.999       3.19 3.2877e-07  35.039       -938  -35.039   0.361  0.0073    4.2     7.39     15768  0.950
  73    0.0 2.0e-03   0.995       3.23 3.0766e-07  35.791       -927  -35.791   0.406  0.0052    3.9     7.45     15987  0.950
  74    0.0 1.9e-03   0.980       3.17 3.5191e-07  33.440       -885  -33.440   0.384  0.0164    3.8     7.47     16206  0.950
  75    0.0 1.8e-03   0.994       3.10 3.3413e-07  34.400       -889  -34.400   0.374  0.0073    3.6     7.51     16425  0.950
  76    0.0 1.7e-03   0.990       3.08 3.3152e-07  32.447       -874  -32.447   0.265  0.0102    3.3     7.56     16644  0.950
  77    0.0 1.6e-03   0.988       3.02 2.324e-07   33.482       -872  -33.482   0.393  0.0110    2.7     7.67     16863  0.950
  78    0.0 1.5e-03   0.989       2.98 4.1106e-07  30.557       -876  -30.557   0.374  0.0049    2.6     7.69     17082  0.950
  79    0.0 1.4e-03   0.987       2.96 3.6132e-07  30.578       -857  -30.578   0.338  0.0085    2.4     7.73     17301  0.950
  80    0.0 1.4e-03   1.000       2.97 2.7828e-07  32.196       -872  -32.196   0.288  0.0056    2.2     7.77     17520  0.950
  81    0.0 1.3e-03   0.986       2.93 3.2655e-07  30.882       -855  -30.882   0.365  0.0067    1.9     7.84     17739  0.950
  82    0.0 1.2e-03   0.991       2.91 2.9837e-07  30.341       -831  -30.341   0.297  0.0064    1.7     7.86     17958  0.950
  83    0.0 1.2e-03   1.000       2.91 2.6619e-07  31.703       -852  -31.703   0.356  0.0048    1.5     7.91     18177  0.950
  84    0.0 1.1e-03   0.981       2.89 3.1798e-07  30.202       -834  -30.202   0.311  0.0073    1.4     7.93     18396  0.950
  85    0.0 1.1e-03   0.993       2.87 3.1376e-07  30.105       -835  -30.105   0.242  0.0074    1.2     7.97     18615  0.950
  86    0.0 1.0e-03   1.006       2.86 2.9171e-07  30.625       -826  -30.625   0.265  0.0040    1.0     8.00     18834  0.950
  87    0.0 9.6e-04   0.990       2.83 2.5778e-07  31.962       -848  -31.962   0.288  0.0059    1.0     8.00     19053  0.950
  88    0.0 9.1e-04   1.002       2.84 2.7252e-07  31.471       -842  -31.471   0.269  0.0036    1.0     8.00     19272  0.950
  89    0.0 8.6e-04   0.990       2.82 1.8922e-07  33.246       -827  -33.246   0.247  0.0062    1.0     8.00     19491  0.950
  90    0.0 8.2e-04   0.996       2.82 3.1032e-07  30.408       -824  -30.408   0.192  0.0029    1.0     8.00     19710  0.950
  91    0.0 7.8e-04   0.997       2.85 2.9752e-07  30.202       -830  -30.202   0.260  0.0017    1.0     8.00     19929  0.950
  92    0.0 7.4e-04   0.998       2.86 3.2124e-07  30.133       -844  -30.133   0.228  0.0018    1.0     8.00     20148  0.950
  93    0.0 7.0e-04   0.992       2.86 3.2381e-07  30.202       -848  -30.202   0.242  0.0054    1.0     8.00     20367  0.950
  94    0.0 6.7e-04   0.993       2.82 2.603e-07   31.118       -843  -31.118   0.274  0.0028    1.0     8.00     20586  0.950
  95    0.0 6.3e-04   0.996       2.81 2.8957e-07  30.202       -833  -30.202   0.187  0.0044    1.0     8.00     20805  0.950
  96    0.0 6.0e-04   0.998       2.79 2.6785e-07  30.202       -831  -30.202   0.215  0.0032    1.0     8.00     21024  0.950
  97    0.0 5.7e-04   0.996       2.79 2.712e-07   30.202       -824  -30.202   0.151  0.0027    1.0     8.00     21243  0.950
  98    0.0 5.4e-04   0.996       2.77 2.6282e-07  30.202       -813  -30.202   0.137  0.0027    1.0     8.00     21462  0.950
  99    0.0 4.3e-04   0.997       2.77 2.6108e-07  30.202       -828  -30.202   0.142  0.0021    1.0     8.00     21681  0.800
 100    0.0 3.5e-04   0.999       2.77 2.6136e-07  30.202       -823  -30.202   0.078  0.0008    1.0     8.00     21900  0.800
 101    0.0 2.8e-04   0.996       2.76 2.4569e-07  30.202       -824  -30.202   0.073  0.0019    1.0     8.00     22119  0.800
 102    0.0 2.2e-04   0.999       2.76 2.6019e-07  30.202       -820  -30.202   0.046  0.0007    1.0     8.00     22338  0.800
 103    0.0 1.8e-04   0.998       2.76 2.623e-07   30.202       -824  -30.202   0.059  0.0011    1.0     8.00     22557  0.800
 104    0.0 1.4e-04   0.997       2.75 2.5119e-07  30.202       -812  -30.202   0.055  0.0024    1.0     8.00     22776  0.800
 105    0.0 1.1e-04   0.998       2.75 2.4416e-07  30.202       -807  -30.202   0.041  0.0007    1.0     8.00     22995  0.800
 106    0.0 9.1e-05   0.998       2.74 2.4253e-07  30.202       -803  -30.202   0.041  0.0010    1.0     8.00     23214  0.800
 107    0.0 7.3e-05   0.999       2.73 2.4105e-07  30.202       -803  -30.202   0.037  0.0006    1.0     8.00     23433  0.800
 108    0.0 5.8e-05   0.998       2.73 2.4275e-07  30.202       -804  -30.202   0.037  0.0009    1.0     8.00     23652  0.800
 109    0.0 0.0e+00   0.999       2.73 2.4801e-07  30.202       -813  -30.202   0.023  0.0006    1.0     8.00     23871  0.800
## Placement Quench took 0.00 seconds (max_rss 451.5 MiB)

BB estimate of min-dist (placement) wire length: 1821

Completed placement consistency check successfully.

Swaps called: 23928

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 30.202 ns, Fmax: 33.1104 MHz
Placement estimated setup Worst Negative Slack (sWNS): -30.202 ns
Placement estimated setup Total Negative Slack (sTNS): -807.261 ns

Placement estimated setup slack histogram:
[   -3e-08: -2.8e-08)  7 ( 19.4%) |*******************************
[ -2.8e-08: -2.6e-08) 11 ( 30.6%) |************************************************
[ -2.6e-08: -2.3e-08)  3 (  8.3%) |*************
[ -2.3e-08: -2.1e-08)  5 ( 13.9%) |**********************
[ -2.1e-08: -1.9e-08)  2 (  5.6%) |*********
[ -1.9e-08: -1.6e-08)  1 (  2.8%) |****
[ -1.6e-08: -1.4e-08)  0 (  0.0%) |
[ -1.4e-08: -1.2e-08)  0 (  0.0%) |
[ -1.2e-08: -9.3e-09)  5 ( 13.9%) |**********************
[ -9.3e-09:   -7e-09)  2 (  5.6%) |*********

Placement estimated geomean non-virtual intra-domain period: 30.202 ns (33.1104 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 30.202 ns (33.1104 MHz)

Placement cost: 0.998232, bb_cost: 2.7279, td_cost: 2.46794e-07, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 47
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 7
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-ASSP    implemented as TL-ASSP   : 1

Placement number of temperatures: 109
Placement total # of swap attempts: 23928
	Swaps accepted: 12261 (51.2 %)
	Swaps rejected: 10258 (42.9 %)
	Swaps aborted :  1409 ( 5.9 %)
Placement Quench timing analysis took 9.1215e-05 seconds (7.0968e-05 STA, 2.0247e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0112243 seconds (0.00893139 STA, 0.00229295 slack) (111 full updates: 111 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 111 in 0.000607329 sec
Full Max Req/Worst Slack updates 82 in 0.000155293 sec
Incr Max Req/Worst Slack updates 29 in 5.5615e-05 sec
Incr Criticality updates 8 in 7.3383e-05 sec
Full Criticality updates 103 in 0.00112474 sec
# Placement took 0.69 seconds (max_rss 451.5 MiB, delta_rss +57.9 MiB)

Flow timing analysis took 0.0112243 seconds (0.00893139 STA, 0.00229295 slack) (111 full updates: 111 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 15.01 seconds (max_rss 451.5 MiB)
