###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       777892   # Number of WRITE/WRITEP commands
num_reads_done                 =      1151264   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       979097   # Number of read row buffer hits
num_read_cmds                  =      1151255   # Number of READ/READP commands
num_writes_done                =       777947   # Number of read requests issued
num_write_row_hits             =       670475   # Number of write row buffer hits
num_act_cmds                   =       282755   # Number of ACT commands
num_pre_cmds                   =       282724   # Number of PRE commands
num_ondemand_pres              =       256458   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9624641   # Cyles of rank active rank.0
rank_active_cycles.1           =      9495831   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       375359   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       504169   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1862840   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22984   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5895   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7758   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1708   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1344   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1109   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1015   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1028   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          948   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22673   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          343   # Write cmd latency (cycles)
write_latency[20-39]           =         5090   # Write cmd latency (cycles)
write_latency[40-59]           =         6722   # Write cmd latency (cycles)
write_latency[60-79]           =        10103   # Write cmd latency (cycles)
write_latency[80-99]           =        12597   # Write cmd latency (cycles)
write_latency[100-119]         =        15179   # Write cmd latency (cycles)
write_latency[120-139]         =        17151   # Write cmd latency (cycles)
write_latency[140-159]         =        19379   # Write cmd latency (cycles)
write_latency[160-179]         =        22103   # Write cmd latency (cycles)
write_latency[180-199]         =        24705   # Write cmd latency (cycles)
write_latency[200-]            =       644520   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       232976   # Read request latency (cycles)
read_latency[40-59]            =       105964   # Read request latency (cycles)
read_latency[60-79]            =        85503   # Read request latency (cycles)
read_latency[80-99]            =        58091   # Read request latency (cycles)
read_latency[100-119]          =        47047   # Read request latency (cycles)
read_latency[120-139]          =        39893   # Read request latency (cycles)
read_latency[140-159]          =        33757   # Read request latency (cycles)
read_latency[160-179]          =        29266   # Read request latency (cycles)
read_latency[180-199]          =        25989   # Read request latency (cycles)
read_latency[200-]             =       492763   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.88324e+09   # Write energy
read_energy                    =  4.64186e+09   # Read energy
act_energy                     =  7.73618e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.80172e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.42001e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00578e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.9254e+09   # Active standby energy rank.1
average_read_latency           =       329.81   # Average read request latency (cycles)
average_interarrival           =      5.18322   # Average request interarrival latency (cycles)
total_energy                   =  2.23567e+10   # Total energy (pJ)
average_power                  =      2235.67   # Average power (mW)
average_bandwidth              =      16.4626   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       777300   # Number of WRITE/WRITEP commands
num_reads_done                 =      1146777   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       957864   # Number of read row buffer hits
num_read_cmds                  =      1146772   # Number of READ/READP commands
num_writes_done                =       777364   # Number of read requests issued
num_write_row_hits             =       652685   # Number of write row buffer hits
num_act_cmds                   =       316504   # Number of ACT commands
num_pre_cmds                   =       316473   # Number of PRE commands
num_ondemand_pres              =       290558   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9594340   # Cyles of rank active rank.0
rank_active_cycles.1           =      9555824   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       405660   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       444176   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1856855   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24127   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5639   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7738   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1688   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1336   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1045   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1067   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1036   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          951   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22681   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          396   # Write cmd latency (cycles)
write_latency[20-39]           =         4446   # Write cmd latency (cycles)
write_latency[40-59]           =         5662   # Write cmd latency (cycles)
write_latency[60-79]           =         8878   # Write cmd latency (cycles)
write_latency[80-99]           =        11967   # Write cmd latency (cycles)
write_latency[100-119]         =        15104   # Write cmd latency (cycles)
write_latency[120-139]         =        18506   # Write cmd latency (cycles)
write_latency[140-159]         =        22483   # Write cmd latency (cycles)
write_latency[160-179]         =        25941   # Write cmd latency (cycles)
write_latency[180-199]         =        29930   # Write cmd latency (cycles)
write_latency[200-]            =       633987   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       223793   # Read request latency (cycles)
read_latency[40-59]            =       107303   # Read request latency (cycles)
read_latency[60-79]            =        94910   # Read request latency (cycles)
read_latency[80-99]            =        60970   # Read request latency (cycles)
read_latency[100-119]          =        49561   # Read request latency (cycles)
read_latency[120-139]          =        42099   # Read request latency (cycles)
read_latency[140-159]          =        35581   # Read request latency (cycles)
read_latency[160-179]          =        30999   # Read request latency (cycles)
read_latency[180-199]          =        27538   # Read request latency (cycles)
read_latency[200-]             =       474018   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.88028e+09   # Write energy
read_energy                    =  4.62378e+09   # Read energy
act_energy                     =  8.65955e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.94717e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.13204e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98687e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96283e+09   # Active standby energy rank.1
average_read_latency           =      294.238   # Average read request latency (cycles)
average_interarrival           =      5.19706   # Average request interarrival latency (cycles)
total_energy                   =  2.24323e+10   # Total energy (pJ)
average_power                  =      2243.23   # Average power (mW)
average_bandwidth              =      16.4193   # Average bandwidth
