-- generated by newgenasym Tue Dec 15 17:39:28 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity max3053 is
    port (    
	CANH:      INOUT  STD_LOGIC;    
	CANL:      INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	RS:        INOUT  STD_LOGIC;    
	RXD:       INOUT  STD_LOGIC;    
	\shdn#\:   INOUT  STD_LOGIC;    
	TXD:       INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC);
end max3053;
