library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

-- fpgac 1.0.beta-3A  SVN: $Revision: 53 $ Tue Aug  1 21:10:15 2006

entity <stdin is port(
	CLK : in std_logic;
	RESET : in std_logic;
	a : in std_logic;
	outs : out std_logic;
	outs1 : out std_logic;
	b : in std_logic;
	c : in std_logic
);
end;

architecture arch_<stdin of <stdin is

	signal test_Running : std_logic;
	signal test_T1__Start : std_logic;
	signal test__state_C1 : std_logic;
	signal test_main_S0_a : std_logic;
	signal test_main_S0_outs : std_logic;
	signal test_main_S0_outs1 : std_logic;
	signal test_main_S0_b : std_logic;
	signal test_main_S0_c : std_logic;
	signal test_main_S0_T11_looptop : std_logic;
	signal test_main_S0_T12_endloop : std_logic;
	signal test_main_S0_S0_T2_looptop : std_logic;
	signal test_main_S0_S0_T3_endloop : std_logic;
	signal test_main_S0_T24_looptop : std_logic;
	signal test_T10_twoop : std_logic;
	signal FFin_test_Running : std_logic;
	signal FFin_test_T1__Start : std_logic;
	signal FFin_test_main_S0_outs : std_logic;
	signal FFin_test_main_S0_outs1 : std_logic;
	signal FFin_test_main_S0_T11_looptop : std_logic;
	signal FFin_test_main_S0_T12_endloop : std_logic;
	signal FFin_test_main_S0_S0_T2_looptop : std_logic;
	signal FFin_test_main_S0_S0_T3_endloop : std_logic;
	signal FFin_test_main_S0_T24_looptop : std_logic;


begin

	test_main_S0_a <= a;
	outs <= test_main_S0_outs;
	outs1 <= test_main_S0_outs1;
	test_main_S0_b <= b;
	test_main_S0_c <= c;

	FFin_test_Running <= '1';
	FFin_test_T1__Start <= not test_Running;
	test__state_C1 <= test_T1__Start;
	FFin_test_main_S0_outs <= (test_T10_twoop and test_main_S0_b and test_main_S0_a) or (test_main_S0_T24_looptop and test_main_S0_b and test_main_S0_a) or (test_T10_twoop and not test_main_S0_T24_looptop);
	FFin_test_main_S0_outs1 <= (test_main_S0_c and test_main_S0_a);
	FFin_test_main_S0_T11_looptop <= (test_main_S0_S0_T3_endloop and test_main_S0_c) or (test__state_C1 and test_main_S0_c) or (test_main_S0_S0_T3_endloop and test_main_S0_b) or (test__state_C1 and test_main_S0_b);
	FFin_test_main_S0_T12_endloop <= (test_main_S0_S0_T3_endloop and not test_main_S0_c and not test_main_S0_b) or (test__state_C1 and not test_main_S0_c and not test_main_S0_b);
	FFin_test_main_S0_S0_T2_looptop <= (test_main_S0_S0_T2_looptop and test_main_S0_a) or (test_main_S0_a and test_main_S0_T11_looptop);
	FFin_test_main_S0_S0_T3_endloop <= (test_main_S0_S0_T2_looptop and not test_main_S0_a) or (not test_main_S0_a and test_main_S0_T11_looptop);
	FFin_test_main_S0_T24_looptop <= (test_main_S0_T24_looptop and test_main_S0_b) or (test_main_S0_T12_endloop and test_main_S0_b) or (test_main_S0_T24_looptop and test_main_S0_a) or (test_main_S0_T12_endloop and test_main_S0_a);
	test_T10_twoop <= (test_main_S0_outs and test_main_S0_c and test_main_S0_b) or (test_main_S0_T11_looptop and test_main_S0_c and test_main_S0_b) or (test_main_S0_outs and not test_main_S0_T11_looptop);


process(RESET, CLK) begin


	if (RESET = '1') then

		test_Running <= '0';
		test_T1__Start <= '0';
		test_main_S0_outs <= '0';
		test_main_S0_outs1 <= '0';
		test_main_S0_T11_looptop <= '0';
		test_main_S0_T12_endloop <= '0';
		test_main_S0_S0_T2_looptop <= '0';
		test_main_S0_S0_T3_endloop <= '0';
		test_main_S0_T24_looptop <= '0';

	elsif (CLK'event and CLK = '1') then

		test_Running <= FFin_test_Running;
		test_T1__Start <= FFin_test_T1__Start;
		test_main_S0_outs <= FFin_test_main_S0_outs;
		if (test_main_S0_S0_T2_looptop = '1') then
			test_main_S0_outs1 <= FFin_test_main_S0_outs1;
		end if;
		test_main_S0_T11_looptop <= FFin_test_main_S0_T11_looptop;
		test_main_S0_T12_endloop <= FFin_test_main_S0_T12_endloop;
		test_main_S0_S0_T2_looptop <= FFin_test_main_S0_S0_T2_looptop;
		test_main_S0_S0_T3_endloop <= FFin_test_main_S0_S0_T3_endloop;
		test_main_S0_T24_looptop <= FFin_test_main_S0_T24_looptop;
	end if;

end process;

end arch_<stdin;
