// Seed: 2570335322
module module_0 (
    output uwire id_0
);
  supply0 id_2 = id_2.id_2, id_3 = -1 == -1;
  logic   id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    output wire  id_2
);
  logic id_4;
  assign id_4 = 1;
  wire id_5;
  always @(negedge id_0) $signed(30);
  ;
  generate
    for (id_6 = $realtime; 1; id_1 = 1) assign id_4 = 1;
    wire id_7;
  endgenerate
  always begin : LABEL_0
    $clog2(17);
    ;
  end
  assign id_7 = id_5;
  module_0 modCall_1 (id_2);
endmodule
