--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

Design file:              dlx_toplevel.ncd
Physical constraint file: dlx_toplevel.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;

 19700 paths analyzed, 520 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.641ns.
--------------------------------------------------------------------------------

Paths for end point uDebouncer/counter_31 (SLICE_X14Y83.CIN), 1036 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uDebouncer/counter_15 (FF)
  Destination:          uDebouncer/counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.501ns (Levels of Logic = 10)
  Clock Path Skew:      -0.105ns (1.349 - 1.454)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uDebouncer/counter_15 to uDebouncer/counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y79.DQ      Tcko                  0.450   uDebouncer/counter<15>
                                                       uDebouncer/counter_15
    SLICE_X15Y80.B1      net (fanout=3)        0.868   uDebouncer/counter<15>
    SLICE_X15Y80.B       Tilo                  0.094   uDebouncer/counter_cmp_eq00001261
                                                       uDebouncer/counter_cmp_eq0000126_1
    SLICE_X15Y78.D1      net (fanout=1)        0.852   uDebouncer/counter_cmp_eq00001261
    SLICE_X15Y78.D       Tilo                  0.094   N4
                                                       uDebouncer/counter_cmp_eq00011_SW0
    SLICE_X14Y76.A2      net (fanout=10)       0.831   N4
    SLICE_X14Y76.COUT    Topcya                0.509   uDebouncer/counter<3>
                                                       uDebouncer/Madd_counter_add0000_lut<0>
                                                       uDebouncer/Madd_counter_add0000_cy<3>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<3>
    SLICE_X14Y77.COUT    Tbyp                  0.104   uDebouncer/counter<7>
                                                       uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.COUT    Tbyp                  0.104   uDebouncer/counter<11>
                                                       uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.COUT    Tbyp                  0.104   uDebouncer/counter<15>
                                                       uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.COUT    Tbyp                  0.104   uDebouncer/counter<19>
                                                       uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.COUT    Tbyp                  0.104   uDebouncer/counter<23>
                                                       uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.COUT    Tbyp                  0.104   uDebouncer/counter<27>
                                                       uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CLK     Tcinck                0.179   uDebouncer/counter<31>
                                                       uDebouncer/Madd_counter_add0000_xor<31>
                                                       uDebouncer/counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (1.950ns logic, 2.551ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uDebouncer/counter_15 (FF)
  Destination:          uDebouncer/counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.484ns (Levels of Logic = 10)
  Clock Path Skew:      -0.105ns (1.349 - 1.454)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uDebouncer/counter_15 to uDebouncer/counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y79.DQ      Tcko                  0.450   uDebouncer/counter<15>
                                                       uDebouncer/counter_15
    SLICE_X15Y80.B1      net (fanout=3)        0.868   uDebouncer/counter<15>
    SLICE_X15Y80.B       Tilo                  0.094   uDebouncer/counter_cmp_eq00001261
                                                       uDebouncer/counter_cmp_eq0000126_1
    SLICE_X15Y78.D1      net (fanout=1)        0.852   uDebouncer/counter_cmp_eq00001261
    SLICE_X15Y78.D       Tilo                  0.094   N4
                                                       uDebouncer/counter_cmp_eq00011_SW0
    SLICE_X14Y76.B2      net (fanout=10)       0.822   N4
    SLICE_X14Y76.COUT    Topcyb                0.501   uDebouncer/counter<3>
                                                       uDebouncer/counter_mux0000<1>1
                                                       uDebouncer/Madd_counter_add0000_cy<3>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<3>
    SLICE_X14Y77.COUT    Tbyp                  0.104   uDebouncer/counter<7>
                                                       uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.COUT    Tbyp                  0.104   uDebouncer/counter<11>
                                                       uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.COUT    Tbyp                  0.104   uDebouncer/counter<15>
                                                       uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.COUT    Tbyp                  0.104   uDebouncer/counter<19>
                                                       uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.COUT    Tbyp                  0.104   uDebouncer/counter<23>
                                                       uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.COUT    Tbyp                  0.104   uDebouncer/counter<27>
                                                       uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CLK     Tcinck                0.179   uDebouncer/counter<31>
                                                       uDebouncer/Madd_counter_add0000_xor<31>
                                                       uDebouncer/counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (1.942ns logic, 2.542ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uDebouncer/counter_15 (FF)
  Destination:          uDebouncer/counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.391ns (Levels of Logic = 9)
  Clock Path Skew:      -0.105ns (1.349 - 1.454)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uDebouncer/counter_15 to uDebouncer/counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y79.DQ      Tcko                  0.450   uDebouncer/counter<15>
                                                       uDebouncer/counter_15
    SLICE_X15Y80.B1      net (fanout=3)        0.868   uDebouncer/counter<15>
    SLICE_X15Y80.B       Tilo                  0.094   uDebouncer/counter_cmp_eq00001261
                                                       uDebouncer/counter_cmp_eq0000126_1
    SLICE_X15Y78.D1      net (fanout=1)        0.852   uDebouncer/counter_cmp_eq00001261
    SLICE_X15Y78.D       Tilo                  0.094   N4
                                                       uDebouncer/counter_cmp_eq00011_SW0
    SLICE_X14Y77.A2      net (fanout=10)       0.825   N4
    SLICE_X14Y77.COUT    Topcya                0.509   uDebouncer/counter<7>
                                                       uDebouncer/counter_mux0000<4>1
                                                       uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.COUT    Tbyp                  0.104   uDebouncer/counter<11>
                                                       uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.COUT    Tbyp                  0.104   uDebouncer/counter<15>
                                                       uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.COUT    Tbyp                  0.104   uDebouncer/counter<19>
                                                       uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.COUT    Tbyp                  0.104   uDebouncer/counter<23>
                                                       uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.COUT    Tbyp                  0.104   uDebouncer/counter<27>
                                                       uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CLK     Tcinck                0.179   uDebouncer/counter<31>
                                                       uDebouncer/Madd_counter_add0000_xor<31>
                                                       uDebouncer/counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.391ns (1.846ns logic, 2.545ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point uDebouncer/counter_29 (SLICE_X14Y83.CIN), 1036 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uDebouncer/counter_15 (FF)
  Destination:          uDebouncer/counter_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.442ns (Levels of Logic = 10)
  Clock Path Skew:      -0.105ns (1.349 - 1.454)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uDebouncer/counter_15 to uDebouncer/counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y79.DQ      Tcko                  0.450   uDebouncer/counter<15>
                                                       uDebouncer/counter_15
    SLICE_X15Y80.B1      net (fanout=3)        0.868   uDebouncer/counter<15>
    SLICE_X15Y80.B       Tilo                  0.094   uDebouncer/counter_cmp_eq00001261
                                                       uDebouncer/counter_cmp_eq0000126_1
    SLICE_X15Y78.D1      net (fanout=1)        0.852   uDebouncer/counter_cmp_eq00001261
    SLICE_X15Y78.D       Tilo                  0.094   N4
                                                       uDebouncer/counter_cmp_eq00011_SW0
    SLICE_X14Y76.A2      net (fanout=10)       0.831   N4
    SLICE_X14Y76.COUT    Topcya                0.509   uDebouncer/counter<3>
                                                       uDebouncer/Madd_counter_add0000_lut<0>
                                                       uDebouncer/Madd_counter_add0000_cy<3>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<3>
    SLICE_X14Y77.COUT    Tbyp                  0.104   uDebouncer/counter<7>
                                                       uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.COUT    Tbyp                  0.104   uDebouncer/counter<11>
                                                       uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.COUT    Tbyp                  0.104   uDebouncer/counter<15>
                                                       uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.COUT    Tbyp                  0.104   uDebouncer/counter<19>
                                                       uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.COUT    Tbyp                  0.104   uDebouncer/counter<23>
                                                       uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.COUT    Tbyp                  0.104   uDebouncer/counter<27>
                                                       uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CLK     Tcinck                0.120   uDebouncer/counter<31>
                                                       uDebouncer/Madd_counter_add0000_xor<31>
                                                       uDebouncer/counter_29
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (1.891ns logic, 2.551ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uDebouncer/counter_15 (FF)
  Destination:          uDebouncer/counter_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 10)
  Clock Path Skew:      -0.105ns (1.349 - 1.454)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uDebouncer/counter_15 to uDebouncer/counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y79.DQ      Tcko                  0.450   uDebouncer/counter<15>
                                                       uDebouncer/counter_15
    SLICE_X15Y80.B1      net (fanout=3)        0.868   uDebouncer/counter<15>
    SLICE_X15Y80.B       Tilo                  0.094   uDebouncer/counter_cmp_eq00001261
                                                       uDebouncer/counter_cmp_eq0000126_1
    SLICE_X15Y78.D1      net (fanout=1)        0.852   uDebouncer/counter_cmp_eq00001261
    SLICE_X15Y78.D       Tilo                  0.094   N4
                                                       uDebouncer/counter_cmp_eq00011_SW0
    SLICE_X14Y76.B2      net (fanout=10)       0.822   N4
    SLICE_X14Y76.COUT    Topcyb                0.501   uDebouncer/counter<3>
                                                       uDebouncer/counter_mux0000<1>1
                                                       uDebouncer/Madd_counter_add0000_cy<3>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<3>
    SLICE_X14Y77.COUT    Tbyp                  0.104   uDebouncer/counter<7>
                                                       uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.COUT    Tbyp                  0.104   uDebouncer/counter<11>
                                                       uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.COUT    Tbyp                  0.104   uDebouncer/counter<15>
                                                       uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.COUT    Tbyp                  0.104   uDebouncer/counter<19>
                                                       uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.COUT    Tbyp                  0.104   uDebouncer/counter<23>
                                                       uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.COUT    Tbyp                  0.104   uDebouncer/counter<27>
                                                       uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CLK     Tcinck                0.120   uDebouncer/counter<31>
                                                       uDebouncer/Madd_counter_add0000_xor<31>
                                                       uDebouncer/counter_29
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (1.883ns logic, 2.542ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uDebouncer/counter_15 (FF)
  Destination:          uDebouncer/counter_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.332ns (Levels of Logic = 9)
  Clock Path Skew:      -0.105ns (1.349 - 1.454)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uDebouncer/counter_15 to uDebouncer/counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y79.DQ      Tcko                  0.450   uDebouncer/counter<15>
                                                       uDebouncer/counter_15
    SLICE_X15Y80.B1      net (fanout=3)        0.868   uDebouncer/counter<15>
    SLICE_X15Y80.B       Tilo                  0.094   uDebouncer/counter_cmp_eq00001261
                                                       uDebouncer/counter_cmp_eq0000126_1
    SLICE_X15Y78.D1      net (fanout=1)        0.852   uDebouncer/counter_cmp_eq00001261
    SLICE_X15Y78.D       Tilo                  0.094   N4
                                                       uDebouncer/counter_cmp_eq00011_SW0
    SLICE_X14Y77.A2      net (fanout=10)       0.825   N4
    SLICE_X14Y77.COUT    Topcya                0.509   uDebouncer/counter<7>
                                                       uDebouncer/counter_mux0000<4>1
                                                       uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.COUT    Tbyp                  0.104   uDebouncer/counter<11>
                                                       uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.COUT    Tbyp                  0.104   uDebouncer/counter<15>
                                                       uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.COUT    Tbyp                  0.104   uDebouncer/counter<19>
                                                       uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.COUT    Tbyp                  0.104   uDebouncer/counter<23>
                                                       uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.COUT    Tbyp                  0.104   uDebouncer/counter<27>
                                                       uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CLK     Tcinck                0.120   uDebouncer/counter<31>
                                                       uDebouncer/Madd_counter_add0000_xor<31>
                                                       uDebouncer/counter_29
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (1.787ns logic, 2.545ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point uDebouncer/counter_30 (SLICE_X14Y83.CIN), 1036 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uDebouncer/counter_15 (FF)
  Destination:          uDebouncer/counter_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.428ns (Levels of Logic = 10)
  Clock Path Skew:      -0.105ns (1.349 - 1.454)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uDebouncer/counter_15 to uDebouncer/counter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y79.DQ      Tcko                  0.450   uDebouncer/counter<15>
                                                       uDebouncer/counter_15
    SLICE_X15Y80.B1      net (fanout=3)        0.868   uDebouncer/counter<15>
    SLICE_X15Y80.B       Tilo                  0.094   uDebouncer/counter_cmp_eq00001261
                                                       uDebouncer/counter_cmp_eq0000126_1
    SLICE_X15Y78.D1      net (fanout=1)        0.852   uDebouncer/counter_cmp_eq00001261
    SLICE_X15Y78.D       Tilo                  0.094   N4
                                                       uDebouncer/counter_cmp_eq00011_SW0
    SLICE_X14Y76.A2      net (fanout=10)       0.831   N4
    SLICE_X14Y76.COUT    Topcya                0.509   uDebouncer/counter<3>
                                                       uDebouncer/Madd_counter_add0000_lut<0>
                                                       uDebouncer/Madd_counter_add0000_cy<3>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<3>
    SLICE_X14Y77.COUT    Tbyp                  0.104   uDebouncer/counter<7>
                                                       uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.COUT    Tbyp                  0.104   uDebouncer/counter<11>
                                                       uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.COUT    Tbyp                  0.104   uDebouncer/counter<15>
                                                       uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.COUT    Tbyp                  0.104   uDebouncer/counter<19>
                                                       uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.COUT    Tbyp                  0.104   uDebouncer/counter<23>
                                                       uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.COUT    Tbyp                  0.104   uDebouncer/counter<27>
                                                       uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CLK     Tcinck                0.106   uDebouncer/counter<31>
                                                       uDebouncer/Madd_counter_add0000_xor<31>
                                                       uDebouncer/counter_30
    -------------------------------------------------  ---------------------------
    Total                                      4.428ns (1.877ns logic, 2.551ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uDebouncer/counter_15 (FF)
  Destination:          uDebouncer/counter_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.411ns (Levels of Logic = 10)
  Clock Path Skew:      -0.105ns (1.349 - 1.454)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uDebouncer/counter_15 to uDebouncer/counter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y79.DQ      Tcko                  0.450   uDebouncer/counter<15>
                                                       uDebouncer/counter_15
    SLICE_X15Y80.B1      net (fanout=3)        0.868   uDebouncer/counter<15>
    SLICE_X15Y80.B       Tilo                  0.094   uDebouncer/counter_cmp_eq00001261
                                                       uDebouncer/counter_cmp_eq0000126_1
    SLICE_X15Y78.D1      net (fanout=1)        0.852   uDebouncer/counter_cmp_eq00001261
    SLICE_X15Y78.D       Tilo                  0.094   N4
                                                       uDebouncer/counter_cmp_eq00011_SW0
    SLICE_X14Y76.B2      net (fanout=10)       0.822   N4
    SLICE_X14Y76.COUT    Topcyb                0.501   uDebouncer/counter<3>
                                                       uDebouncer/counter_mux0000<1>1
                                                       uDebouncer/Madd_counter_add0000_cy<3>
    SLICE_X14Y77.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<3>
    SLICE_X14Y77.COUT    Tbyp                  0.104   uDebouncer/counter<7>
                                                       uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.COUT    Tbyp                  0.104   uDebouncer/counter<11>
                                                       uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.COUT    Tbyp                  0.104   uDebouncer/counter<15>
                                                       uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.COUT    Tbyp                  0.104   uDebouncer/counter<19>
                                                       uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.COUT    Tbyp                  0.104   uDebouncer/counter<23>
                                                       uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.COUT    Tbyp                  0.104   uDebouncer/counter<27>
                                                       uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CLK     Tcinck                0.106   uDebouncer/counter<31>
                                                       uDebouncer/Madd_counter_add0000_xor<31>
                                                       uDebouncer/counter_30
    -------------------------------------------------  ---------------------------
    Total                                      4.411ns (1.869ns logic, 2.542ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uDebouncer/counter_15 (FF)
  Destination:          uDebouncer/counter_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.318ns (Levels of Logic = 9)
  Clock Path Skew:      -0.105ns (1.349 - 1.454)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: uDebouncer/counter_15 to uDebouncer/counter_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y79.DQ      Tcko                  0.450   uDebouncer/counter<15>
                                                       uDebouncer/counter_15
    SLICE_X15Y80.B1      net (fanout=3)        0.868   uDebouncer/counter<15>
    SLICE_X15Y80.B       Tilo                  0.094   uDebouncer/counter_cmp_eq00001261
                                                       uDebouncer/counter_cmp_eq0000126_1
    SLICE_X15Y78.D1      net (fanout=1)        0.852   uDebouncer/counter_cmp_eq00001261
    SLICE_X15Y78.D       Tilo                  0.094   N4
                                                       uDebouncer/counter_cmp_eq00011_SW0
    SLICE_X14Y77.A2      net (fanout=10)       0.825   N4
    SLICE_X14Y77.COUT    Topcya                0.509   uDebouncer/counter<7>
                                                       uDebouncer/counter_mux0000<4>1
                                                       uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<7>
    SLICE_X14Y78.COUT    Tbyp                  0.104   uDebouncer/counter<11>
                                                       uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<11>
    SLICE_X14Y79.COUT    Tbyp                  0.104   uDebouncer/counter<15>
                                                       uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<15>
    SLICE_X14Y80.COUT    Tbyp                  0.104   uDebouncer/counter<19>
                                                       uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<19>
    SLICE_X14Y81.COUT    Tbyp                  0.104   uDebouncer/counter<23>
                                                       uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<23>
    SLICE_X14Y82.COUT    Tbyp                  0.104   uDebouncer/counter<27>
                                                       uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CIN     net (fanout=1)        0.000   uDebouncer/Madd_counter_add0000_cy<27>
    SLICE_X14Y83.CLK     Tcinck                0.106   uDebouncer/counter<31>
                                                       uDebouncer/Madd_counter_add0000_xor<31>
                                                       uDebouncer/counter_30
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (1.773ns logic, 2.545ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uDebouncer/counter_17 (SLICE_X14Y80.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uDebouncer/counter_17 (FF)
  Destination:          uDebouncer/counter_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uDebouncer/counter_17 to uDebouncer/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y80.BQ      Tcko                  0.414   uDebouncer/counter<19>
                                                       uDebouncer/counter_17
    SLICE_X14Y80.B6      net (fanout=3)        0.274   uDebouncer/counter<17>
    SLICE_X14Y80.CLK     Tah         (-Th)     0.063   uDebouncer/counter<19>
                                                       uDebouncer/counter_mux0000<17>1
                                                       uDebouncer/Madd_counter_add0000_cy<19>
                                                       uDebouncer/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.351ns logic, 0.274ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point uDebouncer/counter_29 (SLICE_X14Y83.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uDebouncer/counter_29 (FF)
  Destination:          uDebouncer/counter_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uDebouncer/counter_29 to uDebouncer/counter_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y83.BQ      Tcko                  0.414   uDebouncer/counter<31>
                                                       uDebouncer/counter_29
    SLICE_X14Y83.B6      net (fanout=3)        0.276   uDebouncer/counter<29>
    SLICE_X14Y83.CLK     Tah         (-Th)     0.063   uDebouncer/counter<31>
                                                       uDebouncer/counter_mux0000<29>1
                                                       uDebouncer/Madd_counter_add0000_xor<31>
                                                       uDebouncer/counter_29
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.351ns logic, 0.276ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point uDebouncer/counter_21 (SLICE_X14Y81.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uDebouncer/counter_21 (FF)
  Destination:          uDebouncer/counter_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 10.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uDebouncer/counter_21 to uDebouncer/counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y81.BQ      Tcko                  0.414   uDebouncer/counter<23>
                                                       uDebouncer/counter_21
    SLICE_X14Y81.B6      net (fanout=3)        0.278   uDebouncer/counter<21>
    SLICE_X14Y81.CLK     Tah         (-Th)     0.063   uDebouncer/counter<23>
                                                       uDebouncer/counter_mux0000<21>1
                                                       uDebouncer/Madd_counter_add0000_cy<23>
                                                       uDebouncer/counter_21
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.351ns logic, 0.278ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_in_BUFGP/BUFG/I0
  Logical resource: clk_in_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.930ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.535ns (Trpw)
  Physical resource: uDebouncer/lastDataSource<3>/DX
  Logical resource: uDebouncer/lastDataSource_3/REV
  Location pin: SLICE_X5Y84.DX
  Clock network: uDebouncer/lastDataSource_3_and0001
--------------------------------------------------------------------------------
Slack: 8.930ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.535ns (Trpw)
  Physical resource: uDebouncer/lastDataSource<3>/DX
  Logical resource: uDebouncer/lastDataSource_3/REV
  Location pin: SLICE_X5Y84.DX
  Clock network: uDebouncer/lastDataSource_3_and0001
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    4.641|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19700 paths, 0 nets, and 288 connections

Design statistics:
   Minimum period:   4.641ns{1}   (Maximum frequency: 215.471MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 11 12:37:31 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 293 MB



