
*** Running vivado
    with args -log config_mpsoc_mySPAR_v1_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source config_mpsoc_mySPAR_v1_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source config_mpsoc_mySPAR_v1_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.523 ; gain = 118.332
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.ipdefs/uark.edu_user_mySPAR_v1_1.0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2022/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: config_mpsoc_mySPAR_v1_0_0
Command: synth_design -top config_mpsoc_mySPAR_v1_0_0 -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28432
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'Q' becomes localparam in 'Controller' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:36]
WARNING: [Synth 8-11065] parameter 'OP' becomes localparam in 'Controller' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:36]
WARNING: [Synth 8-11065] parameter 'SHIFT' becomes localparam in 'Controller' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:36]
WARNING: [Synth 8-11065] parameter 'WB' becomes localparam in 'Controller' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:36]
WARNING: [Synth 8-11065] parameter 'DFF_BRAM' becomes localparam in 'Controller' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:36]
WARNING: [Synth 8-11065] parameter 'DFF_ALU' becomes localparam in 'Controller' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:36]
WARNING: [Synth 8-11065] parameter 'z16' becomes localparam in 'Sigmoid_PLAN' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_PLAN.v:11]
WARNING: [Synth 8-11065] parameter 'z15' becomes localparam in 'Sigmoid_PLAN' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_PLAN.v:12]
WARNING: [Synth 8-11065] parameter 'z14' becomes localparam in 'Sigmoid_PLAN' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_PLAN.v:13]
WARNING: [Synth 8-11065] parameter 'z13' becomes localparam in 'Sigmoid_PLAN' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_PLAN.v:14]
WARNING: [Synth 8-11065] parameter 'z11' becomes localparam in 'Sigmoid_PLAN' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_PLAN.v:15]
WARNING: [Synth 8-11065] parameter 'z16' becomes localparam in 'Tanh_PLAN' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:11]
WARNING: [Synth 8-11065] parameter 'z15' becomes localparam in 'Tanh_PLAN' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:12]
WARNING: [Synth 8-11065] parameter 'z14' becomes localparam in 'Tanh_PLAN' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:13]
WARNING: [Synth 8-11065] parameter 'z13' becomes localparam in 'Tanh_PLAN' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:14]
WARNING: [Synth 8-11065] parameter 'z11' becomes localparam in 'Tanh_PLAN' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:15]
INFO: [Synth 8-11241] undeclared symbol 'wea', assumed default net type 'wire' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tile.v:86]
INFO: [Synth 8-11241] undeclared symbol 'web', assumed default net type 'wire' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tile.v:87]
INFO: [Synth 8-11241] undeclared symbol 'east', assumed default net type 'wire' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tile.v:91]
INFO: [Synth 8-11241] undeclared symbol 'west', assumed default net type 'wire' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tile.v:92]
INFO: [Synth 8-11241] undeclared symbol 'south', assumed default net type 'wire' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tile.v:93]
INFO: [Synth 8-11241] undeclared symbol 'north', assumed default net type 'wire' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tile.v:94]
INFO: [Synth 8-11241] undeclared symbol 'wea', assumed default net type 'wire' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:103]
INFO: [Synth 8-11241] undeclared symbol 'web', assumed default net type 'wire' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:104]
INFO: [Synth 8-11241] undeclared symbol 'east', assumed default net type 'wire' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:109]
INFO: [Synth 8-11241] undeclared symbol 'west', assumed default net type 'wire' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:110]
INFO: [Synth 8-11241] undeclared symbol 'south', assumed default net type 'wire' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:111]
INFO: [Synth 8-11241] undeclared symbol 'north', assumed default net type 'wire' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:112]
WARNING: [Synth 8-6901] identifier 'ARRAY_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:42]
WARNING: [Synth 8-6901] identifier 'TILE_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:42]
WARNING: [Synth 8-6901] identifier 'ARRAY_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:43]
WARNING: [Synth 8-6901] identifier 'TILE_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:43]
WARNING: [Synth 8-6901] identifier 'ARRAY_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:44]
WARNING: [Synth 8-6901] identifier 'TILE_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:44]
WARNING: [Synth 8-6901] identifier 'ARRAY_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:45]
WARNING: [Synth 8-6901] identifier 'TILE_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:45]
WARNING: [Synth 8-6901] identifier 'ARRAY_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:46]
WARNING: [Synth 8-6901] identifier 'TILE_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:46]
WARNING: [Synth 8-6901] identifier 'ARRAY_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:47]
WARNING: [Synth 8-6901] identifier 'TILE_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:47]
WARNING: [Synth 8-6901] identifier 'ARRAY_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:48]
WARNING: [Synth 8-6901] identifier 'TILE_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:48]
WARNING: [Synth 8-6901] identifier 'ARRAY_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:49]
WARNING: [Synth 8-6901] identifier 'TILE_DIM' is used before its declaration [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:49]
WARNING: [Synth 8-11065] parameter 'ARRAY_DIM' becomes localparam in 'Top' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:53]
WARNING: [Synth 8-11065] parameter 'TILE_DIM' becomes localparam in 'Top' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:54]
WARNING: [Synth 8-11065] parameter 'ARRAY_DIM' becomes localparam in 'TopTop' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/TopTop.v:48]
WARNING: [Synth 8-11065] parameter 'TILE_DIM' becomes localparam in 'TopTop' with formal parameter declaration list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/TopTop.v:49]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.699 ; gain = 401.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_mySPAR_v1_0_0' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_mySPAR_v1_0_0/synth/config_mpsoc_mySPAR_v1_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mySPAR_v1_0' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/hdl/mySPAR_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'mySPAR_v1_0_S00_AXI' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/hdl/mySPAR_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'TopTop' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/TopTop.v:23]
INFO: [Synth 8-6157] synthesizing module 'Top' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Tile' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tile.v:1]
INFO: [Synth 8-6157] synthesizing module 'PE16_Block' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/PE16_Block.v:1]
INFO: [Synth 8-6157] synthesizing module 'Serialized_ALU' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Serialized_ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Serialized_ALU' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Serialized_ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'BRAM' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/BRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BRAM' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/BRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PE16_Block' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/PE16_Block.v:1]
INFO: [Synth 8-6157] synthesizing module 'Controller' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:99]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:181]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:270]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:389]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:438]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:487]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:526]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:566]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:604]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:648]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:229]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Tile' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tile.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSC_Tile_Array' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/PSC_Tile_Array.v:3]
INFO: [Synth 8-6157] synthesizing module 'PSC_Block_Array' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/PSC_Block_Array.v:3]
INFO: [Synth 8-6157] synthesizing module 'Parallel_Serial_Converter' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Parallel_Serial_Converter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Parallel_Serial_Converter' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Parallel_Serial_Converter.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'serial_data_out' does not match port width (24) of module 'Parallel_Serial_Converter' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/PSC_Block_Array.v:30]
WARNING: [Synth 8-689] width (128) of port connection 'parallel_data_out' does not match port width (384) of module 'Parallel_Serial_Converter' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/PSC_Block_Array.v:31]
WARNING: [Synth 8-689] width (8) of port connection 'serial_data_out' does not match port width (24) of module 'Parallel_Serial_Converter' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/PSC_Block_Array.v:30]
WARNING: [Synth 8-689] width (128) of port connection 'parallel_data_out' does not match port width (384) of module 'Parallel_Serial_Converter' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/PSC_Block_Array.v:31]
WARNING: [Synth 8-689] width (8) of port connection 'serial_data_out' does not match port width (24) of module 'Parallel_Serial_Converter' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/PSC_Block_Array.v:30]
WARNING: [Synth 8-689] width (128) of port connection 'parallel_data_out' does not match port width (384) of module 'Parallel_Serial_Converter' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/PSC_Block_Array.v:31]
INFO: [Synth 8-6155] done synthesizing module 'PSC_Block_Array' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/PSC_Block_Array.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PSC_Tile_Array' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/PSC_Tile_Array.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sigmoid_Array' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_Array.v:3]
INFO: [Synth 8-6157] synthesizing module 'Sigmoid_PLAN' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_PLAN.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_PLAN.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sigmoid_PLAN' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_PLAN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Sigmoid_Array' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_Array.v:3]
INFO: [Synth 8-6157] synthesizing module 'Tanh_Array' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_Array.v:3]
INFO: [Synth 8-6157] synthesizing module 'Tanh_PLAN' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:24]
WARNING: [Synth 8-567] referenced signal 'x_in' should be on the sensitivity list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Tanh_PLAN' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Tanh_Array' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_Array.v:3]
WARNING: [Synth 8-567] referenced signal 'instruction' should be on the sensitivity list [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/TopTop.v:129]
INFO: [Synth 8-6155] done synthesizing module 'TopTop' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/TopTop.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'Tile_i' does not match port width (8) of module 'TopTop' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/hdl/mySPAR_v1_0_S00_AXI.v:480]
WARNING: [Synth 8-689] width (16) of port connection 'Tile_j' does not match port width (8) of module 'TopTop' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/hdl/mySPAR_v1_0_S00_AXI.v:481]
WARNING: [Synth 8-689] width (16) of port connection 'Block_i' does not match port width (8) of module 'TopTop' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/hdl/mySPAR_v1_0_S00_AXI.v:482]
WARNING: [Synth 8-689] width (16) of port connection 'Block_j' does not match port width (8) of module 'TopTop' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/hdl/mySPAR_v1_0_S00_AXI.v:483]
WARNING: [Synth 8-689] width (16) of port connection 'ADDRA' does not match port width (10) of module 'TopTop' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/hdl/mySPAR_v1_0_S00_AXI.v:486]
WARNING: [Synth 8-689] width (16) of port connection 'ADDRB' does not match port width (10) of module 'TopTop' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/hdl/mySPAR_v1_0_S00_AXI.v:487]
INFO: [Synth 8-6155] done synthesizing module 'mySPAR_v1_0_S00_AXI' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/hdl/mySPAR_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mySPAR_v1_0' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/hdl/mySPAR_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_mySPAR_v1_0_0' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_mySPAR_v1_0_0/synth/config_mpsoc_mySPAR_v1_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element shift_ptr_reg was removed.  [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:89]
WARNING: [Synth 8-6014] Unused sequential element ram_ptr_reg was removed.  [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Controller.v:90]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Parallel_Serial_Converter.v:76]
WARNING: [Synth 8-3848] Net slv_reg8 in module/entity mySPAR_v1_0_S00_AXI does not have driver. [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/hdl/mySPAR_v1_0_S00_AXI.v:120]
WARNING: [Synth 8-3848] Net slv_reg9 in module/entity mySPAR_v1_0_S00_AXI does not have driver. [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/hdl/mySPAR_v1_0_S00_AXI.v:121]
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Serialized_ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module mySPAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module mySPAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module mySPAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module mySPAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module mySPAR_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module mySPAR_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3095.379 ; gain = 614.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3113.168 ; gain = 632.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3113.168 ; gain = 632.730
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 3135.527 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3690.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.567 . Memory (MB): peak = 3710.523 ; gain = 19.637
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'pos_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Serialized_ALU.v:56]
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "BRAM:/ram_reg"
INFO: [Synth 8-3971] The signal "BRAM:/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_PLAN.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'ready_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_PLAN.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'out_tmp_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_PLAN.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_PLAN.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'abs_x_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Sigmoid_PLAN.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'ready_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'sig_out_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:24]
WARNING: [Synth 8-327] inferring latch for variable 'out_tmp_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'x_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'abs_x_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/Tanh_PLAN.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'WEST_I_Buffer_reg' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/ebe2/src/TopTop.v:124]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:47 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 101   
	   2 Input   31 Bit       Adders := 48    
	   2 Input   30 Bit       Adders := 48    
	   2 Input   28 Bit       Adders := 48    
	   2 Input   10 Bit       Adders := 45    
	   3 Input   10 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 192   
	   2 Input    8 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 29    
+---XORs : 
	   3 Input      1 Bit         XORs := 576   
+---Registers : 
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 144   
	               10 Bit    Registers := 35    
	                8 Bit    Registers := 29    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 694   
+---RAMs : 
	              16K Bit	(1024 X 16 bit)          RAMs := 36    
+---Muxes : 
	   2 Input  768 Bit        Muxes := 6     
	 256 Input  384 Bit        Muxes := 24    
	   2 Input  384 Bit        Muxes := 24    
	 260 Input  384 Bit        Muxes := 24    
	   2 Input   32 Bit        Muxes := 158   
	   8 Input   32 Bit        Muxes := 55    
	   2 Input   16 Bit        Muxes := 122   
	   5 Input   16 Bit        Muxes := 36    
	   3 Input   16 Bit        Muxes := 32    
	   2 Input   10 Bit        Muxes := 220   
	   4 Input   10 Bit        Muxes := 25    
	   5 Input   10 Bit        Muxes := 10    
	  10 Input   10 Bit        Muxes := 20    
	   3 Input   10 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 25    
	  10 Input    8 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 24    
	   2 Input    5 Bit        Muxes := 5     
	   3 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 53    
	   8 Input    4 Bit        Muxes := 53    
	   2 Input    3 Bit        Muxes := 30    
	   8 Input    3 Bit        Muxes := 5     
	  10 Input    3 Bit        Muxes := 15    
	   4 Input    3 Bit        Muxes := 53    
	   3 Input    3 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 222   
	  10 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 2660  
	   8 Input    1 Bit        Muxes := 245   
	   4 Input    1 Bit        Muxes := 35    
	  10 Input    1 Bit        Muxes := 80    
	   3 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module config_mpsoc_mySPAR_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module config_mpsoc_mySPAR_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module config_mpsoc_mySPAR_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module config_mpsoc_mySPAR_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module config_mpsoc_mySPAR_v1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module config_mpsoc_mySPAR_v1_0_0 is either unconnected or has no load
INFO: [Synth 8-5544] ROM "east" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "west" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "south" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "north" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "east_mode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "east" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "west" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "south" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "north" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "east_mode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-7129] Port instruction[10] in module Controller__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module Controller__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module Controller__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module Controller__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module Controller__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module Controller__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module Controller__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module Controller__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module Controller__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module Controller__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module Controller__1 is either unconnected or has no load
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "\ROW[0].COL[0].block/regfile/ram_reg "
INFO: [Synth 8-3971] The signal "\ROW[0].COL[0].block/regfile/ram_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "\ROW[0].COL[1].block/regfile/ram_reg "
INFO: [Synth 8-3971] The signal "\ROW[0].COL[1].block/regfile/ram_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "\ROW[0].COL[2].block/regfile/ram_reg "
INFO: [Synth 8-3971] The signal "\ROW[0].COL[2].block/regfile/ram_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "\ROW[1].COL[0].block/regfile/ram_reg "
INFO: [Synth 8-3971] The signal "\ROW[1].COL[0].block/regfile/ram_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "\ROW[1].COL[1].block/regfile/ram_reg "
INFO: [Synth 8-3971] The signal "\ROW[1].COL[1].block/regfile/ram_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "\ROW[1].COL[2].block/regfile/ram_reg "
INFO: [Synth 8-3971] The signal "\ROW[1].COL[2].block/regfile/ram_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "\ROW[2].COL[0].block/regfile/ram_reg "
INFO: [Synth 8-3971] The signal "\ROW[2].COL[0].block/regfile/ram_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "\ROW[2].COL[1].block/regfile/ram_reg "
INFO: [Synth 8-3971] The signal "\ROW[2].COL[1].block/regfile/ram_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "\ROW[2].COL[2].block/regfile/ram_reg "
INFO: [Synth 8-3971] The signal "\ROW[2].COL[2].block/regfile/ram_reg " was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FSM/\state_reg[2] )
INFO: [Synth 8-3886] merging instance 'counter_reg[7]' (FDRE) to 'counter_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\counter_reg[6] )
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Sigmoid_PLAN__1 is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[191].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[191].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[223].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[223].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[255].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[255].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[287].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[287].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[319].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[319].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[351].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[351].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[383].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[383].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[415].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[415].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[447].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[447].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[479].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[479].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[511].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[511].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[543].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[543].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[575].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[575].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[607].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[607].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[639].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[639].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[671].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[671].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[703].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[703].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[735].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[735].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[767].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[767].g1 /\out_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[191].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[223].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[255].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[287].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[319].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[351].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[383].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[415].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[447].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[479].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[511].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[543].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[575].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[607].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[639].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[671].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[703].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[735].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[767].g1 /ready_reg)
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__1.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__1.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__1.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__1.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__2.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__2.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__2.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__2.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__2.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__3.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__3.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__3.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__3.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__3.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__4.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__4.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__4.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__4.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__4.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__5.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__5.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__5.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__5.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__5.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__6.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__6.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__6.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__6.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__6.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__7.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__7.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__7.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__7.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__7.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__8.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__8.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__8.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__8.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__8.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__9.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__9.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__9.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__9.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__9.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__10.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__10.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__10.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__10.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__10.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__11.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__11.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__11.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__11.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__11.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__12.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__12.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__12.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__12.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__12.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__13.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__13.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__13.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__13.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__13.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__14.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__14.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__14.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__14.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__14.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__15.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__15.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__15.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__15.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__15.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__16.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__16.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__16.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__16.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__16.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__17.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__17.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__17.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__17.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__17.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__18.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__18.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__18.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__18.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__18.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Sigmoid_PLAN__19.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Sigmoid_PLAN__19.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Sigmoid_PLAN__19.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[1]) is unused and will be removed from module Sigmoid_PLAN__19.
WARNING: [Synth 8-3332] Sequential element (abs_x_reg[0]) is unused and will be removed from module Sigmoid_PLAN__19.
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module Tanh_PLAN__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_in[31] in module Tanh_PLAN__1 is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'genbit[319].g1/abs_x_reg[0]' (LD) to 'genbit[319].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[319].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[351].g1/abs_x_reg[0]' (LD) to 'genbit[351].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[351].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[383].g1/abs_x_reg[0]' (LD) to 'genbit[383].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[383].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[415].g1/abs_x_reg[0]' (LD) to 'genbit[415].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[415].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[447].g1/abs_x_reg[0]' (LD) to 'genbit[447].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[447].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[479].g1/abs_x_reg[0]' (LD) to 'genbit[479].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[479].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[511].g1/abs_x_reg[0]' (LD) to 'genbit[511].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[511].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[543].g1/abs_x_reg[0]' (LD) to 'genbit[543].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[543].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[575].g1/abs_x_reg[0]' (LD) to 'genbit[575].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[575].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[607].g1/abs_x_reg[0]' (LD) to 'genbit[607].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[607].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[639].g1/abs_x_reg[0]' (LD) to 'genbit[639].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[639].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[671].g1/abs_x_reg[0]' (LD) to 'genbit[671].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[671].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[703].g1/abs_x_reg[0]' (LD) to 'genbit[703].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[703].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[735].g1/abs_x_reg[0]' (LD) to 'genbit[735].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[735].g1 /\x_reg[0] )
INFO: [Synth 8-3886] merging instance 'genbit[767].g1/abs_x_reg[0]' (LD) to 'genbit[767].g1/x_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[767].g1 /\x_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[319].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[351].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[383].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[415].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[447].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[479].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[511].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[543].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[575].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[607].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[639].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[671].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[703].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[735].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genbit[767].g1 /\state_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[319].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[351].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[383].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[415].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[447].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[479].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[511].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[543].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[575].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[607].g1 /ready_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genbit[639].g1 /ready_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (out_reg[0]) is unused and will be removed from module Tanh_PLAN__1.
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module Tanh_PLAN__1.
WARNING: [Synth 8-3332] Sequential element (sig_out_reg[31]) is unused and will be removed from module Tanh_PLAN__1.
WARNING: [Synth 8-3332] Sequential element (state_reg[3]) is unused and will be removed from module Tanh_PLAN__1.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module Tanh_PLAN__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:49 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\ROW[0].COL[0].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[0].COL[1].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[0].COL[2].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[1].COL[0].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[1].COL[1].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[1].COL[2].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[2].COL[0].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[2].COL[1].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[2].COL[2].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:02:07 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:02:08 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name           | RTL Object      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\ROW[0].COL[0].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[0].COL[1].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[0].COL[2].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[1].COL[0].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[1].COL[1].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[1].COL[2].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[2].COL[0].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[2].COL[1].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[2].COL[2].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[0].COL[0].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[0].COL[1].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[0].COL[2].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[1].COL[0].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[1].COL[1].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[1].COL[2].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[2].COL[0].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[2].COL[1].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[2].COL[2].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[0].COL[0].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[0].COL[1].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[0].COL[2].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[1].COL[0].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[1].COL[1].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[1].COL[2].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[2].COL[0].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[2].COL[1].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
|\ROW[2].COL[2].block  | regfile/ram_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 1               | 
+----------------------+-----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:02:26 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[0].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[1].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[0].COL[1].tile/ROW[2].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[0].COL[2].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[0].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Bit_Serial_v1_0_S00_AXI_inst/top/top/ROW[1].COL[0].tile/ROW[1].COL[1].block/regfile/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_0 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_1 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_2 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_3 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_4 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_5 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_6 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_7 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_8 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_9 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_10 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_11 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_12 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_13 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_14 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[0].blocki_15 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_181 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_182 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_183 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_184 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_185 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_186 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_187 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_188 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_189 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_190 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_191 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_192 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_193 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_194 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_195 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[1].blocki_196 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_361 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_362 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_363 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_364 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_365 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_366 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_367 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_368 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_369 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_370 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_371 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_372 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_373 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_374 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_375 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[0].COL[2].blocki_376 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_541 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_542 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_543 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_544 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_545 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_546 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_547 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_548 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_549 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_550 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_551 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_552 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_553 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_554 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_555 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[0].blocki_556 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_717 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_718 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_719 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_720 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_721 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_722 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_723 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_724 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_725 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_726 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_727 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_728 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_729 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_730 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_731 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[1].blocki_732 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_893 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_894 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_895 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_896 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_897 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_898 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_899 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_900 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_901 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_902 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_903 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_904 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_905 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_906 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_907 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[1].COL[2].blocki_908 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[2].COL[0].blocki_1069 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[2].COL[0].blocki_1070 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[2].COL[0].blocki_1071 ' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance '\ROW[2].COL[0].blocki_1072 ' to logic
INFO: [Common 17-14] Message 'Synth 8-5799' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:02:35 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:02:35 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:02:39 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:02:40 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:02:41 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:02:42 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |  1176|
|2     |LUT1     |  2753|
|3     |LUT2     |  4634|
|4     |LUT3     |  3891|
|5     |LUT4     |  3668|
|6     |LUT5     |  3527|
|7     |LUT6     | 12692|
|8     |MUXF7    |   644|
|9     |MUXF8    |   144|
|10    |RAMB18E2 |    36|
|11    |FDRE     |  5657|
|12    |FDSE     |    69|
|13    |LD       |  6840|
|14    |LDP      |   576|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:02:42 . Memory (MB): peak = 3710.523 ; gain = 1230.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2304 critical warnings and 275 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:02:15 . Memory (MB): peak = 3710.523 ; gain = 632.730
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:02:44 . Memory (MB): peak = 3710.523 ; gain = 1230.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.872 . Memory (MB): peak = 3710.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9380 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3809.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7416 instances were transformed.
  LD => LDCE: 6840 instances
  LDP => LDPE: 576 instances

Synth Design complete, checksum: ed2858f4
INFO: [Common 17-83] Releasing license: Synthesis
333 Infos, 257 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:03:22 . Memory (MB): peak = 3809.211 ; gain = 2733.027
INFO: [Common 17-1381] The checkpoint 'C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/config_mpsoc_mySPAR_v1_0_0_synth_1/config_mpsoc_mySPAR_v1_0_0.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3809.211 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 747 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/config_mpsoc_mySPAR_v1_0_0_synth_1/config_mpsoc_mySPAR_v1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file config_mpsoc_mySPAR_v1_0_0_utilization_synth.rpt -pb config_mpsoc_mySPAR_v1_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3809.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Aug 23 23:11:05 2023...
