
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -6689.47

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -16.96

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -16.96

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_rd_a4[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_rd_a5[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ core.CPU_rd_a4[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.40    0.40 v core.CPU_rd_a4[1]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_rd_a4[1] (net)
                  0.02    0.00    0.40 v core.CPU_rd_a5[1]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.40   data arrival time

                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.76    0.76   clock uncertainty
                          0.00    0.76   clock reconvergence pessimism
                                  0.76 ^ core.CPU_rd_a5[1]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.05    0.82   library hold time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                 -0.42   slack (VIOLATED)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][7]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   256    1.10   10.10    7.39    7.39 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                 10.10    0.05    7.43 ^ _08000_/A (sky130_fd_sc_hd__inv_1)
   283    1.10    0.00   17.51   24.94 v _08000_/Y (sky130_fd_sc_hd__inv_1)
                                         _02630_ (net)
                  0.00    0.05   24.99 v _08623_/C1 (sky130_fd_sc_hd__o211ai_1)
    15    0.08    1.66    0.68   25.67 ^ _08623_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _03221_ (net)
                  1.66    0.01   25.69 ^ _09051_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.29    0.23   25.92 v _09051_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00701_ (net)
                  0.29    0.00   25.92 v core.CPU_Xreg_value_a4[14][7]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 25.92   data arrival time

                  0.48    9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock network delay (ideal)
                         -0.48    9.07   clock uncertainty
                          0.00    9.07   clock reconvergence pessimism
                                  9.07 ^ core.CPU_Xreg_value_a4[14][7]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.12    8.96   library setup time
                                  8.96   data required time
-----------------------------------------------------------------------------
                                  8.96   data required time
                                -25.92   data arrival time
-----------------------------------------------------------------------------
                                -16.96   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][7]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.48    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.48    0.00    0.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   256    1.10   10.10    7.39    7.39 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                 10.10    0.05    7.43 ^ _08000_/A (sky130_fd_sc_hd__inv_1)
   283    1.10    0.00   17.51   24.94 v _08000_/Y (sky130_fd_sc_hd__inv_1)
                                         _02630_ (net)
                  0.00    0.05   24.99 v _08623_/C1 (sky130_fd_sc_hd__o211ai_1)
    15    0.08    1.66    0.68   25.67 ^ _08623_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _03221_ (net)
                  1.66    0.01   25.69 ^ _09051_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.29    0.23   25.92 v _09051_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00701_ (net)
                  0.29    0.00   25.92 v core.CPU_Xreg_value_a4[14][7]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 25.92   data arrival time

                  0.48    9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock network delay (ideal)
                         -0.48    9.07   clock uncertainty
                          0.00    9.07   clock reconvergence pessimism
                                  9.07 ^ core.CPU_Xreg_value_a4[14][7]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.12    8.96   library setup time
                                  8.96   data required time
-----------------------------------------------------------------------------
                                  8.96   data required time
                                -25.92   data arrival time
-----------------------------------------------------------------------------
                                -16.96   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.86e-03   8.29e-04   1.03e-08   6.69e-03  62.3%
Combinational          1.09e-03   2.97e-03   8.24e-09   4.05e-03  37.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.94e-03   3.80e-03   1.86e-08   1.07e-02 100.0%
                          64.6%      35.4%       0.0%
