<use f='llvm/llvm/include/llvm/Target/TargetOptions.h' l='125' u='w' c='_ZN4llvm13TargetOptionsC1Ev'/>
<dec f='llvm/llvm/include/llvm/Target/TargetOptions.h' l='170' type='unsigned int'/>
<offset>66</offset>
<doc f='llvm/llvm/include/llvm/Target/TargetOptions.h' l='166'>/// NoNaNsFPMath - This flag is enabled when the
    /// -enable-no-nans-fp-math flag is specified on the command line. When
    /// this flag is off (the default), the code generator is not allowed to
    /// assume the FP arithmetic arguments and results are never NaNs.</doc>
<use f='llvm/clang/lib/CodeGen/BackendUtil.cpp' l='513' u='w' c='_ZL17initTargetOptionsRN5clang17DiagnosticsEngineERN4llvm13TargetOptionsERKNS_14CodeGenOptionsERKNS_13TargetOptionsERKNS_11LangOptionsERKNS_19HeaderSearchOptionsE'/>
<use f='llvm/llvm/lib/CodeGen/CommandFlags.cpp' l='524' u='w' c='_ZN4llvm7codegen33InitTargetOptionsFromCodeGenFlagsERKNS_6TripleE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='484' u='r' c='_ZN4llvm15isKnownNeverNaNENS_8RegisterERKNS_19MachineRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13195' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner9visitFADDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13366' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner9visitFSUBEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='4092' u='r' c='_ZNK4llvm12SelectionDAG15isKnownNeverNaNENS_7SDValueEbj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='2072' u='r' c='_ZN4llvm19SelectionDAGBuilder28EmitBranchForMergedConditionEPKNS_5ValueEPNS_17MachineBasicBlockES5_S5_S5_NS_17BranchProbabilityES6_b'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='3129' u='r' c='_ZN4llvm19SelectionDAGBuilder9visitFCmpERKNS_4UserE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='10319' u='r' c='_ZNK4llvm21AArch64TargetLowering11LowerVSETCCENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc' l='212523' u='r' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc' l='212529' u='r' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='503' u='r' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel10isNoNanSrcEN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='720' u='r' c='_ZN4llvm13ARMAsmPrinter14emitAttributesEv'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='30151' u='r' c='_ZNK4llvm16MipsDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='30152' u='r' c='_ZNK4llvm16MipsDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='30153' u='r' c='_ZNK4llvm16MipsDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='30161' u='r' c='_ZNK4llvm16MipsDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='30162' u='r' c='_ZNK4llvm16MipsDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='30163' u='r' c='_ZNK4llvm16MipsDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='30164' u='r' c='_ZNK4llvm16MipsDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='30165' u='r' c='_ZNK4llvm16MipsDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='30168' u='r' c='_ZNK4llvm16MipsDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='30169' u='r' c='_ZNK4llvm16MipsDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='30170' u='r' c='_ZNK4llvm16MipsDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenDAGISel.inc' l='30171' u='r' c='_ZNK4llvm16MipsDAGToDAGISel21CheckPatternPredicateEj'/>
<use f='llvm/build/lib/Target/Mips/MipsGenFastISel.inc' l='318' u='r' c='_ZN12_GLOBAL__N_112MipsFastISel27fastEmit_ISD_FABS_MVT_f32_rEN4llvm3MVTEjb'/>
<use f='llvm/build/lib/Target/Mips/MipsGenFastISel.inc' l='321' u='r' c='_ZN12_GLOBAL__N_112MipsFastISel27fastEmit_ISD_FABS_MVT_f32_rEN4llvm3MVTEjb'/>
<use f='llvm/build/lib/Target/Mips/MipsGenFastISel.inc' l='336' u='r' c='_ZN12_GLOBAL__N_112MipsFastISel27fastEmit_ISD_FABS_MVT_f64_rEN4llvm3MVTEjb'/>
<use f='llvm/build/lib/Target/Mips/MipsGenFastISel.inc' l='339' u='r' c='_ZN12_GLOBAL__N_112MipsFastISel27fastEmit_ISD_FABS_MVT_f64_rEN4llvm3MVTEjb'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='362' u='r' c='_ZN4llvm18MipsTargetLoweringC1ERKNS_17MipsTargetMachineERKNS_13MipsSubtargetE'/>
<use f='llvm/build/lib/Target/Mips/MipsGenGlobalISel.inc' l='133' u='r' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector30computeAvailableModuleFeaturesEPKN4llvm13MipsSubtargetE'/>
<use f='llvm/build/lib/Target/Mips/MipsGenGlobalISel.inc' l='135' u='r' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector30computeAvailableModuleFeaturesEPKN4llvm13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='7407' u='r' c='_ZNK4llvm17PPCTargetLowering14LowerSELECT_CCENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/TargetMachine.cpp' l='64' u='w' c='_ZNK4llvm13TargetMachine18resetTargetOptionsERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='46818' u='r' c='_ZL15combineFMinFMaxPN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='46855' u='r' c='_ZL21combineFMinNumFMaxNumPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
