\hypertarget{liftoff-assembler-riscv64-inl_8h}{}\doxysection{liftoff-\/assembler-\/riscv64-\/inl.h File Reference}
\label{liftoff-assembler-riscv64-inl_8h}\index{liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}}
{\ttfamily \#include \char`\"{}src/codegen/interface-\/descriptors-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/heap/mutable-\/page-\/metadata.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/liftoff-\/assembler.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/baseline/riscv/liftoff-\/assembler-\/riscv-\/inl.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}src/wasm/wasm-\/objects.\+h\char`\"{}}\newline
Include dependency graph for liftoff-\/assembler-\/riscv64-\/inl.h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{liftoff-assembler-riscv64-inl_8h__incl}
\end{center}
\end{figure}
\doxysubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
 \mbox{\hyperlink{namespacev8}{v8}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal}{v8\+::internal}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm}{v8\+::internal\+::wasm}}
\item 
 \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff}{v8\+::internal\+::wasm\+::liftoff}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}}~lasm-\/$>$
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv64-inl_8h_a2eb1a3e9ef17e72648b84ee1d533c572}{ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+COMPARE\+\_\+\+EXCHANGE\+\_\+\+INTEGER}}(load\+\_\+linked,  store\+\_\+conditional)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv64-inl_8h_a491de43fd28e7c8446c82fcb10470ceb}{ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+COMPARE\+\_\+\+EXCHANGE\+\_\+\+INTEGER\+\_\+\+EXT}}( load\+\_\+linked,  store\+\_\+conditional,  \mbox{\hyperlink{flag-definitions_8h_a3df0b28b666e942ffb9d7d04acdb9715}{size}},  aligned)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv64-inl_8h_ab81899758b78855c4e1d526e10887bc8}{I32\+\_\+\+BINOP}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv64-inl_8h_ac46128e54af34f703385602cad4b58ef}{I32\+\_\+\+BINOP\+\_\+I}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv64-inl_8h_af3413e2587fb14a3d29f1d4bfe7115a5}{I32\+\_\+\+SHIFTOP}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv64-inl_8h_a49e7753456607be6ec0c335139987e79}{I32\+\_\+\+SHIFTOP\+\_\+I}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv64-inl_8h_a8962deb79e8d43a1f44957c7c0a9c43e}{I64\+\_\+\+BINOP}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv64-inl_8h_a9b43ec74a0ef9cc045a58edf1c39edb8}{I64\+\_\+\+BINOP\+\_\+I}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv64-inl_8h_aaeb6b0739157217fd2ef05cd1156a211}{I64\+\_\+\+SHIFTOP}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\item 
\#define \mbox{\hyperlink{liftoff-assembler-riscv64-inl_8h_a26a6c8da454e9bd87f45f11342215cb2}{FP\+\_\+\+UNOP\+\_\+\+RETURN\+\_\+\+TRUE}}(\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  instruction)
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277e}{v8\+::internal\+::wasm\+::liftoff\+::\+Binop}} \{ \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea37e52f612fe81cc58c72e188124c2190}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd6e775b9572f54d1e82328fb3a3b09b}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ead49c8948def3b37aaf5a7c3fc081de1f}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eae3501f02ee72e8078dabc8677753f304}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea69763cce438a909e938edee015ee364c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eacd0fc60007ca9aa9f7f33fae0b8c8945}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaa9130c0c8cfb5cbb3b70c98f89d3d96c}{v8\+::internal\+::wasm\+::liftoff\+::k\+Add}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eaf66ca3c8e49231635fce6e56fadbc791}{v8\+::internal\+::wasm\+::liftoff\+::k\+Sub}}
, \newline
\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5c61096a81b3e5cbbde4f43b14c8f0d9}{v8\+::internal\+::wasm\+::liftoff\+::k\+And}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277ea5b7e85783b7acdff953371531833aac4}{v8\+::internal\+::wasm\+::liftoff\+::k\+Or}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eac045af4c7aaf252049c84e9c06019d6e}{v8\+::internal\+::wasm\+::liftoff\+::k\+Xor}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a4fd3bfb27ef3617bfd107cfce21b277eafeaa77e6998611091c58d3df29fc880a}{v8\+::internal\+::wasm\+::liftoff\+::k\+Exchange}}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
Mem\+Operand \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a132e256316e090d0467a0b20e1d0c564}{v8\+::internal\+::wasm\+::liftoff\+::\+Get\+Mem\+Op}} (Liftoff\+Assembler $\ast$assm, Register addr, Register \mbox{\hyperlink{liftoff-compiler_8cc_aed7ea92f45bd273dde380a45ddced592}{offset}}, uintptr\+\_\+t offset\+\_\+imm, bool i64\+\_\+offset=\mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}, unsigned shift\+\_\+amount=0)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a9018548cdd5413f67ffc37b2f3f4bbd4}{v8\+::internal\+::wasm\+::liftoff\+::\+Load}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register dst, Mem\+Operand src, Value\+Kind \mbox{\hyperlink{random-module-generation_8cc_a711aad1a9dc45ea13da448b73eb0d4ce}{kind}})
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a5b4ec0e2d6878faae66b90a7177d5f1d}{v8\+::internal\+::wasm\+::liftoff\+::\+Store}} (Liftoff\+Assembler $\ast$assm, Register \mbox{\hyperlink{instruction-selector-x64_8cc_a7971003206f2f3d97ca8b90452bc2d92}{base}}, int32\+\_\+t \mbox{\hyperlink{liftoff-compiler_8cc_aed7ea92f45bd273dde380a45ddced592}{offset}}, Liftoff\+Register src, Value\+Kind \mbox{\hyperlink{random-module-generation_8cc_a711aad1a9dc45ea13da448b73eb0d4ce}{kind}})
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_afcc56f7c6198a2afabbe0d866a9fffa4}{v8\+::internal\+::wasm\+::liftoff\+::push}} (Liftoff\+Assembler $\ast$assm, Liftoff\+Register \mbox{\hyperlink{liftoff-compiler_8cc_a0b22b2be5dbaab38c23b09bdd78d7c43}{reg}}, Value\+Kind \mbox{\hyperlink{random-module-generation_8cc_a711aad1a9dc45ea13da448b73eb0d4ce}{kind}})
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a379b5be3b0c5d9dac2cc654d817b9d08}{v8\+::internal\+::wasm\+::liftoff\+::\+Store\+To\+Memory}} (Liftoff\+Assembler $\ast$assm, Mem\+Operand dst, const Liftoff\+Assembler\+::\+Var\+State \&src)
\item 
Register \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a11dd34c442c3e5ab7eb819fa55975642}{v8\+::internal\+::wasm\+::liftoff\+::\+Calculate\+Actual\+Address}} (Liftoff\+Assembler $\ast$lasm, Use\+Scratch\+Register\+Scope \&temps, Register addr\+\_\+reg, Register offset\+\_\+reg, uintptr\+\_\+t offset\+\_\+imm)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_1_1liftoff_a1749754b32e6d79b2ebac63e7cac94c7}{v8\+::internal\+::wasm\+::liftoff\+::\+Atomic\+Binop}} (Liftoff\+Assembler $\ast$lasm, Register dst\+\_\+addr, Register offset\+\_\+reg, uintptr\+\_\+t offset\+\_\+imm, Liftoff\+Register \mbox{\hyperlink{instance-type-generator_8cc_ac4f474c82e82cbb89ca7c36dd52be0ed}{value}}, Liftoff\+Register \mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}, Store\+Type \mbox{\hyperlink{random-module-generation_8cc_a916393eb4f9fcc06a8cdfe791dfb1ed8}{type}}, Binop op)
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{liftoff-assembler-riscv64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}\label{liftoff-assembler-riscv64-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}} 
\index{liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}!\_\_@{\_\_}}
\index{\_\_@{\_\_}!liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{\_\_}{\_\_}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+~lasm-\/$>$}

\mbox{\Hypertarget{liftoff-assembler-riscv64-inl_8h_a2eb1a3e9ef17e72648b84ee1d533c572}\label{liftoff-assembler-riscv64-inl_8h_a2eb1a3e9ef17e72648b84ee1d533c572}} 
\index{liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}!ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER@{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER}}
\index{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER@{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER}!liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER}{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER}}
{\footnotesize\ttfamily \#define ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+COMPARE\+\_\+\+EXCHANGE\+\_\+\+INTEGER(\begin{DoxyParamCaption}\item[{}]{load\+\_\+linked,  }\item[{}]{store\+\_\+conditional }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{do} \{                                                              \(\backslash\)}
\DoxyCodeLine{    Label compareExchange;                                          \(\backslash\)}
\DoxyCodeLine{    Label exit;                                                     \(\backslash\)}
\DoxyCodeLine{    sync();                                                         \(\backslash\)}
\DoxyCodeLine{    bind(\&compareExchange);                                         \(\backslash\)}
\DoxyCodeLine{    load\_linked(\mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp(), \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                 \(\backslash\)}
\DoxyCodeLine{    BranchShort(\&exit, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}}, expected.gp(), Operand(\mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp()));    \(\backslash\)}
\DoxyCodeLine{    mv(temp2, new\_value.gp());                                      \(\backslash\)}
\DoxyCodeLine{    store\_conditional(temp2, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                 \(\backslash\)}
\DoxyCodeLine{    BranchShort(\&compareExchange, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}}, temp2, Operand(zero\_reg));    \(\backslash\)}
\DoxyCodeLine{    bind(\&exit);                                                    \(\backslash\)}
\DoxyCodeLine{    sync();                                                         \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-riscv64-inl_8h_a491de43fd28e7c8446c82fcb10470ceb}\label{liftoff-assembler-riscv64-inl_8h_a491de43fd28e7c8446c82fcb10470ceb}} 
\index{liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}!ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER\_EXT@{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER\_EXT}}
\index{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER\_EXT@{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER\_EXT}!liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER\_EXT}{ASSEMBLE\_ATOMIC\_COMPARE\_EXCHANGE\_INTEGER\_EXT}}
{\footnotesize\ttfamily \#define ASSEMBLE\+\_\+\+ATOMIC\+\_\+\+COMPARE\+\_\+\+EXCHANGE\+\_\+\+INTEGER\+\_\+\+EXT(\begin{DoxyParamCaption}\item[{}]{load\+\_\+linked,  }\item[{}]{store\+\_\+conditional,  }\item[{}]{\mbox{\hyperlink{flag-definitions_8h_a3df0b28b666e942ffb9d7d04acdb9715}{size}},  }\item[{}]{aligned }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordflow}{do} \{                                                           \(\backslash\)}
\DoxyCodeLine{    Label compareExchange;                                       \(\backslash\)}
\DoxyCodeLine{    Label exit;                                                  \(\backslash\)}
\DoxyCodeLine{    andi(temp1, temp0, aligned);                                 \(\backslash\)}
\DoxyCodeLine{    Sub64(temp0, temp0, Operand(temp1));                         \(\backslash\)}
\DoxyCodeLine{    Sll32(temp1, temp1, 3);                                      \(\backslash\)}
\DoxyCodeLine{    sync();                                                      \(\backslash\)}
\DoxyCodeLine{    bind(\&compareExchange);                                      \(\backslash\)}
\DoxyCodeLine{    load\_linked(temp2, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));                    \(\backslash\)}
\DoxyCodeLine{    ExtractBits(\mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp(), temp2, temp1, \mbox{\hyperlink{setup-heap-internal_8cc_a439227feff9d7f55384e8780cfc2eb82}{size}}, \textcolor{keyword}{false});         \(\backslash\)}
\DoxyCodeLine{    ExtractBits(temp2, expected.gp(), zero\_reg, \mbox{\hyperlink{setup-heap-internal_8cc_a439227feff9d7f55384e8780cfc2eb82}{size}}, \textcolor{keyword}{false});    \(\backslash\)}
\DoxyCodeLine{    BranchShort(\&exit, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}}, temp2, Operand(\mbox{\hyperlink{jump-threading_8cc_a41f8c58d2c01bf65b8ee199c3f87fc80}{result}}.gp()));         \(\backslash\)}
\DoxyCodeLine{    InsertBits(temp2, new\_value.gp(), temp1, \mbox{\hyperlink{setup-heap-internal_8cc_a439227feff9d7f55384e8780cfc2eb82}{size}});              \(\backslash\)}
\DoxyCodeLine{    store\_conditional(temp2, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(temp0, 0));              \(\backslash\)}
\DoxyCodeLine{    BranchShort(\&compareExchange, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a8a814088d15799a0fa2bac29d01a1ea7}{ne}}, temp2, Operand(zero\_reg)); \(\backslash\)}
\DoxyCodeLine{    bind(\&exit);                                                 \(\backslash\)}
\DoxyCodeLine{    sync();                                                      \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-riscv64-inl_8h_a26a6c8da454e9bd87f45f11342215cb2}\label{liftoff-assembler-riscv64-inl_8h_a26a6c8da454e9bd87f45f11342215cb2}} 
\index{liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}!FP\_UNOP\_RETURN\_TRUE@{FP\_UNOP\_RETURN\_TRUE}}
\index{FP\_UNOP\_RETURN\_TRUE@{FP\_UNOP\_RETURN\_TRUE}!liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{FP\_UNOP\_RETURN\_TRUE}{FP\_UNOP\_RETURN\_TRUE}}
{\footnotesize\ttfamily \#define FP\+\_\+\+UNOP\+\_\+\+RETURN\+\_\+\+TRUE(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{bool} LiftoffAssembler::emit\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}(\mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} dst, \mbox{\hyperlink{namespacev8_1_1internal_a1c5661c973602b649955ae8c21dca0c5}{DoubleRegister}} src) \{ \(\backslash\)}
\DoxyCodeLine{    instruction(dst, src, \mbox{\hyperlink{namespacev8_1_1internal_a3872092483d11583a20d7a89b5df8eed}{kScratchDoubleReg}});                                  \(\backslash\)}
\DoxyCodeLine{    return \textcolor{keyword}{true};                                                               \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-riscv64-inl_8h_ab81899758b78855c4e1d526e10887bc8}\label{liftoff-assembler-riscv64-inl_8h_ab81899758b78855c4e1d526e10887bc8}} 
\index{liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}!I32\_BINOP@{I32\_BINOP}}
\index{I32\_BINOP@{I32\_BINOP}!liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I32\_BINOP}{I32\_BINOP}}
{\footnotesize\ttfamily \#define I32\+\_\+\+BINOP(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i32\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} lhs, \(\backslash\)}
\DoxyCodeLine{                                         \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} rhs) \{             \(\backslash\)}
\DoxyCodeLine{    instruction(dst, lhs, rhs);                                      \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-riscv64-inl_8h_ac46128e54af34f703385602cad4b58ef}\label{liftoff-assembler-riscv64-inl_8h_ac46128e54af34f703385602cad4b58ef}} 
\index{liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}!I32\_BINOP\_I@{I32\_BINOP\_I}}
\index{I32\_BINOP\_I@{I32\_BINOP\_I}!liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I32\_BINOP\_I}{I32\_BINOP\_I}}
{\footnotesize\ttfamily \#define I32\+\_\+\+BINOP\+\_\+I(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i32\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}\#\#\mbox{\hyperlink{namespacev8_1_1internal}{i}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} lhs, \(\backslash\)}
\DoxyCodeLine{                                            \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} imm) \{              \(\backslash\)}
\DoxyCodeLine{    instruction(dst, lhs, Operand(imm));                                \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-riscv64-inl_8h_af3413e2587fb14a3d29f1d4bfe7115a5}\label{liftoff-assembler-riscv64-inl_8h_af3413e2587fb14a3d29f1d4bfe7115a5}} 
\index{liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}!I32\_SHIFTOP@{I32\_SHIFTOP}}
\index{I32\_SHIFTOP@{I32\_SHIFTOP}!liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I32\_SHIFTOP}{I32\_SHIFTOP}}
{\footnotesize\ttfamily \#define I32\+\_\+\+SHIFTOP(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i32\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} src, \(\backslash\)}
\DoxyCodeLine{                                         \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} amount) \{          \(\backslash\)}
\DoxyCodeLine{    instruction(dst, src, amount);                                   \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-riscv64-inl_8h_a49e7753456607be6ec0c335139987e79}\label{liftoff-assembler-riscv64-inl_8h_a49e7753456607be6ec0c335139987e79}} 
\index{liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}!I32\_SHIFTOP\_I@{I32\_SHIFTOP\_I}}
\index{I32\_SHIFTOP\_I@{I32\_SHIFTOP\_I}!liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I32\_SHIFTOP\_I}{I32\_SHIFTOP\_I}}
{\footnotesize\ttfamily \#define I32\+\_\+\+SHIFTOP\+\_\+I(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i32\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}\#\#\mbox{\hyperlink{namespacev8_1_1internal}{i}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} dst, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} src, \(\backslash\)}
\DoxyCodeLine{                                            \textcolor{keywordtype}{int} amount) \{               \(\backslash\)}
\DoxyCodeLine{    instruction(dst, src, amount \& 31);                                 \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-riscv64-inl_8h_a8962deb79e8d43a1f44957c7c0a9c43e}\label{liftoff-assembler-riscv64-inl_8h_a8962deb79e8d43a1f44957c7c0a9c43e}} 
\index{liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}!I64\_BINOP@{I64\_BINOP}}
\index{I64\_BINOP@{I64\_BINOP}!liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I64\_BINOP}{I64\_BINOP}}
{\footnotesize\ttfamily \#define I64\+\_\+\+BINOP(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i64\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}(                              \(\backslash\)}
\DoxyCodeLine{      LiftoffRegister dst, LiftoffRegister lhs, LiftoffRegister rhs) \{ \(\backslash\)}
\DoxyCodeLine{    instruction(dst.gp(), lhs.gp(), rhs.gp());                         \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-riscv64-inl_8h_a9b43ec74a0ef9cc045a58edf1c39edb8}\label{liftoff-assembler-riscv64-inl_8h_a9b43ec74a0ef9cc045a58edf1c39edb8}} 
\index{liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}!I64\_BINOP\_I@{I64\_BINOP\_I}}
\index{I64\_BINOP\_I@{I64\_BINOP\_I}!liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I64\_BINOP\_I}{I64\_BINOP\_I}}
{\footnotesize\ttfamily \#define I64\+\_\+\+BINOP\+\_\+I(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i64\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}\#\#\mbox{\hyperlink{namespacev8_1_1internal}{i}}(                   \(\backslash\)}
\DoxyCodeLine{      LiftoffRegister dst, LiftoffRegister lhs, \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} imm) \{ \(\backslash\)}
\DoxyCodeLine{    instruction(dst.gp(), lhs.gp(), Operand(imm));             \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
\mbox{\Hypertarget{liftoff-assembler-riscv64-inl_8h_aaeb6b0739157217fd2ef05cd1156a211}\label{liftoff-assembler-riscv64-inl_8h_aaeb6b0739157217fd2ef05cd1156a211}} 
\index{liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}!I64\_SHIFTOP@{I64\_SHIFTOP}}
\index{I64\_SHIFTOP@{I64\_SHIFTOP}!liftoff-\/assembler-\/riscv64-\/inl.h@{liftoff-\/assembler-\/riscv64-\/inl.h}}
\doxysubsubsection{\texorpdfstring{I64\_SHIFTOP}{I64\_SHIFTOP}}
{\footnotesize\ttfamily \#define I64\+\_\+\+SHIFTOP(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{torque-parser_8cc_a8cf8d62de950c828d4a2c2c5c7a753b9}{name}},  }\item[{}]{instruction }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{  \textcolor{keywordtype}{void} LiftoffAssembler::emit\_i64\_\#\#\mbox{\hyperlink{api_8cc_a0b79990e09c5971befdb526ccfb8deed}{name}}(                          \(\backslash\)}
\DoxyCodeLine{      LiftoffRegister dst, LiftoffRegister src, \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} amount) \{ \(\backslash\)}
\DoxyCodeLine{    instruction(dst.gp(), src.gp(), amount);                       \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}
