// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

/*
 * This file is autogenerated by cml-utils.
 * Commit ID: f1b38e839b42d83765b4c4f9a06b01df0fc4ea18 (dirty)
 */

#ifndef _LAN966X_MESA_REGS_H_
#define _LAN966X_MESA_REGS_H_

#include <linux/bitops.h>

#define LAN966x_BUILD_ID 1579083018

enum lan966x_target {
	TARGET_AFI = 0,
	TARGET_ANA = 1,
	TARGET_DEV = 2,
	TARGET_GCB = 10,
	TARGET_MEP = 12,
	TARGET_ORG = 13,
	TARGET_PTP = 14,
	TARGET_QS = 15,
	TARGET_QSYS = 16,
	TARGET_REW = 17,
	TARGET_SYS = 19,
	TARGET_VCAP = 20,
	NUM_TARGET = 23,
};

/*      AFI:MISC:MISC_CTRL */
#define AFI_MISC_CTRL             TARGET_AFI,0,1,3664,0,1,32,0,0,1,4

#define AFI_MISC_CTRL_AFI_ENA(x)                 ((x) & GENMASK(0, 0))
#define AFI_MISC_CTRL_AFI_ENA_M                  GENMASK(0, 0)
#define AFI_MISC_CTRL_AFI_ENA_X(x)               ((x) & GENMASK(0, 0))

/*      AFI:MISC:NEW_FRM_CTRL */
#define AFI_NEW_FRM_CTRL          TARGET_AFI,0,1,3664,0,1,32,4,0,1,4

#define AFI_NEW_FRM_CTRL_VLD(x)                  ((x) & GENMASK(0, 0))
#define AFI_NEW_FRM_CTRL_VLD_M                   GENMASK(0, 0)
#define AFI_NEW_FRM_CTRL_VLD_X(x)                ((x) & GENMASK(0, 0))

/*      AFI:MISC:NEW_FRM_INFO */
#define AFI_NEW_FRM_INFO          TARGET_AFI,0,1,3664,0,1,32,8,0,1,4

#define AFI_NEW_FRM_INFO_FRM_INFO(x)             ((x) & GENMASK(16, 0))
#define AFI_NEW_FRM_INFO_FRM_INFO_M              GENMASK(16, 0)
#define AFI_NEW_FRM_INFO_FRM_INFO_X(x)           ((x) & GENMASK(16, 0))

/*      AFI:FRM_TBL:FRM_NXT_AND_TYPE */
#define AFI_FRM_NXT_AND_TYPE(g)   TARGET_AFI,0,1,2048,g,64,16,0,0,1,4

#define AFI_FRM_NXT_AND_TYPE_NEXT_PTR(x)         ((x) & GENMASK(5, 0))
#define AFI_FRM_NXT_AND_TYPE_NEXT_PTR_M          GENMASK(5, 0)
#define AFI_FRM_NXT_AND_TYPE_NEXT_PTR_X(x)       ((x) & GENMASK(5, 0))

#define AFI_FRM_NXT_AND_TYPE_ENTRY_TYPE(x)       (((x) << 16) & GENMASK(16, 16))
#define AFI_FRM_NXT_AND_TYPE_ENTRY_TYPE_M        GENMASK(16, 16)
#define AFI_FRM_NXT_AND_TYPE_ENTRY_TYPE_X(x)     (((x) & GENMASK(16, 16)) >> 16)

/*      AFI:FRM_TBL:FRM_ENTRY_PART0 */
#define AFI_FRM_ENTRY_PART0(g)    TARGET_AFI,0,1,2048,g,64,16,4,0,1,4

#define AFI_FRM_ENTRY_PART0_PART0(x)             ((x) & GENMASK(29, 0))
#define AFI_FRM_ENTRY_PART0_PART0_M              GENMASK(29, 0)
#define AFI_FRM_ENTRY_PART0_PART0_X(x)           ((x) & GENMASK(29, 0))

/*      AFI:FRM_TBL:FRM_ENTRY_PART1 */
#define AFI_FRM_ENTRY_PART1(g)    TARGET_AFI,0,1,2048,g,64,16,8,0,1,4

#define AFI_FRM_ENTRY_PART1_PART1(x)             ((x) & GENMASK(5, 0))
#define AFI_FRM_ENTRY_PART1_PART1_M              GENMASK(5, 0)
#define AFI_FRM_ENTRY_PART1_PART1_X(x)           ((x) & GENMASK(5, 0))

/*      AFI:TTI_TBL:TTI_PORT_QU */
#define AFI_TTI_PORT_QU(g)        TARGET_AFI,0,1,0,g,64,32,0,0,1,4

#define AFI_TTI_PORT_QU_PORT_NUM(x)              ((x) & GENMASK(3, 0))
#define AFI_TTI_PORT_QU_PORT_NUM_M               GENMASK(3, 0)
#define AFI_TTI_PORT_QU_PORT_NUM_X(x)            ((x) & GENMASK(3, 0))

#define AFI_TTI_PORT_QU_QU_NUM(x)                (((x) << 8) & GENMASK(17, 8))
#define AFI_TTI_PORT_QU_QU_NUM_M                 GENMASK(17, 8)
#define AFI_TTI_PORT_QU_QU_NUM_X(x)              (((x) & GENMASK(17, 8)) >> 8)

/*      AFI:TTI_TBL:TTI_TIMER */
#define AFI_TTI_TIMER(g)          TARGET_AFI,0,1,0,g,64,32,4,0,1,4

#define AFI_TTI_TIMER_TICK_IDX(x)                ((x) & GENMASK(2, 0))
#define AFI_TTI_TIMER_TICK_IDX_M                 GENMASK(2, 0)
#define AFI_TTI_TIMER_TICK_IDX_X(x)              ((x) & GENMASK(2, 0))

#define AFI_TTI_TIMER_JITTER(x)                  (((x) << 4) & GENMASK(5, 4))
#define AFI_TTI_TIMER_JITTER_M                   GENMASK(5, 4)
#define AFI_TTI_TIMER_JITTER_X(x)                (((x) & GENMASK(5, 4)) >> 4)

#define AFI_TTI_TIMER_TIMER_ENA(x)               (((x) << 6) & GENMASK(6, 6))
#define AFI_TTI_TIMER_TIMER_ENA_M                GENMASK(6, 6)
#define AFI_TTI_TIMER_TIMER_ENA_X(x)             (((x) & GENMASK(6, 6)) >> 6)

#define AFI_TTI_TIMER_TIMER_LEN(x)               (((x) << 16) & GENMASK(24, 16))
#define AFI_TTI_TIMER_TIMER_LEN_M                GENMASK(24, 16)
#define AFI_TTI_TIMER_TIMER_LEN_X(x)             (((x) & GENMASK(24, 16)) >> 16)

/*      AFI:TTI_TBL:TTI_FRM */
#define AFI_TTI_FRM(g)            TARGET_AFI,0,1,0,g,64,32,8,0,1,4

#define AFI_TTI_FRM_FRM_PTR(x)                   ((x) & GENMASK(5, 0))
#define AFI_TTI_FRM_FRM_PTR_M                    GENMASK(5, 0)
#define AFI_TTI_FRM_FRM_PTR_X(x)                 ((x) & GENMASK(5, 0))

/*      AFI:TTI_TBL:TTI_TICKS */
#define AFI_TTI_TICKS(g)          TARGET_AFI,0,1,0,g,64,32,12,0,1,4

#define AFI_TTI_TICKS_TICK_CNT(x)                ((x) & GENMASK(8, 0))
#define AFI_TTI_TICKS_TICK_CNT_M                 GENMASK(8, 0)
#define AFI_TTI_TICKS_TICK_CNT_X(x)              ((x) & GENMASK(8, 0))

#define AFI_TTI_TICKS_LAST_TICK_ERA(x)           (((x) << 16) & GENMASK(16, 16))
#define AFI_TTI_TICKS_LAST_TICK_ERA_M            GENMASK(16, 16)
#define AFI_TTI_TICKS_LAST_TICK_ERA_X(x)         (((x) & GENMASK(16, 16)) >> 16)

/*      AFI:TTI_TICKS:TTI_TICK_BASE */
#define AFI_TTI_TICK_BASE         TARGET_AFI,0,1,3888,0,1,44,0,0,1,4

#define AFI_TTI_TICK_BASE_BASE_LEN(x)            ((x) & GENMASK(11, 0))
#define AFI_TTI_TICK_BASE_BASE_LEN_M             GENMASK(11, 0)
#define AFI_TTI_TICK_BASE_BASE_LEN_X(x)          ((x) & GENMASK(11, 0))

#define AFI_TTI_TICK_BASE_BASE_CNT(x)            (((x) << 16) & GENMASK(27, 16))
#define AFI_TTI_TICK_BASE_BASE_CNT_M             GENMASK(27, 16)
#define AFI_TTI_TICK_BASE_BASE_CNT_X(x)          (((x) & GENMASK(27, 16)) >> 16)

/*      AFI:TTI_TICKS:TTI_TICK_LEN_0_3 */
#define AFI_TTI_TICK_LEN_0_3      TARGET_AFI,0,1,3888,0,1,44,4,0,1,4

#define AFI_TTI_TICK_LEN_0_3_LEN0(x)             ((x) & GENMASK(7, 0))
#define AFI_TTI_TICK_LEN_0_3_LEN0_M              GENMASK(7, 0)
#define AFI_TTI_TICK_LEN_0_3_LEN0_X(x)           ((x) & GENMASK(7, 0))

#define AFI_TTI_TICK_LEN_0_3_LEN1(x)             (((x) << 8) & GENMASK(15, 8))
#define AFI_TTI_TICK_LEN_0_3_LEN1_M              GENMASK(15, 8)
#define AFI_TTI_TICK_LEN_0_3_LEN1_X(x)           (((x) & GENMASK(15, 8)) >> 8)

#define AFI_TTI_TICK_LEN_0_3_LEN2(x)             (((x) << 16) & GENMASK(23, 16))
#define AFI_TTI_TICK_LEN_0_3_LEN2_M              GENMASK(23, 16)
#define AFI_TTI_TICK_LEN_0_3_LEN2_X(x)           (((x) & GENMASK(23, 16)) >> 16)

#define AFI_TTI_TICK_LEN_0_3_LEN3(x)             (((x) << 24) & GENMASK(31, 24))
#define AFI_TTI_TICK_LEN_0_3_LEN3_M              GENMASK(31, 24)
#define AFI_TTI_TICK_LEN_0_3_LEN3_X(x)           (((x) & GENMASK(31, 24)) >> 24)

/*      AFI:TTI_TICKS:TTI_TICK_LEN_4_7 */
#define AFI_TTI_TICK_LEN_4_7      TARGET_AFI,0,1,3888,0,1,44,8,0,1,4

#define AFI_TTI_TICK_LEN_4_7_LEN4(x)             ((x) & GENMASK(7, 0))
#define AFI_TTI_TICK_LEN_4_7_LEN4_M              GENMASK(7, 0)
#define AFI_TTI_TICK_LEN_4_7_LEN4_X(x)           ((x) & GENMASK(7, 0))

#define AFI_TTI_TICK_LEN_4_7_LEN5(x)             (((x) << 8) & GENMASK(15, 8))
#define AFI_TTI_TICK_LEN_4_7_LEN5_M              GENMASK(15, 8)
#define AFI_TTI_TICK_LEN_4_7_LEN5_X(x)           (((x) & GENMASK(15, 8)) >> 8)

#define AFI_TTI_TICK_LEN_4_7_LEN6(x)             (((x) << 16) & GENMASK(23, 16))
#define AFI_TTI_TICK_LEN_4_7_LEN6_M              GENMASK(23, 16)
#define AFI_TTI_TICK_LEN_4_7_LEN6_X(x)           (((x) & GENMASK(23, 16)) >> 16)

#define AFI_TTI_TICK_LEN_4_7_LEN7(x)             (((x) << 24) & GENMASK(31, 24))
#define AFI_TTI_TICK_LEN_4_7_LEN7_M              GENMASK(31, 24)
#define AFI_TTI_TICK_LEN_4_7_LEN7_X(x)           (((x) & GENMASK(31, 24)) >> 24)

/*      AFI:TTI_MISC:TTI_CTRL */
#define AFI_TTI_CTRL              TARGET_AFI,0,1,3932,0,1,64,48,0,1,4

#define AFI_TTI_CTRL_TTI_ENA(x)                  ((x) & GENMASK(0, 0))
#define AFI_TTI_CTRL_TTI_ENA_M                   GENMASK(0, 0)
#define AFI_TTI_CTRL_TTI_ENA_X(x)                ((x) & GENMASK(0, 0))

#define AFI_TTI_CTRL_TTI_INIT(x)                 (((x) << 1) & GENMASK(1, 1))
#define AFI_TTI_CTRL_TTI_INIT_M                  GENMASK(1, 1)
#define AFI_TTI_CTRL_TTI_INIT_X(x)               (((x) & GENMASK(1, 1)) >> 1)

#define AFI_TTI_CTRL_TTI_SERIAL_ENA(x)           (((x) << 2) & GENMASK(2, 2))
#define AFI_TTI_CTRL_TTI_SERIAL_ENA_M            GENMASK(2, 2)
#define AFI_TTI_CTRL_TTI_SERIAL_ENA_X(x)         (((x) & GENMASK(2, 2)) >> 2)

#define AFI_TTI_CTRL_TTI_CAL_LEN(x)              (((x) << 4) & GENMASK(5, 4))
#define AFI_TTI_CTRL_TTI_CAL_LEN_M               GENMASK(5, 4)
#define AFI_TTI_CTRL_TTI_CAL_LEN_X(x)            (((x) & GENMASK(5, 4)) >> 4)

#define AFI_TTI_CTRL_TTI_CSR_RSV(x)              (((x) << 8) & GENMASK(15, 8))
#define AFI_TTI_CTRL_TTI_CSR_RSV_M               GENMASK(15, 8)
#define AFI_TTI_CTRL_TTI_CSR_RSV_X(x)            (((x) & GENMASK(15, 8)) >> 8)

#define AFI_TTI_CTRL_TTI_CAL_PTR(x)              (((x) << 16) & GENMASK(17, 16))
#define AFI_TTI_CTRL_TTI_CAL_PTR_M               GENMASK(17, 16)
#define AFI_TTI_CTRL_TTI_CAL_PTR_X(x)            (((x) & GENMASK(17, 16)) >> 16)

#define AFI_TTI_CTRL_TTI_CAL_CNT(x)              (((x) << 20) & GENMASK(27, 20))
#define AFI_TTI_CTRL_TTI_CAL_CNT_M               GENMASK(27, 20)
#define AFI_TTI_CTRL_TTI_CAL_CNT_X(x)            (((x) & GENMASK(27, 20)) >> 20)

/*      ANA:ANA:ADVLEARN */
#define ANA_ADVLEARN              TARGET_ANA,0,1,26880,0,1,204,0,0,1,4

#define ANA_ADVLEARN_VLAN_CHK(x)                 (((x) << 8) & GENMASK(8, 8))
#define ANA_ADVLEARN_VLAN_CHK_M                  GENMASK(8, 8)
#define ANA_ADVLEARN_VLAN_CHK_X(x)               (((x) & GENMASK(8, 8)) >> 8)

#define ANA_ADVLEARN_LEARN_MIRROR(x)             ((x) & GENMASK(7, 0))
#define ANA_ADVLEARN_LEARN_MIRROR_M              GENMASK(7, 0)
#define ANA_ADVLEARN_LEARN_MIRROR_X(x)           ((x) & GENMASK(7, 0))

/*      ANA:ANA:VLANMASK */
#define ANA_VLANMASK              TARGET_ANA,0,1,26880,0,1,204,4,0,1,4

#define ANA_VLANMASK_VLANMASK(x)                 ((x) & GENMASK(8, 0))
#define ANA_VLANMASK_VLANMASK_M                  GENMASK(8, 0)
#define ANA_VLANMASK_VLANMASK_X(x)               ((x) & GENMASK(8, 0))

/*      ANA:ANA:AUTOAGE */
#define ANA_AUTOAGE               TARGET_ANA,0,1,26880,0,1,204,24,0,1,4

#define ANA_AUTOAGE_AGE_FAST(x)                  (((x) << 21) & GENMASK(21, 21))
#define ANA_AUTOAGE_AGE_FAST_M                   GENMASK(21, 21)
#define ANA_AUTOAGE_AGE_FAST_X(x)                (((x) & GENMASK(21, 21)) >> 21)

#define ANA_AUTOAGE_AGE_PERIOD(x)                (((x) << 1) & GENMASK(20, 1))
#define ANA_AUTOAGE_AGE_PERIOD_M                 GENMASK(20, 1)
#define ANA_AUTOAGE_AGE_PERIOD_X(x)              (((x) & GENMASK(20, 1)) >> 1)

#define ANA_AUTOAGE_AUTOAGE_LOCKED(x)            ((x) & GENMASK(0, 0))
#define ANA_AUTOAGE_AUTOAGE_LOCKED_M             GENMASK(0, 0)
#define ANA_AUTOAGE_AUTOAGE_LOCKED_X(x)          ((x) & GENMASK(0, 0))

/*      ANA:ANA:AGENCTRL */
#define ANA_AGENCTRL              TARGET_ANA,0,1,26880,0,1,204,36,0,1,4

#define ANA_AGENCTRL_FID_MASK(x)                 (((x) << 12) & GENMASK(23, 12))
#define ANA_AGENCTRL_FID_MASK_M                  GENMASK(23, 12)
#define ANA_AGENCTRL_FID_MASK_X(x)               (((x) & GENMASK(23, 12)) >> 12)

#define ANA_AGENCTRL_IGNORE_DMAC_FLAGS(x)        (((x) << 11) & GENMASK(11, 11))
#define ANA_AGENCTRL_IGNORE_DMAC_FLAGS_M         GENMASK(11, 11)
#define ANA_AGENCTRL_IGNORE_DMAC_FLAGS_X(x)      (((x) & GENMASK(11, 11)) >> 11)

#define ANA_AGENCTRL_IGNORE_SMAC_FLAGS(x)        (((x) << 10) & GENMASK(10, 10))
#define ANA_AGENCTRL_IGNORE_SMAC_FLAGS_M         GENMASK(10, 10)
#define ANA_AGENCTRL_IGNORE_SMAC_FLAGS_X(x)      (((x) & GENMASK(10, 10)) >> 10)

#define ANA_AGENCTRL_FLOOD_SPECIAL(x)            (((x) << 9) & GENMASK(9, 9))
#define ANA_AGENCTRL_FLOOD_SPECIAL_M             GENMASK(9, 9)
#define ANA_AGENCTRL_FLOOD_SPECIAL_X(x)          (((x) & GENMASK(9, 9)) >> 9)

#define ANA_AGENCTRL_FLOOD_IGNORE_VLAN(x)        (((x) << 8) & GENMASK(8, 8))
#define ANA_AGENCTRL_FLOOD_IGNORE_VLAN_M         GENMASK(8, 8)
#define ANA_AGENCTRL_FLOOD_IGNORE_VLAN_X(x)      (((x) & GENMASK(8, 8)) >> 8)

#define ANA_AGENCTRL_MIRROR_CPU(x)               (((x) << 7) & GENMASK(7, 7))
#define ANA_AGENCTRL_MIRROR_CPU_M                GENMASK(7, 7)
#define ANA_AGENCTRL_MIRROR_CPU_X(x)             (((x) & GENMASK(7, 7)) >> 7)

#define ANA_AGENCTRL_LEARN_CPU_COPY(x)           (((x) << 6) & GENMASK(6, 6))
#define ANA_AGENCTRL_LEARN_CPU_COPY_M            GENMASK(6, 6)
#define ANA_AGENCTRL_LEARN_CPU_COPY_X(x)         (((x) & GENMASK(6, 6)) >> 6)

#define ANA_AGENCTRL_LEARN_FWD_KILL(x)           (((x) << 5) & GENMASK(5, 5))
#define ANA_AGENCTRL_LEARN_FWD_KILL_M            GENMASK(5, 5)
#define ANA_AGENCTRL_LEARN_FWD_KILL_X(x)         (((x) & GENMASK(5, 5)) >> 5)

#define ANA_AGENCTRL_LEARN_IGNORE_VLAN(x)        (((x) << 4) & GENMASK(4, 4))
#define ANA_AGENCTRL_LEARN_IGNORE_VLAN_M         GENMASK(4, 4)
#define ANA_AGENCTRL_LEARN_IGNORE_VLAN_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define ANA_AGENCTRL_CPU_CPU_KILL_ENA(x)         (((x) << 3) & GENMASK(3, 3))
#define ANA_AGENCTRL_CPU_CPU_KILL_ENA_M          GENMASK(3, 3)
#define ANA_AGENCTRL_CPU_CPU_KILL_ENA_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define ANA_AGENCTRL_GREEN_COUNT_MODE(x)         (((x) << 2) & GENMASK(2, 2))
#define ANA_AGENCTRL_GREEN_COUNT_MODE_M          GENMASK(2, 2)
#define ANA_AGENCTRL_GREEN_COUNT_MODE_X(x)       (((x) & GENMASK(2, 2)) >> 2)

#define ANA_AGENCTRL_YELLOW_COUNT_MODE(x)        (((x) << 1) & GENMASK(1, 1))
#define ANA_AGENCTRL_YELLOW_COUNT_MODE_M         GENMASK(1, 1)
#define ANA_AGENCTRL_YELLOW_COUNT_MODE_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define ANA_AGENCTRL_RED_COUNT_MODE(x)           ((x) & GENMASK(0, 0))
#define ANA_AGENCTRL_RED_COUNT_MODE_M            GENMASK(0, 0)
#define ANA_AGENCTRL_RED_COUNT_MODE_X(x)         ((x) & GENMASK(0, 0))

/*      ANA:ANA:FLOODING */
#define ANA_FLOODING(r)           TARGET_ANA,0,1,26880,0,1,204,48,r,8,4

#define ANA_FLOODING_FLD_UNICAST(x)              (((x) << 12) & GENMASK(17, 12))
#define ANA_FLOODING_FLD_UNICAST_M               GENMASK(17, 12)
#define ANA_FLOODING_FLD_UNICAST_X(x)            (((x) & GENMASK(17, 12)) >> 12)

#define ANA_FLOODING_FLD_BROADCAST(x)            (((x) << 6) & GENMASK(11, 6))
#define ANA_FLOODING_FLD_BROADCAST_M             GENMASK(11, 6)
#define ANA_FLOODING_FLD_BROADCAST_X(x)          (((x) & GENMASK(11, 6)) >> 6)

#define ANA_FLOODING_FLD_MULTICAST(x)            ((x) & GENMASK(5, 0))
#define ANA_FLOODING_FLD_MULTICAST_M             GENMASK(5, 0)
#define ANA_FLOODING_FLD_MULTICAST_X(x)          ((x) & GENMASK(5, 0))

/*      ANA:ANA:FLOODING_IPMC */
#define ANA_FLOODING_IPMC         TARGET_ANA,0,1,26880,0,1,204,80,0,1,4

#define ANA_FLOODING_IPMC_FLD_MC4_CTRL(x)        (((x) << 18) & GENMASK(23, 18))
#define ANA_FLOODING_IPMC_FLD_MC4_CTRL_M         GENMASK(23, 18)
#define ANA_FLOODING_IPMC_FLD_MC4_CTRL_X(x)      (((x) & GENMASK(23, 18)) >> 18)

#define ANA_FLOODING_IPMC_FLD_MC4_DATA(x)        (((x) << 12) & GENMASK(17, 12))
#define ANA_FLOODING_IPMC_FLD_MC4_DATA_M         GENMASK(17, 12)
#define ANA_FLOODING_IPMC_FLD_MC4_DATA_X(x)      (((x) & GENMASK(17, 12)) >> 12)

#define ANA_FLOODING_IPMC_FLD_MC6_CTRL(x)        (((x) << 6) & GENMASK(11, 6))
#define ANA_FLOODING_IPMC_FLD_MC6_CTRL_M         GENMASK(11, 6)
#define ANA_FLOODING_IPMC_FLD_MC6_CTRL_X(x)      (((x) & GENMASK(11, 6)) >> 6)

#define ANA_FLOODING_IPMC_FLD_MC6_DATA(x)        ((x) & GENMASK(5, 0))
#define ANA_FLOODING_IPMC_FLD_MC6_DATA_M         GENMASK(5, 0)
#define ANA_FLOODING_IPMC_FLD_MC6_DATA_X(x)      ((x) & GENMASK(5, 0))

/*      ANA:PGID:PGID */
#define ANA_PGID(r)               TARGET_ANA,0,1,24064,0,1,512,0,r,89,4

#define ANA_PGID_PGID(x)                         ((x) & GENMASK(8, 0))
#define ANA_PGID_PGID_M                          GENMASK(8, 0)
#define ANA_PGID_PGID_X(x)                       ((x) & GENMASK(8, 0))

#define ANA_PGID_CPUQ_DST_PGID(x)                (((x) << 27) & GENMASK(29, 27))
#define ANA_PGID_CPUQ_DST_PGID_M                 GENMASK(29, 27)
#define ANA_PGID_CPUQ_DST_PGID_X(x)              (((x) & GENMASK(29, 27)) >> 27)

#define ANA_PGID_OBEY_VLAN(x)                    (((x) << 30) & GENMASK(30, 30))
#define ANA_PGID_OBEY_VLAN_M                     GENMASK(30, 30)
#define ANA_PGID_OBEY_VLAN_X(x)                  (((x) & GENMASK(30, 30)) >> 30)

/*      ANA:ANA_TABLES:MACHDATA */
#define ANA_MACHDATA              TARGET_ANA,0,1,23680,0,1,128,40,0,1,4

#define ANA_MACHDATA_VID(x)                      (((x) << 16) & GENMASK(28, 16))
#define ANA_MACHDATA_VID_M                       GENMASK(28, 16)
#define ANA_MACHDATA_VID_X(x)                    (((x) & GENMASK(28, 16)) >> 16)

#define ANA_MACHDATA_MACHDATA(x)                 ((x) & GENMASK(15, 0))
#define ANA_MACHDATA_MACHDATA_M                  GENMASK(15, 0)
#define ANA_MACHDATA_MACHDATA_X(x)               ((x) & GENMASK(15, 0))

/*      ANA:ANA_TABLES:MACLDATA */
#define ANA_MACLDATA              TARGET_ANA,0,1,23680,0,1,128,44,0,1,4

/*      ANA:ANA_TABLES:MACACCESS */
#define ANA_MACACCESS             TARGET_ANA,0,1,23680,0,1,128,52,0,1,4

#define ANA_MACACCESS_MAC_CPU_COPY(x)            (((x) << 15) & GENMASK(15, 15))
#define ANA_MACACCESS_MAC_CPU_COPY_M             GENMASK(15, 15)
#define ANA_MACACCESS_MAC_CPU_COPY_X(x)          (((x) & GENMASK(15, 15)) >> 15)

#define ANA_MACACCESS_SRC_KILL(x)                (((x) << 14) & GENMASK(14, 14))
#define ANA_MACACCESS_SRC_KILL_M                 GENMASK(14, 14)
#define ANA_MACACCESS_SRC_KILL_X(x)              (((x) & GENMASK(14, 14)) >> 14)

#define ANA_MACACCESS_IGNORE_VLAN(x)             (((x) << 13) & GENMASK(13, 13))
#define ANA_MACACCESS_IGNORE_VLAN_M              GENMASK(13, 13)
#define ANA_MACACCESS_IGNORE_VLAN_X(x)           (((x) & GENMASK(13, 13)) >> 13)

#define ANA_MACACCESS_AGED_FLAG(x)               (((x) << 12) & GENMASK(12, 12))
#define ANA_MACACCESS_AGED_FLAG_M                GENMASK(12, 12)
#define ANA_MACACCESS_AGED_FLAG_X(x)             (((x) & GENMASK(12, 12)) >> 12)

#define ANA_MACACCESS_VALID(x)                   (((x) << 11) & GENMASK(11, 11))
#define ANA_MACACCESS_VALID_M                    GENMASK(11, 11)
#define ANA_MACACCESS_VALID_X(x)                 (((x) & GENMASK(11, 11)) >> 11)

#define ANA_MACACCESS_ENTRYTYPE(x)               (((x) << 9) & GENMASK(10, 9))
#define ANA_MACACCESS_ENTRYTYPE_M                GENMASK(10, 9)
#define ANA_MACACCESS_ENTRYTYPE_X(x)             (((x) & GENMASK(10, 9)) >> 9)

#define ANA_MACACCESS_DEST_IDX(x)                (((x) << 3) & GENMASK(8, 3))
#define ANA_MACACCESS_DEST_IDX_M                 GENMASK(8, 3)
#define ANA_MACACCESS_DEST_IDX_X(x)              (((x) & GENMASK(8, 3)) >> 3)

#define ANA_MACACCESS_MAC_TABLE_CMD(x)           ((x) & GENMASK(2, 0))
#define ANA_MACACCESS_MAC_TABLE_CMD_M            GENMASK(2, 0)
#define ANA_MACACCESS_MAC_TABLE_CMD_X(x)         ((x) & GENMASK(2, 0))

/*      ANA:ANA_TABLES:MACTINDX */
#define ANA_MACTINDX              TARGET_ANA,0,1,23680,0,1,128,56,0,1,4

#define ANA_MACTINDX_BUCKET(x)                   (((x) << 9) & GENMASK(10, 9))
#define ANA_MACTINDX_BUCKET_M                    GENMASK(10, 9)
#define ANA_MACTINDX_BUCKET_X(x)                 (((x) & GENMASK(10, 9)) >> 9)

#define ANA_MACTINDX_M_INDEX(x)                  ((x) & GENMASK(8, 0))
#define ANA_MACTINDX_M_INDEX_M                   GENMASK(8, 0)
#define ANA_MACTINDX_M_INDEX_X(x)                ((x) & GENMASK(8, 0))

/*      ANA:ANA_TABLES:VLANACCESS */
#define ANA_VLANACCESS            TARGET_ANA,0,1,23680,0,1,128,60,0,1,4

#define ANA_VLANACCESS_VLAN_PORT_MASK(x)         (((x) << 2) & GENMASK(10, 2))
#define ANA_VLANACCESS_VLAN_PORT_MASK_M          GENMASK(10, 2)
#define ANA_VLANACCESS_VLAN_PORT_MASK_X(x)       (((x) & GENMASK(10, 2)) >> 2)

#define ANA_VLANACCESS_VLAN_TBL_CMD(x)           ((x) & GENMASK(1, 0))
#define ANA_VLANACCESS_VLAN_TBL_CMD_M            GENMASK(1, 0)
#define ANA_VLANACCESS_VLAN_TBL_CMD_X(x)         ((x) & GENMASK(1, 0))

/*      ANA:ANA_TABLES:VLANTIDX */
#define ANA_VLANTIDX              TARGET_ANA,0,1,23680,0,1,128,64,0,1,4

#define ANA_VLANTIDX_VLAN_PGID_CPU_DIS(x)        (((x) << 18) & GENMASK(18, 18))
#define ANA_VLANTIDX_VLAN_PGID_CPU_DIS_M         GENMASK(18, 18)
#define ANA_VLANTIDX_VLAN_PGID_CPU_DIS_X(x)      (((x) & GENMASK(18, 18)) >> 18)

#define ANA_VLANTIDX_VLAN_SEC_FWD_ENA(x)         (((x) << 17) & GENMASK(17, 17))
#define ANA_VLANTIDX_VLAN_SEC_FWD_ENA_M          GENMASK(17, 17)
#define ANA_VLANTIDX_VLAN_SEC_FWD_ENA_X(x)       (((x) & GENMASK(17, 17)) >> 17)

#define ANA_VLANTIDX_VLAN_FLOOD_DIS(x)           (((x) << 16) & GENMASK(16, 16))
#define ANA_VLANTIDX_VLAN_FLOOD_DIS_M            GENMASK(16, 16)
#define ANA_VLANTIDX_VLAN_FLOOD_DIS_X(x)         (((x) & GENMASK(16, 16)) >> 16)

#define ANA_VLANTIDX_VLAN_PRIV_VLAN(x)           (((x) << 15) & GENMASK(15, 15))
#define ANA_VLANTIDX_VLAN_PRIV_VLAN_M            GENMASK(15, 15)
#define ANA_VLANTIDX_VLAN_PRIV_VLAN_X(x)         (((x) & GENMASK(15, 15)) >> 15)

#define ANA_VLANTIDX_VLAN_LEARN_DISABLED(x)      (((x) << 14) & GENMASK(14, 14))
#define ANA_VLANTIDX_VLAN_LEARN_DISABLED_M       GENMASK(14, 14)
#define ANA_VLANTIDX_VLAN_LEARN_DISABLED_X(x)    (((x) & GENMASK(14, 14)) >> 14)

#define ANA_VLANTIDX_VLAN_MIRROR(x)              (((x) << 13) & GENMASK(13, 13))
#define ANA_VLANTIDX_VLAN_MIRROR_M               GENMASK(13, 13)
#define ANA_VLANTIDX_VLAN_MIRROR_X(x)            (((x) & GENMASK(13, 13)) >> 13)

#define ANA_VLANTIDX_VLAN_SRC_CHK(x)             (((x) << 12) & GENMASK(12, 12))
#define ANA_VLANTIDX_VLAN_SRC_CHK_M              GENMASK(12, 12)
#define ANA_VLANTIDX_VLAN_SRC_CHK_X(x)           (((x) & GENMASK(12, 12)) >> 12)

#define ANA_VLANTIDX_V_INDEX(x)                  ((x) & GENMASK(11, 0))
#define ANA_VLANTIDX_V_INDEX_M                   GENMASK(11, 0)
#define ANA_VLANTIDX_V_INDEX_X(x)                ((x) & GENMASK(11, 0))

/*      ANA:PORT:VLAN_CFG */
#define ANA_VLAN_CFG(g)           TARGET_ANA,0,1,24576,g,9,256,0,0,1,4

#define ANA_VLAN_CFG_VLAN_PFC_ENA(x)             (((x) << 21) & GENMASK(21, 21))
#define ANA_VLAN_CFG_VLAN_PFC_ENA_M              GENMASK(21, 21)
#define ANA_VLAN_CFG_VLAN_PFC_ENA_X(x)           (((x) & GENMASK(21, 21)) >> 21)

#define ANA_VLAN_CFG_VLAN_AWARE_ENA(x)           (((x) << 20) & GENMASK(20, 20))
#define ANA_VLAN_CFG_VLAN_AWARE_ENA_M            GENMASK(20, 20)
#define ANA_VLAN_CFG_VLAN_AWARE_ENA_X(x)         (((x) & GENMASK(20, 20)) >> 20)

#define ANA_VLAN_CFG_VLAN_POP_CNT(x)             (((x) << 18) & GENMASK(19, 18))
#define ANA_VLAN_CFG_VLAN_POP_CNT_M              GENMASK(19, 18)
#define ANA_VLAN_CFG_VLAN_POP_CNT_X(x)           (((x) & GENMASK(19, 18)) >> 18)

#define ANA_VLAN_CFG_VLAN_INNER_TAG_ENA(x)       (((x) << 17) & GENMASK(17, 17))
#define ANA_VLAN_CFG_VLAN_INNER_TAG_ENA_M        GENMASK(17, 17)
#define ANA_VLAN_CFG_VLAN_INNER_TAG_ENA_X(x)     (((x) & GENMASK(17, 17)) >> 17)

#define ANA_VLAN_CFG_VLAN_TAG_TYPE(x)            (((x) << 16) & GENMASK(16, 16))
#define ANA_VLAN_CFG_VLAN_TAG_TYPE_M             GENMASK(16, 16)
#define ANA_VLAN_CFG_VLAN_TAG_TYPE_X(x)          (((x) & GENMASK(16, 16)) >> 16)

#define ANA_VLAN_CFG_VLAN_PCP(x)                 (((x) << 13) & GENMASK(15, 13))
#define ANA_VLAN_CFG_VLAN_PCP_M                  GENMASK(15, 13)
#define ANA_VLAN_CFG_VLAN_PCP_X(x)               (((x) & GENMASK(15, 13)) >> 13)

#define ANA_VLAN_CFG_VLAN_DEI(x)                 (((x) << 12) & GENMASK(12, 12))
#define ANA_VLAN_CFG_VLAN_DEI_M                  GENMASK(12, 12)
#define ANA_VLAN_CFG_VLAN_DEI_X(x)               (((x) & GENMASK(12, 12)) >> 12)

#define ANA_VLAN_CFG_VLAN_VID(x)                 ((x) & GENMASK(11, 0))
#define ANA_VLAN_CFG_VLAN_VID_M                  GENMASK(11, 0)
#define ANA_VLAN_CFG_VLAN_VID_X(x)               ((x) & GENMASK(11, 0))

/*      ANA:PORT:DROP_CFG */
#define ANA_DROP_CFG(g)           TARGET_ANA,0,1,24576,g,9,256,4,0,1,4

#define ANA_DROP_CFG_DROP_UNTAGGED_ENA(x)        (((x) << 6) & GENMASK(6, 6))
#define ANA_DROP_CFG_DROP_UNTAGGED_ENA_M         GENMASK(6, 6)
#define ANA_DROP_CFG_DROP_UNTAGGED_ENA_X(x)      (((x) & GENMASK(6, 6)) >> 6)

#define ANA_DROP_CFG_DROP_S_TAGGED_ENA(x)        (((x) << 5) & GENMASK(5, 5))
#define ANA_DROP_CFG_DROP_S_TAGGED_ENA_M         GENMASK(5, 5)
#define ANA_DROP_CFG_DROP_S_TAGGED_ENA_X(x)      (((x) & GENMASK(5, 5)) >> 5)

#define ANA_DROP_CFG_DROP_C_TAGGED_ENA(x)        (((x) << 4) & GENMASK(4, 4))
#define ANA_DROP_CFG_DROP_C_TAGGED_ENA_M         GENMASK(4, 4)
#define ANA_DROP_CFG_DROP_C_TAGGED_ENA_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA(x)   (((x) << 3) & GENMASK(3, 3))
#define ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA_M    GENMASK(3, 3)
#define ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA_X(x) (((x) & GENMASK(3, 3)) >> 3)

#define ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA(x)   (((x) << 2) & GENMASK(2, 2))
#define ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA_M    GENMASK(2, 2)
#define ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA_X(x) (((x) & GENMASK(2, 2)) >> 2)

#define ANA_DROP_CFG_DROP_NULL_MAC_ENA(x)        (((x) << 1) & GENMASK(1, 1))
#define ANA_DROP_CFG_DROP_NULL_MAC_ENA_M         GENMASK(1, 1)
#define ANA_DROP_CFG_DROP_NULL_MAC_ENA_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define ANA_DROP_CFG_DROP_MC_SMAC_ENA(x)         ((x) & GENMASK(0, 0))
#define ANA_DROP_CFG_DROP_MC_SMAC_ENA_M          GENMASK(0, 0)
#define ANA_DROP_CFG_DROP_MC_SMAC_ENA_X(x)       ((x) & GENMASK(0, 0))

/*      ANA:PORT:QOS_CFG */
#define ANA_QOS_CFG(g)            TARGET_ANA,0,1,24576,g,9,256,8,0,1,4

#define ANA_QOS_CFG_DEI_STAG_ONLY_ENA(x)         (((x) << 9) & GENMASK(9, 9))
#define ANA_QOS_CFG_DEI_STAG_ONLY_ENA_M          GENMASK(9, 9)
#define ANA_QOS_CFG_DEI_STAG_ONLY_ENA_X(x)       (((x) & GENMASK(9, 9)) >> 9)

#define ANA_QOS_CFG_DP_DEFAULT_VAL(x)            (((x) << 8) & GENMASK(8, 8))
#define ANA_QOS_CFG_DP_DEFAULT_VAL_M             GENMASK(8, 8)
#define ANA_QOS_CFG_DP_DEFAULT_VAL_X(x)          (((x) & GENMASK(8, 8)) >> 8)

#define ANA_QOS_CFG_QOS_DEFAULT_VAL(x)           (((x) << 5) & GENMASK(7, 5))
#define ANA_QOS_CFG_QOS_DEFAULT_VAL_M            GENMASK(7, 5)
#define ANA_QOS_CFG_QOS_DEFAULT_VAL_X(x)         (((x) & GENMASK(7, 5)) >> 5)

#define ANA_QOS_CFG_QOS_DSCP_ENA(x)              (((x) << 4) & GENMASK(4, 4))
#define ANA_QOS_CFG_QOS_DSCP_ENA_M               GENMASK(4, 4)
#define ANA_QOS_CFG_QOS_DSCP_ENA_X(x)            (((x) & GENMASK(4, 4)) >> 4)

#define ANA_QOS_CFG_QOS_PCP_ENA(x)               (((x) << 3) & GENMASK(3, 3))
#define ANA_QOS_CFG_QOS_PCP_ENA_M                GENMASK(3, 3)
#define ANA_QOS_CFG_QOS_PCP_ENA_X(x)             (((x) & GENMASK(3, 3)) >> 3)

#define ANA_QOS_CFG_DSCP_TRANSLATE_ENA(x)        (((x) << 2) & GENMASK(2, 2))
#define ANA_QOS_CFG_DSCP_TRANSLATE_ENA_M         GENMASK(2, 2)
#define ANA_QOS_CFG_DSCP_TRANSLATE_ENA_X(x)      (((x) & GENMASK(2, 2)) >> 2)

#define ANA_QOS_CFG_DSCP_REWR_CFG(x)             ((x) & GENMASK(1, 0))
#define ANA_QOS_CFG_DSCP_REWR_CFG_M              GENMASK(1, 0)
#define ANA_QOS_CFG_DSCP_REWR_CFG_X(x)           ((x) & GENMASK(1, 0))

/*      ANA:PORT:VCAP_CFG */
#define ANA_VCAP_CFG(g)           TARGET_ANA,0,1,24576,g,9,256,12,0,1,4

#define ANA_VCAP_CFG_S1_ENA(x)                   (((x) << 14) & GENMASK(14, 14))
#define ANA_VCAP_CFG_S1_ENA_M                    GENMASK(14, 14)
#define ANA_VCAP_CFG_S1_ENA_X(x)                 (((x) & GENMASK(14, 14)) >> 14)

#define ANA_VCAP_CFG_S1_DMAC_DIP_ENA(x)          (((x) << 11) & GENMASK(13, 11))
#define ANA_VCAP_CFG_S1_DMAC_DIP_ENA_M           GENMASK(13, 11)
#define ANA_VCAP_CFG_S1_DMAC_DIP_ENA_X(x)        (((x) & GENMASK(13, 11)) >> 11)

#define ANA_VCAP_CFG_S1_VLAN_INNER_TAG_ENA(x)    (((x) << 8) & GENMASK(10, 8))
#define ANA_VCAP_CFG_S1_VLAN_INNER_TAG_ENA_M     GENMASK(10, 8)
#define ANA_VCAP_CFG_S1_VLAN_INNER_TAG_ENA_X(x)  (((x) & GENMASK(10, 8)) >> 8)

#define ANA_VCAP_CFG_PAG_VAL(x)                  ((x) & GENMASK(7, 0))
#define ANA_VCAP_CFG_PAG_VAL_M                   GENMASK(7, 0)
#define ANA_VCAP_CFG_PAG_VAL_X(x)                ((x) & GENMASK(7, 0))

/*      ANA:PORT:VCAP_S1_CFG */
#define ANA_VCAP_S1_CFG(g,r)      TARGET_ANA,0,1,24576,g,9,256,16,r,3,4

#define ANA_VCAP_S1_CFG_KEY_IP6_CFG(x)           (((x) << 4) & GENMASK(6, 4))
#define ANA_VCAP_S1_CFG_KEY_IP6_CFG_M            GENMASK(6, 4)
#define ANA_VCAP_S1_CFG_KEY_IP6_CFG_X(x)         (((x) & GENMASK(6, 4)) >> 4)

#define ANA_VCAP_S1_CFG_KEY_IP4_CFG(x)           (((x) << 2) & GENMASK(3, 2))
#define ANA_VCAP_S1_CFG_KEY_IP4_CFG_M            GENMASK(3, 2)
#define ANA_VCAP_S1_CFG_KEY_IP4_CFG_X(x)         (((x) & GENMASK(3, 2)) >> 2)

#define ANA_VCAP_S1_CFG_KEY_OTHER_CFG(x)         ((x) & GENMASK(1, 0))
#define ANA_VCAP_S1_CFG_KEY_OTHER_CFG_M          GENMASK(1, 0)
#define ANA_VCAP_S1_CFG_KEY_OTHER_CFG_X(x)       ((x) & GENMASK(1, 0))

/*      ANA:PORT:VCAP_S2_CFG */
#define ANA_VCAP_S2_CFG(g)        TARGET_ANA,0,1,24576,g,9,256,28,0,1,4

#define ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA(x)       (((x) << 17) & GENMASK(18, 17))
#define ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA_M        GENMASK(18, 17)
#define ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA_X(x)     (((x) & GENMASK(18, 17)) >> 17)

#define ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA(x)     (((x) << 15) & GENMASK(16, 15))
#define ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA_M      GENMASK(16, 15)
#define ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA_X(x)   (((x) & GENMASK(16, 15)) >> 15)

#define ANA_VCAP_S2_CFG_ENA(x)                   (((x) << 14) & GENMASK(14, 14))
#define ANA_VCAP_S2_CFG_ENA_M                    GENMASK(14, 14)
#define ANA_VCAP_S2_CFG_ENA_X(x)                 (((x) & GENMASK(14, 14)) >> 14)

#define ANA_VCAP_S2_CFG_SNAP_DIS(x)              (((x) << 12) & GENMASK(13, 12))
#define ANA_VCAP_S2_CFG_SNAP_DIS_M               GENMASK(13, 12)
#define ANA_VCAP_S2_CFG_SNAP_DIS_X(x)            (((x) & GENMASK(13, 12)) >> 12)

#define ANA_VCAP_S2_CFG_ARP_DIS(x)               (((x) << 10) & GENMASK(11, 10))
#define ANA_VCAP_S2_CFG_ARP_DIS_M                GENMASK(11, 10)
#define ANA_VCAP_S2_CFG_ARP_DIS_X(x)             (((x) & GENMASK(11, 10)) >> 10)

#define ANA_VCAP_S2_CFG_IP_TCPUDP_DIS(x)         (((x) << 8) & GENMASK(9, 8))
#define ANA_VCAP_S2_CFG_IP_TCPUDP_DIS_M          GENMASK(9, 8)
#define ANA_VCAP_S2_CFG_IP_TCPUDP_DIS_X(x)       (((x) & GENMASK(9, 8)) >> 8)

#define ANA_VCAP_S2_CFG_IP_OTHER_DIS(x)          (((x) << 6) & GENMASK(7, 6))
#define ANA_VCAP_S2_CFG_IP_OTHER_DIS_M           GENMASK(7, 6)
#define ANA_VCAP_S2_CFG_IP_OTHER_DIS_X(x)        (((x) & GENMASK(7, 6)) >> 6)

#define ANA_VCAP_S2_CFG_IP6_CFG(x)               (((x) << 2) & GENMASK(5, 2))
#define ANA_VCAP_S2_CFG_IP6_CFG_M                GENMASK(5, 2)
#define ANA_VCAP_S2_CFG_IP6_CFG_X(x)             (((x) & GENMASK(5, 2)) >> 2)

#define ANA_VCAP_S2_CFG_OAM_DIS(x)               ((x) & GENMASK(1, 0))
#define ANA_VCAP_S2_CFG_OAM_DIS_M                GENMASK(1, 0)
#define ANA_VCAP_S2_CFG_OAM_DIS_X(x)             ((x) & GENMASK(1, 0))

/*      ANA:PORT:PCP_DEI_CFG */
#define ANA_PCP_DEI_CFG(g,r)      TARGET_ANA,0,1,24576,g,9,256,32,r,16,4

#define ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL(x)        (((x) << 3) & GENMASK(3, 3))
#define ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL_M         GENMASK(3, 3)
#define ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL_X(x)      (((x) & GENMASK(3, 3)) >> 3)

#define ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL(x)       ((x) & GENMASK(2, 0))
#define ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL_M        GENMASK(2, 0)
#define ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL_X(x)     ((x) & GENMASK(2, 0))

/*      ANA:PORT:CPU_FWD_CFG */
#define ANA_CPU_FWD_CFG(g)        TARGET_ANA,0,1,24576,g,9,256,96,0,1,4

#define ANA_CPU_FWD_CFG_VRAP_REDIR_ENA(x)        (((x) << 7) & GENMASK(7, 7))
#define ANA_CPU_FWD_CFG_VRAP_REDIR_ENA_M         GENMASK(7, 7)
#define ANA_CPU_FWD_CFG_VRAP_REDIR_ENA_X(x)      (((x) & GENMASK(7, 7)) >> 7)

#define ANA_CPU_FWD_CFG_MLD_REDIR_ENA(x)         (((x) << 6) & GENMASK(6, 6))
#define ANA_CPU_FWD_CFG_MLD_REDIR_ENA_M          GENMASK(6, 6)
#define ANA_CPU_FWD_CFG_MLD_REDIR_ENA_X(x)       (((x) & GENMASK(6, 6)) >> 6)

#define ANA_CPU_FWD_CFG_IGMP_REDIR_ENA(x)        (((x) << 5) & GENMASK(5, 5))
#define ANA_CPU_FWD_CFG_IGMP_REDIR_ENA_M         GENMASK(5, 5)
#define ANA_CPU_FWD_CFG_IGMP_REDIR_ENA_X(x)      (((x) & GENMASK(5, 5)) >> 5)

#define ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA(x)    (((x) << 4) & GENMASK(4, 4))
#define ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA_M     GENMASK(4, 4)
#define ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA_X(x)  (((x) & GENMASK(4, 4)) >> 4)

#define ANA_CPU_FWD_CFG_SRC_COPY_ENA(x)          (((x) << 3) & GENMASK(3, 3))
#define ANA_CPU_FWD_CFG_SRC_COPY_ENA_M           GENMASK(3, 3)
#define ANA_CPU_FWD_CFG_SRC_COPY_ENA_X(x)        (((x) & GENMASK(3, 3)) >> 3)

#define ANA_CPU_FWD_CFG_ALLBRIDGE_DROP_ENA(x)    (((x) << 2) & GENMASK(2, 2))
#define ANA_CPU_FWD_CFG_ALLBRIDGE_DROP_ENA_M     GENMASK(2, 2)
#define ANA_CPU_FWD_CFG_ALLBRIDGE_DROP_ENA_X(x)  (((x) & GENMASK(2, 2)) >> 2)

#define ANA_CPU_FWD_CFG_ALLBRIDGE_REDIR_ENA(x)   (((x) << 1) & GENMASK(1, 1))
#define ANA_CPU_FWD_CFG_ALLBRIDGE_REDIR_ENA_M    GENMASK(1, 1)
#define ANA_CPU_FWD_CFG_ALLBRIDGE_REDIR_ENA_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define ANA_CPU_FWD_CFG_OAM_ENA(x)               ((x) & GENMASK(0, 0))
#define ANA_CPU_FWD_CFG_OAM_ENA_M                GENMASK(0, 0)
#define ANA_CPU_FWD_CFG_OAM_ENA_X(x)             ((x) & GENMASK(0, 0))

/*      ANA:PORT:CPU_FWD_BPDU_CFG */
#define ANA_CPU_FWD_BPDU_CFG(g)   TARGET_ANA,0,1,24576,g,9,256,100,0,1,4

#define ANA_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA(x)    (((x) << 16) & GENMASK(31, 16))
#define ANA_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA_M     GENMASK(31, 16)
#define ANA_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA_X(x)  (((x) & GENMASK(31, 16)) >> 16)

#define ANA_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA(x)   ((x) & GENMASK(15, 0))
#define ANA_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA_M    GENMASK(15, 0)
#define ANA_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA_X(x) ((x) & GENMASK(15, 0))

/*      ANA:PORT:PORT_CFG */
#define ANA_PORT_CFG(g)           TARGET_ANA,0,1,24576,g,9,256,112,0,1,4

#define ANA_PORT_CFG_SRC_MIRROR_ENA(x)           (((x) << 13) & GENMASK(13, 13))
#define ANA_PORT_CFG_SRC_MIRROR_ENA_M            GENMASK(13, 13)
#define ANA_PORT_CFG_SRC_MIRROR_ENA_X(x)         (((x) & GENMASK(13, 13)) >> 13)

#define ANA_PORT_CFG_LIMIT_DROP(x)               (((x) << 12) & GENMASK(12, 12))
#define ANA_PORT_CFG_LIMIT_DROP_M                GENMASK(12, 12)
#define ANA_PORT_CFG_LIMIT_DROP_X(x)             (((x) & GENMASK(12, 12)) >> 12)

#define ANA_PORT_CFG_LIMIT_CPU(x)                (((x) << 11) & GENMASK(11, 11))
#define ANA_PORT_CFG_LIMIT_CPU_M                 GENMASK(11, 11)
#define ANA_PORT_CFG_LIMIT_CPU_X(x)              (((x) & GENMASK(11, 11)) >> 11)

#define ANA_PORT_CFG_LOCKED_PORTMOVE_DROP(x)     (((x) << 10) & GENMASK(10, 10))
#define ANA_PORT_CFG_LOCKED_PORTMOVE_DROP_M      GENMASK(10, 10)
#define ANA_PORT_CFG_LOCKED_PORTMOVE_DROP_X(x)   (((x) & GENMASK(10, 10)) >> 10)

#define ANA_PORT_CFG_LOCKED_PORTMOVE_CPU(x)      (((x) << 9) & GENMASK(9, 9))
#define ANA_PORT_CFG_LOCKED_PORTMOVE_CPU_M       GENMASK(9, 9)
#define ANA_PORT_CFG_LOCKED_PORTMOVE_CPU_X(x)    (((x) & GENMASK(9, 9)) >> 9)

#define ANA_PORT_CFG_LEARNDROP(x)                (((x) << 8) & GENMASK(8, 8))
#define ANA_PORT_CFG_LEARNDROP_M                 GENMASK(8, 8)
#define ANA_PORT_CFG_LEARNDROP_X(x)              (((x) & GENMASK(8, 8)) >> 8)

#define ANA_PORT_CFG_LEARNCPU(x)                 (((x) << 7) & GENMASK(7, 7))
#define ANA_PORT_CFG_LEARNCPU_M                  GENMASK(7, 7)
#define ANA_PORT_CFG_LEARNCPU_X(x)               (((x) & GENMASK(7, 7)) >> 7)

#define ANA_PORT_CFG_LEARNAUTO(x)                (((x) << 6) & GENMASK(6, 6))
#define ANA_PORT_CFG_LEARNAUTO_M                 GENMASK(6, 6)
#define ANA_PORT_CFG_LEARNAUTO_X(x)              (((x) & GENMASK(6, 6)) >> 6)

#define ANA_PORT_CFG_LEARN_ENA(x)                (((x) << 5) & GENMASK(5, 5))
#define ANA_PORT_CFG_LEARN_ENA_M                 GENMASK(5, 5)
#define ANA_PORT_CFG_LEARN_ENA_X(x)              (((x) & GENMASK(5, 5)) >> 5)

#define ANA_PORT_CFG_RECV_ENA(x)                 (((x) << 4) & GENMASK(4, 4))
#define ANA_PORT_CFG_RECV_ENA_M                  GENMASK(4, 4)
#define ANA_PORT_CFG_RECV_ENA_X(x)               (((x) & GENMASK(4, 4)) >> 4)

#define ANA_PORT_CFG_PORTID_VAL(x)               ((x) & GENMASK(3, 0))
#define ANA_PORT_CFG_PORTID_VAL_M                GENMASK(3, 0)
#define ANA_PORT_CFG_PORTID_VAL_X(x)             ((x) & GENMASK(3, 0))

/*      ANA:PORT:POL_CFG */
#define ANA_POL_CFG(g)            TARGET_ANA,0,1,24576,g,9,256,116,0,1,4

#define ANA_POL_CFG_POL_CPU_REDIR_8021(x)        (((x) << 19) & GENMASK(19, 19))
#define ANA_POL_CFG_POL_CPU_REDIR_8021_M         GENMASK(19, 19)
#define ANA_POL_CFG_POL_CPU_REDIR_8021_X(x)      (((x) & GENMASK(19, 19)) >> 19)

#define ANA_POL_CFG_POL_CPU_REDIR_IP(x)          (((x) << 18) & GENMASK(18, 18))
#define ANA_POL_CFG_POL_CPU_REDIR_IP_M           GENMASK(18, 18)
#define ANA_POL_CFG_POL_CPU_REDIR_IP_X(x)        (((x) & GENMASK(18, 18)) >> 18)

#define ANA_POL_CFG_PORT_POL_ENA(x)              (((x) << 17) & GENMASK(17, 17))
#define ANA_POL_CFG_PORT_POL_ENA_M               GENMASK(17, 17)
#define ANA_POL_CFG_PORT_POL_ENA_X(x)            (((x) & GENMASK(17, 17)) >> 17)

#define ANA_POL_CFG_QUEUE_POL_ENA(x)             (((x) << 9) & GENMASK(16, 9))
#define ANA_POL_CFG_QUEUE_POL_ENA_M              GENMASK(16, 9)
#define ANA_POL_CFG_QUEUE_POL_ENA_X(x)           (((x) & GENMASK(16, 9)) >> 9)

#define ANA_POL_CFG_POL_ORDER(x)                 ((x) & GENMASK(8, 0))
#define ANA_POL_CFG_POL_ORDER_M                  GENMASK(8, 0)
#define ANA_POL_CFG_POL_ORDER_X(x)               ((x) & GENMASK(8, 0))

/*      ANA:PORT:OAM_CFG */
#define ANA_OAM_CFG(g)            TARGET_ANA,0,1,24576,g,9,256,128,0,1,4

#define ANA_OAM_CFG_DLR_ENA(x)                   (((x) << 3) & GENMASK(3, 3))
#define ANA_OAM_CFG_DLR_ENA_M                    GENMASK(3, 3)
#define ANA_OAM_CFG_DLR_ENA_X(x)                 (((x) & GENMASK(3, 3)) >> 3)

#define ANA_OAM_CFG_MRP_ENA(x)                   (((x) << 2) & GENMASK(2, 2))
#define ANA_OAM_CFG_MRP_ENA_M                    GENMASK(2, 2)
#define ANA_OAM_CFG_MRP_ENA_X(x)                 (((x) & GENMASK(2, 2)) >> 2)

#define ANA_OAM_CFG_OAM_CFG(x)                   ((x) & GENMASK(1, 0))
#define ANA_OAM_CFG_OAM_CFG_M                    GENMASK(1, 0)
#define ANA_OAM_CFG_OAM_CFG_X(x)                 ((x) & GENMASK(1, 0))

/*      ANA:PFC:PFC_CFG */
#define ANA_PFC_CFG(g)            TARGET_ANA,0,1,27648,g,8,64,0,0,1,4

#define ANA_PFC_CFG_RX_PFC_ENA(x)                (((x) << 2) & GENMASK(9, 2))
#define ANA_PFC_CFG_RX_PFC_ENA_M                 GENMASK(9, 2)
#define ANA_PFC_CFG_RX_PFC_ENA_X(x)              (((x) & GENMASK(9, 2)) >> 2)

#define ANA_PFC_CFG_FC_LINK_SPEED(x)             ((x) & GENMASK(1, 0))
#define ANA_PFC_CFG_FC_LINK_SPEED_M              GENMASK(1, 0)
#define ANA_PFC_CFG_FC_LINK_SPEED_X(x)           ((x) & GENMASK(1, 0))

/*      ANA:POL:POL_PIR_CFG */
#define ANA_POL_PIR_CFG(g)        TARGET_ANA,0,1,16384,g,225,32,0,0,1,4

#define ANA_POL_PIR_CFG_PIR_RATE(x)              (((x) << 6) & GENMASK(20, 6))
#define ANA_POL_PIR_CFG_PIR_RATE_M               GENMASK(20, 6)
#define ANA_POL_PIR_CFG_PIR_RATE_X(x)            (((x) & GENMASK(20, 6)) >> 6)

#define ANA_POL_PIR_CFG_PIR_BURST(x)             ((x) & GENMASK(5, 0))
#define ANA_POL_PIR_CFG_PIR_BURST_M              GENMASK(5, 0)
#define ANA_POL_PIR_CFG_PIR_BURST_X(x)           ((x) & GENMASK(5, 0))

/*      ANA:POL:POL_CIR_CFG */
#define ANA_POL_CIR_CFG(g)        TARGET_ANA,0,1,16384,g,225,32,4,0,1,4

#define ANA_POL_CIR_CFG_CIR_RATE(x)              (((x) << 6) & GENMASK(20, 6))
#define ANA_POL_CIR_CFG_CIR_RATE_M               GENMASK(20, 6)
#define ANA_POL_CIR_CFG_CIR_RATE_X(x)            (((x) & GENMASK(20, 6)) >> 6)

#define ANA_POL_CIR_CFG_CIR_BURST(x)             ((x) & GENMASK(5, 0))
#define ANA_POL_CIR_CFG_CIR_BURST_M              GENMASK(5, 0)
#define ANA_POL_CIR_CFG_CIR_BURST_X(x)           ((x) & GENMASK(5, 0))

/*      ANA:POL:POL_MODE_CFG */
#define ANA_POL_MODE_CFG(g)       TARGET_ANA,0,1,16384,g,225,32,8,0,1,4

#define ANA_POL_MODE_CFG_DROP_ON_YELLOW_ENA(x)   (((x) << 11) & GENMASK(11, 11))
#define ANA_POL_MODE_CFG_DROP_ON_YELLOW_ENA_M    GENMASK(11, 11)
#define ANA_POL_MODE_CFG_DROP_ON_YELLOW_ENA_X(x) (((x) & GENMASK(11, 11)) >> 11)

#define ANA_POL_MODE_CFG_ALL_FRMS_RED_ENA(x)     (((x) << 10) & GENMASK(10, 10))
#define ANA_POL_MODE_CFG_ALL_FRMS_RED_ENA_M      GENMASK(10, 10)
#define ANA_POL_MODE_CFG_ALL_FRMS_RED_ENA_X(x)   (((x) & GENMASK(10, 10)) >> 10)

#define ANA_POL_MODE_CFG_IPG_SIZE(x)             (((x) << 5) & GENMASK(9, 5))
#define ANA_POL_MODE_CFG_IPG_SIZE_M              GENMASK(9, 5)
#define ANA_POL_MODE_CFG_IPG_SIZE_X(x)           (((x) & GENMASK(9, 5)) >> 5)

#define ANA_POL_MODE_CFG_FRM_MODE(x)             (((x) << 3) & GENMASK(4, 3))
#define ANA_POL_MODE_CFG_FRM_MODE_M              GENMASK(4, 3)
#define ANA_POL_MODE_CFG_FRM_MODE_X(x)           (((x) & GENMASK(4, 3)) >> 3)

#define ANA_POL_MODE_CFG_DLB_COUPLED(x)          (((x) << 2) & GENMASK(2, 2))
#define ANA_POL_MODE_CFG_DLB_COUPLED_M           GENMASK(2, 2)
#define ANA_POL_MODE_CFG_DLB_COUPLED_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define ANA_POL_MODE_CFG_CIR_ENA(x)              (((x) << 1) & GENMASK(1, 1))
#define ANA_POL_MODE_CFG_CIR_ENA_M               GENMASK(1, 1)
#define ANA_POL_MODE_CFG_CIR_ENA_X(x)            (((x) & GENMASK(1, 1)) >> 1)

#define ANA_POL_MODE_CFG_OVERSHOOT_ENA(x)        ((x) & GENMASK(0, 0))
#define ANA_POL_MODE_CFG_OVERSHOOT_ENA_M         GENMASK(0, 0)
#define ANA_POL_MODE_CFG_OVERSHOOT_ENA_X(x)      ((x) & GENMASK(0, 0))

/*      ANA:POL:POL_PIR_STATE */
#define ANA_POL_PIR_STATE(g)      TARGET_ANA,0,1,16384,g,225,32,12,0,1,4

#define ANA_POL_PIR_STATE_PIR_LVL(x)             ((x) & GENMASK(21, 0))
#define ANA_POL_PIR_STATE_PIR_LVL_M              GENMASK(21, 0)
#define ANA_POL_PIR_STATE_PIR_LVL_X(x)           ((x) & GENMASK(21, 0))

/*      ANA:POL:POL_CIR_STATE */
#define ANA_POL_CIR_STATE(g)      TARGET_ANA,0,1,16384,g,225,32,16,0,1,4

#define ANA_POL_CIR_STATE_CIR_LVL(x)             ((x) & GENMASK(21, 0))
#define ANA_POL_CIR_STATE_CIR_LVL_M              GENMASK(21, 0)
#define ANA_POL_CIR_STATE_CIR_LVL_X(x)           ((x) & GENMASK(21, 0))

/*      ANA:POL:POL_STATE */
#define ANA_POL_STATE(g)          TARGET_ANA,0,1,16384,g,225,32,20,0,1,4

#define ANA_POL_STATE_MARK_ALL_FRMS_RED_SET(x)   (((x) << 4) & GENMASK(4, 4))
#define ANA_POL_STATE_MARK_ALL_FRMS_RED_SET_M    GENMASK(4, 4)
#define ANA_POL_STATE_MARK_ALL_FRMS_RED_SET_X(x) (((x) & GENMASK(4, 4)) >> 4)

#define ANA_POL_STATE_LEAK_TIME(x)               ((x) & GENMASK(3, 0))
#define ANA_POL_STATE_LEAK_TIME_M                GENMASK(3, 0)
#define ANA_POL_STATE_LEAK_TIME_X(x)             ((x) & GENMASK(3, 0))

/*      ANA:POL_MISC:POL_FLOWC */
#define ANA_POL_FLOWC(r)          TARGET_ANA,0,1,23936,0,1,116,0,r,27,4

#define ANA_POL_FLOWC_POL_FLOWC(x)               ((x) & GENMASK(0, 0))
#define ANA_POL_FLOWC_POL_FLOWC_M                GENMASK(0, 0)
#define ANA_POL_FLOWC_POL_FLOWC_X(x)             ((x) & GENMASK(0, 0))

/*      ANA:POL_MISC:POL_HYST */
#define ANA_POL_HYST              TARGET_ANA,0,1,23936,0,1,116,108,0,1,4

#define ANA_POL_HYST_POL_FC_HYST(x)              (((x) << 4) & GENMASK(9, 4))
#define ANA_POL_HYST_POL_FC_HYST_M               GENMASK(9, 4)
#define ANA_POL_HYST_POL_FC_HYST_X(x)            (((x) & GENMASK(9, 4)) >> 4)

#define ANA_POL_HYST_POL_STOP_HYST(x)            ((x) & GENMASK(3, 0))
#define ANA_POL_HYST_POL_STOP_HYST_M             GENMASK(3, 0)
#define ANA_POL_HYST_POL_STOP_HYST_X(x)          ((x) & GENMASK(3, 0))

/*      ANA:POL_MISC:POL_MISC_CFG */
#define ANA_POL_MISC_CFG          TARGET_ANA,0,1,23936,0,1,116,112,0,1,4

#define ANA_POL_MISC_CFG_POL_CLOSE_ALL(x)        (((x) << 1) & GENMASK(1, 1))
#define ANA_POL_MISC_CFG_POL_CLOSE_ALL_M         GENMASK(1, 1)
#define ANA_POL_MISC_CFG_POL_CLOSE_ALL_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define ANA_POL_MISC_CFG_POL_LEAK_DIS(x)         ((x) & GENMASK(0, 0))
#define ANA_POL_MISC_CFG_POL_LEAK_DIS_M          GENMASK(0, 0)
#define ANA_POL_MISC_CFG_POL_LEAK_DIS_X(x)       ((x) & GENMASK(0, 0))

/*      DEV:PORT_MODE:CLOCK_CFG */
#define DEV_CLOCK_CFG(t)          TARGET_DEV,t,8,0,0,1,28,0,0,1,4

#define DEV_CLOCK_CFG_MAC_TX_RST(x)              (((x) << 7) & GENMASK(7, 7))
#define DEV_CLOCK_CFG_MAC_TX_RST_M               GENMASK(7, 7)
#define DEV_CLOCK_CFG_MAC_TX_RST_X(x)            (((x) & GENMASK(7, 7)) >> 7)

#define DEV_CLOCK_CFG_MAC_RX_RST(x)              (((x) << 6) & GENMASK(6, 6))
#define DEV_CLOCK_CFG_MAC_RX_RST_M               GENMASK(6, 6)
#define DEV_CLOCK_CFG_MAC_RX_RST_X(x)            (((x) & GENMASK(6, 6)) >> 6)

#define DEV_CLOCK_CFG_PCS_TX_RST(x)              (((x) << 5) & GENMASK(5, 5))
#define DEV_CLOCK_CFG_PCS_TX_RST_M               GENMASK(5, 5)
#define DEV_CLOCK_CFG_PCS_TX_RST_X(x)            (((x) & GENMASK(5, 5)) >> 5)

#define DEV_CLOCK_CFG_PCS_RX_RST(x)              (((x) << 4) & GENMASK(4, 4))
#define DEV_CLOCK_CFG_PCS_RX_RST_M               GENMASK(4, 4)
#define DEV_CLOCK_CFG_PCS_RX_RST_X(x)            (((x) & GENMASK(4, 4)) >> 4)

#define DEV_CLOCK_CFG_PORT_RST(x)                (((x) << 3) & GENMASK(3, 3))
#define DEV_CLOCK_CFG_PORT_RST_M                 GENMASK(3, 3)
#define DEV_CLOCK_CFG_PORT_RST_X(x)              (((x) & GENMASK(3, 3)) >> 3)

#define DEV_CLOCK_CFG_PHY_RST(x)                 (((x) << 2) & GENMASK(2, 2))
#define DEV_CLOCK_CFG_PHY_RST_M                  GENMASK(2, 2)
#define DEV_CLOCK_CFG_PHY_RST_X(x)               (((x) & GENMASK(2, 2)) >> 2)

#define DEV_CLOCK_CFG_LINK_SPEED(x)              ((x) & GENMASK(1, 0))
#define DEV_CLOCK_CFG_LINK_SPEED_M               GENMASK(1, 0)
#define DEV_CLOCK_CFG_LINK_SPEED_X(x)            ((x) & GENMASK(1, 0))

/*      DEV:MAC_CFG_STATUS:MAC_ENA_CFG */
#define DEV_MAC_ENA_CFG(t)        TARGET_DEV,t,8,28,0,1,44,0,0,1,4

#define DEV_MAC_ENA_CFG_RX_ENA(x)                (((x) << 4) & GENMASK(4, 4))
#define DEV_MAC_ENA_CFG_RX_ENA_M                 GENMASK(4, 4)
#define DEV_MAC_ENA_CFG_RX_ENA_X(x)              (((x) & GENMASK(4, 4)) >> 4)

#define DEV_MAC_ENA_CFG_TX_ENA(x)                ((x) & GENMASK(0, 0))
#define DEV_MAC_ENA_CFG_TX_ENA_M                 GENMASK(0, 0)
#define DEV_MAC_ENA_CFG_TX_ENA_X(x)              ((x) & GENMASK(0, 0))

/*      DEV:MAC_CFG_STATUS:MAC_MODE_CFG */
#define DEV_MAC_MODE_CFG(t)       TARGET_DEV,t,8,28,0,1,44,4,0,1,4

#define DEV_MAC_MODE_CFG_FC_WORD_SYNC_ENA(x)     (((x) << 8) & GENMASK(8, 8))
#define DEV_MAC_MODE_CFG_FC_WORD_SYNC_ENA_M      GENMASK(8, 8)
#define DEV_MAC_MODE_CFG_FC_WORD_SYNC_ENA_X(x)   (((x) & GENMASK(8, 8)) >> 8)

#define DEV_MAC_MODE_CFG_GIGA_MODE_ENA(x)        (((x) << 4) & GENMASK(4, 4))
#define DEV_MAC_MODE_CFG_GIGA_MODE_ENA_M         GENMASK(4, 4)
#define DEV_MAC_MODE_CFG_GIGA_MODE_ENA_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define DEV_MAC_MODE_CFG_FDX_ENA(x)              ((x) & GENMASK(0, 0))
#define DEV_MAC_MODE_CFG_FDX_ENA_M               GENMASK(0, 0)
#define DEV_MAC_MODE_CFG_FDX_ENA_X(x)            ((x) & GENMASK(0, 0))

/*      DEV:MAC_CFG_STATUS:MAC_MAXLEN_CFG */
#define DEV_MAC_MAXLEN_CFG(t)     TARGET_DEV,t,8,28,0,1,44,8,0,1,4

#define DEV_MAC_MAXLEN_CFG_MAX_LEN(x)            ((x) & GENMASK(15, 0))
#define DEV_MAC_MAXLEN_CFG_MAX_LEN_M             GENMASK(15, 0)
#define DEV_MAC_MAXLEN_CFG_MAX_LEN_X(x)          ((x) & GENMASK(15, 0))

/*      DEV:MAC_CFG_STATUS:MAC_IFG_CFG */
#define DEV_MAC_IFG_CFG(t)        TARGET_DEV,t,8,28,0,1,44,20,0,1,4

#define DEV_MAC_IFG_CFG_OLD_IPG_CHECK(x)         (((x) << 17) & GENMASK(17, 17))
#define DEV_MAC_IFG_CFG_OLD_IPG_CHECK_M          GENMASK(17, 17)
#define DEV_MAC_IFG_CFG_OLD_IPG_CHECK_X(x)       (((x) & GENMASK(17, 17)) >> 17)

#define DEV_MAC_IFG_CFG_REDUCED_TX_IFG(x)        (((x) << 16) & GENMASK(16, 16))
#define DEV_MAC_IFG_CFG_REDUCED_TX_IFG_M         GENMASK(16, 16)
#define DEV_MAC_IFG_CFG_REDUCED_TX_IFG_X(x)      (((x) & GENMASK(16, 16)) >> 16)

#define DEV_MAC_IFG_CFG_TX_IFG(x)                (((x) << 8) & GENMASK(12, 8))
#define DEV_MAC_IFG_CFG_TX_IFG_M                 GENMASK(12, 8)
#define DEV_MAC_IFG_CFG_TX_IFG_X(x)              (((x) & GENMASK(12, 8)) >> 8)

#define DEV_MAC_IFG_CFG_RX_IFG2(x)               (((x) << 4) & GENMASK(7, 4))
#define DEV_MAC_IFG_CFG_RX_IFG2_M                GENMASK(7, 4)
#define DEV_MAC_IFG_CFG_RX_IFG2_X(x)             (((x) & GENMASK(7, 4)) >> 4)

#define DEV_MAC_IFG_CFG_RX_IFG1(x)               ((x) & GENMASK(3, 0))
#define DEV_MAC_IFG_CFG_RX_IFG1_M                GENMASK(3, 0)
#define DEV_MAC_IFG_CFG_RX_IFG1_X(x)             ((x) & GENMASK(3, 0))

/*      DEV:MAC_CFG_STATUS:FC_MAC_LOW_CFG */
#define DEV_FC_MAC_LOW_CFG(t)     TARGET_DEV,t,8,28,0,1,44,32,0,1,4

#define DEV_FC_MAC_LOW_CFG_MAC_LOW(x)            ((x) & GENMASK(23, 0))
#define DEV_FC_MAC_LOW_CFG_MAC_LOW_M             GENMASK(23, 0)
#define DEV_FC_MAC_LOW_CFG_MAC_LOW_X(x)          ((x) & GENMASK(23, 0))

/*      DEV:MAC_CFG_STATUS:FC_MAC_HIGH_CFG */
#define DEV_FC_MAC_HIGH_CFG(t)    TARGET_DEV,t,8,28,0,1,44,36,0,1,4

#define DEV_FC_MAC_HIGH_CFG_MAC_HIGH(x)          ((x) & GENMASK(23, 0))
#define DEV_FC_MAC_HIGH_CFG_MAC_HIGH_M           GENMASK(23, 0)
#define DEV_FC_MAC_HIGH_CFG_MAC_HIGH_X(x)        ((x) & GENMASK(23, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_CFG */
#define DEV_PCS1G_CFG(t)          TARGET_DEV,t,8,72,0,1,68,0,0,1,4

#define DEV_PCS1G_CFG_LINK_STATUS_TYPE(x)        (((x) << 4) & GENMASK(4, 4))
#define DEV_PCS1G_CFG_LINK_STATUS_TYPE_M         GENMASK(4, 4)
#define DEV_PCS1G_CFG_LINK_STATUS_TYPE_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define DEV_PCS1G_CFG_AN_LINK_CTRL_ENA(x)        (((x) << 1) & GENMASK(1, 1))
#define DEV_PCS1G_CFG_AN_LINK_CTRL_ENA_M         GENMASK(1, 1)
#define DEV_PCS1G_CFG_AN_LINK_CTRL_ENA_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define DEV_PCS1G_CFG_PCS_ENA(x)                 ((x) & GENMASK(0, 0))
#define DEV_PCS1G_CFG_PCS_ENA_M                  GENMASK(0, 0)
#define DEV_PCS1G_CFG_PCS_ENA_X(x)               ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_SD_CFG */
#define DEV_PCS1G_SD_CFG(t)       TARGET_DEV,t,8,72,0,1,68,8,0,1,4

#define DEV_PCS1G_SD_CFG_SD_SEL(x)               (((x) << 8) & GENMASK(8, 8))
#define DEV_PCS1G_SD_CFG_SD_SEL_M                GENMASK(8, 8)
#define DEV_PCS1G_SD_CFG_SD_SEL_X(x)             (((x) & GENMASK(8, 8)) >> 8)

#define DEV_PCS1G_SD_CFG_SD_POL(x)               (((x) << 4) & GENMASK(4, 4))
#define DEV_PCS1G_SD_CFG_SD_POL_M                GENMASK(4, 4)
#define DEV_PCS1G_SD_CFG_SD_POL_X(x)             (((x) & GENMASK(4, 4)) >> 4)

#define DEV_PCS1G_SD_CFG_SD_ENA(x)               ((x) & GENMASK(0, 0))
#define DEV_PCS1G_SD_CFG_SD_ENA_M                GENMASK(0, 0)
#define DEV_PCS1G_SD_CFG_SD_ENA_X(x)             ((x) & GENMASK(0, 0))

/*      DEV:MM_CONFIG:ENABLE_CONFIG */
#define DEV_ENABLE_CONFIG(t)      TARGET_DEV,t,8,156,0,1,8,0,0,1,4

#define DEV_ENABLE_CONFIG_MM_RX_ENA(x)           ((x) & GENMASK(0, 0))
#define DEV_ENABLE_CONFIG_MM_RX_ENA_M            GENMASK(0, 0)
#define DEV_ENABLE_CONFIG_MM_RX_ENA_X(x)         ((x) & GENMASK(0, 0))

#define DEV_ENABLE_CONFIG_MM_TX_ENA(x)           (((x) << 4) & GENMASK(4, 4))
#define DEV_ENABLE_CONFIG_MM_TX_ENA_M            GENMASK(4, 4)
#define DEV_ENABLE_CONFIG_MM_TX_ENA_X(x)         (((x) & GENMASK(4, 4)) >> 4)

#define DEV_ENABLE_CONFIG_KEEP_S_AFTER_D(x)      (((x) << 8) & GENMASK(8, 8))
#define DEV_ENABLE_CONFIG_KEEP_S_AFTER_D_M       GENMASK(8, 8)
#define DEV_ENABLE_CONFIG_KEEP_S_AFTER_D_X(x)    (((x) & GENMASK(8, 8)) >> 8)

/*      DEV:MM_CONFIG:VERIF_CONFIG */
#define DEV_VERIF_CONFIG(t)       TARGET_DEV,t,8,156,0,1,8,4,0,1,4

#define DEV_VERIF_CONFIG_PRM_VERIFY_DIS(x)       ((x) & GENMASK(0, 0))
#define DEV_VERIF_CONFIG_PRM_VERIFY_DIS_M        GENMASK(0, 0)
#define DEV_VERIF_CONFIG_PRM_VERIFY_DIS_X(x)     ((x) & GENMASK(0, 0))

#define DEV_VERIF_CONFIG_PRM_VERIFY_TIME(x)      (((x) << 4) & GENMASK(11, 4))
#define DEV_VERIF_CONFIG_PRM_VERIFY_TIME_M       GENMASK(11, 4)
#define DEV_VERIF_CONFIG_PRM_VERIFY_TIME_X(x)    (((x) & GENMASK(11, 4)) >> 4)

#define DEV_VERIF_CONFIG_VERIF_TIMER_UNITS(x)    (((x) << 12) & GENMASK(13, 12))
#define DEV_VERIF_CONFIG_VERIF_TIMER_UNITS_M     GENMASK(13, 12)
#define DEV_VERIF_CONFIG_VERIF_TIMER_UNITS_X(x)  (((x) & GENMASK(13, 12)) >> 12)

/*      DEV:MM_STATISTICS:MM_STATUS */
#define DEV_MM_STATUS(t)          TARGET_DEV,t,8,164,0,1,4,0,0,1,4

#define DEV_MM_STATUS_PRMPT_ACTIVE_STATUS(x)     ((x) & GENMASK(0, 0))
#define DEV_MM_STATUS_PRMPT_ACTIVE_STATUS_M      GENMASK(0, 0)
#define DEV_MM_STATUS_PRMPT_ACTIVE_STATUS_X(x)   ((x) & GENMASK(0, 0))

#define DEV_MM_STATUS_PRMPT_ACTIVE_STICKY(x)     (((x) << 4) & GENMASK(4, 4))
#define DEV_MM_STATUS_PRMPT_ACTIVE_STICKY_M      GENMASK(4, 4)
#define DEV_MM_STATUS_PRMPT_ACTIVE_STICKY_X(x)   (((x) & GENMASK(4, 4)) >> 4)

#define DEV_MM_STATUS_PRMPT_VERIFY_STATE(x)      (((x) << 8) & GENMASK(10, 8))
#define DEV_MM_STATUS_PRMPT_VERIFY_STATE_M       GENMASK(10, 8)
#define DEV_MM_STATUS_PRMPT_VERIFY_STATE_X(x)    (((x) & GENMASK(10, 8)) >> 8)

#define DEV_MM_STATUS_UNEXP_RX_PFRM_STICKY(x)    (((x) << 12) & GENMASK(12, 12))
#define DEV_MM_STATUS_UNEXP_RX_PFRM_STICKY_M     GENMASK(12, 12)
#define DEV_MM_STATUS_UNEXP_RX_PFRM_STICKY_X(x)  (((x) & GENMASK(12, 12)) >> 12)

#define DEV_MM_STATUS_UNEXP_TX_PFRM_STICKY(x)    (((x) << 16) & GENMASK(16, 16))
#define DEV_MM_STATUS_UNEXP_TX_PFRM_STICKY_M     GENMASK(16, 16)
#define DEV_MM_STATUS_UNEXP_TX_PFRM_STICKY_X(x)  (((x) & GENMASK(16, 16)) >> 16)

#define DEV_MM_STATUS_MM_RX_FRAME_STATUS(x)      (((x) << 20) & GENMASK(20, 20))
#define DEV_MM_STATUS_MM_RX_FRAME_STATUS_M       GENMASK(20, 20)
#define DEV_MM_STATUS_MM_RX_FRAME_STATUS_X(x)    (((x) & GENMASK(20, 20)) >> 20)

#define DEV_MM_STATUS_MM_TX_FRAME_STATUS(x)      (((x) << 24) & GENMASK(24, 24))
#define DEV_MM_STATUS_MM_TX_FRAME_STATUS_M       GENMASK(24, 24)
#define DEV_MM_STATUS_MM_TX_FRAME_STATUS_X(x)    (((x) & GENMASK(24, 24)) >> 24)

#define DEV_MM_STATUS_MM_TX_PRMPT_STATUS(x)      (((x) << 28) & GENMASK(28, 28))
#define DEV_MM_STATUS_MM_TX_PRMPT_STATUS_M       GENMASK(28, 28)
#define DEV_MM_STATUS_MM_TX_PRMPT_STATUS_X(x)    (((x) & GENMASK(28, 28)) >> 28)

/*      DEV:PHASE_DETECTOR_CTRL:PHAD_CTRL */
#define DEV_PHAD_CTRL(t,g)        TARGET_DEV,t,8,168,g,2,8,0,0,1,4

#define DEV_PHAD_CTRL_PHAD_ENA(x)                (((x) << 10) & GENMASK(10, 10))
#define DEV_PHAD_CTRL_PHAD_ENA_M                 GENMASK(10, 10)
#define DEV_PHAD_CTRL_PHAD_ENA_X(x)              (((x) & GENMASK(10, 10)) >> 10)

#define DEV_PHAD_CTRL_PHAD_FAILED(x)             (((x) << 9) & GENMASK(9, 9))
#define DEV_PHAD_CTRL_PHAD_FAILED_M              GENMASK(9, 9)
#define DEV_PHAD_CTRL_PHAD_FAILED_X(x)           (((x) & GENMASK(9, 9)) >> 9)

#define DEV_PHAD_CTRL_REDUCED_RES(x)             (((x) << 6) & GENMASK(8, 6))
#define DEV_PHAD_CTRL_REDUCED_RES_M              GENMASK(8, 6)
#define DEV_PHAD_CTRL_REDUCED_RES_X(x)           (((x) & GENMASK(8, 6)) >> 6)

#define DEV_PHAD_CTRL_LOCK_ACC(x)                (((x) << 3) & GENMASK(5, 3))
#define DEV_PHAD_CTRL_LOCK_ACC_M                 GENMASK(5, 3)
#define DEV_PHAD_CTRL_LOCK_ACC_X(x)              (((x) & GENMASK(5, 3)) >> 3)

#define DEV_PHAD_CTRL_REALIGN_OFS(x)             ((x) & GENMASK(2, 0))
#define DEV_PHAD_CTRL_REALIGN_OFS_M              GENMASK(2, 0)
#define DEV_PHAD_CTRL_REALIGN_OFS_X(x)           ((x) & GENMASK(2, 0))

/*      GCB:CHIP_REGS:SOFT_RST */
#define GCB_SOFT_RST              TARGET_GCB,0,1,0,0,1,12,4,0,1,4

#define GCB_SOFT_RST_SOFT_SWC_RST(x)             ((x) & GENMASK(0, 0))
#define GCB_SOFT_RST_SOFT_SWC_RST_M              GENMASK(0, 0)
#define GCB_SOFT_RST_SOFT_SWC_RST_X(x)           ((x) & GENMASK(0, 0))

/*      GCB:CHIP_REGS:BUILDID */
#define GCB_BUILDID               TARGET_GCB,0,1,0,0,1,12,8,0,1,4

/*      GCB:GPIO:GPIO_OUT_SET */
#define GCB_GPIO_OUT_SET(r)       TARGET_GCB,0,1,12,0,1,256,0,r,8,4

#define GCB_GPIO_OUT_SET_G_OUT_SET(x)            ((x) & GENMASK(5, 0))
#define GCB_GPIO_OUT_SET_G_OUT_SET_M             GENMASK(5, 0)
#define GCB_GPIO_OUT_SET_G_OUT_SET_X(x)          ((x) & GENMASK(5, 0))

/*      GCB:GPIO:GPIO_OUT_CLR */
#define GCB_GPIO_OUT_CLR(r)       TARGET_GCB,0,1,12,0,1,256,32,r,8,4

#define GCB_GPIO_OUT_CLR_G_OUT_CLR(x)            ((x) & GENMASK(5, 0))
#define GCB_GPIO_OUT_CLR_G_OUT_CLR_M             GENMASK(5, 0)
#define GCB_GPIO_OUT_CLR_G_OUT_CLR_X(x)          ((x) & GENMASK(5, 0))

/*      GCB:GPIO:GPIO_OUT */
#define GCB_GPIO_OUT(r)           TARGET_GCB,0,1,12,0,1,256,64,r,8,4

#define GCB_GPIO_OUT_G_OUT(x)                    ((x) & GENMASK(5, 0))
#define GCB_GPIO_OUT_G_OUT_M                     GENMASK(5, 0)
#define GCB_GPIO_OUT_G_OUT_X(x)                  ((x) & GENMASK(5, 0))

/*      MEP:COMMON:MEP_CTRL */
#define MEP_MEP_CTRL              TARGET_MEP,0,1,4352,0,1,160,0,0,1,4

#define MEP_MEP_CTRL_LOC_SCAN_ENA(x)             (((x) << 1) & GENMASK(1, 1))
#define MEP_MEP_CTRL_LOC_SCAN_ENA_M              GENMASK(1, 1)
#define MEP_MEP_CTRL_LOC_SCAN_ENA_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define MEP_MEP_CTRL_MEP_ENA(x)                  ((x) & GENMASK(0, 0))
#define MEP_MEP_CTRL_MEP_ENA_M                   GENMASK(0, 0)
#define MEP_MEP_CTRL_MEP_ENA_X(x)                ((x) & GENMASK(0, 0))

#define MEP_MEP_CTRL_EXT_CPU_PORTMASK(x)         (((x) << 2) & GENMASK(9, 2))
#define MEP_MEP_CTRL_EXT_CPU_PORTMASK_M          GENMASK(9, 2)
#define MEP_MEP_CTRL_EXT_CPU_PORTMASK_X(x)       (((x) & GENMASK(9, 2)) >> 2)

/*      MEP:COMMON:LOC_PERIOD_CFG */
#define MEP_LOC_PERIOD_CFG(r)     TARGET_MEP,0,1,4352,0,1,160,52,r,10,4

/*      MEP:VOE:HW_CTRL */
#define MEP_HW_CTRL(g)            TARGET_MEP,0,1,0,g,8,256,32,0,1,4

#define MEP_HW_CTRL_LBM_ENA(x)                   (((x) << 2) & GENMASK(2, 2))
#define MEP_HW_CTRL_LBM_ENA_M                    GENMASK(2, 2)
#define MEP_HW_CTRL_LBM_ENA_X(x)                 (((x) & GENMASK(2, 2)) >> 2)

#define MEP_HW_CTRL_LBR_ENA(x)                   (((x) << 1) & GENMASK(1, 1))
#define MEP_HW_CTRL_LBR_ENA_M                    GENMASK(1, 1)
#define MEP_HW_CTRL_LBR_ENA_X(x)                 (((x) & GENMASK(1, 1)) >> 1)

#define MEP_HW_CTRL_CCM_ENA(x)                   ((x) & GENMASK(0, 0))
#define MEP_HW_CTRL_CCM_ENA_M                    GENMASK(0, 0)
#define MEP_HW_CTRL_CCM_ENA_X(x)                 ((x) & GENMASK(0, 0))

/*      MEP:VOE:CCM_CFG */
#define MEP_CCM_CFG(g)            TARGET_MEP,0,1,0,g,8,256,52,0,1,4

#define MEP_CCM_CFG_CCM_SEQ_INCR_ENA(x)          (((x) << 22) & GENMASK(22, 22))
#define MEP_CCM_CFG_CCM_SEQ_INCR_ENA_M           GENMASK(22, 22)
#define MEP_CCM_CFG_CCM_SEQ_INCR_ENA_X(x)        (((x) & GENMASK(22, 22)) >> 22)

#define MEP_CCM_CFG_CCM_SEQ_UPD_ENA(x)           (((x) << 21) & GENMASK(21, 21))
#define MEP_CCM_CFG_CCM_SEQ_UPD_ENA_M            GENMASK(21, 21)
#define MEP_CCM_CFG_CCM_SEQ_UPD_ENA_X(x)         (((x) & GENMASK(21, 21)) >> 21)

#define MEP_CCM_CFG_CCM_RX_SEQ_CHK_ENA(x)        (((x) << 20) & GENMASK(20, 20))
#define MEP_CCM_CFG_CCM_RX_SEQ_CHK_ENA_M         GENMASK(20, 20)
#define MEP_CCM_CFG_CCM_RX_SEQ_CHK_ENA_X(x)      (((x) & GENMASK(20, 20)) >> 20)

#define MEP_CCM_CFG_CCM_TX_RDI(x)                (((x) << 19) & GENMASK(19, 19))
#define MEP_CCM_CFG_CCM_TX_RDI_M                 GENMASK(19, 19)
#define MEP_CCM_CFG_CCM_TX_RDI_X(x)              (((x) & GENMASK(19, 19)) >> 19)

#define MEP_CCM_CFG_CCM_MISS_CNT(x)              (((x) << 16) & GENMASK(18, 16))
#define MEP_CCM_CFG_CCM_MISS_CNT_M               GENMASK(18, 16)
#define MEP_CCM_CFG_CCM_MISS_CNT_X(x)            (((x) & GENMASK(18, 16)) >> 16)

#define MEP_CCM_CFG_CCM_PRIO(x)                  (((x) << 13) & GENMASK(15, 13))
#define MEP_CCM_CFG_CCM_PRIO_M                   GENMASK(15, 13)
#define MEP_CCM_CFG_CCM_PRIO_X(x)                (((x) & GENMASK(15, 13)) >> 13)

#define MEP_CCM_CFG_CCM_PERIOD(x)                (((x) << 10) & GENMASK(12, 10))
#define MEP_CCM_CFG_CCM_PERIOD_M                 GENMASK(12, 10)
#define MEP_CCM_CFG_CCM_PERIOD_X(x)              (((x) & GENMASK(12, 10)) >> 10)

#define MEP_CCM_CFG_CCM_MEGID_CHK_ENA(x)         (((x) << 9) & GENMASK(9, 9))
#define MEP_CCM_CFG_CCM_MEGID_CHK_ENA_M          GENMASK(9, 9)
#define MEP_CCM_CFG_CCM_MEGID_CHK_ENA_X(x)       (((x) & GENMASK(9, 9)) >> 9)

#define MEP_CCM_CFG_CCM_MEPID_CHK_ENA(x)         (((x) << 8) & GENMASK(8, 8))
#define MEP_CCM_CFG_CCM_MEPID_CHK_ENA_M          GENMASK(8, 8)
#define MEP_CCM_CFG_CCM_MEPID_CHK_ENA_X(x)       (((x) & GENMASK(8, 8)) >> 8)

#define MEP_CCM_CFG_CCM_PERIOD_ERR(x)            (((x) << 7) & GENMASK(7, 7))
#define MEP_CCM_CFG_CCM_PERIOD_ERR_M             GENMASK(7, 7)
#define MEP_CCM_CFG_CCM_PERIOD_ERR_X(x)          (((x) & GENMASK(7, 7)) >> 7)

#define MEP_CCM_CFG_CCM_PRIO_ERR(x)              (((x) << 6) & GENMASK(6, 6))
#define MEP_CCM_CFG_CCM_PRIO_ERR_M               GENMASK(6, 6)
#define MEP_CCM_CFG_CCM_PRIO_ERR_X(x)            (((x) & GENMASK(6, 6)) >> 6)

#define MEP_CCM_CFG_CCM_ZERO_PERIOD_ERR(x)       (((x) << 5) & GENMASK(5, 5))
#define MEP_CCM_CFG_CCM_ZERO_PERIOD_ERR_M        GENMASK(5, 5)
#define MEP_CCM_CFG_CCM_ZERO_PERIOD_ERR_X(x)     (((x) & GENMASK(5, 5)) >> 5)

#define MEP_CCM_CFG_CCM_RX_RDI(x)                (((x) << 4) & GENMASK(4, 4))
#define MEP_CCM_CFG_CCM_RX_RDI_M                 GENMASK(4, 4)
#define MEP_CCM_CFG_CCM_RX_RDI_X(x)              (((x) & GENMASK(4, 4)) >> 4)

#define MEP_CCM_CFG_CCM_LOC_DEFECT(x)            (((x) << 3) & GENMASK(3, 3))
#define MEP_CCM_CFG_CCM_LOC_DEFECT_M             GENMASK(3, 3)
#define MEP_CCM_CFG_CCM_LOC_DEFECT_X(x)          (((x) & GENMASK(3, 3)) >> 3)

#define MEP_CCM_CFG_CCM_MEPID_ERR(x)             (((x) << 2) & GENMASK(2, 2))
#define MEP_CCM_CFG_CCM_MEPID_ERR_M              GENMASK(2, 2)
#define MEP_CCM_CFG_CCM_MEPID_ERR_X(x)           (((x) & GENMASK(2, 2)) >> 2)

#define MEP_CCM_CFG_CCM_MEGID_ERR(x)             (((x) << 1) & GENMASK(1, 1))
#define MEP_CCM_CFG_CCM_MEGID_ERR_M              GENMASK(1, 1)
#define MEP_CCM_CFG_CCM_MEGID_ERR_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define MEP_CCM_CFG_OAM_MEL_ERR(x)               ((x) & GENMASK(0, 0))
#define MEP_CCM_CFG_OAM_MEL_ERR_M                GENMASK(0, 0)
#define MEP_CCM_CFG_OAM_MEL_ERR_X(x)             ((x) & GENMASK(0, 0))

/*      MEP:VOE:STICKY */
#define MEP_STICKY(g)             TARGET_MEP,0,1,0,g,8,256,128,0,1,4

#define MEP_STICKY_CCM_PERIOD_STICKY(x)          (((x) << 7) & GENMASK(7, 7))
#define MEP_STICKY_CCM_PERIOD_STICKY_M           GENMASK(7, 7)
#define MEP_STICKY_CCM_PERIOD_STICKY_X(x)        (((x) & GENMASK(7, 7)) >> 7)

#define MEP_STICKY_CCM_PRIO_STICKY(x)            (((x) << 6) & GENMASK(6, 6))
#define MEP_STICKY_CCM_PRIO_STICKY_M             GENMASK(6, 6)
#define MEP_STICKY_CCM_PRIO_STICKY_X(x)          (((x) & GENMASK(6, 6)) >> 6)

#define MEP_STICKY_CCM_ZERO_PERIOD_STICKY(x)     (((x) << 5) & GENMASK(5, 5))
#define MEP_STICKY_CCM_ZERO_PERIOD_STICKY_M      GENMASK(5, 5)
#define MEP_STICKY_CCM_ZERO_PERIOD_STICKY_X(x)   (((x) & GENMASK(5, 5)) >> 5)

#define MEP_STICKY_CCM_RX_RDI_STICKY(x)          (((x) << 4) & GENMASK(4, 4))
#define MEP_STICKY_CCM_RX_RDI_STICKY_M           GENMASK(4, 4)
#define MEP_STICKY_CCM_RX_RDI_STICKY_X(x)        (((x) & GENMASK(4, 4)) >> 4)

#define MEP_STICKY_CCM_LOC_STICKY(x)             (((x) << 3) & GENMASK(3, 3))
#define MEP_STICKY_CCM_LOC_STICKY_M              GENMASK(3, 3)
#define MEP_STICKY_CCM_LOC_STICKY_X(x)           (((x) & GENMASK(3, 3)) >> 3)

#define MEP_STICKY_CCM_MEPID_STICKY(x)           (((x) << 2) & GENMASK(2, 2))
#define MEP_STICKY_CCM_MEPID_STICKY_M            GENMASK(2, 2)
#define MEP_STICKY_CCM_MEPID_STICKY_X(x)         (((x) & GENMASK(2, 2)) >> 2)

#define MEP_STICKY_CCM_MEGID_STICKY(x)           (((x) << 1) & GENMASK(1, 1))
#define MEP_STICKY_CCM_MEGID_STICKY_M            GENMASK(1, 1)
#define MEP_STICKY_CCM_MEGID_STICKY_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define MEP_STICKY_OAM_MEL_STICKY(x)             ((x) & GENMASK(0, 0))
#define MEP_STICKY_OAM_MEL_STICKY_M              GENMASK(0, 0)
#define MEP_STICKY_OAM_MEL_STICKY_X(x)           ((x) & GENMASK(0, 0))

/*      MEP:MRP:MRP_CTRL */
#define MEP_MRP_CTRL(g)           TARGET_MEP,0,1,2048,g,8,128,0,0,1,4

#define MEP_MRP_CTRL_ITST_CHK_SEQ_ENA(x)         (((x) << 11) & GENMASK(11, 11))
#define MEP_MRP_CTRL_ITST_CHK_SEQ_ENA_M          GENMASK(11, 11)
#define MEP_MRP_CTRL_ITST_CHK_SEQ_ENA_X(x)       (((x) & GENMASK(11, 11)) >> 11)

#define MEP_MRP_CTRL_TST_CHK_SEQ_ENA(x)          (((x) << 10) & GENMASK(10, 10))
#define MEP_MRP_CTRL_TST_CHK_SEQ_ENA_M           GENMASK(10, 10)
#define MEP_MRP_CTRL_TST_CHK_SEQ_ENA_X(x)        (((x) & GENMASK(10, 10)) >> 10)

#define MEP_MRP_CTRL_CHK_DMAC_ENA(x)             (((x) << 9) & GENMASK(9, 9))
#define MEP_MRP_CTRL_CHK_DMAC_ENA_M              GENMASK(9, 9)
#define MEP_MRP_CTRL_CHK_DMAC_ENA_X(x)           (((x) & GENMASK(9, 9)) >> 9)

#define MEP_MRP_CTRL_ALLOW_MRP_OUIS_ENA(x)       (((x) << 8) & GENMASK(8, 8))
#define MEP_MRP_CTRL_ALLOW_MRP_OUIS_ENA_M        GENMASK(8, 8)
#define MEP_MRP_CTRL_ALLOW_MRP_OUIS_ENA_X(x)     (((x) & GENMASK(8, 8)) >> 8)

#define MEP_MRP_CTRL_CHK_VERSION_ENA(x)          (((x) << 7) & GENMASK(7, 7))
#define MEP_MRP_CTRL_CHK_VERSION_ENA_M           GENMASK(7, 7)
#define MEP_MRP_CTRL_CHK_VERSION_ENA_X(x)        (((x) & GENMASK(7, 7)) >> 7)

#define MEP_MRP_CTRL_MRP_VERSION(x)              (((x) << 3) & GENMASK(6, 3))
#define MEP_MRP_CTRL_MRP_VERSION_M               GENMASK(6, 3)
#define MEP_MRP_CTRL_MRP_VERSION_X(x)            (((x) & GENMASK(6, 3)) >> 3)

#define MEP_MRP_CTRL_MRP_TST_ENA(x)              (((x) << 2) & GENMASK(2, 2))
#define MEP_MRP_CTRL_MRP_TST_ENA_M               GENMASK(2, 2)
#define MEP_MRP_CTRL_MRP_TST_ENA_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define MEP_MRP_CTRL_MRP_ITST_ENA(x)             (((x) << 1) & GENMASK(1, 1))
#define MEP_MRP_CTRL_MRP_ITST_ENA_M              GENMASK(1, 1)
#define MEP_MRP_CTRL_MRP_ITST_ENA_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define MEP_MRP_CTRL_MRP_ENA(x)                  ((x) & GENMASK(0, 0))
#define MEP_MRP_CTRL_MRP_ENA_M                   GENMASK(0, 0)
#define MEP_MRP_CTRL_MRP_ENA_X(x)                ((x) & GENMASK(0, 0))

/*      MEP:MRP:MRP_FWD_CTRL */
#define MEP_MRP_FWD_CTRL(g)       TARGET_MEP,0,1,2048,g,8,128,4,0,1,4

#define MEP_MRP_FWD_CTRL_ICON_MASK_ENA(x)        (((x) << 25) & GENMASK(25, 25))
#define MEP_MRP_FWD_CTRL_ICON_MASK_ENA_M         GENMASK(25, 25)
#define MEP_MRP_FWD_CTRL_ICON_MASK_ENA_X(x)      (((x) & GENMASK(25, 25)) >> 25)

#define MEP_MRP_FWD_CTRL_RING_MASK_ENA(x)        (((x) << 24) & GENMASK(24, 24))
#define MEP_MRP_FWD_CTRL_RING_MASK_ENA_M         GENMASK(24, 24)
#define MEP_MRP_FWD_CTRL_RING_MASK_ENA_X(x)      (((x) & GENMASK(24, 24)) >> 24)

#define MEP_MRP_FWD_CTRL_ERR_FWD_SEL(x)          (((x) << 22) & GENMASK(23, 22))
#define MEP_MRP_FWD_CTRL_ERR_FWD_SEL_M           GENMASK(23, 22)
#define MEP_MRP_FWD_CTRL_ERR_FWD_SEL_X(x)        (((x) & GENMASK(23, 22)) >> 22)

#define MEP_MRP_FWD_CTRL_MRP_TST_FWD_SEL(x)      (((x) << 20) & GENMASK(21, 20))
#define MEP_MRP_FWD_CTRL_MRP_TST_FWD_SEL_M       GENMASK(21, 20)
#define MEP_MRP_FWD_CTRL_MRP_TST_FWD_SEL_X(x)    (((x) & GENMASK(21, 20)) >> 20)

#define MEP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL(x)      (((x) << 18) & GENMASK(19, 18))
#define MEP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL_M       GENMASK(19, 18)
#define MEP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL_X(x)    (((x) & GENMASK(19, 18)) >> 18)

#define MEP_MRP_FWD_CTRL_MRP_LD_FWD_SEL(x)       (((x) << 16) & GENMASK(17, 16))
#define MEP_MRP_FWD_CTRL_MRP_LD_FWD_SEL_M        GENMASK(17, 16)
#define MEP_MRP_FWD_CTRL_MRP_LD_FWD_SEL_X(x)     (((x) & GENMASK(17, 16)) >> 16)

#define MEP_MRP_FWD_CTRL_MRP_LU_FWD_SEL(x)       (((x) << 14) & GENMASK(15, 14))
#define MEP_MRP_FWD_CTRL_MRP_LU_FWD_SEL_M        GENMASK(15, 14)
#define MEP_MRP_FWD_CTRL_MRP_LU_FWD_SEL_X(x)     (((x) & GENMASK(15, 14)) >> 14)

#define MEP_MRP_FWD_CTRL_MRP_TC_FWD_SEL(x)       (((x) << 12) & GENMASK(13, 12))
#define MEP_MRP_FWD_CTRL_MRP_TC_FWD_SEL_M        GENMASK(13, 12)
#define MEP_MRP_FWD_CTRL_MRP_TC_FWD_SEL_X(x)     (((x) & GENMASK(13, 12)) >> 12)

#define MEP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL(x)     (((x) << 10) & GENMASK(11, 10))
#define MEP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL_M      GENMASK(11, 10)
#define MEP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL_X(x)   (((x) & GENMASK(11, 10)) >> 10)

#define MEP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL(x)      (((x) << 8) & GENMASK(9, 8))
#define MEP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL_M       GENMASK(9, 8)
#define MEP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL_X(x)    (((x) & GENMASK(9, 8)) >> 8)

#define MEP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL(x)      (((x) << 6) & GENMASK(7, 6))
#define MEP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL_M       GENMASK(7, 6)
#define MEP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL_X(x)    (((x) & GENMASK(7, 6)) >> 6)

#define MEP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL(x)      (((x) << 4) & GENMASK(5, 4))
#define MEP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL_M       GENMASK(5, 4)
#define MEP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL_X(x)    (((x) & GENMASK(5, 4)) >> 4)

#define MEP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL(x)     (((x) << 2) & GENMASK(3, 2))
#define MEP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL_M      GENMASK(3, 2)
#define MEP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL_X(x)   (((x) & GENMASK(3, 2)) >> 2)

#define MEP_MRP_FWD_CTRL_OTHER_FWD_SEL(x)        ((x) & GENMASK(1, 0))
#define MEP_MRP_FWD_CTRL_OTHER_FWD_SEL_M         GENMASK(1, 0)
#define MEP_MRP_FWD_CTRL_OTHER_FWD_SEL_X(x)      ((x) & GENMASK(1, 0))

/*      MEP:MRP:RING_MASK_CFG */
#define MEP_RING_MASK_CFG(g)      TARGET_MEP,0,1,2048,g,8,128,8,0,1,4

#define MEP_RING_MASK_CFG_RING_PORTMASK(x)       ((x) & GENMASK(7, 0))
#define MEP_RING_MASK_CFG_RING_PORTMASK_M        GENMASK(7, 0)
#define MEP_RING_MASK_CFG_RING_PORTMASK_X(x)     ((x) & GENMASK(7, 0))

/*      MEP:MRP:ICON_MASK_CFG */
#define MEP_ICON_MASK_CFG(g)      TARGET_MEP,0,1,2048,g,8,128,12,0,1,4

#define MEP_ICON_MASK_CFG_ICON_PORTMASK(x)       ((x) & GENMASK(7, 0))
#define MEP_ICON_MASK_CFG_ICON_PORTMASK_M        GENMASK(7, 0)
#define MEP_ICON_MASK_CFG_ICON_PORTMASK_X(x)     ((x) & GENMASK(7, 0))

/*      MEP:MRP:TST_FWD_CTRL */
#define MEP_TST_FWD_CTRL(g)       TARGET_MEP,0,1,2048,g,8,128,16,0,1,4

#define MEP_TST_FWD_CTRL_NXT_TST_CPU_HITME(x)    (((x) << 9) & GENMASK(9, 9))
#define MEP_TST_FWD_CTRL_NXT_TST_CPU_HITME_M     GENMASK(9, 9)
#define MEP_TST_FWD_CTRL_NXT_TST_CPU_HITME_X(x)  (((x) & GENMASK(9, 9)) >> 9)

#define MEP_TST_FWD_CTRL_NXT_LOC_CPU_HITME(x)    (((x) << 8) & GENMASK(8, 8))
#define MEP_TST_FWD_CTRL_NXT_LOC_CPU_HITME_M     GENMASK(8, 8)
#define MEP_TST_FWD_CTRL_NXT_LOC_CPU_HITME_X(x)  (((x) & GENMASK(8, 8)) >> 8)

#define MEP_TST_FWD_CTRL_HI_PRIO_FWD_SEL(x)      (((x) << 6) & GENMASK(7, 6))
#define MEP_TST_FWD_CTRL_HI_PRIO_FWD_SEL_M       GENMASK(7, 6)
#define MEP_TST_FWD_CTRL_HI_PRIO_FWD_SEL_X(x)    (((x) & GENMASK(7, 6)) >> 6)

#define MEP_TST_FWD_CTRL_LO_PRIO_FWD_SEL(x)      (((x) << 4) & GENMASK(5, 4))
#define MEP_TST_FWD_CTRL_LO_PRIO_FWD_SEL_M       GENMASK(5, 4)
#define MEP_TST_FWD_CTRL_LO_PRIO_FWD_SEL_X(x)    (((x) & GENMASK(5, 4)) >> 4)

#define MEP_TST_FWD_CTRL_REM_FWD_SEL(x)          (((x) << 2) & GENMASK(3, 2))
#define MEP_TST_FWD_CTRL_REM_FWD_SEL_M           GENMASK(3, 2)
#define MEP_TST_FWD_CTRL_REM_FWD_SEL_X(x)        (((x) & GENMASK(3, 2)) >> 2)

#define MEP_TST_FWD_CTRL_OWN_FWD_SEL(x)          ((x) & GENMASK(1, 0))
#define MEP_TST_FWD_CTRL_OWN_FWD_SEL_M           GENMASK(1, 0)
#define MEP_TST_FWD_CTRL_OWN_FWD_SEL_X(x)        ((x) & GENMASK(1, 0))

/*      MEP:MRP:TST_CFG */
#define MEP_TST_CFG(g)            TARGET_MEP,0,1,2048,g,8,128,20,0,1,4

#define MEP_TST_CFG_SAMPLE_LO_PRIO_ENA(x)        (((x) << 16) & GENMASK(16, 16))
#define MEP_TST_CFG_SAMPLE_LO_PRIO_ENA_M         GENMASK(16, 16)
#define MEP_TST_CFG_SAMPLE_LO_PRIO_ENA_X(x)      (((x) & GENMASK(16, 16)) >> 16)

#define MEP_TST_CFG_SAMPLE_HI_PRIO_ENA(x)        (((x) << 15) & GENMASK(15, 15))
#define MEP_TST_CFG_SAMPLE_HI_PRIO_ENA_M         GENMASK(15, 15)
#define MEP_TST_CFG_SAMPLE_HI_PRIO_ENA_X(x)      (((x) & GENMASK(15, 15)) >> 15)

#define MEP_TST_CFG_CHK_REM_PRIO_ENA(x)          (((x) << 14) & GENMASK(14, 14))
#define MEP_TST_CFG_CHK_REM_PRIO_ENA_M           GENMASK(14, 14)
#define MEP_TST_CFG_CHK_REM_PRIO_ENA_X(x)        (((x) & GENMASK(14, 14)) >> 14)

#define MEP_TST_CFG_CHK_BEST_MRM_ENA(x)          (((x) << 13) & GENMASK(13, 13))
#define MEP_TST_CFG_CHK_BEST_MRM_ENA_M           GENMASK(13, 13)
#define MEP_TST_CFG_CHK_BEST_MRM_ENA_X(x)        (((x) & GENMASK(13, 13)) >> 13)

#define MEP_TST_CFG_CLR_MISS_CNT_ENA(x)          (((x) << 12) & GENMASK(12, 12))
#define MEP_TST_CFG_CLR_MISS_CNT_ENA_M           GENMASK(12, 12)
#define MEP_TST_CFG_CLR_MISS_CNT_ENA_X(x)        (((x) & GENMASK(12, 12)) >> 12)

#define MEP_TST_CFG_MAX_MISS_CNT(x)              (((x) << 8) & GENMASK(11, 8))
#define MEP_TST_CFG_MAX_MISS_CNT_M               GENMASK(11, 8)
#define MEP_TST_CFG_MAX_MISS_CNT_X(x)            (((x) & GENMASK(11, 8)) >> 8)

#define MEP_TST_CFG_MISS_CNT(x)                  (((x) << 4) & GENMASK(7, 4))
#define MEP_TST_CFG_MISS_CNT_M                   GENMASK(7, 4)
#define MEP_TST_CFG_MISS_CNT_X(x)                (((x) & GENMASK(7, 4)) >> 4)

#define MEP_TST_CFG_LOC_PERIOD(x)                ((x) & GENMASK(3, 0))
#define MEP_TST_CFG_LOC_PERIOD_M                 GENMASK(3, 0)
#define MEP_TST_CFG_LOC_PERIOD_X(x)              ((x) & GENMASK(3, 0))

/*      MEP:MRP:TST_PRIO_CFG */
#define MEP_TST_PRIO_CFG(g)       TARGET_MEP,0,1,2048,g,8,128,24,0,1,4

#define MEP_TST_PRIO_CFG_OWN_PRIO(x)             (((x) << 16) & GENMASK(31, 16))
#define MEP_TST_PRIO_CFG_OWN_PRIO_M              GENMASK(31, 16)
#define MEP_TST_PRIO_CFG_OWN_PRIO_X(x)           (((x) & GENMASK(31, 16)) >> 16)

#define MEP_TST_PRIO_CFG_BEST_PRIO(x)            ((x) & GENMASK(15, 0))
#define MEP_TST_PRIO_CFG_BEST_PRIO_M             GENMASK(15, 0)
#define MEP_TST_PRIO_CFG_BEST_PRIO_X(x)          ((x) & GENMASK(15, 0))

/*      MEP:MRP:ITST_FWD_CTRL */
#define MEP_ITST_FWD_CTRL(g)      TARGET_MEP,0,1,2048,g,8,128,28,0,1,4

#define MEP_ITST_FWD_CTRL_NXT_LOC_CPU_HITME(x)   (((x) << 4) & GENMASK(4, 4))
#define MEP_ITST_FWD_CTRL_NXT_LOC_CPU_HITME_M    GENMASK(4, 4)
#define MEP_ITST_FWD_CTRL_NXT_LOC_CPU_HITME_X(x) (((x) & GENMASK(4, 4)) >> 4)

#define MEP_ITST_FWD_CTRL_REM_FWD_SEL(x)         (((x) << 2) & GENMASK(3, 2))
#define MEP_ITST_FWD_CTRL_REM_FWD_SEL_M          GENMASK(3, 2)
#define MEP_ITST_FWD_CTRL_REM_FWD_SEL_X(x)       (((x) & GENMASK(3, 2)) >> 2)

#define MEP_ITST_FWD_CTRL_OWN_FWD_SEL(x)         ((x) & GENMASK(1, 0))
#define MEP_ITST_FWD_CTRL_OWN_FWD_SEL_M          GENMASK(1, 0)
#define MEP_ITST_FWD_CTRL_OWN_FWD_SEL_X(x)       ((x) & GENMASK(1, 0))

/*      MEP:MRP:ITST_CFG */
#define MEP_ITST_CFG(g)           TARGET_MEP,0,1,2048,g,8,128,32,0,1,4

#define MEP_ITST_CFG_ITST_CLR_MISS_CNT_ENA(x)    (((x) << 12) & GENMASK(12, 12))
#define MEP_ITST_CFG_ITST_CLR_MISS_CNT_ENA_M     GENMASK(12, 12)
#define MEP_ITST_CFG_ITST_CLR_MISS_CNT_ENA_X(x)  (((x) & GENMASK(12, 12)) >> 12)

#define MEP_ITST_CFG_ITST_MAX_MISS_CNT(x)        (((x) << 8) & GENMASK(11, 8))
#define MEP_ITST_CFG_ITST_MAX_MISS_CNT_M         GENMASK(11, 8)
#define MEP_ITST_CFG_ITST_MAX_MISS_CNT_X(x)      (((x) & GENMASK(11, 8)) >> 8)

#define MEP_ITST_CFG_ITST_MISS_CNT(x)            (((x) << 4) & GENMASK(7, 4))
#define MEP_ITST_CFG_ITST_MISS_CNT_M             GENMASK(7, 4)
#define MEP_ITST_CFG_ITST_MISS_CNT_X(x)          (((x) & GENMASK(7, 4)) >> 4)

#define MEP_ITST_CFG_ITST_LOC_PERIOD(x)          ((x) & GENMASK(3, 0))
#define MEP_ITST_CFG_ITST_LOC_PERIOD_M           GENMASK(3, 0)
#define MEP_ITST_CFG_ITST_LOC_PERIOD_X(x)        ((x) & GENMASK(3, 0))

/*      MEP:MRP:MRP_MAC_LSB */
#define MEP_MRP_MAC_LSB(g)        TARGET_MEP,0,1,2048,g,8,128,40,0,1,4

/*      MEP:MRP:MRP_MAC_MSB */
#define MEP_MRP_MAC_MSB(g)        TARGET_MEP,0,1,2048,g,8,128,44,0,1,4

#define MEP_MRP_MAC_MSB_MRP_MAC_MSB(x)           ((x) & GENMASK(15, 0))
#define MEP_MRP_MAC_MSB_MRP_MAC_MSB_M            GENMASK(15, 0)
#define MEP_MRP_MAC_MSB_MRP_MAC_MSB_X(x)         ((x) & GENMASK(15, 0))

/*      MEP:MRP:BEST_MAC_LSB */
#define MEP_BEST_MAC_LSB(g)       TARGET_MEP,0,1,2048,g,8,128,48,0,1,4

/*      MEP:MRP:BEST_MAC_MSB */
#define MEP_BEST_MAC_MSB(g)       TARGET_MEP,0,1,2048,g,8,128,52,0,1,4

#define MEP_BEST_MAC_MSB_BEST_MAC_MSB(x)         ((x) & GENMASK(15, 0))
#define MEP_BEST_MAC_MSB_BEST_MAC_MSB_M          GENMASK(15, 0)
#define MEP_BEST_MAC_MSB_BEST_MAC_MSB_X(x)       ((x) & GENMASK(15, 0))

/*      MEP:MRP:MRP_STICKY */
#define MEP_MRP_STICKY(g)         TARGET_MEP,0,1,2048,g,8,128,96,0,1,4

#define MEP_MRP_STICKY_MRP_RX_STICKY(x)          (((x) << 6) & GENMASK(6, 6))
#define MEP_MRP_STICKY_MRP_RX_STICKY_M           GENMASK(6, 6)
#define MEP_MRP_STICKY_MRP_RX_STICKY_X(x)        (((x) & GENMASK(6, 6)) >> 6)

#define MEP_MRP_STICKY_MRP_RX_PROC_STICKY(x)     (((x) << 5) & GENMASK(5, 5))
#define MEP_MRP_STICKY_MRP_RX_PROC_STICKY_M      GENMASK(5, 5)
#define MEP_MRP_STICKY_MRP_RX_PROC_STICKY_X(x)   (((x) & GENMASK(5, 5)) >> 5)

#define MEP_MRP_STICKY_DMAC_ERR_STICKY(x)        (((x) << 4) & GENMASK(4, 4))
#define MEP_MRP_STICKY_DMAC_ERR_STICKY_M         GENMASK(4, 4)
#define MEP_MRP_STICKY_DMAC_ERR_STICKY_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define MEP_MRP_STICKY_VERSION_ERR_STICKY(x)     (((x) << 3) & GENMASK(3, 3))
#define MEP_MRP_STICKY_VERSION_ERR_STICKY_M      GENMASK(3, 3)
#define MEP_MRP_STICKY_VERSION_ERR_STICKY_X(x)   (((x) & GENMASK(3, 3)) >> 3)

#define MEP_MRP_STICKY_RX_SEQ_ERR_STICKY(x)      (((x) << 2) & GENMASK(2, 2))
#define MEP_MRP_STICKY_RX_SEQ_ERR_STICKY_M       GENMASK(2, 2)
#define MEP_MRP_STICKY_RX_SEQ_ERR_STICKY_X(x)    (((x) & GENMASK(2, 2)) >> 2)

#define MEP_MRP_STICKY_ITST_LOC_STICKY(x)        (((x) << 1) & GENMASK(1, 1))
#define MEP_MRP_STICKY_ITST_LOC_STICKY_M         GENMASK(1, 1)
#define MEP_MRP_STICKY_ITST_LOC_STICKY_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define MEP_MRP_STICKY_TST_LOC_STICKY(x)         ((x) & GENMASK(0, 0))
#define MEP_MRP_STICKY_TST_LOC_STICKY_M          GENMASK(0, 0)
#define MEP_MRP_STICKY_TST_LOC_STICKY_X(x)       ((x) & GENMASK(0, 0))

/*      ORG:ORG:IF_CTRL */
#define ORG_IF_CTRL               TARGET_ORG,0,1,0,0,1,72,0,0,1,4

#define ORG_IF_CTRL_IF_CTRL(x)                   ((x) & GENMASK(3, 0))
#define ORG_IF_CTRL_IF_CTRL_M                    GENMASK(3, 0)
#define ORG_IF_CTRL_IF_CTRL_X(x)                 ((x) & GENMASK(3, 0))

/*      ORG:ORG:SEMA_CFG */
#define ORG_SEMA_CFG              TARGET_ORG,0,1,0,0,1,72,36,0,1,4

#define ORG_SEMA_CFG_SEMA_INTR_POL(x)            ((x) & GENMASK(7, 0))
#define ORG_SEMA_CFG_SEMA_INTR_POL_M             GENMASK(7, 0)
#define ORG_SEMA_CFG_SEMA_INTR_POL_X(x)          ((x) & GENMASK(7, 0))

/*      ORG:ORG:SEMA */
#define ORG_SEMA(r)               TARGET_ORG,0,1,0,0,1,72,40,r,8,4

#define ORG_SEMA_SEMA(x)                         ((x) & GENMASK(0, 0))
#define ORG_SEMA_SEMA_M                          GENMASK(0, 0)
#define ORG_SEMA_SEMA_X(x)                       ((x) & GENMASK(0, 0))

/*      PTP:PTP_CFG:PIN_INTR */
#define PTP_PIN_INTR              TARGET_PTP,0,1,320,0,1,16,0,0,1,4

#define PTP_PIN_INTR_INTR_PTP(x)                 ((x) & GENMASK(4, 0))
#define PTP_PIN_INTR_INTR_PTP_M                  GENMASK(4, 0)
#define PTP_PIN_INTR_INTR_PTP_X(x)               ((x) & GENMASK(4, 0))

/*      PTP:PTP_CFG:PIN_INTR_ENA */
#define PTP_PIN_INTR_ENA          TARGET_PTP,0,1,320,0,1,16,4,0,1,4

#define PTP_PIN_INTR_ENA_INTR_ENA(x)             ((x) & GENMASK(4, 0))
#define PTP_PIN_INTR_ENA_INTR_ENA_M              GENMASK(4, 0)
#define PTP_PIN_INTR_ENA_INTR_ENA_X(x)           ((x) & GENMASK(4, 0))

/*      PTP:PTP_CFG:DOM_CFG */
#define PTP_DOM_CFG               TARGET_PTP,0,1,320,0,1,16,12,0,1,4

#define PTP_DOM_CFG_ENA(x)                       (((x) << 9) & GENMASK(11, 9))
#define PTP_DOM_CFG_ENA_M                        GENMASK(11, 9)
#define PTP_DOM_CFG_ENA_X(x)                     (((x) & GENMASK(11, 9)) >> 9)

#define PTP_DOM_CFG_HOLD(x)                      (((x) << 6) & GENMASK(8, 6))
#define PTP_DOM_CFG_HOLD_M                       GENMASK(8, 6)
#define PTP_DOM_CFG_HOLD_X(x)                    (((x) & GENMASK(8, 6)) >> 6)

#define PTP_DOM_CFG_TOD_FREEZE(x)                (((x) << 3) & GENMASK(5, 3))
#define PTP_DOM_CFG_TOD_FREEZE_M                 GENMASK(5, 3)
#define PTP_DOM_CFG_TOD_FREEZE_X(x)              (((x) & GENMASK(5, 3)) >> 3)

#define PTP_DOM_CFG_CLKCFG_DIS(x)                ((x) & GENMASK(2, 0))
#define PTP_DOM_CFG_CLKCFG_DIS_M                 GENMASK(2, 0)
#define PTP_DOM_CFG_CLKCFG_DIS_X(x)              ((x) & GENMASK(2, 0))

/*      PTP:PTP_TOD_DOMAINS:CLK_PER_CFG */
#define PTP_CLK_PER_CFG(g,r)      TARGET_PTP,0,1,336,g,3,28,0,r,2,4

/*      PTP:PTP_PINS:PIN_CFG */
#define PTP_PIN_CFG(g)            TARGET_PTP,0,1,0,g,5,64,0,0,1,4

#define PTP_PIN_CFG_PIN_ACTION(x)                (((x) << 26) & GENMASK(28, 26))
#define PTP_PIN_CFG_PIN_ACTION_M                 GENMASK(28, 26)
#define PTP_PIN_CFG_PIN_ACTION_X(x)              (((x) & GENMASK(28, 26)) >> 26)

#define PTP_PIN_CFG_PIN_SYNC(x)                  (((x) << 24) & GENMASK(25, 24))
#define PTP_PIN_CFG_PIN_SYNC_M                   GENMASK(25, 24)
#define PTP_PIN_CFG_PIN_SYNC_X(x)                (((x) & GENMASK(25, 24)) >> 24)

#define PTP_PIN_CFG_PIN_INV_POL(x)               (((x) << 23) & GENMASK(23, 23))
#define PTP_PIN_CFG_PIN_INV_POL_M                GENMASK(23, 23)
#define PTP_PIN_CFG_PIN_INV_POL_X(x)             (((x) & GENMASK(23, 23)) >> 23)

#define PTP_PIN_CFG_PIN_SELECT(x)                (((x) << 21) & GENMASK(22, 21))
#define PTP_PIN_CFG_PIN_SELECT_M                 GENMASK(22, 21)
#define PTP_PIN_CFG_PIN_SELECT_X(x)              (((x) & GENMASK(22, 21)) >> 21)

#define PTP_PIN_CFG_CLK_SELECT(x)                (((x) << 18) & GENMASK(20, 18))
#define PTP_PIN_CFG_CLK_SELECT_M                 GENMASK(20, 18)
#define PTP_PIN_CFG_CLK_SELECT_X(x)              (((x) & GENMASK(20, 18)) >> 18)

#define PTP_PIN_CFG_PIN_DOM(x)                   (((x) << 16) & GENMASK(17, 16))
#define PTP_PIN_CFG_PIN_DOM_M                    GENMASK(17, 16)
#define PTP_PIN_CFG_PIN_DOM_X(x)                 (((x) & GENMASK(17, 16)) >> 16)

#define PTP_PIN_CFG_PIN_OPT(x)                   (((x) << 14) & GENMASK(15, 14))
#define PTP_PIN_CFG_PIN_OPT_M                    GENMASK(15, 14)
#define PTP_PIN_CFG_PIN_OPT_X(x)                 (((x) & GENMASK(15, 14)) >> 14)

#define PTP_PIN_CFG_PIN_EMBEDDED_CLK(x)          (((x) << 13) & GENMASK(13, 13))
#define PTP_PIN_CFG_PIN_EMBEDDED_CLK_M           GENMASK(13, 13)
#define PTP_PIN_CFG_PIN_EMBEDDED_CLK_X(x)        (((x) & GENMASK(13, 13)) >> 13)

#define PTP_PIN_CFG_PIN_OUTP_OFS(x)              ((x) & GENMASK(12, 0))
#define PTP_PIN_CFG_PIN_OUTP_OFS_M               GENMASK(12, 0)
#define PTP_PIN_CFG_PIN_OUTP_OFS_X(x)            ((x) & GENMASK(12, 0))

/*      PTP:PTP_PINS:TOD_SEC_MSB */
#define PTP_TOD_SEC_MSB(g)        TARGET_PTP,0,1,0,g,5,64,4,0,1,4

#define PTP_TOD_SEC_MSB_TOD_SEC_MSB(x)           ((x) & GENMASK(15, 0))
#define PTP_TOD_SEC_MSB_TOD_SEC_MSB_M            GENMASK(15, 0)
#define PTP_TOD_SEC_MSB_TOD_SEC_MSB_X(x)         ((x) & GENMASK(15, 0))

/*      PTP:PTP_PINS:TOD_SEC_LSB */
#define PTP_TOD_SEC_LSB(g)        TARGET_PTP,0,1,0,g,5,64,8,0,1,4

/*      PTP:PTP_PINS:TOD_NSEC */
#define PTP_TOD_NSEC(g)           TARGET_PTP,0,1,0,g,5,64,12,0,1,4

#define PTP_TOD_NSEC_TOD_NSEC(x)                 ((x) & GENMASK(29, 0))
#define PTP_TOD_NSEC_TOD_NSEC_M                  GENMASK(29, 0)
#define PTP_TOD_NSEC_TOD_NSEC_X(x)               ((x) & GENMASK(29, 0))

/*      PTP:PTP_PINS:TOD_NSEC_FRAC */
#define PTP_TOD_NSEC_FRAC(g)      TARGET_PTP,0,1,0,g,5,64,16,0,1,4

#define PTP_TOD_NSEC_FRAC_TOD_NSEC_FRAC(x)       ((x) & GENMASK(7, 0))
#define PTP_TOD_NSEC_FRAC_TOD_NSEC_FRAC_M        GENMASK(7, 0)
#define PTP_TOD_NSEC_FRAC_TOD_NSEC_FRAC_X(x)     ((x) & GENMASK(7, 0))

/*      PTP:PTP_PINS:WF_HIGH_PERIOD */
#define PTP_WF_HIGH_PERIOD(g)     TARGET_PTP,0,1,0,g,5,64,24,0,1,4

#define PTP_WF_HIGH_PERIOD_PIN_WFH(x)            ((x) & GENMASK(29, 0))
#define PTP_WF_HIGH_PERIOD_PIN_WFH_M             GENMASK(29, 0)
#define PTP_WF_HIGH_PERIOD_PIN_WFH_X(x)          ((x) & GENMASK(29, 0))

/*      PTP:PTP_PINS:WF_LOW_PERIOD */
#define PTP_WF_LOW_PERIOD(g)      TARGET_PTP,0,1,0,g,5,64,28,0,1,4

#define PTP_WF_LOW_PERIOD_PIN_WFL(x)             ((x) & GENMASK(29, 0))
#define PTP_WF_LOW_PERIOD_PIN_WFL_M              GENMASK(29, 0)
#define PTP_WF_LOW_PERIOD_PIN_WFL_X(x)           ((x) & GENMASK(29, 0))

/*      PTP:PTP_TS_FIFO:TWOSTEP_CTRL */
#define PTP_TWOSTEP_CTRL          TARGET_PTP,0,1,420,0,1,12,0,0,1,4

#define PTP_TWOSTEP_CTRL_OVWR_ENA(x)             (((x) << 12) & GENMASK(12, 12))
#define PTP_TWOSTEP_CTRL_OVWR_ENA_M              GENMASK(12, 12)
#define PTP_TWOSTEP_CTRL_OVWR_ENA_X(x)           (((x) & GENMASK(12, 12)) >> 12)

#define PTP_TWOSTEP_CTRL_NXT(x)                  (((x) << 11) & GENMASK(11, 11))
#define PTP_TWOSTEP_CTRL_NXT_M                   GENMASK(11, 11)
#define PTP_TWOSTEP_CTRL_NXT_X(x)                (((x) & GENMASK(11, 11)) >> 11)

#define PTP_TWOSTEP_CTRL_VLD(x)                  (((x) << 10) & GENMASK(10, 10))
#define PTP_TWOSTEP_CTRL_VLD_M                   GENMASK(10, 10)
#define PTP_TWOSTEP_CTRL_VLD_X(x)                (((x) & GENMASK(10, 10)) >> 10)

#define PTP_TWOSTEP_CTRL_STAMP_TX(x)             (((x) << 9) & GENMASK(9, 9))
#define PTP_TWOSTEP_CTRL_STAMP_TX_M              GENMASK(9, 9)
#define PTP_TWOSTEP_CTRL_STAMP_TX_X(x)           (((x) & GENMASK(9, 9)) >> 9)

#define PTP_TWOSTEP_CTRL_STAMP_PORT(x)           (((x) << 1) & GENMASK(8, 1))
#define PTP_TWOSTEP_CTRL_STAMP_PORT_M            GENMASK(8, 1)
#define PTP_TWOSTEP_CTRL_STAMP_PORT_X(x)         (((x) & GENMASK(8, 1)) >> 1)

#define PTP_TWOSTEP_CTRL_OVFL(x)                 ((x) & GENMASK(0, 0))
#define PTP_TWOSTEP_CTRL_OVFL_M                  GENMASK(0, 0)
#define PTP_TWOSTEP_CTRL_OVFL_X(x)               ((x) & GENMASK(0, 0))

/*      PTP:PTP_TS_FIFO:TWOSTEP_STAMP */
#define PTP_TWOSTEP_STAMP         TARGET_PTP,0,1,420,0,1,12,4,0,1,4

#define PTP_TWOSTEP_STAMP_STAMP_NSEC(x)          ((x) & GENMASK(29, 0))
#define PTP_TWOSTEP_STAMP_STAMP_NSEC_M           GENMASK(29, 0)
#define PTP_TWOSTEP_STAMP_STAMP_NSEC_X(x)        ((x) & GENMASK(29, 0))

/*      QS:XTR:XTR_GRP_CFG */
#define QS_XTR_GRP_CFG(r)         TARGET_QS,0,1,0,0,1,36,0,r,2,4

#define QS_XTR_GRP_CFG_MODE(x)                   (((x) << 2) & GENMASK(3, 2))
#define QS_XTR_GRP_CFG_MODE_M                    GENMASK(3, 2)
#define QS_XTR_GRP_CFG_MODE_X(x)                 (((x) & GENMASK(3, 2)) >> 2)

#define QS_XTR_GRP_CFG_STATUS_WORD_POS(x)        (((x) << 1) & GENMASK(1, 1))
#define QS_XTR_GRP_CFG_STATUS_WORD_POS_M         GENMASK(1, 1)
#define QS_XTR_GRP_CFG_STATUS_WORD_POS_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define QS_XTR_GRP_CFG_BYTE_SWAP(x)              ((x) & GENMASK(0, 0))
#define QS_XTR_GRP_CFG_BYTE_SWAP_M               GENMASK(0, 0)
#define QS_XTR_GRP_CFG_BYTE_SWAP_X(x)            ((x) & GENMASK(0, 0))

/*      QS:XTR:XTR_RD */
#define QS_XTR_RD(r)              TARGET_QS,0,1,0,0,1,36,8,r,2,4

/*      QS:XTR:XTR_FLUSH */
#define QS_XTR_FLUSH              TARGET_QS,0,1,0,0,1,36,24,0,1,4

#define QS_XTR_FLUSH_FLUSH(x)                    ((x) & GENMASK(1, 0))
#define QS_XTR_FLUSH_FLUSH_M                     GENMASK(1, 0)
#define QS_XTR_FLUSH_FLUSH_X(x)                  ((x) & GENMASK(1, 0))

/*      QS:XTR:XTR_DATA_PRESENT */
#define QS_XTR_DATA_PRESENT       TARGET_QS,0,1,0,0,1,36,28,0,1,4

#define QS_XTR_DATA_PRESENT_DATA_PRESENT(x)      ((x) & GENMASK(1, 0))
#define QS_XTR_DATA_PRESENT_DATA_PRESENT_M       GENMASK(1, 0)
#define QS_XTR_DATA_PRESENT_DATA_PRESENT_X(x)    ((x) & GENMASK(1, 0))

/*      QS:INJ:INJ_GRP_CFG */
#define QS_INJ_GRP_CFG(r)         TARGET_QS,0,1,36,0,1,40,0,r,2,4

#define QS_INJ_GRP_CFG_MODE(x)                   (((x) << 2) & GENMASK(3, 2))
#define QS_INJ_GRP_CFG_MODE_M                    GENMASK(3, 2)
#define QS_INJ_GRP_CFG_MODE_X(x)                 (((x) & GENMASK(3, 2)) >> 2)

#define QS_INJ_GRP_CFG_BYTE_SWAP(x)              ((x) & GENMASK(0, 0))
#define QS_INJ_GRP_CFG_BYTE_SWAP_M               GENMASK(0, 0)
#define QS_INJ_GRP_CFG_BYTE_SWAP_X(x)            ((x) & GENMASK(0, 0))

/*      QS:INJ:INJ_WR */
#define QS_INJ_WR(r)              TARGET_QS,0,1,36,0,1,40,8,r,2,4

/*      QS:INJ:INJ_CTRL */
#define QS_INJ_CTRL(r)            TARGET_QS,0,1,36,0,1,40,16,r,2,4

#define QS_INJ_CTRL_GAP_SIZE(x)                  (((x) << 21) & GENMASK(24, 21))
#define QS_INJ_CTRL_GAP_SIZE_M                   GENMASK(24, 21)
#define QS_INJ_CTRL_GAP_SIZE_X(x)                (((x) & GENMASK(24, 21)) >> 21)

#define QS_INJ_CTRL_ABORT(x)                     (((x) << 20) & GENMASK(20, 20))
#define QS_INJ_CTRL_ABORT_M                      GENMASK(20, 20)
#define QS_INJ_CTRL_ABORT_X(x)                   (((x) & GENMASK(20, 20)) >> 20)

#define QS_INJ_CTRL_EOF(x)                       (((x) << 19) & GENMASK(19, 19))
#define QS_INJ_CTRL_EOF_M                        GENMASK(19, 19)
#define QS_INJ_CTRL_EOF_X(x)                     (((x) & GENMASK(19, 19)) >> 19)

#define QS_INJ_CTRL_SOF(x)                       (((x) << 18) & GENMASK(18, 18))
#define QS_INJ_CTRL_SOF_M                        GENMASK(18, 18)
#define QS_INJ_CTRL_SOF_X(x)                     (((x) & GENMASK(18, 18)) >> 18)

#define QS_INJ_CTRL_VLD_BYTES(x)                 (((x) << 16) & GENMASK(17, 16))
#define QS_INJ_CTRL_VLD_BYTES_M                  GENMASK(17, 16)
#define QS_INJ_CTRL_VLD_BYTES_X(x)               (((x) & GENMASK(17, 16)) >> 16)

/*      QS:INJ:INJ_STATUS */
#define QS_INJ_STATUS             TARGET_QS,0,1,36,0,1,40,24,0,1,4

#define QS_INJ_STATUS_WMARK_REACHED(x)           (((x) << 4) & GENMASK(5, 4))
#define QS_INJ_STATUS_WMARK_REACHED_M            GENMASK(5, 4)
#define QS_INJ_STATUS_WMARK_REACHED_X(x)         (((x) & GENMASK(5, 4)) >> 4)

#define QS_INJ_STATUS_FIFO_RDY(x)                (((x) << 2) & GENMASK(3, 2))
#define QS_INJ_STATUS_FIFO_RDY_M                 GENMASK(3, 2)
#define QS_INJ_STATUS_FIFO_RDY_X(x)              (((x) & GENMASK(3, 2)) >> 2)

#define QS_INJ_STATUS_INJ_IN_PROGRESS(x)         ((x) & GENMASK(1, 0))
#define QS_INJ_STATUS_INJ_IN_PROGRESS_M          GENMASK(1, 0)
#define QS_INJ_STATUS_INJ_IN_PROGRESS_X(x)       ((x) & GENMASK(1, 0))

/*      QSYS:SYSTEM:SW_PORT_MODE */
#define QSYS_SW_PORT_MODE(r)      TARGET_QSYS,0,1,38912,0,1,168,40,r,9,4

#define QSYS_SW_PORT_MODE_PORT_ENA(x)            (((x) << 18) & GENMASK(18, 18))
#define QSYS_SW_PORT_MODE_PORT_ENA_M             GENMASK(18, 18)
#define QSYS_SW_PORT_MODE_PORT_ENA_X(x)          (((x) & GENMASK(18, 18)) >> 18)

#define QSYS_SW_PORT_MODE_IDEQ_DIS(x)            (((x) << 17) & GENMASK(17, 17))
#define QSYS_SW_PORT_MODE_IDEQ_DIS_M             GENMASK(17, 17)
#define QSYS_SW_PORT_MODE_IDEQ_DIS_X(x)          (((x) & GENMASK(17, 17)) >> 17)

#define QSYS_SW_PORT_MODE_SCH_NEXT_CFG(x)        (((x) << 14) & GENMASK(16, 14))
#define QSYS_SW_PORT_MODE_SCH_NEXT_CFG_M         GENMASK(16, 14)
#define QSYS_SW_PORT_MODE_SCH_NEXT_CFG_X(x)      (((x) & GENMASK(16, 14)) >> 14)

#define QSYS_SW_PORT_MODE_YEL_RSRVD(x)           (((x) << 13) & GENMASK(13, 13))
#define QSYS_SW_PORT_MODE_YEL_RSRVD_M            GENMASK(13, 13)
#define QSYS_SW_PORT_MODE_YEL_RSRVD_X(x)         (((x) & GENMASK(13, 13)) >> 13)

#define QSYS_SW_PORT_MODE_INGRESS_DROP_MODE(x)   (((x) << 12) & GENMASK(12, 12))
#define QSYS_SW_PORT_MODE_INGRESS_DROP_MODE_M    GENMASK(12, 12)
#define QSYS_SW_PORT_MODE_INGRESS_DROP_MODE_X(x) (((x) & GENMASK(12, 12)) >> 12)

#define QSYS_SW_PORT_MODE_TX_PFC_ENA(x)          (((x) << 4) & GENMASK(11, 4))
#define QSYS_SW_PORT_MODE_TX_PFC_ENA_M           GENMASK(11, 4)
#define QSYS_SW_PORT_MODE_TX_PFC_ENA_X(x)        (((x) & GENMASK(11, 4)) >> 4)

#define QSYS_SW_PORT_MODE_TX_PFC_MODE(x)         (((x) << 3) & GENMASK(3, 3))
#define QSYS_SW_PORT_MODE_TX_PFC_MODE_M          GENMASK(3, 3)
#define QSYS_SW_PORT_MODE_TX_PFC_MODE_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define QSYS_SW_PORT_MODE_FWD_TWOCYCLE_MODE(x)   (((x) << 2) & GENMASK(2, 2))
#define QSYS_SW_PORT_MODE_FWD_TWOCYCLE_MODE_M    GENMASK(2, 2)
#define QSYS_SW_PORT_MODE_FWD_TWOCYCLE_MODE_X(x) (((x) & GENMASK(2, 2)) >> 2)

#define QSYS_SW_PORT_MODE_AGING_MODE(x)          ((x) & GENMASK(1, 0))
#define QSYS_SW_PORT_MODE_AGING_MODE_M           GENMASK(1, 0)
#define QSYS_SW_PORT_MODE_AGING_MODE_X(x)        ((x) & GENMASK(1, 0))

/*      QSYS:SYSTEM:EGR_NO_SHARING */
#define QSYS_EGR_NO_SHARING       TARGET_QSYS,0,1,38912,0,1,168,120,0,1,4

#define QSYS_EGR_NO_SHARING_EGR_NO_SHARING(x)    ((x) & GENMASK(8, 0))
#define QSYS_EGR_NO_SHARING_EGR_NO_SHARING_M     GENMASK(8, 0)
#define QSYS_EGR_NO_SHARING_EGR_NO_SHARING_X(x)  ((x) & GENMASK(8, 0))

/*      QSYS:SYSTEM:SW_STATUS */
#define QSYS_SW_STATUS(r)         TARGET_QSYS,0,1,38912,0,1,168,124,r,9,4

#define QSYS_SW_STATUS_EQ_AVAIL(x)               ((x) & GENMASK(7, 0))
#define QSYS_SW_STATUS_EQ_AVAIL_M                GENMASK(7, 0)
#define QSYS_SW_STATUS_EQ_AVAIL_X(x)             ((x) & GENMASK(7, 0))

/*      QSYS:SYSTEM:CPU_GROUP_MAP */
#define QSYS_CPU_GROUP_MAP        TARGET_QSYS,0,1,38912,0,1,168,164,0,1,4

#define QSYS_CPU_GROUP_MAP_CPU_GROUP_MAP(x)      ((x) & GENMASK(7, 0))
#define QSYS_CPU_GROUP_MAP_CPU_GROUP_MAP_M       GENMASK(7, 0)
#define QSYS_CPU_GROUP_MAP_CPU_GROUP_MAP_X(x)    ((x) & GENMASK(7, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_0 */
#define QSYS_QMAXSDU_CFG_0(r)     TARGET_QSYS,0,1,39080,0,1,288,0,r,9,4

#define QSYS_QMAXSDU_CFG_0_QMAXSDU_0(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_0_QMAXSDU_0_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_0_QMAXSDU_0_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_1 */
#define QSYS_QMAXSDU_CFG_1(r)     TARGET_QSYS,0,1,39080,0,1,288,36,r,9,4

#define QSYS_QMAXSDU_CFG_1_QMAXSDU_1(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_1_QMAXSDU_1_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_1_QMAXSDU_1_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_2 */
#define QSYS_QMAXSDU_CFG_2(r)     TARGET_QSYS,0,1,39080,0,1,288,72,r,9,4

#define QSYS_QMAXSDU_CFG_2_QMAXSDU_2(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_2_QMAXSDU_2_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_2_QMAXSDU_2_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_3 */
#define QSYS_QMAXSDU_CFG_3(r)     TARGET_QSYS,0,1,39080,0,1,288,108,r,9,4

#define QSYS_QMAXSDU_CFG_3_QMAXSDU_3(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_3_QMAXSDU_3_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_3_QMAXSDU_3_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_4 */
#define QSYS_QMAXSDU_CFG_4(r)     TARGET_QSYS,0,1,39080,0,1,288,144,r,9,4

#define QSYS_QMAXSDU_CFG_4_QMAXSDU_4(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_4_QMAXSDU_4_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_4_QMAXSDU_4_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_5 */
#define QSYS_QMAXSDU_CFG_5(r)     TARGET_QSYS,0,1,39080,0,1,288,180,r,9,4

#define QSYS_QMAXSDU_CFG_5_QMAXSDU_5(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_5_QMAXSDU_5_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_5_QMAXSDU_5_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_6 */
#define QSYS_QMAXSDU_CFG_6(r)     TARGET_QSYS,0,1,39080,0,1,288,216,r,9,4

#define QSYS_QMAXSDU_CFG_6_QMAXSDU_6(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_6_QMAXSDU_6_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_6_QMAXSDU_6_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_7 */
#define QSYS_QMAXSDU_CFG_7(r)     TARGET_QSYS,0,1,39080,0,1,288,252,r,9,4

#define QSYS_QMAXSDU_CFG_7_QMAXSDU_7(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_7_QMAXSDU_7_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_7_QMAXSDU_7_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:PREEMPTION:PREEMPT_CFG */
#define QSYS_PREEMPT_CFG(r)       TARGET_QSYS,0,1,11744,0,1,32,0,r,8,4

#define QSYS_PREEMPT_CFG_P_QUEUES(x)             ((x) & GENMASK(7, 0))
#define QSYS_PREEMPT_CFG_P_QUEUES_M              GENMASK(7, 0)
#define QSYS_PREEMPT_CFG_P_QUEUES_X(x)           ((x) & GENMASK(7, 0))

#define QSYS_PREEMPT_CFG_STRICT_IPG(x)           (((x) << 12) & GENMASK(13, 12))
#define QSYS_PREEMPT_CFG_STRICT_IPG_M            GENMASK(13, 12)
#define QSYS_PREEMPT_CFG_STRICT_IPG_X(x)         (((x) & GENMASK(13, 12)) >> 12)

/*      QSYS:HSCH:CIR_CFG */
#define QSYS_CIR_CFG(g)           TARGET_QSYS,0,1,0,g,90,128,0,0,1,4

#define QSYS_CIR_CFG_CIR_RATE(x)                 (((x) << 6) & GENMASK(20, 6))
#define QSYS_CIR_CFG_CIR_RATE_M                  GENMASK(20, 6)
#define QSYS_CIR_CFG_CIR_RATE_X(x)               (((x) & GENMASK(20, 6)) >> 6)

#define QSYS_CIR_CFG_CIR_BURST(x)                ((x) & GENMASK(5, 0))
#define QSYS_CIR_CFG_CIR_BURST_M                 GENMASK(5, 0)
#define QSYS_CIR_CFG_CIR_BURST_X(x)              ((x) & GENMASK(5, 0))

/*      QSYS:HSCH:EIR_CFG */
#define QSYS_EIR_CFG(g)           TARGET_QSYS,0,1,0,g,90,128,4,0,1,4

#define QSYS_EIR_CFG_EIR_RATE(x)                 (((x) << 7) & GENMASK(21, 7))
#define QSYS_EIR_CFG_EIR_RATE_M                  GENMASK(21, 7)
#define QSYS_EIR_CFG_EIR_RATE_X(x)               (((x) & GENMASK(21, 7)) >> 7)

#define QSYS_EIR_CFG_EIR_BURST(x)                (((x) << 1) & GENMASK(6, 1))
#define QSYS_EIR_CFG_EIR_BURST_M                 GENMASK(6, 1)
#define QSYS_EIR_CFG_EIR_BURST_X(x)              (((x) & GENMASK(6, 1)) >> 1)

#define QSYS_EIR_CFG_EIR_MARK_ENA(x)             ((x) & GENMASK(0, 0))
#define QSYS_EIR_CFG_EIR_MARK_ENA_M              GENMASK(0, 0)
#define QSYS_EIR_CFG_EIR_MARK_ENA_X(x)           ((x) & GENMASK(0, 0))

/*      QSYS:HSCH:SE_CFG */
#define QSYS_SE_CFG(g)            TARGET_QSYS,0,1,0,g,90,128,8,0,1,4

#define QSYS_SE_CFG_SE_DWRR_CNT(x)               (((x) << 6) & GENMASK(9, 6))
#define QSYS_SE_CFG_SE_DWRR_CNT_M                GENMASK(9, 6)
#define QSYS_SE_CFG_SE_DWRR_CNT_X(x)             (((x) & GENMASK(9, 6)) >> 6)

#define QSYS_SE_CFG_SE_RR_ENA(x)                 (((x) << 5) & GENMASK(5, 5))
#define QSYS_SE_CFG_SE_RR_ENA_M                  GENMASK(5, 5)
#define QSYS_SE_CFG_SE_RR_ENA_X(x)               (((x) & GENMASK(5, 5)) >> 5)

#define QSYS_SE_CFG_SE_AVB_ENA(x)                (((x) << 4) & GENMASK(4, 4))
#define QSYS_SE_CFG_SE_AVB_ENA_M                 GENMASK(4, 4)
#define QSYS_SE_CFG_SE_AVB_ENA_X(x)              (((x) & GENMASK(4, 4)) >> 4)

#define QSYS_SE_CFG_SE_FRM_MODE(x)               (((x) << 2) & GENMASK(3, 2))
#define QSYS_SE_CFG_SE_FRM_MODE_M                GENMASK(3, 2)
#define QSYS_SE_CFG_SE_FRM_MODE_X(x)             (((x) & GENMASK(3, 2)) >> 2)

#define QSYS_SE_CFG_SE_EXC_ENA(x)                (((x) << 1) & GENMASK(1, 1))
#define QSYS_SE_CFG_SE_EXC_ENA_M                 GENMASK(1, 1)
#define QSYS_SE_CFG_SE_EXC_ENA_X(x)              (((x) & GENMASK(1, 1)) >> 1)

#define QSYS_SE_CFG_SE_EXC_FWD(x)                ((x) & GENMASK(0, 0))
#define QSYS_SE_CFG_SE_EXC_FWD_M                 GENMASK(0, 0)
#define QSYS_SE_CFG_SE_EXC_FWD_X(x)              ((x) & GENMASK(0, 0))

/*      QSYS:HSCH:SE_DWRR_CFG */
#define QSYS_SE_DWRR_CFG(g,r)     TARGET_QSYS,0,1,0,g,90,128,12,r,12,4

#define QSYS_SE_DWRR_CFG_DWRR_COST(x)            ((x) & GENMASK(4, 0))
#define QSYS_SE_DWRR_CFG_DWRR_COST_M             GENMASK(4, 0)
#define QSYS_SE_DWRR_CFG_DWRR_COST_X(x)          ((x) & GENMASK(4, 0))

/*      QSYS:HSCH:SE_CONNECT */
#define QSYS_SE_CONNECT(g)        TARGET_QSYS,0,1,0,g,90,128,60,0,1,4

#define QSYS_SE_CONNECT_SE_OUTP_IDX(x)           (((x) << 17) & GENMASK(24, 17))
#define QSYS_SE_CONNECT_SE_OUTP_IDX_M            GENMASK(24, 17)
#define QSYS_SE_CONNECT_SE_OUTP_IDX_X(x)         (((x) & GENMASK(24, 17)) >> 17)

#define QSYS_SE_CONNECT_SE_INP_IDX(x)            (((x) << 9) & GENMASK(16, 9))
#define QSYS_SE_CONNECT_SE_INP_IDX_M             GENMASK(16, 9)
#define QSYS_SE_CONNECT_SE_INP_IDX_X(x)          (((x) & GENMASK(16, 9)) >> 9)

#define QSYS_SE_CONNECT_SE_OUTP_CON(x)           (((x) << 5) & GENMASK(8, 5))
#define QSYS_SE_CONNECT_SE_OUTP_CON_M            GENMASK(8, 5)
#define QSYS_SE_CONNECT_SE_OUTP_CON_X(x)         (((x) & GENMASK(8, 5)) >> 5)

#define QSYS_SE_CONNECT_SE_INP_CNT(x)            (((x) << 1) & GENMASK(4, 1))
#define QSYS_SE_CONNECT_SE_INP_CNT_M             GENMASK(4, 1)
#define QSYS_SE_CONNECT_SE_INP_CNT_X(x)          (((x) & GENMASK(4, 1)) >> 1)

#define QSYS_SE_CONNECT_SE_TERMINAL(x)           ((x) & GENMASK(0, 0))
#define QSYS_SE_CONNECT_SE_TERMINAL_M            GENMASK(0, 0)
#define QSYS_SE_CONNECT_SE_TERMINAL_X(x)         ((x) & GENMASK(0, 0))

/*      QSYS:HSCH:SE_DLB_SENSE */
#define QSYS_SE_DLB_SENSE(g)      TARGET_QSYS,0,1,0,g,90,128,64,0,1,4

#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO(x)         (((x) << 11) & GENMASK(13, 11))
#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_M          GENMASK(13, 11)
#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_X(x)       (((x) & GENMASK(13, 11)) >> 11)

#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT(x)        (((x) << 7) & GENMASK(10, 7))
#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_M         GENMASK(10, 7)
#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_X(x)      (((x) & GENMASK(10, 7)) >> 7)

#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT(x)        (((x) << 3) & GENMASK(6, 3))
#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_M         GENMASK(6, 3)
#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_X(x)      (((x) & GENMASK(6, 3)) >> 3)

#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_ENA(x)     (((x) << 2) & GENMASK(2, 2))
#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_ENA_M      GENMASK(2, 2)
#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_ENA_X(x)   (((x) & GENMASK(2, 2)) >> 2)

#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_ENA(x)    (((x) << 1) & GENMASK(1, 1))
#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_ENA_M     GENMASK(1, 1)
#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_ENA_X(x)  (((x) & GENMASK(1, 1)) >> 1)

#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_ENA(x)    ((x) & GENMASK(0, 0))
#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_ENA_M     GENMASK(0, 0)
#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_ENA_X(x)  ((x) & GENMASK(0, 0))

/*      QSYS:HSCH:CIR_STATE */
#define QSYS_CIR_STATE(g)         TARGET_QSYS,0,1,0,g,90,128,68,0,1,4

#define QSYS_CIR_STATE_CIR_LVL(x)                (((x) << 4) & GENMASK(25, 4))
#define QSYS_CIR_STATE_CIR_LVL_M                 GENMASK(25, 4)
#define QSYS_CIR_STATE_CIR_LVL_X(x)              (((x) & GENMASK(25, 4)) >> 4)

#define QSYS_CIR_STATE_SHP_TIME(x)               ((x) & GENMASK(3, 0))
#define QSYS_CIR_STATE_SHP_TIME_M                GENMASK(3, 0)
#define QSYS_CIR_STATE_SHP_TIME_X(x)             ((x) & GENMASK(3, 0))

/*      QSYS:HSCH:EIR_STATE */
#define QSYS_EIR_STATE(g)         TARGET_QSYS,0,1,0,g,90,128,72,0,1,4

#define QSYS_EIR_STATE_EIR_LVL(x)                ((x) & GENMASK(21, 0))
#define QSYS_EIR_STATE_EIR_LVL_M                 GENMASK(21, 0)
#define QSYS_EIR_STATE_EIR_LVL_X(x)              ((x) & GENMASK(21, 0))

/*      QSYS:HSCH:SE_STATE */
#define QSYS_SE_STATE(g)          TARGET_QSYS,0,1,0,g,90,128,76,0,1,4

#define QSYS_SE_STATE_SE_OUTP_LVL(x)             (((x) << 1) & GENMASK(2, 1))
#define QSYS_SE_STATE_SE_OUTP_LVL_M              GENMASK(2, 1)
#define QSYS_SE_STATE_SE_OUTP_LVL_X(x)           (((x) & GENMASK(2, 1)) >> 1)

#define QSYS_SE_STATE_SE_WAS_YEL(x)              ((x) & GENMASK(0, 0))
#define QSYS_SE_STATE_SE_WAS_YEL_M               GENMASK(0, 0)
#define QSYS_SE_STATE_SE_WAS_YEL_X(x)            ((x) & GENMASK(0, 0))

/*      QSYS:HSCH_MISC:HSCH_MISC_CFG */
#define QSYS_HSCH_MISC_CFG        TARGET_QSYS,0,1,39396,0,1,4,0,0,1,4

#define QSYS_HSCH_MISC_CFG_SE_CONNECT_VLD(x)     (((x) << 7) & GENMASK(7, 7))
#define QSYS_HSCH_MISC_CFG_SE_CONNECT_VLD_M      GENMASK(7, 7)
#define QSYS_HSCH_MISC_CFG_SE_CONNECT_VLD_X(x)   (((x) & GENMASK(7, 7)) >> 7)

#define QSYS_HSCH_MISC_CFG_FRM_ADJ(x)            (((x) << 2) & GENMASK(6, 2))
#define QSYS_HSCH_MISC_CFG_FRM_ADJ_M             GENMASK(6, 2)
#define QSYS_HSCH_MISC_CFG_FRM_ADJ_X(x)          (((x) & GENMASK(6, 2)) >> 2)

#define QSYS_HSCH_MISC_CFG_LEAK_DIS(x)           (((x) << 1) & GENMASK(1, 1))
#define QSYS_HSCH_MISC_CFG_LEAK_DIS_M            GENMASK(1, 1)
#define QSYS_HSCH_MISC_CFG_LEAK_DIS_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define QSYS_HSCH_MISC_CFG_PFC_BYP_UPD(x)        ((x) & GENMASK(0, 0))
#define QSYS_HSCH_MISC_CFG_PFC_BYP_UPD_M         GENMASK(0, 0)
#define QSYS_HSCH_MISC_CFG_PFC_BYP_UPD_X(x)      ((x) & GENMASK(0, 0))

/*      QSYS:TAS_CONFIG:TAS_CFG_CTRL */
#define QSYS_TAS_CFG_CTRL         TARGET_QSYS,0,1,39400,0,1,12,0,0,1,4

#define QSYS_TAS_CFG_CTRL_LIST_NUM_MAX(x)        (((x) << 14) & GENMASK(18, 14))
#define QSYS_TAS_CFG_CTRL_LIST_NUM_MAX_M         GENMASK(18, 14)
#define QSYS_TAS_CFG_CTRL_LIST_NUM_MAX_X(x)      (((x) & GENMASK(18, 14)) >> 14)

#define QSYS_TAS_CFG_CTRL_LIST_NUM(x)            (((x) << 9) & GENMASK(13, 9))
#define QSYS_TAS_CFG_CTRL_LIST_NUM_M             GENMASK(13, 9)
#define QSYS_TAS_CFG_CTRL_LIST_NUM_X(x)          (((x) & GENMASK(13, 9)) >> 9)

#define QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q(x)     (((x) << 8) & GENMASK(8, 8))
#define QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q_M      GENMASK(8, 8)
#define QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q_X(x)   (((x) & GENMASK(8, 8)) >> 8)

#define QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM(x)       ((x) & GENMASK(7, 0))
#define QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM_M        GENMASK(7, 0)
#define QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM_X(x)     ((x) & GENMASK(7, 0))

/*      QSYS:TAS_CONFIG:TAS_GS_CTRL */
#define QSYS_TAS_GS_CTRL          TARGET_QSYS,0,1,39400,0,1,12,4,0,1,4

#define QSYS_TAS_GS_CTRL_HSCH_POS(x)             ((x) & GENMASK(2, 0))
#define QSYS_TAS_GS_CTRL_HSCH_POS_M              GENMASK(2, 0)
#define QSYS_TAS_GS_CTRL_HSCH_POS_X(x)           ((x) & GENMASK(2, 0))

/*      QSYS:TAS_CONFIG:TAS_STM_CFG */
#define QSYS_TAS_STM_CFG          TARGET_QSYS,0,1,39400,0,1,12,8,0,1,4

#define QSYS_TAS_STM_CFG_REVISIT_DLY(x)          ((x) & GENMASK(7, 0))
#define QSYS_TAS_STM_CFG_REVISIT_DLY_M           GENMASK(7, 0)
#define QSYS_TAS_STM_CFG_REVISIT_DLY_X(x)        ((x) & GENMASK(7, 0))

/*      QSYS:TAS_PROFILE_CFG:TAS_QMAXSDU_CFG */
#define QSYS_TAS_QMAXSDU_CFG(g,r) TARGET_QSYS,0,1,36864,g,16,64,0,r,8,4

#define QSYS_TAS_QMAXSDU_CFG_QMAXSDU_VAL(x)      ((x) & GENMASK(7, 0))
#define QSYS_TAS_QMAXSDU_CFG_QMAXSDU_VAL_M       GENMASK(7, 0)
#define QSYS_TAS_QMAXSDU_CFG_QMAXSDU_VAL_X(x)    ((x) & GENMASK(7, 0))

/*      QSYS:TAS_PROFILE_CFG:TAS_PROFILE_CFG */
#define QSYS_TAS_PROFILE_CFG(g)   TARGET_QSYS,0,1,36864,g,16,64,32,0,1,4

#define QSYS_TAS_PROFILE_CFG_PORT_NUM(x)         (((x) << 19) & GENMASK(21, 19))
#define QSYS_TAS_PROFILE_CFG_PORT_NUM_M          GENMASK(21, 19)
#define QSYS_TAS_PROFILE_CFG_PORT_NUM_X(x)       (((x) & GENMASK(21, 19)) >> 19)

#define QSYS_TAS_PROFILE_CFG_LINK_SPEED(x)       (((x) << 16) & GENMASK(18, 16))
#define QSYS_TAS_PROFILE_CFG_LINK_SPEED_M        GENMASK(18, 16)
#define QSYS_TAS_PROFILE_CFG_LINK_SPEED_X(x)     (((x) & GENMASK(18, 16)) >> 16)

#define QSYS_TAS_PROFILE_CFG_SCH_QUEUES(x)       (((x) << 8) & GENMASK(15, 8))
#define QSYS_TAS_PROFILE_CFG_SCH_QUEUES_M        GENMASK(15, 8)
#define QSYS_TAS_PROFILE_CFG_SCH_QUEUES_X(x)     (((x) & GENMASK(15, 8)) >> 8)

#define QSYS_TAS_PROFILE_CFG_HOLDADVANCE(x)      ((x) & GENMASK(7, 0))
#define QSYS_TAS_PROFILE_CFG_HOLDADVANCE_M       GENMASK(7, 0)
#define QSYS_TAS_PROFILE_CFG_HOLDADVANCE_X(x)    ((x) & GENMASK(7, 0))

/*      QSYS:TAS_LIST_CFG:TAS_BT_NSEC */
#define QSYS_TAS_BT_NSEC          TARGET_QSYS,0,1,11520,0,1,64,0,0,1,4

#define QSYS_TAS_BT_NSEC_NSEC(x)                 ((x) & GENMASK(29, 0))
#define QSYS_TAS_BT_NSEC_NSEC_M                  GENMASK(29, 0)
#define QSYS_TAS_BT_NSEC_NSEC_X(x)               ((x) & GENMASK(29, 0))

/*      QSYS:TAS_LIST_CFG:TAS_BT_SEC_LSB */
#define QSYS_TAS_BT_SEC_LSB       TARGET_QSYS,0,1,11520,0,1,64,4,0,1,4

/*      QSYS:TAS_LIST_CFG:TAS_BT_SEC_MSB */
#define QSYS_TAS_BT_SEC_MSB       TARGET_QSYS,0,1,11520,0,1,64,8,0,1,4

#define QSYS_TAS_BT_SEC_MSB_SEC_MSB(x)           ((x) & GENMASK(15, 0))
#define QSYS_TAS_BT_SEC_MSB_SEC_MSB_M            GENMASK(15, 0)
#define QSYS_TAS_BT_SEC_MSB_SEC_MSB_X(x)         ((x) & GENMASK(15, 0))

/*      QSYS:TAS_LIST_CFG:TAS_NTM_NSEC */
#define QSYS_TAS_NTM_NSEC         TARGET_QSYS,0,1,11520,0,1,64,12,0,1,4

#define QSYS_TAS_NTM_NSEC_NSEC(x)                ((x) & GENMASK(29, 0))
#define QSYS_TAS_NTM_NSEC_NSEC_M                 GENMASK(29, 0)
#define QSYS_TAS_NTM_NSEC_NSEC_X(x)              ((x) & GENMASK(29, 0))

/*      QSYS:TAS_LIST_CFG:TAS_NTM_SEC_LSB */
#define QSYS_TAS_NTM_SEC_LSB      TARGET_QSYS,0,1,11520,0,1,64,16,0,1,4

/*      QSYS:TAS_LIST_CFG:TAS_NTM_SEC_MSB */
#define QSYS_TAS_NTM_SEC_MSB      TARGET_QSYS,0,1,11520,0,1,64,20,0,1,4

#define QSYS_TAS_NTM_SEC_MSB_SEC_MSB(x)          ((x) & GENMASK(15, 0))
#define QSYS_TAS_NTM_SEC_MSB_SEC_MSB_M           GENMASK(15, 0)
#define QSYS_TAS_NTM_SEC_MSB_SEC_MSB_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:TAS_LIST_CFG:TAS_CT_CFG */
#define QSYS_TAS_CT_CFG           TARGET_QSYS,0,1,11520,0,1,64,24,0,1,4

/*      QSYS:TAS_LIST_CFG:TAS_STARTUP_CFG */
#define QSYS_TAS_STARTUP_CFG      TARGET_QSYS,0,1,11520,0,1,64,28,0,1,4

#define QSYS_TAS_STARTUP_CFG_STARTUP_TIME(x)     ((x) & GENMASK(21, 0))
#define QSYS_TAS_STARTUP_CFG_STARTUP_TIME_M      GENMASK(21, 0)
#define QSYS_TAS_STARTUP_CFG_STARTUP_TIME_X(x)   ((x) & GENMASK(21, 0))

#define QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX(x)     (((x) << 23) & GENMASK(27, 23))
#define QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX_M      GENMASK(27, 23)
#define QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX_X(x)   (((x) & GENMASK(27, 23)) >> 23)

#define QSYS_TAS_STARTUP_CFG_STARTUP_ERROR(x)    (((x) << 22) & GENMASK(22, 22))
#define QSYS_TAS_STARTUP_CFG_STARTUP_ERROR_M     GENMASK(22, 22)
#define QSYS_TAS_STARTUP_CFG_STARTUP_ERROR_X(x)  (((x) & GENMASK(22, 22)) >> 22)

/*      QSYS:TAS_LIST_CFG:TAS_LIST_CFG */
#define QSYS_TAS_LIST_CFG         TARGET_QSYS,0,1,11520,0,1,64,32,0,1,4

#define QSYS_TAS_LIST_CFG_LIST_BASE_ADDR(x)      ((x) & GENMASK(7, 0))
#define QSYS_TAS_LIST_CFG_LIST_BASE_ADDR_M       GENMASK(7, 0)
#define QSYS_TAS_LIST_CFG_LIST_BASE_ADDR_X(x)    ((x) & GENMASK(7, 0))

#define QSYS_TAS_LIST_CFG_LIST_TOD_DOM(x)        (((x) << 8) & GENMASK(9, 8))
#define QSYS_TAS_LIST_CFG_LIST_TOD_DOM_M         GENMASK(9, 8)
#define QSYS_TAS_LIST_CFG_LIST_TOD_DOM_X(x)      (((x) & GENMASK(9, 8)) >> 8)

/*      QSYS:TAS_LIST_CFG:TAS_LST */
#define QSYS_TAS_LST              TARGET_QSYS,0,1,11520,0,1,64,36,0,1,4

#define QSYS_TAS_LST_CUR_PTR(x)                  (((x) << 3) & GENMASK(10, 3))
#define QSYS_TAS_LST_CUR_PTR_M                   GENMASK(10, 3)
#define QSYS_TAS_LST_CUR_PTR_X(x)                (((x) & GENMASK(10, 3)) >> 3)

#define QSYS_TAS_LST_LIST_STATE(x)               ((x) & GENMASK(2, 0))
#define QSYS_TAS_LST_LIST_STATE_M                GENMASK(2, 0)
#define QSYS_TAS_LST_LIST_STATE_X(x)             ((x) & GENMASK(2, 0))

/*      QSYS:TAS_LIST_CFG:TAS_LST_INT */
#define QSYS_TAS_LST_INT          TARGET_QSYS,0,1,11520,0,1,64,40,0,1,4

/*      QSYS:TAS_GCL_CFG:TAS_GCL_CT_CFG */
#define QSYS_TAS_GCL_CT_CFG       TARGET_QSYS,0,1,11584,0,1,16,0,0,1,4

#define QSYS_TAS_GCL_CT_CFG_GATE_STATE(x)        (((x) << 5) & GENMASK(12, 5))
#define QSYS_TAS_GCL_CT_CFG_GATE_STATE_M         GENMASK(12, 5)
#define QSYS_TAS_GCL_CT_CFG_GATE_STATE_X(x)      (((x) & GENMASK(12, 5)) >> 5)

#define QSYS_TAS_GCL_CT_CFG_HSCH_POS(x)          (((x) << 2) & GENMASK(4, 2))
#define QSYS_TAS_GCL_CT_CFG_HSCH_POS_M           GENMASK(4, 2)
#define QSYS_TAS_GCL_CT_CFG_HSCH_POS_X(x)        (((x) & GENMASK(4, 2)) >> 2)

#define QSYS_TAS_GCL_CT_CFG_OP_TYPE(x)           ((x) & GENMASK(1, 0))
#define QSYS_TAS_GCL_CT_CFG_OP_TYPE_M            GENMASK(1, 0)
#define QSYS_TAS_GCL_CT_CFG_OP_TYPE_X(x)         ((x) & GENMASK(1, 0))

/*      QSYS:TAS_GCL_CFG:TAS_GCL_CT_CFG2 */
#define QSYS_TAS_GCL_CT_CFG2      TARGET_QSYS,0,1,11584,0,1,16,4,0,1,4

#define QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE(x)     (((x) << 8) & GENMASK(11, 8))
#define QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE_M      GENMASK(11, 8)
#define QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE_X(x)   (((x) & GENMASK(11, 8)) >> 8)

#define QSYS_TAS_GCL_CT_CFG2_NEXT_GCL(x)         ((x) & GENMASK(7, 0))
#define QSYS_TAS_GCL_CT_CFG2_NEXT_GCL_M          GENMASK(7, 0)
#define QSYS_TAS_GCL_CT_CFG2_NEXT_GCL_X(x)       ((x) & GENMASK(7, 0))

/*      QSYS:TAS_GCL_CFG:TAS_GCL_TM_CFG */
#define QSYS_TAS_GCL_TM_CFG       TARGET_QSYS,0,1,11584,0,1,16,8,0,1,4

/*      QSYS:HSCH_TAS_STATE:TAS_GATE_STATE */
#define QSYS_TAS_GATE_STATE       TARGET_QSYS,0,1,11620,0,1,4,0,0,1,4

#define QSYS_TAS_GATE_STATE_TAS_GATE_STATE(x)    ((x) & GENMASK(7, 0))
#define QSYS_TAS_GATE_STATE_TAS_GATE_STATE_M     GENMASK(7, 0)
#define QSYS_TAS_GATE_STATE_TAS_GATE_STATE_X(x)  ((x) & GENMASK(7, 0))

/*      REW:PORT:PORT_VLAN_CFG */
#define REW_PORT_VLAN_CFG(g)      TARGET_REW,0,1,0,g,10,128,0,0,1,4

#define REW_PORT_VLAN_CFG_PORT_TPID(x)           (((x) << 16) & GENMASK(31, 16))
#define REW_PORT_VLAN_CFG_PORT_TPID_M            GENMASK(31, 16)
#define REW_PORT_VLAN_CFG_PORT_TPID_X(x)         (((x) & GENMASK(31, 16)) >> 16)

#define REW_PORT_VLAN_CFG_PORT_DEI(x)            (((x) << 15) & GENMASK(15, 15))
#define REW_PORT_VLAN_CFG_PORT_DEI_M             GENMASK(15, 15)
#define REW_PORT_VLAN_CFG_PORT_DEI_X(x)          (((x) & GENMASK(15, 15)) >> 15)

#define REW_PORT_VLAN_CFG_PORT_PCP(x)            (((x) << 12) & GENMASK(14, 12))
#define REW_PORT_VLAN_CFG_PORT_PCP_M             GENMASK(14, 12)
#define REW_PORT_VLAN_CFG_PORT_PCP_X(x)          (((x) & GENMASK(14, 12)) >> 12)

#define REW_PORT_VLAN_CFG_PORT_VID(x)            ((x) & GENMASK(11, 0))
#define REW_PORT_VLAN_CFG_PORT_VID_M             GENMASK(11, 0)
#define REW_PORT_VLAN_CFG_PORT_VID_X(x)          ((x) & GENMASK(11, 0))

/*      REW:PORT:TAG_CFG */
#define REW_TAG_CFG(g)            TARGET_REW,0,1,0,g,10,128,4,0,1,4

#define REW_TAG_CFG_TAG_CFG(x)                   (((x) << 7) & GENMASK(8, 7))
#define REW_TAG_CFG_TAG_CFG_M                    GENMASK(8, 7)
#define REW_TAG_CFG_TAG_CFG_X(x)                 (((x) & GENMASK(8, 7)) >> 7)

#define REW_TAG_CFG_TAG_TPID_CFG(x)              (((x) << 5) & GENMASK(6, 5))
#define REW_TAG_CFG_TAG_TPID_CFG_M               GENMASK(6, 5)
#define REW_TAG_CFG_TAG_TPID_CFG_X(x)            (((x) & GENMASK(6, 5)) >> 5)

#define REW_TAG_CFG_TAG_VID_CFG(x)               (((x) << 4) & GENMASK(4, 4))
#define REW_TAG_CFG_TAG_VID_CFG_M                GENMASK(4, 4)
#define REW_TAG_CFG_TAG_VID_CFG_X(x)             (((x) & GENMASK(4, 4)) >> 4)

#define REW_TAG_CFG_TAG_PCP_CFG(x)               (((x) << 2) & GENMASK(3, 2))
#define REW_TAG_CFG_TAG_PCP_CFG_M                GENMASK(3, 2)
#define REW_TAG_CFG_TAG_PCP_CFG_X(x)             (((x) & GENMASK(3, 2)) >> 2)

#define REW_TAG_CFG_TAG_DEI_CFG(x)               ((x) & GENMASK(1, 0))
#define REW_TAG_CFG_TAG_DEI_CFG_M                GENMASK(1, 0)
#define REW_TAG_CFG_TAG_DEI_CFG_X(x)             ((x) & GENMASK(1, 0))

/*      REW:PORT:PORT_CFG */
#define REW_PORT_CFG(g)           TARGET_REW,0,1,0,g,10,128,8,0,1,4

#define REW_PORT_CFG_ES0_EN(x)                   (((x) << 4) & GENMASK(4, 4))
#define REW_PORT_CFG_ES0_EN_M                    GENMASK(4, 4)
#define REW_PORT_CFG_ES0_EN_X(x)                 (((x) & GENMASK(4, 4)) >> 4)

#define REW_PORT_CFG_FCS_UPDATE_NONCPU_CFG(x)    (((x) << 2) & GENMASK(3, 2))
#define REW_PORT_CFG_FCS_UPDATE_NONCPU_CFG_M     GENMASK(3, 2)
#define REW_PORT_CFG_FCS_UPDATE_NONCPU_CFG_X(x)  (((x) & GENMASK(3, 2)) >> 2)

#define REW_PORT_CFG_FCS_UPDATE_CPU_ENA(x)       (((x) << 1) & GENMASK(1, 1))
#define REW_PORT_CFG_FCS_UPDATE_CPU_ENA_M        GENMASK(1, 1)
#define REW_PORT_CFG_FCS_UPDATE_CPU_ENA_X(x)     (((x) & GENMASK(1, 1)) >> 1)

#define REW_PORT_CFG_NO_REWRITE(x)               ((x) & GENMASK(0, 0))
#define REW_PORT_CFG_NO_REWRITE_M                GENMASK(0, 0)
#define REW_PORT_CFG_NO_REWRITE_X(x)             ((x) & GENMASK(0, 0))

/*      REW:PORT:CCM_TX_CFG */
#define REW_CCM_TX_CFG(g)         TARGET_REW,0,1,0,g,10,128,108,0,1,4

#define REW_CCM_TX_CFG_CCM_SEQ_UPD_ENA(x)        (((x) << 1) & GENMASK(1, 1))
#define REW_CCM_TX_CFG_CCM_SEQ_UPD_ENA_M         GENMASK(1, 1)
#define REW_CCM_TX_CFG_CCM_SEQ_UPD_ENA_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define REW_CCM_TX_CFG_CCM_TX_RDI(x)             ((x) & GENMASK(0, 0))
#define REW_CCM_TX_CFG_CCM_TX_RDI_M              GENMASK(0, 0)
#define REW_CCM_TX_CFG_CCM_TX_RDI_X(x)           ((x) & GENMASK(0, 0))

/*      REW:PORT:MRP_TX_CFG */
#define REW_MRP_TX_CFG(g,r)       TARGET_REW,0,1,0,g,10,128,112,r,2,4

#define REW_MRP_TX_CFG_MRP_TIMESTAMP_UPD(x)      (((x) << 22) & GENMASK(22, 22))
#define REW_MRP_TX_CFG_MRP_TIMESTAMP_UPD_M       GENMASK(22, 22)
#define REW_MRP_TX_CFG_MRP_TIMESTAMP_UPD_X(x)    (((x) & GENMASK(22, 22)) >> 22)

#define REW_MRP_TX_CFG_MRP_SEQ_UPD(x)            (((x) << 21) & GENMASK(21, 21))
#define REW_MRP_TX_CFG_MRP_SEQ_UPD_M             GENMASK(21, 21)
#define REW_MRP_TX_CFG_MRP_SEQ_UPD_X(x)          (((x) & GENMASK(21, 21)) >> 21)

#define REW_MRP_TX_CFG_MRP_MISC_UPD(x)           (((x) << 20) & GENMASK(20, 20))
#define REW_MRP_TX_CFG_MRP_MISC_UPD_M            GENMASK(20, 20)
#define REW_MRP_TX_CFG_MRP_MISC_UPD_X(x)         (((x) & GENMASK(20, 20)) >> 20)

#define REW_MRP_TX_CFG_MRP_STATE(x)              (((x) << 18) & GENMASK(19, 18))
#define REW_MRP_TX_CFG_MRP_STATE_M               GENMASK(19, 18)
#define REW_MRP_TX_CFG_MRP_STATE_X(x)            (((x) & GENMASK(19, 18)) >> 18)

#define REW_MRP_TX_CFG_MRP_PORTROLE(x)           (((x) << 16) & GENMASK(17, 16))
#define REW_MRP_TX_CFG_MRP_PORTROLE_M            GENMASK(17, 16)
#define REW_MRP_TX_CFG_MRP_PORTROLE_X(x)         (((x) & GENMASK(17, 16)) >> 16)

#define REW_MRP_TX_CFG_MRP_TRANS(x)              ((x) & GENMASK(15, 0))
#define REW_MRP_TX_CFG_MRP_TRANS_M               GENMASK(15, 0)
#define REW_MRP_TX_CFG_MRP_TRANS_X(x)            ((x) & GENMASK(15, 0))

/*      SYS:SYSTEM:RESET_CFG */
#define SYS_RESET_CFG             TARGET_SYS,0,1,3616,0,1,128,0,0,1,4

#define SYS_RESET_CFG_CORE_ENA(x)                ((x) & GENMASK(0, 0))
#define SYS_RESET_CFG_CORE_ENA_M                 GENMASK(0, 0)
#define SYS_RESET_CFG_CORE_ENA_X(x)              ((x) & GENMASK(0, 0))

/*      SYS:SYSTEM:PORT_MODE */
#define SYS_PORT_MODE(r)          TARGET_SYS,0,1,3616,0,1,128,4,r,10,4

#define SYS_PORT_MODE_DATA_WO_TS(x)              (((x) << 6) & GENMASK(7, 6))
#define SYS_PORT_MODE_DATA_WO_TS_M               GENMASK(7, 6)
#define SYS_PORT_MODE_DATA_WO_TS_X(x)            (((x) & GENMASK(7, 6)) >> 6)

#define SYS_PORT_MODE_INCL_INJ_HDR(x)            (((x) << 4) & GENMASK(5, 4))
#define SYS_PORT_MODE_INCL_INJ_HDR_M             GENMASK(5, 4)
#define SYS_PORT_MODE_INCL_INJ_HDR_X(x)          (((x) & GENMASK(5, 4)) >> 4)

#define SYS_PORT_MODE_INCL_XTR_HDR(x)            (((x) << 2) & GENMASK(3, 2))
#define SYS_PORT_MODE_INCL_XTR_HDR_M             GENMASK(3, 2)
#define SYS_PORT_MODE_INCL_XTR_HDR_X(x)          (((x) & GENMASK(3, 2)) >> 2)

#define SYS_PORT_MODE_INJ_HDR_ERR(x)             (((x) << 1) & GENMASK(1, 1))
#define SYS_PORT_MODE_INJ_HDR_ERR_M              GENMASK(1, 1)
#define SYS_PORT_MODE_INJ_HDR_ERR_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define SYS_PORT_MODE_PAD_DIS(x)                 ((x) & GENMASK(0, 0))
#define SYS_PORT_MODE_PAD_DIS_M                  GENMASK(0, 0)
#define SYS_PORT_MODE_PAD_DIS_X(x)               ((x) & GENMASK(0, 0))

/*      SYS:SYSTEM:FRONT_PORT_MODE */
#define SYS_FRONT_PORT_MODE(r)    TARGET_SYS,0,1,3616,0,1,128,44,r,8,4

#define SYS_FRONT_PORT_MODE_HDX_MODE(x)          ((x) & GENMASK(0, 0))
#define SYS_FRONT_PORT_MODE_HDX_MODE_M           GENMASK(0, 0)
#define SYS_FRONT_PORT_MODE_HDX_MODE_X(x)        ((x) & GENMASK(0, 0))

#define SYS_FRONT_PORT_MODE_ADD_FRAG_SIZE(x)     (((x) << 8) & GENMASK(9, 8))
#define SYS_FRONT_PORT_MODE_ADD_FRAG_SIZE_M      GENMASK(9, 8)
#define SYS_FRONT_PORT_MODE_ADD_FRAG_SIZE_X(x)   (((x) & GENMASK(9, 8)) >> 8)

/*      SYS:SYSTEM:FRM_AGING */
#define SYS_FRM_AGING             TARGET_SYS,0,1,3616,0,1,128,76,0,1,4

#define SYS_FRM_AGING_AGE_TX_ENA(x)              (((x) << 20) & GENMASK(20, 20))
#define SYS_FRM_AGING_AGE_TX_ENA_M               GENMASK(20, 20)
#define SYS_FRM_AGING_AGE_TX_ENA_X(x)            (((x) & GENMASK(20, 20)) >> 20)

#define SYS_FRM_AGING_MAX_AGE(x)                 ((x) & GENMASK(19, 0))
#define SYS_FRM_AGING_MAX_AGE_M                  GENMASK(19, 0)
#define SYS_FRM_AGING_MAX_AGE_X(x)               ((x) & GENMASK(19, 0))

/*      SYS:SYSTEM:STAT_CFG */
#define SYS_STAT_CFG              TARGET_SYS,0,1,3616,0,1,128,80,0,1,4

#define SYS_STAT_CFG_STAT_CLEAR_SHOT(x)          (((x) << 10) & GENMASK(16, 10))
#define SYS_STAT_CFG_STAT_CLEAR_SHOT_M           GENMASK(16, 10)
#define SYS_STAT_CFG_STAT_CLEAR_SHOT_X(x)        (((x) & GENMASK(16, 10)) >> 10)

#define SYS_STAT_CFG_STAT_VIEW(x)                ((x) & GENMASK(9, 0))
#define SYS_STAT_CFG_STAT_VIEW_M                 GENMASK(9, 0)
#define SYS_STAT_CFG_STAT_VIEW_X(x)              ((x) & GENMASK(9, 0))

/*      SYS:PAUSE_CFG:PAUSE_CFG */
#define SYS_PAUSE_CFG(r)          TARGET_SYS,0,1,3744,0,1,112,0,r,9,4

#define SYS_PAUSE_CFG_PAUSE_START(x)             (((x) << 7) & GENMASK(12, 7))
#define SYS_PAUSE_CFG_PAUSE_START_M              GENMASK(12, 7)
#define SYS_PAUSE_CFG_PAUSE_START_X(x)           (((x) & GENMASK(12, 7)) >> 7)

#define SYS_PAUSE_CFG_PAUSE_STOP(x)              (((x) << 1) & GENMASK(6, 1))
#define SYS_PAUSE_CFG_PAUSE_STOP_M               GENMASK(6, 1)
#define SYS_PAUSE_CFG_PAUSE_STOP_X(x)            (((x) & GENMASK(6, 1)) >> 1)

#define SYS_PAUSE_CFG_PAUSE_ENA(x)               ((x) & GENMASK(0, 0))
#define SYS_PAUSE_CFG_PAUSE_ENA_M                GENMASK(0, 0)
#define SYS_PAUSE_CFG_PAUSE_ENA_X(x)             ((x) & GENMASK(0, 0))

/*      SYS:PAUSE_CFG:ATOP */
#define SYS_ATOP(r)               TARGET_SYS,0,1,3744,0,1,112,40,r,9,4

#define SYS_ATOP_ATOP(x)                         ((x) & GENMASK(5, 0))
#define SYS_ATOP_ATOP_M                          GENMASK(5, 0)
#define SYS_ATOP_ATOP_X(x)                       ((x) & GENMASK(5, 0))

/*      SYS:PAUSE_CFG:ATOP_TOT_CFG */
#define SYS_ATOP_TOT_CFG          TARGET_SYS,0,1,3744,0,1,112,76,0,1,4

#define SYS_ATOP_TOT_CFG_ATOP_TOT(x)             ((x) & GENMASK(5, 0))
#define SYS_ATOP_TOT_CFG_ATOP_TOT_M              GENMASK(5, 0)
#define SYS_ATOP_TOT_CFG_ATOP_TOT_X(x)           ((x) & GENMASK(5, 0))

/*      SYS:PAUSE_CFG:MAC_FC_CFG */
#define SYS_MAC_FC_CFG(r)         TARGET_SYS,0,1,3744,0,1,112,80,r,8,4

#define SYS_MAC_FC_CFG_FC_LINK_SPEED(x)          (((x) << 26) & GENMASK(27, 26))
#define SYS_MAC_FC_CFG_FC_LINK_SPEED_M           GENMASK(27, 26)
#define SYS_MAC_FC_CFG_FC_LINK_SPEED_X(x)        (((x) & GENMASK(27, 26)) >> 26)

#define SYS_MAC_FC_CFG_FC_LATENCY_CFG(x)         (((x) << 20) & GENMASK(25, 20))
#define SYS_MAC_FC_CFG_FC_LATENCY_CFG_M          GENMASK(25, 20)
#define SYS_MAC_FC_CFG_FC_LATENCY_CFG_X(x)       (((x) & GENMASK(25, 20)) >> 20)

#define SYS_MAC_FC_CFG_ZERO_PAUSE_ENA(x)         (((x) << 18) & GENMASK(18, 18))
#define SYS_MAC_FC_CFG_ZERO_PAUSE_ENA_M          GENMASK(18, 18)
#define SYS_MAC_FC_CFG_ZERO_PAUSE_ENA_X(x)       (((x) & GENMASK(18, 18)) >> 18)

#define SYS_MAC_FC_CFG_TX_FC_ENA(x)              (((x) << 17) & GENMASK(17, 17))
#define SYS_MAC_FC_CFG_TX_FC_ENA_M               GENMASK(17, 17)
#define SYS_MAC_FC_CFG_TX_FC_ENA_X(x)            (((x) & GENMASK(17, 17)) >> 17)

#define SYS_MAC_FC_CFG_RX_FC_ENA(x)              (((x) << 16) & GENMASK(16, 16))
#define SYS_MAC_FC_CFG_RX_FC_ENA_M               GENMASK(16, 16)
#define SYS_MAC_FC_CFG_RX_FC_ENA_X(x)            (((x) & GENMASK(16, 16)) >> 16)

#define SYS_MAC_FC_CFG_PAUSE_VAL_CFG(x)          ((x) & GENMASK(15, 0))
#define SYS_MAC_FC_CFG_PAUSE_VAL_CFG_M           GENMASK(15, 0)
#define SYS_MAC_FC_CFG_PAUSE_VAL_CFG_X(x)        ((x) & GENMASK(15, 0))

/*      SYS:PSTATE:FPORT_STATE */
#define SYS_FPORT_STATE(r)        TARGET_SYS,0,1,3584,0,1,32,0,r,8,4

#define SYS_FPORT_STATE_MAC_HOLD(x)              ((x) & GENMASK(0, 0))
#define SYS_FPORT_STATE_MAC_HOLD_M               GENMASK(0, 0)
#define SYS_FPORT_STATE_MAC_HOLD_X(x)            ((x) & GENMASK(0, 0))

/*      SYS:RAM_CTRL:RAM_INIT */
#define SYS_RAM_INIT              TARGET_SYS,0,1,3880,0,1,4,0,0,1,4

#define SYS_RAM_INIT_RAM_INIT(x)                 (((x) << 1) & GENMASK(1, 1))
#define SYS_RAM_INIT_RAM_INIT_M                  GENMASK(1, 1)
#define SYS_RAM_INIT_RAM_INIT_X(x)               (((x) & GENMASK(1, 1)) >> 1)

#define SYS_RAM_INIT_RAM_CFG_HOOK(x)             ((x) & GENMASK(0, 0))
#define SYS_RAM_INIT_RAM_CFG_HOOK_M              GENMASK(0, 0)
#define SYS_RAM_INIT_RAM_CFG_HOOK_X(x)           ((x) & GENMASK(0, 0))

/*      SYS:PTPPORT:PTP_CFG */
#define SYS_PTP_CFG(g)            TARGET_SYS,0,1,3900,g,10,24,0,0,1,4

#define SYS_PTP_CFG_PCH_SUB_PORT_ID(x)           (((x) << 7) & GENMASK(10, 7))
#define SYS_PTP_CFG_PCH_SUB_PORT_ID_M            GENMASK(10, 7)
#define SYS_PTP_CFG_PCH_SUB_PORT_ID_X(x)         (((x) & GENMASK(10, 7)) >> 7)

#define SYS_PTP_CFG_PTP_PCH_TX_ENA(x)            (((x) << 5) & GENMASK(6, 5))
#define SYS_PTP_CFG_PTP_PCH_TX_ENA_M             GENMASK(6, 5)
#define SYS_PTP_CFG_PTP_PCH_TX_ENA_X(x)          (((x) & GENMASK(6, 5)) >> 5)

#define SYS_PTP_CFG_PTP_PCH_RX_MODE(x)           (((x) << 2) & GENMASK(4, 2))
#define SYS_PTP_CFG_PTP_PCH_RX_MODE_M            GENMASK(4, 2)
#define SYS_PTP_CFG_PTP_PCH_RX_MODE_X(x)         (((x) & GENMASK(4, 2)) >> 2)

#define SYS_PTP_CFG_PTP_DOM_VAL(x)               ((x) & GENMASK(1, 0))
#define SYS_PTP_CFG_PTP_DOM_VAL_M                GENMASK(1, 0)
#define SYS_PTP_CFG_PTP_DOM_VAL_X(x)             ((x) & GENMASK(1, 0))

/*      SYS:PTPPORT:PTP_RXDLY_CFG */
#define SYS_PTP_RXDLY_CFG(g)      TARGET_SYS,0,1,3900,g,10,24,4,0,1,4

#define SYS_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x)       ((x) & GENMASK(23, 0))
#define SYS_PTP_RXDLY_CFG_PTP_RX_IO_DLY_M        GENMASK(23, 0)
#define SYS_PTP_RXDLY_CFG_PTP_RX_IO_DLY_X(x)     ((x) & GENMASK(23, 0))

/*      SYS:PTPPORT:PTP_TXDLY_CFG */
#define SYS_PTP_TXDLY_CFG(g)      TARGET_SYS,0,1,3900,g,10,24,8,0,1,4

#define SYS_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x)       ((x) & GENMASK(23, 0))
#define SYS_PTP_TXDLY_CFG_PTP_TX_IO_DLY_M        GENMASK(23, 0)
#define SYS_PTP_TXDLY_CFG_PTP_TX_IO_DLY_X(x)     ((x) & GENMASK(23, 0))

/*      VCAP:VCAP_CORE_CFG:UPDATE_CTRL */
#define VCAP_UPDATE_CTRL(t)       TARGET_VCAP,t,3,0,0,1,8,0,0,1,4

#define VCAP_UPDATE_CTRL_UPDATE_CMD(x)           (((x) << 22) & GENMASK(24, 22))
#define VCAP_UPDATE_CTRL_UPDATE_CMD_M            GENMASK(24, 22)
#define VCAP_UPDATE_CTRL_UPDATE_CMD_X(x)         (((x) & GENMASK(24, 22)) >> 22)

#define VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x)     (((x) << 21) & GENMASK(21, 21))
#define VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS_M      GENMASK(21, 21)
#define VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS_X(x)   (((x) & GENMASK(21, 21)) >> 21)

#define VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x)    (((x) << 20) & GENMASK(20, 20))
#define VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS_M     GENMASK(20, 20)
#define VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS_X(x)  (((x) & GENMASK(20, 20)) >> 20)

#define VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x)       (((x) << 19) & GENMASK(19, 19))
#define VCAP_UPDATE_CTRL_UPDATE_CNT_DIS_M        GENMASK(19, 19)
#define VCAP_UPDATE_CTRL_UPDATE_CNT_DIS_X(x)     (((x) & GENMASK(19, 19)) >> 19)

#define VCAP_UPDATE_CTRL_UPDATE_ADDR(x)          (((x) << 3) & GENMASK(18, 3))
#define VCAP_UPDATE_CTRL_UPDATE_ADDR_M           GENMASK(18, 3)
#define VCAP_UPDATE_CTRL_UPDATE_ADDR_X(x)        (((x) & GENMASK(18, 3)) >> 3)

#define VCAP_UPDATE_CTRL_UPDATE_SHOT(x)          (((x) << 2) & GENMASK(2, 2))
#define VCAP_UPDATE_CTRL_UPDATE_SHOT_M           GENMASK(2, 2)
#define VCAP_UPDATE_CTRL_UPDATE_SHOT_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define VCAP_UPDATE_CTRL_CLEAR_CACHE(x)          (((x) << 1) & GENMASK(1, 1))
#define VCAP_UPDATE_CTRL_CLEAR_CACHE_M           GENMASK(1, 1)
#define VCAP_UPDATE_CTRL_CLEAR_CACHE_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x)       ((x) & GENMASK(0, 0))
#define VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN_M        GENMASK(0, 0)
#define VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN_X(x)     ((x) & GENMASK(0, 0))

/*      VCAP:VCAP_CORE_CFG:MV_CFG */
#define VCAP_MV_CFG(t)            TARGET_VCAP,t,3,0,0,1,8,4,0,1,4

#define VCAP_MV_CFG_MV_NUM_POS(x)                (((x) << 16) & GENMASK(31, 16))
#define VCAP_MV_CFG_MV_NUM_POS_M                 GENMASK(31, 16)
#define VCAP_MV_CFG_MV_NUM_POS_X(x)              (((x) & GENMASK(31, 16)) >> 16)

#define VCAP_MV_CFG_MV_SIZE(x)                   ((x) & GENMASK(15, 0))
#define VCAP_MV_CFG_MV_SIZE_M                    GENMASK(15, 0)
#define VCAP_MV_CFG_MV_SIZE_X(x)                 ((x) & GENMASK(15, 0))

/*      VCAP:VCAP_CORE_CACHE:ENTRY_DAT */
#define VCAP_ENTRY_DAT(t,r)       TARGET_VCAP,t,3,8,0,1,904,0,r,64,4

/*      VCAP:VCAP_CORE_CACHE:MASK_DAT */
#define VCAP_MASK_DAT(t,r)        TARGET_VCAP,t,3,8,0,1,904,256,r,64,4

/*      VCAP:VCAP_CORE_CACHE:ACTION_DAT */
#define VCAP_ACTION_DAT(t,r)      TARGET_VCAP,t,3,8,0,1,904,512,r,64,4

/*      VCAP:VCAP_CORE_CACHE:CNT_DAT */
#define VCAP_CNT_DAT(t,r)         TARGET_VCAP,t,3,8,0,1,904,768,r,32,4

/*      VCAP:VCAP_CORE_CACHE:CNT_FW_DAT */
#define VCAP_CNT_FW_DAT(t)        TARGET_VCAP,t,3,8,0,1,904,896,0,1,4

/*      VCAP:VCAP_CORE_CACHE:TG_DAT */
#define VCAP_TG_DAT(t)            TARGET_VCAP,t,3,8,0,1,904,900,0,1,4

/*      VCAP:VCAP_CONST:VER */
#define VCAP_VER(t)               TARGET_VCAP,t,3,924,0,1,40,0,0,1,4

/*      VCAP:VCAP_CONST:ENTRY_WIDTH */
#define VCAP_ENTRY_WIDTH(t)       TARGET_VCAP,t,3,924,0,1,40,4,0,1,4

/*      VCAP:VCAP_CONST:ENTRY_CNT */
#define VCAP_ENTRY_CNT(t)         TARGET_VCAP,t,3,924,0,1,40,8,0,1,4

/*      VCAP:VCAP_CONST:ENTRY_SWCNT */
#define VCAP_ENTRY_SWCNT(t)       TARGET_VCAP,t,3,924,0,1,40,12,0,1,4

/*      VCAP:VCAP_CONST:ENTRY_TG_WIDTH */
#define VCAP_ENTRY_TG_WIDTH(t)    TARGET_VCAP,t,3,924,0,1,40,16,0,1,4

/*      VCAP:VCAP_CONST:ACTION_DEF_CNT */
#define VCAP_ACTION_DEF_CNT(t)    TARGET_VCAP,t,3,924,0,1,40,20,0,1,4

/*      VCAP:VCAP_CONST:ACTION_WIDTH */
#define VCAP_ACTION_WIDTH(t)      TARGET_VCAP,t,3,924,0,1,40,24,0,1,4

/*      VCAP:VCAP_CONST:CNT_WIDTH */
#define VCAP_CNT_WIDTH(t)         TARGET_VCAP,t,3,924,0,1,40,28,0,1,4

/*      VCAP:VCAP_CONST:CORE_CNT */
#define VCAP_CORE_CNT(t)          TARGET_VCAP,t,3,924,0,1,40,32,0,1,4

/*      VCAP:VCAP_CONST:IF_CNT */
#define VCAP_IF_CNT(t)            TARGET_VCAP,t,3,924,0,1,40,36,0,1,4

#define MACACCESS_CMD_IDLE		0
#define MACACCESS_CMD_LEARN		1
#define MACACCESS_CMD_FORGET		2
#define MACACCESS_CMD_AGE		3
#define MACACCESS_CMD_GET_NEXT		4
#define MACACCESS_CMD_INIT		5
#define MACACCESS_CMD_READ		6
#define MACACCESS_CMD_WRITE		7

#define VLANACCESS_CMD_IDLE		0
#define VLANACCESS_CMD_READ		1
#define VLANACCESS_CMD_WRITE		2
#define VLANACCESS_CMD_INIT		3

#define XTR_EOF_0			0x00000080U
#define XTR_EOF_1			0x01000080U
#define XTR_EOF_2			0x02000080U
#define XTR_EOF_3			0x03000080U
#define XTR_PRUNED			0x04000080U
#define XTR_ABORT			0x05000080U
#define XTR_ESCAPE			0x06000080U
#define XTR_NOT_READY			0x07000080U
#define XTR_VALID_BYTES(x)		(4 - (((x) >> 24) & 3))

#define SYS_COUNT_RX_OCTETS		0x0
#define SYS_COUNT_RX_UC			0x1
#define SYS_COUNT_RX_MC			0x2
#define SYS_COUNT_RX_BC			0x3
#define SYS_COUNT_RX_SHORTS		0x4
#define SYS_COUNT_RX_FRAGMENTS		0x5
#define SYS_COUNT_RX_JABBERS		0x6
#define SYS_COUNT_RX_CRC		0x7
#define SYS_COUNT_RX_SYMBOL_ERR		0x8
#define SYS_COUNT_RX_64			0x9
#define SYS_COUNT_RX_65_127		0xa
#define SYS_COUNT_RX_128_255		0xb
#define SYS_COUNT_RX_256_511		0xc
#define SYS_COUNT_RX_512_1023		0xd
#define SYS_COUNT_RX_1024_1526		0xe
#define SYS_COUNT_RX_JUMBO		0xf
#define SYS_COUNT_RX_LONG		0x12
#define SYS_COUNT_RX_PMAC_OCTETS	0x30
#define SYS_COUNT_RX_PMAC_MC		0x32
#define SYS_COUNT_RX_PMAC_SHORTS	0x34
#define SYS_COUNT_RX_PMAC_FRAGMENTS	0x35
#define SYS_COUNT_RX_PMAC_JABBERS	0x36
#define SYS_COUNT_RX_PMAC_64		0x39
#define SYS_COUNT_RX_PMAC_65_127	0x3a
#define SYS_COUNT_RX_PMAC_128_255	0x3b
#define SYS_COUNT_RX_PMAC_256_511	0x3c
#define SYS_COUNT_RX_PMAC_512_1023	0x3d
#define SYS_COUNT_RX_PMAC_1024_1526	0x3e
#define SYS_COUNT_RX_PMAC_JUMBO		0x3f

#define SYS_COUNT_TX_OCTETS		0x43
#define SYS_COUNT_TX_UC			0x44
#define SYS_COUNT_TX_MC			0x45
#define SYS_COUNT_TX_BC			0x46
#define SYS_COUNT_TX_COLLISION		0x47
#define SYS_COUNT_TX_DROPS		0x48
#define SYS_COUNT_TX_64			0x4a
#define SYS_COUNT_TX_65_127		0x4b
#define SYS_COUNT_TX_128_255		0x4c
#define SYS_COUNT_TX_256_511		0x4d
#define SYS_COUNT_TX_512_1023		0x4e
#define SYS_COUNT_TX_1024_1526		0x4f
#define SYS_COUNT_TX_JUMBO		0x50
#define SYS_COUNT_TX_AGED		0x5d
#define SYS_COUNT_TX_PMAC_OCTETS	0x60
#define SYS_COUNT_TX_PMAC_64		0x65
#define SYS_COUNT_TX_PMAC_65_127	0x66
#define SYS_COUNT_TX_PMAC_128_255	0x67
#define SYS_COUNT_TX_PMAC_256_511	0x68
#define SYS_COUNT_TX_PMAC_512_1023	0x69
#define SYS_COUNT_TX_PMAC_1024_1526	0x6a
#define SYS_COUNT_TX_PMAC_JUMBO		0x6b

#endif /* _LAN966X_MESA_REGS_H_ */
