Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 03:26:20 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_63 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row2_reg[9]/CK (DFF_X2)                0.0000     0.0000 r
  row2_reg[9]/Q (DFF_X2)                 0.6271     0.6271 f
  U834/ZN (XNOR2_X1)                     0.3654     0.9925 r
  U793/ZN (XNOR2_X1)                     0.3666     1.3591 r
  U783/ZN (XNOR2_X1)                     0.3785     1.7376 r
  U671/ZN (NAND3_X2)                     0.1385     1.8761 f
  U1012/ZN (OAI21_X1)                    0.2426     2.1187 r
  R_63/D (DFF_X1)                        0.0000     2.1187 r
  data arrival time                                 2.1187

  clock clk (rise edge)                  2.4100     2.4100
  clock network delay (ideal)            0.0000     2.4100
  clock uncertainty                     -0.0500     2.3600
  R_63/CK (DFF_X1)                       0.0000     2.3600 r
  library setup time                    -0.2409     2.1191
  data required time                                2.1191
  -----------------------------------------------------------
  data required time                                2.1191
  data arrival time                                -2.1187
  -----------------------------------------------------------
  slack (MET)                                       0.0004


1
