
*** Running vivado
    with args -log KV260_GPIO_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source KV260_GPIO_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source KV260_GPIO_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 394.668 ; gain = 61.082
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 465.160 ; gain = 70.492
Command: read_checkpoint -auto_incremental -incremental D:/Projects/Vivado/Majority/Majority.srcs/utils_1/imports/synth_1/Majority_Module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Projects/Vivado/Majority/Majority.srcs/utils_1/imports/synth_1/Majority_Module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top KV260_GPIO_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7724
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Programs/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'and0', assumed default net type 'wire' [D:/Projects/Vivado/Majority/Majority.srcs/sources_1/new/Majority_Module.v:30]
INFO: [Synth 8-11241] undeclared symbol 'and1', assumed default net type 'wire' [D:/Projects/Vivado/Majority/Majority.srcs/sources_1/new/Majority_Module.v:31]
INFO: [Synth 8-11241] undeclared symbol 'and2', assumed default net type 'wire' [D:/Projects/Vivado/Majority/Majority.srcs/sources_1/new/Majority_Module.v:32]
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:2433]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1790.059 ; gain = 331.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_wrapper' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/hdl/KV260_GPIO_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:12]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_Majority_Module_0_4' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_Majority_Module_0_4/synth/KV260_GPIO_Majority_Module_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'Majority_Module' [D:/Projects/Vivado/Majority/Majority.srcs/sources_1/new/Majority_Module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Majority_Module' (0#1) [D:/Projects/Vivado/Majority/Majority.srcs/sources_1/new/Majority_Module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_Majority_Module_0_4' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_Majority_Module_0_4/synth/KV260_GPIO_Majority_Module_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_xlconcat_0_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlconcat_0_0/synth/KV260_GPIO_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_xlconcat_0_0' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlconcat_0_0/synth/KV260_GPIO_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_xlconstant_0_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlconstant_0_0/synth/KV260_GPIO_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_xlconstant_0_0' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlconstant_0_0/synth/KV260_GPIO_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_xlslice_0_1' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlslice_0_1/synth/KV260_GPIO_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_xlslice_0_1' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlslice_0_1/synth/KV260_GPIO_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_xlslice_1_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlslice_1_0/synth/KV260_GPIO_xlslice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_xlslice_1_0' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlslice_1_0/synth/KV260_GPIO_xlslice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_xlslice_2_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlslice_2_0/synth/KV260_GPIO_xlslice_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_xlslice_2_0' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlslice_2_0/synth/KV260_GPIO_xlslice_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_zynq_ultra_ps_e_0_1' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [D:/Programs/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1317]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [D:/Programs/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1317]
INFO: [Synth 8-6157] synthesizing module 'PS8' [D:/Programs/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:110670]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (0#1) [D:/Programs/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:110670]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:4618]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:4619]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:4631]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:4632]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:68]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:126]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:126]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:126]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:126]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:126]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_zynq_ultra_ps_e_0_1' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:53]
WARNING: [Synth 8-7071] port 'emio_gpio_t' of module 'KV260_GPIO_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:44]
WARNING: [Synth 8-7071] port 'pl_resetn0' of module 'KV260_GPIO_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:44]
WARNING: [Synth 8-7071] port 'pl_clk0' of module 'KV260_GPIO_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:44]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'KV260_GPIO_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:44]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'KV260_GPIO_zynq_ultra_ps_e_0_1' has 7 connections declared, but only 3 given [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:44]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:12]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_wrapper' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/hdl/KV260_GPIO_wrapper.v:12]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:307]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:1327]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:1328]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:1329]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:1330]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1893.078 ; gain = 434.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1893.078 ; gain = 434.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1893.078 ; gain = 434.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1893.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/KV260_GPIO_zynq_ultra_ps_e_0_1.xdc] for cell 'KV260_GPIO_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1893.078 ; gain = 0.000
Finished Parsing XDC File [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/KV260_GPIO_zynq_ultra_ps_e_0_1.xdc] for cell 'KV260_GPIO_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [D:/Projects/Vivado/Majority/Majority.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Projects/Vivado/Majority/Majority.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/Vivado/Majority/Majority.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KV260_GPIO_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/KV260_GPIO_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1893.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1893.078 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Programs/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1895.586 ; gain = 436.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1895.910 ; gain = 437.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for KV260_GPIO_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/KV260_GPIO_zynq_ultra_ps_e_0_1.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/zynq_ultra_ps_e_0/inst. (constraint file  D:/Projects/Vivado/Majority/Majority.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/Majority_Module_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/xlconstant_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1895.930 ; gain = 437.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/Projects/Vivado/Majority/Majority.srcs/utils_1/imports/synth_1/Majority_Module.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1895.930 ; gain = 437.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1895.930 ; gain = 437.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 1895.930 ; gain = 437.055
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1899.188 ; gain = 440.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 3434.250 ; gain = 1975.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 3459.164 ; gain = 2000.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 3472.062 ; gain = 2013.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3477.844 ; gain = 2018.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3477.844 ; gain = 2018.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3477.844 ; gain = 2018.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3477.844 ; gain = 2018.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3477.844 ; gain = 2018.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3477.844 ; gain = 2018.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_PS |     2|
|2     |LUT1    |   264|
|3     |LUT3    |     1|
|4     |PS8     |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3477.844 ; gain = 2018.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 847 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:58 . Memory (MB): peak = 3477.844 ; gain = 2018.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 3477.844 ; gain = 2018.969
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 3477.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3526.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 88273a59
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 279 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:32 . Memory (MB): peak = 3526.711 ; gain = 3061.551
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Vivado/Majority/Majority.runs/synth_1/KV260_GPIO_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file KV260_GPIO_wrapper_utilization_synth.rpt -pb KV260_GPIO_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  6 14:34:39 2022...

*** Running vivado
    with args -log KV260_GPIO_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source KV260_GPIO_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source KV260_GPIO_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 395.340 ; gain = 77.070
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 465.223 ; gain = 69.883
Command: read_checkpoint -auto_incremental -incremental D:/Projects/Vivado/Majority/Majority.srcs/utils_1/imports/synth_1/Majority_Module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Projects/Vivado/Majority/Majority.srcs/utils_1/imports/synth_1/Majority_Module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top KV260_GPIO_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7244
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Programs/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'and0', assumed default net type 'wire' [D:/Projects/Vivado/Majority/Majority.srcs/sources_1/new/Majority_Module.v:30]
INFO: [Synth 8-11241] undeclared symbol 'and1', assumed default net type 'wire' [D:/Projects/Vivado/Majority/Majority.srcs/sources_1/new/Majority_Module.v:31]
INFO: [Synth 8-11241] undeclared symbol 'and2', assumed default net type 'wire' [D:/Projects/Vivado/Majority/Majority.srcs/sources_1/new/Majority_Module.v:32]
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:2433]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1790.508 ; gain = 332.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_wrapper' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/hdl/KV260_GPIO_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:12]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_Majority_Module_0_4' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_Majority_Module_0_4/synth/KV260_GPIO_Majority_Module_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'Majority_Module' [D:/Projects/Vivado/Majority/Majority.srcs/sources_1/new/Majority_Module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Majority_Module' (0#1) [D:/Projects/Vivado/Majority/Majority.srcs/sources_1/new/Majority_Module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_Majority_Module_0_4' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_Majority_Module_0_4/synth/KV260_GPIO_Majority_Module_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_xlconcat_0_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlconcat_0_0/synth/KV260_GPIO_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_xlconcat_0_0' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlconcat_0_0/synth/KV260_GPIO_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_xlconstant_0_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlconstant_0_0/synth/KV260_GPIO_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_xlconstant_0_0' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlconstant_0_0/synth/KV260_GPIO_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_xlslice_0_1' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlslice_0_1/synth/KV260_GPIO_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_xlslice_0_1' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlslice_0_1/synth/KV260_GPIO_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_xlslice_1_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlslice_1_0/synth/KV260_GPIO_xlslice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_xlslice_1_0' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlslice_1_0/synth/KV260_GPIO_xlslice_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_xlslice_2_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlslice_2_0/synth/KV260_GPIO_xlslice_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_xlslice_2_0' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_xlslice_2_0/synth/KV260_GPIO_xlslice_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'KV260_GPIO_zynq_ultra_ps_e_0_1' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [D:/Programs/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1317]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [D:/Programs/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1317]
INFO: [Synth 8-6157] synthesizing module 'PS8' [D:/Programs/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:110670]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (0#1) [D:/Programs/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:110670]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:4618]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:4619]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:4631]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:4632]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:3808]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:68]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:126]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:126]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:126]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:126]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:126]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_zynq_ultra_ps_e_0_1' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/synth/KV260_GPIO_zynq_ultra_ps_e_0_1.v:53]
WARNING: [Synth 8-7071] port 'emio_gpio_t' of module 'KV260_GPIO_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:44]
WARNING: [Synth 8-7071] port 'pl_resetn0' of module 'KV260_GPIO_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:44]
WARNING: [Synth 8-7071] port 'pl_clk0' of module 'KV260_GPIO_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:44]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'KV260_GPIO_zynq_ultra_ps_e_0_1' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:44]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'KV260_GPIO_zynq_ultra_ps_e_0_1' has 7 connections declared, but only 3 given [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:44]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/synth/KV260_GPIO.v:12]
INFO: [Synth 8-6155] done synthesizing module 'KV260_GPIO_wrapper' (0#1) [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/hdl/KV260_GPIO_wrapper.v:12]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:307]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:1327]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:1328]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:1329]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/hdl/zynq_ultra_ps_e_v3_4_1.v:1330]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1893.051 ; gain = 435.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1893.051 ; gain = 435.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1893.051 ; gain = 435.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1893.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/KV260_GPIO_zynq_ultra_ps_e_0_1.xdc] for cell 'KV260_GPIO_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1906.859 ; gain = 13.746
Finished Parsing XDC File [d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/KV260_GPIO_zynq_ultra_ps_e_0_1.xdc] for cell 'KV260_GPIO_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [D:/Projects/Vivado/Majority/Majority.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Projects/Vivado/Majority/Majority.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/Vivado/Majority/Majority.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/KV260_GPIO_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/KV260_GPIO_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1906.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1906.859 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Programs/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1906.859 ; gain = 449.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1906.859 ; gain = 449.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for KV260_GPIO_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  d:/Projects/Vivado/Majority/Majority.gen/sources_1/bd/KV260_GPIO/ip/KV260_GPIO_zynq_ultra_ps_e_0_1/KV260_GPIO_zynq_ultra_ps_e_0_1.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/zynq_ultra_ps_e_0/inst. (constraint file  D:/Projects/Vivado/Majority/Majority.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/Majority_Module_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/xlslice_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for KV260_GPIO_i/xlconstant_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1906.859 ; gain = 449.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1906.859 ; gain = 449.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1906.859 ; gain = 449.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 3438.574 ; gain = 1980.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 3463.996 ; gain = 2006.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 3476.922 ; gain = 2019.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 3482.723 ; gain = 2025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 3482.723 ; gain = 2025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 3482.723 ; gain = 2025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 3482.723 ; gain = 2025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 3482.723 ; gain = 2025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 3482.723 ; gain = 2025.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_PS |     2|
|2     |LUT1    |   264|
|3     |LUT3    |     1|
|4     |PS8     |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 3482.723 ; gain = 2025.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 847 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 3482.723 ; gain = 2011.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 3482.723 ; gain = 2025.102
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.137 . Memory (MB): peak = 3482.723 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3529.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 88273a59
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 279 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:28 . Memory (MB): peak = 3529.977 ; gain = 3064.754
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Vivado/Majority/Majority.runs/synth_1/KV260_GPIO_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file KV260_GPIO_wrapper_utilization_synth.rpt -pb KV260_GPIO_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  6 14:45:08 2022...
