{"inst": [],
"name": "a",
"param": [{"name": "a1" , "decl":"", "position": 0, "value": "1_000"},
          {"name": "a2" , "decl":"", "position": 1, "value": "a1*3"},
          {"name": "a3" , "decl":"logic [15:0]", "position": 2, "value": "a1*a2"},
          {"name": "a4" , "decl":"logic [15:0]", "position": 3, "value": "a2-a1"},
          {"name": "a5" , "decl":"logic [15:0]", "position": 4, "value": "a1+a2"},
          {"name": "a6" , "decl":"uint", "position": 5, "value": "(a1+a2)*2"},
          {"name": "a7" , "decl":"uint", "position": 6, "value": "(a1+a2)+a3"},
          {"name": "a8" , "decl":"uint", "position": 7, "value": "a2/a1"},
          {"name": "a9" , "decl":"uint", "position": 8, "value": "a2 >>> 1"},
          {"name": "a10", "decl":"uint", "position": 9, "value": "a2 <<< a1"}
        ],
"port": [],
"signal": [],
"type": "module"}