# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/Sources/vga_contador_horizontal.vhd" \
"../../../../project_1.srcs/sources_1/imports/Sources/vga_contador_vertical.vhd" \
"../../../../project_1.srcs/sources_1/imports/Sources/vga_genenador_hsync.vhd" \
"../../../../project_1.srcs/sources_1/imports/Sources/vga_generador_blank.vhd" \
"../../../../project_1.srcs/sources_1/imports/Sources/vga_generador_vsync.vhd" \
"../../../../project_1.srcs/sources_1/new/vga_sync.vhd" \
"../../../../project_1.srcs/sim_1/new/tb_vga_sync.vhd" \

# Do not sort compile order
nosort
