Analysis & Synthesis report for the_project
Mon Oct 10 16:16:54 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Child Partition Changes for Partition Top
  8. Partition for Top-Level Resource Utilization by Entity
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Source assignments for altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 11. Source assignments for altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 12. Source assignments for altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 13. Source assignments for altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst
 14. Parameter Settings for User Entity Instance: adder_reg:comb_3
 15. Parameter Settings for User Entity Instance: adder_reg:comb_3|regn:input_reg_a
 16. Parameter Settings for User Entity Instance: adder_reg:comb_3|regn:input_reg_b
 17. Parameter Settings for User Entity Instance: adder_reg:comb_3|adder:my_adder
 18. Parameter Settings for User Entity Instance: adder_reg:comb_3|regn:output_reg_s
 19. Parameter Settings for User Entity Instance: adder_reg:comb_3|regn:output_reg_cout
 20. Parameter Settings for User Entity Instance: altsource_probe:input_a
 21. Parameter Settings for User Entity Instance: altsource_probe:input_b
 22. Parameter Settings for User Entity Instance: altsource_probe:output_s
 23. Parameter Settings for User Entity Instance: altsource_probe:output_cout
 24. Partition Dependent Files
 25. Port Connectivity Checks: "altsource_probe:output_cout"
 26. Port Connectivity Checks: "altsource_probe:output_s"
 27. Port Connectivity Checks: "altsource_probe:input_b"
 28. Port Connectivity Checks: "altsource_probe:input_a"
 29. Port Connectivity Checks: "adder_reg:comb_3|adder:my_adder|full_adder:adder_array[0].add"
 30. SignalTap II Logic Analyzer Settings
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 10 16:16:54 2016     ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; the_project                               ;
; Top-level Entity Name              ; top                                       ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; N/A until Partition Merge                 ;
;     Total combinational functions  ; N/A until Partition Merge                 ;
;     Dedicated logic registers      ; N/A until Partition Merge                 ;
; Total registers                    ; N/A until Partition Merge                 ;
; Total pins                         ; N/A until Partition Merge                 ;
; Total virtual pins                 ; N/A until Partition Merge                 ;
; Total memory bits                  ; N/A until Partition Merge                 ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                 ;
; Total PLLs                         ; N/A until Partition Merge                 ;
+------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                  ;
+--------------------------------------------------------------------------------+
Option        : Device
Setting       : EP4CE115F29C7
Default Value : 

Option        : Top-level entity name
Setting       : top
Default Value : the_project

Option        : Family name
Setting       : Cyclone IV E
Default Value : Cyclone IV GX

Option        : Use smart compilation
Setting       : Off
Default Value : Off

Option        : Enable parallel Assembler and TimeQuest Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Restructure Multiplexers
Setting       : Auto
Default Value : Auto

Option        : Create Debugging Nodes for IP Cores
Setting       : Off
Default Value : Off

Option        : Preserve fewer node names
Setting       : On
Default Value : On

Option        : Disable OpenCore Plus hardware evaluation
Setting       : Off
Default Value : Off

Option        : Verilog Version
Setting       : Verilog_2001
Default Value : Verilog_2001

Option        : VHDL Version
Setting       : VHDL_1993
Default Value : VHDL_1993

Option        : State Machine Processing
Setting       : Auto
Default Value : Auto

Option        : Safe State Machine
Setting       : Off
Default Value : Off

Option        : Extract Verilog State Machines
Setting       : On
Default Value : On

Option        : Extract VHDL State Machines
Setting       : On
Default Value : On

Option        : Ignore Verilog initial constructs
Setting       : Off
Default Value : Off

Option        : Iteration limit for constant Verilog loops
Setting       : 5000
Default Value : 5000

Option        : Iteration limit for non-constant Verilog loops
Setting       : 250
Default Value : 250

Option        : Add Pass-Through Logic to Inferred RAMs
Setting       : On
Default Value : On

Option        : Infer RAMs from Raw Logic
Setting       : On
Default Value : On

Option        : Parallel Synthesis
Setting       : On
Default Value : On

Option        : DSP Block Balancing
Setting       : Auto
Default Value : Auto

Option        : NOT Gate Push-Back
Setting       : On
Default Value : On

Option        : Power-Up Don't Care
Setting       : On
Default Value : On

Option        : Remove Redundant Logic Cells
Setting       : Off
Default Value : Off

Option        : Remove Duplicate Registers
Setting       : On
Default Value : On

Option        : Ignore CARRY Buffers
Setting       : Off
Default Value : Off

Option        : Ignore CASCADE Buffers
Setting       : Off
Default Value : Off

Option        : Ignore GLOBAL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore ROW GLOBAL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore LCELL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore SOFT Buffers
Setting       : On
Default Value : On

Option        : Limit AHDL Integers to 32 Bits
Setting       : Off
Default Value : Off

Option        : Optimization Technique
Setting       : Balanced
Default Value : Balanced

Option        : Carry Chain Length
Setting       : 70
Default Value : 70

Option        : Auto Carry Chains
Setting       : On
Default Value : On

Option        : Auto Open-Drain Pins
Setting       : On
Default Value : On

Option        : Perform WYSIWYG Primitive Resynthesis
Setting       : Off
Default Value : Off

Option        : Auto ROM Replacement
Setting       : On
Default Value : On

Option        : Auto RAM Replacement
Setting       : On
Default Value : On

Option        : Auto DSP Block Replacement
Setting       : On
Default Value : On

Option        : Auto Shift Register Replacement
Setting       : Auto
Default Value : Auto

Option        : Allow Shift Register Merging across Hierarchies
Setting       : Auto
Default Value : Auto

Option        : Auto Clock Enable Replacement
Setting       : On
Default Value : On

Option        : Strict RAM Replacement
Setting       : Off
Default Value : Off

Option        : Allow Synchronous Control Signals
Setting       : On
Default Value : On

Option        : Force Use of Synchronous Clear Signals
Setting       : Off
Default Value : Off

Option        : Auto RAM Block Balancing
Setting       : On
Default Value : On

Option        : Auto RAM to Logic Cell Conversion
Setting       : Off
Default Value : Off

Option        : Auto Resource Sharing
Setting       : Off
Default Value : Off

Option        : Allow Any RAM Size For Recognition
Setting       : Off
Default Value : Off

Option        : Allow Any ROM Size For Recognition
Setting       : Off
Default Value : Off

Option        : Allow Any Shift Register Size For Recognition
Setting       : Off
Default Value : Off

Option        : Use LogicLock Constraints during Resource Balancing
Setting       : On
Default Value : On

Option        : Ignore translate_off and synthesis_off directives
Setting       : Off
Default Value : Off

Option        : Timing-Driven Synthesis
Setting       : On
Default Value : On

Option        : Report Parameter Settings
Setting       : On
Default Value : On

Option        : Report Source Assignments
Setting       : On
Default Value : On

Option        : Report Connectivity Checks
Setting       : On
Default Value : On

Option        : Ignore Maximum Fan-Out Assignments
Setting       : Off
Default Value : Off

Option        : Synchronization Register Chain Length
Setting       : 2
Default Value : 2

Option        : PowerPlay Power Optimization
Setting       : Normal compilation
Default Value : Normal compilation

Option        : HDL message level
Setting       : Level2
Default Value : Level2

Option        : Suppress Register Optimization Related Messages
Setting       : Off
Default Value : Off

Option        : Number of Removed Registers Reported in Synthesis Report
Setting       : 5000
Default Value : 5000

Option        : Number of Swept Nodes Reported in Synthesis Report
Setting       : 5000
Default Value : 5000

Option        : Number of Inverted Registers Reported in Synthesis Report
Setting       : 100
Default Value : 100

Option        : Clock MUX Protection
Setting       : On
Default Value : On

Option        : Auto Gated Clock Conversion
Setting       : Off
Default Value : Off

Option        : Block Design Naming
Setting       : Auto
Default Value : Auto

Option        : SDC constraint protection
Setting       : Off
Default Value : Off

Option        : Synthesis Effort
Setting       : Auto
Default Value : Auto

Option        : Shift Register Replacement - Allow Asynchronous Clear Signal
Setting       : On
Default Value : On

Option        : Analysis & Synthesis Message Level
Setting       : Medium
Default Value : Medium

Option        : Disable Register Merging Across Hierarchies
Setting       : Auto
Default Value : Auto

Option        : Resource Aware Inference For Block RAM
Setting       : On
Default Value : On

Option        : Synthesis Seed
Setting       : 1
Default Value : 1
+--------------------------------------------------------------------------------+



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.50        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-3 processors         ;  50.0%      ;
;     4-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                         ;
+--------------------------------------------------------------------------------+
File Name with User-Entered Path : top.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/top.v
Library                          : 

File Name with User-Entered Path : full_adder.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/full_adder.v
Library                          : 

File Name with User-Entered Path : adder_reg.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/adder_reg.v
Library                          : 

File Name with User-Entered Path : adder.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/adder.v
Library                          : 

File Name with User-Entered Path : regn.v
Used in Netlist                  : yes
File Type                        : Auto-Found Verilog HDL File 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/regn.v
Library                          : 

File Name with User-Entered Path : altsource_probe.v
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsource_probe.v
Library                          : 

File Name with User-Entered Path : altsource_probe_body.vhd
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsource_probe_body.vhd
Library                          : 

File Name with User-Entered Path : sld_rom_sr.vhd
Used in Netlist                  : yes
File Type                        : Encrypted Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/sld_rom_sr.vhd
Library                          : 

File Name with User-Entered Path : sld_signaltap.vhd
Used in Netlist                  : yes
File Type                        : Encrypted Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/sld_signaltap.vhd
Library                          : 

File Name with User-Entered Path : sld_ela_control.vhd
Used in Netlist                  : yes
File Type                        : Encrypted Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/sld_ela_control.vhd
Library                          : 

File Name with User-Entered Path : lpm_shiftreg.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_shiftreg.tdf
Library                          : 

File Name with User-Entered Path : lpm_constant.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_constant.inc
Library                          : 

File Name with User-Entered Path : dffeea.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/dffeea.inc
Library                          : 

File Name with User-Entered Path : aglobal120.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/aglobal120.inc
Library                          : 

File Name with User-Entered Path : sld_mbpmg.vhd
Used in Netlist                  : yes
File Type                        : Encrypted Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/sld_mbpmg.vhd
Library                          : 

File Name with User-Entered Path : sld_ela_trigger_flow_mgr.vhd
Used in Netlist                  : yes
File Type                        : Encrypted Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd
Library                          : 

File Name with User-Entered Path : sld_buffer_manager.vhd
Used in Netlist                  : yes
File Type                        : Encrypted Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/sld_buffer_manager.vhd
Library                          : 

File Name with User-Entered Path : altsyncram.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsyncram.tdf
Library                          : 

File Name with User-Entered Path : stratix_ram_block.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/stratix_ram_block.inc
Library                          : 

File Name with User-Entered Path : lpm_mux.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_mux.inc
Library                          : 

File Name with User-Entered Path : lpm_decode.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_decode.inc
Library                          : 

File Name with User-Entered Path : a_rdenreg.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/a_rdenreg.inc
Library                          : 

File Name with User-Entered Path : altrom.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altrom.inc
Library                          : 

File Name with User-Entered Path : altram.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altram.inc
Library                          : 

File Name with User-Entered Path : altdpram.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altdpram.inc
Library                          : 

File Name with User-Entered Path : db/altsyncram_c124.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/db/altsyncram_c124.tdf
Library                          : 

File Name with User-Entered Path : altdpram.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altdpram.tdf
Library                          : 

File Name with User-Entered Path : memmodes.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/others/maxplus2/memmodes.inc
Library                          : 

File Name with User-Entered Path : a_hdffe.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/a_hdffe.inc
Library                          : 

File Name with User-Entered Path : alt_le_rden_reg.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/alt_le_rden_reg.inc
Library                          : 

File Name with User-Entered Path : altsyncram.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altsyncram.inc
Library                          : 

File Name with User-Entered Path : lpm_mux.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_mux.tdf
Library                          : 

File Name with User-Entered Path : muxlut.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/muxlut.inc
Library                          : 

File Name with User-Entered Path : bypassff.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/bypassff.inc
Library                          : 

File Name with User-Entered Path : altshift.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/altshift.inc
Library                          : 

File Name with User-Entered Path : db/mux_ssc.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/db/mux_ssc.tdf
Library                          : 

File Name with User-Entered Path : lpm_decode.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_decode.tdf
Library                          : 

File Name with User-Entered Path : declut.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/declut.inc
Library                          : 

File Name with User-Entered Path : lpm_compare.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_compare.inc
Library                          : 

File Name with User-Entered Path : db/decode_dvf.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/db/decode_dvf.tdf
Library                          : 

File Name with User-Entered Path : lpm_counter.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_counter.tdf
Library                          : 

File Name with User-Entered Path : lpm_add_sub.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_add_sub.inc
Library                          : 

File Name with User-Entered Path : cmpconst.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/cmpconst.inc
Library                          : 

File Name with User-Entered Path : lpm_counter.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/lpm_counter.inc
Library                          : 

File Name with User-Entered Path : alt_counter_stratix.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/alt_counter_stratix.inc
Library                          : 

File Name with User-Entered Path : db/cntr_1ii.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/db/cntr_1ii.tdf
Library                          : 

File Name with User-Entered Path : db/cmpr_tgc.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/db/cmpr_tgc.tdf
Library                          : 

File Name with User-Entered Path : db/cntr_i6j.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/db/cntr_i6j.tdf
Library                          : 

File Name with User-Entered Path : db/cntr_egi.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/db/cntr_egi.tdf
Library                          : 

File Name with User-Entered Path : db/cmpr_qgc.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/db/cmpr_qgc.tdf
Library                          : 

File Name with User-Entered Path : db/cntr_23j.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/db/cntr_23j.tdf
Library                          : 

File Name with User-Entered Path : db/cmpr_ngc.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : /acct/sagerje/Downloads/master/611work/quartus_work/db/cmpr_ngc.tdf
Library                          : 

File Name with User-Entered Path : sld_hub.vhd
Used in Netlist                  : yes
File Type                        : Encrypted Megafunction 
File Name with Absolute Path     : /usr/local/3rdparty/altera/quartus12/quartus/libraries/megafunctions/sld_hub.vhd
Library                          : 
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Partition Status Summary                                                       ;
+--------------------------------------------------------------------------------+
Partition Name : Top
Synthesized    : yes
Reason         : New sub-partitions

Partition Name : sld_hub:auto_hub
Synthesized    : yes
Reason         : No netlist in project database

Partition Name : sld_signaltap:auto_signaltap_0
Synthesized    : yes
Reason         : No netlist in project database
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------------------------------------------------------------+
; Child Partition Changes for Partition Top                                                                                            ;
+------------------+-------------------------------------------------------------------------------------------------------------------+
; Child Partition  ; Change                                                                                                            ;
+------------------+-------------------------------------------------------------------------------------------------------------------+
; sld_hub:auto_hub ; The HUB was not present in the last compilation and is required to share the JTAG port among nodes in your design ;
+------------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                         ;
+--------------------------------------------------------------------------------+
Compilation Hierarchy Node : |top
LC Combinationals          : 352 (1)
LC Registers               : 296 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top
Library Name               : work

Compilation Hierarchy Node :    |adder_reg:comb_3|
LC Combinationals          : 80 (0)
LC Registers               : 97 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3
Library Name               : work

Compilation Hierarchy Node :       |adder:my_adder|
LC Combinationals          : 80 (0)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[0].add|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[0].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[10].add|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[10].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[11].add|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[11].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[12].add|
LC Combinationals          : 5 (5)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[12].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[13].add|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[13].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[14].add|
LC Combinationals          : 3 (3)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[14].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[15].add|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[15].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[16].add|
LC Combinationals          : 5 (5)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[16].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[17].add|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[17].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[18].add|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[18].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[19].add|
LC Combinationals          : 5 (5)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[19].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[1].add|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[1].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[20].add|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[20].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[21].add|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[21].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[22].add|
LC Combinationals          : 5 (5)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[22].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[23].add|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[23].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[24].add|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[24].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[25].add|
LC Combinationals          : 5 (5)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[25].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[26].add|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[26].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[27].add|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[27].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[28].add|
LC Combinationals          : 5 (5)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[28].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[29].add|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[29].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[2].add|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[2].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[30].add|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[30].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[31].add|
LC Combinationals          : 3 (3)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[31].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[3].add|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[3].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[4].add|
LC Combinationals          : 5 (5)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[4].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[5].add|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[5].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[6].add|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[6].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[7].add|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[7].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[8].add|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[8].add
Library Name               : work

Compilation Hierarchy Node :          |full_adder:adder_array[9].add|
LC Combinationals          : 5 (5)
LC Registers               : 0 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|adder:my_adder|full_adder:adder_array[9].add
Library Name               : work

Compilation Hierarchy Node :       |regn:input_reg_a|
LC Combinationals          : 0 (0)
LC Registers               : 32 (32)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|regn:input_reg_a
Library Name               : work

Compilation Hierarchy Node :       |regn:input_reg_b|
LC Combinationals          : 0 (0)
LC Registers               : 32 (32)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|regn:input_reg_b
Library Name               : work

Compilation Hierarchy Node :       |regn:output_reg_cout|
LC Combinationals          : 0 (0)
LC Registers               : 1 (1)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|regn:output_reg_cout
Library Name               : work

Compilation Hierarchy Node :       |regn:output_reg_s|
LC Combinationals          : 0 (0)
LC Registers               : 32 (32)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|adder_reg:comb_3|regn:output_reg_s
Library Name               : work

Compilation Hierarchy Node :    |altsource_probe:input_a|
LC Combinationals          : 90 (0)
LC Registers               : 73 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:input_a
Library Name               : work

Compilation Hierarchy Node :       |altsource_probe_body:altsource_probe_body_inst|
LC Combinationals          : 90 (4)
LC Registers               : 73 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst
Library Name               : work

Compilation Hierarchy Node :          |altsource_probe_impl:\wider_source_gen:wider_source_inst|
LC Combinationals          : 86 (70)
LC Registers               : 73 (65)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
Library Name               : work

Compilation Hierarchy Node :             |sld_rom_sr:\instance_id_gen:rom_info_inst|
LC Combinationals          : 16 (16)
LC Registers               : 8 (8)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
Library Name               : work

Compilation Hierarchy Node :    |altsource_probe:input_b|
LC Combinationals          : 91 (0)
LC Registers               : 73 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:input_b
Library Name               : work

Compilation Hierarchy Node :       |altsource_probe_body:altsource_probe_body_inst|
LC Combinationals          : 91 (4)
LC Registers               : 73 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst
Library Name               : work

Compilation Hierarchy Node :          |altsource_probe_impl:\wider_source_gen:wider_source_inst|
LC Combinationals          : 87 (70)
LC Registers               : 73 (65)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
Library Name               : work

Compilation Hierarchy Node :             |sld_rom_sr:\instance_id_gen:rom_info_inst|
LC Combinationals          : 17 (17)
LC Registers               : 8 (8)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
Library Name               : work

Compilation Hierarchy Node :    |altsource_probe:output_cout|
LC Combinationals          : 29 (0)
LC Registers               : 11 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:output_cout
Library Name               : work

Compilation Hierarchy Node :       |altsource_probe_body:altsource_probe_body_inst|
LC Combinationals          : 29 (3)
LC Registers               : 11 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst
Library Name               : work

Compilation Hierarchy Node :          |altsource_probe_impl:\equal_width_gen:equal_width_inst|
LC Combinationals          : 26 (8)
LC Registers               : 11 (3)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst
Library Name               : work

Compilation Hierarchy Node :             |sld_rom_sr:\instance_id_gen:rom_info_inst|
LC Combinationals          : 18 (18)
LC Registers               : 8 (8)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
Library Name               : work

Compilation Hierarchy Node :    |altsource_probe:output_s|
LC Combinationals          : 61 (0)
LC Registers               : 42 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:output_s
Library Name               : work

Compilation Hierarchy Node :       |altsource_probe_body:altsource_probe_body_inst|
LC Combinationals          : 61 (3)
LC Registers               : 42 (0)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst
Library Name               : work

Compilation Hierarchy Node :          |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|
LC Combinationals          : 58 (40)
LC Registers               : 42 (34)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
Library Name               : work

Compilation Hierarchy Node :             |sld_rom_sr:\instance_id_gen:rom_info_inst|
LC Combinationals          : 18 (18)
LC Registers               : 8 (8)
Memory Bits                : 0
DSP Elements               : 0
DSP 9x9                    : 0
DSP 18x18                  : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |top|altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
Library Name               : work
+--------------------------------------------------------------------------------+

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                 ;
+--------------------------------------------------------------------------------+
Multiplexer Inputs         : 3:1
Bus Width                  : 32 bits
Baseline Area              : 64 LEs
Area if Restructured       : 32 LEs
Saving if Restructured     : 32 LEs
Registered                 : |top|altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[21]
Example Multiplexer Output : 

Multiplexer Inputs         : 3:1
Bus Width                  : 32 bits
Baseline Area              : 64 LEs
Area if Restructured       : 32 LEs
Saving if Restructured     : 32 LEs
Registered                 : |top|altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]
Example Multiplexer Output : 

Multiplexer Inputs         : 4:1
Bus Width                  : 31 bits
Baseline Area              : 62 LEs
Area if Restructured       : 31 LEs
Saving if Restructured     : 31 LEs
Registered                 : |top|altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[22]
Example Multiplexer Output : 

Multiplexer Inputs         : 4:1
Bus Width                  : 31 bits
Baseline Area              : 62 LEs
Area if Restructured       : 31 LEs
Saving if Restructured     : 31 LEs
Registered                 : |top|altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[21]
Example Multiplexer Output : 

Multiplexer Inputs         : 5:1
Bus Width                  : 31 bits
Baseline Area              : 93 LEs
Area if Restructured       : 62 LEs
Saving if Restructured     : 31 LEs
Registered                 : |top|altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]
Example Multiplexer Output : 

Multiplexer Inputs         : 5:1
Bus Width                  : 4 bits
Baseline Area              : 12 LEs
Area if Restructured       : 4 LEs
Saving if Restructured     : 8 LEs
Registered                 : |top|altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
Example Multiplexer Output : 

Multiplexer Inputs         : 5:1
Bus Width                  : 4 bits
Baseline Area              : 12 LEs
Area if Restructured       : 4 LEs
Saving if Restructured     : 8 LEs
Registered                 : |top|altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
Example Multiplexer Output : 

Multiplexer Inputs         : 5:1
Bus Width                  : 4 bits
Baseline Area              : 12 LEs
Area if Restructured       : 4 LEs
Saving if Restructured     : 8 LEs
Registered                 : |top|altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]
Example Multiplexer Output : 

Multiplexer Inputs         : 5:1
Bus Width                  : 4 bits
Baseline Area              : 12 LEs
Area if Restructured       : 4 LEs
Saving if Restructured     : 8 LEs
Registered                 : |top|altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]
Example Multiplexer Output : 

Multiplexer Inputs         : 17:1
Bus Width                  : 4 bits
Baseline Area              : 44 LEs
Area if Restructured       : 24 LEs
Saving if Restructured     : 20 LEs
Registered                 : |top|altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]
Example Multiplexer Output : 

Multiplexer Inputs         : 17:1
Bus Width                  : 4 bits
Baseline Area              : 44 LEs
Area if Restructured       : 24 LEs
Saving if Restructured     : 20 LEs
Registered                 : |top|altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]
Example Multiplexer Output : 

Multiplexer Inputs         : 17:1
Bus Width                  : 4 bits
Baseline Area              : 44 LEs
Area if Restructured       : 28 LEs
Saving if Restructured     : 16 LEs
Registered                 : |top|altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]
Example Multiplexer Output : 

Multiplexer Inputs         : 17:1
Bus Width                  : 4 bits
Baseline Area              : 44 LEs
Area if Restructured       : 40 LEs
Saving if Restructured     : 4 LEs
Registered                 : |top|altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]
Example Multiplexer Output : 
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+--------------------------------------------------------------------------------+
Assignment : NOT_GATE_PUSH_BACK
Value      : OFF
From       : -
To         : -

Assignment : POWER_UP_LEVEL
Value      : LOW
From       : -
To         : -

Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[0]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[31]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[30]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[29]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[28]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[27]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[26]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[25]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[24]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[23]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[22]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[21]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[20]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[19]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[18]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[17]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[16]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[15]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[14]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[13]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[12]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[11]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[10]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[9]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[8]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[7]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[6]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[5]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[4]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[3]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[2]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[1]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+--------------------------------------------------------------------------------+
Assignment : NOT_GATE_PUSH_BACK
Value      : OFF
From       : -
To         : -

Assignment : POWER_UP_LEVEL
Value      : LOW
From       : -
To         : -

Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[0]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[31]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[30]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[29]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[28]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[27]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[26]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[25]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[24]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[23]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[22]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[21]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[20]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[19]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[18]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[17]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[16]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[15]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[14]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[13]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[12]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[11]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[10]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[9]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[8]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[7]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[6]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[5]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[4]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[3]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[2]

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[1]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+--------------------------------------------------------------------------------+
Assignment : NOT_GATE_PUSH_BACK
Value      : OFF
From       : -
To         : -

Assignment : POWER_UP_LEVEL
Value      : LOW
From       : -
To         : -

Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst ;
+--------------------------------------------------------------------------------+
Assignment : NOT_GATE_PUSH_BACK
Value      : OFF
From       : -
To         : -

Assignment : POWER_UP_LEVEL
Value      : LOW
From       : -
To         : -

Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : hold_reg[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_reg:comb_3                  ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 32
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_reg:comb_3|regn:input_reg_a ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 32
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_reg:comb_3|regn:input_reg_b ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 32
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_reg:comb_3|adder:my_adder   ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 32
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_reg:comb_3|regn:output_reg_s ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 32
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_reg:comb_3|regn:output_reg_cout ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsource_probe:input_a           ;
+--------------------------------------------------------------------------------+
Parameter Name : lpm_type
Value          : altsource_probe
Type           : String

Parameter Name : lpm_hint
Value          : UNUSED
Type           : String

Parameter Name : sld_auto_instance_index
Value          : YES
Type           : String

Parameter Name : sld_instance_index
Value          : 0
Type           : Signed Integer

Parameter Name : SLD_NODE_INFO
Value          : 4746752
Type           : Signed Integer

Parameter Name : sld_ir_width
Value          : 4
Type           : Signed Integer

Parameter Name : instance_id
Value          : a
Type           : String

Parameter Name : probe_width
Value          : 1
Type           : Signed Integer

Parameter Name : source_width
Value          : 32
Type           : Signed Integer

Parameter Name : source_initial_value
Value          : 0
Type           : String

Parameter Name : enable_metastability
Value          : NO
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsource_probe:input_b           ;
+--------------------------------------------------------------------------------+
Parameter Name : lpm_type
Value          : altsource_probe
Type           : String

Parameter Name : lpm_hint
Value          : UNUSED
Type           : String

Parameter Name : sld_auto_instance_index
Value          : YES
Type           : String

Parameter Name : sld_instance_index
Value          : 0
Type           : Signed Integer

Parameter Name : SLD_NODE_INFO
Value          : 4746752
Type           : Signed Integer

Parameter Name : sld_ir_width
Value          : 4
Type           : Signed Integer

Parameter Name : instance_id
Value          : b
Type           : String

Parameter Name : probe_width
Value          : 1
Type           : Signed Integer

Parameter Name : source_width
Value          : 32
Type           : Signed Integer

Parameter Name : source_initial_value
Value          : 0
Type           : String

Parameter Name : enable_metastability
Value          : NO
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsource_probe:output_s          ;
+--------------------------------------------------------------------------------+
Parameter Name : lpm_type
Value          : altsource_probe
Type           : String

Parameter Name : lpm_hint
Value          : UNUSED
Type           : String

Parameter Name : sld_auto_instance_index
Value          : YES
Type           : String

Parameter Name : sld_instance_index
Value          : 0
Type           : Signed Integer

Parameter Name : SLD_NODE_INFO
Value          : 4746752
Type           : Signed Integer

Parameter Name : sld_ir_width
Value          : 4
Type           : Signed Integer

Parameter Name : instance_id
Value          : s
Type           : String

Parameter Name : probe_width
Value          : 32
Type           : Signed Integer

Parameter Name : source_width
Value          : 1
Type           : Signed Integer

Parameter Name : source_initial_value
Value          : 0
Type           : String

Parameter Name : enable_metastability
Value          : NO
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsource_probe:output_cout       ;
+--------------------------------------------------------------------------------+
Parameter Name : lpm_type
Value          : altsource_probe
Type           : String

Parameter Name : lpm_hint
Value          : UNUSED
Type           : String

Parameter Name : sld_auto_instance_index
Value          : YES
Type           : String

Parameter Name : sld_instance_index
Value          : 0
Type           : Signed Integer

Parameter Name : SLD_NODE_INFO
Value          : 4746752
Type           : Signed Integer

Parameter Name : sld_ir_width
Value          : 4
Type           : Signed Integer

Parameter Name : instance_id
Value          : cout
Type           : String

Parameter Name : probe_width
Value          : 1
Type           : Signed Integer

Parameter Name : source_width
Value          : 1
Type           : Signed Integer

Parameter Name : source_initial_value
Value          : 0
Type           : String

Parameter Name : enable_metastability
Value          : NO
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Partition Dependent Files                                                      ;
+--------------------------------------------------------------------------------+
File     : adder.v
Location : Project Directory
Library  : work
Checksum : 79f75a38c953e9c159a0eec12eafae3f

File     : adder_reg.v
Location : Project Directory
Library  : work
Checksum : d9f7b5085d96067f97c47d2c65c65a4

File     : full_adder.v
Location : Project Directory
Library  : work
Checksum : fcb286c8d07aef63b436863782c318bc

File     : regn.v
Location : Project Directory
Library  : work
Checksum : 983a42b0c32838bfc2e6144469fd1b3b

File     : top.v
Location : Project Directory
Library  : work
Checksum : c5f289a4669fd1a22c3676f3a4d3c54

File     : libraries/megafunctions/altsource_probe.v
Location : Quartus II Install
Library  : work
Checksum : db3337d9b9e44fad1c5aa60a783608d

File     : libraries/megafunctions/altsource_probe_body.vhd
Location : Quartus II Install
Library  : work
Checksum : 2c98e457b128ef92de1667bad33f32a

File     : libraries/megafunctions/sld_rom_sr.vhd
Location : Quartus II Install
Library  : work
Checksum : ba1510ef65fc3cda45853e3f35d9543b
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "altsource_probe:output_cout"                        ;
+--------------------------------------------------------------------------------+
Port     : source
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : source_clk
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : source_ena
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : raw_tck
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : tdi
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : usr1
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_cdr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_sdr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_e1dr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_udr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_cir
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_uir
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_tlr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : clrn
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : ena
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : ir_in
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : ir_out
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : tdo
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "altsource_probe:output_s"                           ;
+--------------------------------------------------------------------------------+
Port     : source
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : source_clk
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : source_ena
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : raw_tck
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : tdi
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : usr1
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_cdr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_sdr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_e1dr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_udr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_cir
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_uir
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_tlr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : clrn
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : ena
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : ir_in
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : ir_out
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : tdo
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "altsource_probe:input_b"                            ;
+--------------------------------------------------------------------------------+
Port     : probe
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : source_clk
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : source_ena
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : raw_tck
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : tdi
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : usr1
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_cdr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_sdr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_e1dr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_udr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_cir
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_uir
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_tlr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : clrn
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : ena
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : ir_in
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : ir_out
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : tdo
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "altsource_probe:input_a"                            ;
+--------------------------------------------------------------------------------+
Port     : probe
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : source_clk
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : source_ena
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : raw_tck
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : tdi
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : usr1
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_cdr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_sdr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_e1dr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_udr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_cir
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_uir
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : jtag_state_tlr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : clrn
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : ena
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : ir_in
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : ir_out
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : tdo
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_reg:comb_3|adder:my_adder|full_adder:adder_array[0].add" ;
+--------------------------------------------------------------------------------+
Port     : cin
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                           ;
+--------------------------------------------------------------------------------+
Instance Index              : 0
Instance Name               : auto_signaltap_0
Trigger Input Width         : 123
Data Input Width            : 123
Sample Depth                : 128
Segments                    : 1
Storage Qualifier Type      : continuous
Trigger Flow Control        : sequential
Trigger Conditions          : 1
Advanced Trigger Conditions : 0
Trigger In Used             : no
Trigger Out Used            : no
Power-Up Trigger Enabled    : no
+--------------------------------------------------------------------------------+



+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:05     ;
; Top                            ; 00:00:05     ;
; sld_hub:auto_hub               ; 00:00:05     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Mon Oct 10 16:16:43 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file testbench3.v
    Info (12023): Found entity 1: testbench3
Info (12021): Found 1 design units, including 1 entities, in source file testbench2.v
    Info (12023): Found entity 1: testbench2
Info (12021): Found 1 design units, including 1 entities, in source file testbench1.v
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file alu_reg.v
    Info (12023): Found entity 1: alu_reg
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file adder_reg.v
    Info (12023): Found entity 1: adder_reg
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder
Critical Warning (10846): Verilog HDL Instantiation warning at top.v(4): instance has no name
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "adder_reg" for hierarchy "adder_reg:comb_3"
Warning (12125): Using design file regn.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: regn
Info (12128): Elaborating entity "regn" for hierarchy "adder_reg:comb_3|regn:input_reg_a"
Info (12128): Elaborating entity "adder" for hierarchy "adder_reg:comb_3|adder:my_adder"
Info (12128): Elaborating entity "full_adder" for hierarchy "adder_reg:comb_3|adder:my_adder|full_adder:adder_array[0].add"
Info (12128): Elaborating entity "regn" for hierarchy "adder_reg:comb_3|regn:output_reg_cout"
Info (12128): Elaborating entity "altsource_probe" for hierarchy "altsource_probe:input_a"
Info (12130): Elaborated megafunction instantiation "altsource_probe:input_a"
Info (12133): Instantiated megafunction "altsource_probe:input_a" with the following parameter:
    Info (12134): Parameter "source_width" = "32"
    Info (12134): Parameter "instance_id" = "a"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst"
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "altsource_probe:input_a|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst"
Info (12128): Elaborating entity "altsource_probe" for hierarchy "altsource_probe:input_b"
Info (12130): Elaborated megafunction instantiation "altsource_probe:input_b"
Info (12133): Instantiated megafunction "altsource_probe:input_b" with the following parameter:
    Info (12134): Parameter "source_width" = "32"
    Info (12134): Parameter "instance_id" = "b"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst"
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "altsource_probe:input_b|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst"
Info (12128): Elaborating entity "altsource_probe" for hierarchy "altsource_probe:output_s"
Info (12130): Elaborated megafunction instantiation "altsource_probe:output_s"
Info (12133): Instantiated megafunction "altsource_probe:output_s" with the following parameter:
    Info (12134): Parameter "probe_width" = "32"
    Info (12134): Parameter "instance_id" = "s"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst"
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "altsource_probe:output_s|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst"
Info (12128): Elaborating entity "altsource_probe" for hierarchy "altsource_probe:output_cout"
Info (12130): Elaborated megafunction instantiation "altsource_probe:output_cout"
Info (12133): Instantiated megafunction "altsource_probe:output_cout" with the following parameter:
    Info (12134): Parameter "probe_width" = "1"
    Info (12134): Parameter "instance_id" = "cout"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst"
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "altsource_probe:output_cout|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c124.tdf
    Info (12023): Found entity 1: altsyncram_c124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf
    Info (12023): Found entity 1: cntr_1ii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 3 design partitions require synthesis
    Info (12220): Partition "Top" requires synthesis because it contains new sub-partitions
    Info (12213): Partition "sld_hub:auto_hub" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
    Info (12213): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281037): Using 8 processors to synthesize 3 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Mon Oct 10 16:16:50 2016
Info: Command: quartus_map --parallel=1 --helper=0 --partition=Top the_project -c the_project
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (21057): Implemented 511 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 68 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 420 logic cells
    Info (21071): Implemented 1 partitions
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 345 megabytes
    Info: Processing ended: Mon Oct 10 16:16:52 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Mon Oct 10 16:16:50 2016
Info: Command: quartus_map --parallel=1 --helper=1 --partition=sld_signaltap:auto_signaltap_0 the_project -c the_project
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (21057): Implemented 2619 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 303 input pins
    Info (21059): Implemented 256 output pins
    Info (21061): Implemented 1937 logic cells
    Info (21064): Implemented 123 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 352 megabytes
    Info: Processing ended: Mon Oct 10 16:16:53 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Mon Oct 10 16:16:50 2016
Info: Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub the_project -c the_project
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 376 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 58 input pins
    Info (21059): Implemented 72 output pins
    Info (21061): Implemented 246 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 345 megabytes
    Info: Processing ended: Mon Oct 10 16:16:51 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info (281038): Finished parallel synthesis of all partitions
Info (144001): Generated suppressed messages file /acct/sagerje/Downloads/master/611work/quartus_work/the_project.map.smsg
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 450 megabytes
    Info: Processing ended: Mon Oct 10 16:16:54 2016
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /acct/sagerje/Downloads/master/611work/quartus_work/the_project.map.smsg.


