{
  "Top": "lab7_z4",
  "RtlTop": "lab7_z4",
  "RtlPrefix": "",
  "RtlSubPrefix": "lab7_z4_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "out",
      "srcType": "ap_int<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "a_0_address0",
          "name": "a_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_0_ce0",
          "name": "a_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_0_we0",
          "name": "a_0_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_0_d0",
          "name": "a_0_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_1_address0",
          "name": "a_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_1_ce0",
          "name": "a_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_1_we0",
          "name": "a_1_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_1_d0",
          "name": "a_1_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_2_address0",
          "name": "a_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_2_ce0",
          "name": "a_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_2_we0",
          "name": "a_2_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_2_d0",
          "name": "a_2_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_3_address0",
          "name": "a_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_3_ce0",
          "name": "a_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_3_we0",
          "name": "a_3_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_3_d0",
          "name": "a_3_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_int<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "b_0_address0",
          "name": "b_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_0_ce0",
          "name": "b_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_0_q0",
          "name": "b_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "b_1_address0",
          "name": "b_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_1_ce0",
          "name": "b_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_1_q0",
          "name": "b_1_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "b_2_address0",
          "name": "b_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_2_ce0",
          "name": "b_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_2_q0",
          "name": "b_2_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "b_3_address0",
          "name": "b_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_3_ce0",
          "name": "b_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_3_q0",
          "name": "b_3_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "c": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_int<256>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "c_0_address0",
          "name": "c_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "c_0_ce0",
          "name": "c_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "c_0_q0",
          "name": "c_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "c_1_address0",
          "name": "c_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "c_1_ce0",
          "name": "c_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "c_1_q0",
          "name": "c_1_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "c_2_address0",
          "name": "c_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "c_2_ce0",
          "name": "c_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "c_2_q0",
          "name": "c_2_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "c_3_address0",
          "name": "c_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "c_3_ce0",
          "name": "c_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "c_3_q0",
          "name": "c_3_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_pipeline lab7_z4\/Mult ",
      "set_directive_unroll lab7_z4\/Mult -factor 4",
      "set_directive_array_partition lab7_z4 a -type cyclic -factor 4 -dim 1",
      "set_directive_array_partition lab7_z4 b -type cyclic -factor 4 -dim 1",
      "set_directive_array_partition lab7_z4 c -type cyclic -factor 4 -dim 1",
      "set_directive_bind_op lab7_z4\/Mult temp_mult mul -impl dsp -latency 1",
      "set_directive_top lab7_z4 -name lab7_z4",
      "set_directive_top lab7_z4 -name lab7_z4"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lab7_z4"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1",
    "IsCombinational": "0",
    "II": "36",
    "Latency": "35"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lab7_z4",
    "Version": "1.0",
    "DisplayName": "Lab7_z4",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lab7_z4_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/source\/lab7_z4.cpp"],
    "Vhdl": [
      "impl\/vhdl\/lab7_z4_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/lab7_z4_mul_256s_256s_256_2_1.vhd",
      "impl\/vhdl\/lab7_z4.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lab7_z4_flow_control_loop_pipe.v",
      "impl\/verilog\/lab7_z4_mul_256s_256s_256_2_1.v",
      "impl\/verilog\/lab7_z4.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lab7_z4.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "a_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"a_0_address0": "DATA"},
      "ports": ["a_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "a_0_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"a_0_d0": "DATA"},
      "ports": ["a_0_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "a_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"a_1_address0": "DATA"},
      "ports": ["a_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "a_1_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"a_1_d0": "DATA"},
      "ports": ["a_1_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "a_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"a_2_address0": "DATA"},
      "ports": ["a_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "a_2_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"a_2_d0": "DATA"},
      "ports": ["a_2_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "a_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"a_3_address0": "DATA"},
      "ports": ["a_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "a_3_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"a_3_d0": "DATA"},
      "ports": ["a_3_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "b_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"b_0_address0": "DATA"},
      "ports": ["b_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "b_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"b_0_q0": "DATA"},
      "ports": ["b_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "b_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"b_1_address0": "DATA"},
      "ports": ["b_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "b_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"b_1_q0": "DATA"},
      "ports": ["b_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "b_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"b_2_address0": "DATA"},
      "ports": ["b_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "b_2_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"b_2_q0": "DATA"},
      "ports": ["b_2_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "b_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"b_3_address0": "DATA"},
      "ports": ["b_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "b_3_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"b_3_q0": "DATA"},
      "ports": ["b_3_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "c_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"c_0_address0": "DATA"},
      "ports": ["c_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "c"
        }]
    },
    "c_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"c_0_q0": "DATA"},
      "ports": ["c_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "c"
        }]
    },
    "c_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"c_1_address0": "DATA"},
      "ports": ["c_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "c"
        }]
    },
    "c_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"c_1_q0": "DATA"},
      "ports": ["c_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "c"
        }]
    },
    "c_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"c_2_address0": "DATA"},
      "ports": ["c_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "c"
        }]
    },
    "c_2_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"c_2_q0": "DATA"},
      "ports": ["c_2_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "c"
        }]
    },
    "c_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"c_3_address0": "DATA"},
      "ports": ["c_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "c"
        }]
    },
    "c_3_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"c_3_q0": "DATA"},
      "ports": ["c_3_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "c"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_0_address0": {
      "dir": "out",
      "width": "5"
    },
    "a_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "a_0_we0": {
      "dir": "out",
      "width": "1"
    },
    "a_0_d0": {
      "dir": "out",
      "width": "256"
    },
    "a_1_address0": {
      "dir": "out",
      "width": "5"
    },
    "a_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "a_1_we0": {
      "dir": "out",
      "width": "1"
    },
    "a_1_d0": {
      "dir": "out",
      "width": "256"
    },
    "a_2_address0": {
      "dir": "out",
      "width": "5"
    },
    "a_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "a_2_we0": {
      "dir": "out",
      "width": "1"
    },
    "a_2_d0": {
      "dir": "out",
      "width": "256"
    },
    "a_3_address0": {
      "dir": "out",
      "width": "5"
    },
    "a_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "a_3_we0": {
      "dir": "out",
      "width": "1"
    },
    "a_3_d0": {
      "dir": "out",
      "width": "256"
    },
    "b_0_address0": {
      "dir": "out",
      "width": "5"
    },
    "b_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "b_0_q0": {
      "dir": "in",
      "width": "256"
    },
    "b_1_address0": {
      "dir": "out",
      "width": "5"
    },
    "b_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "b_1_q0": {
      "dir": "in",
      "width": "256"
    },
    "b_2_address0": {
      "dir": "out",
      "width": "5"
    },
    "b_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "b_2_q0": {
      "dir": "in",
      "width": "256"
    },
    "b_3_address0": {
      "dir": "out",
      "width": "5"
    },
    "b_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "b_3_q0": {
      "dir": "in",
      "width": "256"
    },
    "c_0_address0": {
      "dir": "out",
      "width": "5"
    },
    "c_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "c_0_q0": {
      "dir": "in",
      "width": "256"
    },
    "c_1_address0": {
      "dir": "out",
      "width": "5"
    },
    "c_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "c_1_q0": {
      "dir": "in",
      "width": "256"
    },
    "c_2_address0": {
      "dir": "out",
      "width": "5"
    },
    "c_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "c_2_q0": {
      "dir": "in",
      "width": "256"
    },
    "c_3_address0": {
      "dir": "out",
      "width": "5"
    },
    "c_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "c_3_q0": {
      "dir": "in",
      "width": "256"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "lab7_z4"},
    "Info": {"lab7_z4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"lab7_z4": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "36",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.232"
        },
        "Loops": [{
            "Name": "Mult",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "220",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "91",
          "FF": "23",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "243",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-12-11 15:49:08 +0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
