<h1 align="center"> üêß Krushang Patel</h1>

<div align="center">

<img src="https://user-images.githubusercontent.com/74038190/225813708-98b745f2-7d22-48cf-9150-083f1b00d6c9.gif" width="500"> </div>

---

## About Me

Hello, This is **Krushang Patel**, 4th year B.Tech student in **Electronics and Communication Engineering**.

I am **_Self-taught Engineer_** Love to working with **Linux, C and Go** to diving deep into how things work under the hood.

I am on **Journey to do things that I love the most!**

---

## Education

**Indian Institute of Information Technology, Surat**

_Bachelor of Technology in Electronics and Communication Engineering_

December 2021 to Present

CGPA: 7.94

> Thought I was building my resume, ended up building character instead.

## Skills

### Programming Languages

|                                          C                                           |                                           Go                                            |                                               Python                                                |
| :----------------------------------------------------------------------------------: | :-------------------------------------------------------------------------------------: | :-------------------------------------------------------------------------------------------------: |
| ![C](https://img.shields.io/badge/C-%2300599C.svg?style=flat&logo=c&logoColor=white) | ![Go](https://img.shields.io/badge/Go-%2300ADD8.svg?style=flat&logo=go&logoColor=white) | ![Python](https://img.shields.io/badge/Python-%2314354C.svg?style=flat&logo=python&logoColor=white) |

### Web Development

|                                              HTML                                               |                                             CSS                                              |                                               JavaScript                                                |                                               Python                                                |                                               SQLite                                                |
| :---------------------------------------------------------------------------------------------: | :------------------------------------------------------------------------------------------: | :-----------------------------------------------------------------------------------------------------: | :-------------------------------------------------------------------------------------------------: | :-------------------------------------------------------------------------------------------------: |
| ![HTML](https://img.shields.io/badge/HTML5-%23E34F26.svg?style=flat&logo=html5&logoColor=white) | ![CSS](https://img.shields.io/badge/CSS3-%231572B6.svg?style=flat&logo=css3&logoColor=white) | ![JS](https://img.shields.io/badge/JavaScript-%23F7DF1E.svg?style=flat&logo=javascript&logoColor=black) | ![Python](https://img.shields.io/badge/Python-%2314354C.svg?style=flat&logo=python&logoColor=white) | ![SQLite](https://img.shields.io/badge/SQLite-%2307405e.svg?style=flat&logo=sqlite&logoColor=white) |

### Tools & Environments

#### Operating Systems

- Ubuntu Linux
- Windows 10/11

#### Editors

- Neovim (Astrovim / custom config)
- Vim (for ASM development)

#### Version Control

- Git & GitHub

### Electronics & Low-Level

|                                               VHDL                                               |                                                Verilog                                                 |                                ARM Assembly                                |
| :----------------------------------------------------------------------------------------------: | :----------------------------------------------------------------------------------------------------: | :------------------------------------------------------------------------: |
| ![VHDL](https://img.shields.io/badge/VHDL-%23A67B5B.svg?style=flat&logo=verilog&logoColor=white) | ![Verilog](https://img.shields.io/badge/Verilog-%23b6b6b6.svg?style=flat&logo=verilog&logoColor=black) | ![ARM](https://img.shields.io/badge/ARM-Assembly-%230097C4.svg?style=flat) |

---
