{
  "module_name": "vce_1_0_sh_mask.h",
  "hash_id": "6d9970a00f8520936cde16540a986583ba25dbc6228ead9131f571a2bdbc6609",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/vce/vce_1_0_sh_mask.h",
  "human_readable_source": " \n\n#ifndef VCE_1_0_SH_MASK_H\n#define VCE_1_0_SH_MASK_H\n\n#define VCE_LMI_CACHE_CTRL__VCPU_EN_MASK 0x00000001L\n#define VCE_LMI_CACHE_CTRL__VCPU_EN__SHIFT 0x00000000\n#define VCE_LMI_CTRL2__STALL_ARB_UMC_MASK 0x00000100L\n#define VCE_LMI_CTRL2__STALL_ARB_UMC__SHIFT 0x00000008\n#define VCE_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK 0x00200000L\n#define VCE_LMI_CTRL__VCPU_DATA_COHERENCY_EN__SHIFT 0x00000015\n#define VCE_LMI_SWAP_CNTL1__RD_MC_CID_SWAP_MASK 0x00003ffcL\n#define VCE_LMI_SWAP_CNTL1__RD_MC_CID_SWAP__SHIFT 0x00000002\n#define VCE_LMI_SWAP_CNTL1__VCPU_R_MC_SWAP_MASK 0x00000003L\n#define VCE_LMI_SWAP_CNTL1__VCPU_R_MC_SWAP__SHIFT 0x00000000\n#define VCE_LMI_SWAP_CNTL__VCPU_W_MC_SWAP_MASK 0x00000003L\n#define VCE_LMI_SWAP_CNTL__VCPU_W_MC_SWAP__SHIFT 0x00000000\n#define VCE_LMI_SWAP_CNTL__WR_MC_CID_SWAP_MASK 0x00003ffcL\n#define VCE_LMI_SWAP_CNTL__WR_MC_CID_SWAP__SHIFT 0x00000002\n#define VCE_LMI_VCPU_CACHE_40BIT_BAR__BAR_MASK 0xffffffffL\n#define VCE_LMI_VCPU_CACHE_40BIT_BAR__BAR__SHIFT 0x00000000\n#define VCE_RB_BASE_HI2__RB_BASE_HI_MASK 0xffffffffL\n#define VCE_RB_BASE_HI2__RB_BASE_HI__SHIFT 0x00000000\n#define VCE_RB_BASE_HI__RB_BASE_HI_MASK 0xffffffffL\n#define VCE_RB_BASE_HI__RB_BASE_HI__SHIFT 0x00000000\n#define VCE_RB_BASE_LO2__RB_BASE_LO_MASK 0xffffffc0L\n#define VCE_RB_BASE_LO2__RB_BASE_LO__SHIFT 0x00000006\n#define VCE_RB_BASE_LO__RB_BASE_LO_MASK 0xffffffc0L\n#define VCE_RB_BASE_LO__RB_BASE_LO__SHIFT 0x00000006\n#define VCE_RB_RPTR2__RB_RPTR_MASK 0x007ffff0L\n#define VCE_RB_RPTR2__RB_RPTR__SHIFT 0x00000004\n#define VCE_RB_RPTR__RB_RPTR_MASK 0x007ffff0L\n#define VCE_RB_RPTR__RB_RPTR__SHIFT 0x00000004\n#define VCE_RB_SIZE2__RB_SIZE_MASK 0x007ffff0L\n#define VCE_RB_SIZE2__RB_SIZE__SHIFT 0x00000004\n#define VCE_RB_SIZE__RB_SIZE_MASK 0x007ffff0L\n#define VCE_RB_SIZE__RB_SIZE__SHIFT 0x00000004\n#define VCE_RB_WPTR2__RB_WPTR_MASK 0x007ffff0L\n#define VCE_RB_WPTR2__RB_WPTR__SHIFT 0x00000004\n#define VCE_RB_WPTR__RB_WPTR_MASK 0x007ffff0L\n#define VCE_RB_WPTR__RB_WPTR__SHIFT 0x00000004\n#define VCE_SOFT_RESET__ECPU_SOFT_RESET_MASK 0x00000001L\n#define VCE_SOFT_RESET__ECPU_SOFT_RESET__SHIFT 0x00000000\n#define VCE_STATUS__JOB_BUSY_MASK 0x00000001L\n#define VCE_STATUS__JOB_BUSY__SHIFT 0x00000000\n#define VCE_STATUS__UENC_BUSY_MASK 0x00000100L\n#define VCE_STATUS__UENC_BUSY__SHIFT 0x00000008\n#define VCE_STATUS__VCPU_REPORT_MASK 0x000000feL\n#define VCE_STATUS__VCPU_REPORT__SHIFT 0x00000001\n#define VCE_SYS_INT_ACK__VCE_SYS_INT_TRAP_INTERRUPT_ACK_MASK 0x00000008L\n#define VCE_SYS_INT_ACK__VCE_SYS_INT_TRAP_INTERRUPT_ACK__SHIFT 0x00000003\n#define VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK 0x00000008L\n#define VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN__SHIFT 0x00000003\n#define VCE_SYS_INT_STATUS__VCE_SYS_INT_TRAP_INTERRUPT_INT_MASK 0x00000008L\n#define VCE_SYS_INT_STATUS__VCE_SYS_INT_TRAP_INTERRUPT_INT__SHIFT 0x00000003\n#define VCE_UENC_DMA_DCLK_CTRL__RDDMCLK_FORCEON_MASK 0x00000002L\n#define VCE_UENC_DMA_DCLK_CTRL__RDDMCLK_FORCEON__SHIFT 0x00000001\n#define VCE_UENC_DMA_DCLK_CTRL__REGCLK_FORCEON_MASK 0x00000004L\n#define VCE_UENC_DMA_DCLK_CTRL__REGCLK_FORCEON__SHIFT 0x00000002\n#define VCE_UENC_DMA_DCLK_CTRL__WRDMCLK_FORCEON_MASK 0x00000001L\n#define VCE_UENC_DMA_DCLK_CTRL__WRDMCLK_FORCEON__SHIFT 0x00000000\n#define VCE_VCPU_CACHE_OFFSET0__OFFSET_MASK 0x0fffffffL\n#define VCE_VCPU_CACHE_OFFSET0__OFFSET__SHIFT 0x00000000\n#define VCE_VCPU_CACHE_OFFSET1__OFFSET_MASK 0x0fffffffL\n#define VCE_VCPU_CACHE_OFFSET1__OFFSET__SHIFT 0x00000000\n#define VCE_VCPU_CACHE_OFFSET2__OFFSET_MASK 0x0fffffffL\n#define VCE_VCPU_CACHE_OFFSET2__OFFSET__SHIFT 0x00000000\n#define VCE_VCPU_CACHE_SIZE0__SIZE_MASK 0x00ffffffL\n#define VCE_VCPU_CACHE_SIZE0__SIZE__SHIFT 0x00000000\n#define VCE_VCPU_CACHE_SIZE1__SIZE_MASK 0x00ffffffL\n#define VCE_VCPU_CACHE_SIZE1__SIZE__SHIFT 0x00000000\n#define VCE_VCPU_CACHE_SIZE2__SIZE_MASK 0x00ffffffL\n#define VCE_VCPU_CACHE_SIZE2__SIZE__SHIFT 0x00000000\n#define VCE_VCPU_CNTL__CLK_EN_MASK 0x00000001L\n#define VCE_VCPU_CNTL__CLK_EN__SHIFT 0x00000000\n#define VCE_VCPU_CNTL__RBBM_SOFT_RESET_MASK 0x00040000L\n#define VCE_VCPU_CNTL__RBBM_SOFT_RESET__SHIFT 0x00000012\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}