=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\llama3.2_3b_0shot_temp0.0\Prob014_andgate/Prob014_andgate_sample01 results\llama3.2_3b_0shot_temp0.0\Prob014_andgate/Prob014_andgate_sample01.sv dataset_code-complete-iccad2023/Prob014_andgate_test.sv dataset_code-complete-iccad2023/Prob014_andgate_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\llama3.2_3b_0shot_temp0.0\Prob014_andgate/Prob014_andgate_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 'out' has no mismatches.
Hint: Total mismatched samples is 0 out of 219 samples

Simulation finished at 1096 ps
Mismatches: 0 in 219 samples


--- stderr ---
