

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Fri May 13 01:32:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Transpose_FIR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.69 ns|  3.895 ns|     1.54 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.165 us|  0.165 us|   30|   30|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- broadcast_loop  |       22|       22|         9|          1|          1|    15|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 17 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_r" [fir.cpp:8]   --->   Operation 22 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%br_ln14 = br void" [fir.cpp:14]   --->   Operation 23 'br' 'br_ln14' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j = phi i4 %add_ln14, void %.split, i4 15, void" [fir.cpp:14]   --->   Operation 24 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.44ns)   --->   "%icmp_ln14 = icmp_eq  i4 %j, i4 0" [fir.cpp:14]   --->   Operation 26 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split, void" [fir.cpp:14]   --->   Operation 28 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.77ns)   --->   "%add_ln14 = add i4 %j, i4 15" [fir.cpp:14]   --->   Operation 29 'add' 'add_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j_cast1 = zext i4 %j" [fir.cpp:14]   --->   Operation 30 'zext' 'j_cast1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%fir_int_int_w_addr = getelementptr i32 %fir_int_int_w, i64 0, i64 %j_cast1" [fir.cpp:16]   --->   Operation 31 'getelementptr' 'fir_int_int_w_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.15ns)   --->   "%fir_int_int_w_load = load i4 %fir_int_int_w_addr" [fir.cpp:16]   --->   Operation 32 'load' 'fir_int_int_w_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 33 [1/2] (2.15ns)   --->   "%fir_int_int_w_load = load i4 %fir_int_int_w_addr" [fir.cpp:16]   --->   Operation 33 'load' 'fir_int_int_w_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 34 [5/5] (3.89ns)   --->   "%mul_ln16 = mul i32 %fir_int_int_w_load, i32 %in_read" [fir.cpp:16]   --->   Operation 34 'mul' 'mul_ln16' <Predicate = (!icmp_ln14)> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 35 [4/5] (3.89ns)   --->   "%mul_ln16 = mul i32 %fir_int_int_w_load, i32 %in_read" [fir.cpp:16]   --->   Operation 35 'mul' 'mul_ln16' <Predicate = (!icmp_ln14)> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.89>
ST_6 : Operation 36 [3/5] (3.89ns)   --->   "%mul_ln16 = mul i32 %fir_int_int_w_load, i32 %in_read" [fir.cpp:16]   --->   Operation 36 'mul' 'mul_ln16' <Predicate = (!icmp_ln14)> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.89>
ST_7 : Operation 37 [2/5] (3.89ns)   --->   "%mul_ln16 = mul i32 %fir_int_int_w_load, i32 %in_read" [fir.cpp:16]   --->   Operation 37 'mul' 'mul_ln16' <Predicate = (!icmp_ln14)> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %add_ln14" [fir.cpp:16]   --->   Operation 38 'zext' 'zext_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%Acc_addr = getelementptr i32 %Acc, i64 0, i64 %zext_ln16" [fir.cpp:16]   --->   Operation 39 'getelementptr' 'Acc_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 40 [2/2] (2.15ns)   --->   "%Acc_load = load i4 %Acc_addr" [fir.cpp:16]   --->   Operation 40 'load' 'Acc_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 41 [1/5] (3.89ns)   --->   "%mul_ln16 = mul i32 %fir_int_int_w_load, i32 %in_read" [fir.cpp:16]   --->   Operation 41 'mul' 'mul_ln16' <Predicate = (!icmp_ln14)> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 42 [1/2] (2.15ns)   --->   "%Acc_load = load i4 %Acc_addr" [fir.cpp:16]   --->   Operation 42 'load' 'Acc_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.70>
ST_9 : Operation 43 [1/1] (2.70ns)   --->   "%add_ln16 = add i32 %Acc_load, i32 %mul_ln16" [fir.cpp:16]   --->   Operation 43 'add' 'add_ln16' <Predicate = (!icmp_ln14)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fir.cpp:12]   --->   Operation 44 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%Acc_addr_1 = getelementptr i32 %Acc, i64 0, i64 %j_cast1" [fir.cpp:16]   --->   Operation 45 'getelementptr' 'Acc_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (2.15ns)   --->   "%store_ln16 = store i32 %add_ln16, i4 %Acc_addr_1" [fir.cpp:16]   --->   Operation 46 'store' 'store_ln16' <Predicate = (!icmp_ln14)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 3.89>
ST_11 : Operation 48 [5/5] (3.89ns)   --->   "%mul_ln18 = mul i32 %in_read, i32 11" [fir.cpp:18]   --->   Operation 48 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 3> <Delay = 3.89>
ST_12 : Operation 49 [4/5] (3.89ns)   --->   "%mul_ln18 = mul i32 %in_read, i32 11" [fir.cpp:18]   --->   Operation 49 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 4> <Delay = 3.89>
ST_13 : Operation 50 [3/5] (3.89ns)   --->   "%mul_ln18 = mul i32 %in_read, i32 11" [fir.cpp:18]   --->   Operation 50 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 3.89>
ST_14 : Operation 51 [2/5] (3.89ns)   --->   "%mul_ln18 = mul i32 %in_read, i32 11" [fir.cpp:18]   --->   Operation 51 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 3.89>
ST_15 : Operation 52 [1/5] (3.89ns)   --->   "%mul_ln18 = mul i32 %in_read, i32 11" [fir.cpp:18]   --->   Operation 52 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 53 [2/2] (2.15ns)   --->   "%Acc_load_1 = load i32 15" [fir.cpp:19]   --->   Operation 53 'load' 'Acc_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 16 <SV = 7> <Delay = 2.15>
ST_16 : Operation 54 [1/1] (2.15ns)   --->   "%store_ln18 = store i32 %mul_ln18, i32 0" [fir.cpp:18]   --->   Operation 54 'store' 'store_ln18' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 55 [1/2] (2.15ns)   --->   "%Acc_load_1 = load i32 15" [fir.cpp:19]   --->   Operation 55 'load' 'Acc_load_1' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %Acc_load_1, i32 8, i32 31" [fir.cpp:19]   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i24 %trunc_ln" [fir.cpp:19]   --->   Operation 57 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_r, i32 %sext_ln19" [fir.cpp:19]   --->   Operation 58 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [fir.cpp:20]   --->   Operation 59 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ fir_int_int_w]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Acc]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000000]
in_read            (read             ) [ 00111111111111110]
br_ln14            (br               ) [ 01111111111000000]
j                  (phi              ) [ 00100000000000000]
specpipeline_ln0   (specpipeline     ) [ 00000000000000000]
icmp_ln14          (icmp             ) [ 00111111111000000]
empty              (speclooptripcount) [ 00000000000000000]
br_ln14            (br               ) [ 00000000000000000]
add_ln14           (add              ) [ 01111111111000000]
j_cast1            (zext             ) [ 00111111111000000]
fir_int_int_w_addr (getelementptr    ) [ 00110000000000000]
fir_int_int_w_load (load             ) [ 00101111100000000]
zext_ln16          (zext             ) [ 00000000000000000]
Acc_addr           (getelementptr    ) [ 00100000100000000]
mul_ln16           (mul              ) [ 00100000010000000]
Acc_load           (load             ) [ 00100000010000000]
add_ln16           (add              ) [ 00100000001000000]
specloopname_ln12  (specloopname     ) [ 00000000000000000]
Acc_addr_1         (getelementptr    ) [ 00000000000000000]
store_ln16         (store            ) [ 00000000000000000]
br_ln0             (br               ) [ 01111111111000000]
mul_ln18           (mul              ) [ 00000000000000001]
store_ln18         (store            ) [ 00000000000000000]
Acc_load_1         (load             ) [ 00000000000000000]
trunc_ln           (partselect       ) [ 00000000000000000]
sext_ln19          (sext             ) [ 00000000000000000]
write_ln19         (write            ) [ 00000000000000000]
ret_ln20           (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fir_int_int_w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_w"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Acc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Acc"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="in_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln19_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="24" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/16 "/>
</bind>
</comp>

<comp id="73" class="1004" name="fir_int_int_w_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir_int_int_w_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_int_int_w_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="Acc_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Acc_addr/7 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="4" slack="1"/>
<pin id="99" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
<pin id="101" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Acc_load/7 store_ln16/10 Acc_load_1/15 store_ln18/16 "/>
</bind>
</comp>

<comp id="103" class="1004" name="Acc_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="8"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Acc_addr_1/10 "/>
</bind>
</comp>

<comp id="113" class="1005" name="j_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="1"/>
<pin id="115" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="j_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln14_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln14_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_cast1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="1"/>
<pin id="143" dir="0" index="1" bw="32" slack="3"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln16/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln16_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="5"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln16_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="32" slack="1"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/9 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/11 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="24" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="0" index="3" bw="6" slack="0"/>
<pin id="163" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/16 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln19_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="24" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/16 "/>
</bind>
</comp>

<comp id="173" class="1005" name="in_read_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2"/>
<pin id="175" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="179" class="1005" name="icmp_ln14_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="183" class="1005" name="add_ln14_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="189" class="1005" name="j_cast1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="8"/>
<pin id="191" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="j_cast1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="fir_int_int_w_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fir_int_int_w_addr "/>
</bind>
</comp>

<comp id="199" class="1005" name="fir_int_int_w_load_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_int_int_w_load "/>
</bind>
</comp>

<comp id="204" class="1005" name="Acc_addr_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Acc_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="mul_ln16_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln16 "/>
</bind>
</comp>

<comp id="214" class="1005" name="Acc_load_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Acc_load "/>
</bind>
</comp>

<comp id="219" class="1005" name="add_ln16_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="224" class="1005" name="mul_ln18_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="58" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="40" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="117" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="117" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="117" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="148"><net_src comp="145" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="93" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="56" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="158" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="176"><net_src comp="60" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="182"><net_src comp="124" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="130" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="192"><net_src comp="136" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="197"><net_src comp="73" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="202"><net_src comp="80" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="207"><net_src comp="86" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="212"><net_src comp="141" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="217"><net_src comp="93" pin="7"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="222"><net_src comp="149" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="227"><net_src comp="153" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="93" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {16 }
	Port: Acc | {10 16 }
 - Input state : 
	Port: fir : in_r | {1 }
	Port: fir : fir_int_int_w | {2 3 }
	Port: fir : Acc | {7 8 15 16 }
  - Chain level:
	State 1
	State 2
		icmp_ln14 : 1
		br_ln14 : 2
		add_ln14 : 1
		j_cast1 : 1
		fir_int_int_w_addr : 2
		fir_int_int_w_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
		Acc_addr : 1
		Acc_load : 2
	State 8
	State 9
	State 10
		store_ln16 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		trunc_ln : 1
		sext_ln19 : 2
		write_ln19 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_141       |    0    |   215   |    1    |
|          |       grp_fu_153       |    0    |   215   |    1    |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln14_fu_130    |    0    |    0    |    13   |
|          |     add_ln16_fu_149    |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln14_fu_124    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|   read   |   in_read_read_fu_60   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln19_write_fu_66 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |     j_cast1_fu_136     |    0    |    0    |    0    |
|          |    zext_ln16_fu_145    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_158    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln19_fu_168    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    0    |   430   |    63   |
|----------|------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|     Acc     |    0   |   64   |    8   |
|fir_int_int_w|    0   |   32   |    8   |
+-------------+--------+--------+--------+
|    Total    |    0   |   96   |   16   |
+-------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     Acc_addr_reg_204     |    4   |
|     Acc_load_reg_214     |   32   |
|     add_ln14_reg_183     |    4   |
|     add_ln16_reg_219     |   32   |
|fir_int_int_w_addr_reg_194|    4   |
|fir_int_int_w_load_reg_199|   32   |
|     icmp_ln14_reg_179    |    1   |
|      in_read_reg_173     |   32   |
|      j_cast1_reg_189     |   64   |
|         j_reg_113        |    4   |
|     mul_ln16_reg_209     |   32   |
|     mul_ln18_reg_224     |   32   |
+--------------------------+--------+
|           Total          |   273  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_93 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_93 |  p2  |   3  |   0  |    0   ||    13   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   || 4.86243 ||    31   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |   430  |   63   |
|   Memory  |    0   |    -   |    -   |   96   |   16   |
|Multiplexer|    -   |    -   |    4   |    -   |   31   |
|  Register |    -   |    -   |    -   |   273  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    0   |    4   |   799  |   110  |
+-----------+--------+--------+--------+--------+--------+
