vendor_name = ModelSim
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/forwarding.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/register_file.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SUB.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SRLV.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SRL.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SLT.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SLLV.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_SLL.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_OR.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_NOR.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_LUI.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_AND.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ALU_ADD.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROM.mif
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.cmp
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.cmp
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.qip
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/ROMVHDL.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.qip
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/RAM.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/signextend.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/register_file.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/pc.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/orgate.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mux.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_control.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/max32.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/Lab.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/and.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/alu.vhd
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_control_v2.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/Waveform_test_sign_extend.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_control_testV2.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/PC_test.vwf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/mips_processor.vwf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera_lite/15.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/db/altsyncram_up14.tdf
source_file = 1, C:/Users/ronaldocanesqui/Desktop/MipsProcessor-master/db/altsyncram_imv3.tdf
design_name = mips_processor
instance = comp, \PC_out[0]~output , PC_out[0]~output, mips_processor, 1
instance = comp, \PC_out[1]~output , PC_out[1]~output, mips_processor, 1
instance = comp, \PC_out[2]~output , PC_out[2]~output, mips_processor, 1
instance = comp, \PC_out[3]~output , PC_out[3]~output, mips_processor, 1
instance = comp, \PC_out[4]~output , PC_out[4]~output, mips_processor, 1
instance = comp, \PC_out[5]~output , PC_out[5]~output, mips_processor, 1
instance = comp, \PC_out[6]~output , PC_out[6]~output, mips_processor, 1
instance = comp, \PC_out[7]~output , PC_out[7]~output, mips_processor, 1
instance = comp, \PC_out[8]~output , PC_out[8]~output, mips_processor, 1
instance = comp, \PC_out[9]~output , PC_out[9]~output, mips_processor, 1
instance = comp, \PC_out[10]~output , PC_out[10]~output, mips_processor, 1
instance = comp, \PC_out[11]~output , PC_out[11]~output, mips_processor, 1
instance = comp, \PC_out[12]~output , PC_out[12]~output, mips_processor, 1
instance = comp, \PC_out[13]~output , PC_out[13]~output, mips_processor, 1
instance = comp, \PC_out[14]~output , PC_out[14]~output, mips_processor, 1
instance = comp, \PC_out[15]~output , PC_out[15]~output, mips_processor, 1
instance = comp, \PC_out[16]~output , PC_out[16]~output, mips_processor, 1
instance = comp, \PC_out[17]~output , PC_out[17]~output, mips_processor, 1
instance = comp, \PC_out[18]~output , PC_out[18]~output, mips_processor, 1
instance = comp, \PC_out[19]~output , PC_out[19]~output, mips_processor, 1
instance = comp, \PC_out[20]~output , PC_out[20]~output, mips_processor, 1
instance = comp, \PC_out[21]~output , PC_out[21]~output, mips_processor, 1
instance = comp, \PC_out[22]~output , PC_out[22]~output, mips_processor, 1
instance = comp, \PC_out[23]~output , PC_out[23]~output, mips_processor, 1
instance = comp, \PC_out[24]~output , PC_out[24]~output, mips_processor, 1
instance = comp, \PC_out[25]~output , PC_out[25]~output, mips_processor, 1
instance = comp, \PC_out[26]~output , PC_out[26]~output, mips_processor, 1
instance = comp, \PC_out[27]~output , PC_out[27]~output, mips_processor, 1
instance = comp, \PC_out[28]~output , PC_out[28]~output, mips_processor, 1
instance = comp, \PC_out[29]~output , PC_out[29]~output, mips_processor, 1
instance = comp, \PC_out[30]~output , PC_out[30]~output, mips_processor, 1
instance = comp, \PC_out[31]~output , PC_out[31]~output, mips_processor, 1
instance = comp, \Instruction_out[0]~output , Instruction_out[0]~output, mips_processor, 1
instance = comp, \Instruction_out[1]~output , Instruction_out[1]~output, mips_processor, 1
instance = comp, \Instruction_out[2]~output , Instruction_out[2]~output, mips_processor, 1
instance = comp, \Instruction_out[3]~output , Instruction_out[3]~output, mips_processor, 1
instance = comp, \Instruction_out[4]~output , Instruction_out[4]~output, mips_processor, 1
instance = comp, \Instruction_out[5]~output , Instruction_out[5]~output, mips_processor, 1
instance = comp, \Instruction_out[6]~output , Instruction_out[6]~output, mips_processor, 1
instance = comp, \Instruction_out[7]~output , Instruction_out[7]~output, mips_processor, 1
instance = comp, \Instruction_out[8]~output , Instruction_out[8]~output, mips_processor, 1
instance = comp, \Instruction_out[9]~output , Instruction_out[9]~output, mips_processor, 1
instance = comp, \Instruction_out[10]~output , Instruction_out[10]~output, mips_processor, 1
instance = comp, \Instruction_out[11]~output , Instruction_out[11]~output, mips_processor, 1
instance = comp, \Instruction_out[12]~output , Instruction_out[12]~output, mips_processor, 1
instance = comp, \Instruction_out[13]~output , Instruction_out[13]~output, mips_processor, 1
instance = comp, \Instruction_out[14]~output , Instruction_out[14]~output, mips_processor, 1
instance = comp, \Instruction_out[15]~output , Instruction_out[15]~output, mips_processor, 1
instance = comp, \Instruction_out[16]~output , Instruction_out[16]~output, mips_processor, 1
instance = comp, \Instruction_out[17]~output , Instruction_out[17]~output, mips_processor, 1
instance = comp, \Instruction_out[18]~output , Instruction_out[18]~output, mips_processor, 1
instance = comp, \Instruction_out[19]~output , Instruction_out[19]~output, mips_processor, 1
instance = comp, \Instruction_out[20]~output , Instruction_out[20]~output, mips_processor, 1
instance = comp, \Instruction_out[21]~output , Instruction_out[21]~output, mips_processor, 1
instance = comp, \Instruction_out[22]~output , Instruction_out[22]~output, mips_processor, 1
instance = comp, \Instruction_out[23]~output , Instruction_out[23]~output, mips_processor, 1
instance = comp, \Instruction_out[24]~output , Instruction_out[24]~output, mips_processor, 1
instance = comp, \Instruction_out[25]~output , Instruction_out[25]~output, mips_processor, 1
instance = comp, \Instruction_out[26]~output , Instruction_out[26]~output, mips_processor, 1
instance = comp, \Instruction_out[27]~output , Instruction_out[27]~output, mips_processor, 1
instance = comp, \Instruction_out[28]~output , Instruction_out[28]~output, mips_processor, 1
instance = comp, \Instruction_out[29]~output , Instruction_out[29]~output, mips_processor, 1
instance = comp, \Instruction_out[30]~output , Instruction_out[30]~output, mips_processor, 1
instance = comp, \Instruction_out[31]~output , Instruction_out[31]~output, mips_processor, 1
instance = comp, \Read_reg1_out[0]~output , Read_reg1_out[0]~output, mips_processor, 1
instance = comp, \Read_reg1_out[1]~output , Read_reg1_out[1]~output, mips_processor, 1
instance = comp, \Read_reg1_out[2]~output , Read_reg1_out[2]~output, mips_processor, 1
instance = comp, \Read_reg1_out[3]~output , Read_reg1_out[3]~output, mips_processor, 1
instance = comp, \Read_reg1_out[4]~output , Read_reg1_out[4]~output, mips_processor, 1
instance = comp, \Read_reg2_out[0]~output , Read_reg2_out[0]~output, mips_processor, 1
instance = comp, \Read_reg2_out[1]~output , Read_reg2_out[1]~output, mips_processor, 1
instance = comp, \Read_reg2_out[2]~output , Read_reg2_out[2]~output, mips_processor, 1
instance = comp, \Read_reg2_out[3]~output , Read_reg2_out[3]~output, mips_processor, 1
instance = comp, \Read_reg2_out[4]~output , Read_reg2_out[4]~output, mips_processor, 1
instance = comp, \Write_reg_out[0]~output , Write_reg_out[0]~output, mips_processor, 1
instance = comp, \Write_reg_out[1]~output , Write_reg_out[1]~output, mips_processor, 1
instance = comp, \Write_reg_out[2]~output , Write_reg_out[2]~output, mips_processor, 1
instance = comp, \Write_reg_out[3]~output , Write_reg_out[3]~output, mips_processor, 1
instance = comp, \Write_reg_out[4]~output , Write_reg_out[4]~output, mips_processor, 1
instance = comp, \Read_data1_out[0]~output , Read_data1_out[0]~output, mips_processor, 1
instance = comp, \Read_data1_out[1]~output , Read_data1_out[1]~output, mips_processor, 1
instance = comp, \Read_data1_out[2]~output , Read_data1_out[2]~output, mips_processor, 1
instance = comp, \Read_data1_out[3]~output , Read_data1_out[3]~output, mips_processor, 1
instance = comp, \Read_data1_out[4]~output , Read_data1_out[4]~output, mips_processor, 1
instance = comp, \Read_data1_out[5]~output , Read_data1_out[5]~output, mips_processor, 1
instance = comp, \Read_data1_out[6]~output , Read_data1_out[6]~output, mips_processor, 1
instance = comp, \Read_data1_out[7]~output , Read_data1_out[7]~output, mips_processor, 1
instance = comp, \Read_data1_out[8]~output , Read_data1_out[8]~output, mips_processor, 1
instance = comp, \Read_data1_out[9]~output , Read_data1_out[9]~output, mips_processor, 1
instance = comp, \Read_data1_out[10]~output , Read_data1_out[10]~output, mips_processor, 1
instance = comp, \Read_data1_out[11]~output , Read_data1_out[11]~output, mips_processor, 1
instance = comp, \Read_data1_out[12]~output , Read_data1_out[12]~output, mips_processor, 1
instance = comp, \Read_data1_out[13]~output , Read_data1_out[13]~output, mips_processor, 1
instance = comp, \Read_data1_out[14]~output , Read_data1_out[14]~output, mips_processor, 1
instance = comp, \Read_data1_out[15]~output , Read_data1_out[15]~output, mips_processor, 1
instance = comp, \Read_data1_out[16]~output , Read_data1_out[16]~output, mips_processor, 1
instance = comp, \Read_data1_out[17]~output , Read_data1_out[17]~output, mips_processor, 1
instance = comp, \Read_data1_out[18]~output , Read_data1_out[18]~output, mips_processor, 1
instance = comp, \Read_data1_out[19]~output , Read_data1_out[19]~output, mips_processor, 1
instance = comp, \Read_data1_out[20]~output , Read_data1_out[20]~output, mips_processor, 1
instance = comp, \Read_data1_out[21]~output , Read_data1_out[21]~output, mips_processor, 1
instance = comp, \Read_data1_out[22]~output , Read_data1_out[22]~output, mips_processor, 1
instance = comp, \Read_data1_out[23]~output , Read_data1_out[23]~output, mips_processor, 1
instance = comp, \Read_data1_out[24]~output , Read_data1_out[24]~output, mips_processor, 1
instance = comp, \Read_data1_out[25]~output , Read_data1_out[25]~output, mips_processor, 1
instance = comp, \Read_data1_out[26]~output , Read_data1_out[26]~output, mips_processor, 1
instance = comp, \Read_data1_out[27]~output , Read_data1_out[27]~output, mips_processor, 1
instance = comp, \Read_data1_out[28]~output , Read_data1_out[28]~output, mips_processor, 1
instance = comp, \Read_data1_out[29]~output , Read_data1_out[29]~output, mips_processor, 1
instance = comp, \Read_data1_out[30]~output , Read_data1_out[30]~output, mips_processor, 1
instance = comp, \Read_data1_out[31]~output , Read_data1_out[31]~output, mips_processor, 1
instance = comp, \Read_data2_out[0]~output , Read_data2_out[0]~output, mips_processor, 1
instance = comp, \Read_data2_out[1]~output , Read_data2_out[1]~output, mips_processor, 1
instance = comp, \Read_data2_out[2]~output , Read_data2_out[2]~output, mips_processor, 1
instance = comp, \Read_data2_out[3]~output , Read_data2_out[3]~output, mips_processor, 1
instance = comp, \Read_data2_out[4]~output , Read_data2_out[4]~output, mips_processor, 1
instance = comp, \Read_data2_out[5]~output , Read_data2_out[5]~output, mips_processor, 1
instance = comp, \Read_data2_out[6]~output , Read_data2_out[6]~output, mips_processor, 1
instance = comp, \Read_data2_out[7]~output , Read_data2_out[7]~output, mips_processor, 1
instance = comp, \Read_data2_out[8]~output , Read_data2_out[8]~output, mips_processor, 1
instance = comp, \Read_data2_out[9]~output , Read_data2_out[9]~output, mips_processor, 1
instance = comp, \Read_data2_out[10]~output , Read_data2_out[10]~output, mips_processor, 1
instance = comp, \Read_data2_out[11]~output , Read_data2_out[11]~output, mips_processor, 1
instance = comp, \Read_data2_out[12]~output , Read_data2_out[12]~output, mips_processor, 1
instance = comp, \Read_data2_out[13]~output , Read_data2_out[13]~output, mips_processor, 1
instance = comp, \Read_data2_out[14]~output , Read_data2_out[14]~output, mips_processor, 1
instance = comp, \Read_data2_out[15]~output , Read_data2_out[15]~output, mips_processor, 1
instance = comp, \Read_data2_out[16]~output , Read_data2_out[16]~output, mips_processor, 1
instance = comp, \Read_data2_out[17]~output , Read_data2_out[17]~output, mips_processor, 1
instance = comp, \Read_data2_out[18]~output , Read_data2_out[18]~output, mips_processor, 1
instance = comp, \Read_data2_out[19]~output , Read_data2_out[19]~output, mips_processor, 1
instance = comp, \Read_data2_out[20]~output , Read_data2_out[20]~output, mips_processor, 1
instance = comp, \Read_data2_out[21]~output , Read_data2_out[21]~output, mips_processor, 1
instance = comp, \Read_data2_out[22]~output , Read_data2_out[22]~output, mips_processor, 1
instance = comp, \Read_data2_out[23]~output , Read_data2_out[23]~output, mips_processor, 1
instance = comp, \Read_data2_out[24]~output , Read_data2_out[24]~output, mips_processor, 1
instance = comp, \Read_data2_out[25]~output , Read_data2_out[25]~output, mips_processor, 1
instance = comp, \Read_data2_out[26]~output , Read_data2_out[26]~output, mips_processor, 1
instance = comp, \Read_data2_out[27]~output , Read_data2_out[27]~output, mips_processor, 1
instance = comp, \Read_data2_out[28]~output , Read_data2_out[28]~output, mips_processor, 1
instance = comp, \Read_data2_out[29]~output , Read_data2_out[29]~output, mips_processor, 1
instance = comp, \Read_data2_out[30]~output , Read_data2_out[30]~output, mips_processor, 1
instance = comp, \Read_data2_out[31]~output , Read_data2_out[31]~output, mips_processor, 1
instance = comp, \Write_data_out[0]~output , Write_data_out[0]~output, mips_processor, 1
instance = comp, \Write_data_out[1]~output , Write_data_out[1]~output, mips_processor, 1
instance = comp, \Write_data_out[2]~output , Write_data_out[2]~output, mips_processor, 1
instance = comp, \Write_data_out[3]~output , Write_data_out[3]~output, mips_processor, 1
instance = comp, \Write_data_out[4]~output , Write_data_out[4]~output, mips_processor, 1
instance = comp, \Write_data_out[5]~output , Write_data_out[5]~output, mips_processor, 1
instance = comp, \Write_data_out[6]~output , Write_data_out[6]~output, mips_processor, 1
instance = comp, \Write_data_out[7]~output , Write_data_out[7]~output, mips_processor, 1
instance = comp, \Write_data_out[8]~output , Write_data_out[8]~output, mips_processor, 1
instance = comp, \Write_data_out[9]~output , Write_data_out[9]~output, mips_processor, 1
instance = comp, \Write_data_out[10]~output , Write_data_out[10]~output, mips_processor, 1
instance = comp, \Write_data_out[11]~output , Write_data_out[11]~output, mips_processor, 1
instance = comp, \Write_data_out[12]~output , Write_data_out[12]~output, mips_processor, 1
instance = comp, \Write_data_out[13]~output , Write_data_out[13]~output, mips_processor, 1
instance = comp, \Write_data_out[14]~output , Write_data_out[14]~output, mips_processor, 1
instance = comp, \Write_data_out[15]~output , Write_data_out[15]~output, mips_processor, 1
instance = comp, \Write_data_out[16]~output , Write_data_out[16]~output, mips_processor, 1
instance = comp, \Write_data_out[17]~output , Write_data_out[17]~output, mips_processor, 1
instance = comp, \Write_data_out[18]~output , Write_data_out[18]~output, mips_processor, 1
instance = comp, \Write_data_out[19]~output , Write_data_out[19]~output, mips_processor, 1
instance = comp, \Write_data_out[20]~output , Write_data_out[20]~output, mips_processor, 1
instance = comp, \Write_data_out[21]~output , Write_data_out[21]~output, mips_processor, 1
instance = comp, \Write_data_out[22]~output , Write_data_out[22]~output, mips_processor, 1
instance = comp, \Write_data_out[23]~output , Write_data_out[23]~output, mips_processor, 1
instance = comp, \Write_data_out[24]~output , Write_data_out[24]~output, mips_processor, 1
instance = comp, \Write_data_out[25]~output , Write_data_out[25]~output, mips_processor, 1
instance = comp, \Write_data_out[26]~output , Write_data_out[26]~output, mips_processor, 1
instance = comp, \Write_data_out[27]~output , Write_data_out[27]~output, mips_processor, 1
instance = comp, \Write_data_out[28]~output , Write_data_out[28]~output, mips_processor, 1
instance = comp, \Write_data_out[29]~output , Write_data_out[29]~output, mips_processor, 1
instance = comp, \Write_data_out[30]~output , Write_data_out[30]~output, mips_processor, 1
instance = comp, \Write_data_out[31]~output , Write_data_out[31]~output, mips_processor, 1
instance = comp, \mux_one[0]~output , mux_one[0]~output, mips_processor, 1
instance = comp, \mux_one[1]~output , mux_one[1]~output, mips_processor, 1
instance = comp, \mux_one[2]~output , mux_one[2]~output, mips_processor, 1
instance = comp, \mux_one[3]~output , mux_one[3]~output, mips_processor, 1
instance = comp, \mux_one[4]~output , mux_one[4]~output, mips_processor, 1
instance = comp, \mux_one[5]~output , mux_one[5]~output, mips_processor, 1
instance = comp, \mux_one[6]~output , mux_one[6]~output, mips_processor, 1
instance = comp, \mux_one[7]~output , mux_one[7]~output, mips_processor, 1
instance = comp, \mux_one[8]~output , mux_one[8]~output, mips_processor, 1
instance = comp, \mux_one[9]~output , mux_one[9]~output, mips_processor, 1
instance = comp, \mux_one[10]~output , mux_one[10]~output, mips_processor, 1
instance = comp, \mux_one[11]~output , mux_one[11]~output, mips_processor, 1
instance = comp, \mux_one[12]~output , mux_one[12]~output, mips_processor, 1
instance = comp, \mux_one[13]~output , mux_one[13]~output, mips_processor, 1
instance = comp, \mux_one[14]~output , mux_one[14]~output, mips_processor, 1
instance = comp, \mux_one[15]~output , mux_one[15]~output, mips_processor, 1
instance = comp, \mux_one[16]~output , mux_one[16]~output, mips_processor, 1
instance = comp, \mux_one[17]~output , mux_one[17]~output, mips_processor, 1
instance = comp, \mux_one[18]~output , mux_one[18]~output, mips_processor, 1
instance = comp, \mux_one[19]~output , mux_one[19]~output, mips_processor, 1
instance = comp, \mux_one[20]~output , mux_one[20]~output, mips_processor, 1
instance = comp, \mux_one[21]~output , mux_one[21]~output, mips_processor, 1
instance = comp, \mux_one[22]~output , mux_one[22]~output, mips_processor, 1
instance = comp, \mux_one[23]~output , mux_one[23]~output, mips_processor, 1
instance = comp, \mux_one[24]~output , mux_one[24]~output, mips_processor, 1
instance = comp, \mux_one[25]~output , mux_one[25]~output, mips_processor, 1
instance = comp, \mux_one[26]~output , mux_one[26]~output, mips_processor, 1
instance = comp, \mux_one[27]~output , mux_one[27]~output, mips_processor, 1
instance = comp, \mux_one[28]~output , mux_one[28]~output, mips_processor, 1
instance = comp, \mux_one[29]~output , mux_one[29]~output, mips_processor, 1
instance = comp, \mux_one[30]~output , mux_one[30]~output, mips_processor, 1
instance = comp, \mux_one[31]~output , mux_one[31]~output, mips_processor, 1
instance = comp, \sel_mux_jump~output , sel_mux_jump~output, mips_processor, 1
instance = comp, \slow_clock~input , slow_clock~input, mips_processor, 1
instance = comp, \slow_clock~inputCLKENA0 , slow_clock~inputCLKENA0, mips_processor, 1
instance = comp, \rom|altsyncram_component|auto_generated|ram_block1a0 , rom|altsyncram_component|auto_generated|ram_block1a0, mips_processor, 1
instance = comp, \sinstruction_IFID[27] , sinstruction_IFID[27], mips_processor, 1
instance = comp, \sinstruction_IFID[31] , sinstruction_IFID[31], mips_processor, 1
instance = comp, \sinstruction_IFID[29] , sinstruction_IFID[29], mips_processor, 1
instance = comp, \sinstruction_IFID[28] , sinstruction_IFID[28], mips_processor, 1
instance = comp, \control|Mux3~0 , control|Mux3~0, mips_processor, 1
instance = comp, \sinstruction_IFID[26] , sinstruction_IFID[26], mips_processor, 1
instance = comp, \control|Mux6~0 , control|Mux6~0, mips_processor, 1
instance = comp, \control|Mux10~0 , control|Mux10~0, mips_processor, 1
instance = comp, \sinstruction_IFID[4] , sinstruction_IFID[4], mips_processor, 1
instance = comp, \sinstruction_IFID[3]~feeder , sinstruction_IFID[3]~feeder, mips_processor, 1
instance = comp, \sinstruction_IFID[3] , sinstruction_IFID[3], mips_processor, 1
instance = comp, \control|ALUControl[3]~0 , control|ALUControl[3]~0, mips_processor, 1
instance = comp, \control|ALUControl[3]~1 , control|ALUControl[3]~1, mips_processor, 1
instance = comp, \control|ALUControl[3]~2 , control|ALUControl[3]~2, mips_processor, 1
instance = comp, \salucontrol_IDEX[3] , salucontrol_IDEX[3], mips_processor, 1
instance = comp, \control|ALUControl[0]~3 , control|ALUControl[0]~3, mips_processor, 1
instance = comp, \control|ALUControl[0]~4 , control|ALUControl[0]~4, mips_processor, 1
instance = comp, \salucontrol_IDEX[0] , salucontrol_IDEX[0], mips_processor, 1
instance = comp, \control|Jr~0 , control|Jr~0, mips_processor, 1
instance = comp, \salucontrol_IDEX~4 , salucontrol_IDEX~4, mips_processor, 1
instance = comp, \salucontrol_IDEX~3 , salucontrol_IDEX~3, mips_processor, 1
instance = comp, \salucontrol_IDEX~5 , salucontrol_IDEX~5, mips_processor, 1
instance = comp, \salucontrol_IDEX[2] , salucontrol_IDEX[2], mips_processor, 1
instance = comp, \salucontrol_IDEX~0 , salucontrol_IDEX~0, mips_processor, 1
instance = comp, \salucontrol_IDEX~1 , salucontrol_IDEX~1, mips_processor, 1
instance = comp, \salucontrol_IDEX~2 , salucontrol_IDEX~2, mips_processor, 1
instance = comp, \salucontrol_IDEX[1] , salucontrol_IDEX[1], mips_processor, 1
instance = comp, \alu_main|Mux32~0 , alu_main|Mux32~0, mips_processor, 1
instance = comp, \alu_main|Mux5~1 , alu_main|Mux5~1, mips_processor, 1
instance = comp, \alu_main|Mux5~0 , alu_main|Mux5~0, mips_processor, 1
instance = comp, \control|Mux5~0 , control|Mux5~0, mips_processor, 1
instance = comp, \sinstruction_IFID[14] , sinstruction_IFID[14], mips_processor, 1
instance = comp, \sinstruction_IFID[19] , sinstruction_IFID[19], mips_processor, 1
instance = comp, \mux_writeregister|output[3]~3 , mux_writeregister|output[3]~3, mips_processor, 1
instance = comp, \swriteregister_IDEX[3] , swriteregister_IDEX[3], mips_processor, 1
instance = comp, \swriteregister_EXMEM[3] , swriteregister_EXMEM[3], mips_processor, 1
instance = comp, \sinstruction_IFID[15] , sinstruction_IFID[15], mips_processor, 1
instance = comp, \sinstruction_IFID[20] , sinstruction_IFID[20], mips_processor, 1
instance = comp, \mux_writeregister|output[4]~4 , mux_writeregister|output[4]~4, mips_processor, 1
instance = comp, \swriteregister_IDEX[4] , swriteregister_IDEX[4], mips_processor, 1
instance = comp, \swriteregister_EXMEM[4] , swriteregister_EXMEM[4], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[21] , sjumpaddress_IDEX[21], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[22] , sjumpaddress_IDEX[22], mips_processor, 1
instance = comp, \forward|Mux32~2 , forward|Mux32~2, mips_processor, 1
instance = comp, \sinstruction_IFID[17] , sinstruction_IFID[17], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[19] , sjumpaddress_IDEX[19], mips_processor, 1
instance = comp, \sinstruction_IFID[18] , sinstruction_IFID[18], mips_processor, 1
instance = comp, \sinstruction_IFID[13] , sinstruction_IFID[13], mips_processor, 1
instance = comp, \mux_writeregister|output[2]~2 , mux_writeregister|output[2]~2, mips_processor, 1
instance = comp, \swriteregister_IDEX[2] , swriteregister_IDEX[2], mips_processor, 1
instance = comp, \swriteregister_EXMEM[2] , swriteregister_EXMEM[2], mips_processor, 1
instance = comp, \sinstruction_IFID[11] , sinstruction_IFID[11], mips_processor, 1
instance = comp, \sinstruction_IFID[16] , sinstruction_IFID[16], mips_processor, 1
instance = comp, \mux_writeregister|output[0]~0 , mux_writeregister|output[0]~0, mips_processor, 1
instance = comp, \swriteregister_IDEX[0] , swriteregister_IDEX[0], mips_processor, 1
instance = comp, \swriteregister_EXMEM[0] , swriteregister_EXMEM[0], mips_processor, 1
instance = comp, \sinstruction_IFID[12] , sinstruction_IFID[12], mips_processor, 1
instance = comp, \mux_writeregister|output[1]~1 , mux_writeregister|output[1]~1, mips_processor, 1
instance = comp, \swriteregister_IDEX[1] , swriteregister_IDEX[1], mips_processor, 1
instance = comp, \swriteregister_EXMEM[1] , swriteregister_EXMEM[1], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[20] , sjumpaddress_IDEX[20], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[18] , sjumpaddress_IDEX[18], mips_processor, 1
instance = comp, \forward|Mux32~1 , forward|Mux32~1, mips_processor, 1
instance = comp, \swriteregister_MEMWB[1] , swriteregister_MEMWB[1], mips_processor, 1
instance = comp, \swriteregister_MEMWB[0] , swriteregister_MEMWB[0], mips_processor, 1
instance = comp, \swriteregister_MEMWB[2] , swriteregister_MEMWB[2], mips_processor, 1
instance = comp, \forward|Mux32~3 , forward|Mux32~3, mips_processor, 1
instance = comp, \control|Mux1~0 , control|Mux1~0, mips_processor, 1
instance = comp, \forward|Mux32~0 , forward|Mux32~0, mips_processor, 1
instance = comp, \swriteregister_MEMWB[4] , swriteregister_MEMWB[4], mips_processor, 1
instance = comp, \swriteregister_MEMWB[3] , swriteregister_MEMWB[3], mips_processor, 1
instance = comp, \forward|Mux32~4 , forward|Mux32~4, mips_processor, 1
instance = comp, \forward|process_0~0 , forward|process_0~0, mips_processor, 1
instance = comp, \forward|Mux32~5 , forward|Mux32~5, mips_processor, 1
instance = comp, \Add0~1 , Add0~1, mips_processor, 1
instance = comp, \Add0~5 , Add0~5, mips_processor, 1
instance = comp, \Add0~9 , Add0~9, mips_processor, 1
instance = comp, \spc_IFID[4] , spc_IFID[4], mips_processor, 1
instance = comp, \spc_IDEX[4] , spc_IDEX[4], mips_processor, 1
instance = comp, \spc_EXMEM[4] , spc_EXMEM[4], mips_processor, 1
instance = comp, \spc_MEMWB[4] , spc_MEMWB[4], mips_processor, 1
instance = comp, \mux_jal|output[4]~4 , mux_jal|output[4]~4, mips_processor, 1
instance = comp, \reset~input , reset~input, mips_processor, 1
instance = comp, \reset~inputCLKENA0 , reset~inputCLKENA0, mips_processor, 1
instance = comp, \reg_file|Decoder0~2 , reg_file|Decoder0~2, mips_processor, 1
instance = comp, \reg_file|registers[24][4] , reg_file|registers[24][4], mips_processor, 1
instance = comp, \reg_file|Decoder0~0 , reg_file|Decoder0~0, mips_processor, 1
instance = comp, \reg_file|registers[16][4] , reg_file|registers[16][4], mips_processor, 1
instance = comp, \reg_file|Decoder0~3 , reg_file|Decoder0~3, mips_processor, 1
instance = comp, \reg_file|registers[28][4] , reg_file|registers[28][4], mips_processor, 1
instance = comp, \reg_file|Decoder0~1 , reg_file|Decoder0~1, mips_processor, 1
instance = comp, \reg_file|registers[20][4] , reg_file|registers[20][4], mips_processor, 1
instance = comp, \reg_file|Mux59~0 , reg_file|Mux59~0, mips_processor, 1
instance = comp, \reg_file|Decoder0~8 , reg_file|Decoder0~8, mips_processor, 1
instance = comp, \reg_file|registers[18][4] , reg_file|registers[18][4], mips_processor, 1
instance = comp, \reg_file|Decoder0~10 , reg_file|Decoder0~10, mips_processor, 1
instance = comp, \reg_file|registers[26][4] , reg_file|registers[26][4], mips_processor, 1
instance = comp, \reg_file|Decoder0~11 , reg_file|Decoder0~11, mips_processor, 1
instance = comp, \reg_file|registers[30][4] , reg_file|registers[30][4], mips_processor, 1
instance = comp, \reg_file|registers[22][4]~feeder , reg_file|registers[22][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~9 , reg_file|Decoder0~9, mips_processor, 1
instance = comp, \reg_file|registers[22][4] , reg_file|registers[22][4], mips_processor, 1
instance = comp, \reg_file|Mux59~2 , reg_file|Mux59~2, mips_processor, 1
instance = comp, \reg_file|Decoder0~4 , reg_file|Decoder0~4, mips_processor, 1
instance = comp, \reg_file|registers[17][4] , reg_file|registers[17][4], mips_processor, 1
instance = comp, \reg_file|registers[29][4]~feeder , reg_file|registers[29][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~7 , reg_file|Decoder0~7, mips_processor, 1
instance = comp, \reg_file|registers[29][4] , reg_file|registers[29][4], mips_processor, 1
instance = comp, \reg_file|Decoder0~5 , reg_file|Decoder0~5, mips_processor, 1
instance = comp, \reg_file|registers[21][4] , reg_file|registers[21][4], mips_processor, 1
instance = comp, \reg_file|registers[25][4]~feeder , reg_file|registers[25][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~6 , reg_file|Decoder0~6, mips_processor, 1
instance = comp, \reg_file|registers[25][4] , reg_file|registers[25][4], mips_processor, 1
instance = comp, \reg_file|Mux59~1 , reg_file|Mux59~1, mips_processor, 1
instance = comp, \reg_file|Decoder0~14 , reg_file|Decoder0~14, mips_processor, 1
instance = comp, \reg_file|registers[27][4] , reg_file|registers[27][4], mips_processor, 1
instance = comp, \reg_file|Decoder0~13 , reg_file|Decoder0~13, mips_processor, 1
instance = comp, \reg_file|registers[23][4] , reg_file|registers[23][4], mips_processor, 1
instance = comp, \reg_file|Decoder0~15 , reg_file|Decoder0~15, mips_processor, 1
instance = comp, \reg_file|registers[31][4] , reg_file|registers[31][4], mips_processor, 1
instance = comp, \reg_file|registers[19][4]~feeder , reg_file|registers[19][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~12 , reg_file|Decoder0~12, mips_processor, 1
instance = comp, \reg_file|registers[19][4] , reg_file|registers[19][4], mips_processor, 1
instance = comp, \reg_file|Mux59~3 , reg_file|Mux59~3, mips_processor, 1
instance = comp, \reg_file|Mux59~4 , reg_file|Mux59~4, mips_processor, 1
instance = comp, \reg_file|Decoder0~19 , reg_file|Decoder0~19, mips_processor, 1
instance = comp, \reg_file|registers[11][4] , reg_file|registers[11][4], mips_processor, 1
instance = comp, \reg_file|Decoder0~16 , reg_file|Decoder0~16, mips_processor, 1
instance = comp, \reg_file|registers[8][4] , reg_file|registers[8][4], mips_processor, 1
instance = comp, \reg_file|registers[10][4]~feeder , reg_file|registers[10][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~18 , reg_file|Decoder0~18, mips_processor, 1
instance = comp, \reg_file|registers[10][4] , reg_file|registers[10][4], mips_processor, 1
instance = comp, \reg_file|registers[9][4]~feeder , reg_file|registers[9][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~17 , reg_file|Decoder0~17, mips_processor, 1
instance = comp, \reg_file|registers[9][4] , reg_file|registers[9][4], mips_processor, 1
instance = comp, \reg_file|Mux59~5 , reg_file|Mux59~5, mips_processor, 1
instance = comp, \reg_file|Decoder0~26 , reg_file|Decoder0~26, mips_processor, 1
instance = comp, \reg_file|registers[14][4] , reg_file|registers[14][4], mips_processor, 1
instance = comp, \reg_file|registers[13][4]~feeder , reg_file|registers[13][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~25 , reg_file|Decoder0~25, mips_processor, 1
instance = comp, \reg_file|registers[13][4] , reg_file|registers[13][4], mips_processor, 1
instance = comp, \reg_file|Decoder0~27 , reg_file|Decoder0~27, mips_processor, 1
instance = comp, \reg_file|registers[15][4] , reg_file|registers[15][4], mips_processor, 1
instance = comp, \reg_file|Decoder0~24 , reg_file|Decoder0~24, mips_processor, 1
instance = comp, \reg_file|registers[12][4] , reg_file|registers[12][4], mips_processor, 1
instance = comp, \reg_file|Mux59~7 , reg_file|Mux59~7, mips_processor, 1
instance = comp, \reg_file|registers[5][4]~feeder , reg_file|registers[5][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~29 , reg_file|Decoder0~29, mips_processor, 1
instance = comp, \reg_file|registers[5][4] , reg_file|registers[5][4], mips_processor, 1
instance = comp, \reg_file|registers[6][4]~feeder , reg_file|registers[6][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~30 , reg_file|Decoder0~30, mips_processor, 1
instance = comp, \reg_file|registers[6][4] , reg_file|registers[6][4], mips_processor, 1
instance = comp, \reg_file|Decoder0~31 , reg_file|Decoder0~31, mips_processor, 1
instance = comp, \reg_file|registers[7][4] , reg_file|registers[7][4], mips_processor, 1
instance = comp, \reg_file|registers[4][4]~feeder , reg_file|registers[4][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~28 , reg_file|Decoder0~28, mips_processor, 1
instance = comp, \reg_file|registers[4][4] , reg_file|registers[4][4], mips_processor, 1
instance = comp, \reg_file|Mux59~8 , reg_file|Mux59~8, mips_processor, 1
instance = comp, \reg_file|registers[3][4]~feeder , reg_file|registers[3][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~23 , reg_file|Decoder0~23, mips_processor, 1
instance = comp, \reg_file|registers[3][4] , reg_file|registers[3][4], mips_processor, 1
instance = comp, \reg_file|registers[2][4]~feeder , reg_file|registers[2][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~22 , reg_file|Decoder0~22, mips_processor, 1
instance = comp, \reg_file|registers[2][4] , reg_file|registers[2][4], mips_processor, 1
instance = comp, \reg_file|registers[0][4]~feeder , reg_file|registers[0][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~20 , reg_file|Decoder0~20, mips_processor, 1
instance = comp, \reg_file|registers[0][4] , reg_file|registers[0][4], mips_processor, 1
instance = comp, \reg_file|registers[1][4]~feeder , reg_file|registers[1][4]~feeder, mips_processor, 1
instance = comp, \reg_file|Decoder0~21 , reg_file|Decoder0~21, mips_processor, 1
instance = comp, \reg_file|registers[1][4] , reg_file|registers[1][4], mips_processor, 1
instance = comp, \reg_file|Mux59~6 , reg_file|Mux59~6, mips_processor, 1
instance = comp, \reg_file|Mux59~9 , reg_file|Mux59~9, mips_processor, 1
instance = comp, \reg_file|Mux59~10 , reg_file|Mux59~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[4]~feeder , sreaddata2_IDEX[4]~feeder, mips_processor, 1
instance = comp, \sreaddata2_IDEX[4] , sreaddata2_IDEX[4], mips_processor, 1
instance = comp, \salumainresult_EXMEM[4] , salumainresult_EXMEM[4], mips_processor, 1
instance = comp, \sinstruction_IFID[23] , sinstruction_IFID[23], mips_processor, 1
instance = comp, \reg_file|Mux27~2 , reg_file|Mux27~2, mips_processor, 1
instance = comp, \sinstruction_IFID[22] , sinstruction_IFID[22], mips_processor, 1
instance = comp, \reg_file|Mux27~1 , reg_file|Mux27~1, mips_processor, 1
instance = comp, \sinstruction_IFID[21] , sinstruction_IFID[21], mips_processor, 1
instance = comp, \reg_file|Mux27~3 , reg_file|Mux27~3, mips_processor, 1
instance = comp, \reg_file|Mux27~0 , reg_file|Mux27~0, mips_processor, 1
instance = comp, \reg_file|Mux27~4 , reg_file|Mux27~4, mips_processor, 1
instance = comp, \reg_file|Mux27~5 , reg_file|Mux27~5, mips_processor, 1
instance = comp, \reg_file|Mux27~7 , reg_file|Mux27~7, mips_processor, 1
instance = comp, \reg_file|Mux27~6 , reg_file|Mux27~6, mips_processor, 1
instance = comp, \reg_file|Mux27~8 , reg_file|Mux27~8, mips_processor, 1
instance = comp, \reg_file|Mux27~9 , reg_file|Mux27~9, mips_processor, 1
instance = comp, \reg_file|Mux27~10 , reg_file|Mux27~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[4]~feeder , sreaddata1_IDEX[4]~feeder, mips_processor, 1
instance = comp, \sreaddata1_IDEX[4] , sreaddata1_IDEX[4], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[23] , sjumpaddress_IDEX[23], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[24] , sjumpaddress_IDEX[24], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[25] , sjumpaddress_IDEX[25], mips_processor, 1
instance = comp, \forward|Mux18~2 , forward|Mux18~2, mips_processor, 1
instance = comp, \forward|Mux18~0 , forward|Mux18~0, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[26] , sjumpaddress_IDEX[26], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[27] , sjumpaddress_IDEX[27], mips_processor, 1
instance = comp, \forward|Mux18~3 , forward|Mux18~3, mips_processor, 1
instance = comp, \forward|Mux18~1 , forward|Mux18~1, mips_processor, 1
instance = comp, \forward|Mux18~4 , forward|Mux18~4, mips_processor, 1
instance = comp, \forward|Mux18~5 , forward|Mux18~5, mips_processor, 1
instance = comp, \forward|Mux27~0 , forward|Mux27~0, mips_processor, 1
instance = comp, \forward|Mux32~6 , forward|Mux32~6, mips_processor, 1
instance = comp, \forward|Mux59~1 , forward|Mux59~1, mips_processor, 1
instance = comp, \spc_IFID[3] , spc_IFID[3], mips_processor, 1
instance = comp, \spc_IDEX[3] , spc_IDEX[3], mips_processor, 1
instance = comp, \spc_EXMEM[3] , spc_EXMEM[3], mips_processor, 1
instance = comp, \spc_MEMWB[3] , spc_MEMWB[3], mips_processor, 1
instance = comp, \alu_main|Mux3~0 , alu_main|Mux3~0, mips_processor, 1
instance = comp, \salumainresult_EXMEM[3] , salumainresult_EXMEM[3], mips_processor, 1
instance = comp, \forward|Mux60~0 , forward|Mux60~0, mips_processor, 1
instance = comp, \reg_file|registers[27][3] , reg_file|registers[27][3], mips_processor, 1
instance = comp, \reg_file|registers[23][3] , reg_file|registers[23][3], mips_processor, 1
instance = comp, \reg_file|registers[31][3] , reg_file|registers[31][3], mips_processor, 1
instance = comp, \reg_file|registers[19][3]~feeder , reg_file|registers[19][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][3] , reg_file|registers[19][3], mips_processor, 1
instance = comp, \reg_file|Mux28~3 , reg_file|Mux28~3, mips_processor, 1
instance = comp, \reg_file|registers[30][3] , reg_file|registers[30][3], mips_processor, 1
instance = comp, \reg_file|registers[26][3]~feeder , reg_file|registers[26][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][3] , reg_file|registers[26][3], mips_processor, 1
instance = comp, \reg_file|registers[18][3] , reg_file|registers[18][3], mips_processor, 1
instance = comp, \reg_file|registers[22][3] , reg_file|registers[22][3], mips_processor, 1
instance = comp, \reg_file|Mux28~2 , reg_file|Mux28~2, mips_processor, 1
instance = comp, \reg_file|registers[17][3] , reg_file|registers[17][3], mips_processor, 1
instance = comp, \reg_file|registers[21][3] , reg_file|registers[21][3], mips_processor, 1
instance = comp, \reg_file|registers[25][3]~feeder , reg_file|registers[25][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][3] , reg_file|registers[25][3], mips_processor, 1
instance = comp, \reg_file|registers[29][3]~feeder , reg_file|registers[29][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][3] , reg_file|registers[29][3], mips_processor, 1
instance = comp, \reg_file|Mux28~1 , reg_file|Mux28~1, mips_processor, 1
instance = comp, \reg_file|registers[16][3] , reg_file|registers[16][3], mips_processor, 1
instance = comp, \reg_file|registers[24][3] , reg_file|registers[24][3], mips_processor, 1
instance = comp, \reg_file|registers[20][3] , reg_file|registers[20][3], mips_processor, 1
instance = comp, \reg_file|registers[28][3] , reg_file|registers[28][3], mips_processor, 1
instance = comp, \reg_file|Mux28~0 , reg_file|Mux28~0, mips_processor, 1
instance = comp, \reg_file|Mux28~4 , reg_file|Mux28~4, mips_processor, 1
instance = comp, \reg_file|registers[1][3]~feeder , reg_file|registers[1][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][3] , reg_file|registers[1][3], mips_processor, 1
instance = comp, \reg_file|registers[0][3]~feeder , reg_file|registers[0][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][3] , reg_file|registers[0][3], mips_processor, 1
instance = comp, \reg_file|registers[2][3] , reg_file|registers[2][3], mips_processor, 1
instance = comp, \reg_file|Mux28~6 , reg_file|Mux28~6, mips_processor, 1
instance = comp, \reg_file|registers[13][3] , reg_file|registers[13][3], mips_processor, 1
instance = comp, \reg_file|registers[15][3] , reg_file|registers[15][3], mips_processor, 1
instance = comp, \reg_file|registers[14][3] , reg_file|registers[14][3], mips_processor, 1
instance = comp, \reg_file|registers[12][3] , reg_file|registers[12][3], mips_processor, 1
instance = comp, \reg_file|Mux28~7 , reg_file|Mux28~7, mips_processor, 1
instance = comp, \reg_file|registers[10][3] , reg_file|registers[10][3], mips_processor, 1
instance = comp, \reg_file|registers[11][3]~feeder , reg_file|registers[11][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][3] , reg_file|registers[11][3], mips_processor, 1
instance = comp, \reg_file|registers[8][3]~feeder , reg_file|registers[8][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][3] , reg_file|registers[8][3], mips_processor, 1
instance = comp, \reg_file|registers[9][3]~feeder , reg_file|registers[9][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][3] , reg_file|registers[9][3], mips_processor, 1
instance = comp, \reg_file|Mux28~5 , reg_file|Mux28~5, mips_processor, 1
instance = comp, \reg_file|registers[5][3]~feeder , reg_file|registers[5][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[5][3] , reg_file|registers[5][3], mips_processor, 1
instance = comp, \reg_file|registers[4][3]~feeder , reg_file|registers[4][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][3] , reg_file|registers[4][3], mips_processor, 1
instance = comp, \reg_file|registers[6][3]~feeder , reg_file|registers[6][3]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[6][3] , reg_file|registers[6][3], mips_processor, 1
instance = comp, \reg_file|registers[7][3] , reg_file|registers[7][3], mips_processor, 1
instance = comp, \reg_file|Mux28~8 , reg_file|Mux28~8, mips_processor, 1
instance = comp, \reg_file|Mux28~9 , reg_file|Mux28~9, mips_processor, 1
instance = comp, \reg_file|Mux28~10 , reg_file|Mux28~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[3] , sreaddata1_IDEX[3], mips_processor, 1
instance = comp, \forward|Mux28~0 , forward|Mux28~0, mips_processor, 1
instance = comp, \forward|Mux60~1 , forward|Mux60~1, mips_processor, 1
instance = comp, \spc_IFID[2] , spc_IFID[2], mips_processor, 1
instance = comp, \spc_IDEX[2] , spc_IDEX[2], mips_processor, 1
instance = comp, \spc_EXMEM[2] , spc_EXMEM[2], mips_processor, 1
instance = comp, \spc_MEMWB[2] , spc_MEMWB[2], mips_processor, 1
instance = comp, \alu_main|Mux3~1 , alu_main|Mux3~1, mips_processor, 1
instance = comp, \pc_mips|pc_output[0]~2 , pc_mips|pc_output[0]~2, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[17] , sreaddata1_EXMEM[17], mips_processor, 1
instance = comp, \spc_IFID[16] , spc_IFID[16], mips_processor, 1
instance = comp, \spc_IDEX[16] , spc_IDEX[16], mips_processor, 1
instance = comp, \spc_EXMEM[16] , spc_EXMEM[16], mips_processor, 1
instance = comp, \spc_MEMWB[16] , spc_MEMWB[16], mips_processor, 1
instance = comp, \salumainresult_EXMEM[16] , salumainresult_EXMEM[16], mips_processor, 1
instance = comp, \reg_file|registers[17][16]~feeder , reg_file|registers[17][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[17][16] , reg_file|registers[17][16], mips_processor, 1
instance = comp, \reg_file|registers[21][16]~feeder , reg_file|registers[21][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[21][16] , reg_file|registers[21][16], mips_processor, 1
instance = comp, \reg_file|registers[29][16]~feeder , reg_file|registers[29][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][16] , reg_file|registers[29][16], mips_processor, 1
instance = comp, \reg_file|registers[25][16]~feeder , reg_file|registers[25][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][16] , reg_file|registers[25][16], mips_processor, 1
instance = comp, \reg_file|Mux47~1 , reg_file|Mux47~1, mips_processor, 1
instance = comp, \reg_file|registers[24][16]~feeder , reg_file|registers[24][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][16] , reg_file|registers[24][16], mips_processor, 1
instance = comp, \reg_file|registers[16][16] , reg_file|registers[16][16], mips_processor, 1
instance = comp, \reg_file|registers[20][16] , reg_file|registers[20][16], mips_processor, 1
instance = comp, \reg_file|registers[28][16] , reg_file|registers[28][16], mips_processor, 1
instance = comp, \reg_file|Mux47~0 , reg_file|Mux47~0, mips_processor, 1
instance = comp, \reg_file|registers[26][16] , reg_file|registers[26][16], mips_processor, 1
instance = comp, \reg_file|registers[22][16] , reg_file|registers[22][16], mips_processor, 1
instance = comp, \reg_file|registers[30][16]~feeder , reg_file|registers[30][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][16] , reg_file|registers[30][16], mips_processor, 1
instance = comp, \reg_file|registers[18][16]~feeder , reg_file|registers[18][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][16] , reg_file|registers[18][16], mips_processor, 1
instance = comp, \reg_file|Mux47~2 , reg_file|Mux47~2, mips_processor, 1
instance = comp, \reg_file|registers[23][16] , reg_file|registers[23][16], mips_processor, 1
instance = comp, \reg_file|registers[31][16]~feeder , reg_file|registers[31][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[31][16] , reg_file|registers[31][16], mips_processor, 1
instance = comp, \reg_file|registers[27][16]~feeder , reg_file|registers[27][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[27][16] , reg_file|registers[27][16], mips_processor, 1
instance = comp, \reg_file|registers[19][16] , reg_file|registers[19][16], mips_processor, 1
instance = comp, \reg_file|Mux47~3 , reg_file|Mux47~3, mips_processor, 1
instance = comp, \reg_file|Mux47~4 , reg_file|Mux47~4, mips_processor, 1
instance = comp, \reg_file|registers[12][16]~feeder , reg_file|registers[12][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][16] , reg_file|registers[12][16], mips_processor, 1
instance = comp, \reg_file|registers[15][16] , reg_file|registers[15][16], mips_processor, 1
instance = comp, \reg_file|registers[14][16] , reg_file|registers[14][16], mips_processor, 1
instance = comp, \reg_file|registers[13][16]~feeder , reg_file|registers[13][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][16] , reg_file|registers[13][16], mips_processor, 1
instance = comp, \reg_file|Mux47~7 , reg_file|Mux47~7, mips_processor, 1
instance = comp, \reg_file|registers[6][16] , reg_file|registers[6][16], mips_processor, 1
instance = comp, \reg_file|registers[5][16] , reg_file|registers[5][16], mips_processor, 1
instance = comp, \reg_file|registers[4][16] , reg_file|registers[4][16], mips_processor, 1
instance = comp, \reg_file|registers[7][16] , reg_file|registers[7][16], mips_processor, 1
instance = comp, \reg_file|Mux47~8 , reg_file|Mux47~8, mips_processor, 1
instance = comp, \reg_file|registers[3][16] , reg_file|registers[3][16], mips_processor, 1
instance = comp, \reg_file|registers[2][16] , reg_file|registers[2][16], mips_processor, 1
instance = comp, \reg_file|registers[0][16] , reg_file|registers[0][16], mips_processor, 1
instance = comp, \reg_file|registers[1][16]~feeder , reg_file|registers[1][16]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][16] , reg_file|registers[1][16], mips_processor, 1
instance = comp, \reg_file|Mux47~6 , reg_file|Mux47~6, mips_processor, 1
instance = comp, \reg_file|registers[10][16] , reg_file|registers[10][16], mips_processor, 1
instance = comp, \reg_file|registers[8][16] , reg_file|registers[8][16], mips_processor, 1
instance = comp, \reg_file|registers[9][16] , reg_file|registers[9][16], mips_processor, 1
instance = comp, \reg_file|Mux47~5 , reg_file|Mux47~5, mips_processor, 1
instance = comp, \reg_file|Mux47~9 , reg_file|Mux47~9, mips_processor, 1
instance = comp, \reg_file|Mux47~10 , reg_file|Mux47~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[16] , sreaddata2_IDEX[16], mips_processor, 1
instance = comp, \forward|Mux47~0 , forward|Mux47~0, mips_processor, 1
instance = comp, \sinstruction_IFID[6] , sinstruction_IFID[6], mips_processor, 1
instance = comp, \sinstruction_IFID[7] , sinstruction_IFID[7], mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~0 , alu_main|ShiftLeft0~0, mips_processor, 1
instance = comp, \alu_main|Mux28~0 , alu_main|Mux28~0, mips_processor, 1
instance = comp, \salumainresult_EXMEM[2] , salumainresult_EXMEM[2], mips_processor, 1
instance = comp, \reg_file|registers[25][2]~feeder , reg_file|registers[25][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][2] , reg_file|registers[25][2], mips_processor, 1
instance = comp, \reg_file|registers[21][2] , reg_file|registers[21][2], mips_processor, 1
instance = comp, \reg_file|registers[29][2]~feeder , reg_file|registers[29][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][2] , reg_file|registers[29][2], mips_processor, 1
instance = comp, \reg_file|Mux29~1 , reg_file|Mux29~1, mips_processor, 1
instance = comp, \reg_file|registers[24][2] , reg_file|registers[24][2], mips_processor, 1
instance = comp, \reg_file|registers[16][2] , reg_file|registers[16][2], mips_processor, 1
instance = comp, \reg_file|registers[20][2] , reg_file|registers[20][2], mips_processor, 1
instance = comp, \reg_file|registers[28][2] , reg_file|registers[28][2], mips_processor, 1
instance = comp, \reg_file|Mux29~0 , reg_file|Mux29~0, mips_processor, 1
instance = comp, \reg_file|registers[26][2]~feeder , reg_file|registers[26][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][2] , reg_file|registers[26][2], mips_processor, 1
instance = comp, \reg_file|registers[22][2] , reg_file|registers[22][2], mips_processor, 1
instance = comp, \reg_file|registers[30][2] , reg_file|registers[30][2], mips_processor, 1
instance = comp, \reg_file|registers[18][2] , reg_file|registers[18][2], mips_processor, 1
instance = comp, \reg_file|Mux29~2 , reg_file|Mux29~2, mips_processor, 1
instance = comp, \reg_file|registers[23][2]~feeder , reg_file|registers[23][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][2] , reg_file|registers[23][2], mips_processor, 1
instance = comp, \reg_file|registers[31][2] , reg_file|registers[31][2], mips_processor, 1
instance = comp, \reg_file|registers[27][2] , reg_file|registers[27][2], mips_processor, 1
instance = comp, \reg_file|registers[19][2]~feeder , reg_file|registers[19][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][2] , reg_file|registers[19][2], mips_processor, 1
instance = comp, \reg_file|Mux29~3 , reg_file|Mux29~3, mips_processor, 1
instance = comp, \reg_file|Mux29~4 , reg_file|Mux29~4, mips_processor, 1
instance = comp, \reg_file|registers[3][2] , reg_file|registers[3][2], mips_processor, 1
instance = comp, \reg_file|registers[2][2] , reg_file|registers[2][2], mips_processor, 1
instance = comp, \reg_file|registers[0][2] , reg_file|registers[0][2], mips_processor, 1
instance = comp, \reg_file|registers[1][2]~feeder , reg_file|registers[1][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][2] , reg_file|registers[1][2], mips_processor, 1
instance = comp, \reg_file|Mux29~6 , reg_file|Mux29~6, mips_processor, 1
instance = comp, \reg_file|registers[13][2] , reg_file|registers[13][2], mips_processor, 1
instance = comp, \reg_file|registers[14][2] , reg_file|registers[14][2], mips_processor, 1
instance = comp, \reg_file|registers[15][2] , reg_file|registers[15][2], mips_processor, 1
instance = comp, \reg_file|registers[12][2] , reg_file|registers[12][2], mips_processor, 1
instance = comp, \reg_file|Mux29~7 , reg_file|Mux29~7, mips_processor, 1
instance = comp, \reg_file|registers[8][2]~feeder , reg_file|registers[8][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][2] , reg_file|registers[8][2], mips_processor, 1
instance = comp, \reg_file|registers[11][2] , reg_file|registers[11][2], mips_processor, 1
instance = comp, \reg_file|registers[10][2]~feeder , reg_file|registers[10][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[10][2] , reg_file|registers[10][2], mips_processor, 1
instance = comp, \reg_file|registers[9][2]~feeder , reg_file|registers[9][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][2] , reg_file|registers[9][2], mips_processor, 1
instance = comp, \reg_file|Mux29~5 , reg_file|Mux29~5, mips_processor, 1
instance = comp, \reg_file|registers[6][2] , reg_file|registers[6][2], mips_processor, 1
instance = comp, \reg_file|registers[5][2] , reg_file|registers[5][2], mips_processor, 1
instance = comp, \reg_file|registers[4][2]~feeder , reg_file|registers[4][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][2] , reg_file|registers[4][2], mips_processor, 1
instance = comp, \reg_file|registers[7][2]~feeder , reg_file|registers[7][2]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][2] , reg_file|registers[7][2], mips_processor, 1
instance = comp, \reg_file|Mux29~8 , reg_file|Mux29~8, mips_processor, 1
instance = comp, \reg_file|Mux29~9 , reg_file|Mux29~9, mips_processor, 1
instance = comp, \reg_file|Mux29~10 , reg_file|Mux29~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[2] , sreaddata1_IDEX[2], mips_processor, 1
instance = comp, \forward|Mux29~0 , forward|Mux29~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~1 , alu_main|ShiftLeft1~1, mips_processor, 1
instance = comp, \sinstruction_IFID[10] , sinstruction_IFID[10], mips_processor, 1
instance = comp, \sinstruction_IFID[8] , sinstruction_IFID[8], mips_processor, 1
instance = comp, \sinstruction_IFID[9]~feeder , sinstruction_IFID[9]~feeder, mips_processor, 1
instance = comp, \sinstruction_IFID[9] , sinstruction_IFID[9], mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~2 , alu_main|ShiftLeft0~2, mips_processor, 1
instance = comp, \alu_main|Mux3~6 , alu_main|Mux3~6, mips_processor, 1
instance = comp, \alu_main|Mux25~1 , alu_main|Mux25~1, mips_processor, 1
instance = comp, \salumainresult_EXMEM[22] , salumainresult_EXMEM[22], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[22] , sjumpaddress_EXMEM[22], mips_processor, 1
instance = comp, \reg_file|registers[10][22] , reg_file|registers[10][22], mips_processor, 1
instance = comp, \reg_file|registers[9][22] , reg_file|registers[9][22], mips_processor, 1
instance = comp, \reg_file|registers[11][22] , reg_file|registers[11][22], mips_processor, 1
instance = comp, \reg_file|Mux9~5 , reg_file|Mux9~5, mips_processor, 1
instance = comp, \reg_file|registers[14][22] , reg_file|registers[14][22], mips_processor, 1
instance = comp, \reg_file|registers[15][22] , reg_file|registers[15][22], mips_processor, 1
instance = comp, \reg_file|registers[12][22] , reg_file|registers[12][22], mips_processor, 1
instance = comp, \reg_file|registers[13][22] , reg_file|registers[13][22], mips_processor, 1
instance = comp, \reg_file|Mux9~7 , reg_file|Mux9~7, mips_processor, 1
instance = comp, \reg_file|registers[3][22] , reg_file|registers[3][22], mips_processor, 1
instance = comp, \reg_file|registers[0][22] , reg_file|registers[0][22], mips_processor, 1
instance = comp, \reg_file|registers[2][22] , reg_file|registers[2][22], mips_processor, 1
instance = comp, \reg_file|registers[1][22]~feeder , reg_file|registers[1][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][22] , reg_file|registers[1][22], mips_processor, 1
instance = comp, \reg_file|Mux9~6 , reg_file|Mux9~6, mips_processor, 1
instance = comp, \reg_file|registers[6][22] , reg_file|registers[6][22], mips_processor, 1
instance = comp, \reg_file|registers[5][22] , reg_file|registers[5][22], mips_processor, 1
instance = comp, \reg_file|registers[7][22] , reg_file|registers[7][22], mips_processor, 1
instance = comp, \reg_file|registers[4][22] , reg_file|registers[4][22], mips_processor, 1
instance = comp, \reg_file|Mux9~8 , reg_file|Mux9~8, mips_processor, 1
instance = comp, \reg_file|Mux9~9 , reg_file|Mux9~9, mips_processor, 1
instance = comp, \reg_file|registers[21][22] , reg_file|registers[21][22], mips_processor, 1
instance = comp, \reg_file|registers[17][22] , reg_file|registers[17][22], mips_processor, 1
instance = comp, \reg_file|registers[29][22] , reg_file|registers[29][22], mips_processor, 1
instance = comp, \reg_file|registers[25][22] , reg_file|registers[25][22], mips_processor, 1
instance = comp, \reg_file|Mux9~1 , reg_file|Mux9~1, mips_processor, 1
instance = comp, \reg_file|registers[16][22] , reg_file|registers[16][22], mips_processor, 1
instance = comp, \reg_file|registers[20][22] , reg_file|registers[20][22], mips_processor, 1
instance = comp, \reg_file|registers[24][22] , reg_file|registers[24][22], mips_processor, 1
instance = comp, \reg_file|registers[28][22] , reg_file|registers[28][22], mips_processor, 1
instance = comp, \reg_file|Mux9~0 , reg_file|Mux9~0, mips_processor, 1
instance = comp, \reg_file|registers[23][22] , reg_file|registers[23][22], mips_processor, 1
instance = comp, \reg_file|registers[31][22] , reg_file|registers[31][22], mips_processor, 1
instance = comp, \reg_file|registers[27][22] , reg_file|registers[27][22], mips_processor, 1
instance = comp, \reg_file|registers[19][22]~feeder , reg_file|registers[19][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][22] , reg_file|registers[19][22], mips_processor, 1
instance = comp, \reg_file|Mux9~3 , reg_file|Mux9~3, mips_processor, 1
instance = comp, \reg_file|registers[30][22]~feeder , reg_file|registers[30][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][22] , reg_file|registers[30][22], mips_processor, 1
instance = comp, \reg_file|registers[26][22] , reg_file|registers[26][22], mips_processor, 1
instance = comp, \reg_file|registers[18][22]~feeder , reg_file|registers[18][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][22] , reg_file|registers[18][22], mips_processor, 1
instance = comp, \reg_file|registers[22][22]~feeder , reg_file|registers[22][22]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][22] , reg_file|registers[22][22], mips_processor, 1
instance = comp, \reg_file|Mux9~2 , reg_file|Mux9~2, mips_processor, 1
instance = comp, \reg_file|Mux9~4 , reg_file|Mux9~4, mips_processor, 1
instance = comp, \reg_file|Mux9~10 , reg_file|Mux9~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[22] , sreaddata1_IDEX[22], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[22] , sreaddata1_EXMEM[22], mips_processor, 1
instance = comp, \spc_IFID[21] , spc_IFID[21], mips_processor, 1
instance = comp, \spc_IDEX[21] , spc_IDEX[21], mips_processor, 1
instance = comp, \spc_EXMEM[21] , spc_EXMEM[21], mips_processor, 1
instance = comp, \pc_mips|pc_output[24]~1 , pc_mips|pc_output[24]~1, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[20] , sjumpaddress_EXMEM[20], mips_processor, 1
instance = comp, \spc_IFID[19] , spc_IFID[19], mips_processor, 1
instance = comp, \spc_IDEX[19] , spc_IDEX[19], mips_processor, 1
instance = comp, \spc_EXMEM[19] , spc_EXMEM[19], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[19] , sjumpaddress_EXMEM[19], mips_processor, 1
instance = comp, \spc_MEMWB[19] , spc_MEMWB[19], mips_processor, 1
instance = comp, \salumainresult_EXMEM[19] , salumainresult_EXMEM[19], mips_processor, 1
instance = comp, \reg_file|registers[4][19] , reg_file|registers[4][19], mips_processor, 1
instance = comp, \reg_file|registers[5][19] , reg_file|registers[5][19], mips_processor, 1
instance = comp, \reg_file|registers[6][19]~feeder , reg_file|registers[6][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[6][19] , reg_file|registers[6][19], mips_processor, 1
instance = comp, \reg_file|registers[7][19]~feeder , reg_file|registers[7][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][19] , reg_file|registers[7][19], mips_processor, 1
instance = comp, \reg_file|Mux44~8 , reg_file|Mux44~8, mips_processor, 1
instance = comp, \reg_file|registers[11][19] , reg_file|registers[11][19], mips_processor, 1
instance = comp, \reg_file|registers[8][19]~feeder , reg_file|registers[8][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][19] , reg_file|registers[8][19], mips_processor, 1
instance = comp, \reg_file|registers[9][19] , reg_file|registers[9][19], mips_processor, 1
instance = comp, \reg_file|Mux44~5 , reg_file|Mux44~5, mips_processor, 1
instance = comp, \reg_file|registers[15][19] , reg_file|registers[15][19], mips_processor, 1
instance = comp, \reg_file|registers[13][19] , reg_file|registers[13][19], mips_processor, 1
instance = comp, \reg_file|registers[12][19]~feeder , reg_file|registers[12][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][19] , reg_file|registers[12][19], mips_processor, 1
instance = comp, \reg_file|registers[14][19]~feeder , reg_file|registers[14][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[14][19] , reg_file|registers[14][19], mips_processor, 1
instance = comp, \reg_file|Mux44~7 , reg_file|Mux44~7, mips_processor, 1
instance = comp, \reg_file|registers[1][19]~feeder , reg_file|registers[1][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][19] , reg_file|registers[1][19], mips_processor, 1
instance = comp, \reg_file|registers[2][19]~feeder , reg_file|registers[2][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[2][19] , reg_file|registers[2][19], mips_processor, 1
instance = comp, \reg_file|registers[3][19] , reg_file|registers[3][19], mips_processor, 1
instance = comp, \reg_file|registers[0][19] , reg_file|registers[0][19], mips_processor, 1
instance = comp, \reg_file|Mux44~6 , reg_file|Mux44~6, mips_processor, 1
instance = comp, \reg_file|Mux44~9 , reg_file|Mux44~9, mips_processor, 1
instance = comp, \reg_file|registers[23][19] , reg_file|registers[23][19], mips_processor, 1
instance = comp, \reg_file|registers[27][19] , reg_file|registers[27][19], mips_processor, 1
instance = comp, \reg_file|registers[31][19] , reg_file|registers[31][19], mips_processor, 1
instance = comp, \reg_file|registers[19][19]~feeder , reg_file|registers[19][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][19] , reg_file|registers[19][19], mips_processor, 1
instance = comp, \reg_file|Mux44~3 , reg_file|Mux44~3, mips_processor, 1
instance = comp, \reg_file|registers[25][19] , reg_file|registers[25][19], mips_processor, 1
instance = comp, \reg_file|registers[21][19] , reg_file|registers[21][19], mips_processor, 1
instance = comp, \reg_file|registers[29][19] , reg_file|registers[29][19], mips_processor, 1
instance = comp, \reg_file|registers[17][19] , reg_file|registers[17][19], mips_processor, 1
instance = comp, \reg_file|Mux44~1 , reg_file|Mux44~1, mips_processor, 1
instance = comp, \reg_file|registers[16][19]~feeder , reg_file|registers[16][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[16][19] , reg_file|registers[16][19], mips_processor, 1
instance = comp, \reg_file|registers[24][19]~feeder , reg_file|registers[24][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][19] , reg_file|registers[24][19], mips_processor, 1
instance = comp, \reg_file|registers[20][19] , reg_file|registers[20][19], mips_processor, 1
instance = comp, \reg_file|registers[28][19] , reg_file|registers[28][19], mips_processor, 1
instance = comp, \reg_file|Mux44~0 , reg_file|Mux44~0, mips_processor, 1
instance = comp, \reg_file|registers[26][19] , reg_file|registers[26][19], mips_processor, 1
instance = comp, \reg_file|registers[18][19] , reg_file|registers[18][19], mips_processor, 1
instance = comp, \reg_file|registers[30][19] , reg_file|registers[30][19], mips_processor, 1
instance = comp, \reg_file|registers[22][19]~feeder , reg_file|registers[22][19]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][19] , reg_file|registers[22][19], mips_processor, 1
instance = comp, \reg_file|Mux44~2 , reg_file|Mux44~2, mips_processor, 1
instance = comp, \reg_file|Mux44~4 , reg_file|Mux44~4, mips_processor, 1
instance = comp, \reg_file|Mux44~10 , reg_file|Mux44~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[19]~feeder , sreaddata2_IDEX[19]~feeder, mips_processor, 1
instance = comp, \sreaddata2_IDEX[19] , sreaddata2_IDEX[19], mips_processor, 1
instance = comp, \forward|Mux44~0 , forward|Mux44~0, mips_processor, 1
instance = comp, \alu_main|Mux25~4 , alu_main|Mux25~4, mips_processor, 1
instance = comp, \reg_file|registers[30][9] , reg_file|registers[30][9], mips_processor, 1
instance = comp, \reg_file|registers[26][9] , reg_file|registers[26][9], mips_processor, 1
instance = comp, \reg_file|registers[18][9] , reg_file|registers[18][9], mips_processor, 1
instance = comp, \reg_file|registers[22][9]~feeder , reg_file|registers[22][9]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][9] , reg_file|registers[22][9], mips_processor, 1
instance = comp, \reg_file|Mux22~2 , reg_file|Mux22~2, mips_processor, 1
instance = comp, \reg_file|registers[16][9] , reg_file|registers[16][9], mips_processor, 1
instance = comp, \reg_file|registers[20][9]~feeder , reg_file|registers[20][9]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[20][9] , reg_file|registers[20][9], mips_processor, 1
instance = comp, \reg_file|registers[24][9]~feeder , reg_file|registers[24][9]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][9] , reg_file|registers[24][9], mips_processor, 1
instance = comp, \reg_file|registers[28][9] , reg_file|registers[28][9], mips_processor, 1
instance = comp, \reg_file|Mux22~0 , reg_file|Mux22~0, mips_processor, 1
instance = comp, \reg_file|registers[27][9] , reg_file|registers[27][9], mips_processor, 1
instance = comp, \reg_file|registers[31][9] , reg_file|registers[31][9], mips_processor, 1
instance = comp, \reg_file|registers[19][9] , reg_file|registers[19][9], mips_processor, 1
instance = comp, \reg_file|registers[23][9] , reg_file|registers[23][9], mips_processor, 1
instance = comp, \reg_file|Mux22~3 , reg_file|Mux22~3, mips_processor, 1
instance = comp, \reg_file|registers[21][9] , reg_file|registers[21][9], mips_processor, 1
instance = comp, \reg_file|registers[17][9] , reg_file|registers[17][9], mips_processor, 1
instance = comp, \reg_file|registers[29][9] , reg_file|registers[29][9], mips_processor, 1
instance = comp, \reg_file|registers[25][9] , reg_file|registers[25][9], mips_processor, 1
instance = comp, \reg_file|Mux22~1 , reg_file|Mux22~1, mips_processor, 1
instance = comp, \reg_file|Mux22~4 , reg_file|Mux22~4, mips_processor, 1
instance = comp, \reg_file|registers[11][9] , reg_file|registers[11][9], mips_processor, 1
instance = comp, \reg_file|registers[9][9] , reg_file|registers[9][9], mips_processor, 1
instance = comp, \reg_file|registers[10][9] , reg_file|registers[10][9], mips_processor, 1
instance = comp, \reg_file|registers[8][9] , reg_file|registers[8][9], mips_processor, 1
instance = comp, \reg_file|Mux22~5 , reg_file|Mux22~5, mips_processor, 1
instance = comp, \reg_file|registers[3][9] , reg_file|registers[3][9], mips_processor, 1
instance = comp, \reg_file|registers[2][9] , reg_file|registers[2][9], mips_processor, 1
instance = comp, \reg_file|registers[1][9]~feeder , reg_file|registers[1][9]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][9] , reg_file|registers[1][9], mips_processor, 1
instance = comp, \reg_file|registers[0][9]~feeder , reg_file|registers[0][9]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][9] , reg_file|registers[0][9], mips_processor, 1
instance = comp, \reg_file|Mux22~6 , reg_file|Mux22~6, mips_processor, 1
instance = comp, \reg_file|registers[6][9] , reg_file|registers[6][9], mips_processor, 1
instance = comp, \reg_file|registers[5][9] , reg_file|registers[5][9], mips_processor, 1
instance = comp, \reg_file|registers[4][9] , reg_file|registers[4][9], mips_processor, 1
instance = comp, \reg_file|Mux22~8 , reg_file|Mux22~8, mips_processor, 1
instance = comp, \reg_file|registers[15][9] , reg_file|registers[15][9], mips_processor, 1
instance = comp, \reg_file|registers[14][9] , reg_file|registers[14][9], mips_processor, 1
instance = comp, \reg_file|registers[12][9]~feeder , reg_file|registers[12][9]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][9] , reg_file|registers[12][9], mips_processor, 1
instance = comp, \reg_file|registers[13][9] , reg_file|registers[13][9], mips_processor, 1
instance = comp, \reg_file|Mux22~7 , reg_file|Mux22~7, mips_processor, 1
instance = comp, \reg_file|Mux22~9 , reg_file|Mux22~9, mips_processor, 1
instance = comp, \reg_file|Mux22~10 , reg_file|Mux22~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[9] , sreaddata1_IDEX[9], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[9] , sreaddata1_EXMEM[9], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[9] , sjumpaddress_IDEX[9], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[9] , sjumpaddress_EXMEM[9], mips_processor, 1
instance = comp, \spc_IFID[8] , spc_IFID[8], mips_processor, 1
instance = comp, \spc_IDEX[8] , spc_IDEX[8], mips_processor, 1
instance = comp, \spc_EXMEM[8] , spc_EXMEM[8], mips_processor, 1
instance = comp, \spc_MEMWB[8] , spc_MEMWB[8], mips_processor, 1
instance = comp, \reg_file|registers[5][8] , reg_file|registers[5][8], mips_processor, 1
instance = comp, \reg_file|registers[4][8] , reg_file|registers[4][8], mips_processor, 1
instance = comp, \reg_file|registers[6][8] , reg_file|registers[6][8], mips_processor, 1
instance = comp, \reg_file|registers[7][8]~feeder , reg_file|registers[7][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][8] , reg_file|registers[7][8], mips_processor, 1
instance = comp, \reg_file|Mux55~8 , reg_file|Mux55~8, mips_processor, 1
instance = comp, \reg_file|registers[9][8]~feeder , reg_file|registers[9][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][8] , reg_file|registers[9][8], mips_processor, 1
instance = comp, \reg_file|registers[11][8] , reg_file|registers[11][8], mips_processor, 1
instance = comp, \reg_file|registers[8][8] , reg_file|registers[8][8], mips_processor, 1
instance = comp, \reg_file|Mux55~5 , reg_file|Mux55~5, mips_processor, 1
instance = comp, \reg_file|registers[3][8] , reg_file|registers[3][8], mips_processor, 1
instance = comp, \reg_file|registers[0][8] , reg_file|registers[0][8], mips_processor, 1
instance = comp, \reg_file|registers[2][8] , reg_file|registers[2][8], mips_processor, 1
instance = comp, \reg_file|registers[1][8] , reg_file|registers[1][8], mips_processor, 1
instance = comp, \reg_file|Mux55~6 , reg_file|Mux55~6, mips_processor, 1
instance = comp, \reg_file|registers[14][8] , reg_file|registers[14][8], mips_processor, 1
instance = comp, \reg_file|registers[12][8]~feeder , reg_file|registers[12][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][8] , reg_file|registers[12][8], mips_processor, 1
instance = comp, \reg_file|registers[15][8] , reg_file|registers[15][8], mips_processor, 1
instance = comp, \reg_file|registers[13][8] , reg_file|registers[13][8], mips_processor, 1
instance = comp, \reg_file|Mux55~7 , reg_file|Mux55~7, mips_processor, 1
instance = comp, \reg_file|Mux55~9 , reg_file|Mux55~9, mips_processor, 1
instance = comp, \reg_file|registers[21][8] , reg_file|registers[21][8], mips_processor, 1
instance = comp, \reg_file|registers[17][8] , reg_file|registers[17][8], mips_processor, 1
instance = comp, \reg_file|registers[29][8]~feeder , reg_file|registers[29][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][8] , reg_file|registers[29][8], mips_processor, 1
instance = comp, \reg_file|registers[25][8] , reg_file|registers[25][8], mips_processor, 1
instance = comp, \reg_file|Mux55~1 , reg_file|Mux55~1, mips_processor, 1
instance = comp, \reg_file|registers[23][8] , reg_file|registers[23][8], mips_processor, 1
instance = comp, \reg_file|registers[31][8] , reg_file|registers[31][8], mips_processor, 1
instance = comp, \reg_file|registers[27][8] , reg_file|registers[27][8], mips_processor, 1
instance = comp, \reg_file|registers[19][8] , reg_file|registers[19][8], mips_processor, 1
instance = comp, \reg_file|Mux55~3 , reg_file|Mux55~3, mips_processor, 1
instance = comp, \reg_file|registers[18][8] , reg_file|registers[18][8], mips_processor, 1
instance = comp, \reg_file|registers[30][8] , reg_file|registers[30][8], mips_processor, 1
instance = comp, \reg_file|registers[26][8] , reg_file|registers[26][8], mips_processor, 1
instance = comp, \reg_file|registers[22][8]~feeder , reg_file|registers[22][8]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][8] , reg_file|registers[22][8], mips_processor, 1
instance = comp, \reg_file|Mux55~2 , reg_file|Mux55~2, mips_processor, 1
instance = comp, \reg_file|registers[16][8] , reg_file|registers[16][8], mips_processor, 1
instance = comp, \reg_file|registers[20][8] , reg_file|registers[20][8], mips_processor, 1
instance = comp, \reg_file|registers[28][8] , reg_file|registers[28][8], mips_processor, 1
instance = comp, \reg_file|registers[24][8] , reg_file|registers[24][8], mips_processor, 1
instance = comp, \reg_file|Mux55~0 , reg_file|Mux55~0, mips_processor, 1
instance = comp, \reg_file|Mux55~4 , reg_file|Mux55~4, mips_processor, 1
instance = comp, \reg_file|Mux55~10 , reg_file|Mux55~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[8]~feeder , sreaddata2_IDEX[8]~feeder, mips_processor, 1
instance = comp, \sreaddata2_IDEX[8] , sreaddata2_IDEX[8], mips_processor, 1
instance = comp, \salumainresult_EXMEM[8] , salumainresult_EXMEM[8], mips_processor, 1
instance = comp, \forward|Mux23~0 , forward|Mux23~0, mips_processor, 1
instance = comp, \forward|Mux55~1 , forward|Mux55~1, mips_processor, 1
instance = comp, \Add0~13 , Add0~13, mips_processor, 1
instance = comp, \Add0~17 , Add0~17, mips_processor, 1
instance = comp, \Add0~21 , Add0~21, mips_processor, 1
instance = comp, \spc_IFID[7] , spc_IFID[7], mips_processor, 1
instance = comp, \spc_IDEX[7] , spc_IDEX[7], mips_processor, 1
instance = comp, \spc_EXMEM[7] , spc_EXMEM[7], mips_processor, 1
instance = comp, \spc_MEMWB[7] , spc_MEMWB[7], mips_processor, 1
instance = comp, \reg_file|registers[19][7]~feeder , reg_file|registers[19][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][7] , reg_file|registers[19][7], mips_processor, 1
instance = comp, \reg_file|registers[31][7] , reg_file|registers[31][7], mips_processor, 1
instance = comp, \reg_file|registers[27][7] , reg_file|registers[27][7], mips_processor, 1
instance = comp, \reg_file|registers[23][7] , reg_file|registers[23][7], mips_processor, 1
instance = comp, \reg_file|Mux24~3 , reg_file|Mux24~3, mips_processor, 1
instance = comp, \reg_file|registers[18][7] , reg_file|registers[18][7], mips_processor, 1
instance = comp, \reg_file|registers[30][7] , reg_file|registers[30][7], mips_processor, 1
instance = comp, \reg_file|registers[26][7] , reg_file|registers[26][7], mips_processor, 1
instance = comp, \reg_file|registers[22][7]~feeder , reg_file|registers[22][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][7] , reg_file|registers[22][7], mips_processor, 1
instance = comp, \reg_file|Mux24~2 , reg_file|Mux24~2, mips_processor, 1
instance = comp, \reg_file|registers[20][7]~feeder , reg_file|registers[20][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[20][7] , reg_file|registers[20][7], mips_processor, 1
instance = comp, \reg_file|registers[16][7] , reg_file|registers[16][7], mips_processor, 1
instance = comp, \reg_file|registers[28][7] , reg_file|registers[28][7], mips_processor, 1
instance = comp, \reg_file|registers[24][7] , reg_file|registers[24][7], mips_processor, 1
instance = comp, \reg_file|Mux24~0 , reg_file|Mux24~0, mips_processor, 1
instance = comp, \reg_file|registers[17][7] , reg_file|registers[17][7], mips_processor, 1
instance = comp, \reg_file|registers[21][7] , reg_file|registers[21][7], mips_processor, 1
instance = comp, \reg_file|registers[25][7]~feeder , reg_file|registers[25][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][7] , reg_file|registers[25][7], mips_processor, 1
instance = comp, \reg_file|registers[29][7]~feeder , reg_file|registers[29][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][7] , reg_file|registers[29][7], mips_processor, 1
instance = comp, \reg_file|Mux24~1 , reg_file|Mux24~1, mips_processor, 1
instance = comp, \reg_file|Mux24~4 , reg_file|Mux24~4, mips_processor, 1
instance = comp, \reg_file|registers[3][7] , reg_file|registers[3][7], mips_processor, 1
instance = comp, \reg_file|registers[1][7] , reg_file|registers[1][7], mips_processor, 1
instance = comp, \reg_file|registers[0][7] , reg_file|registers[0][7], mips_processor, 1
instance = comp, \reg_file|Mux24~6 , reg_file|Mux24~6, mips_processor, 1
instance = comp, \reg_file|registers[12][7]~feeder , reg_file|registers[12][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][7] , reg_file|registers[12][7], mips_processor, 1
instance = comp, \reg_file|registers[13][7]~feeder , reg_file|registers[13][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][7] , reg_file|registers[13][7], mips_processor, 1
instance = comp, \reg_file|registers[14][7] , reg_file|registers[14][7], mips_processor, 1
instance = comp, \reg_file|registers[15][7] , reg_file|registers[15][7], mips_processor, 1
instance = comp, \reg_file|Mux24~7 , reg_file|Mux24~7, mips_processor, 1
instance = comp, \reg_file|registers[6][7] , reg_file|registers[6][7], mips_processor, 1
instance = comp, \reg_file|registers[4][7] , reg_file|registers[4][7], mips_processor, 1
instance = comp, \reg_file|registers[5][7] , reg_file|registers[5][7], mips_processor, 1
instance = comp, \reg_file|registers[7][7] , reg_file|registers[7][7], mips_processor, 1
instance = comp, \reg_file|Mux24~8 , reg_file|Mux24~8, mips_processor, 1
instance = comp, \reg_file|registers[11][7] , reg_file|registers[11][7], mips_processor, 1
instance = comp, \reg_file|registers[10][7] , reg_file|registers[10][7], mips_processor, 1
instance = comp, \reg_file|registers[9][7]~feeder , reg_file|registers[9][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][7] , reg_file|registers[9][7], mips_processor, 1
instance = comp, \reg_file|registers[8][7]~feeder , reg_file|registers[8][7]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][7] , reg_file|registers[8][7], mips_processor, 1
instance = comp, \reg_file|Mux24~5 , reg_file|Mux24~5, mips_processor, 1
instance = comp, \reg_file|Mux24~9 , reg_file|Mux24~9, mips_processor, 1
instance = comp, \reg_file|Mux24~10 , reg_file|Mux24~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[7] , sreaddata1_IDEX[7], mips_processor, 1
instance = comp, \salumainresult_EXMEM[7] , salumainresult_EXMEM[7], mips_processor, 1
instance = comp, \forward|Mux24~0 , forward|Mux24~0, mips_processor, 1
instance = comp, \forward|Mux56~0 , forward|Mux56~0, mips_processor, 1
instance = comp, \alu_main|Result~3 , alu_main|Result~3, mips_processor, 1
instance = comp, \reg_file|registers[17][29] , reg_file|registers[17][29], mips_processor, 1
instance = comp, \reg_file|registers[21][29] , reg_file|registers[21][29], mips_processor, 1
instance = comp, \reg_file|registers[29][29] , reg_file|registers[29][29], mips_processor, 1
instance = comp, \reg_file|Mux2~1 , reg_file|Mux2~1, mips_processor, 1
instance = comp, \reg_file|registers[22][29]~feeder , reg_file|registers[22][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][29] , reg_file|registers[22][29], mips_processor, 1
instance = comp, \reg_file|registers[26][29] , reg_file|registers[26][29], mips_processor, 1
instance = comp, \reg_file|registers[30][29]~feeder , reg_file|registers[30][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][29] , reg_file|registers[30][29], mips_processor, 1
instance = comp, \reg_file|registers[18][29]~feeder , reg_file|registers[18][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][29] , reg_file|registers[18][29], mips_processor, 1
instance = comp, \reg_file|Mux2~2 , reg_file|Mux2~2, mips_processor, 1
instance = comp, \reg_file|registers[31][29] , reg_file|registers[31][29], mips_processor, 1
instance = comp, \reg_file|registers[19][29]~feeder , reg_file|registers[19][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][29] , reg_file|registers[19][29], mips_processor, 1
instance = comp, \reg_file|registers[23][29]~feeder , reg_file|registers[23][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][29] , reg_file|registers[23][29], mips_processor, 1
instance = comp, \reg_file|registers[27][29] , reg_file|registers[27][29], mips_processor, 1
instance = comp, \reg_file|Mux2~3 , reg_file|Mux2~3, mips_processor, 1
instance = comp, \reg_file|registers[16][29]~feeder , reg_file|registers[16][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[16][29] , reg_file|registers[16][29], mips_processor, 1
instance = comp, \reg_file|registers[24][29] , reg_file|registers[24][29], mips_processor, 1
instance = comp, \reg_file|registers[28][29]~feeder , reg_file|registers[28][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][29] , reg_file|registers[28][29], mips_processor, 1
instance = comp, \reg_file|registers[20][29]~feeder , reg_file|registers[20][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[20][29] , reg_file|registers[20][29], mips_processor, 1
instance = comp, \reg_file|Mux2~0 , reg_file|Mux2~0, mips_processor, 1
instance = comp, \reg_file|Mux2~4 , reg_file|Mux2~4, mips_processor, 1
instance = comp, \reg_file|registers[8][29]~feeder , reg_file|registers[8][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][29] , reg_file|registers[8][29], mips_processor, 1
instance = comp, \reg_file|registers[10][29] , reg_file|registers[10][29], mips_processor, 1
instance = comp, \reg_file|registers[11][29]~feeder , reg_file|registers[11][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][29] , reg_file|registers[11][29], mips_processor, 1
instance = comp, \reg_file|registers[9][29]~feeder , reg_file|registers[9][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][29] , reg_file|registers[9][29], mips_processor, 1
instance = comp, \reg_file|Mux2~5 , reg_file|Mux2~5, mips_processor, 1
instance = comp, \reg_file|registers[12][29] , reg_file|registers[12][29], mips_processor, 1
instance = comp, \reg_file|registers[14][29] , reg_file|registers[14][29], mips_processor, 1
instance = comp, \reg_file|registers[13][29] , reg_file|registers[13][29], mips_processor, 1
instance = comp, \reg_file|registers[15][29] , reg_file|registers[15][29], mips_processor, 1
instance = comp, \reg_file|Mux2~7 , reg_file|Mux2~7, mips_processor, 1
instance = comp, \reg_file|registers[3][29] , reg_file|registers[3][29], mips_processor, 1
instance = comp, \reg_file|registers[2][29] , reg_file|registers[2][29], mips_processor, 1
instance = comp, \reg_file|registers[1][29] , reg_file|registers[1][29], mips_processor, 1
instance = comp, \reg_file|registers[0][29]~feeder , reg_file|registers[0][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][29] , reg_file|registers[0][29], mips_processor, 1
instance = comp, \reg_file|Mux2~6 , reg_file|Mux2~6, mips_processor, 1
instance = comp, \reg_file|registers[5][29] , reg_file|registers[5][29], mips_processor, 1
instance = comp, \reg_file|registers[6][29] , reg_file|registers[6][29], mips_processor, 1
instance = comp, \reg_file|registers[7][29]~feeder , reg_file|registers[7][29]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][29] , reg_file|registers[7][29], mips_processor, 1
instance = comp, \reg_file|registers[4][29] , reg_file|registers[4][29], mips_processor, 1
instance = comp, \reg_file|Mux2~8 , reg_file|Mux2~8, mips_processor, 1
instance = comp, \reg_file|Mux2~9 , reg_file|Mux2~9, mips_processor, 1
instance = comp, \reg_file|Mux2~10 , reg_file|Mux2~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[29] , sreaddata1_IDEX[29], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[29] , sreaddata1_EXMEM[29], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[28]~feeder , sjumpaddress_IDEX[28]~feeder, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[28] , sjumpaddress_IDEX[28], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[28]~feeder , sjumpaddress_EXMEM[28]~feeder, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[28] , sjumpaddress_EXMEM[28], mips_processor, 1
instance = comp, \spc_EXMEM[28]~feeder , spc_EXMEM[28]~feeder, mips_processor, 1
instance = comp, \spc_EXMEM[28] , spc_EXMEM[28], mips_processor, 1
instance = comp, \spc_MEMWB[28] , spc_MEMWB[28], mips_processor, 1
instance = comp, \reg_file|registers[22][28]~feeder , reg_file|registers[22][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][28] , reg_file|registers[22][28], mips_processor, 1
instance = comp, \reg_file|registers[18][28] , reg_file|registers[18][28], mips_processor, 1
instance = comp, \reg_file|registers[26][28] , reg_file|registers[26][28], mips_processor, 1
instance = comp, \reg_file|Mux35~2 , reg_file|Mux35~2, mips_processor, 1
instance = comp, \reg_file|registers[21][28] , reg_file|registers[21][28], mips_processor, 1
instance = comp, \reg_file|registers[25][28]~feeder , reg_file|registers[25][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][28] , reg_file|registers[25][28], mips_processor, 1
instance = comp, \reg_file|registers[17][28] , reg_file|registers[17][28], mips_processor, 1
instance = comp, \reg_file|registers[29][28]~feeder , reg_file|registers[29][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][28] , reg_file|registers[29][28], mips_processor, 1
instance = comp, \reg_file|Mux35~1 , reg_file|Mux35~1, mips_processor, 1
instance = comp, \reg_file|registers[31][28]~feeder , reg_file|registers[31][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[31][28] , reg_file|registers[31][28], mips_processor, 1
instance = comp, \reg_file|registers[23][28]~feeder , reg_file|registers[23][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][28] , reg_file|registers[23][28], mips_processor, 1
instance = comp, \reg_file|registers[27][28]~feeder , reg_file|registers[27][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[27][28] , reg_file|registers[27][28], mips_processor, 1
instance = comp, \reg_file|registers[19][28]~feeder , reg_file|registers[19][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][28] , reg_file|registers[19][28], mips_processor, 1
instance = comp, \reg_file|Mux35~3 , reg_file|Mux35~3, mips_processor, 1
instance = comp, \reg_file|registers[20][28] , reg_file|registers[20][28], mips_processor, 1
instance = comp, \reg_file|registers[16][28] , reg_file|registers[16][28], mips_processor, 1
instance = comp, \reg_file|registers[24][28] , reg_file|registers[24][28], mips_processor, 1
instance = comp, \reg_file|registers[28][28]~feeder , reg_file|registers[28][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][28] , reg_file|registers[28][28], mips_processor, 1
instance = comp, \reg_file|Mux35~0 , reg_file|Mux35~0, mips_processor, 1
instance = comp, \reg_file|Mux35~4 , reg_file|Mux35~4, mips_processor, 1
instance = comp, \reg_file|registers[3][28]~feeder , reg_file|registers[3][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][28] , reg_file|registers[3][28], mips_processor, 1
instance = comp, \reg_file|registers[2][28]~feeder , reg_file|registers[2][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[2][28] , reg_file|registers[2][28], mips_processor, 1
instance = comp, \reg_file|registers[1][28] , reg_file|registers[1][28], mips_processor, 1
instance = comp, \reg_file|registers[0][28]~feeder , reg_file|registers[0][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][28] , reg_file|registers[0][28], mips_processor, 1
instance = comp, \reg_file|Mux35~6 , reg_file|Mux35~6, mips_processor, 1
instance = comp, \reg_file|registers[14][28]~feeder , reg_file|registers[14][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[14][28] , reg_file|registers[14][28], mips_processor, 1
instance = comp, \reg_file|registers[15][28] , reg_file|registers[15][28], mips_processor, 1
instance = comp, \reg_file|registers[12][28] , reg_file|registers[12][28], mips_processor, 1
instance = comp, \reg_file|registers[13][28]~feeder , reg_file|registers[13][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][28] , reg_file|registers[13][28], mips_processor, 1
instance = comp, \reg_file|Mux35~7 , reg_file|Mux35~7, mips_processor, 1
instance = comp, \reg_file|registers[5][28] , reg_file|registers[5][28], mips_processor, 1
instance = comp, \reg_file|registers[4][28]~feeder , reg_file|registers[4][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][28] , reg_file|registers[4][28], mips_processor, 1
instance = comp, \reg_file|registers[6][28] , reg_file|registers[6][28], mips_processor, 1
instance = comp, \reg_file|registers[7][28] , reg_file|registers[7][28], mips_processor, 1
instance = comp, \reg_file|Mux35~8 , reg_file|Mux35~8, mips_processor, 1
instance = comp, \reg_file|registers[11][28]~feeder , reg_file|registers[11][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][28] , reg_file|registers[11][28], mips_processor, 1
instance = comp, \reg_file|registers[9][28]~feeder , reg_file|registers[9][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][28] , reg_file|registers[9][28], mips_processor, 1
instance = comp, \reg_file|registers[8][28]~feeder , reg_file|registers[8][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][28] , reg_file|registers[8][28], mips_processor, 1
instance = comp, \reg_file|registers[10][28]~feeder , reg_file|registers[10][28]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[10][28] , reg_file|registers[10][28], mips_processor, 1
instance = comp, \reg_file|Mux35~5 , reg_file|Mux35~5, mips_processor, 1
instance = comp, \reg_file|Mux35~9 , reg_file|Mux35~9, mips_processor, 1
instance = comp, \reg_file|Mux35~10 , reg_file|Mux35~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[28] , sreaddata2_IDEX[28], mips_processor, 1
instance = comp, \salumainresult_EXMEM[28] , salumainresult_EXMEM[28], mips_processor, 1
instance = comp, \forward|Mux3~0 , forward|Mux3~0, mips_processor, 1
instance = comp, \forward|Mux35~1 , forward|Mux35~1, mips_processor, 1
instance = comp, \reg_file|registers[6][27] , reg_file|registers[6][27], mips_processor, 1
instance = comp, \reg_file|registers[5][27] , reg_file|registers[5][27], mips_processor, 1
instance = comp, \reg_file|registers[7][27] , reg_file|registers[7][27], mips_processor, 1
instance = comp, \reg_file|Mux4~8 , reg_file|Mux4~8, mips_processor, 1
instance = comp, \reg_file|registers[14][27] , reg_file|registers[14][27], mips_processor, 1
instance = comp, \reg_file|registers[15][27] , reg_file|registers[15][27], mips_processor, 1
instance = comp, \reg_file|registers[13][27]~feeder , reg_file|registers[13][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][27] , reg_file|registers[13][27], mips_processor, 1
instance = comp, \reg_file|registers[12][27] , reg_file|registers[12][27], mips_processor, 1
instance = comp, \reg_file|Mux4~7 , reg_file|Mux4~7, mips_processor, 1
instance = comp, \reg_file|registers[2][27]~feeder , reg_file|registers[2][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[2][27] , reg_file|registers[2][27], mips_processor, 1
instance = comp, \reg_file|registers[1][27] , reg_file|registers[1][27], mips_processor, 1
instance = comp, \reg_file|registers[0][27]~feeder , reg_file|registers[0][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][27] , reg_file|registers[0][27], mips_processor, 1
instance = comp, \reg_file|registers[3][27] , reg_file|registers[3][27], mips_processor, 1
instance = comp, \reg_file|Mux4~6 , reg_file|Mux4~6, mips_processor, 1
instance = comp, \reg_file|registers[11][27] , reg_file|registers[11][27], mips_processor, 1
instance = comp, \reg_file|registers[8][27] , reg_file|registers[8][27], mips_processor, 1
instance = comp, \reg_file|registers[10][27] , reg_file|registers[10][27], mips_processor, 1
instance = comp, \reg_file|registers[9][27] , reg_file|registers[9][27], mips_processor, 1
instance = comp, \reg_file|Mux4~5 , reg_file|Mux4~5, mips_processor, 1
instance = comp, \reg_file|Mux4~9 , reg_file|Mux4~9, mips_processor, 1
instance = comp, \reg_file|registers[31][27] , reg_file|registers[31][27], mips_processor, 1
instance = comp, \reg_file|registers[19][27] , reg_file|registers[19][27], mips_processor, 1
instance = comp, \reg_file|registers[27][27] , reg_file|registers[27][27], mips_processor, 1
instance = comp, \reg_file|registers[23][27]~feeder , reg_file|registers[23][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][27] , reg_file|registers[23][27], mips_processor, 1
instance = comp, \reg_file|Mux4~3 , reg_file|Mux4~3, mips_processor, 1
instance = comp, \reg_file|registers[26][27]~feeder , reg_file|registers[26][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][27] , reg_file|registers[26][27], mips_processor, 1
instance = comp, \reg_file|registers[30][27] , reg_file|registers[30][27], mips_processor, 1
instance = comp, \reg_file|registers[18][27] , reg_file|registers[18][27], mips_processor, 1
instance = comp, \reg_file|registers[22][27]~feeder , reg_file|registers[22][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][27] , reg_file|registers[22][27], mips_processor, 1
instance = comp, \reg_file|Mux4~2 , reg_file|Mux4~2, mips_processor, 1
instance = comp, \reg_file|registers[16][27]~feeder , reg_file|registers[16][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[16][27] , reg_file|registers[16][27], mips_processor, 1
instance = comp, \reg_file|registers[20][27] , reg_file|registers[20][27], mips_processor, 1
instance = comp, \reg_file|registers[24][27] , reg_file|registers[24][27], mips_processor, 1
instance = comp, \reg_file|registers[28][27] , reg_file|registers[28][27], mips_processor, 1
instance = comp, \reg_file|Mux4~0 , reg_file|Mux4~0, mips_processor, 1
instance = comp, \reg_file|registers[21][27]~feeder , reg_file|registers[21][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[21][27] , reg_file|registers[21][27], mips_processor, 1
instance = comp, \reg_file|registers[17][27]~feeder , reg_file|registers[17][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[17][27] , reg_file|registers[17][27], mips_processor, 1
instance = comp, \reg_file|registers[25][27]~feeder , reg_file|registers[25][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][27] , reg_file|registers[25][27], mips_processor, 1
instance = comp, \reg_file|registers[29][27] , reg_file|registers[29][27], mips_processor, 1
instance = comp, \reg_file|Mux4~1 , reg_file|Mux4~1, mips_processor, 1
instance = comp, \reg_file|Mux4~4 , reg_file|Mux4~4, mips_processor, 1
instance = comp, \reg_file|Mux4~10 , reg_file|Mux4~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[27] , sreaddata1_IDEX[27], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[27] , sreaddata1_EXMEM[27], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[27] , sjumpaddress_EXMEM[27], mips_processor, 1
instance = comp, \spc_IFID[26] , spc_IFID[26], mips_processor, 1
instance = comp, \spc_IDEX[26] , spc_IDEX[26], mips_processor, 1
instance = comp, \spc_EXMEM[26] , spc_EXMEM[26], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[26] , sjumpaddress_EXMEM[26], mips_processor, 1
instance = comp, \spc_MEMWB[26] , spc_MEMWB[26], mips_processor, 1
instance = comp, \alu_main|Mux31~0 , alu_main|Mux31~0, mips_processor, 1
instance = comp, \spc_IFID[6] , spc_IFID[6], mips_processor, 1
instance = comp, \spc_IDEX[6] , spc_IDEX[6], mips_processor, 1
instance = comp, \spc_EXMEM[6] , spc_EXMEM[6], mips_processor, 1
instance = comp, \spc_MEMWB[6] , spc_MEMWB[6], mips_processor, 1
instance = comp, \mux_jal|output[6]~6 , mux_jal|output[6]~6, mips_processor, 1
instance = comp, \reg_file|registers[5][6] , reg_file|registers[5][6], mips_processor, 1
instance = comp, \reg_file|registers[7][6] , reg_file|registers[7][6], mips_processor, 1
instance = comp, \reg_file|registers[6][6] , reg_file|registers[6][6], mips_processor, 1
instance = comp, \reg_file|registers[4][6] , reg_file|registers[4][6], mips_processor, 1
instance = comp, \reg_file|Mux57~8 , reg_file|Mux57~8, mips_processor, 1
instance = comp, \reg_file|registers[14][6] , reg_file|registers[14][6], mips_processor, 1
instance = comp, \reg_file|registers[15][6] , reg_file|registers[15][6], mips_processor, 1
instance = comp, \reg_file|registers[13][6] , reg_file|registers[13][6], mips_processor, 1
instance = comp, \reg_file|registers[12][6] , reg_file|registers[12][6], mips_processor, 1
instance = comp, \reg_file|Mux57~7 , reg_file|Mux57~7, mips_processor, 1
instance = comp, \reg_file|registers[11][6] , reg_file|registers[11][6], mips_processor, 1
instance = comp, \reg_file|registers[10][6] , reg_file|registers[10][6], mips_processor, 1
instance = comp, \reg_file|registers[8][6]~feeder , reg_file|registers[8][6]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][6] , reg_file|registers[8][6], mips_processor, 1
instance = comp, \reg_file|registers[9][6] , reg_file|registers[9][6], mips_processor, 1
instance = comp, \reg_file|Mux57~5 , reg_file|Mux57~5, mips_processor, 1
instance = comp, \reg_file|registers[3][6] , reg_file|registers[3][6], mips_processor, 1
instance = comp, \reg_file|registers[1][6] , reg_file|registers[1][6], mips_processor, 1
instance = comp, \reg_file|registers[2][6] , reg_file|registers[2][6], mips_processor, 1
instance = comp, \reg_file|registers[0][6]~feeder , reg_file|registers[0][6]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][6] , reg_file|registers[0][6], mips_processor, 1
instance = comp, \reg_file|Mux57~6 , reg_file|Mux57~6, mips_processor, 1
instance = comp, \reg_file|Mux57~9 , reg_file|Mux57~9, mips_processor, 1
instance = comp, \reg_file|registers[26][6] , reg_file|registers[26][6], mips_processor, 1
instance = comp, \reg_file|registers[22][6]~feeder , reg_file|registers[22][6]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][6] , reg_file|registers[22][6], mips_processor, 1
instance = comp, \reg_file|registers[30][6] , reg_file|registers[30][6], mips_processor, 1
instance = comp, \reg_file|registers[18][6] , reg_file|registers[18][6], mips_processor, 1
instance = comp, \reg_file|Mux57~2 , reg_file|Mux57~2, mips_processor, 1
instance = comp, \reg_file|registers[21][6] , reg_file|registers[21][6], mips_processor, 1
instance = comp, \reg_file|registers[17][6] , reg_file|registers[17][6], mips_processor, 1
instance = comp, \reg_file|registers[29][6]~feeder , reg_file|registers[29][6]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][6] , reg_file|registers[29][6], mips_processor, 1
instance = comp, \reg_file|registers[25][6]~feeder , reg_file|registers[25][6]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][6] , reg_file|registers[25][6], mips_processor, 1
instance = comp, \reg_file|Mux57~1 , reg_file|Mux57~1, mips_processor, 1
instance = comp, \reg_file|registers[19][6] , reg_file|registers[19][6], mips_processor, 1
instance = comp, \reg_file|registers[23][6] , reg_file|registers[23][6], mips_processor, 1
instance = comp, \reg_file|registers[31][6] , reg_file|registers[31][6], mips_processor, 1
instance = comp, \reg_file|registers[27][6] , reg_file|registers[27][6], mips_processor, 1
instance = comp, \reg_file|Mux57~3 , reg_file|Mux57~3, mips_processor, 1
instance = comp, \reg_file|registers[16][6] , reg_file|registers[16][6], mips_processor, 1
instance = comp, \reg_file|registers[24][6]~feeder , reg_file|registers[24][6]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][6] , reg_file|registers[24][6], mips_processor, 1
instance = comp, \reg_file|registers[20][6] , reg_file|registers[20][6], mips_processor, 1
instance = comp, \reg_file|registers[28][6]~feeder , reg_file|registers[28][6]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][6] , reg_file|registers[28][6], mips_processor, 1
instance = comp, \reg_file|Mux57~0 , reg_file|Mux57~0, mips_processor, 1
instance = comp, \reg_file|Mux57~4 , reg_file|Mux57~4, mips_processor, 1
instance = comp, \reg_file|Mux57~10 , reg_file|Mux57~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[6] , sreaddata2_IDEX[6], mips_processor, 1
instance = comp, \salumainresult_EXMEM[6] , salumainresult_EXMEM[6], mips_processor, 1
instance = comp, \forward|Mux57~1 , forward|Mux57~1, mips_processor, 1
instance = comp, \forward|Mux25~0 , forward|Mux25~0, mips_processor, 1
instance = comp, \spc_IFID[5]~feeder , spc_IFID[5]~feeder, mips_processor, 1
instance = comp, \spc_IFID[5] , spc_IFID[5], mips_processor, 1
instance = comp, \spc_IDEX[5] , spc_IDEX[5], mips_processor, 1
instance = comp, \spc_EXMEM[5] , spc_EXMEM[5], mips_processor, 1
instance = comp, \spc_MEMWB[5] , spc_MEMWB[5], mips_processor, 1
instance = comp, \salumainresult_EXMEM[5] , salumainresult_EXMEM[5], mips_processor, 1
instance = comp, \forward|Mux58~1 , forward|Mux58~1, mips_processor, 1
instance = comp, \forward|Mux26~0 , forward|Mux26~0, mips_processor, 1
instance = comp, \alu_main|Add0~17 , alu_main|Add0~17, mips_processor, 1
instance = comp, \alu_main|Add0~21 , alu_main|Add0~21, mips_processor, 1
instance = comp, \forward|Mux58~0 , forward|Mux58~0, mips_processor, 1
instance = comp, \alu_main|Result~1 , alu_main|Result~1, mips_processor, 1
instance = comp, \alu_main|Mux5~12 , alu_main|Mux5~12, mips_processor, 1
instance = comp, \alu_main|Mux5~5 , alu_main|Mux5~5, mips_processor, 1
instance = comp, \alu_main|Mux3~2 , alu_main|Mux3~2, mips_processor, 1
instance = comp, \forward|Mux59~0 , forward|Mux59~0, mips_processor, 1
instance = comp, \forward|Mux61~0 , forward|Mux61~0, mips_processor, 1
instance = comp, \alu_main|Mux31~16 , alu_main|Mux31~16, mips_processor, 1
instance = comp, \salumainresult_EXMEM[26] , salumainresult_EXMEM[26], mips_processor, 1
instance = comp, \forward|Mux5~0 , forward|Mux5~0, mips_processor, 1
instance = comp, \forward|Mux36~0 , forward|Mux36~0, mips_processor, 1
instance = comp, \alu_main|Mux25~0 , alu_main|Mux25~0, mips_processor, 1
instance = comp, \spc_MEMWB[21] , spc_MEMWB[21], mips_processor, 1
instance = comp, \mux_jal|output[21]~21 , mux_jal|output[21]~21, mips_processor, 1
instance = comp, \reg_file|registers[15][21] , reg_file|registers[15][21], mips_processor, 1
instance = comp, \reg_file|registers[12][21]~feeder , reg_file|registers[12][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][21] , reg_file|registers[12][21], mips_processor, 1
instance = comp, \reg_file|registers[14][21] , reg_file|registers[14][21], mips_processor, 1
instance = comp, \reg_file|registers[13][21] , reg_file|registers[13][21], mips_processor, 1
instance = comp, \reg_file|Mux10~7 , reg_file|Mux10~7, mips_processor, 1
instance = comp, \reg_file|registers[3][21] , reg_file|registers[3][21], mips_processor, 1
instance = comp, \reg_file|registers[1][21] , reg_file|registers[1][21], mips_processor, 1
instance = comp, \reg_file|registers[2][21] , reg_file|registers[2][21], mips_processor, 1
instance = comp, \reg_file|registers[0][21] , reg_file|registers[0][21], mips_processor, 1
instance = comp, \reg_file|Mux10~6 , reg_file|Mux10~6, mips_processor, 1
instance = comp, \reg_file|registers[11][21]~feeder , reg_file|registers[11][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][21] , reg_file|registers[11][21], mips_processor, 1
instance = comp, \reg_file|registers[10][21] , reg_file|registers[10][21], mips_processor, 1
instance = comp, \reg_file|registers[9][21] , reg_file|registers[9][21], mips_processor, 1
instance = comp, \reg_file|registers[8][21] , reg_file|registers[8][21], mips_processor, 1
instance = comp, \reg_file|Mux10~5 , reg_file|Mux10~5, mips_processor, 1
instance = comp, \reg_file|registers[6][21] , reg_file|registers[6][21], mips_processor, 1
instance = comp, \reg_file|registers[5][21] , reg_file|registers[5][21], mips_processor, 1
instance = comp, \reg_file|registers[4][21] , reg_file|registers[4][21], mips_processor, 1
instance = comp, \reg_file|registers[7][21] , reg_file|registers[7][21], mips_processor, 1
instance = comp, \reg_file|Mux10~8 , reg_file|Mux10~8, mips_processor, 1
instance = comp, \reg_file|Mux10~9 , reg_file|Mux10~9, mips_processor, 1
instance = comp, \reg_file|registers[31][21]~feeder , reg_file|registers[31][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[31][21] , reg_file|registers[31][21], mips_processor, 1
instance = comp, \reg_file|registers[27][21] , reg_file|registers[27][21], mips_processor, 1
instance = comp, \reg_file|registers[23][21]~feeder , reg_file|registers[23][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][21] , reg_file|registers[23][21], mips_processor, 1
instance = comp, \reg_file|registers[19][21] , reg_file|registers[19][21], mips_processor, 1
instance = comp, \reg_file|Mux10~3 , reg_file|Mux10~3, mips_processor, 1
instance = comp, \reg_file|registers[20][21] , reg_file|registers[20][21], mips_processor, 1
instance = comp, \reg_file|registers[24][21]~feeder , reg_file|registers[24][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][21] , reg_file|registers[24][21], mips_processor, 1
instance = comp, \reg_file|registers[16][21] , reg_file|registers[16][21], mips_processor, 1
instance = comp, \reg_file|registers[28][21]~feeder , reg_file|registers[28][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][21] , reg_file|registers[28][21], mips_processor, 1
instance = comp, \reg_file|Mux10~0 , reg_file|Mux10~0, mips_processor, 1
instance = comp, \reg_file|registers[21][21] , reg_file|registers[21][21], mips_processor, 1
instance = comp, \reg_file|registers[17][21]~feeder , reg_file|registers[17][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[17][21] , reg_file|registers[17][21], mips_processor, 1
instance = comp, \reg_file|registers[29][21]~feeder , reg_file|registers[29][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][21] , reg_file|registers[29][21], mips_processor, 1
instance = comp, \reg_file|registers[25][21]~feeder , reg_file|registers[25][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][21] , reg_file|registers[25][21], mips_processor, 1
instance = comp, \reg_file|Mux10~1 , reg_file|Mux10~1, mips_processor, 1
instance = comp, \reg_file|registers[26][21]~feeder , reg_file|registers[26][21]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][21] , reg_file|registers[26][21], mips_processor, 1
instance = comp, \reg_file|registers[30][21] , reg_file|registers[30][21], mips_processor, 1
instance = comp, \reg_file|registers[22][21] , reg_file|registers[22][21], mips_processor, 1
instance = comp, \reg_file|registers[18][21] , reg_file|registers[18][21], mips_processor, 1
instance = comp, \reg_file|Mux10~2 , reg_file|Mux10~2, mips_processor, 1
instance = comp, \reg_file|Mux10~4 , reg_file|Mux10~4, mips_processor, 1
instance = comp, \reg_file|Mux10~10 , reg_file|Mux10~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[21]~feeder , sreaddata1_IDEX[21]~feeder, mips_processor, 1
instance = comp, \sreaddata1_IDEX[21] , sreaddata1_IDEX[21], mips_processor, 1
instance = comp, \forward|Mux10~0 , forward|Mux10~0, mips_processor, 1
instance = comp, \reg_file|Mux42~0 , reg_file|Mux42~0, mips_processor, 1
instance = comp, \reg_file|Mux42~3 , reg_file|Mux42~3, mips_processor, 1
instance = comp, \reg_file|Mux42~1 , reg_file|Mux42~1, mips_processor, 1
instance = comp, \reg_file|Mux42~2 , reg_file|Mux42~2, mips_processor, 1
instance = comp, \reg_file|Mux42~4 , reg_file|Mux42~4, mips_processor, 1
instance = comp, \reg_file|Mux42~8 , reg_file|Mux42~8, mips_processor, 1
instance = comp, \reg_file|Mux42~6 , reg_file|Mux42~6, mips_processor, 1
instance = comp, \reg_file|Mux42~5 , reg_file|Mux42~5, mips_processor, 1
instance = comp, \reg_file|Mux42~7 , reg_file|Mux42~7, mips_processor, 1
instance = comp, \reg_file|Mux42~9 , reg_file|Mux42~9, mips_processor, 1
instance = comp, \reg_file|Mux42~10 , reg_file|Mux42~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[21] , sreaddata2_IDEX[21], mips_processor, 1
instance = comp, \forward|Mux42~1 , forward|Mux42~1, mips_processor, 1
instance = comp, \spc_IFID[20] , spc_IFID[20], mips_processor, 1
instance = comp, \spc_IDEX[20] , spc_IDEX[20], mips_processor, 1
instance = comp, \spc_EXMEM[20]~feeder , spc_EXMEM[20]~feeder, mips_processor, 1
instance = comp, \spc_EXMEM[20] , spc_EXMEM[20], mips_processor, 1
instance = comp, \spc_MEMWB[20] , spc_MEMWB[20], mips_processor, 1
instance = comp, \salumainresult_EXMEM[20] , salumainresult_EXMEM[20], mips_processor, 1
instance = comp, \forward|Mux43~0 , forward|Mux43~0, mips_processor, 1
instance = comp, \reg_file|registers[10][20] , reg_file|registers[10][20], mips_processor, 1
instance = comp, \reg_file|registers[8][20] , reg_file|registers[8][20], mips_processor, 1
instance = comp, \reg_file|registers[11][20] , reg_file|registers[11][20], mips_processor, 1
instance = comp, \reg_file|registers[9][20]~feeder , reg_file|registers[9][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][20] , reg_file|registers[9][20], mips_processor, 1
instance = comp, \reg_file|Mux11~5 , reg_file|Mux11~5, mips_processor, 1
instance = comp, \reg_file|registers[7][20] , reg_file|registers[7][20], mips_processor, 1
instance = comp, \reg_file|registers[6][20] , reg_file|registers[6][20], mips_processor, 1
instance = comp, \reg_file|registers[4][20]~feeder , reg_file|registers[4][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][20] , reg_file|registers[4][20], mips_processor, 1
instance = comp, \reg_file|Mux11~8 , reg_file|Mux11~8, mips_processor, 1
instance = comp, \reg_file|registers[12][20]~feeder , reg_file|registers[12][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][20] , reg_file|registers[12][20], mips_processor, 1
instance = comp, \reg_file|registers[15][20] , reg_file|registers[15][20], mips_processor, 1
instance = comp, \reg_file|registers[13][20]~feeder , reg_file|registers[13][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][20] , reg_file|registers[13][20], mips_processor, 1
instance = comp, \reg_file|registers[14][20]~feeder , reg_file|registers[14][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[14][20] , reg_file|registers[14][20], mips_processor, 1
instance = comp, \reg_file|Mux11~7 , reg_file|Mux11~7, mips_processor, 1
instance = comp, \reg_file|registers[2][20] , reg_file|registers[2][20], mips_processor, 1
instance = comp, \reg_file|registers[1][20] , reg_file|registers[1][20], mips_processor, 1
instance = comp, \reg_file|registers[0][20]~feeder , reg_file|registers[0][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][20] , reg_file|registers[0][20], mips_processor, 1
instance = comp, \reg_file|registers[3][20]~feeder , reg_file|registers[3][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][20] , reg_file|registers[3][20], mips_processor, 1
instance = comp, \reg_file|Mux11~6 , reg_file|Mux11~6, mips_processor, 1
instance = comp, \reg_file|Mux11~9 , reg_file|Mux11~9, mips_processor, 1
instance = comp, \reg_file|registers[29][20] , reg_file|registers[29][20], mips_processor, 1
instance = comp, \reg_file|registers[17][20]~feeder , reg_file|registers[17][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[17][20] , reg_file|registers[17][20], mips_processor, 1
instance = comp, \reg_file|registers[21][20]~feeder , reg_file|registers[21][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[21][20] , reg_file|registers[21][20], mips_processor, 1
instance = comp, \reg_file|registers[25][20] , reg_file|registers[25][20], mips_processor, 1
instance = comp, \reg_file|Mux11~1 , reg_file|Mux11~1, mips_processor, 1
instance = comp, \reg_file|registers[18][20] , reg_file|registers[18][20], mips_processor, 1
instance = comp, \reg_file|registers[30][20] , reg_file|registers[30][20], mips_processor, 1
instance = comp, \reg_file|registers[26][20] , reg_file|registers[26][20], mips_processor, 1
instance = comp, \reg_file|registers[22][20]~feeder , reg_file|registers[22][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][20] , reg_file|registers[22][20], mips_processor, 1
instance = comp, \reg_file|Mux11~2 , reg_file|Mux11~2, mips_processor, 1
instance = comp, \reg_file|registers[16][20] , reg_file|registers[16][20], mips_processor, 1
instance = comp, \reg_file|registers[20][20] , reg_file|registers[20][20], mips_processor, 1
instance = comp, \reg_file|registers[28][20] , reg_file|registers[28][20], mips_processor, 1
instance = comp, \reg_file|registers[24][20]~feeder , reg_file|registers[24][20]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][20] , reg_file|registers[24][20], mips_processor, 1
instance = comp, \reg_file|Mux11~0 , reg_file|Mux11~0, mips_processor, 1
instance = comp, \reg_file|registers[27][20] , reg_file|registers[27][20], mips_processor, 1
instance = comp, \reg_file|registers[31][20] , reg_file|registers[31][20], mips_processor, 1
instance = comp, \reg_file|registers[19][20] , reg_file|registers[19][20], mips_processor, 1
instance = comp, \reg_file|registers[23][20] , reg_file|registers[23][20], mips_processor, 1
instance = comp, \reg_file|Mux11~3 , reg_file|Mux11~3, mips_processor, 1
instance = comp, \reg_file|Mux11~4 , reg_file|Mux11~4, mips_processor, 1
instance = comp, \reg_file|Mux11~10 , reg_file|Mux11~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[20]~feeder , sreaddata1_IDEX[20]~feeder, mips_processor, 1
instance = comp, \sreaddata1_IDEX[20] , sreaddata1_IDEX[20], mips_processor, 1
instance = comp, \forward|Mux11~0 , forward|Mux11~0, mips_processor, 1
instance = comp, \forward|Mux43~1 , forward|Mux43~1, mips_processor, 1
instance = comp, \forward|Mux44~1 , forward|Mux44~1, mips_processor, 1
instance = comp, \forward|Mux12~0 , forward|Mux12~0, mips_processor, 1
instance = comp, \alu_branch|Add0~61 , alu_branch|Add0~61, mips_processor, 1
instance = comp, \alu_branch|Add0~65 , alu_branch|Add0~65, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[18] , sjumpaddress_EXMEM[18], mips_processor, 1
instance = comp, \reg_file|registers[26][18] , reg_file|registers[26][18], mips_processor, 1
instance = comp, \reg_file|registers[22][18]~feeder , reg_file|registers[22][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][18] , reg_file|registers[22][18], mips_processor, 1
instance = comp, \reg_file|registers[30][18] , reg_file|registers[30][18], mips_processor, 1
instance = comp, \reg_file|registers[18][18] , reg_file|registers[18][18], mips_processor, 1
instance = comp, \reg_file|Mux13~2 , reg_file|Mux13~2, mips_processor, 1
instance = comp, \reg_file|registers[31][18] , reg_file|registers[31][18], mips_processor, 1
instance = comp, \reg_file|registers[23][18] , reg_file|registers[23][18], mips_processor, 1
instance = comp, \reg_file|registers[27][18] , reg_file|registers[27][18], mips_processor, 1
instance = comp, \reg_file|registers[19][18]~feeder , reg_file|registers[19][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][18] , reg_file|registers[19][18], mips_processor, 1
instance = comp, \reg_file|Mux13~3 , reg_file|Mux13~3, mips_processor, 1
instance = comp, \reg_file|registers[21][18]~feeder , reg_file|registers[21][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[21][18] , reg_file|registers[21][18], mips_processor, 1
instance = comp, \reg_file|registers[17][18]~feeder , reg_file|registers[17][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[17][18] , reg_file|registers[17][18], mips_processor, 1
instance = comp, \reg_file|registers[25][18]~feeder , reg_file|registers[25][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][18] , reg_file|registers[25][18], mips_processor, 1
instance = comp, \reg_file|registers[29][18] , reg_file|registers[29][18], mips_processor, 1
instance = comp, \reg_file|Mux13~1 , reg_file|Mux13~1, mips_processor, 1
instance = comp, \reg_file|registers[20][18]~feeder , reg_file|registers[20][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[20][18] , reg_file|registers[20][18], mips_processor, 1
instance = comp, \reg_file|registers[16][18] , reg_file|registers[16][18], mips_processor, 1
instance = comp, \reg_file|registers[24][18]~feeder , reg_file|registers[24][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][18] , reg_file|registers[24][18], mips_processor, 1
instance = comp, \reg_file|registers[28][18]~feeder , reg_file|registers[28][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][18] , reg_file|registers[28][18], mips_processor, 1
instance = comp, \reg_file|Mux13~0 , reg_file|Mux13~0, mips_processor, 1
instance = comp, \reg_file|Mux13~4 , reg_file|Mux13~4, mips_processor, 1
instance = comp, \reg_file|registers[10][18]~feeder , reg_file|registers[10][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[10][18] , reg_file|registers[10][18], mips_processor, 1
instance = comp, \reg_file|registers[11][18]~feeder , reg_file|registers[11][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][18] , reg_file|registers[11][18], mips_processor, 1
instance = comp, \reg_file|registers[9][18] , reg_file|registers[9][18], mips_processor, 1
instance = comp, \reg_file|registers[8][18]~feeder , reg_file|registers[8][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][18] , reg_file|registers[8][18], mips_processor, 1
instance = comp, \reg_file|Mux13~5 , reg_file|Mux13~5, mips_processor, 1
instance = comp, \reg_file|registers[12][18]~feeder , reg_file|registers[12][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][18] , reg_file|registers[12][18], mips_processor, 1
instance = comp, \reg_file|registers[13][18] , reg_file|registers[13][18], mips_processor, 1
instance = comp, \reg_file|registers[14][18] , reg_file|registers[14][18], mips_processor, 1
instance = comp, \reg_file|registers[15][18]~feeder , reg_file|registers[15][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[15][18] , reg_file|registers[15][18], mips_processor, 1
instance = comp, \reg_file|Mux13~7 , reg_file|Mux13~7, mips_processor, 1
instance = comp, \reg_file|registers[6][18] , reg_file|registers[6][18], mips_processor, 1
instance = comp, \reg_file|registers[7][18] , reg_file|registers[7][18], mips_processor, 1
instance = comp, \reg_file|registers[4][18]~feeder , reg_file|registers[4][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][18] , reg_file|registers[4][18], mips_processor, 1
instance = comp, \reg_file|Mux13~8 , reg_file|Mux13~8, mips_processor, 1
instance = comp, \reg_file|registers[2][18] , reg_file|registers[2][18], mips_processor, 1
instance = comp, \reg_file|registers[3][18]~feeder , reg_file|registers[3][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][18] , reg_file|registers[3][18], mips_processor, 1
instance = comp, \reg_file|registers[1][18] , reg_file|registers[1][18], mips_processor, 1
instance = comp, \reg_file|registers[0][18]~feeder , reg_file|registers[0][18]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][18] , reg_file|registers[0][18], mips_processor, 1
instance = comp, \reg_file|Mux13~6 , reg_file|Mux13~6, mips_processor, 1
instance = comp, \reg_file|Mux13~9 , reg_file|Mux13~9, mips_processor, 1
instance = comp, \reg_file|Mux13~10 , reg_file|Mux13~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[18]~feeder , sreaddata1_IDEX[18]~feeder, mips_processor, 1
instance = comp, \sreaddata1_IDEX[18] , sreaddata1_IDEX[18], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[18] , sreaddata1_EXMEM[18], mips_processor, 1
instance = comp, \mux_jr|output[18]~18 , mux_jr|output[18]~18, mips_processor, 1
instance = comp, \pc_mips|pc_output[18] , pc_mips|pc_output[18], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[13] , sjumpaddress_IDEX[13], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[13] , sjumpaddress_EXMEM[13], mips_processor, 1
instance = comp, \salumainresult_EXMEM[11] , salumainresult_EXMEM[11], mips_processor, 1
instance = comp, \forward|Mux20~0 , forward|Mux20~0, mips_processor, 1
instance = comp, \reg_file|registers[23][11] , reg_file|registers[23][11], mips_processor, 1
instance = comp, \reg_file|registers[31][11] , reg_file|registers[31][11], mips_processor, 1
instance = comp, \reg_file|registers[27][11] , reg_file|registers[27][11], mips_processor, 1
instance = comp, \reg_file|registers[19][11] , reg_file|registers[19][11], mips_processor, 1
instance = comp, \reg_file|Mux52~3 , reg_file|Mux52~3, mips_processor, 1
instance = comp, \reg_file|registers[25][11] , reg_file|registers[25][11], mips_processor, 1
instance = comp, \reg_file|registers[21][11] , reg_file|registers[21][11], mips_processor, 1
instance = comp, \reg_file|registers[29][11] , reg_file|registers[29][11], mips_processor, 1
instance = comp, \reg_file|registers[17][11] , reg_file|registers[17][11], mips_processor, 1
instance = comp, \reg_file|Mux52~1 , reg_file|Mux52~1, mips_processor, 1
instance = comp, \reg_file|registers[18][11]~feeder , reg_file|registers[18][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][11] , reg_file|registers[18][11], mips_processor, 1
instance = comp, \reg_file|registers[30][11] , reg_file|registers[30][11], mips_processor, 1
instance = comp, \reg_file|registers[22][11] , reg_file|registers[22][11], mips_processor, 1
instance = comp, \reg_file|registers[26][11] , reg_file|registers[26][11], mips_processor, 1
instance = comp, \reg_file|Mux52~2 , reg_file|Mux52~2, mips_processor, 1
instance = comp, \reg_file|registers[28][11]~feeder , reg_file|registers[28][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][11] , reg_file|registers[28][11], mips_processor, 1
instance = comp, \reg_file|registers[16][11] , reg_file|registers[16][11], mips_processor, 1
instance = comp, \reg_file|registers[20][11] , reg_file|registers[20][11], mips_processor, 1
instance = comp, \reg_file|Mux52~0 , reg_file|Mux52~0, mips_processor, 1
instance = comp, \reg_file|Mux52~4 , reg_file|Mux52~4, mips_processor, 1
instance = comp, \reg_file|registers[0][11] , reg_file|registers[0][11], mips_processor, 1
instance = comp, \reg_file|registers[1][11] , reg_file|registers[1][11], mips_processor, 1
instance = comp, \reg_file|registers[2][11] , reg_file|registers[2][11], mips_processor, 1
instance = comp, \reg_file|registers[3][11] , reg_file|registers[3][11], mips_processor, 1
instance = comp, \reg_file|Mux52~6 , reg_file|Mux52~6, mips_processor, 1
instance = comp, \reg_file|registers[4][11]~feeder , reg_file|registers[4][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][11] , reg_file|registers[4][11], mips_processor, 1
instance = comp, \reg_file|registers[5][11] , reg_file|registers[5][11], mips_processor, 1
instance = comp, \reg_file|registers[6][11] , reg_file|registers[6][11], mips_processor, 1
instance = comp, \reg_file|registers[7][11] , reg_file|registers[7][11], mips_processor, 1
instance = comp, \reg_file|Mux52~8 , reg_file|Mux52~8, mips_processor, 1
instance = comp, \reg_file|registers[15][11] , reg_file|registers[15][11], mips_processor, 1
instance = comp, \reg_file|registers[12][11] , reg_file|registers[12][11], mips_processor, 1
instance = comp, \reg_file|registers[13][11] , reg_file|registers[13][11], mips_processor, 1
instance = comp, \reg_file|registers[14][11] , reg_file|registers[14][11], mips_processor, 1
instance = comp, \reg_file|Mux52~7 , reg_file|Mux52~7, mips_processor, 1
instance = comp, \reg_file|registers[8][11]~feeder , reg_file|registers[8][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][11] , reg_file|registers[8][11], mips_processor, 1
instance = comp, \reg_file|registers[11][11]~feeder , reg_file|registers[11][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][11] , reg_file|registers[11][11], mips_processor, 1
instance = comp, \reg_file|registers[10][11]~feeder , reg_file|registers[10][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[10][11] , reg_file|registers[10][11], mips_processor, 1
instance = comp, \reg_file|registers[9][11]~feeder , reg_file|registers[9][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][11] , reg_file|registers[9][11], mips_processor, 1
instance = comp, \reg_file|Mux52~5 , reg_file|Mux52~5, mips_processor, 1
instance = comp, \reg_file|Mux52~9 , reg_file|Mux52~9, mips_processor, 1
instance = comp, \reg_file|Mux52~10 , reg_file|Mux52~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[11] , sreaddata2_IDEX[11], mips_processor, 1
instance = comp, \forward|Mux52~0 , forward|Mux52~0, mips_processor, 1
instance = comp, \alu_main|Result~7 , alu_main|Result~7, mips_processor, 1
instance = comp, \forward|Mux52~1 , forward|Mux52~1, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[10] , sjumpaddress_IDEX[10], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[10] , sjumpaddress_EXMEM[10], mips_processor, 1
instance = comp, \alu_branch|Add0~29 , alu_branch|Add0~29, mips_processor, 1
instance = comp, \alu_branch|Add0~33 , alu_branch|Add0~33, mips_processor, 1
instance = comp, \reg_file|registers[7][10] , reg_file|registers[7][10], mips_processor, 1
instance = comp, \reg_file|registers[4][10]~feeder , reg_file|registers[4][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][10] , reg_file|registers[4][10], mips_processor, 1
instance = comp, \reg_file|registers[5][10] , reg_file|registers[5][10], mips_processor, 1
instance = comp, \reg_file|registers[6][10] , reg_file|registers[6][10], mips_processor, 1
instance = comp, \reg_file|Mux21~8 , reg_file|Mux21~8, mips_processor, 1
instance = comp, \reg_file|registers[8][10] , reg_file|registers[8][10], mips_processor, 1
instance = comp, \reg_file|registers[10][10] , reg_file|registers[10][10], mips_processor, 1
instance = comp, \reg_file|registers[9][10]~feeder , reg_file|registers[9][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][10] , reg_file|registers[9][10], mips_processor, 1
instance = comp, \reg_file|Mux21~5 , reg_file|Mux21~5, mips_processor, 1
instance = comp, \reg_file|registers[3][10] , reg_file|registers[3][10], mips_processor, 1
instance = comp, \reg_file|registers[0][10] , reg_file|registers[0][10], mips_processor, 1
instance = comp, \reg_file|registers[2][10] , reg_file|registers[2][10], mips_processor, 1
instance = comp, \reg_file|registers[1][10]~feeder , reg_file|registers[1][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][10] , reg_file|registers[1][10], mips_processor, 1
instance = comp, \reg_file|Mux21~6 , reg_file|Mux21~6, mips_processor, 1
instance = comp, \reg_file|registers[14][10] , reg_file|registers[14][10], mips_processor, 1
instance = comp, \reg_file|registers[15][10] , reg_file|registers[15][10], mips_processor, 1
instance = comp, \reg_file|registers[12][10] , reg_file|registers[12][10], mips_processor, 1
instance = comp, \reg_file|registers[13][10]~feeder , reg_file|registers[13][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][10] , reg_file|registers[13][10], mips_processor, 1
instance = comp, \reg_file|Mux21~7 , reg_file|Mux21~7, mips_processor, 1
instance = comp, \reg_file|Mux21~9 , reg_file|Mux21~9, mips_processor, 1
instance = comp, \reg_file|registers[30][10] , reg_file|registers[30][10], mips_processor, 1
instance = comp, \reg_file|registers[26][10] , reg_file|registers[26][10], mips_processor, 1
instance = comp, \reg_file|registers[18][10]~feeder , reg_file|registers[18][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][10] , reg_file|registers[18][10], mips_processor, 1
instance = comp, \reg_file|registers[22][10]~feeder , reg_file|registers[22][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][10] , reg_file|registers[22][10], mips_processor, 1
instance = comp, \reg_file|Mux21~2 , reg_file|Mux21~2, mips_processor, 1
instance = comp, \reg_file|registers[17][10] , reg_file|registers[17][10], mips_processor, 1
instance = comp, \reg_file|registers[29][10]~feeder , reg_file|registers[29][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][10] , reg_file|registers[29][10], mips_processor, 1
instance = comp, \reg_file|registers[21][10]~feeder , reg_file|registers[21][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[21][10] , reg_file|registers[21][10], mips_processor, 1
instance = comp, \reg_file|registers[25][10]~feeder , reg_file|registers[25][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][10] , reg_file|registers[25][10], mips_processor, 1
instance = comp, \reg_file|Mux21~1 , reg_file|Mux21~1, mips_processor, 1
instance = comp, \reg_file|registers[24][10] , reg_file|registers[24][10], mips_processor, 1
instance = comp, \reg_file|registers[20][10] , reg_file|registers[20][10], mips_processor, 1
instance = comp, \reg_file|registers[16][10] , reg_file|registers[16][10], mips_processor, 1
instance = comp, \reg_file|registers[28][10]~feeder , reg_file|registers[28][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][10] , reg_file|registers[28][10], mips_processor, 1
instance = comp, \reg_file|Mux21~0 , reg_file|Mux21~0, mips_processor, 1
instance = comp, \reg_file|registers[19][10] , reg_file|registers[19][10], mips_processor, 1
instance = comp, \reg_file|registers[27][10] , reg_file|registers[27][10], mips_processor, 1
instance = comp, \reg_file|registers[31][10]~feeder , reg_file|registers[31][10]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[31][10] , reg_file|registers[31][10], mips_processor, 1
instance = comp, \reg_file|registers[23][10] , reg_file|registers[23][10], mips_processor, 1
instance = comp, \reg_file|Mux21~3 , reg_file|Mux21~3, mips_processor, 1
instance = comp, \reg_file|Mux21~4 , reg_file|Mux21~4, mips_processor, 1
instance = comp, \reg_file|Mux21~10 , reg_file|Mux21~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[10]~feeder , sreaddata1_IDEX[10]~feeder, mips_processor, 1
instance = comp, \sreaddata1_IDEX[10] , sreaddata1_IDEX[10], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[10] , sreaddata1_EXMEM[10], mips_processor, 1
instance = comp, \mux_jr|output[10]~10 , mux_jr|output[10]~10, mips_processor, 1
instance = comp, \pc_mips|pc_output[10] , pc_mips|pc_output[10], mips_processor, 1
instance = comp, \Add0~25 , Add0~25, mips_processor, 1
instance = comp, \Add0~29 , Add0~29, mips_processor, 1
instance = comp, \Add0~33 , Add0~33, mips_processor, 1
instance = comp, \spc_IFID[10] , spc_IFID[10], mips_processor, 1
instance = comp, \spc_IDEX[10] , spc_IDEX[10], mips_processor, 1
instance = comp, \spc_EXMEM[10] , spc_EXMEM[10], mips_processor, 1
instance = comp, \spc_MEMWB[10] , spc_MEMWB[10], mips_processor, 1
instance = comp, \salumainresult_EXMEM[10] , salumainresult_EXMEM[10], mips_processor, 1
instance = comp, \forward|Mux21~0 , forward|Mux21~0, mips_processor, 1
instance = comp, \forward|Mux53~0 , forward|Mux53~0, mips_processor, 1
instance = comp, \alu_main|Result~6 , alu_main|Result~6, mips_processor, 1
instance = comp, \forward|Mux53~1 , forward|Mux53~1, mips_processor, 1
instance = comp, \forward|Mux54~1 , forward|Mux54~1, mips_processor, 1
instance = comp, \alu_main|Add0~33 , alu_main|Add0~33, mips_processor, 1
instance = comp, \alu_main|Add0~37 , alu_main|Add0~37, mips_processor, 1
instance = comp, \alu_main|Add0~41 , alu_main|Add0~41, mips_processor, 1
instance = comp, \alu_main|Mux10~3 , alu_main|Mux10~3, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[1] , sreaddata1_EXMEM[1], mips_processor, 1
instance = comp, \mux_jr|output[1]~1 , mux_jr|output[1]~1, mips_processor, 1
instance = comp, \pc_mips|pc_output[0]~0 , pc_mips|pc_output[0]~0, mips_processor, 1
instance = comp, \pc_mips|pc_output[1] , pc_mips|pc_output[1], mips_processor, 1
instance = comp, \spc_IFID[1]~feeder , spc_IFID[1]~feeder, mips_processor, 1
instance = comp, \spc_IFID[1] , spc_IFID[1], mips_processor, 1
instance = comp, \spc_IDEX[1]~feeder , spc_IDEX[1]~feeder, mips_processor, 1
instance = comp, \spc_IDEX[1] , spc_IDEX[1], mips_processor, 1
instance = comp, \spc_EXMEM[1] , spc_EXMEM[1], mips_processor, 1
instance = comp, \spc_MEMWB[1] , spc_MEMWB[1], mips_processor, 1
instance = comp, \mux_jal|output[1]~1 , mux_jal|output[1]~1, mips_processor, 1
instance = comp, \reg_file|registers[21][1] , reg_file|registers[21][1], mips_processor, 1
instance = comp, \reg_file|registers[17][1] , reg_file|registers[17][1], mips_processor, 1
instance = comp, \reg_file|registers[25][1] , reg_file|registers[25][1], mips_processor, 1
instance = comp, \reg_file|registers[29][1] , reg_file|registers[29][1], mips_processor, 1
instance = comp, \reg_file|Mux30~1 , reg_file|Mux30~1, mips_processor, 1
instance = comp, \reg_file|registers[31][1] , reg_file|registers[31][1], mips_processor, 1
instance = comp, \reg_file|registers[23][1]~feeder , reg_file|registers[23][1]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][1] , reg_file|registers[23][1], mips_processor, 1
instance = comp, \reg_file|registers[27][1] , reg_file|registers[27][1], mips_processor, 1
instance = comp, \reg_file|registers[19][1] , reg_file|registers[19][1], mips_processor, 1
instance = comp, \reg_file|Mux30~3 , reg_file|Mux30~3, mips_processor, 1
instance = comp, \reg_file|registers[24][1] , reg_file|registers[24][1], mips_processor, 1
instance = comp, \reg_file|registers[28][1] , reg_file|registers[28][1], mips_processor, 1
instance = comp, \reg_file|registers[20][1] , reg_file|registers[20][1], mips_processor, 1
instance = comp, \reg_file|registers[16][1] , reg_file|registers[16][1], mips_processor, 1
instance = comp, \reg_file|Mux30~0 , reg_file|Mux30~0, mips_processor, 1
instance = comp, \reg_file|registers[30][1] , reg_file|registers[30][1], mips_processor, 1
instance = comp, \reg_file|registers[26][1] , reg_file|registers[26][1], mips_processor, 1
instance = comp, \reg_file|registers[22][1]~feeder , reg_file|registers[22][1]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][1] , reg_file|registers[22][1], mips_processor, 1
instance = comp, \reg_file|registers[18][1] , reg_file|registers[18][1], mips_processor, 1
instance = comp, \reg_file|Mux30~2 , reg_file|Mux30~2, mips_processor, 1
instance = comp, \reg_file|Mux30~4 , reg_file|Mux30~4, mips_processor, 1
instance = comp, \reg_file|registers[12][1]~feeder , reg_file|registers[12][1]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][1] , reg_file|registers[12][1], mips_processor, 1
instance = comp, \reg_file|registers[15][1] , reg_file|registers[15][1], mips_processor, 1
instance = comp, \reg_file|registers[14][1] , reg_file|registers[14][1], mips_processor, 1
instance = comp, \reg_file|registers[13][1]~feeder , reg_file|registers[13][1]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][1] , reg_file|registers[13][1], mips_processor, 1
instance = comp, \reg_file|Mux30~7 , reg_file|Mux30~7, mips_processor, 1
instance = comp, \reg_file|registers[3][1] , reg_file|registers[3][1], mips_processor, 1
instance = comp, \reg_file|registers[2][1] , reg_file|registers[2][1], mips_processor, 1
instance = comp, \reg_file|registers[0][1] , reg_file|registers[0][1], mips_processor, 1
instance = comp, \reg_file|registers[1][1] , reg_file|registers[1][1], mips_processor, 1
instance = comp, \reg_file|Mux30~6 , reg_file|Mux30~6, mips_processor, 1
instance = comp, \reg_file|registers[5][1] , reg_file|registers[5][1], mips_processor, 1
instance = comp, \reg_file|registers[7][1] , reg_file|registers[7][1], mips_processor, 1
instance = comp, \reg_file|registers[4][1] , reg_file|registers[4][1], mips_processor, 1
instance = comp, \reg_file|registers[6][1] , reg_file|registers[6][1], mips_processor, 1
instance = comp, \reg_file|Mux30~8 , reg_file|Mux30~8, mips_processor, 1
instance = comp, \reg_file|registers[9][1] , reg_file|registers[9][1], mips_processor, 1
instance = comp, \reg_file|registers[8][1] , reg_file|registers[8][1], mips_processor, 1
instance = comp, \reg_file|registers[10][1] , reg_file|registers[10][1], mips_processor, 1
instance = comp, \reg_file|registers[11][1] , reg_file|registers[11][1], mips_processor, 1
instance = comp, \reg_file|Mux30~5 , reg_file|Mux30~5, mips_processor, 1
instance = comp, \reg_file|Mux30~9 , reg_file|Mux30~9, mips_processor, 1
instance = comp, \reg_file|Mux30~10 , reg_file|Mux30~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[1]~feeder , sreaddata1_IDEX[1]~feeder, mips_processor, 1
instance = comp, \sreaddata1_IDEX[1] , sreaddata1_IDEX[1], mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~52 , alu_main|ShiftLeft1~52, mips_processor, 1
instance = comp, \forward|Mux55~0 , forward|Mux55~0, mips_processor, 1
instance = comp, \spc_IFID[0] , spc_IFID[0], mips_processor, 1
instance = comp, \spc_IDEX[0]~feeder , spc_IDEX[0]~feeder, mips_processor, 1
instance = comp, \spc_IDEX[0] , spc_IDEX[0], mips_processor, 1
instance = comp, \spc_EXMEM[0] , spc_EXMEM[0], mips_processor, 1
instance = comp, \spc_MEMWB[0] , spc_MEMWB[0], mips_processor, 1
instance = comp, \mux_jal|output[0]~0 , mux_jal|output[0]~0, mips_processor, 1
instance = comp, \reg_file|registers[20][0] , reg_file|registers[20][0], mips_processor, 1
instance = comp, \reg_file|registers[16][0] , reg_file|registers[16][0], mips_processor, 1
instance = comp, \reg_file|registers[24][0] , reg_file|registers[24][0], mips_processor, 1
instance = comp, \reg_file|registers[28][0] , reg_file|registers[28][0], mips_processor, 1
instance = comp, \reg_file|Mux31~0 , reg_file|Mux31~0, mips_processor, 1
instance = comp, \reg_file|registers[29][0] , reg_file|registers[29][0], mips_processor, 1
instance = comp, \reg_file|registers[17][0] , reg_file|registers[17][0], mips_processor, 1
instance = comp, \reg_file|registers[25][0]~feeder , reg_file|registers[25][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][0] , reg_file|registers[25][0], mips_processor, 1
instance = comp, \reg_file|registers[21][0]~feeder , reg_file|registers[21][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[21][0] , reg_file|registers[21][0], mips_processor, 1
instance = comp, \reg_file|Mux31~1 , reg_file|Mux31~1, mips_processor, 1
instance = comp, \reg_file|registers[23][0] , reg_file|registers[23][0], mips_processor, 1
instance = comp, \reg_file|registers[27][0]~feeder , reg_file|registers[27][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[27][0] , reg_file|registers[27][0], mips_processor, 1
instance = comp, \reg_file|registers[19][0] , reg_file|registers[19][0], mips_processor, 1
instance = comp, \reg_file|registers[31][0] , reg_file|registers[31][0], mips_processor, 1
instance = comp, \reg_file|Mux31~3 , reg_file|Mux31~3, mips_processor, 1
instance = comp, \reg_file|registers[22][0] , reg_file|registers[22][0], mips_processor, 1
instance = comp, \reg_file|registers[26][0]~feeder , reg_file|registers[26][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][0] , reg_file|registers[26][0], mips_processor, 1
instance = comp, \reg_file|registers[30][0] , reg_file|registers[30][0], mips_processor, 1
instance = comp, \reg_file|registers[18][0]~feeder , reg_file|registers[18][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][0] , reg_file|registers[18][0], mips_processor, 1
instance = comp, \reg_file|Mux31~2 , reg_file|Mux31~2, mips_processor, 1
instance = comp, \reg_file|Mux31~4 , reg_file|Mux31~4, mips_processor, 1
instance = comp, \reg_file|registers[3][0] , reg_file|registers[3][0], mips_processor, 1
instance = comp, \reg_file|registers[0][0]~feeder , reg_file|registers[0][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][0] , reg_file|registers[0][0], mips_processor, 1
instance = comp, \reg_file|registers[2][0] , reg_file|registers[2][0], mips_processor, 1
instance = comp, \reg_file|registers[1][0] , reg_file|registers[1][0], mips_processor, 1
instance = comp, \reg_file|Mux31~6 , reg_file|Mux31~6, mips_processor, 1
instance = comp, \reg_file|registers[13][0] , reg_file|registers[13][0], mips_processor, 1
instance = comp, \reg_file|registers[14][0] , reg_file|registers[14][0], mips_processor, 1
instance = comp, \reg_file|registers[12][0] , reg_file|registers[12][0], mips_processor, 1
instance = comp, \reg_file|registers[15][0] , reg_file|registers[15][0], mips_processor, 1
instance = comp, \reg_file|Mux31~7 , reg_file|Mux31~7, mips_processor, 1
instance = comp, \reg_file|registers[11][0] , reg_file|registers[11][0], mips_processor, 1
instance = comp, \reg_file|registers[8][0]~feeder , reg_file|registers[8][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][0] , reg_file|registers[8][0], mips_processor, 1
instance = comp, \reg_file|registers[10][0]~feeder , reg_file|registers[10][0]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[10][0] , reg_file|registers[10][0], mips_processor, 1
instance = comp, \reg_file|registers[9][0] , reg_file|registers[9][0], mips_processor, 1
instance = comp, \reg_file|Mux31~5 , reg_file|Mux31~5, mips_processor, 1
instance = comp, \reg_file|registers[6][0] , reg_file|registers[6][0], mips_processor, 1
instance = comp, \reg_file|registers[4][0] , reg_file|registers[4][0], mips_processor, 1
instance = comp, \reg_file|registers[5][0] , reg_file|registers[5][0], mips_processor, 1
instance = comp, \reg_file|registers[7][0] , reg_file|registers[7][0], mips_processor, 1
instance = comp, \reg_file|Mux31~8 , reg_file|Mux31~8, mips_processor, 1
instance = comp, \reg_file|Mux31~9 , reg_file|Mux31~9, mips_processor, 1
instance = comp, \reg_file|Mux31~10 , reg_file|Mux31~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[0] , sreaddata1_IDEX[0], mips_processor, 1
instance = comp, \forward|Mux31~0 , forward|Mux31~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~20 , alu_main|ShiftLeft1~20, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~62 , alu_main|ShiftLeft1~62, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~41 , alu_main|ShiftRight1~41, mips_processor, 1
instance = comp, \reg_file|Mux63~2 , reg_file|Mux63~2, mips_processor, 1
instance = comp, \reg_file|Mux63~3 , reg_file|Mux63~3, mips_processor, 1
instance = comp, \reg_file|Mux63~0 , reg_file|Mux63~0, mips_processor, 1
instance = comp, \reg_file|Mux63~1 , reg_file|Mux63~1, mips_processor, 1
instance = comp, \reg_file|Mux63~4 , reg_file|Mux63~4, mips_processor, 1
instance = comp, \reg_file|Mux63~7 , reg_file|Mux63~7, mips_processor, 1
instance = comp, \reg_file|Mux63~6 , reg_file|Mux63~6, mips_processor, 1
instance = comp, \reg_file|Mux63~5 , reg_file|Mux63~5, mips_processor, 1
instance = comp, \reg_file|Mux63~8 , reg_file|Mux63~8, mips_processor, 1
instance = comp, \reg_file|Mux63~9 , reg_file|Mux63~9, mips_processor, 1
instance = comp, \reg_file|Mux63~10 , reg_file|Mux63~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[0] , sreaddata2_IDEX[0], mips_processor, 1
instance = comp, \forward|Mux63~0 , forward|Mux63~0, mips_processor, 1
instance = comp, \reg_file|Mux62~0 , reg_file|Mux62~0, mips_processor, 1
instance = comp, \reg_file|Mux62~3 , reg_file|Mux62~3, mips_processor, 1
instance = comp, \reg_file|Mux62~1 , reg_file|Mux62~1, mips_processor, 1
instance = comp, \reg_file|Mux62~2 , reg_file|Mux62~2, mips_processor, 1
instance = comp, \reg_file|Mux62~4 , reg_file|Mux62~4, mips_processor, 1
instance = comp, \reg_file|Mux62~5 , reg_file|Mux62~5, mips_processor, 1
instance = comp, \reg_file|Mux62~7 , reg_file|Mux62~7, mips_processor, 1
instance = comp, \reg_file|Mux62~6 , reg_file|Mux62~6, mips_processor, 1
instance = comp, \reg_file|Mux62~8 , reg_file|Mux62~8, mips_processor, 1
instance = comp, \reg_file|Mux62~9 , reg_file|Mux62~9, mips_processor, 1
instance = comp, \reg_file|Mux62~10 , reg_file|Mux62~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[1] , sreaddata2_IDEX[1], mips_processor, 1
instance = comp, \forward|Mux62~0 , forward|Mux62~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~11 , alu_main|ShiftLeft1~11, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~63 , alu_main|ShiftLeft1~63, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~49 , alu_main|ShiftLeft1~49, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~15 , alu_main|ShiftLeft1~15, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~64 , alu_main|ShiftLeft1~64, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~21 , alu_main|ShiftLeft1~21, mips_processor, 1
instance = comp, \alu_main|Mux3~3 , alu_main|Mux3~3, mips_processor, 1
instance = comp, \alu_main|Mux10~6 , alu_main|Mux10~6, mips_processor, 1
instance = comp, \reg_file|registers[17][13] , reg_file|registers[17][13], mips_processor, 1
instance = comp, \reg_file|registers[21][13] , reg_file|registers[21][13], mips_processor, 1
instance = comp, \reg_file|registers[25][13]~feeder , reg_file|registers[25][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][13] , reg_file|registers[25][13], mips_processor, 1
instance = comp, \reg_file|registers[29][13]~feeder , reg_file|registers[29][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][13] , reg_file|registers[29][13], mips_processor, 1
instance = comp, \reg_file|Mux50~1 , reg_file|Mux50~1, mips_processor, 1
instance = comp, \reg_file|registers[19][13]~feeder , reg_file|registers[19][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][13] , reg_file|registers[19][13], mips_processor, 1
instance = comp, \reg_file|registers[27][13]~feeder , reg_file|registers[27][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[27][13] , reg_file|registers[27][13], mips_processor, 1
instance = comp, \reg_file|registers[23][13] , reg_file|registers[23][13], mips_processor, 1
instance = comp, \reg_file|registers[31][13] , reg_file|registers[31][13], mips_processor, 1
instance = comp, \reg_file|Mux50~3 , reg_file|Mux50~3, mips_processor, 1
instance = comp, \reg_file|registers[26][13] , reg_file|registers[26][13], mips_processor, 1
instance = comp, \reg_file|registers[18][13] , reg_file|registers[18][13], mips_processor, 1
instance = comp, \reg_file|registers[30][13]~feeder , reg_file|registers[30][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][13] , reg_file|registers[30][13], mips_processor, 1
instance = comp, \reg_file|registers[22][13]~feeder , reg_file|registers[22][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][13] , reg_file|registers[22][13], mips_processor, 1
instance = comp, \reg_file|Mux50~2 , reg_file|Mux50~2, mips_processor, 1
instance = comp, \reg_file|registers[20][13] , reg_file|registers[20][13], mips_processor, 1
instance = comp, \reg_file|registers[16][13] , reg_file|registers[16][13], mips_processor, 1
instance = comp, \reg_file|registers[24][13] , reg_file|registers[24][13], mips_processor, 1
instance = comp, \reg_file|registers[28][13]~feeder , reg_file|registers[28][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][13] , reg_file|registers[28][13], mips_processor, 1
instance = comp, \reg_file|Mux50~0 , reg_file|Mux50~0, mips_processor, 1
instance = comp, \reg_file|Mux50~4 , reg_file|Mux50~4, mips_processor, 1
instance = comp, \reg_file|registers[5][13] , reg_file|registers[5][13], mips_processor, 1
instance = comp, \reg_file|registers[6][13] , reg_file|registers[6][13], mips_processor, 1
instance = comp, \reg_file|registers[4][13] , reg_file|registers[4][13], mips_processor, 1
instance = comp, \reg_file|registers[7][13]~feeder , reg_file|registers[7][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][13] , reg_file|registers[7][13], mips_processor, 1
instance = comp, \reg_file|Mux50~8 , reg_file|Mux50~8, mips_processor, 1
instance = comp, \reg_file|registers[10][13]~feeder , reg_file|registers[10][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[10][13] , reg_file|registers[10][13], mips_processor, 1
instance = comp, \reg_file|registers[11][13]~feeder , reg_file|registers[11][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][13] , reg_file|registers[11][13], mips_processor, 1
instance = comp, \reg_file|registers[8][13]~feeder , reg_file|registers[8][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][13] , reg_file|registers[8][13], mips_processor, 1
instance = comp, \reg_file|Mux50~5 , reg_file|Mux50~5, mips_processor, 1
instance = comp, \reg_file|registers[15][13]~feeder , reg_file|registers[15][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[15][13] , reg_file|registers[15][13], mips_processor, 1
instance = comp, \reg_file|registers[14][13] , reg_file|registers[14][13], mips_processor, 1
instance = comp, \reg_file|registers[12][13]~feeder , reg_file|registers[12][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][13] , reg_file|registers[12][13], mips_processor, 1
instance = comp, \reg_file|registers[13][13]~feeder , reg_file|registers[13][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][13] , reg_file|registers[13][13], mips_processor, 1
instance = comp, \reg_file|Mux50~7 , reg_file|Mux50~7, mips_processor, 1
instance = comp, \reg_file|registers[3][13]~feeder , reg_file|registers[3][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][13] , reg_file|registers[3][13], mips_processor, 1
instance = comp, \reg_file|registers[0][13]~feeder , reg_file|registers[0][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][13] , reg_file|registers[0][13], mips_processor, 1
instance = comp, \reg_file|registers[1][13]~feeder , reg_file|registers[1][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][13] , reg_file|registers[1][13], mips_processor, 1
instance = comp, \reg_file|registers[2][13]~feeder , reg_file|registers[2][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[2][13] , reg_file|registers[2][13], mips_processor, 1
instance = comp, \reg_file|Mux50~6 , reg_file|Mux50~6, mips_processor, 1
instance = comp, \reg_file|Mux50~9 , reg_file|Mux50~9, mips_processor, 1
instance = comp, \reg_file|Mux50~10 , reg_file|Mux50~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[13]~feeder , sreaddata2_IDEX[13]~feeder, mips_processor, 1
instance = comp, \sreaddata2_IDEX[13] , sreaddata2_IDEX[13], mips_processor, 1
instance = comp, \forward|Mux18~6 , forward|Mux18~6, mips_processor, 1
instance = comp, \alu_main|Result~9 , alu_main|Result~9, mips_processor, 1
instance = comp, \forward|Mux50~1 , forward|Mux50~1, mips_processor, 1
instance = comp, \salumainresult_EXMEM[12] , salumainresult_EXMEM[12], mips_processor, 1
instance = comp, \forward|Mux51~1 , forward|Mux51~1, mips_processor, 1
instance = comp, \reg_file|registers[13][12] , reg_file|registers[13][12], mips_processor, 1
instance = comp, \reg_file|registers[15][12] , reg_file|registers[15][12], mips_processor, 1
instance = comp, \reg_file|registers[12][12] , reg_file|registers[12][12], mips_processor, 1
instance = comp, \reg_file|Mux19~7 , reg_file|Mux19~7, mips_processor, 1
instance = comp, \reg_file|registers[10][12] , reg_file|registers[10][12], mips_processor, 1
instance = comp, \reg_file|registers[11][12] , reg_file|registers[11][12], mips_processor, 1
instance = comp, \reg_file|registers[8][12] , reg_file|registers[8][12], mips_processor, 1
instance = comp, \reg_file|registers[9][12]~feeder , reg_file|registers[9][12]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][12] , reg_file|registers[9][12], mips_processor, 1
instance = comp, \reg_file|Mux19~5 , reg_file|Mux19~5, mips_processor, 1
instance = comp, \reg_file|registers[6][12] , reg_file|registers[6][12], mips_processor, 1
instance = comp, \reg_file|registers[4][12] , reg_file|registers[4][12], mips_processor, 1
instance = comp, \reg_file|registers[5][12] , reg_file|registers[5][12], mips_processor, 1
instance = comp, \reg_file|registers[7][12] , reg_file|registers[7][12], mips_processor, 1
instance = comp, \reg_file|Mux19~8 , reg_file|Mux19~8, mips_processor, 1
instance = comp, \reg_file|registers[3][12] , reg_file|registers[3][12], mips_processor, 1
instance = comp, \reg_file|registers[1][12] , reg_file|registers[1][12], mips_processor, 1
instance = comp, \reg_file|registers[2][12] , reg_file|registers[2][12], mips_processor, 1
instance = comp, \reg_file|registers[0][12] , reg_file|registers[0][12], mips_processor, 1
instance = comp, \reg_file|Mux19~6 , reg_file|Mux19~6, mips_processor, 1
instance = comp, \reg_file|Mux19~9 , reg_file|Mux19~9, mips_processor, 1
instance = comp, \reg_file|registers[31][12]~feeder , reg_file|registers[31][12]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[31][12] , reg_file|registers[31][12], mips_processor, 1
instance = comp, \reg_file|registers[23][12] , reg_file|registers[23][12], mips_processor, 1
instance = comp, \reg_file|registers[27][12] , reg_file|registers[27][12], mips_processor, 1
instance = comp, \reg_file|registers[19][12] , reg_file|registers[19][12], mips_processor, 1
instance = comp, \reg_file|Mux19~3 , reg_file|Mux19~3, mips_processor, 1
instance = comp, \reg_file|registers[26][12] , reg_file|registers[26][12], mips_processor, 1
instance = comp, \reg_file|registers[22][12]~feeder , reg_file|registers[22][12]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][12] , reg_file|registers[22][12], mips_processor, 1
instance = comp, \reg_file|registers[30][12] , reg_file|registers[30][12], mips_processor, 1
instance = comp, \reg_file|registers[18][12] , reg_file|registers[18][12], mips_processor, 1
instance = comp, \reg_file|Mux19~2 , reg_file|Mux19~2, mips_processor, 1
instance = comp, \reg_file|registers[17][12] , reg_file|registers[17][12], mips_processor, 1
instance = comp, \reg_file|registers[29][12]~feeder , reg_file|registers[29][12]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][12] , reg_file|registers[29][12], mips_processor, 1
instance = comp, \reg_file|registers[25][12] , reg_file|registers[25][12], mips_processor, 1
instance = comp, \reg_file|registers[21][12] , reg_file|registers[21][12], mips_processor, 1
instance = comp, \reg_file|Mux19~1 , reg_file|Mux19~1, mips_processor, 1
instance = comp, \reg_file|registers[28][12]~feeder , reg_file|registers[28][12]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][12] , reg_file|registers[28][12], mips_processor, 1
instance = comp, \reg_file|registers[20][12] , reg_file|registers[20][12], mips_processor, 1
instance = comp, \reg_file|registers[16][12] , reg_file|registers[16][12], mips_processor, 1
instance = comp, \reg_file|registers[24][12] , reg_file|registers[24][12], mips_processor, 1
instance = comp, \reg_file|Mux19~0 , reg_file|Mux19~0, mips_processor, 1
instance = comp, \reg_file|Mux19~4 , reg_file|Mux19~4, mips_processor, 1
instance = comp, \reg_file|Mux19~10 , reg_file|Mux19~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[12] , sreaddata1_IDEX[12], mips_processor, 1
instance = comp, \forward|Mux19~0 , forward|Mux19~0, mips_processor, 1
instance = comp, \alu_main|Add0~45 , alu_main|Add0~45, mips_processor, 1
instance = comp, \alu_main|Add0~49 , alu_main|Add0~49, mips_processor, 1
instance = comp, \forward|Mux51~0 , forward|Mux51~0, mips_processor, 1
instance = comp, \alu_main|Result~8 , alu_main|Result~8, mips_processor, 1
instance = comp, \spc_IFID[14] , spc_IFID[14], mips_processor, 1
instance = comp, \spc_IDEX[14] , spc_IDEX[14], mips_processor, 1
instance = comp, \spc_EXMEM[14]~feeder , spc_EXMEM[14]~feeder, mips_processor, 1
instance = comp, \spc_EXMEM[14] , spc_EXMEM[14], mips_processor, 1
instance = comp, \spc_MEMWB[14] , spc_MEMWB[14], mips_processor, 1
instance = comp, \mux_jal|output[14]~14 , mux_jal|output[14]~14, mips_processor, 1
instance = comp, \reg_file|registers[9][14] , reg_file|registers[9][14], mips_processor, 1
instance = comp, \reg_file|registers[11][14] , reg_file|registers[11][14], mips_processor, 1
instance = comp, \reg_file|registers[10][14] , reg_file|registers[10][14], mips_processor, 1
instance = comp, \reg_file|registers[8][14] , reg_file|registers[8][14], mips_processor, 1
instance = comp, \reg_file|Mux49~5 , reg_file|Mux49~5, mips_processor, 1
instance = comp, \reg_file|registers[14][14] , reg_file|registers[14][14], mips_processor, 1
instance = comp, \reg_file|registers[12][14] , reg_file|registers[12][14], mips_processor, 1
instance = comp, \reg_file|registers[15][14] , reg_file|registers[15][14], mips_processor, 1
instance = comp, \reg_file|registers[13][14] , reg_file|registers[13][14], mips_processor, 1
instance = comp, \reg_file|Mux49~7 , reg_file|Mux49~7, mips_processor, 1
instance = comp, \reg_file|registers[2][14] , reg_file|registers[2][14], mips_processor, 1
instance = comp, \reg_file|registers[1][14] , reg_file|registers[1][14], mips_processor, 1
instance = comp, \reg_file|registers[3][14] , reg_file|registers[3][14], mips_processor, 1
instance = comp, \reg_file|registers[0][14] , reg_file|registers[0][14], mips_processor, 1
instance = comp, \reg_file|Mux49~6 , reg_file|Mux49~6, mips_processor, 1
instance = comp, \reg_file|registers[5][14] , reg_file|registers[5][14], mips_processor, 1
instance = comp, \reg_file|registers[4][14] , reg_file|registers[4][14], mips_processor, 1
instance = comp, \reg_file|registers[6][14] , reg_file|registers[6][14], mips_processor, 1
instance = comp, \reg_file|registers[7][14] , reg_file|registers[7][14], mips_processor, 1
instance = comp, \reg_file|Mux49~8 , reg_file|Mux49~8, mips_processor, 1
instance = comp, \reg_file|Mux49~9 , reg_file|Mux49~9, mips_processor, 1
instance = comp, \reg_file|registers[29][14] , reg_file|registers[29][14], mips_processor, 1
instance = comp, \reg_file|registers[17][14] , reg_file|registers[17][14], mips_processor, 1
instance = comp, \reg_file|registers[21][14] , reg_file|registers[21][14], mips_processor, 1
instance = comp, \reg_file|registers[25][14] , reg_file|registers[25][14], mips_processor, 1
instance = comp, \reg_file|Mux49~1 , reg_file|Mux49~1, mips_processor, 1
instance = comp, \reg_file|registers[26][14] , reg_file|registers[26][14], mips_processor, 1
instance = comp, \reg_file|registers[22][14]~feeder , reg_file|registers[22][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][14] , reg_file|registers[22][14], mips_processor, 1
instance = comp, \reg_file|registers[30][14] , reg_file|registers[30][14], mips_processor, 1
instance = comp, \reg_file|registers[18][14]~feeder , reg_file|registers[18][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][14] , reg_file|registers[18][14], mips_processor, 1
instance = comp, \reg_file|Mux49~2 , reg_file|Mux49~2, mips_processor, 1
instance = comp, \reg_file|registers[27][14]~feeder , reg_file|registers[27][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[27][14] , reg_file|registers[27][14], mips_processor, 1
instance = comp, \reg_file|registers[31][14]~feeder , reg_file|registers[31][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[31][14] , reg_file|registers[31][14], mips_processor, 1
instance = comp, \reg_file|registers[23][14]~feeder , reg_file|registers[23][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][14] , reg_file|registers[23][14], mips_processor, 1
instance = comp, \reg_file|registers[19][14]~feeder , reg_file|registers[19][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][14] , reg_file|registers[19][14], mips_processor, 1
instance = comp, \reg_file|Mux49~3 , reg_file|Mux49~3, mips_processor, 1
instance = comp, \reg_file|registers[16][14]~feeder , reg_file|registers[16][14]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[16][14] , reg_file|registers[16][14], mips_processor, 1
instance = comp, \reg_file|registers[24][14] , reg_file|registers[24][14], mips_processor, 1
instance = comp, \reg_file|registers[28][14] , reg_file|registers[28][14], mips_processor, 1
instance = comp, \reg_file|registers[20][14] , reg_file|registers[20][14], mips_processor, 1
instance = comp, \reg_file|Mux49~0 , reg_file|Mux49~0, mips_processor, 1
instance = comp, \reg_file|Mux49~4 , reg_file|Mux49~4, mips_processor, 1
instance = comp, \reg_file|Mux49~10 , reg_file|Mux49~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[14] , sreaddata2_IDEX[14], mips_processor, 1
instance = comp, \forward|Mux49~0 , forward|Mux49~0, mips_processor, 1
instance = comp, \alu_main|Result~10 , alu_main|Result~10, mips_processor, 1
instance = comp, \forward|Mux49~1 , forward|Mux49~1, mips_processor, 1
instance = comp, \alu_main|Add0~53 , alu_main|Add0~53, mips_processor, 1
instance = comp, \alu_main|Add0~57 , alu_main|Add0~57, mips_processor, 1
instance = comp, \alu_main|Mux14~3 , alu_main|Mux14~3, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~28 , alu_main|ShiftLeft1~28, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~54 , alu_main|ShiftLeft1~54, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~29 , alu_main|ShiftLeft1~29, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~19 , alu_main|ShiftLeft0~19, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~27 , alu_main|ShiftLeft0~27, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~49 , alu_main|ShiftLeft0~49, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~59 , alu_main|ShiftLeft0~59, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~28 , alu_main|ShiftLeft0~28, mips_processor, 1
instance = comp, \alu_main|Mux14~6 , alu_main|Mux14~6, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~44 , alu_main|ShiftRight1~44, mips_processor, 1
instance = comp, \reg_file|registers[25][26]~feeder , reg_file|registers[25][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][26] , reg_file|registers[25][26], mips_processor, 1
instance = comp, \reg_file|registers[21][26] , reg_file|registers[21][26], mips_processor, 1
instance = comp, \reg_file|registers[29][26]~feeder , reg_file|registers[29][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][26] , reg_file|registers[29][26], mips_processor, 1
instance = comp, \reg_file|registers[17][26] , reg_file|registers[17][26], mips_processor, 1
instance = comp, \reg_file|Mux37~1 , reg_file|Mux37~1, mips_processor, 1
instance = comp, \reg_file|registers[23][26]~feeder , reg_file|registers[23][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][26] , reg_file|registers[23][26], mips_processor, 1
instance = comp, \reg_file|registers[27][26] , reg_file|registers[27][26], mips_processor, 1
instance = comp, \reg_file|registers[31][26] , reg_file|registers[31][26], mips_processor, 1
instance = comp, \reg_file|registers[19][26] , reg_file|registers[19][26], mips_processor, 1
instance = comp, \reg_file|Mux37~3 , reg_file|Mux37~3, mips_processor, 1
instance = comp, \reg_file|registers[24][26] , reg_file|registers[24][26], mips_processor, 1
instance = comp, \reg_file|registers[20][26] , reg_file|registers[20][26], mips_processor, 1
instance = comp, \reg_file|registers[16][26] , reg_file|registers[16][26], mips_processor, 1
instance = comp, \reg_file|registers[28][26]~feeder , reg_file|registers[28][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][26] , reg_file|registers[28][26], mips_processor, 1
instance = comp, \reg_file|Mux37~0 , reg_file|Mux37~0, mips_processor, 1
instance = comp, \reg_file|registers[26][26] , reg_file|registers[26][26], mips_processor, 1
instance = comp, \reg_file|registers[18][26] , reg_file|registers[18][26], mips_processor, 1
instance = comp, \reg_file|registers[30][26] , reg_file|registers[30][26], mips_processor, 1
instance = comp, \reg_file|registers[22][26]~feeder , reg_file|registers[22][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][26] , reg_file|registers[22][26], mips_processor, 1
instance = comp, \reg_file|Mux37~2 , reg_file|Mux37~2, mips_processor, 1
instance = comp, \reg_file|Mux37~4 , reg_file|Mux37~4, mips_processor, 1
instance = comp, \reg_file|registers[2][26] , reg_file|registers[2][26], mips_processor, 1
instance = comp, \reg_file|registers[0][26]~feeder , reg_file|registers[0][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][26] , reg_file|registers[0][26], mips_processor, 1
instance = comp, \reg_file|registers[3][26] , reg_file|registers[3][26], mips_processor, 1
instance = comp, \reg_file|registers[1][26]~feeder , reg_file|registers[1][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][26] , reg_file|registers[1][26], mips_processor, 1
instance = comp, \reg_file|Mux37~6 , reg_file|Mux37~6, mips_processor, 1
instance = comp, \reg_file|registers[13][26] , reg_file|registers[13][26], mips_processor, 1
instance = comp, \reg_file|registers[15][26] , reg_file|registers[15][26], mips_processor, 1
instance = comp, \reg_file|registers[14][26] , reg_file|registers[14][26], mips_processor, 1
instance = comp, \reg_file|Mux37~7 , reg_file|Mux37~7, mips_processor, 1
instance = comp, \reg_file|registers[10][26] , reg_file|registers[10][26], mips_processor, 1
instance = comp, \reg_file|registers[8][26]~feeder , reg_file|registers[8][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][26] , reg_file|registers[8][26], mips_processor, 1
instance = comp, \reg_file|registers[11][26] , reg_file|registers[11][26], mips_processor, 1
instance = comp, \reg_file|registers[9][26] , reg_file|registers[9][26], mips_processor, 1
instance = comp, \reg_file|Mux37~5 , reg_file|Mux37~5, mips_processor, 1
instance = comp, \reg_file|registers[6][26] , reg_file|registers[6][26], mips_processor, 1
instance = comp, \reg_file|registers[7][26]~feeder , reg_file|registers[7][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][26] , reg_file|registers[7][26], mips_processor, 1
instance = comp, \reg_file|registers[5][26]~feeder , reg_file|registers[5][26]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[5][26] , reg_file|registers[5][26], mips_processor, 1
instance = comp, \reg_file|registers[4][26] , reg_file|registers[4][26], mips_processor, 1
instance = comp, \reg_file|Mux37~8 , reg_file|Mux37~8, mips_processor, 1
instance = comp, \reg_file|Mux37~9 , reg_file|Mux37~9, mips_processor, 1
instance = comp, \reg_file|Mux37~10 , reg_file|Mux37~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[26] , sreaddata2_IDEX[26], mips_processor, 1
instance = comp, \forward|Mux37~0 , forward|Mux37~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~45 , alu_main|ShiftRight1~45, mips_processor, 1
instance = comp, \forward|Mux35~0 , forward|Mux35~0, mips_processor, 1
instance = comp, \salumainresult_EXMEM[29] , salumainresult_EXMEM[29], mips_processor, 1
instance = comp, \forward|Mux34~0 , forward|Mux34~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~46 , alu_main|ShiftRight1~46, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~20 , alu_main|ShiftRight1~20, mips_processor, 1
instance = comp, \salumainresult_EXMEM[18] , salumainresult_EXMEM[18], mips_processor, 1
instance = comp, \forward|Mux13~0 , forward|Mux13~0, mips_processor, 1
instance = comp, \forward|Mux45~1 , forward|Mux45~1, mips_processor, 1
instance = comp, \reg_file|registers[23][17] , reg_file|registers[23][17], mips_processor, 1
instance = comp, \reg_file|registers[19][17]~feeder , reg_file|registers[19][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][17] , reg_file|registers[19][17], mips_processor, 1
instance = comp, \reg_file|registers[31][17] , reg_file|registers[31][17], mips_processor, 1
instance = comp, \reg_file|registers[27][17] , reg_file|registers[27][17], mips_processor, 1
instance = comp, \reg_file|Mux46~3 , reg_file|Mux46~3, mips_processor, 1
instance = comp, \reg_file|registers[17][17] , reg_file|registers[17][17], mips_processor, 1
instance = comp, \reg_file|registers[25][17] , reg_file|registers[25][17], mips_processor, 1
instance = comp, \reg_file|registers[21][17] , reg_file|registers[21][17], mips_processor, 1
instance = comp, \reg_file|registers[29][17] , reg_file|registers[29][17], mips_processor, 1
instance = comp, \reg_file|Mux46~1 , reg_file|Mux46~1, mips_processor, 1
instance = comp, \reg_file|registers[22][17] , reg_file|registers[22][17], mips_processor, 1
instance = comp, \reg_file|registers[26][17] , reg_file|registers[26][17], mips_processor, 1
instance = comp, \reg_file|registers[18][17] , reg_file|registers[18][17], mips_processor, 1
instance = comp, \reg_file|Mux46~2 , reg_file|Mux46~2, mips_processor, 1
instance = comp, \reg_file|registers[28][17] , reg_file|registers[28][17], mips_processor, 1
instance = comp, \reg_file|registers[20][17] , reg_file|registers[20][17], mips_processor, 1
instance = comp, \reg_file|registers[16][17] , reg_file|registers[16][17], mips_processor, 1
instance = comp, \reg_file|registers[24][17] , reg_file|registers[24][17], mips_processor, 1
instance = comp, \reg_file|Mux46~0 , reg_file|Mux46~0, mips_processor, 1
instance = comp, \reg_file|Mux46~4 , reg_file|Mux46~4, mips_processor, 1
instance = comp, \reg_file|registers[4][17]~feeder , reg_file|registers[4][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][17] , reg_file|registers[4][17], mips_processor, 1
instance = comp, \reg_file|registers[6][17] , reg_file|registers[6][17], mips_processor, 1
instance = comp, \reg_file|registers[5][17] , reg_file|registers[5][17], mips_processor, 1
instance = comp, \reg_file|registers[7][17] , reg_file|registers[7][17], mips_processor, 1
instance = comp, \reg_file|Mux46~8 , reg_file|Mux46~8, mips_processor, 1
instance = comp, \reg_file|registers[8][17] , reg_file|registers[8][17], mips_processor, 1
instance = comp, \reg_file|registers[10][17] , reg_file|registers[10][17], mips_processor, 1
instance = comp, \reg_file|registers[11][17] , reg_file|registers[11][17], mips_processor, 1
instance = comp, \reg_file|registers[9][17] , reg_file|registers[9][17], mips_processor, 1
instance = comp, \reg_file|Mux46~5 , reg_file|Mux46~5, mips_processor, 1
instance = comp, \reg_file|registers[14][17] , reg_file|registers[14][17], mips_processor, 1
instance = comp, \reg_file|registers[13][17]~feeder , reg_file|registers[13][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][17] , reg_file|registers[13][17], mips_processor, 1
instance = comp, \reg_file|registers[15][17] , reg_file|registers[15][17], mips_processor, 1
instance = comp, \reg_file|registers[12][17]~feeder , reg_file|registers[12][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][17] , reg_file|registers[12][17], mips_processor, 1
instance = comp, \reg_file|Mux46~7 , reg_file|Mux46~7, mips_processor, 1
instance = comp, \reg_file|registers[1][17]~feeder , reg_file|registers[1][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][17] , reg_file|registers[1][17], mips_processor, 1
instance = comp, \reg_file|registers[3][17]~feeder , reg_file|registers[3][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[3][17] , reg_file|registers[3][17], mips_processor, 1
instance = comp, \reg_file|registers[2][17] , reg_file|registers[2][17], mips_processor, 1
instance = comp, \reg_file|registers[0][17]~feeder , reg_file|registers[0][17]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][17] , reg_file|registers[0][17], mips_processor, 1
instance = comp, \reg_file|Mux46~6 , reg_file|Mux46~6, mips_processor, 1
instance = comp, \reg_file|Mux46~9 , reg_file|Mux46~9, mips_processor, 1
instance = comp, \reg_file|Mux46~10 , reg_file|Mux46~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[17]~feeder , sreaddata2_IDEX[17]~feeder, mips_processor, 1
instance = comp, \sreaddata2_IDEX[17] , sreaddata2_IDEX[17], mips_processor, 1
instance = comp, \forward|Mux46~1 , forward|Mux46~1, mips_processor, 1
instance = comp, \forward|Mux47~1 , forward|Mux47~1, mips_processor, 1
instance = comp, \forward|Mux15~0 , forward|Mux15~0, mips_processor, 1
instance = comp, \reg_file|registers[2][15] , reg_file|registers[2][15], mips_processor, 1
instance = comp, \reg_file|registers[3][15] , reg_file|registers[3][15], mips_processor, 1
instance = comp, \reg_file|registers[1][15] , reg_file|registers[1][15], mips_processor, 1
instance = comp, \reg_file|registers[0][15] , reg_file|registers[0][15], mips_processor, 1
instance = comp, \reg_file|Mux48~6 , reg_file|Mux48~6, mips_processor, 1
instance = comp, \reg_file|registers[12][15] , reg_file|registers[12][15], mips_processor, 1
instance = comp, \reg_file|registers[14][15] , reg_file|registers[14][15], mips_processor, 1
instance = comp, \reg_file|registers[15][15] , reg_file|registers[15][15], mips_processor, 1
instance = comp, \reg_file|registers[13][15]~feeder , reg_file|registers[13][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][15] , reg_file|registers[13][15], mips_processor, 1
instance = comp, \reg_file|Mux48~7 , reg_file|Mux48~7, mips_processor, 1
instance = comp, \reg_file|registers[9][15] , reg_file|registers[9][15], mips_processor, 1
instance = comp, \reg_file|registers[10][15] , reg_file|registers[10][15], mips_processor, 1
instance = comp, \reg_file|registers[11][15] , reg_file|registers[11][15], mips_processor, 1
instance = comp, \reg_file|registers[8][15] , reg_file|registers[8][15], mips_processor, 1
instance = comp, \reg_file|Mux48~5 , reg_file|Mux48~5, mips_processor, 1
instance = comp, \reg_file|registers[5][15] , reg_file|registers[5][15], mips_processor, 1
instance = comp, \reg_file|registers[4][15] , reg_file|registers[4][15], mips_processor, 1
instance = comp, \reg_file|registers[6][15] , reg_file|registers[6][15], mips_processor, 1
instance = comp, \reg_file|registers[7][15] , reg_file|registers[7][15], mips_processor, 1
instance = comp, \reg_file|Mux48~8 , reg_file|Mux48~8, mips_processor, 1
instance = comp, \reg_file|Mux48~9 , reg_file|Mux48~9, mips_processor, 1
instance = comp, \reg_file|registers[21][15] , reg_file|registers[21][15], mips_processor, 1
instance = comp, \reg_file|registers[17][15] , reg_file|registers[17][15], mips_processor, 1
instance = comp, \reg_file|registers[29][15]~feeder , reg_file|registers[29][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][15] , reg_file|registers[29][15], mips_processor, 1
instance = comp, \reg_file|registers[25][15] , reg_file|registers[25][15], mips_processor, 1
instance = comp, \reg_file|Mux48~1 , reg_file|Mux48~1, mips_processor, 1
instance = comp, \reg_file|registers[24][15] , reg_file|registers[24][15], mips_processor, 1
instance = comp, \reg_file|registers[16][15]~feeder , reg_file|registers[16][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[16][15] , reg_file|registers[16][15], mips_processor, 1
instance = comp, \reg_file|registers[20][15] , reg_file|registers[20][15], mips_processor, 1
instance = comp, \reg_file|registers[28][15]~feeder , reg_file|registers[28][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][15] , reg_file|registers[28][15], mips_processor, 1
instance = comp, \reg_file|Mux48~0 , reg_file|Mux48~0, mips_processor, 1
instance = comp, \reg_file|registers[23][15]~feeder , reg_file|registers[23][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][15] , reg_file|registers[23][15], mips_processor, 1
instance = comp, \reg_file|registers[27][15] , reg_file|registers[27][15], mips_processor, 1
instance = comp, \reg_file|registers[19][15] , reg_file|registers[19][15], mips_processor, 1
instance = comp, \reg_file|Mux48~3 , reg_file|Mux48~3, mips_processor, 1
instance = comp, \reg_file|registers[26][15] , reg_file|registers[26][15], mips_processor, 1
instance = comp, \reg_file|registers[22][15]~feeder , reg_file|registers[22][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][15] , reg_file|registers[22][15], mips_processor, 1
instance = comp, \reg_file|registers[30][15] , reg_file|registers[30][15], mips_processor, 1
instance = comp, \reg_file|registers[18][15]~feeder , reg_file|registers[18][15]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][15] , reg_file|registers[18][15], mips_processor, 1
instance = comp, \reg_file|Mux48~2 , reg_file|Mux48~2, mips_processor, 1
instance = comp, \reg_file|Mux48~4 , reg_file|Mux48~4, mips_processor, 1
instance = comp, \reg_file|Mux48~10 , reg_file|Mux48~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[15]~feeder , sreaddata2_IDEX[15]~feeder, mips_processor, 1
instance = comp, \sreaddata2_IDEX[15] , sreaddata2_IDEX[15], mips_processor, 1
instance = comp, \salumainresult_EXMEM[15] , salumainresult_EXMEM[15], mips_processor, 1
instance = comp, \forward|Mux48~0 , forward|Mux48~0, mips_processor, 1
instance = comp, \alu_main|Result~11 , alu_main|Result~11, mips_processor, 1
instance = comp, \forward|Mux48~1 , forward|Mux48~1, mips_processor, 1
instance = comp, \alu_main|Add0~61 , alu_main|Add0~61, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~57 , alu_main|ShiftLeft1~57, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~53 , alu_main|ShiftLeft1~53, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~22 , alu_main|ShiftLeft1~22, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~50 , alu_main|ShiftLeft1~50, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~51 , alu_main|ShiftLeft1~51, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~16 , alu_main|ShiftLeft1~16, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~55 , alu_main|ShiftLeft1~55, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~56 , alu_main|ShiftLeft1~56, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~30 , alu_main|ShiftLeft1~30, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~12 , alu_main|ShiftLeft1~12, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~31 , alu_main|ShiftLeft1~31, mips_processor, 1
instance = comp, \alu_main|Mux15~3 , alu_main|Mux15~3, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~13 , alu_main|ShiftLeft0~13, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~29 , alu_main|ShiftLeft0~29, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~46 , alu_main|ShiftLeft0~46, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~47 , alu_main|ShiftLeft0~47, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~30 , alu_main|ShiftLeft0~30, mips_processor, 1
instance = comp, \alu_main|Mux15~6 , alu_main|Mux15~6, mips_processor, 1
instance = comp, \reg_file|registers[25][30]~feeder , reg_file|registers[25][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][30] , reg_file|registers[25][30], mips_processor, 1
instance = comp, \reg_file|registers[21][30] , reg_file|registers[21][30], mips_processor, 1
instance = comp, \reg_file|registers[17][30] , reg_file|registers[17][30], mips_processor, 1
instance = comp, \reg_file|registers[29][30] , reg_file|registers[29][30], mips_processor, 1
instance = comp, \reg_file|Mux1~1 , reg_file|Mux1~1, mips_processor, 1
instance = comp, \reg_file|registers[30][30] , reg_file|registers[30][30], mips_processor, 1
instance = comp, \reg_file|registers[22][30] , reg_file|registers[22][30], mips_processor, 1
instance = comp, \reg_file|registers[26][30] , reg_file|registers[26][30], mips_processor, 1
instance = comp, \reg_file|registers[18][30] , reg_file|registers[18][30], mips_processor, 1
instance = comp, \reg_file|Mux1~2 , reg_file|Mux1~2, mips_processor, 1
instance = comp, \reg_file|registers[31][30] , reg_file|registers[31][30], mips_processor, 1
instance = comp, \reg_file|registers[27][30]~feeder , reg_file|registers[27][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[27][30] , reg_file|registers[27][30], mips_processor, 1
instance = comp, \reg_file|registers[19][30]~feeder , reg_file|registers[19][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][30] , reg_file|registers[19][30], mips_processor, 1
instance = comp, \reg_file|Mux1~3 , reg_file|Mux1~3, mips_processor, 1
instance = comp, \reg_file|registers[24][30] , reg_file|registers[24][30], mips_processor, 1
instance = comp, \reg_file|registers[16][30] , reg_file|registers[16][30], mips_processor, 1
instance = comp, \reg_file|registers[28][30] , reg_file|registers[28][30], mips_processor, 1
instance = comp, \reg_file|registers[20][30] , reg_file|registers[20][30], mips_processor, 1
instance = comp, \reg_file|Mux1~0 , reg_file|Mux1~0, mips_processor, 1
instance = comp, \reg_file|Mux1~4 , reg_file|Mux1~4, mips_processor, 1
instance = comp, \reg_file|registers[3][30] , reg_file|registers[3][30], mips_processor, 1
instance = comp, \reg_file|registers[0][30] , reg_file|registers[0][30], mips_processor, 1
instance = comp, \reg_file|registers[2][30] , reg_file|registers[2][30], mips_processor, 1
instance = comp, \reg_file|registers[1][30] , reg_file|registers[1][30], mips_processor, 1
instance = comp, \reg_file|Mux1~6 , reg_file|Mux1~6, mips_processor, 1
instance = comp, \reg_file|registers[9][30]~feeder , reg_file|registers[9][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][30] , reg_file|registers[9][30], mips_processor, 1
instance = comp, \reg_file|registers[10][30]~feeder , reg_file|registers[10][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[10][30] , reg_file|registers[10][30], mips_processor, 1
instance = comp, \reg_file|registers[11][30]~feeder , reg_file|registers[11][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[11][30] , reg_file|registers[11][30], mips_processor, 1
instance = comp, \reg_file|registers[8][30]~feeder , reg_file|registers[8][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][30] , reg_file|registers[8][30], mips_processor, 1
instance = comp, \reg_file|Mux1~5 , reg_file|Mux1~5, mips_processor, 1
instance = comp, \reg_file|registers[15][30] , reg_file|registers[15][30], mips_processor, 1
instance = comp, \reg_file|registers[12][30]~feeder , reg_file|registers[12][30]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][30] , reg_file|registers[12][30], mips_processor, 1
instance = comp, \reg_file|registers[14][30] , reg_file|registers[14][30], mips_processor, 1
instance = comp, \reg_file|registers[13][30] , reg_file|registers[13][30], mips_processor, 1
instance = comp, \reg_file|Mux1~7 , reg_file|Mux1~7, mips_processor, 1
instance = comp, \reg_file|registers[6][30] , reg_file|registers[6][30], mips_processor, 1
instance = comp, \reg_file|registers[4][30] , reg_file|registers[4][30], mips_processor, 1
instance = comp, \reg_file|registers[5][30] , reg_file|registers[5][30], mips_processor, 1
instance = comp, \reg_file|registers[7][30] , reg_file|registers[7][30], mips_processor, 1
instance = comp, \reg_file|Mux1~8 , reg_file|Mux1~8, mips_processor, 1
instance = comp, \reg_file|Mux1~9 , reg_file|Mux1~9, mips_processor, 1
instance = comp, \reg_file|Mux1~10 , reg_file|Mux1~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[30]~feeder , sreaddata1_IDEX[30]~feeder, mips_processor, 1
instance = comp, \sreaddata1_IDEX[30] , sreaddata1_IDEX[30], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[30] , sreaddata1_EXMEM[30], mips_processor, 1
instance = comp, \alu_branch|Add0~109 , alu_branch|Add0~109, mips_processor, 1
instance = comp, \alu_branch|Add0~113 , alu_branch|Add0~113, mips_processor, 1
instance = comp, \mux_jr|output[30]~31 , mux_jr|output[30]~31, mips_processor, 1
instance = comp, \pc_mips|pc_output[30] , pc_mips|pc_output[30], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[23] , sjumpaddress_EXMEM[23], mips_processor, 1
instance = comp, \Add0~65 , Add0~65, mips_processor, 1
instance = comp, \Add0~69 , Add0~69, mips_processor, 1
instance = comp, \Add0~73 , Add0~73, mips_processor, 1
instance = comp, \Add0~77 , Add0~77, mips_processor, 1
instance = comp, \Add0~81 , Add0~81, mips_processor, 1
instance = comp, \Add0~85 , Add0~85, mips_processor, 1
instance = comp, \spc_IFID[23] , spc_IFID[23], mips_processor, 1
instance = comp, \spc_IDEX[23] , spc_IDEX[23], mips_processor, 1
instance = comp, \spc_EXMEM[23]~feeder , spc_EXMEM[23]~feeder, mips_processor, 1
instance = comp, \spc_EXMEM[23] , spc_EXMEM[23], mips_processor, 1
instance = comp, \spc_MEMWB[23] , spc_MEMWB[23], mips_processor, 1
instance = comp, \reg_file|registers[29][23] , reg_file|registers[29][23], mips_processor, 1
instance = comp, \reg_file|registers[21][23] , reg_file|registers[21][23], mips_processor, 1
instance = comp, \reg_file|registers[25][23] , reg_file|registers[25][23], mips_processor, 1
instance = comp, \reg_file|registers[17][23] , reg_file|registers[17][23], mips_processor, 1
instance = comp, \reg_file|Mux40~1 , reg_file|Mux40~1, mips_processor, 1
instance = comp, \reg_file|registers[27][23] , reg_file|registers[27][23], mips_processor, 1
instance = comp, \reg_file|registers[31][23] , reg_file|registers[31][23], mips_processor, 1
instance = comp, \reg_file|registers[23][23] , reg_file|registers[23][23], mips_processor, 1
instance = comp, \reg_file|registers[19][23] , reg_file|registers[19][23], mips_processor, 1
instance = comp, \reg_file|Mux40~3 , reg_file|Mux40~3, mips_processor, 1
instance = comp, \reg_file|registers[24][23] , reg_file|registers[24][23], mips_processor, 1
instance = comp, \reg_file|registers[20][23] , reg_file|registers[20][23], mips_processor, 1
instance = comp, \reg_file|registers[28][23] , reg_file|registers[28][23], mips_processor, 1
instance = comp, \reg_file|registers[16][23] , reg_file|registers[16][23], mips_processor, 1
instance = comp, \reg_file|Mux40~0 , reg_file|Mux40~0, mips_processor, 1
instance = comp, \reg_file|registers[26][23] , reg_file|registers[26][23], mips_processor, 1
instance = comp, \reg_file|registers[30][23]~feeder , reg_file|registers[30][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][23] , reg_file|registers[30][23], mips_processor, 1
instance = comp, \reg_file|registers[22][23]~feeder , reg_file|registers[22][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][23] , reg_file|registers[22][23], mips_processor, 1
instance = comp, \reg_file|registers[18][23] , reg_file|registers[18][23], mips_processor, 1
instance = comp, \reg_file|Mux40~2 , reg_file|Mux40~2, mips_processor, 1
instance = comp, \reg_file|Mux40~4 , reg_file|Mux40~4, mips_processor, 1
instance = comp, \reg_file|registers[14][23] , reg_file|registers[14][23], mips_processor, 1
instance = comp, \reg_file|registers[15][23] , reg_file|registers[15][23], mips_processor, 1
instance = comp, \reg_file|registers[12][23] , reg_file|registers[12][23], mips_processor, 1
instance = comp, \reg_file|registers[13][23] , reg_file|registers[13][23], mips_processor, 1
instance = comp, \reg_file|Mux40~7 , reg_file|Mux40~7, mips_processor, 1
instance = comp, \reg_file|registers[8][23]~feeder , reg_file|registers[8][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][23] , reg_file|registers[8][23], mips_processor, 1
instance = comp, \reg_file|registers[11][23] , reg_file|registers[11][23], mips_processor, 1
instance = comp, \reg_file|registers[9][23]~feeder , reg_file|registers[9][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][23] , reg_file|registers[9][23], mips_processor, 1
instance = comp, \reg_file|Mux40~5 , reg_file|Mux40~5, mips_processor, 1
instance = comp, \reg_file|registers[6][23]~feeder , reg_file|registers[6][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[6][23] , reg_file|registers[6][23], mips_processor, 1
instance = comp, \reg_file|registers[5][23]~feeder , reg_file|registers[5][23]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[5][23] , reg_file|registers[5][23], mips_processor, 1
instance = comp, \reg_file|registers[4][23] , reg_file|registers[4][23], mips_processor, 1
instance = comp, \reg_file|registers[7][23] , reg_file|registers[7][23], mips_processor, 1
instance = comp, \reg_file|Mux40~8 , reg_file|Mux40~8, mips_processor, 1
instance = comp, \reg_file|registers[3][23] , reg_file|registers[3][23], mips_processor, 1
instance = comp, \reg_file|registers[2][23] , reg_file|registers[2][23], mips_processor, 1
instance = comp, \reg_file|registers[0][23] , reg_file|registers[0][23], mips_processor, 1
instance = comp, \reg_file|registers[1][23] , reg_file|registers[1][23], mips_processor, 1
instance = comp, \reg_file|Mux40~6 , reg_file|Mux40~6, mips_processor, 1
instance = comp, \reg_file|Mux40~9 , reg_file|Mux40~9, mips_processor, 1
instance = comp, \reg_file|Mux40~10 , reg_file|Mux40~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[23] , sreaddata2_IDEX[23], mips_processor, 1
instance = comp, \salumainresult_EXMEM[23] , salumainresult_EXMEM[23], mips_processor, 1
instance = comp, \forward|Mux40~0 , forward|Mux40~0, mips_processor, 1
instance = comp, \forward|Mux8~0 , forward|Mux8~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~34 , alu_main|ShiftLeft0~34, mips_processor, 1
instance = comp, \alu_main|Mux23~0 , alu_main|Mux23~0, mips_processor, 1
instance = comp, \reg_file|registers[17][31] , reg_file|registers[17][31], mips_processor, 1
instance = comp, \reg_file|registers[25][31] , reg_file|registers[25][31], mips_processor, 1
instance = comp, \reg_file|registers[21][31] , reg_file|registers[21][31], mips_processor, 1
instance = comp, \reg_file|registers[29][31] , reg_file|registers[29][31], mips_processor, 1
instance = comp, \reg_file|Mux0~1 , reg_file|Mux0~1, mips_processor, 1
instance = comp, \reg_file|registers[22][31] , reg_file|registers[22][31], mips_processor, 1
instance = comp, \reg_file|registers[18][31]~feeder , reg_file|registers[18][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[18][31] , reg_file|registers[18][31], mips_processor, 1
instance = comp, \reg_file|registers[26][31]~feeder , reg_file|registers[26][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][31] , reg_file|registers[26][31], mips_processor, 1
instance = comp, \reg_file|registers[30][31]~feeder , reg_file|registers[30][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][31] , reg_file|registers[30][31], mips_processor, 1
instance = comp, \reg_file|Mux0~2 , reg_file|Mux0~2, mips_processor, 1
instance = comp, \reg_file|registers[20][31] , reg_file|registers[20][31], mips_processor, 1
instance = comp, \reg_file|registers[16][31] , reg_file|registers[16][31], mips_processor, 1
instance = comp, \reg_file|registers[28][31]~feeder , reg_file|registers[28][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][31] , reg_file|registers[28][31], mips_processor, 1
instance = comp, \reg_file|Mux0~0 , reg_file|Mux0~0, mips_processor, 1
instance = comp, \reg_file|registers[31][31] , reg_file|registers[31][31], mips_processor, 1
instance = comp, \reg_file|registers[23][31] , reg_file|registers[23][31], mips_processor, 1
instance = comp, \reg_file|registers[27][31]~feeder , reg_file|registers[27][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[27][31] , reg_file|registers[27][31], mips_processor, 1
instance = comp, \reg_file|registers[19][31] , reg_file|registers[19][31], mips_processor, 1
instance = comp, \reg_file|Mux0~3 , reg_file|Mux0~3, mips_processor, 1
instance = comp, \reg_file|Mux0~4 , reg_file|Mux0~4, mips_processor, 1
instance = comp, \reg_file|registers[11][31] , reg_file|registers[11][31], mips_processor, 1
instance = comp, \reg_file|registers[8][31]~feeder , reg_file|registers[8][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[8][31] , reg_file|registers[8][31], mips_processor, 1
instance = comp, \reg_file|registers[10][31]~feeder , reg_file|registers[10][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[10][31] , reg_file|registers[10][31], mips_processor, 1
instance = comp, \reg_file|registers[9][31] , reg_file|registers[9][31], mips_processor, 1
instance = comp, \reg_file|Mux0~5 , reg_file|Mux0~5, mips_processor, 1
instance = comp, \reg_file|registers[6][31] , reg_file|registers[6][31], mips_processor, 1
instance = comp, \reg_file|registers[7][31] , reg_file|registers[7][31], mips_processor, 1
instance = comp, \reg_file|registers[5][31] , reg_file|registers[5][31], mips_processor, 1
instance = comp, \reg_file|registers[4][31] , reg_file|registers[4][31], mips_processor, 1
instance = comp, \reg_file|Mux0~8 , reg_file|Mux0~8, mips_processor, 1
instance = comp, \reg_file|registers[3][31] , reg_file|registers[3][31], mips_processor, 1
instance = comp, \reg_file|registers[0][31] , reg_file|registers[0][31], mips_processor, 1
instance = comp, \reg_file|registers[1][31]~feeder , reg_file|registers[1][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][31] , reg_file|registers[1][31], mips_processor, 1
instance = comp, \reg_file|registers[2][31]~feeder , reg_file|registers[2][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[2][31] , reg_file|registers[2][31], mips_processor, 1
instance = comp, \reg_file|Mux0~6 , reg_file|Mux0~6, mips_processor, 1
instance = comp, \reg_file|registers[12][31]~feeder , reg_file|registers[12][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][31] , reg_file|registers[12][31], mips_processor, 1
instance = comp, \reg_file|registers[15][31] , reg_file|registers[15][31], mips_processor, 1
instance = comp, \reg_file|registers[14][31] , reg_file|registers[14][31], mips_processor, 1
instance = comp, \reg_file|registers[13][31]~feeder , reg_file|registers[13][31]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][31] , reg_file|registers[13][31], mips_processor, 1
instance = comp, \reg_file|Mux0~7 , reg_file|Mux0~7, mips_processor, 1
instance = comp, \reg_file|Mux0~9 , reg_file|Mux0~9, mips_processor, 1
instance = comp, \reg_file|Mux0~10 , reg_file|Mux0~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[31] , sreaddata1_IDEX[31], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[31] , sreaddata1_EXMEM[31], mips_processor, 1
instance = comp, \alu_branch|Add0~117 , alu_branch|Add0~117, mips_processor, 1
instance = comp, \mux_jr|output[31]~32 , mux_jr|output[31]~32, mips_processor, 1
instance = comp, \pc_mips|pc_output[31] , pc_mips|pc_output[31], mips_processor, 1
instance = comp, \Add0~113 , Add0~113, mips_processor, 1
instance = comp, \Add0~117 , Add0~117, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[31] , sjumpaddress_IDEX[31], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[31] , sjumpaddress_EXMEM[31], mips_processor, 1
instance = comp, \spc_EXMEM[31] , spc_EXMEM[31], mips_processor, 1
instance = comp, \spc_MEMWB[31] , spc_MEMWB[31], mips_processor, 1
instance = comp, \mux_jal|output[31]~31 , mux_jal|output[31]~31, mips_processor, 1
instance = comp, \reg_file|registers[24][31] , reg_file|registers[24][31], mips_processor, 1
instance = comp, \reg_file|Mux32~0 , reg_file|Mux32~0, mips_processor, 1
instance = comp, \reg_file|Mux32~3 , reg_file|Mux32~3, mips_processor, 1
instance = comp, \reg_file|Mux32~2 , reg_file|Mux32~2, mips_processor, 1
instance = comp, \reg_file|Mux32~1 , reg_file|Mux32~1, mips_processor, 1
instance = comp, \reg_file|Mux32~4 , reg_file|Mux32~4, mips_processor, 1
instance = comp, \reg_file|Mux32~7 , reg_file|Mux32~7, mips_processor, 1
instance = comp, \reg_file|Mux32~5 , reg_file|Mux32~5, mips_processor, 1
instance = comp, \reg_file|Mux32~8 , reg_file|Mux32~8, mips_processor, 1
instance = comp, \reg_file|Mux32~6 , reg_file|Mux32~6, mips_processor, 1
instance = comp, \reg_file|Mux32~9 , reg_file|Mux32~9, mips_processor, 1
instance = comp, \reg_file|Mux32~10 , reg_file|Mux32~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[31] , sreaddata2_IDEX[31], mips_processor, 1
instance = comp, \alu_main|ShiftRight0~29 , alu_main|ShiftRight0~29, mips_processor, 1
instance = comp, \spc_MEMWB[24] , spc_MEMWB[24], mips_processor, 1
instance = comp, \salumainresult_EXMEM[24]~feeder , salumainresult_EXMEM[24]~feeder, mips_processor, 1
instance = comp, \salumainresult_EXMEM[24] , salumainresult_EXMEM[24], mips_processor, 1
instance = comp, \reg_file|registers[11][24] , reg_file|registers[11][24], mips_processor, 1
instance = comp, \reg_file|registers[8][24] , reg_file|registers[8][24], mips_processor, 1
instance = comp, \reg_file|registers[9][24]~feeder , reg_file|registers[9][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][24] , reg_file|registers[9][24], mips_processor, 1
instance = comp, \reg_file|Mux7~5 , reg_file|Mux7~5, mips_processor, 1
instance = comp, \reg_file|registers[12][24] , reg_file|registers[12][24], mips_processor, 1
instance = comp, \reg_file|registers[15][24] , reg_file|registers[15][24], mips_processor, 1
instance = comp, \reg_file|registers[14][24] , reg_file|registers[14][24], mips_processor, 1
instance = comp, \reg_file|registers[13][24] , reg_file|registers[13][24], mips_processor, 1
instance = comp, \reg_file|Mux7~7 , reg_file|Mux7~7, mips_processor, 1
instance = comp, \reg_file|registers[3][24] , reg_file|registers[3][24], mips_processor, 1
instance = comp, \reg_file|registers[0][24] , reg_file|registers[0][24], mips_processor, 1
instance = comp, \reg_file|registers[2][24] , reg_file|registers[2][24], mips_processor, 1
instance = comp, \reg_file|registers[1][24]~feeder , reg_file|registers[1][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][24] , reg_file|registers[1][24], mips_processor, 1
instance = comp, \reg_file|Mux7~6 , reg_file|Mux7~6, mips_processor, 1
instance = comp, \reg_file|registers[5][24] , reg_file|registers[5][24], mips_processor, 1
instance = comp, \reg_file|registers[6][24] , reg_file|registers[6][24], mips_processor, 1
instance = comp, \reg_file|registers[7][24]~feeder , reg_file|registers[7][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[7][24] , reg_file|registers[7][24], mips_processor, 1
instance = comp, \reg_file|registers[4][24] , reg_file|registers[4][24], mips_processor, 1
instance = comp, \reg_file|Mux7~8 , reg_file|Mux7~8, mips_processor, 1
instance = comp, \reg_file|Mux7~9 , reg_file|Mux7~9, mips_processor, 1
instance = comp, \reg_file|registers[17][24]~feeder , reg_file|registers[17][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[17][24] , reg_file|registers[17][24], mips_processor, 1
instance = comp, \reg_file|registers[21][24]~feeder , reg_file|registers[21][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[21][24] , reg_file|registers[21][24], mips_processor, 1
instance = comp, \reg_file|registers[29][24]~feeder , reg_file|registers[29][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][24] , reg_file|registers[29][24], mips_processor, 1
instance = comp, \reg_file|registers[25][24]~feeder , reg_file|registers[25][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][24] , reg_file|registers[25][24], mips_processor, 1
instance = comp, \reg_file|Mux7~1 , reg_file|Mux7~1, mips_processor, 1
instance = comp, \reg_file|registers[27][24] , reg_file|registers[27][24], mips_processor, 1
instance = comp, \reg_file|registers[23][24] , reg_file|registers[23][24], mips_processor, 1
instance = comp, \reg_file|registers[31][24] , reg_file|registers[31][24], mips_processor, 1
instance = comp, \reg_file|registers[19][24]~feeder , reg_file|registers[19][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][24] , reg_file|registers[19][24], mips_processor, 1
instance = comp, \reg_file|Mux7~3 , reg_file|Mux7~3, mips_processor, 1
instance = comp, \reg_file|registers[20][24] , reg_file|registers[20][24], mips_processor, 1
instance = comp, \reg_file|registers[24][24] , reg_file|registers[24][24], mips_processor, 1
instance = comp, \reg_file|registers[16][24] , reg_file|registers[16][24], mips_processor, 1
instance = comp, \reg_file|registers[28][24] , reg_file|registers[28][24], mips_processor, 1
instance = comp, \reg_file|Mux7~0 , reg_file|Mux7~0, mips_processor, 1
instance = comp, \reg_file|registers[18][24] , reg_file|registers[18][24], mips_processor, 1
instance = comp, \reg_file|registers[30][24]~feeder , reg_file|registers[30][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[30][24] , reg_file|registers[30][24], mips_processor, 1
instance = comp, \reg_file|registers[26][24]~feeder , reg_file|registers[26][24]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][24] , reg_file|registers[26][24], mips_processor, 1
instance = comp, \reg_file|registers[22][24] , reg_file|registers[22][24], mips_processor, 1
instance = comp, \reg_file|Mux7~2 , reg_file|Mux7~2, mips_processor, 1
instance = comp, \reg_file|Mux7~4 , reg_file|Mux7~4, mips_processor, 1
instance = comp, \reg_file|Mux7~10 , reg_file|Mux7~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[24]~feeder , sreaddata1_IDEX[24]~feeder, mips_processor, 1
instance = comp, \sreaddata1_IDEX[24] , sreaddata1_IDEX[24], mips_processor, 1
instance = comp, \forward|Mux7~0 , forward|Mux7~0, mips_processor, 1
instance = comp, \forward|Mux39~1 , forward|Mux39~1, mips_processor, 1
instance = comp, \forward|Mux40~1 , forward|Mux40~1, mips_processor, 1
instance = comp, \forward|Mux41~1 , forward|Mux41~1, mips_processor, 1
instance = comp, \alu_main|Add0~85 , alu_main|Add0~85, mips_processor, 1
instance = comp, \alu_main|Add0~89 , alu_main|Add0~89, mips_processor, 1
instance = comp, \alu_main|Add0~93 , alu_main|Add0~93, mips_processor, 1
instance = comp, \alu_main|Add0~97 , alu_main|Add0~97, mips_processor, 1
instance = comp, \alu_main|Mux24~4 , alu_main|Mux24~4, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~3 , alu_main|ShiftRight0~3, mips_processor, 1
instance = comp, \spc_MEMWB[25] , spc_MEMWB[25], mips_processor, 1
instance = comp, \mux_jal|output[25]~25 , mux_jal|output[25]~25, mips_processor, 1
instance = comp, \reg_file|registers[12][25]~feeder , reg_file|registers[12][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][25] , reg_file|registers[12][25], mips_processor, 1
instance = comp, \reg_file|registers[15][25] , reg_file|registers[15][25], mips_processor, 1
instance = comp, \reg_file|registers[14][25] , reg_file|registers[14][25], mips_processor, 1
instance = comp, \reg_file|registers[13][25]~feeder , reg_file|registers[13][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][25] , reg_file|registers[13][25], mips_processor, 1
instance = comp, \reg_file|Mux6~7 , reg_file|Mux6~7, mips_processor, 1
instance = comp, \reg_file|registers[3][25] , reg_file|registers[3][25], mips_processor, 1
instance = comp, \reg_file|registers[1][25]~feeder , reg_file|registers[1][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][25] , reg_file|registers[1][25], mips_processor, 1
instance = comp, \reg_file|registers[2][25] , reg_file|registers[2][25], mips_processor, 1
instance = comp, \reg_file|registers[0][25] , reg_file|registers[0][25], mips_processor, 1
instance = comp, \reg_file|Mux6~6 , reg_file|Mux6~6, mips_processor, 1
instance = comp, \reg_file|registers[8][25] , reg_file|registers[8][25], mips_processor, 1
instance = comp, \reg_file|registers[11][25] , reg_file|registers[11][25], mips_processor, 1
instance = comp, \reg_file|registers[10][25]~feeder , reg_file|registers[10][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[10][25] , reg_file|registers[10][25], mips_processor, 1
instance = comp, \reg_file|registers[9][25] , reg_file|registers[9][25], mips_processor, 1
instance = comp, \reg_file|Mux6~5 , reg_file|Mux6~5, mips_processor, 1
instance = comp, \reg_file|registers[4][25]~feeder , reg_file|registers[4][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][25] , reg_file|registers[4][25], mips_processor, 1
instance = comp, \reg_file|registers[6][25] , reg_file|registers[6][25], mips_processor, 1
instance = comp, \reg_file|registers[5][25] , reg_file|registers[5][25], mips_processor, 1
instance = comp, \reg_file|registers[7][25] , reg_file|registers[7][25], mips_processor, 1
instance = comp, \reg_file|Mux6~8 , reg_file|Mux6~8, mips_processor, 1
instance = comp, \reg_file|Mux6~9 , reg_file|Mux6~9, mips_processor, 1
instance = comp, \reg_file|registers[24][25] , reg_file|registers[24][25], mips_processor, 1
instance = comp, \reg_file|registers[28][25]~feeder , reg_file|registers[28][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][25] , reg_file|registers[28][25], mips_processor, 1
instance = comp, \reg_file|registers[16][25] , reg_file|registers[16][25], mips_processor, 1
instance = comp, \reg_file|registers[20][25] , reg_file|registers[20][25], mips_processor, 1
instance = comp, \reg_file|Mux6~0 , reg_file|Mux6~0, mips_processor, 1
instance = comp, \reg_file|registers[31][25]~feeder , reg_file|registers[31][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[31][25] , reg_file|registers[31][25], mips_processor, 1
instance = comp, \reg_file|registers[19][25]~feeder , reg_file|registers[19][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[19][25] , reg_file|registers[19][25], mips_processor, 1
instance = comp, \reg_file|registers[27][25]~feeder , reg_file|registers[27][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[27][25] , reg_file|registers[27][25], mips_processor, 1
instance = comp, \reg_file|registers[23][25]~feeder , reg_file|registers[23][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[23][25] , reg_file|registers[23][25], mips_processor, 1
instance = comp, \reg_file|Mux6~3 , reg_file|Mux6~3, mips_processor, 1
instance = comp, \reg_file|registers[29][25]~feeder , reg_file|registers[29][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[29][25] , reg_file|registers[29][25], mips_processor, 1
instance = comp, \reg_file|registers[17][25] , reg_file|registers[17][25], mips_processor, 1
instance = comp, \reg_file|registers[21][25]~feeder , reg_file|registers[21][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[21][25] , reg_file|registers[21][25], mips_processor, 1
instance = comp, \reg_file|registers[25][25]~feeder , reg_file|registers[25][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[25][25] , reg_file|registers[25][25], mips_processor, 1
instance = comp, \reg_file|Mux6~1 , reg_file|Mux6~1, mips_processor, 1
instance = comp, \reg_file|registers[22][25] , reg_file|registers[22][25], mips_processor, 1
instance = comp, \reg_file|registers[26][25]~feeder , reg_file|registers[26][25]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][25] , reg_file|registers[26][25], mips_processor, 1
instance = comp, \reg_file|registers[30][25] , reg_file|registers[30][25], mips_processor, 1
instance = comp, \reg_file|registers[18][25] , reg_file|registers[18][25], mips_processor, 1
instance = comp, \reg_file|Mux6~2 , reg_file|Mux6~2, mips_processor, 1
instance = comp, \reg_file|Mux6~4 , reg_file|Mux6~4, mips_processor, 1
instance = comp, \reg_file|Mux6~10 , reg_file|Mux6~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[25] , sreaddata1_IDEX[25], mips_processor, 1
instance = comp, \forward|Mux6~0 , forward|Mux6~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~9 , alu_main|ShiftLeft0~9, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~17 , alu_main|ShiftLeft0~17, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~5 , alu_main|ShiftLeft0~5, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~18 , alu_main|ShiftLeft0~18, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~40 , alu_main|ShiftLeft0~40, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~32 , alu_main|ShiftLeft0~32, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~25 , alu_main|ShiftLeft0~25, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~36 , alu_main|ShiftLeft0~36, mips_processor, 1
instance = comp, \alu_main|Mux25~5 , alu_main|Mux25~5, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~12 , alu_main|ShiftRight0~12, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~13 , alu_main|ShiftRight0~13, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~39 , alu_main|ShiftRight0~39, mips_processor, 1
instance = comp, \alu_main|Mux25~11 , alu_main|Mux25~11, mips_processor, 1
instance = comp, \alu_main|Mux5~11 , alu_main|Mux5~11, mips_processor, 1
instance = comp, \alu_main|Mux25~2 , alu_main|Mux25~2, mips_processor, 1
instance = comp, \alu_main|Mux25~3 , alu_main|Mux25~3, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~18 , alu_main|ShiftLeft1~18, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~48 , alu_main|ShiftLeft1~48, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~10 , alu_main|ShiftLeft1~10, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~19 , alu_main|ShiftLeft1~19, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~33 , alu_main|ShiftLeft1~33, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~45 , alu_main|ShiftLeft1~45, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~26 , alu_main|ShiftLeft1~26, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~39 , alu_main|ShiftLeft1~39, mips_processor, 1
instance = comp, \alu_main|Mux25~6 , alu_main|Mux25~6, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~13 , alu_main|ShiftRight1~13, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~12 , alu_main|ShiftRight1~12, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~38 , alu_main|ShiftRight1~38, mips_processor, 1
instance = comp, \alu_main|Mux25~7 , alu_main|Mux25~7, mips_processor, 1
instance = comp, \alu_main|Mux25~8 , alu_main|Mux25~8, mips_processor, 1
instance = comp, \reg_file|Mux38~6 , reg_file|Mux38~6, mips_processor, 1
instance = comp, \reg_file|Mux38~7 , reg_file|Mux38~7, mips_processor, 1
instance = comp, \reg_file|Mux38~5 , reg_file|Mux38~5, mips_processor, 1
instance = comp, \reg_file|Mux38~8 , reg_file|Mux38~8, mips_processor, 1
instance = comp, \reg_file|Mux38~9 , reg_file|Mux38~9, mips_processor, 1
instance = comp, \reg_file|Mux38~3 , reg_file|Mux38~3, mips_processor, 1
instance = comp, \reg_file|Mux38~2 , reg_file|Mux38~2, mips_processor, 1
instance = comp, \reg_file|Mux38~1 , reg_file|Mux38~1, mips_processor, 1
instance = comp, \reg_file|Mux38~0 , reg_file|Mux38~0, mips_processor, 1
instance = comp, \reg_file|Mux38~4 , reg_file|Mux38~4, mips_processor, 1
instance = comp, \reg_file|Mux38~10 , reg_file|Mux38~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[25] , sreaddata2_IDEX[25], mips_processor, 1
instance = comp, \forward|Mux38~1 , forward|Mux38~1, mips_processor, 1
instance = comp, \alu_main|Add0~101 , alu_main|Add0~101, mips_processor, 1
instance = comp, \alu_main|Mux25~9 , alu_main|Mux25~9, mips_processor, 1
instance = comp, \alu_main|Mux25~10 , alu_main|Mux25~10, mips_processor, 1
instance = comp, \alu_main|Result[25] , alu_main|Result[25], mips_processor, 1
instance = comp, \salumainresult_EXMEM[25] , salumainresult_EXMEM[25], mips_processor, 1
instance = comp, \forward|Mux38~0 , forward|Mux38~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~2 , alu_main|ShiftRight0~2, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~38 , alu_main|ShiftRight0~38, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~31 , alu_main|ShiftLeft0~31, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~48 , alu_main|ShiftLeft0~48, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~39 , alu_main|ShiftLeft0~39, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~35 , alu_main|ShiftLeft0~35, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~23 , alu_main|ShiftLeft0~23, mips_processor, 1
instance = comp, \alu_main|Mux24~0 , alu_main|Mux24~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~45 , alu_main|ShiftLeft0~45, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~44 , alu_main|ShiftLeft0~44, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~51 , alu_main|ShiftLeft0~51, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~15 , alu_main|ShiftLeft0~15, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~16 , alu_main|ShiftLeft0~16, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~42 , alu_main|ShiftRight1~42, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~2 , alu_main|ShiftRight1~2, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~3 , alu_main|ShiftRight1~3, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~37 , alu_main|ShiftRight1~37, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~37 , alu_main|ShiftLeft1~37, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~44 , alu_main|ShiftLeft1~44, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~24 , alu_main|ShiftLeft1~24, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~58 , alu_main|ShiftLeft1~58, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~59 , alu_main|ShiftLeft1~59, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~32 , alu_main|ShiftLeft1~32, mips_processor, 1
instance = comp, \alu_main|Mux24~1 , alu_main|Mux24~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~47 , alu_main|ShiftRight1~47, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~17 , alu_main|ShiftLeft1~17, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~13 , alu_main|ShiftLeft1~13, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~66 , alu_main|ShiftLeft1~66, mips_processor, 1
instance = comp, \alu_main|Mux24~2 , alu_main|Mux24~2, mips_processor, 1
instance = comp, \alu_main|Mux24~3 , alu_main|Mux24~3, mips_processor, 1
instance = comp, \alu_main|Mux24~5 , alu_main|Mux24~5, mips_processor, 1
instance = comp, \alu_main|Result[24] , alu_main|Result[24], mips_processor, 1
instance = comp, \mux_jal|output[24]~24 , mux_jal|output[24]~24, mips_processor, 1
instance = comp, \reg_file|registers[10][24] , reg_file|registers[10][24], mips_processor, 1
instance = comp, \reg_file|Mux39~5 , reg_file|Mux39~5, mips_processor, 1
instance = comp, \reg_file|Mux39~8 , reg_file|Mux39~8, mips_processor, 1
instance = comp, \reg_file|Mux39~7 , reg_file|Mux39~7, mips_processor, 1
instance = comp, \reg_file|Mux39~6 , reg_file|Mux39~6, mips_processor, 1
instance = comp, \reg_file|Mux39~9 , reg_file|Mux39~9, mips_processor, 1
instance = comp, \reg_file|Mux39~2 , reg_file|Mux39~2, mips_processor, 1
instance = comp, \reg_file|Mux39~3 , reg_file|Mux39~3, mips_processor, 1
instance = comp, \reg_file|Mux39~0 , reg_file|Mux39~0, mips_processor, 1
instance = comp, \reg_file|Mux39~1 , reg_file|Mux39~1, mips_processor, 1
instance = comp, \reg_file|Mux39~4 , reg_file|Mux39~4, mips_processor, 1
instance = comp, \reg_file|Mux39~10 , reg_file|Mux39~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[24] , sreaddata2_IDEX[24], mips_processor, 1
instance = comp, \forward|Mux39~0 , forward|Mux39~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~27 , alu_main|ShiftRight0~27, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~37 , alu_main|ShiftRight0~37, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~43 , alu_main|ShiftLeft0~43, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~14 , alu_main|ShiftLeft0~14, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~35 , alu_main|ShiftLeft1~35, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~43 , alu_main|ShiftLeft1~43, mips_processor, 1
instance = comp, \alu_main|Mux23~1 , alu_main|Mux23~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~50 , alu_main|ShiftRight1~50, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~28 , alu_main|ShiftRight1~28, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~27 , alu_main|ShiftRight1~27, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~36 , alu_main|ShiftRight1~36, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~42 , alu_main|ShiftLeft1~42, mips_processor, 1
instance = comp, \alu_main|Mux23~2 , alu_main|Mux23~2, mips_processor, 1
instance = comp, \alu_main|Mux23~3 , alu_main|Mux23~3, mips_processor, 1
instance = comp, \alu_main|Mux23~4 , alu_main|Mux23~4, mips_processor, 1
instance = comp, \alu_main|Mux23~5 , alu_main|Mux23~5, mips_processor, 1
instance = comp, \alu_main|Result[23] , alu_main|Result[23], mips_processor, 1
instance = comp, \mux_jal|output[23]~23 , mux_jal|output[23]~23, mips_processor, 1
instance = comp, \reg_file|registers[10][23] , reg_file|registers[10][23], mips_processor, 1
instance = comp, \reg_file|Mux8~5 , reg_file|Mux8~5, mips_processor, 1
instance = comp, \reg_file|Mux8~7 , reg_file|Mux8~7, mips_processor, 1
instance = comp, \reg_file|Mux8~6 , reg_file|Mux8~6, mips_processor, 1
instance = comp, \reg_file|Mux8~8 , reg_file|Mux8~8, mips_processor, 1
instance = comp, \reg_file|Mux8~9 , reg_file|Mux8~9, mips_processor, 1
instance = comp, \reg_file|Mux8~2 , reg_file|Mux8~2, mips_processor, 1
instance = comp, \reg_file|Mux8~0 , reg_file|Mux8~0, mips_processor, 1
instance = comp, \reg_file|Mux8~1 , reg_file|Mux8~1, mips_processor, 1
instance = comp, \reg_file|Mux8~3 , reg_file|Mux8~3, mips_processor, 1
instance = comp, \reg_file|Mux8~4 , reg_file|Mux8~4, mips_processor, 1
instance = comp, \reg_file|Mux8~10 , reg_file|Mux8~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[23] , sreaddata1_IDEX[23], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[23] , sreaddata1_EXMEM[23], mips_processor, 1
instance = comp, \alu_branch|Add0~81 , alu_branch|Add0~81, mips_processor, 1
instance = comp, \alu_branch|Add0~85 , alu_branch|Add0~85, mips_processor, 1
instance = comp, \mux_jr|output[23]~24 , mux_jr|output[23]~24, mips_processor, 1
instance = comp, \pc_mips|pc_output[23] , pc_mips|pc_output[23], mips_processor, 1
instance = comp, \Add0~89 , Add0~89, mips_processor, 1
instance = comp, \spc_IFID[24]~feeder , spc_IFID[24]~feeder, mips_processor, 1
instance = comp, \spc_IFID[24] , spc_IFID[24], mips_processor, 1
instance = comp, \spc_IDEX[24] , spc_IDEX[24], mips_processor, 1
instance = comp, \spc_EXMEM[24]~feeder , spc_EXMEM[24]~feeder, mips_processor, 1
instance = comp, \spc_EXMEM[24] , spc_EXMEM[24], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[24] , sjumpaddress_EXMEM[24], mips_processor, 1
instance = comp, \alu_branch|Add0~89 , alu_branch|Add0~89, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[24] , sreaddata1_EXMEM[24], mips_processor, 1
instance = comp, \mux_jr|output[24]~25 , mux_jr|output[24]~25, mips_processor, 1
instance = comp, \pc_mips|pc_output[24] , pc_mips|pc_output[24], mips_processor, 1
instance = comp, \Add0~93 , Add0~93, mips_processor, 1
instance = comp, \spc_IFID[25]~feeder , spc_IFID[25]~feeder, mips_processor, 1
instance = comp, \spc_IFID[25] , spc_IFID[25], mips_processor, 1
instance = comp, \spc_IDEX[25] , spc_IDEX[25], mips_processor, 1
instance = comp, \spc_EXMEM[25] , spc_EXMEM[25], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[25] , sreaddata1_EXMEM[25], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[25] , sjumpaddress_EXMEM[25], mips_processor, 1
instance = comp, \alu_branch|Add0~93 , alu_branch|Add0~93, mips_processor, 1
instance = comp, \mux_jr|output[25]~26 , mux_jr|output[25]~26, mips_processor, 1
instance = comp, \pc_mips|pc_output[25] , pc_mips|pc_output[25], mips_processor, 1
instance = comp, \Add0~97 , Add0~97, mips_processor, 1
instance = comp, \Add0~101 , Add0~101, mips_processor, 1
instance = comp, \Add0~105 , Add0~105, mips_processor, 1
instance = comp, \Add0~109 , Add0~109, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[30] , sjumpaddress_IDEX[30], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[30] , sjumpaddress_EXMEM[30], mips_processor, 1
instance = comp, \spc_EXMEM[30] , spc_EXMEM[30], mips_processor, 1
instance = comp, \spc_MEMWB[30] , spc_MEMWB[30], mips_processor, 1
instance = comp, \salumainresult_EXMEM[30]~feeder , salumainresult_EXMEM[30]~feeder, mips_processor, 1
instance = comp, \salumainresult_EXMEM[30] , salumainresult_EXMEM[30], mips_processor, 1
instance = comp, \forward|Mux33~1 , forward|Mux33~1, mips_processor, 1
instance = comp, \forward|Mux1~0 , forward|Mux1~0, mips_processor, 1
instance = comp, \forward|Mux34~1 , forward|Mux34~1, mips_processor, 1
instance = comp, \alu_main|Add0~113 , alu_main|Add0~113, mips_processor, 1
instance = comp, \alu_main|Add0~117 , alu_main|Add0~117, mips_processor, 1
instance = comp, \alu_main|Add0~121 , alu_main|Add0~121, mips_processor, 1
instance = comp, \alu_main|Mux31~26 , alu_main|Mux31~26, mips_processor, 1
instance = comp, \alu_main|Mux31~27 , alu_main|Mux31~27, mips_processor, 1
instance = comp, \alu_main|Mux31~14 , alu_main|Mux31~14, mips_processor, 1
instance = comp, \alu_main|Mux31~24 , alu_main|Mux31~24, mips_processor, 1
instance = comp, \alu_main|Mux31~23 , alu_main|Mux31~23, mips_processor, 1
instance = comp, \alu_main|Mux31~22 , alu_main|Mux31~22, mips_processor, 1
instance = comp, \alu_main|Mux31~40 , alu_main|Mux31~40, mips_processor, 1
instance = comp, \alu_main|Mux31~6 , alu_main|Mux31~6, mips_processor, 1
instance = comp, \alu_main|Mux30~9 , alu_main|Mux30~9, mips_processor, 1
instance = comp, \alu_main|Mux3~20 , alu_main|Mux3~20, mips_processor, 1
instance = comp, \alu_main|Mux3~27 , alu_main|Mux3~27, mips_processor, 1
instance = comp, \alu_main|Mux3~21 , alu_main|Mux3~21, mips_processor, 1
instance = comp, \alu_main|Mux3~23 , alu_main|Mux3~23, mips_processor, 1
instance = comp, \alu_main|Mux30~0 , alu_main|Mux30~0, mips_processor, 1
instance = comp, \alu_main|Mux31~11 , alu_main|Mux31~11, mips_processor, 1
instance = comp, \alu_main|Mux31~2 , alu_main|Mux31~2, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~21 , alu_main|ShiftRight0~21, mips_processor, 1
instance = comp, \alu_main|Mux31~17 , alu_main|Mux31~17, mips_processor, 1
instance = comp, \alu_main|Mux31~1 , alu_main|Mux31~1, mips_processor, 1
instance = comp, \alu_main|Mux30~8 , alu_main|Mux30~8, mips_processor, 1
instance = comp, \alu_main|Mux30~6 , alu_main|Mux30~6, mips_processor, 1
instance = comp, \alu_main|Mux25~12 , alu_main|Mux25~12, mips_processor, 1
instance = comp, \alu_main|Mux30~7 , alu_main|Mux30~7, mips_processor, 1
instance = comp, \alu_main|Mux30~2 , alu_main|Mux30~2, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~46 , alu_main|ShiftLeft1~46, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~34 , alu_main|ShiftLeft1~34, mips_processor, 1
instance = comp, \alu_main|Mux3~22 , alu_main|Mux3~22, mips_processor, 1
instance = comp, \alu_main|Mux3~9 , alu_main|Mux3~9, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~41 , alu_main|ShiftLeft1~41, mips_processor, 1
instance = comp, \alu_main|Mux3~10 , alu_main|Mux3~10, mips_processor, 1
instance = comp, \alu_main|Mux30~1 , alu_main|Mux30~1, mips_processor, 1
instance = comp, \alu_main|Mux30~3 , alu_main|Mux30~3, mips_processor, 1
instance = comp, \alu_main|Mux3~5 , alu_main|Mux3~5, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~33 , alu_main|ShiftLeft0~33, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~41 , alu_main|ShiftLeft0~41, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~37 , alu_main|ShiftLeft0~37, mips_processor, 1
instance = comp, \alu_main|Mux3~4 , alu_main|Mux3~4, mips_processor, 1
instance = comp, \alu_main|Mux30~4 , alu_main|Mux30~4, mips_processor, 1
instance = comp, \alu_main|Mux31~19 , alu_main|Mux31~19, mips_processor, 1
instance = comp, \alu_main|Mux31~4 , alu_main|Mux31~4, mips_processor, 1
instance = comp, \alu_main|Mux31~18 , alu_main|Mux31~18, mips_processor, 1
instance = comp, \alu_main|Mux31~3 , alu_main|Mux31~3, mips_processor, 1
instance = comp, \alu_main|Mux30~13 , alu_main|Mux30~13, mips_processor, 1
instance = comp, \alu_main|Mux30~5 , alu_main|Mux30~5, mips_processor, 1
instance = comp, \alu_main|Result[30] , alu_main|Result[30], mips_processor, 1
instance = comp, \mux_jal|output[30]~30 , mux_jal|output[30]~30, mips_processor, 1
instance = comp, \reg_file|registers[23][30] , reg_file|registers[23][30], mips_processor, 1
instance = comp, \reg_file|Mux33~3 , reg_file|Mux33~3, mips_processor, 1
instance = comp, \reg_file|Mux33~0 , reg_file|Mux33~0, mips_processor, 1
instance = comp, \reg_file|Mux33~2 , reg_file|Mux33~2, mips_processor, 1
instance = comp, \reg_file|Mux33~1 , reg_file|Mux33~1, mips_processor, 1
instance = comp, \reg_file|Mux33~4 , reg_file|Mux33~4, mips_processor, 1
instance = comp, \reg_file|Mux33~6 , reg_file|Mux33~6, mips_processor, 1
instance = comp, \reg_file|Mux33~7 , reg_file|Mux33~7, mips_processor, 1
instance = comp, \reg_file|Mux33~8 , reg_file|Mux33~8, mips_processor, 1
instance = comp, \reg_file|Mux33~5 , reg_file|Mux33~5, mips_processor, 1
instance = comp, \reg_file|Mux33~9 , reg_file|Mux33~9, mips_processor, 1
instance = comp, \reg_file|Mux33~10 , reg_file|Mux33~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[30] , sreaddata2_IDEX[30], mips_processor, 1
instance = comp, \forward|Mux33~0 , forward|Mux33~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~28 , alu_main|ShiftRight0~28, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~33 , alu_main|ShiftRight0~33, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~26 , alu_main|ShiftRight0~26, mips_processor, 1
instance = comp, \alu_main|Mux15~2 , alu_main|Mux15~2, mips_processor, 1
instance = comp, \alu_main|Mux15~4 , alu_main|Mux15~4, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~26 , alu_main|ShiftRight1~26, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~32 , alu_main|ShiftRight1~32, mips_processor, 1
instance = comp, \alu_main|Mux15~0 , alu_main|Mux15~0, mips_processor, 1
instance = comp, \alu_main|Mux15~1 , alu_main|Mux15~1, mips_processor, 1
instance = comp, \alu_main|Mux15~5 , alu_main|Mux15~5, mips_processor, 1
instance = comp, \alu_main|Mux15~7 , alu_main|Mux15~7, mips_processor, 1
instance = comp, \alu_main|Result[15] , alu_main|Result[15], mips_processor, 1
instance = comp, \forward|Mux16~0 , forward|Mux16~0, mips_processor, 1
instance = comp, \alu_main|Add0~65 , alu_main|Add0~65, mips_processor, 1
instance = comp, \alu_main|Add0~69 , alu_main|Add0~69, mips_processor, 1
instance = comp, \alu_main|Add0~73 , alu_main|Add0~73, mips_processor, 1
instance = comp, \alu_main|Mux18~4 , alu_main|Mux18~4, mips_processor, 1
instance = comp, \alu_main|Mux18~0 , alu_main|Mux18~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~7 , alu_main|ShiftLeft0~7, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~20 , alu_main|ShiftRight0~20, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~19 , alu_main|ShiftRight0~19, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~18 , alu_main|ShiftRight0~18, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~22 , alu_main|ShiftRight0~22, mips_processor, 1
instance = comp, \alu_main|Mux18~1 , alu_main|Mux18~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~48 , alu_main|ShiftRight1~48, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~21 , alu_main|ShiftRight1~21, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~19 , alu_main|ShiftRight1~19, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~22 , alu_main|ShiftRight1~22, mips_processor, 1
instance = comp, \alu_main|Mux18~2 , alu_main|Mux18~2, mips_processor, 1
instance = comp, \alu_main|Mux18~3 , alu_main|Mux18~3, mips_processor, 1
instance = comp, \alu_main|Mux18~5 , alu_main|Mux18~5, mips_processor, 1
instance = comp, \alu_main|Result[18] , alu_main|Result[18], mips_processor, 1
instance = comp, \forward|Mux45~0 , forward|Mux45~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~18 , alu_main|ShiftRight1~18, mips_processor, 1
instance = comp, \alu_main|Mux14~0 , alu_main|Mux14~0, mips_processor, 1
instance = comp, \alu_main|Mux14~1 , alu_main|Mux14~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~25 , alu_main|ShiftRight0~25, mips_processor, 1
instance = comp, \alu_main|Mux14~2 , alu_main|Mux14~2, mips_processor, 1
instance = comp, \alu_main|Mux14~4 , alu_main|Mux14~4, mips_processor, 1
instance = comp, \alu_main|Mux14~5 , alu_main|Mux14~5, mips_processor, 1
instance = comp, \alu_main|Mux14~7 , alu_main|Mux14~7, mips_processor, 1
instance = comp, \alu_main|Result[14] , alu_main|Result[14], mips_processor, 1
instance = comp, \salumainresult_EXMEM[14] , salumainresult_EXMEM[14], mips_processor, 1
instance = comp, \reg_file|Mux17~8 , reg_file|Mux17~8, mips_processor, 1
instance = comp, \reg_file|Mux17~6 , reg_file|Mux17~6, mips_processor, 1
instance = comp, \reg_file|Mux17~7 , reg_file|Mux17~7, mips_processor, 1
instance = comp, \reg_file|Mux17~5 , reg_file|Mux17~5, mips_processor, 1
instance = comp, \reg_file|Mux17~9 , reg_file|Mux17~9, mips_processor, 1
instance = comp, \reg_file|Mux17~1 , reg_file|Mux17~1, mips_processor, 1
instance = comp, \reg_file|Mux17~0 , reg_file|Mux17~0, mips_processor, 1
instance = comp, \reg_file|Mux17~3 , reg_file|Mux17~3, mips_processor, 1
instance = comp, \reg_file|Mux17~2 , reg_file|Mux17~2, mips_processor, 1
instance = comp, \reg_file|Mux17~4 , reg_file|Mux17~4, mips_processor, 1
instance = comp, \reg_file|Mux17~10 , reg_file|Mux17~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[14] , sreaddata1_IDEX[14], mips_processor, 1
instance = comp, \forward|Mux17~0 , forward|Mux17~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~4 , alu_main|ShiftLeft1~4, mips_processor, 1
instance = comp, \alu_main|Mux4~12 , alu_main|Mux4~12, mips_processor, 1
instance = comp, \alu_main|Mux4~11 , alu_main|Mux4~11, mips_processor, 1
instance = comp, \alu_main|Mux4~3 , alu_main|Mux4~3, mips_processor, 1
instance = comp, \alu_main|Mux12~1 , alu_main|Mux12~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~8 , alu_main|ShiftRight1~8, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~0 , alu_main|ShiftRight1~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~1 , alu_main|ShiftRight1~1, mips_processor, 1
instance = comp, \alu_main|Mux12~0 , alu_main|Mux12~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~8 , alu_main|ShiftRight0~8, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~0 , alu_main|ShiftRight0~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~1 , alu_main|ShiftRight0~1, mips_processor, 1
instance = comp, \alu_main|Mux12~2 , alu_main|Mux12~2, mips_processor, 1
instance = comp, \alu_main|Mux12~3 , alu_main|Mux12~3, mips_processor, 1
instance = comp, \alu_main|Mux12~4 , alu_main|Mux12~4, mips_processor, 1
instance = comp, \alu_main|Mux12~5 , alu_main|Mux12~5, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~0 , alu_main|ShiftLeft1~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~25 , alu_main|ShiftLeft1~25, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~24 , alu_main|ShiftLeft0~24, mips_processor, 1
instance = comp, \alu_main|Mux12~6 , alu_main|Mux12~6, mips_processor, 1
instance = comp, \alu_main|Mux12~7 , alu_main|Mux12~7, mips_processor, 1
instance = comp, \alu_main|Result[12] , alu_main|Result[12], mips_processor, 1
instance = comp, \spc_MEMWB[12] , spc_MEMWB[12], mips_processor, 1
instance = comp, \mux_jal|output[12]~12 , mux_jal|output[12]~12, mips_processor, 1
instance = comp, \reg_file|registers[14][12] , reg_file|registers[14][12], mips_processor, 1
instance = comp, \reg_file|Mux51~7 , reg_file|Mux51~7, mips_processor, 1
instance = comp, \reg_file|Mux51~5 , reg_file|Mux51~5, mips_processor, 1
instance = comp, \reg_file|Mux51~8 , reg_file|Mux51~8, mips_processor, 1
instance = comp, \reg_file|Mux51~6 , reg_file|Mux51~6, mips_processor, 1
instance = comp, \reg_file|Mux51~9 , reg_file|Mux51~9, mips_processor, 1
instance = comp, \reg_file|Mux51~3 , reg_file|Mux51~3, mips_processor, 1
instance = comp, \reg_file|Mux51~0 , reg_file|Mux51~0, mips_processor, 1
instance = comp, \reg_file|Mux51~1 , reg_file|Mux51~1, mips_processor, 1
instance = comp, \reg_file|Mux51~2 , reg_file|Mux51~2, mips_processor, 1
instance = comp, \reg_file|Mux51~4 , reg_file|Mux51~4, mips_processor, 1
instance = comp, \reg_file|Mux51~10 , reg_file|Mux51~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[12] , sreaddata2_IDEX[12], mips_processor, 1
instance = comp, \alu_main|Mux13~1 , alu_main|Mux13~1, mips_processor, 1
instance = comp, \alu_main|Mux13~3 , alu_main|Mux13~3, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~10 , alu_main|ShiftRight0~10, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~17 , alu_main|ShiftRight0~17, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~11 , alu_main|ShiftRight0~11, mips_processor, 1
instance = comp, \alu_main|Mux13~2 , alu_main|Mux13~2, mips_processor, 1
instance = comp, \alu_main|Mux13~4 , alu_main|Mux13~4, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~17 , alu_main|ShiftRight1~17, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~10 , alu_main|ShiftRight1~10, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~11 , alu_main|ShiftRight1~11, mips_processor, 1
instance = comp, \alu_main|Mux13~0 , alu_main|Mux13~0, mips_processor, 1
instance = comp, \alu_main|Mux13~5 , alu_main|Mux13~5, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~26 , alu_main|ShiftLeft0~26, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~27 , alu_main|ShiftLeft1~27, mips_processor, 1
instance = comp, \alu_main|Mux13~6 , alu_main|Mux13~6, mips_processor, 1
instance = comp, \alu_main|Mux13~7 , alu_main|Mux13~7, mips_processor, 1
instance = comp, \alu_main|Result[13] , alu_main|Result[13], mips_processor, 1
instance = comp, \salumainresult_EXMEM[13] , salumainresult_EXMEM[13], mips_processor, 1
instance = comp, \forward|Mux50~0 , forward|Mux50~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~23 , alu_main|ShiftRight1~23, mips_processor, 1
instance = comp, \alu_main|Mux10~0 , alu_main|Mux10~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~40 , alu_main|ShiftRight0~40, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~39 , alu_main|ShiftRight1~39, mips_processor, 1
instance = comp, \alu_main|Mux10~1 , alu_main|Mux10~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~23 , alu_main|ShiftRight0~23, mips_processor, 1
instance = comp, \alu_main|Mux10~2 , alu_main|Mux10~2, mips_processor, 1
instance = comp, \alu_main|Mux10~4 , alu_main|Mux10~4, mips_processor, 1
instance = comp, \alu_main|Mux10~5 , alu_main|Mux10~5, mips_processor, 1
instance = comp, \alu_main|Mux10~7 , alu_main|Mux10~7, mips_processor, 1
instance = comp, \alu_main|Result[10] , alu_main|Result[10], mips_processor, 1
instance = comp, \mux_jal|output[10]~10 , mux_jal|output[10]~10, mips_processor, 1
instance = comp, \reg_file|registers[11][10] , reg_file|registers[11][10], mips_processor, 1
instance = comp, \reg_file|Mux53~5 , reg_file|Mux53~5, mips_processor, 1
instance = comp, \reg_file|Mux53~6 , reg_file|Mux53~6, mips_processor, 1
instance = comp, \reg_file|Mux53~8 , reg_file|Mux53~8, mips_processor, 1
instance = comp, \reg_file|Mux53~7 , reg_file|Mux53~7, mips_processor, 1
instance = comp, \reg_file|Mux53~9 , reg_file|Mux53~9, mips_processor, 1
instance = comp, \reg_file|Mux53~0 , reg_file|Mux53~0, mips_processor, 1
instance = comp, \reg_file|Mux53~2 , reg_file|Mux53~2, mips_processor, 1
instance = comp, \reg_file|Mux53~1 , reg_file|Mux53~1, mips_processor, 1
instance = comp, \reg_file|Mux53~3 , reg_file|Mux53~3, mips_processor, 1
instance = comp, \reg_file|Mux53~4 , reg_file|Mux53~4, mips_processor, 1
instance = comp, \reg_file|Mux53~10 , reg_file|Mux53~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[10] , sreaddata2_IDEX[10], mips_processor, 1
instance = comp, \alu_main|ShiftRight1~49 , alu_main|ShiftRight1~49, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~40 , alu_main|ShiftRight1~40, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~41 , alu_main|ShiftRight0~41, mips_processor, 1
instance = comp, \alu_main|Mux11~1 , alu_main|Mux11~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~30 , alu_main|ShiftRight1~30, mips_processor, 1
instance = comp, \alu_main|Mux11~0 , alu_main|Mux11~0, mips_processor, 1
instance = comp, \alu_main|Mux11~3 , alu_main|Mux11~3, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~31 , alu_main|ShiftRight0~31, mips_processor, 1
instance = comp, \alu_main|Mux11~2 , alu_main|Mux11~2, mips_processor, 1
instance = comp, \alu_main|Mux11~4 , alu_main|Mux11~4, mips_processor, 1
instance = comp, \alu_main|Mux11~5 , alu_main|Mux11~5, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~65 , alu_main|ShiftLeft1~65, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~23 , alu_main|ShiftLeft1~23, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~50 , alu_main|ShiftLeft0~50, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~22 , alu_main|ShiftLeft0~22, mips_processor, 1
instance = comp, \alu_main|Mux11~6 , alu_main|Mux11~6, mips_processor, 1
instance = comp, \alu_main|Mux11~7 , alu_main|Mux11~7, mips_processor, 1
instance = comp, \alu_main|Result[11] , alu_main|Result[11], mips_processor, 1
instance = comp, \Add0~37 , Add0~37, mips_processor, 1
instance = comp, \spc_IFID[11]~feeder , spc_IFID[11]~feeder, mips_processor, 1
instance = comp, \spc_IFID[11] , spc_IFID[11], mips_processor, 1
instance = comp, \spc_IDEX[11] , spc_IDEX[11], mips_processor, 1
instance = comp, \spc_EXMEM[11] , spc_EXMEM[11], mips_processor, 1
instance = comp, \spc_MEMWB[11] , spc_MEMWB[11], mips_processor, 1
instance = comp, \mux_jal|output[11]~11 , mux_jal|output[11]~11, mips_processor, 1
instance = comp, \reg_file|registers[24][11]~feeder , reg_file|registers[24][11]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][11] , reg_file|registers[24][11], mips_processor, 1
instance = comp, \reg_file|Mux20~0 , reg_file|Mux20~0, mips_processor, 1
instance = comp, \reg_file|Mux20~1 , reg_file|Mux20~1, mips_processor, 1
instance = comp, \reg_file|Mux20~2 , reg_file|Mux20~2, mips_processor, 1
instance = comp, \reg_file|Mux20~3 , reg_file|Mux20~3, mips_processor, 1
instance = comp, \reg_file|Mux20~4 , reg_file|Mux20~4, mips_processor, 1
instance = comp, \reg_file|Mux20~6 , reg_file|Mux20~6, mips_processor, 1
instance = comp, \reg_file|Mux20~7 , reg_file|Mux20~7, mips_processor, 1
instance = comp, \reg_file|Mux20~5 , reg_file|Mux20~5, mips_processor, 1
instance = comp, \reg_file|Mux20~8 , reg_file|Mux20~8, mips_processor, 1
instance = comp, \reg_file|Mux20~9 , reg_file|Mux20~9, mips_processor, 1
instance = comp, \reg_file|Mux20~10 , reg_file|Mux20~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[11]~feeder , sreaddata1_IDEX[11]~feeder, mips_processor, 1
instance = comp, \sreaddata1_IDEX[11] , sreaddata1_IDEX[11], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[11] , sreaddata1_EXMEM[11], mips_processor, 1
instance = comp, \alu_branch|Add0~37 , alu_branch|Add0~37, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[11] , sjumpaddress_IDEX[11], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[11] , sjumpaddress_EXMEM[11], mips_processor, 1
instance = comp, \mux_jr|output[11]~11 , mux_jr|output[11]~11, mips_processor, 1
instance = comp, \pc_mips|pc_output[11] , pc_mips|pc_output[11], mips_processor, 1
instance = comp, \Add0~41 , Add0~41, mips_processor, 1
instance = comp, \spc_IFID[12] , spc_IFID[12], mips_processor, 1
instance = comp, \spc_IDEX[12] , spc_IDEX[12], mips_processor, 1
instance = comp, \spc_EXMEM[12] , spc_EXMEM[12], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[12] , sjumpaddress_IDEX[12], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[12] , sjumpaddress_EXMEM[12], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[12]~feeder , sreaddata1_EXMEM[12]~feeder, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[12] , sreaddata1_EXMEM[12], mips_processor, 1
instance = comp, \alu_branch|Add0~41 , alu_branch|Add0~41, mips_processor, 1
instance = comp, \mux_jr|output[12]~12 , mux_jr|output[12]~12, mips_processor, 1
instance = comp, \pc_mips|pc_output[12] , pc_mips|pc_output[12], mips_processor, 1
instance = comp, \Add0~45 , Add0~45, mips_processor, 1
instance = comp, \spc_IFID[13] , spc_IFID[13], mips_processor, 1
instance = comp, \spc_IDEX[13]~feeder , spc_IDEX[13]~feeder, mips_processor, 1
instance = comp, \spc_IDEX[13] , spc_IDEX[13], mips_processor, 1
instance = comp, \spc_EXMEM[13]~feeder , spc_EXMEM[13]~feeder, mips_processor, 1
instance = comp, \spc_EXMEM[13] , spc_EXMEM[13], mips_processor, 1
instance = comp, \spc_MEMWB[13] , spc_MEMWB[13], mips_processor, 1
instance = comp, \mux_jal|output[13]~13 , mux_jal|output[13]~13, mips_processor, 1
instance = comp, \reg_file|registers[9][13]~feeder , reg_file|registers[9][13]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][13] , reg_file|registers[9][13], mips_processor, 1
instance = comp, \reg_file|Mux18~5 , reg_file|Mux18~5, mips_processor, 1
instance = comp, \reg_file|Mux18~7 , reg_file|Mux18~7, mips_processor, 1
instance = comp, \reg_file|Mux18~8 , reg_file|Mux18~8, mips_processor, 1
instance = comp, \reg_file|Mux18~6 , reg_file|Mux18~6, mips_processor, 1
instance = comp, \reg_file|Mux18~9 , reg_file|Mux18~9, mips_processor, 1
instance = comp, \reg_file|Mux18~1 , reg_file|Mux18~1, mips_processor, 1
instance = comp, \reg_file|Mux18~2 , reg_file|Mux18~2, mips_processor, 1
instance = comp, \reg_file|Mux18~3 , reg_file|Mux18~3, mips_processor, 1
instance = comp, \reg_file|Mux18~0 , reg_file|Mux18~0, mips_processor, 1
instance = comp, \reg_file|Mux18~4 , reg_file|Mux18~4, mips_processor, 1
instance = comp, \reg_file|Mux18~10 , reg_file|Mux18~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[13] , sreaddata1_IDEX[13], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[13] , sreaddata1_EXMEM[13], mips_processor, 1
instance = comp, \alu_branch|Add0~45 , alu_branch|Add0~45, mips_processor, 1
instance = comp, \mux_jr|output[13]~13 , mux_jr|output[13]~13, mips_processor, 1
instance = comp, \pc_mips|pc_output[13] , pc_mips|pc_output[13], mips_processor, 1
instance = comp, \Add0~49 , Add0~49, mips_processor, 1
instance = comp, \alu_branch|Add0~49 , alu_branch|Add0~49, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[14] , sjumpaddress_IDEX[14], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[14] , sjumpaddress_EXMEM[14], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[14] , sreaddata1_EXMEM[14], mips_processor, 1
instance = comp, \mux_jr|output[14]~14 , mux_jr|output[14]~14, mips_processor, 1
instance = comp, \pc_mips|pc_output[14] , pc_mips|pc_output[14], mips_processor, 1
instance = comp, \Add0~53 , Add0~53, mips_processor, 1
instance = comp, \spc_IFID[15] , spc_IFID[15], mips_processor, 1
instance = comp, \spc_IDEX[15] , spc_IDEX[15], mips_processor, 1
instance = comp, \spc_EXMEM[15] , spc_EXMEM[15], mips_processor, 1
instance = comp, \spc_MEMWB[15] , spc_MEMWB[15], mips_processor, 1
instance = comp, \mux_jal|output[15]~15 , mux_jal|output[15]~15, mips_processor, 1
instance = comp, \reg_file|registers[31][15] , reg_file|registers[31][15], mips_processor, 1
instance = comp, \reg_file|Mux16~3 , reg_file|Mux16~3, mips_processor, 1
instance = comp, \reg_file|Mux16~2 , reg_file|Mux16~2, mips_processor, 1
instance = comp, \reg_file|Mux16~1 , reg_file|Mux16~1, mips_processor, 1
instance = comp, \reg_file|Mux16~0 , reg_file|Mux16~0, mips_processor, 1
instance = comp, \reg_file|Mux16~4 , reg_file|Mux16~4, mips_processor, 1
instance = comp, \reg_file|Mux16~5 , reg_file|Mux16~5, mips_processor, 1
instance = comp, \reg_file|Mux16~7 , reg_file|Mux16~7, mips_processor, 1
instance = comp, \reg_file|Mux16~8 , reg_file|Mux16~8, mips_processor, 1
instance = comp, \reg_file|Mux16~6 , reg_file|Mux16~6, mips_processor, 1
instance = comp, \reg_file|Mux16~9 , reg_file|Mux16~9, mips_processor, 1
instance = comp, \reg_file|Mux16~10 , reg_file|Mux16~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[15]~feeder , sreaddata1_IDEX[15]~feeder, mips_processor, 1
instance = comp, \sreaddata1_IDEX[15] , sreaddata1_IDEX[15], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[15] , sreaddata1_EXMEM[15], mips_processor, 1
instance = comp, \alu_branch|Add0~53 , alu_branch|Add0~53, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[15] , sjumpaddress_IDEX[15], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[15] , sjumpaddress_EXMEM[15], mips_processor, 1
instance = comp, \mux_jr|output[15]~15 , mux_jr|output[15]~15, mips_processor, 1
instance = comp, \pc_mips|pc_output[15] , pc_mips|pc_output[15], mips_processor, 1
instance = comp, \Add0~57 , Add0~57, mips_processor, 1
instance = comp, \Add0~61 , Add0~61, mips_processor, 1
instance = comp, \spc_IFID[18] , spc_IFID[18], mips_processor, 1
instance = comp, \spc_IDEX[18] , spc_IDEX[18], mips_processor, 1
instance = comp, \spc_EXMEM[18] , spc_EXMEM[18], mips_processor, 1
instance = comp, \spc_MEMWB[18] , spc_MEMWB[18], mips_processor, 1
instance = comp, \mux_jal|output[18]~18 , mux_jal|output[18]~18, mips_processor, 1
instance = comp, \reg_file|registers[5][18] , reg_file|registers[5][18], mips_processor, 1
instance = comp, \reg_file|Mux45~8 , reg_file|Mux45~8, mips_processor, 1
instance = comp, \reg_file|Mux45~7 , reg_file|Mux45~7, mips_processor, 1
instance = comp, \reg_file|Mux45~6 , reg_file|Mux45~6, mips_processor, 1
instance = comp, \reg_file|Mux45~5 , reg_file|Mux45~5, mips_processor, 1
instance = comp, \reg_file|Mux45~9 , reg_file|Mux45~9, mips_processor, 1
instance = comp, \reg_file|Mux45~1 , reg_file|Mux45~1, mips_processor, 1
instance = comp, \reg_file|Mux45~3 , reg_file|Mux45~3, mips_processor, 1
instance = comp, \reg_file|Mux45~2 , reg_file|Mux45~2, mips_processor, 1
instance = comp, \reg_file|Mux45~0 , reg_file|Mux45~0, mips_processor, 1
instance = comp, \reg_file|Mux45~4 , reg_file|Mux45~4, mips_processor, 1
instance = comp, \reg_file|Mux45~10 , reg_file|Mux45~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[18] , sreaddata2_IDEX[18], mips_processor, 1
instance = comp, \alu_main|Add0~77 , alu_main|Add0~77, mips_processor, 1
instance = comp, \alu_main|Add0~81 , alu_main|Add0~81, mips_processor, 1
instance = comp, \alu_main|Mux20~4 , alu_main|Mux20~4, mips_processor, 1
instance = comp, \alu_main|Mux20~0 , alu_main|Mux20~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~8 , alu_main|ShiftLeft0~8, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~34 , alu_main|ShiftRight0~34, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~36 , alu_main|ShiftLeft1~36, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~33 , alu_main|ShiftRight1~33, mips_processor, 1
instance = comp, \alu_main|Mux20~1 , alu_main|Mux20~1, mips_processor, 1
instance = comp, \alu_main|Mux20~2 , alu_main|Mux20~2, mips_processor, 1
instance = comp, \alu_main|Mux20~3 , alu_main|Mux20~3, mips_processor, 1
instance = comp, \alu_main|Mux20~5 , alu_main|Mux20~5, mips_processor, 1
instance = comp, \alu_main|Result[20] , alu_main|Result[20], mips_processor, 1
instance = comp, \mux_jal|output[20]~20 , mux_jal|output[20]~20, mips_processor, 1
instance = comp, \reg_file|registers[5][20] , reg_file|registers[5][20], mips_processor, 1
instance = comp, \reg_file|Mux43~8 , reg_file|Mux43~8, mips_processor, 1
instance = comp, \reg_file|Mux43~5 , reg_file|Mux43~5, mips_processor, 1
instance = comp, \reg_file|Mux43~7 , reg_file|Mux43~7, mips_processor, 1
instance = comp, \reg_file|Mux43~6 , reg_file|Mux43~6, mips_processor, 1
instance = comp, \reg_file|Mux43~9 , reg_file|Mux43~9, mips_processor, 1
instance = comp, \reg_file|Mux43~2 , reg_file|Mux43~2, mips_processor, 1
instance = comp, \reg_file|Mux43~1 , reg_file|Mux43~1, mips_processor, 1
instance = comp, \reg_file|Mux43~3 , reg_file|Mux43~3, mips_processor, 1
instance = comp, \reg_file|Mux43~0 , reg_file|Mux43~0, mips_processor, 1
instance = comp, \reg_file|Mux43~4 , reg_file|Mux43~4, mips_processor, 1
instance = comp, \reg_file|Mux43~10 , reg_file|Mux43~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[20] , sreaddata2_IDEX[20], mips_processor, 1
instance = comp, \alu_main|Mux21~4 , alu_main|Mux21~4, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~10 , alu_main|ShiftLeft0~10, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~35 , alu_main|ShiftRight0~35, mips_processor, 1
instance = comp, \alu_main|Mux21~0 , alu_main|Mux21~0, mips_processor, 1
instance = comp, \alu_main|Mux21~1 , alu_main|Mux21~1, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~38 , alu_main|ShiftLeft1~38, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~34 , alu_main|ShiftRight1~34, mips_processor, 1
instance = comp, \alu_main|Mux21~2 , alu_main|Mux21~2, mips_processor, 1
instance = comp, \alu_main|Mux21~3 , alu_main|Mux21~3, mips_processor, 1
instance = comp, \alu_main|Mux21~5 , alu_main|Mux21~5, mips_processor, 1
instance = comp, \alu_main|Result[21] , alu_main|Result[21], mips_processor, 1
instance = comp, \salumainresult_EXMEM[21] , salumainresult_EXMEM[21], mips_processor, 1
instance = comp, \forward|Mux42~0 , forward|Mux42~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~38 , alu_main|ShiftLeft0~38, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~42 , alu_main|ShiftLeft0~42, mips_processor, 1
instance = comp, \alu_main|Mux27~0 , alu_main|Mux27~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~60 , alu_main|ShiftLeft1~60, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~61 , alu_main|ShiftLeft1~61, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~47 , alu_main|ShiftLeft1~47, mips_processor, 1
instance = comp, \alu_main|Mux27~1 , alu_main|Mux27~1, mips_processor, 1
instance = comp, \alu_main|Mux27~2 , alu_main|Mux27~2, mips_processor, 1
instance = comp, \alu_main|Mux27~3 , alu_main|Mux27~3, mips_processor, 1
instance = comp, \forward|Mux36~1 , forward|Mux36~1, mips_processor, 1
instance = comp, \forward|Mux37~1 , forward|Mux37~1, mips_processor, 1
instance = comp, \alu_main|Add0~105 , alu_main|Add0~105, mips_processor, 1
instance = comp, \alu_main|Add0~109 , alu_main|Add0~109, mips_processor, 1
instance = comp, \alu_main|Mux27~4 , alu_main|Mux27~4, mips_processor, 1
instance = comp, \alu_main|Mux27~5 , alu_main|Mux27~5, mips_processor, 1
instance = comp, \alu_main|Result[27] , alu_main|Result[27], mips_processor, 1
instance = comp, \salumainresult_EXMEM[27] , salumainresult_EXMEM[27], mips_processor, 1
instance = comp, \forward|Mux4~0 , forward|Mux4~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~2 , alu_main|ShiftLeft1~2, mips_processor, 1
instance = comp, \alu_main|Mux4~1 , alu_main|Mux4~1, mips_processor, 1
instance = comp, \alu_main|Mux9~1 , alu_main|Mux9~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~15 , alu_main|ShiftRight1~15, mips_processor, 1
instance = comp, \alu_main|Mux9~0 , alu_main|Mux9~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~15 , alu_main|ShiftRight0~15, mips_processor, 1
instance = comp, \alu_main|Mux9~2 , alu_main|Mux9~2, mips_processor, 1
instance = comp, \alu_main|Mux9~3 , alu_main|Mux9~3, mips_processor, 1
instance = comp, \alu_main|Mux9~4 , alu_main|Mux9~4, mips_processor, 1
instance = comp, \alu_main|Mux9~5 , alu_main|Mux9~5, mips_processor, 1
instance = comp, \alu_main|Mux9~6 , alu_main|Mux9~6, mips_processor, 1
instance = comp, \alu_main|Result~5 , alu_main|Result~5, mips_processor, 1
instance = comp, \alu_main|Mux9~7 , alu_main|Mux9~7, mips_processor, 1
instance = comp, \alu_main|Result[9] , alu_main|Result[9], mips_processor, 1
instance = comp, \salumainresult_EXMEM[9] , salumainresult_EXMEM[9], mips_processor, 1
instance = comp, \forward|Mux22~0 , forward|Mux22~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~5 , alu_main|ShiftLeft1~5, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~9 , alu_main|ShiftLeft1~9, mips_processor, 1
instance = comp, \alu_main|Mux3~7 , alu_main|Mux3~7, mips_processor, 1
instance = comp, \alu_main|Mux3~8 , alu_main|Mux3~8, mips_processor, 1
instance = comp, \alu_main|Mux1~6 , alu_main|Mux1~6, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~16 , alu_main|ShiftRight1~16, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~14 , alu_main|ShiftRight1~14, mips_processor, 1
instance = comp, \alu_main|Mux1~7 , alu_main|Mux1~7, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~16 , alu_main|ShiftRight0~16, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~14 , alu_main|ShiftRight0~14, mips_processor, 1
instance = comp, \alu_main|Mux1~4 , alu_main|Mux1~4, mips_processor, 1
instance = comp, \alu_main|Mux1~5 , alu_main|Mux1~5, mips_processor, 1
instance = comp, \alu_main|Mux1~8 , alu_main|Mux1~8, mips_processor, 1
instance = comp, \forward|Mux62~1 , forward|Mux62~1, mips_processor, 1
instance = comp, \forward|Mux63~1 , forward|Mux63~1, mips_processor, 1
instance = comp, \alu_main|Add0~130 , alu_main|Add0~130, mips_processor, 1
instance = comp, \alu_main|Add0~1 , alu_main|Add0~1, mips_processor, 1
instance = comp, \alu_main|Add0~5 , alu_main|Add0~5, mips_processor, 1
instance = comp, \alu_main|Mux1~3 , alu_main|Mux1~3, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~6 , alu_main|ShiftLeft0~6, mips_processor, 1
instance = comp, \alu_main|Mux1~0 , alu_main|Mux1~0, mips_processor, 1
instance = comp, \alu_main|Mux1~1 , alu_main|Mux1~1, mips_processor, 1
instance = comp, \alu_main|Mux1~2 , alu_main|Mux1~2, mips_processor, 1
instance = comp, \alu_main|Mux1~9 , alu_main|Mux1~9, mips_processor, 1
instance = comp, \alu_main|Result[1] , alu_main|Result[1], mips_processor, 1
instance = comp, \salumainresult_EXMEM[1] , salumainresult_EXMEM[1], mips_processor, 1
instance = comp, \forward|Mux30~0 , forward|Mux30~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~14 , alu_main|ShiftLeft1~14, mips_processor, 1
instance = comp, \alu_main|Mux5~8 , alu_main|Mux5~8, mips_processor, 1
instance = comp, \alu_main|Mux5~9 , alu_main|Mux5~9, mips_processor, 1
instance = comp, \alu_main|Mux5~4 , alu_main|Mux5~4, mips_processor, 1
instance = comp, \alu_main|Mux5~6 , alu_main|Mux5~6, mips_processor, 1
instance = comp, \alu_main|Mux5~2 , alu_main|Mux5~2, mips_processor, 1
instance = comp, \alu_main|Mux5~3 , alu_main|Mux5~3, mips_processor, 1
instance = comp, \alu_main|Mux5~7 , alu_main|Mux5~7, mips_processor, 1
instance = comp, \alu_main|Mux5~10 , alu_main|Mux5~10, mips_processor, 1
instance = comp, \alu_main|Result[5] , alu_main|Result[5], mips_processor, 1
instance = comp, \mux_jal|output[5]~5 , mux_jal|output[5]~5, mips_processor, 1
instance = comp, \reg_file|registers[20][5] , reg_file|registers[20][5], mips_processor, 1
instance = comp, \reg_file|registers[24][5]~feeder , reg_file|registers[24][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[24][5] , reg_file|registers[24][5], mips_processor, 1
instance = comp, \reg_file|registers[16][5] , reg_file|registers[16][5], mips_processor, 1
instance = comp, \reg_file|registers[28][5]~feeder , reg_file|registers[28][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[28][5] , reg_file|registers[28][5], mips_processor, 1
instance = comp, \reg_file|Mux58~0 , reg_file|Mux58~0, mips_processor, 1
instance = comp, \reg_file|registers[27][5] , reg_file|registers[27][5], mips_processor, 1
instance = comp, \reg_file|registers[23][5] , reg_file|registers[23][5], mips_processor, 1
instance = comp, \reg_file|registers[31][5] , reg_file|registers[31][5], mips_processor, 1
instance = comp, \reg_file|registers[19][5] , reg_file|registers[19][5], mips_processor, 1
instance = comp, \reg_file|Mux58~3 , reg_file|Mux58~3, mips_processor, 1
instance = comp, \reg_file|registers[21][5] , reg_file|registers[21][5], mips_processor, 1
instance = comp, \reg_file|registers[17][5] , reg_file|registers[17][5], mips_processor, 1
instance = comp, \reg_file|registers[25][5] , reg_file|registers[25][5], mips_processor, 1
instance = comp, \reg_file|registers[29][5] , reg_file|registers[29][5], mips_processor, 1
instance = comp, \reg_file|Mux58~1 , reg_file|Mux58~1, mips_processor, 1
instance = comp, \reg_file|registers[30][5] , reg_file|registers[30][5], mips_processor, 1
instance = comp, \reg_file|registers[26][5]~feeder , reg_file|registers[26][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[26][5] , reg_file|registers[26][5], mips_processor, 1
instance = comp, \reg_file|registers[22][5]~feeder , reg_file|registers[22][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[22][5] , reg_file|registers[22][5], mips_processor, 1
instance = comp, \reg_file|registers[18][5] , reg_file|registers[18][5], mips_processor, 1
instance = comp, \reg_file|Mux58~2 , reg_file|Mux58~2, mips_processor, 1
instance = comp, \reg_file|Mux58~4 , reg_file|Mux58~4, mips_processor, 1
instance = comp, \reg_file|registers[8][5] , reg_file|registers[8][5], mips_processor, 1
instance = comp, \reg_file|registers[10][5] , reg_file|registers[10][5], mips_processor, 1
instance = comp, \reg_file|registers[11][5] , reg_file|registers[11][5], mips_processor, 1
instance = comp, \reg_file|registers[9][5]~feeder , reg_file|registers[9][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[9][5] , reg_file|registers[9][5], mips_processor, 1
instance = comp, \reg_file|Mux58~5 , reg_file|Mux58~5, mips_processor, 1
instance = comp, \reg_file|registers[12][5]~feeder , reg_file|registers[12][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[12][5] , reg_file|registers[12][5], mips_processor, 1
instance = comp, \reg_file|registers[15][5] , reg_file|registers[15][5], mips_processor, 1
instance = comp, \reg_file|registers[14][5] , reg_file|registers[14][5], mips_processor, 1
instance = comp, \reg_file|registers[13][5]~feeder , reg_file|registers[13][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[13][5] , reg_file|registers[13][5], mips_processor, 1
instance = comp, \reg_file|Mux58~7 , reg_file|Mux58~7, mips_processor, 1
instance = comp, \reg_file|registers[2][5] , reg_file|registers[2][5], mips_processor, 1
instance = comp, \reg_file|registers[1][5]~feeder , reg_file|registers[1][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[1][5] , reg_file|registers[1][5], mips_processor, 1
instance = comp, \reg_file|registers[0][5]~feeder , reg_file|registers[0][5]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[0][5] , reg_file|registers[0][5], mips_processor, 1
instance = comp, \reg_file|registers[3][5] , reg_file|registers[3][5], mips_processor, 1
instance = comp, \reg_file|Mux58~6 , reg_file|Mux58~6, mips_processor, 1
instance = comp, \reg_file|registers[5][5] , reg_file|registers[5][5], mips_processor, 1
instance = comp, \reg_file|registers[7][5] , reg_file|registers[7][5], mips_processor, 1
instance = comp, \reg_file|registers[6][5] , reg_file|registers[6][5], mips_processor, 1
instance = comp, \reg_file|registers[4][5] , reg_file|registers[4][5], mips_processor, 1
instance = comp, \reg_file|Mux58~8 , reg_file|Mux58~8, mips_processor, 1
instance = comp, \reg_file|Mux58~9 , reg_file|Mux58~9, mips_processor, 1
instance = comp, \reg_file|Mux58~10 , reg_file|Mux58~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[5]~feeder , sreaddata2_IDEX[5]~feeder, mips_processor, 1
instance = comp, \sreaddata2_IDEX[5] , sreaddata2_IDEX[5], mips_processor, 1
instance = comp, \alu_main|Add0~25 , alu_main|Add0~25, mips_processor, 1
instance = comp, \alu_main|Result~2 , alu_main|Result~2, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~24 , alu_main|ShiftRight0~24, mips_processor, 1
instance = comp, \alu_main|Mux6~2 , alu_main|Mux6~2, mips_processor, 1
instance = comp, \alu_main|Mux6~3 , alu_main|Mux6~3, mips_processor, 1
instance = comp, \alu_main|Mux6~4 , alu_main|Mux6~4, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~24 , alu_main|ShiftRight1~24, mips_processor, 1
instance = comp, \alu_main|Mux6~0 , alu_main|Mux6~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~36 , alu_main|ShiftRight0~36, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~35 , alu_main|ShiftRight1~35, mips_processor, 1
instance = comp, \alu_main|Mux6~1 , alu_main|Mux6~1, mips_processor, 1
instance = comp, \alu_main|Mux6~5 , alu_main|Mux6~5, mips_processor, 1
instance = comp, \alu_main|Mux6~6 , alu_main|Mux6~6, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~12 , alu_main|ShiftLeft0~12, mips_processor, 1
instance = comp, \alu_main|Mux6~7 , alu_main|Mux6~7, mips_processor, 1
instance = comp, \alu_main|Mux6~8 , alu_main|Mux6~8, mips_processor, 1
instance = comp, \alu_main|Result[6] , alu_main|Result[6], mips_processor, 1
instance = comp, \forward|Mux57~0 , forward|Mux57~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~11 , alu_main|ShiftLeft0~11, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~20 , alu_main|ShiftLeft0~20, mips_processor, 1
instance = comp, \alu_main|Mux26~0 , alu_main|Mux26~0, mips_processor, 1
instance = comp, \alu_main|Mux26~1 , alu_main|Mux26~1, mips_processor, 1
instance = comp, \alu_main|Mux26~2 , alu_main|Mux26~2, mips_processor, 1
instance = comp, \alu_main|Mux26~3 , alu_main|Mux26~3, mips_processor, 1
instance = comp, \alu_main|Mux26~4 , alu_main|Mux26~4, mips_processor, 1
instance = comp, \alu_main|Mux26~5 , alu_main|Mux26~5, mips_processor, 1
instance = comp, \alu_main|Result[26] , alu_main|Result[26], mips_processor, 1
instance = comp, \mux_jal|output[26]~26 , mux_jal|output[26]~26, mips_processor, 1
instance = comp, \reg_file|registers[12][26] , reg_file|registers[12][26], mips_processor, 1
instance = comp, \reg_file|Mux5~7 , reg_file|Mux5~7, mips_processor, 1
instance = comp, \reg_file|Mux5~5 , reg_file|Mux5~5, mips_processor, 1
instance = comp, \reg_file|Mux5~6 , reg_file|Mux5~6, mips_processor, 1
instance = comp, \reg_file|Mux5~8 , reg_file|Mux5~8, mips_processor, 1
instance = comp, \reg_file|Mux5~9 , reg_file|Mux5~9, mips_processor, 1
instance = comp, \reg_file|Mux5~0 , reg_file|Mux5~0, mips_processor, 1
instance = comp, \reg_file|Mux5~3 , reg_file|Mux5~3, mips_processor, 1
instance = comp, \reg_file|Mux5~1 , reg_file|Mux5~1, mips_processor, 1
instance = comp, \reg_file|Mux5~2 , reg_file|Mux5~2, mips_processor, 1
instance = comp, \reg_file|Mux5~4 , reg_file|Mux5~4, mips_processor, 1
instance = comp, \reg_file|Mux5~10 , reg_file|Mux5~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[26] , sreaddata1_IDEX[26], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[26] , sreaddata1_EXMEM[26], mips_processor, 1
instance = comp, \alu_branch|Add0~97 , alu_branch|Add0~97, mips_processor, 1
instance = comp, \mux_jr|output[26]~27 , mux_jr|output[26]~27, mips_processor, 1
instance = comp, \pc_mips|pc_output[26] , pc_mips|pc_output[26], mips_processor, 1
instance = comp, \alu_branch|Add0~101 , alu_branch|Add0~101, mips_processor, 1
instance = comp, \mux_jr|output[27]~28 , mux_jr|output[27]~28, mips_processor, 1
instance = comp, \pc_mips|pc_output[27] , pc_mips|pc_output[27], mips_processor, 1
instance = comp, \spc_IFID[27] , spc_IFID[27], mips_processor, 1
instance = comp, \spc_IDEX[27] , spc_IDEX[27], mips_processor, 1
instance = comp, \spc_EXMEM[27] , spc_EXMEM[27], mips_processor, 1
instance = comp, \spc_MEMWB[27] , spc_MEMWB[27], mips_processor, 1
instance = comp, \mux_jal|output[27]~27 , mux_jal|output[27]~27, mips_processor, 1
instance = comp, \reg_file|registers[4][27]~feeder , reg_file|registers[4][27]~feeder, mips_processor, 1
instance = comp, \reg_file|registers[4][27] , reg_file|registers[4][27], mips_processor, 1
instance = comp, \reg_file|Mux36~8 , reg_file|Mux36~8, mips_processor, 1
instance = comp, \reg_file|Mux36~7 , reg_file|Mux36~7, mips_processor, 1
instance = comp, \reg_file|Mux36~6 , reg_file|Mux36~6, mips_processor, 1
instance = comp, \reg_file|Mux36~5 , reg_file|Mux36~5, mips_processor, 1
instance = comp, \reg_file|Mux36~9 , reg_file|Mux36~9, mips_processor, 1
instance = comp, \reg_file|Mux36~3 , reg_file|Mux36~3, mips_processor, 1
instance = comp, \reg_file|Mux36~2 , reg_file|Mux36~2, mips_processor, 1
instance = comp, \reg_file|Mux36~0 , reg_file|Mux36~0, mips_processor, 1
instance = comp, \reg_file|Mux36~1 , reg_file|Mux36~1, mips_processor, 1
instance = comp, \reg_file|Mux36~4 , reg_file|Mux36~4, mips_processor, 1
instance = comp, \reg_file|Mux36~10 , reg_file|Mux36~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[27] , sreaddata2_IDEX[27], mips_processor, 1
instance = comp, \alu_main|Mux28~8 , alu_main|Mux28~8, mips_processor, 1
instance = comp, \alu_main|Mux28~1 , alu_main|Mux28~1, mips_processor, 1
instance = comp, \alu_main|Mux28~3 , alu_main|Mux28~3, mips_processor, 1
instance = comp, \alu_main|Mux28~2 , alu_main|Mux28~2, mips_processor, 1
instance = comp, \alu_main|Mux28~4 , alu_main|Mux28~4, mips_processor, 1
instance = comp, \alu_main|Mux28~5 , alu_main|Mux28~5, mips_processor, 1
instance = comp, \alu_main|Mux28~12 , alu_main|Mux28~12, mips_processor, 1
instance = comp, \alu_main|Mux28~7 , alu_main|Mux28~7, mips_processor, 1
instance = comp, \alu_main|Result[28] , alu_main|Result[28], mips_processor, 1
instance = comp, \mux_jal|output[28]~28 , mux_jal|output[28]~28, mips_processor, 1
instance = comp, \reg_file|registers[30][28] , reg_file|registers[30][28], mips_processor, 1
instance = comp, \reg_file|Mux3~2 , reg_file|Mux3~2, mips_processor, 1
instance = comp, \reg_file|Mux3~1 , reg_file|Mux3~1, mips_processor, 1
instance = comp, \reg_file|Mux3~0 , reg_file|Mux3~0, mips_processor, 1
instance = comp, \reg_file|Mux3~3 , reg_file|Mux3~3, mips_processor, 1
instance = comp, \reg_file|Mux3~4 , reg_file|Mux3~4, mips_processor, 1
instance = comp, \reg_file|Mux3~7 , reg_file|Mux3~7, mips_processor, 1
instance = comp, \reg_file|Mux3~6 , reg_file|Mux3~6, mips_processor, 1
instance = comp, \reg_file|Mux3~8 , reg_file|Mux3~8, mips_processor, 1
instance = comp, \reg_file|Mux3~5 , reg_file|Mux3~5, mips_processor, 1
instance = comp, \reg_file|Mux3~9 , reg_file|Mux3~9, mips_processor, 1
instance = comp, \reg_file|Mux3~10 , reg_file|Mux3~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[28] , sreaddata1_IDEX[28], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[28] , sreaddata1_EXMEM[28], mips_processor, 1
instance = comp, \alu_branch|Add0~105 , alu_branch|Add0~105, mips_processor, 1
instance = comp, \mux_jr|output[28]~29 , mux_jr|output[28]~29, mips_processor, 1
instance = comp, \pc_mips|pc_output[28] , pc_mips|pc_output[28], mips_processor, 1
instance = comp, \mux_jr|output[29]~30 , mux_jr|output[29]~30, mips_processor, 1
instance = comp, \pc_mips|pc_output[29] , pc_mips|pc_output[29], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[29] , sjumpaddress_IDEX[29], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[29] , sjumpaddress_EXMEM[29], mips_processor, 1
instance = comp, \spc_EXMEM[29]~feeder , spc_EXMEM[29]~feeder, mips_processor, 1
instance = comp, \spc_EXMEM[29] , spc_EXMEM[29], mips_processor, 1
instance = comp, \spc_MEMWB[29] , spc_MEMWB[29], mips_processor, 1
instance = comp, \mux_jal|output[29]~29 , mux_jal|output[29]~29, mips_processor, 1
instance = comp, \reg_file|registers[25][29] , reg_file|registers[25][29], mips_processor, 1
instance = comp, \reg_file|Mux34~1 , reg_file|Mux34~1, mips_processor, 1
instance = comp, \reg_file|Mux34~3 , reg_file|Mux34~3, mips_processor, 1
instance = comp, \reg_file|Mux34~2 , reg_file|Mux34~2, mips_processor, 1
instance = comp, \reg_file|Mux34~0 , reg_file|Mux34~0, mips_processor, 1
instance = comp, \reg_file|Mux34~4 , reg_file|Mux34~4, mips_processor, 1
instance = comp, \reg_file|Mux34~7 , reg_file|Mux34~7, mips_processor, 1
instance = comp, \reg_file|Mux34~5 , reg_file|Mux34~5, mips_processor, 1
instance = comp, \reg_file|Mux34~6 , reg_file|Mux34~6, mips_processor, 1
instance = comp, \reg_file|Mux34~8 , reg_file|Mux34~8, mips_processor, 1
instance = comp, \reg_file|Mux34~9 , reg_file|Mux34~9, mips_processor, 1
instance = comp, \reg_file|Mux34~10 , reg_file|Mux34~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[29] , sreaddata2_IDEX[29], mips_processor, 1
instance = comp, \alu_main|Mux29~6 , alu_main|Mux29~6, mips_processor, 1
instance = comp, \alu_main|Mux29~4 , alu_main|Mux29~4, mips_processor, 1
instance = comp, \alu_main|Mux29~2 , alu_main|Mux29~2, mips_processor, 1
instance = comp, \alu_main|Mux29~1 , alu_main|Mux29~1, mips_processor, 1
instance = comp, \alu_main|Mux29~3 , alu_main|Mux29~3, mips_processor, 1
instance = comp, \alu_main|Mux29~0 , alu_main|Mux29~0, mips_processor, 1
instance = comp, \alu_main|Mux29~10 , alu_main|Mux29~10, mips_processor, 1
instance = comp, \alu_main|Mux29~5 , alu_main|Mux29~5, mips_processor, 1
instance = comp, \alu_main|Result[29] , alu_main|Result[29], mips_processor, 1
instance = comp, \forward|Mux2~0 , forward|Mux2~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~6 , alu_main|ShiftLeft1~6, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~7 , alu_main|ShiftLeft1~7, mips_processor, 1
instance = comp, \alu_main|Mux7~3 , alu_main|Mux7~3, mips_processor, 1
instance = comp, \alu_main|Mux7~6 , alu_main|Mux7~6, mips_processor, 1
instance = comp, \alu_main|Mux7~7 , alu_main|Mux7~7, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~31 , alu_main|ShiftRight1~31, mips_processor, 1
instance = comp, \alu_main|Mux7~0 , alu_main|Mux7~0, mips_processor, 1
instance = comp, \alu_main|Mux7~1 , alu_main|Mux7~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~32 , alu_main|ShiftRight0~32, mips_processor, 1
instance = comp, \alu_main|Mux7~2 , alu_main|Mux7~2, mips_processor, 1
instance = comp, \alu_main|Mux7~4 , alu_main|Mux7~4, mips_processor, 1
instance = comp, \alu_main|Mux7~5 , alu_main|Mux7~5, mips_processor, 1
instance = comp, \forward|Mux56~1 , forward|Mux56~1, mips_processor, 1
instance = comp, \alu_main|Add0~29 , alu_main|Add0~29, mips_processor, 1
instance = comp, \alu_main|Mux7~8 , alu_main|Mux7~8, mips_processor, 1
instance = comp, \alu_main|Result[7] , alu_main|Result[7], mips_processor, 1
instance = comp, \mux_jal|output[7]~7 , mux_jal|output[7]~7, mips_processor, 1
instance = comp, \reg_file|registers[2][7] , reg_file|registers[2][7], mips_processor, 1
instance = comp, \reg_file|Mux56~6 , reg_file|Mux56~6, mips_processor, 1
instance = comp, \reg_file|Mux56~8 , reg_file|Mux56~8, mips_processor, 1
instance = comp, \reg_file|Mux56~7 , reg_file|Mux56~7, mips_processor, 1
instance = comp, \reg_file|Mux56~5 , reg_file|Mux56~5, mips_processor, 1
instance = comp, \reg_file|Mux56~9 , reg_file|Mux56~9, mips_processor, 1
instance = comp, \reg_file|Mux56~3 , reg_file|Mux56~3, mips_processor, 1
instance = comp, \reg_file|Mux56~0 , reg_file|Mux56~0, mips_processor, 1
instance = comp, \reg_file|Mux56~1 , reg_file|Mux56~1, mips_processor, 1
instance = comp, \reg_file|Mux56~2 , reg_file|Mux56~2, mips_processor, 1
instance = comp, \reg_file|Mux56~4 , reg_file|Mux56~4, mips_processor, 1
instance = comp, \reg_file|Mux56~10 , reg_file|Mux56~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[7]~feeder , sreaddata2_IDEX[7]~feeder, mips_processor, 1
instance = comp, \sreaddata2_IDEX[7] , sreaddata2_IDEX[7], mips_processor, 1
instance = comp, \alu_main|Result~4 , alu_main|Result~4, mips_processor, 1
instance = comp, \alu_main|Mux8~3 , alu_main|Mux8~3, mips_processor, 1
instance = comp, \alu_main|Mux8~7 , alu_main|Mux8~7, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~43 , alu_main|ShiftRight1~43, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~7 , alu_main|ShiftRight1~7, mips_processor, 1
instance = comp, \alu_main|Mux8~0 , alu_main|Mux8~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~7 , alu_main|ShiftRight0~7, mips_processor, 1
instance = comp, \alu_main|Mux8~2 , alu_main|Mux8~2, mips_processor, 1
instance = comp, \alu_main|Mux8~4 , alu_main|Mux8~4, mips_processor, 1
instance = comp, \alu_main|Mux8~1 , alu_main|Mux8~1, mips_processor, 1
instance = comp, \alu_main|Mux8~5 , alu_main|Mux8~5, mips_processor, 1
instance = comp, \alu_main|Mux8~6 , alu_main|Mux8~6, mips_processor, 1
instance = comp, \alu_main|Result[8] , alu_main|Result[8], mips_processor, 1
instance = comp, \mux_jal|output[8]~8 , mux_jal|output[8]~8, mips_processor, 1
instance = comp, \reg_file|registers[10][8] , reg_file|registers[10][8], mips_processor, 1
instance = comp, \reg_file|Mux23~5 , reg_file|Mux23~5, mips_processor, 1
instance = comp, \reg_file|Mux23~8 , reg_file|Mux23~8, mips_processor, 1
instance = comp, \reg_file|Mux23~6 , reg_file|Mux23~6, mips_processor, 1
instance = comp, \reg_file|Mux23~7 , reg_file|Mux23~7, mips_processor, 1
instance = comp, \reg_file|Mux23~9 , reg_file|Mux23~9, mips_processor, 1
instance = comp, \reg_file|Mux23~3 , reg_file|Mux23~3, mips_processor, 1
instance = comp, \reg_file|Mux23~0 , reg_file|Mux23~0, mips_processor, 1
instance = comp, \reg_file|Mux23~1 , reg_file|Mux23~1, mips_processor, 1
instance = comp, \reg_file|Mux23~2 , reg_file|Mux23~2, mips_processor, 1
instance = comp, \reg_file|Mux23~4 , reg_file|Mux23~4, mips_processor, 1
instance = comp, \reg_file|Mux23~10 , reg_file|Mux23~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[8]~feeder , sreaddata1_IDEX[8]~feeder, mips_processor, 1
instance = comp, \sreaddata1_IDEX[8] , sreaddata1_IDEX[8], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[8] , sreaddata1_EXMEM[8], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[8]~feeder , sjumpaddress_IDEX[8]~feeder, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[8] , sjumpaddress_IDEX[8], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[8] , sjumpaddress_EXMEM[8], mips_processor, 1
instance = comp, \alu_branch|Add0~1 , alu_branch|Add0~1, mips_processor, 1
instance = comp, \alu_branch|Add0~5 , alu_branch|Add0~5, mips_processor, 1
instance = comp, \alu_branch|Add0~9 , alu_branch|Add0~9, mips_processor, 1
instance = comp, \alu_branch|Add0~13 , alu_branch|Add0~13, mips_processor, 1
instance = comp, \alu_branch|Add0~17 , alu_branch|Add0~17, mips_processor, 1
instance = comp, \alu_branch|Add0~21 , alu_branch|Add0~21, mips_processor, 1
instance = comp, \alu_branch|Add0~25 , alu_branch|Add0~25, mips_processor, 1
instance = comp, \mux_jr|output[8]~8 , mux_jr|output[8]~8, mips_processor, 1
instance = comp, \pc_mips|pc_output[8] , pc_mips|pc_output[8], mips_processor, 1
instance = comp, \mux_jr|output[9]~9 , mux_jr|output[9]~9, mips_processor, 1
instance = comp, \pc_mips|pc_output[9] , pc_mips|pc_output[9], mips_processor, 1
instance = comp, \spc_IFID[9] , spc_IFID[9], mips_processor, 1
instance = comp, \spc_IDEX[9] , spc_IDEX[9], mips_processor, 1
instance = comp, \spc_EXMEM[9] , spc_EXMEM[9], mips_processor, 1
instance = comp, \spc_MEMWB[9] , spc_MEMWB[9], mips_processor, 1
instance = comp, \mux_jal|output[9]~9 , mux_jal|output[9]~9, mips_processor, 1
instance = comp, \reg_file|registers[7][9] , reg_file|registers[7][9], mips_processor, 1
instance = comp, \reg_file|Mux54~8 , reg_file|Mux54~8, mips_processor, 1
instance = comp, \reg_file|Mux54~5 , reg_file|Mux54~5, mips_processor, 1
instance = comp, \reg_file|Mux54~7 , reg_file|Mux54~7, mips_processor, 1
instance = comp, \reg_file|Mux54~6 , reg_file|Mux54~6, mips_processor, 1
instance = comp, \reg_file|Mux54~9 , reg_file|Mux54~9, mips_processor, 1
instance = comp, \reg_file|Mux54~1 , reg_file|Mux54~1, mips_processor, 1
instance = comp, \reg_file|Mux54~2 , reg_file|Mux54~2, mips_processor, 1
instance = comp, \reg_file|Mux54~3 , reg_file|Mux54~3, mips_processor, 1
instance = comp, \reg_file|Mux54~0 , reg_file|Mux54~0, mips_processor, 1
instance = comp, \reg_file|Mux54~4 , reg_file|Mux54~4, mips_processor, 1
instance = comp, \reg_file|Mux54~10 , reg_file|Mux54~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[9]~feeder , sreaddata2_IDEX[9]~feeder, mips_processor, 1
instance = comp, \sreaddata2_IDEX[9] , sreaddata2_IDEX[9], mips_processor, 1
instance = comp, \forward|Mux54~0 , forward|Mux54~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~21 , alu_main|ShiftLeft0~21, mips_processor, 1
instance = comp, \alu_main|Mux19~0 , alu_main|Mux19~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~55 , alu_main|ShiftLeft0~55, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~30 , alu_main|ShiftRight0~30, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~29 , alu_main|ShiftRight1~29, mips_processor, 1
instance = comp, \alu_main|Mux19~1 , alu_main|Mux19~1, mips_processor, 1
instance = comp, \alu_main|Mux19~2 , alu_main|Mux19~2, mips_processor, 1
instance = comp, \alu_main|Mux19~3 , alu_main|Mux19~3, mips_processor, 1
instance = comp, \alu_main|Mux19~4 , alu_main|Mux19~4, mips_processor, 1
instance = comp, \alu_main|Mux19~5 , alu_main|Mux19~5, mips_processor, 1
instance = comp, \alu_main|Result[19] , alu_main|Result[19], mips_processor, 1
instance = comp, \mux_jal|output[19]~19 , mux_jal|output[19]~19, mips_processor, 1
instance = comp, \reg_file|registers[10][19] , reg_file|registers[10][19], mips_processor, 1
instance = comp, \reg_file|Mux12~5 , reg_file|Mux12~5, mips_processor, 1
instance = comp, \reg_file|Mux12~7 , reg_file|Mux12~7, mips_processor, 1
instance = comp, \reg_file|Mux12~8 , reg_file|Mux12~8, mips_processor, 1
instance = comp, \reg_file|Mux12~6 , reg_file|Mux12~6, mips_processor, 1
instance = comp, \reg_file|Mux12~9 , reg_file|Mux12~9, mips_processor, 1
instance = comp, \reg_file|Mux12~1 , reg_file|Mux12~1, mips_processor, 1
instance = comp, \reg_file|Mux12~0 , reg_file|Mux12~0, mips_processor, 1
instance = comp, \reg_file|Mux12~3 , reg_file|Mux12~3, mips_processor, 1
instance = comp, \reg_file|Mux12~2 , reg_file|Mux12~2, mips_processor, 1
instance = comp, \reg_file|Mux12~4 , reg_file|Mux12~4, mips_processor, 1
instance = comp, \reg_file|Mux12~10 , reg_file|Mux12~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[19] , sreaddata1_IDEX[19], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[19] , sreaddata1_EXMEM[19], mips_processor, 1
instance = comp, \alu_branch|Add0~69 , alu_branch|Add0~69, mips_processor, 1
instance = comp, \mux_jr|output[19]~19 , mux_jr|output[19]~19, mips_processor, 1
instance = comp, \pc_mips|pc_output[19] , pc_mips|pc_output[19], mips_processor, 1
instance = comp, \alu_branch|Add0~73 , alu_branch|Add0~73, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[20] , sreaddata1_EXMEM[20], mips_processor, 1
instance = comp, \mux_jr|output[20]~20 , mux_jr|output[20]~20, mips_processor, 1
instance = comp, \pc_mips|pc_output[20] , pc_mips|pc_output[20], mips_processor, 1
instance = comp, \alu_branch|Add0~77 , alu_branch|Add0~77, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[21] , sreaddata1_EXMEM[21], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[21] , sjumpaddress_EXMEM[21], mips_processor, 1
instance = comp, \mux_jr|output[21]~21 , mux_jr|output[21]~21, mips_processor, 1
instance = comp, \pc_mips|pc_output[21] , pc_mips|pc_output[21], mips_processor, 1
instance = comp, \mux_jr|output[22]~22 , mux_jr|output[22]~22, mips_processor, 1
instance = comp, \mux_jr|output[22]~23 , mux_jr|output[22]~23, mips_processor, 1
instance = comp, \pc_mips|pc_output[22] , pc_mips|pc_output[22], mips_processor, 1
instance = comp, \spc_IFID[22] , spc_IFID[22], mips_processor, 1
instance = comp, \spc_IDEX[22] , spc_IDEX[22], mips_processor, 1
instance = comp, \spc_EXMEM[22] , spc_EXMEM[22], mips_processor, 1
instance = comp, \spc_MEMWB[22] , spc_MEMWB[22], mips_processor, 1
instance = comp, \mux_jal|output[22]~22 , mux_jal|output[22]~22, mips_processor, 1
instance = comp, \reg_file|registers[8][22] , reg_file|registers[8][22], mips_processor, 1
instance = comp, \reg_file|Mux41~5 , reg_file|Mux41~5, mips_processor, 1
instance = comp, \reg_file|Mux41~8 , reg_file|Mux41~8, mips_processor, 1
instance = comp, \reg_file|Mux41~7 , reg_file|Mux41~7, mips_processor, 1
instance = comp, \reg_file|Mux41~6 , reg_file|Mux41~6, mips_processor, 1
instance = comp, \reg_file|Mux41~9 , reg_file|Mux41~9, mips_processor, 1
instance = comp, \reg_file|Mux41~0 , reg_file|Mux41~0, mips_processor, 1
instance = comp, \reg_file|Mux41~1 , reg_file|Mux41~1, mips_processor, 1
instance = comp, \reg_file|Mux41~3 , reg_file|Mux41~3, mips_processor, 1
instance = comp, \reg_file|Mux41~2 , reg_file|Mux41~2, mips_processor, 1
instance = comp, \reg_file|Mux41~4 , reg_file|Mux41~4, mips_processor, 1
instance = comp, \reg_file|Mux41~10 , reg_file|Mux41~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[22] , sreaddata2_IDEX[22], mips_processor, 1
instance = comp, \forward|Mux41~0 , forward|Mux41~0, mips_processor, 1
instance = comp, \alu_main|Mux22~4 , alu_main|Mux22~4, mips_processor, 1
instance = comp, \alu_main|Mux22~0 , alu_main|Mux22~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~40 , alu_main|ShiftLeft1~40, mips_processor, 1
instance = comp, \alu_main|Mux22~1 , alu_main|Mux22~1, mips_processor, 1
instance = comp, \alu_main|Mux22~2 , alu_main|Mux22~2, mips_processor, 1
instance = comp, \alu_main|Mux22~3 , alu_main|Mux22~3, mips_processor, 1
instance = comp, \alu_main|Mux22~5 , alu_main|Mux22~5, mips_processor, 1
instance = comp, \alu_main|Result[22] , alu_main|Result[22], mips_processor, 1
instance = comp, \forward|Mux9~0 , forward|Mux9~0, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~3 , alu_main|ShiftLeft1~3, mips_processor, 1
instance = comp, \alu_main|Mux31~13 , alu_main|Mux31~13, mips_processor, 1
instance = comp, \alu_main|Mux31~5 , alu_main|Mux31~5, mips_processor, 1
instance = comp, \alu_main|Mux28~6 , alu_main|Mux28~6, mips_processor, 1
instance = comp, \forward|Mux32~8 , forward|Mux32~8, mips_processor, 1
instance = comp, \forward|Mux0~0 , forward|Mux0~0, mips_processor, 1
instance = comp, \alu_main|Add0~125 , alu_main|Add0~125, mips_processor, 1
instance = comp, \alu_main|Mux31~28 , alu_main|Mux31~28, mips_processor, 1
instance = comp, \alu_main|Mux31~15 , alu_main|Mux31~15, mips_processor, 1
instance = comp, \alu_main|Mux31~9 , alu_main|Mux31~9, mips_processor, 1
instance = comp, \alu_main|Mux31~7 , alu_main|Mux31~7, mips_processor, 1
instance = comp, \alu_main|Mux31~20 , alu_main|Mux31~20, mips_processor, 1
instance = comp, \alu_main|Mux31~21 , alu_main|Mux31~21, mips_processor, 1
instance = comp, \alu_main|Mux31~25 , alu_main|Mux31~25, mips_processor, 1
instance = comp, \alu_main|Mux31~12 , alu_main|Mux31~12, mips_processor, 1
instance = comp, \alu_main|Mux31~8 , alu_main|Mux31~8, mips_processor, 1
instance = comp, \alu_main|Mux31~36 , alu_main|Mux31~36, mips_processor, 1
instance = comp, \alu_main|Mux31~32 , alu_main|Mux31~32, mips_processor, 1
instance = comp, \alu_main|Mux31~10 , alu_main|Mux31~10, mips_processor, 1
instance = comp, \alu_main|Result[31] , alu_main|Result[31], mips_processor, 1
instance = comp, \salumainresult_EXMEM[31] , salumainresult_EXMEM[31], mips_processor, 1
instance = comp, \forward|Mux32~7 , forward|Mux32~7, mips_processor, 1
instance = comp, \alu_main|Mux0~4 , alu_main|Mux0~4, mips_processor, 1
instance = comp, \alu_main|Mux0~5 , alu_main|Mux0~5, mips_processor, 1
instance = comp, \alu_main|Mux0~6 , alu_main|Mux0~6, mips_processor, 1
instance = comp, \alu_main|LessThan0~9 , alu_main|LessThan0~9, mips_processor, 1
instance = comp, \alu_main|LessThan0~14 , alu_main|LessThan0~14, mips_processor, 1
instance = comp, \alu_main|LessThan0~15 , alu_main|LessThan0~15, mips_processor, 1
instance = comp, \alu_main|LessThan0~0 , alu_main|LessThan0~0, mips_processor, 1
instance = comp, \alu_main|LessThan0~7 , alu_main|LessThan0~7, mips_processor, 1
instance = comp, \alu_main|LessThan0~8 , alu_main|LessThan0~8, mips_processor, 1
instance = comp, \alu_main|LessThan0~10 , alu_main|LessThan0~10, mips_processor, 1
instance = comp, \alu_main|LessThan0~11 , alu_main|LessThan0~11, mips_processor, 1
instance = comp, \alu_main|LessThan0~16 , alu_main|LessThan0~16, mips_processor, 1
instance = comp, \alu_main|LessThan0~17 , alu_main|LessThan0~17, mips_processor, 1
instance = comp, \alu_main|LessThan0~12 , alu_main|LessThan0~12, mips_processor, 1
instance = comp, \alu_main|LessThan0~13 , alu_main|LessThan0~13, mips_processor, 1
instance = comp, \alu_main|LessThan0~21 , alu_main|LessThan0~21, mips_processor, 1
instance = comp, \alu_main|LessThan0~18 , alu_main|LessThan0~18, mips_processor, 1
instance = comp, \alu_main|LessThan0~20 , alu_main|LessThan0~20, mips_processor, 1
instance = comp, \alu_main|LessThan0~19 , alu_main|LessThan0~19, mips_processor, 1
instance = comp, \alu_main|LessThan0~22 , alu_main|LessThan0~22, mips_processor, 1
instance = comp, \alu_main|LessThan0~4 , alu_main|LessThan0~4, mips_processor, 1
instance = comp, \alu_main|LessThan0~5 , alu_main|LessThan0~5, mips_processor, 1
instance = comp, \alu_main|LessThan0~1 , alu_main|LessThan0~1, mips_processor, 1
instance = comp, \alu_main|LessThan0~3 , alu_main|LessThan0~3, mips_processor, 1
instance = comp, \alu_main|LessThan0~2 , alu_main|LessThan0~2, mips_processor, 1
instance = comp, \alu_main|LessThan0~6 , alu_main|LessThan0~6, mips_processor, 1
instance = comp, \alu_main|LessThan0~23 , alu_main|LessThan0~23, mips_processor, 1
instance = comp, \alu_main|LessThan0~37 , alu_main|LessThan0~37, mips_processor, 1
instance = comp, \alu_main|LessThan0~38 , alu_main|LessThan0~38, mips_processor, 1
instance = comp, \alu_main|Mux0~3 , alu_main|Mux0~3, mips_processor, 1
instance = comp, \alu_main|LessThan0~34 , alu_main|LessThan0~34, mips_processor, 1
instance = comp, \alu_main|LessThan0~28 , alu_main|LessThan0~28, mips_processor, 1
instance = comp, \alu_main|LessThan0~35 , alu_main|LessThan0~35, mips_processor, 1
instance = comp, \alu_main|LessThan0~29 , alu_main|LessThan0~29, mips_processor, 1
instance = comp, \alu_main|LessThan0~30 , alu_main|LessThan0~30, mips_processor, 1
instance = comp, \alu_main|LessThan0~33 , alu_main|LessThan0~33, mips_processor, 1
instance = comp, \alu_main|LessThan0~36 , alu_main|LessThan0~36, mips_processor, 1
instance = comp, \alu_main|LessThan0~31 , alu_main|LessThan0~31, mips_processor, 1
instance = comp, \alu_main|LessThan0~32 , alu_main|LessThan0~32, mips_processor, 1
instance = comp, \alu_main|LessThan0~25 , alu_main|LessThan0~25, mips_processor, 1
instance = comp, \alu_main|LessThan0~26 , alu_main|LessThan0~26, mips_processor, 1
instance = comp, \alu_main|LessThan0~24 , alu_main|LessThan0~24, mips_processor, 1
instance = comp, \alu_main|LessThan0~27 , alu_main|LessThan0~27, mips_processor, 1
instance = comp, \alu_main|Mux0~7 , alu_main|Mux0~7, mips_processor, 1
instance = comp, \alu_main|Mux0~0 , alu_main|Mux0~0, mips_processor, 1
instance = comp, \alu_main|Mux0~2 , alu_main|Mux0~2, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~4 , alu_main|ShiftLeft0~4, mips_processor, 1
instance = comp, \alu_main|ShiftLeft1~8 , alu_main|ShiftLeft1~8, mips_processor, 1
instance = comp, \alu_main|Mux0~13 , alu_main|Mux0~13, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~4 , alu_main|ShiftRight1~4, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~6 , alu_main|ShiftRight0~6, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~5 , alu_main|ShiftRight0~5, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~9 , alu_main|ShiftRight0~9, mips_processor, 1
instance = comp, \alu_main|ShiftRight0~4 , alu_main|ShiftRight0~4, mips_processor, 1
instance = comp, \alu_main|Mux0~1 , alu_main|Mux0~1, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~5 , alu_main|ShiftRight1~5, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~6 , alu_main|ShiftRight1~6, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~9 , alu_main|ShiftRight1~9, mips_processor, 1
instance = comp, \alu_main|Mux0~9 , alu_main|Mux0~9, mips_processor, 1
instance = comp, \alu_main|Mux0~8 , alu_main|Mux0~8, mips_processor, 1
instance = comp, \alu_main|Result[0] , alu_main|Result[0], mips_processor, 1
instance = comp, \salumainresult_EXMEM[0] , salumainresult_EXMEM[0], mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~1 , alu_main|ShiftLeft0~1, mips_processor, 1
instance = comp, \alu_main|ShiftLeft0~3 , alu_main|ShiftLeft0~3, mips_processor, 1
instance = comp, \alu_main|Mux16~0 , alu_main|Mux16~0, mips_processor, 1
instance = comp, \alu_main|Mux16~1 , alu_main|Mux16~1, mips_processor, 1
instance = comp, \alu_main|Mux16~2 , alu_main|Mux16~2, mips_processor, 1
instance = comp, \alu_main|Mux16~3 , alu_main|Mux16~3, mips_processor, 1
instance = comp, \alu_main|Mux16~4 , alu_main|Mux16~4, mips_processor, 1
instance = comp, \alu_main|Mux16~5 , alu_main|Mux16~5, mips_processor, 1
instance = comp, \alu_main|Result[16] , alu_main|Result[16], mips_processor, 1
instance = comp, \mux_jal|output[16]~16 , mux_jal|output[16]~16, mips_processor, 1
instance = comp, \reg_file|registers[11][16] , reg_file|registers[11][16], mips_processor, 1
instance = comp, \reg_file|Mux15~5 , reg_file|Mux15~5, mips_processor, 1
instance = comp, \reg_file|Mux15~7 , reg_file|Mux15~7, mips_processor, 1
instance = comp, \reg_file|Mux15~6 , reg_file|Mux15~6, mips_processor, 1
instance = comp, \reg_file|Mux15~8 , reg_file|Mux15~8, mips_processor, 1
instance = comp, \reg_file|Mux15~9 , reg_file|Mux15~9, mips_processor, 1
instance = comp, \reg_file|Mux15~0 , reg_file|Mux15~0, mips_processor, 1
instance = comp, \reg_file|Mux15~2 , reg_file|Mux15~2, mips_processor, 1
instance = comp, \reg_file|Mux15~1 , reg_file|Mux15~1, mips_processor, 1
instance = comp, \reg_file|Mux15~3 , reg_file|Mux15~3, mips_processor, 1
instance = comp, \reg_file|Mux15~4 , reg_file|Mux15~4, mips_processor, 1
instance = comp, \reg_file|Mux15~10 , reg_file|Mux15~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[16] , sreaddata1_IDEX[16], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[16] , sreaddata1_EXMEM[16], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[16] , sjumpaddress_IDEX[16], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[16] , sjumpaddress_EXMEM[16], mips_processor, 1
instance = comp, \alu_branch|Add0~57 , alu_branch|Add0~57, mips_processor, 1
instance = comp, \mux_jr|output[16]~16 , mux_jr|output[16]~16, mips_processor, 1
instance = comp, \pc_mips|pc_output[16] , pc_mips|pc_output[16], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[17] , sjumpaddress_IDEX[17], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[17] , sjumpaddress_EXMEM[17], mips_processor, 1
instance = comp, \mux_jr|output[17]~17 , mux_jr|output[17]~17, mips_processor, 1
instance = comp, \pc_mips|pc_output[17] , pc_mips|pc_output[17], mips_processor, 1
instance = comp, \spc_IFID[17] , spc_IFID[17], mips_processor, 1
instance = comp, \spc_IDEX[17] , spc_IDEX[17], mips_processor, 1
instance = comp, \spc_EXMEM[17] , spc_EXMEM[17], mips_processor, 1
instance = comp, \spc_MEMWB[17] , spc_MEMWB[17], mips_processor, 1
instance = comp, \mux_jal|output[17]~17 , mux_jal|output[17]~17, mips_processor, 1
instance = comp, \reg_file|registers[30][17] , reg_file|registers[30][17], mips_processor, 1
instance = comp, \reg_file|Mux14~2 , reg_file|Mux14~2, mips_processor, 1
instance = comp, \reg_file|Mux14~0 , reg_file|Mux14~0, mips_processor, 1
instance = comp, \reg_file|Mux14~3 , reg_file|Mux14~3, mips_processor, 1
instance = comp, \reg_file|Mux14~1 , reg_file|Mux14~1, mips_processor, 1
instance = comp, \reg_file|Mux14~4 , reg_file|Mux14~4, mips_processor, 1
instance = comp, \reg_file|Mux14~7 , reg_file|Mux14~7, mips_processor, 1
instance = comp, \reg_file|Mux14~8 , reg_file|Mux14~8, mips_processor, 1
instance = comp, \reg_file|Mux14~6 , reg_file|Mux14~6, mips_processor, 1
instance = comp, \reg_file|Mux14~5 , reg_file|Mux14~5, mips_processor, 1
instance = comp, \reg_file|Mux14~9 , reg_file|Mux14~9, mips_processor, 1
instance = comp, \reg_file|Mux14~10 , reg_file|Mux14~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[17] , sreaddata1_IDEX[17], mips_processor, 1
instance = comp, \forward|Mux14~0 , forward|Mux14~0, mips_processor, 1
instance = comp, \alu_main|Mux17~4 , alu_main|Mux17~4, mips_processor, 1
instance = comp, \alu_main|Mux17~0 , alu_main|Mux17~0, mips_processor, 1
instance = comp, \alu_main|Mux17~1 , alu_main|Mux17~1, mips_processor, 1
instance = comp, \alu_main|Mux17~2 , alu_main|Mux17~2, mips_processor, 1
instance = comp, \alu_main|Mux17~3 , alu_main|Mux17~3, mips_processor, 1
instance = comp, \alu_main|Mux17~5 , alu_main|Mux17~5, mips_processor, 1
instance = comp, \alu_main|Result[17] , alu_main|Result[17], mips_processor, 1
instance = comp, \salumainresult_EXMEM[17] , salumainresult_EXMEM[17], mips_processor, 1
instance = comp, \forward|Mux46~0 , forward|Mux46~0, mips_processor, 1
instance = comp, \alu_main|ShiftRight1~25 , alu_main|ShiftRight1~25, mips_processor, 1
instance = comp, \alu_main|Mux2~6 , alu_main|Mux2~6, mips_processor, 1
instance = comp, \alu_main|Mux2~4 , alu_main|Mux2~4, mips_processor, 1
instance = comp, \alu_main|Mux2~5 , alu_main|Mux2~5, mips_processor, 1
instance = comp, \alu_main|Mux2~7 , alu_main|Mux2~7, mips_processor, 1
instance = comp, \forward|Mux61~1 , forward|Mux61~1, mips_processor, 1
instance = comp, \alu_main|Add0~9 , alu_main|Add0~9, mips_processor, 1
instance = comp, \alu_main|Mux2~0 , alu_main|Mux2~0, mips_processor, 1
instance = comp, \alu_main|Mux2~1 , alu_main|Mux2~1, mips_processor, 1
instance = comp, \alu_main|Mux2~2 , alu_main|Mux2~2, mips_processor, 1
instance = comp, \alu_main|Mux2~3 , alu_main|Mux2~3, mips_processor, 1
instance = comp, \alu_main|Mux2~8 , alu_main|Mux2~8, mips_processor, 1
instance = comp, \alu_main|Result[2] , alu_main|Result[2], mips_processor, 1
instance = comp, \mux_jal|output[2]~2 , mux_jal|output[2]~2, mips_processor, 1
instance = comp, \reg_file|registers[17][2] , reg_file|registers[17][2], mips_processor, 1
instance = comp, \reg_file|Mux61~1 , reg_file|Mux61~1, mips_processor, 1
instance = comp, \reg_file|Mux61~2 , reg_file|Mux61~2, mips_processor, 1
instance = comp, \reg_file|Mux61~0 , reg_file|Mux61~0, mips_processor, 1
instance = comp, \reg_file|Mux61~3 , reg_file|Mux61~3, mips_processor, 1
instance = comp, \reg_file|Mux61~4 , reg_file|Mux61~4, mips_processor, 1
instance = comp, \reg_file|Mux61~7 , reg_file|Mux61~7, mips_processor, 1
instance = comp, \reg_file|Mux61~5 , reg_file|Mux61~5, mips_processor, 1
instance = comp, \reg_file|Mux61~6 , reg_file|Mux61~6, mips_processor, 1
instance = comp, \reg_file|Mux61~8 , reg_file|Mux61~8, mips_processor, 1
instance = comp, \reg_file|Mux61~9 , reg_file|Mux61~9, mips_processor, 1
instance = comp, \reg_file|Mux61~10 , reg_file|Mux61~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[2] , sreaddata2_IDEX[2], mips_processor, 1
instance = comp, \alu_main|Add0~13 , alu_main|Add0~13, mips_processor, 1
instance = comp, \alu_main|Mux3~14 , alu_main|Mux3~14, mips_processor, 1
instance = comp, \alu_main|Mux3~17 , alu_main|Mux3~17, mips_processor, 1
instance = comp, \alu_main|Mux3~16 , alu_main|Mux3~16, mips_processor, 1
instance = comp, \alu_main|Mux3~15 , alu_main|Mux3~15, mips_processor, 1
instance = comp, \alu_main|Mux3~18 , alu_main|Mux3~18, mips_processor, 1
instance = comp, \alu_main|Mux3~11 , alu_main|Mux3~11, mips_processor, 1
instance = comp, \alu_main|Mux3~12 , alu_main|Mux3~12, mips_processor, 1
instance = comp, \alu_main|Mux3~13 , alu_main|Mux3~13, mips_processor, 1
instance = comp, \alu_main|Mux3~19 , alu_main|Mux3~19, mips_processor, 1
instance = comp, \alu_main|Result[3] , alu_main|Result[3], mips_processor, 1
instance = comp, \mux_jal|output[3]~3 , mux_jal|output[3]~3, mips_processor, 1
instance = comp, \reg_file|registers[3][3] , reg_file|registers[3][3], mips_processor, 1
instance = comp, \reg_file|Mux60~6 , reg_file|Mux60~6, mips_processor, 1
instance = comp, \reg_file|Mux60~8 , reg_file|Mux60~8, mips_processor, 1
instance = comp, \reg_file|Mux60~7 , reg_file|Mux60~7, mips_processor, 1
instance = comp, \reg_file|Mux60~5 , reg_file|Mux60~5, mips_processor, 1
instance = comp, \reg_file|Mux60~9 , reg_file|Mux60~9, mips_processor, 1
instance = comp, \reg_file|Mux60~3 , reg_file|Mux60~3, mips_processor, 1
instance = comp, \reg_file|Mux60~1 , reg_file|Mux60~1, mips_processor, 1
instance = comp, \reg_file|Mux60~2 , reg_file|Mux60~2, mips_processor, 1
instance = comp, \reg_file|Mux60~0 , reg_file|Mux60~0, mips_processor, 1
instance = comp, \reg_file|Mux60~4 , reg_file|Mux60~4, mips_processor, 1
instance = comp, \reg_file|Mux60~10 , reg_file|Mux60~10, mips_processor, 1
instance = comp, \sreaddata2_IDEX[3] , sreaddata2_IDEX[3], mips_processor, 1
instance = comp, \alu_main|Result~0 , alu_main|Result~0, mips_processor, 1
instance = comp, \alu_main|Mux4~5 , alu_main|Mux4~5, mips_processor, 1
instance = comp, \alu_main|Mux4~8 , alu_main|Mux4~8, mips_processor, 1
instance = comp, \alu_main|Mux4~9 , alu_main|Mux4~9, mips_processor, 1
instance = comp, \alu_main|Mux4~0 , alu_main|Mux4~0, mips_processor, 1
instance = comp, \alu_main|Mux4~4 , alu_main|Mux4~4, mips_processor, 1
instance = comp, \alu_main|Mux4~6 , alu_main|Mux4~6, mips_processor, 1
instance = comp, \alu_main|Mux4~2 , alu_main|Mux4~2, mips_processor, 1
instance = comp, \alu_main|Mux4~7 , alu_main|Mux4~7, mips_processor, 1
instance = comp, \alu_main|Mux4~10 , alu_main|Mux4~10, mips_processor, 1
instance = comp, \alu_main|Result[4] , alu_main|Result[4], mips_processor, 1
instance = comp, \alu_main|Equal0~4 , alu_main|Equal0~4, mips_processor, 1
instance = comp, \alu_main|Equal0~5 , alu_main|Equal0~5, mips_processor, 1
instance = comp, \alu_main|Equal0~0 , alu_main|Equal0~0, mips_processor, 1
instance = comp, \alu_main|Equal0~1 , alu_main|Equal0~1, mips_processor, 1
instance = comp, \alu_main|Equal0~2 , alu_main|Equal0~2, mips_processor, 1
instance = comp, \alu_main|Equal0~3 , alu_main|Equal0~3, mips_processor, 1
instance = comp, \alu_main|Equal0~6 , alu_main|Equal0~6, mips_processor, 1
instance = comp, \sinstruction_IFID[5] , sinstruction_IFID[5], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[7] , sjumpaddress_IDEX[7], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[7] , sjumpaddress_EXMEM[7], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[7] , sreaddata1_EXMEM[7], mips_processor, 1
instance = comp, \mux_jr|output[7]~7 , mux_jr|output[7]~7, mips_processor, 1
instance = comp, \pc_mips|pc_output[7] , pc_mips|pc_output[7], mips_processor, 1
instance = comp, \sinstruction_IFID[24] , sinstruction_IFID[24], mips_processor, 1
instance = comp, \reg_file|Mux25~5 , reg_file|Mux25~5, mips_processor, 1
instance = comp, \reg_file|Mux25~8 , reg_file|Mux25~8, mips_processor, 1
instance = comp, \reg_file|Mux25~6 , reg_file|Mux25~6, mips_processor, 1
instance = comp, \reg_file|Mux25~7 , reg_file|Mux25~7, mips_processor, 1
instance = comp, \reg_file|Mux25~9 , reg_file|Mux25~9, mips_processor, 1
instance = comp, \reg_file|Mux25~3 , reg_file|Mux25~3, mips_processor, 1
instance = comp, \reg_file|Mux25~2 , reg_file|Mux25~2, mips_processor, 1
instance = comp, \reg_file|Mux25~1 , reg_file|Mux25~1, mips_processor, 1
instance = comp, \reg_file|Mux25~0 , reg_file|Mux25~0, mips_processor, 1
instance = comp, \reg_file|Mux25~4 , reg_file|Mux25~4, mips_processor, 1
instance = comp, \reg_file|Mux25~10 , reg_file|Mux25~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[6] , sreaddata1_IDEX[6], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[6] , sreaddata1_EXMEM[6], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[6] , sjumpaddress_IDEX[6], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[6] , sjumpaddress_EXMEM[6], mips_processor, 1
instance = comp, \mux_jr|output[6]~6 , mux_jr|output[6]~6, mips_processor, 1
instance = comp, \pc_mips|pc_output[6] , pc_mips|pc_output[6], mips_processor, 1
instance = comp, \sinstruction_IFID[25] , sinstruction_IFID[25], mips_processor, 1
instance = comp, \reg_file|Mux26~7 , reg_file|Mux26~7, mips_processor, 1
instance = comp, \reg_file|Mux26~5 , reg_file|Mux26~5, mips_processor, 1
instance = comp, \reg_file|Mux26~8 , reg_file|Mux26~8, mips_processor, 1
instance = comp, \reg_file|Mux26~6 , reg_file|Mux26~6, mips_processor, 1
instance = comp, \reg_file|Mux26~9 , reg_file|Mux26~9, mips_processor, 1
instance = comp, \reg_file|Mux26~0 , reg_file|Mux26~0, mips_processor, 1
instance = comp, \reg_file|Mux26~1 , reg_file|Mux26~1, mips_processor, 1
instance = comp, \reg_file|Mux26~3 , reg_file|Mux26~3, mips_processor, 1
instance = comp, \reg_file|Mux26~2 , reg_file|Mux26~2, mips_processor, 1
instance = comp, \reg_file|Mux26~4 , reg_file|Mux26~4, mips_processor, 1
instance = comp, \reg_file|Mux26~10 , reg_file|Mux26~10, mips_processor, 1
instance = comp, \sreaddata1_IDEX[5] , sreaddata1_IDEX[5], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[5] , sreaddata1_EXMEM[5], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[5] , sjumpaddress_IDEX[5], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[5] , sjumpaddress_EXMEM[5], mips_processor, 1
instance = comp, \mux_jr|output[5]~5 , mux_jr|output[5]~5, mips_processor, 1
instance = comp, \pc_mips|pc_output[5] , pc_mips|pc_output[5], mips_processor, 1
instance = comp, \sinstruction_IFID[2] , sinstruction_IFID[2], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[4] , sjumpaddress_IDEX[4], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[4]~feeder , sjumpaddress_EXMEM[4]~feeder, mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[4] , sjumpaddress_EXMEM[4], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[4] , sreaddata1_EXMEM[4], mips_processor, 1
instance = comp, \mux_jr|output[4]~4 , mux_jr|output[4]~4, mips_processor, 1
instance = comp, \pc_mips|pc_output[4] , pc_mips|pc_output[4], mips_processor, 1
instance = comp, \sinstruction_IFID[1]~feeder , sinstruction_IFID[1]~feeder, mips_processor, 1
instance = comp, \sinstruction_IFID[1] , sinstruction_IFID[1], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[3]~feeder , sjumpaddress_IDEX[3]~feeder, mips_processor, 1
instance = comp, \sjumpaddress_IDEX[3] , sjumpaddress_IDEX[3], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[3] , sjumpaddress_EXMEM[3], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[3]~feeder , sreaddata1_EXMEM[3]~feeder, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[3] , sreaddata1_EXMEM[3], mips_processor, 1
instance = comp, \mux_jr|output[3]~3 , mux_jr|output[3]~3, mips_processor, 1
instance = comp, \pc_mips|pc_output[3] , pc_mips|pc_output[3], mips_processor, 1
instance = comp, \sinstruction_IFID[0] , sinstruction_IFID[0], mips_processor, 1
instance = comp, \sreaddata1_EXMEM[2] , sreaddata1_EXMEM[2], mips_processor, 1
instance = comp, \sjumpaddress_IDEX[2] , sjumpaddress_IDEX[2], mips_processor, 1
instance = comp, \sjumpaddress_EXMEM[2] , sjumpaddress_EXMEM[2], mips_processor, 1
instance = comp, \mux_jr|output[2]~2 , mux_jr|output[2]~2, mips_processor, 1
instance = comp, \pc_mips|pc_output[2] , pc_mips|pc_output[2], mips_processor, 1
instance = comp, \sinstruction_IFID[30] , sinstruction_IFID[30], mips_processor, 1
instance = comp, \control|Mux0~0 , control|Mux0~0, mips_processor, 1
instance = comp, \control|Jr~1 , control|Jr~1, mips_processor, 1
instance = comp, \sreaddata1_EXMEM[0] , sreaddata1_EXMEM[0], mips_processor, 1
instance = comp, \mux_jr|output[0]~0 , mux_jr|output[0]~0, mips_processor, 1
instance = comp, \pc_mips|pc_output[0] , pc_mips|pc_output[0], mips_processor, 1
instance = comp, \mux_one[2]~reg0 , mux_one[2]~reg0, mips_processor, 1
instance = comp, \mux_one[3]~reg0feeder , mux_one[3]~reg0feeder, mips_processor, 1
instance = comp, \mux_one[3]~reg0 , mux_one[3]~reg0, mips_processor, 1
instance = comp, \mux_one[4]~reg0 , mux_one[4]~reg0, mips_processor, 1
instance = comp, \mux_one[5]~reg0 , mux_one[5]~reg0, mips_processor, 1
instance = comp, \mux_one[6]~reg0feeder , mux_one[6]~reg0feeder, mips_processor, 1
instance = comp, \mux_one[6]~reg0 , mux_one[6]~reg0, mips_processor, 1
instance = comp, \mux_one[7]~reg0 , mux_one[7]~reg0, mips_processor, 1
instance = comp, \mux_one[8]~reg0feeder , mux_one[8]~reg0feeder, mips_processor, 1
instance = comp, \mux_one[8]~reg0 , mux_one[8]~reg0, mips_processor, 1
instance = comp, \mux_one[9]~reg0 , mux_one[9]~reg0, mips_processor, 1
instance = comp, \mux_one[10]~reg0 , mux_one[10]~reg0, mips_processor, 1
instance = comp, \mux_one[11]~reg0 , mux_one[11]~reg0, mips_processor, 1
instance = comp, \mux_one[12]~reg0 , mux_one[12]~reg0, mips_processor, 1
instance = comp, \mux_one[13]~reg0 , mux_one[13]~reg0, mips_processor, 1
instance = comp, \mux_one[14]~reg0 , mux_one[14]~reg0, mips_processor, 1
instance = comp, \mux_one[15]~reg0feeder , mux_one[15]~reg0feeder, mips_processor, 1
instance = comp, \mux_one[15]~reg0 , mux_one[15]~reg0, mips_processor, 1
instance = comp, \mux_one[16]~reg0feeder , mux_one[16]~reg0feeder, mips_processor, 1
instance = comp, \mux_one[16]~reg0 , mux_one[16]~reg0, mips_processor, 1
instance = comp, \mux_one[17]~reg0 , mux_one[17]~reg0, mips_processor, 1
instance = comp, \mux_one[18]~reg0 , mux_one[18]~reg0, mips_processor, 1
instance = comp, \mux_one[19]~reg0 , mux_one[19]~reg0, mips_processor, 1
instance = comp, \mux_one[20]~reg0 , mux_one[20]~reg0, mips_processor, 1
instance = comp, \mux_one[21]~reg0feeder , mux_one[21]~reg0feeder, mips_processor, 1
instance = comp, \mux_one[21]~reg0 , mux_one[21]~reg0, mips_processor, 1
instance = comp, \mux_one[22]~reg0 , mux_one[22]~reg0, mips_processor, 1
instance = comp, \mux_one[23]~reg0 , mux_one[23]~reg0, mips_processor, 1
instance = comp, \mux_one[24]~reg0feeder , mux_one[24]~reg0feeder, mips_processor, 1
instance = comp, \mux_one[24]~reg0 , mux_one[24]~reg0, mips_processor, 1
instance = comp, \mux_one[25]~reg0 , mux_one[25]~reg0, mips_processor, 1
instance = comp, \mux_one[26]~reg0 , mux_one[26]~reg0, mips_processor, 1
instance = comp, \mux_one[27]~reg0 , mux_one[27]~reg0, mips_processor, 1
instance = comp, \mux_one[28]~reg0 , mux_one[28]~reg0, mips_processor, 1
instance = comp, \mux_one[29]~reg0 , mux_one[29]~reg0, mips_processor, 1
instance = comp, \mux_one[30]~reg0feeder , mux_one[30]~reg0feeder, mips_processor, 1
instance = comp, \mux_one[30]~reg0 , mux_one[30]~reg0, mips_processor, 1
instance = comp, \mux_one[31]~reg0 , mux_one[31]~reg0, mips_processor, 1
instance = comp, \sel_mux_jump~reg0 , sel_mux_jump~reg0, mips_processor, 1
instance = comp, \fast_clock~input , fast_clock~input, mips_processor, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, mips_processor, 1
