<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
</Comments>
<Macros/>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="29" e="29"/>
<c f="2" b="31" e="29"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="d4cabdf773230a37b5f654ec8b9392f3_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="19" lineend="29" original="">
<cr namespace="llvm" access="none" kind="class" name="ARMSubtarget" id="d4cabdf773230a37b5f654ec8b9392f3_3177358262ca7f653e8cfe41aac6f52e" file="2" linestart="21" lineend="21" previous="4302766d6a218e79b639aed08b6e6733_3177358262ca7f653e8cfe41aac6f52e"/>
<cr namespace="llvm" access="none" depth="1" kind="struct" name="ARMRegisterInfo" id="d4cabdf773230a37b5f654ec8b9392f3_5f41e9318a09a48c5ed50c9bad7f85b4" file="2" linestart="23" lineend="27">
<base access="public">
<rt>
<cr id="4302766d6a218e79b639aed08b6e6733_f6e17bef111765358104a716f11a8f14"/>
</rt>
</base>
<cr access="public" kind="struct" name="ARMRegisterInfo" id="d4cabdf773230a37b5f654ec8b9392f3_d348ae5476dc451b8055156e83b36cbe" file="2" linestart="23" lineend="23"/>
<m name="anchor" id="d4cabdf773230a37b5f654ec8b9392f3_8ee31bcf4c6db7d6ababebc1686a9f36" file="2" linestart="24" lineend="24" virtual="true" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<Decl access="public"/>
<c name="ARMRegisterInfo" id="d4cabdf773230a37b5f654ec8b9392f3_980a4cd2560422c3352a8dd020f55630" file="2" linestart="26" lineend="26" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::ARMSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4302766d6a218e79b639aed08b6e6733_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="operator=" id="d4cabdf773230a37b5f654ec8b9392f3_cfa73aef4bbb54fdf5b3dc56351eef1b" file="2" linestart="23" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::ARMRegisterInfo &amp;">
<lrf>
<rt>
<cr id="d4cabdf773230a37b5f654ec8b9392f3_5f41e9318a09a48c5ed50c9bad7f85b4"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::ARMRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d4cabdf773230a37b5f654ec8b9392f3_5f41e9318a09a48c5ed50c9bad7f85b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~ARMRegisterInfo" id="d4cabdf773230a37b5f654ec8b9392f3_01f82fe3bc397ba8ab521efe5ba4ba42" file="2" linestart="23" lineend="23" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<c name="ARMRegisterInfo" id="d4cabdf773230a37b5f654ec8b9392f3_fc7d57b9577f553a3bbc26e588990d7c" file="2" linestart="23" lineend="23" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::ARMRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d4cabdf773230a37b5f654ec8b9392f3_5f41e9318a09a48c5ed50c9bad7f85b4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="ARMRegisterInfo" id="d4cabdf773230a37b5f654ec8b9392f3_e2f38402d24627e4480b2e73ebd467af" file="2" linestart="23" lineend="23" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::ARMRegisterInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="d4cabdf773230a37b5f654ec8b9392f3_5f41e9318a09a48c5ed50c9bad7f85b4"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="77c303c2029a5445b0c9838be14bd8f2_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="15" lineend="15"/>
<m name="anchor" id="77c303c2029a5445b0c9838be14bd8f2_8ee31bcf4c6db7d6ababebc1686a9f36" file="1" linestart="17" lineend="17" previous="d4cabdf773230a37b5f654ec8b9392f3_8ee31bcf4c6db7d6ababebc1686a9f36" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="17" cb="32" le="17" ce="34"/>

</Stmt>
</m>
<c name="ARMRegisterInfo" id="77c303c2029a5445b0c9838be14bd8f2_980a4cd2560422c3352a8dd020f55630" file="1" linestart="19" lineend="21" previous="d4cabdf773230a37b5f654ec8b9392f3_980a4cd2560422c3352a8dd020f55630" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="sti" proto="const llvm::ARMSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="4302766d6a218e79b639aed08b6e6733_3177358262ca7f653e8cfe41aac6f52e"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="20" cb="5" le="20" ce="28">
<typeptr id="4302766d6a218e79b639aed08b6e6733_d4db5be33c28b6c04a3f423ee3278e6f"/>
<temp/>
<drx lb="20" cb="25" kind="lvalue" nm="sti"/>
</n10>

</BaseInit>
<Stmt>
<u lb="20" cb="30" le="21" ce="1"/>

</Stmt>
</c>
</tun>
</Root>
