Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Matrix_Vector_Multiplication_tb_behav xil_defaultlib.Matrix_Vector_Multiplication_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 4 for port 'n_in' [/home/hoailuan/Phat_Trien_Phan_Cung_FPGA/Kria_KV260_FPGA/Level_1/TB/Matrix_Vector_Multiplication_tb.v:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dinb' [/home/hoailuan/Phat_Trien_Phan_Cung_FPGA/Kria_KV260_FPGA/Level_1/RTL/Matrix_Vector_Multiplication.v:188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dinb' [/home/hoailuan/Phat_Trien_Phan_Cung_FPGA/Kria_KV260_FPGA/Level_1/RTL/Matrix_Vector_Multiplication.v:203]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
