
Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all+dmptf -debug_region+cell+encrypt' instead.

Command: vcs -Mupdate tb.sv -o salida -full64 -debug_all -sverilog -kdb -lca -l log_test \
+lint=TFIPC-L
                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Wed Sep  4 13:50:57 2024

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file 'tb.sv'
Parsing included file 'fifo.sv'.
Back to file 'tb.sv'.
Parsing included file 'transacciones_interface.sv'.
Back to file 'tb.sv'.
Parsing included file 'driver.sv'.
Back to file 'tb.sv'.
Parsing included file 'checker.sv'.
Back to file 'tb.sv'.
Parsing included file 'score_board.sv'.
Back to file 'tb.sv'.
Parsing included file 'agente.sv'.
Back to file 'tb.sv'.
Parsing included file 'ambiente.sv'.
Back to file 'tb.sv'.
Parsing included file 'test.sv'.
Back to file 'tb.sv'.
Top Level Modules:
       prll_d_ltch_no_rst
       prll_d_ltch
       pos_edge
       neg_edge
       test_bench
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

9 modules and 0 UDP read.
recompiling package vcs_paramclassrepository
recompiling module prll_d_reg
recompiling module prll_d_ltch_no_rst
recompiling module prll_d_ltch
recompiling module pos_edge
recompiling module neg_edge
recompiling module fifo_flops
recompiling module fifo_if
recompiling module test_bench
All of 9 modules done
make: Warning: File 'filelist.cu' has modification time 175 s in the future
make[1]: Warning: File 'filelist.cu' has modification time 175 s in the future
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
make[1]: Warning: File 'filelist.cu' has modification time 175 s in the future
make[1]: warning:  Clock skew detected.  Your build may be incomplete.
if [ -x ../salida ]; then chmod a-x ../salida; fi
g++  -o ../salida      -rdynamic  -Wl,-rpath='$ORIGIN'/salida.daidir -Wl,-rpath=./salida.daidir \
-Wl,-rpath=/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib -L/mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _346096_archive_1.so \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /mnt/vol_NFS_rh003/tools/vcs/R-2020.12-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../salida up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .602 seconds to compile + .334 seconds to elab + .241 seconds to link
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
