Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jan 23 12:21:53 2026
| Host         : DESKTOP-518F4EG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     6           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (183)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (183)
--------------------------------
 There are 183 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.472        0.000                      0                  394        0.098        0.000                      0                  394        2.000        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
sys_clock                          {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1        2.472        0.000                      0                  394        0.168        0.000                      0                  394        3.500        0.000                       0                   185  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          2.472        0.000                      0                  394        0.168        0.000                      0                  394        3.500        0.000                       0                   185  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        2.472        0.000                      0                  394        0.098        0.000                      0                  394  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          2.472        0.000                      0                  394        0.098        0.000                      0                  394  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_design_1_clk_wiz_0_0                                     
(none)                           clk_out1_design_1_clk_wiz_0_0_1                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                           clkfbout_design_1_clk_wiz_0_0_1                                   
(none)                                                            clk_out1_design_1_clk_wiz_0_0    
(none)                                                            clk_out1_design_1_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 3.156ns (59.207%)  route 2.174ns (40.793%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.649 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.649    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_6
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.122    design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 3.135ns (59.045%)  route 2.174ns (40.955%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.628 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.628    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_4
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.122    design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -4.628    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 3.061ns (58.466%)  route 2.174ns (41.534%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.554    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_5
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.122    design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -4.554    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 3.045ns (58.339%)  route 2.174ns (41.661%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.538 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.538    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_7
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.122    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 3.042ns (58.315%)  route 2.174ns (41.685%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 6.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.535 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.535    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_6
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.488     6.656    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]/C
                         clock pessimism              0.473     7.129    
                         clock uncertainty           -0.069     7.061    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.062     7.123    design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]
  -------------------------------------------------------------------
                         required time                          7.123    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.647    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.647    design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.647    design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.647    design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]
  -------------------------------------------------------------------
                         required time                          6.647    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 3.021ns (58.147%)  route 2.174ns (41.853%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 6.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.514 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_4
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.488     6.656    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]/C
                         clock pessimism              0.473     7.129    
                         clock uncertainty           -0.069     7.061    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.062     7.123    design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]
  -------------------------------------------------------------------
                         required time                          7.123    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  2.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.119    -0.209    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[6]
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.701    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]/C
                         clock pessimism              0.249    -0.451    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.075    -0.376    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.298%)  route 0.097ns (40.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=2, routed)           0.097    -0.231    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[0]
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.861    -0.702    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]/C
                         clock pessimism              0.246    -0.455    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.057    -0.398    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.593    -0.467    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.209    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[5]
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.701    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]/C
                         clock pessimism              0.249    -0.451    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.072    -0.379    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.049%)  route 0.098ns (40.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.230    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[0]
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.861    -0.702    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/C
                         clock pessimism              0.246    -0.455    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.055    -0.400    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.207    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[1]
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.861    -0.702    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/C
                         clock pessimism              0.246    -0.455    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.072    -0.383    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.594    -0.466    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y46         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=3, routed)           0.128    -0.198    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[8]
    SLICE_X41Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.863    -0.700    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.249    -0.450    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.070    -0.380    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/TX_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.525%)  route 0.132ns (41.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.565    -0.495    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.132    -0.223    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045    -0.178 r  design_1_i/uart_tx_0/inst/TX_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/uart_tx_0/inst/TX_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.835    -0.728    design_1_i/uart_tx_0/inst/tclock
    SLICE_X35Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/TX_reg/C
                         clock pessimism              0.269    -0.458    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.092    -0.366    design_1_i/uart_tx_0/inst/TX_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.392ns (70.012%)  route 0.168ns (29.988%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.593    -0.467    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y49         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]/Q
                         net (fo=2, routed)           0.167    -0.159    design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  design_1_i/uart_tx_0/inst/clk_count_tx[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.114    design_1_i/uart_tx_0/inst/clk_count_tx[12]_i_5_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.038 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.039    design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.093 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.093    design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.857    -0.706    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105    -0.098    design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.566    -0.494    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y49         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]/Q
                         net (fo=2, routed)           0.168    -0.185    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.140 r  design_1_i/uart_tx_0/inst/bit_index_tx[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.140    design_1_i/uart_tx_0/inst/bit_index_tx[12]_i_5_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.012 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.067 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.067    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.829    -0.734    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.624%)  route 0.117ns (45.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.593    -0.467    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.117    -0.209    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[3]
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.701    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]/C
                         clock pessimism              0.249    -0.451    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.047    -0.404    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9      design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9      design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 3.156ns (59.207%)  route 2.174ns (40.793%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.649 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.649    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_6
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.121    design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 3.135ns (59.045%)  route 2.174ns (40.955%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.628 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.628    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_4
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.121    design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -4.628    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 3.061ns (58.466%)  route 2.174ns (41.534%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.554    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_5
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.121    design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -4.554    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 3.045ns (58.339%)  route 2.174ns (41.661%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.538 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.538    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_7
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.121    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 3.042ns (58.315%)  route 2.174ns (41.685%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 6.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.535 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.535    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_6
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.488     6.656    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]/C
                         clock pessimism              0.473     7.129    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.062     7.122    design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.646    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.646    design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.646    design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.646    design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 3.021ns (58.147%)  route 2.174ns (41.853%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 6.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.514 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_4
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.488     6.656    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]/C
                         clock pessimism              0.473     7.129    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.062     7.122    design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  2.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.119    -0.209    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[6]
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.701    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]/C
                         clock pessimism              0.249    -0.451    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.075    -0.376    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.298%)  route 0.097ns (40.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=2, routed)           0.097    -0.231    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[0]
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.861    -0.702    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]/C
                         clock pessimism              0.246    -0.455    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.057    -0.398    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.593    -0.467    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.209    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[5]
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.701    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]/C
                         clock pessimism              0.249    -0.451    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.072    -0.379    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.049%)  route 0.098ns (40.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.230    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[0]
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.861    -0.702    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/C
                         clock pessimism              0.246    -0.455    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.055    -0.400    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.207    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[1]
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.861    -0.702    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/C
                         clock pessimism              0.246    -0.455    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.072    -0.383    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.594    -0.466    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y46         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=3, routed)           0.128    -0.198    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[8]
    SLICE_X41Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.863    -0.700    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.249    -0.450    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.070    -0.380    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/TX_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.525%)  route 0.132ns (41.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.565    -0.495    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.132    -0.223    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045    -0.178 r  design_1_i/uart_tx_0/inst/TX_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/uart_tx_0/inst/TX_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.835    -0.728    design_1_i/uart_tx_0/inst/tclock
    SLICE_X35Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/TX_reg/C
                         clock pessimism              0.269    -0.458    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.092    -0.366    design_1_i/uart_tx_0/inst/TX_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.392ns (70.012%)  route 0.168ns (29.988%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.593    -0.467    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y49         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]/Q
                         net (fo=2, routed)           0.167    -0.159    design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  design_1_i/uart_tx_0/inst/clk_count_tx[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.114    design_1_i/uart_tx_0/inst/clk_count_tx[12]_i_5_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.038 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.039    design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.093 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.093    design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.857    -0.706    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105    -0.098    design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.566    -0.494    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y49         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]/Q
                         net (fo=2, routed)           0.168    -0.185    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.140 r  design_1_i/uart_tx_0/inst/bit_index_tx[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.140    design_1_i/uart_tx_0/inst/bit_index_tx[12]_i_5_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.012 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.067 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.067    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.829    -0.734    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.624%)  route 0.117ns (45.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.593    -0.467    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.117    -0.209    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[3]
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.701    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]/C
                         clock pessimism              0.249    -0.451    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.047    -0.404    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9      design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9      design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y46     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 3.156ns (59.207%)  route 2.174ns (40.793%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.649 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.649    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_6
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.121    design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 3.135ns (59.045%)  route 2.174ns (40.955%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.628 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.628    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_4
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.121    design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -4.628    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 3.061ns (58.466%)  route 2.174ns (41.534%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.554    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_5
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.121    design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -4.554    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 3.045ns (58.339%)  route 2.174ns (41.661%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.538 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.538    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_7
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.121    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 3.042ns (58.315%)  route 2.174ns (41.685%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 6.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.535 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.535    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_6
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.488     6.656    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]/C
                         clock pessimism              0.473     7.129    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.062     7.122    design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.646    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.646    design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.646    design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.646    design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 3.021ns (58.147%)  route 2.174ns (41.853%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 6.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.514 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_4
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.488     6.656    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]/C
                         clock pessimism              0.473     7.129    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.062     7.122    design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  2.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.119    -0.209    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[6]
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.701    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]/C
                         clock pessimism              0.249    -0.451    
                         clock uncertainty            0.069    -0.382    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.075    -0.307    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.298%)  route 0.097ns (40.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=2, routed)           0.097    -0.231    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[0]
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.861    -0.702    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]/C
                         clock pessimism              0.246    -0.455    
                         clock uncertainty            0.069    -0.386    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.057    -0.329    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.593    -0.467    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.209    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[5]
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.701    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]/C
                         clock pessimism              0.249    -0.451    
                         clock uncertainty            0.069    -0.382    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.072    -0.310    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.049%)  route 0.098ns (40.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.230    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[0]
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.861    -0.702    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/C
                         clock pessimism              0.246    -0.455    
                         clock uncertainty            0.069    -0.386    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.055    -0.331    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.207    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[1]
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.861    -0.702    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/C
                         clock pessimism              0.246    -0.455    
                         clock uncertainty            0.069    -0.386    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.072    -0.314    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.594    -0.466    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y46         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=3, routed)           0.128    -0.198    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[8]
    SLICE_X41Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.863    -0.700    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.249    -0.450    
                         clock uncertainty            0.069    -0.381    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.070    -0.311    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/TX_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.525%)  route 0.132ns (41.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.565    -0.495    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.132    -0.223    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045    -0.178 r  design_1_i/uart_tx_0/inst/TX_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/uart_tx_0/inst/TX_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.835    -0.728    design_1_i/uart_tx_0/inst/tclock
    SLICE_X35Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/TX_reg/C
                         clock pessimism              0.269    -0.458    
                         clock uncertainty            0.069    -0.389    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.092    -0.297    design_1_i/uart_tx_0/inst/TX_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.392ns (70.012%)  route 0.168ns (29.988%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.593    -0.467    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y49         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]/Q
                         net (fo=2, routed)           0.167    -0.159    design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  design_1_i/uart_tx_0/inst/clk_count_tx[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.114    design_1_i/uart_tx_0/inst/clk_count_tx[12]_i_5_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.038 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.039    design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.093 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.093    design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.857    -0.706    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.069    -0.134    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105    -0.029    design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.566    -0.494    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y49         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]/Q
                         net (fo=2, routed)           0.168    -0.185    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.140 r  design_1_i/uart_tx_0/inst/bit_index_tx[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.140    design_1_i/uart_tx_0/inst/bit_index_tx[12]_i_5_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.012 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.067 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.067    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.829    -0.734    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.069    -0.162    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105    -0.057    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.624%)  route 0.117ns (45.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.593    -0.467    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.117    -0.209    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[3]
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.701    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]/C
                         clock pessimism              0.249    -0.451    
                         clock uncertainty            0.069    -0.382    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.047    -0.335    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 3.156ns (59.207%)  route 2.174ns (40.793%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.649 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.649    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_6
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.121    design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 3.135ns (59.045%)  route 2.174ns (40.955%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.628 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.628    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_4
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.121    design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -4.628    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 3.061ns (58.466%)  route 2.174ns (41.534%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.554 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.554    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_5
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.121    design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -4.554    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 3.045ns (58.339%)  route 2.174ns (41.661%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.315 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.315    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.538 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.538    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]_i_1_n_7
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_D)        0.062     7.121    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.216ns  (logic 3.042ns (58.315%)  route 2.174ns (41.685%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 6.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.535 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.535    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_6
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.488     6.656    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]/C
                         clock pessimism              0.473     7.129    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.062     7.122    design_1_i/uart_tx_0/inst/bit_index_tx_reg[25]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.646    design_1_i/uart_tx_0/inst/bit_index_tx_reg[28]
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.646    design_1_i/uart_tx_0/inst/bit_index_tx_reg[29]
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.646    design_1_i/uart_tx_0/inst/bit_index_tx_reg[30]
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.472ns (31.692%)  route 3.173ns (68.308%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 6.655 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.756    -0.602    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.146 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]/Q
                         net (fo=3, routed)           0.823     0.677    design_1_i/uart_tx_0/inst/clk_count_tx_reg[4]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.801 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.801    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_i_5_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.199 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.199    design_1_i/uart_tx_0/inst/clk_count_tx1_carry_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.313 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.313    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__0_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.427 r  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.427    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.541 f  design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2/CO[3]
                         net (fo=37, routed)          1.486     3.028    design_1_i/uart_tx_0/inst/clk_count_tx1_carry__2_n_0
    SLICE_X35Y46         LUT3 (Prop_lut3_I2_O)        0.152     3.180 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_1/O
                         net (fo=32, routed)          0.863     4.043    design_1_i/uart_tx_0/inst/bit_index_tx
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.487     6.655    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y53         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]/C
                         clock pessimism              0.473     7.128    
                         clock uncertainty           -0.069     7.059    
    SLICE_X33Y53         FDRE (Setup_fdre_C_CE)      -0.413     6.646    design_1_i/uart_tx_0/inst/bit_index_tx_reg[31]
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 3.021ns (58.147%)  route 2.174ns (41.853%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 6.656 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.677    -0.681    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.225 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.979     0.754    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.878 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.878    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_i_5_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.411 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.411    design_1_i/uart_tx_0/inst/bit_index_tx1_carry_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.528 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0/CO[3]
                         net (fo=1, routed)           0.001     1.528    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.645 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.645    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.762 r  design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2/CO[3]
                         net (fo=34, routed)          1.194     2.957    design_1_i/uart_tx_0/inst/bit_index_tx1_carry__2_n_0
    SLICE_X33Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.081 r  design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5/O
                         net (fo=1, routed)           0.000     3.081    design_1_i/uart_tx_0/inst/bit_index_tx[0]_i_5_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.631 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.631    design_1_i/uart_tx_0/inst/bit_index_tx_reg[0]_i_2_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.745 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.745    design_1_i/uart_tx_0/inst/bit_index_tx_reg[4]_i_1_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.859 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.859    design_1_i/uart_tx_0/inst/bit_index_tx_reg[8]_i_1_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.973 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.973    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.087 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.087    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.201 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.201    design_1_i/uart_tx_0/inst/bit_index_tx_reg[20]_i_1_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.514 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.514    design_1_i/uart_tx_0/inst/bit_index_tx_reg[24]_i_1_n_4
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.488     6.656    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y52         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]/C
                         clock pessimism              0.473     7.129    
                         clock uncertainty           -0.069     7.060    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)        0.062     7.122    design_1_i/uart_tx_0/inst/bit_index_tx_reg[27]
  -------------------------------------------------------------------
                         required time                          7.122    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  2.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y46         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.119    -0.209    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[6]
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.701    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]/C
                         clock pessimism              0.249    -0.451    
                         clock uncertainty            0.069    -0.382    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.075    -0.307    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.298%)  route 0.097ns (40.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=2, routed)           0.097    -0.231    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[0]
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.861    -0.702    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]/C
                         clock pessimism              0.246    -0.455    
                         clock uncertainty            0.069    -0.386    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.057    -0.329    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.593    -0.467    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.209    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[5]
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.701    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]/C
                         clock pessimism              0.249    -0.451    
                         clock uncertainty            0.069    -0.382    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.072    -0.310    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[5]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.049%)  route 0.098ns (40.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.230    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[0]
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.861    -0.702    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/C
                         clock pessimism              0.246    -0.455    
                         clock uncertainty            0.069    -0.386    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.055    -0.331    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.207    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[1]
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.861    -0.702    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/C
                         clock pessimism              0.246    -0.455    
                         clock uncertainty            0.069    -0.386    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.072    -0.314    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.594    -0.466    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X40Y46         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=3, routed)           0.128    -0.198    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[8]
    SLICE_X41Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.863    -0.700    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y45         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                         clock pessimism              0.249    -0.450    
                         clock uncertainty            0.069    -0.381    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.070    -0.311    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/TX_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.525%)  route 0.132ns (41.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.565    -0.495    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y46         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]/Q
                         net (fo=4, routed)           0.132    -0.223    design_1_i/uart_tx_0/inst/bit_index_tx_reg[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I1_O)        0.045    -0.178 r  design_1_i/uart_tx_0/inst/TX_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/uart_tx_0/inst/TX_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.835    -0.728    design_1_i/uart_tx_0/inst/tclock
    SLICE_X35Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/TX_reg/C
                         clock pessimism              0.269    -0.458    
                         clock uncertainty            0.069    -0.389    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.092    -0.297    design_1_i/uart_tx_0/inst/TX_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.392ns (70.012%)  route 0.168ns (29.988%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.593    -0.467    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y49         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]/Q
                         net (fo=2, routed)           0.167    -0.159    design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.114 r  design_1_i/uart_tx_0/inst/clk_count_tx[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.114    design_1_i/uart_tx_0/inst/clk_count_tx[12]_i_5_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.038 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.039    design_1_i/uart_tx_0/inst/clk_count_tx_reg[12]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.093 r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.093    design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.857    -0.706    design_1_i/uart_tx_0/inst/tclock
    SLICE_X37Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]/C
                         clock pessimism              0.503    -0.203    
                         clock uncertainty            0.069    -0.134    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105    -0.029    design_1_i/uart_tx_0/inst/clk_count_tx_reg[16]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.566    -0.494    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y49         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]/Q
                         net (fo=2, routed)           0.168    -0.185    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.140 r  design_1_i/uart_tx_0/inst/bit_index_tx[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.140    design_1_i/uart_tx_0/inst/bit_index_tx[12]_i_5_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.012 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.013    design_1_i/uart_tx_0/inst/bit_index_tx_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.067 r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.067    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.829    -0.734    design_1_i/uart_tx_0/inst/tclock
    SLICE_X33Y50         FDRE                                         r  design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.069    -0.162    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105    -0.057    design_1_i/uart_tx_0/inst/bit_index_tx_reg[16]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.624%)  route 0.117ns (45.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.593    -0.467    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X36Y48         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.117    -0.209    design_1_i/wrapper_tx_fifo_0/inst/fifo_dout[3]
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.862    -0.701    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X36Y47         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]/C
                         clock pessimism              0.249    -0.451    
                         clock uncertainty            0.069    -0.382    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.047    -0.335    design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.126    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_2_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.425ns  (logic 3.941ns (53.086%)  route 3.483ns (46.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.755    -0.603    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.147 r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.483     3.336    lopt
    G14                  OBUF (Prop_obuf_I_O)         3.485     6.822 r  led_2_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.822    led_2_tx_0
    G14                                                               r  led_2_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_3_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 3.966ns (53.434%)  route 3.456ns (46.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.755    -0.603    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.147 r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.456     3.309    lopt_1
    D18                  OBUF (Prop_obuf_I_O)         3.510     6.819 r  led_3_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.819    led_3_tx_0
    D18                                                               r  led_3_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_tx_0/inst/TX_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 4.073ns (62.888%)  route 2.404ns (37.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.678    -0.680    design_1_i/uart_tx_0/inst/tclock
    SLICE_X35Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.224 r  design_1_i/uart_tx_0/inst/TX_reg/Q
                         net (fo=1, routed)           2.404     2.180    TX_0_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.617     5.797 r  TX_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.797    TX_0
    W15                                                               r  TX_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_rx_0/inst/data_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_0_rx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 3.987ns (66.192%)  route 2.036ns (33.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.758    -0.600    design_1_i/uart_rx_0/inst/clock
    SLICE_X40Y47         FDRE                                         r  design_1_i/uart_rx_0/inst/data_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  design_1_i/uart_rx_0/inst/data_byte_reg[0]/Q
                         net (fo=3, routed)           2.036     1.892    led_0_rx_0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.423 r  led_0_rx_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.423    led_0_rx_0
    M14                                                               r  led_0_rx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_rx_0/inst/data_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1_rx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.740ns  (logic 3.995ns (69.599%)  route 1.745ns (30.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.758    -0.600    design_1_i/uart_rx_0/inst/clock
    SLICE_X40Y48         FDRE                                         r  design_1_i/uart_rx_0/inst/data_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  design_1_i/uart_rx_0/inst/data_byte_reg[1]/Q
                         net (fo=3, routed)           1.745     1.601    led_1_rx_0_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539     5.140 r  led_1_rx_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.140    led_1_rx_0
    M15                                                               r  led_1_rx_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/uart_rx_0/inst/data_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1_rx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.381ns (78.687%)  route 0.374ns (21.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.595    -0.465    design_1_i/uart_rx_0/inst/clock
    SLICE_X40Y48         FDRE                                         r  design_1_i/uart_rx_0/inst/data_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/uart_rx_0/inst/data_byte_reg[1]/Q
                         net (fo=3, routed)           0.374     0.050    led_1_rx_0_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.240     1.290 r  led_1_rx_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.290    led_1_rx_0
    M15                                                               r  led_1_rx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_rx_0/inst/data_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_0_rx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.373ns (73.719%)  route 0.489ns (26.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.595    -0.465    design_1_i/uart_rx_0/inst/clock
    SLICE_X40Y47         FDRE                                         r  design_1_i/uart_rx_0/inst/data_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/uart_rx_0/inst/data_byte_reg[0]/Q
                         net (fo=3, routed)           0.489     0.165    led_0_rx_0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     1.397 r  led_0_rx_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.397    led_0_rx_0
    M14                                                               r  led_0_rx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_tx_0/inst/TX_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.458ns (67.324%)  route 0.708ns (32.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.566    -0.494    design_1_i/uart_tx_0/inst/tclock
    SLICE_X35Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/uart_tx_0/inst/TX_reg/Q
                         net (fo=1, routed)           0.708     0.354    TX_0_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.317     1.672 r  TX_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.672    TX_0
    W15                                                               r  TX_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_3_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.352ns (55.429%)  route 1.087ns (44.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.087     0.760    lopt_1
    D18                  OBUF (Prop_obuf_I_O)         1.211     1.971 r  led_3_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.971    led_3_tx_0
    D18                                                               r  led_3_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_2_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.328ns (54.261%)  route 1.119ns (45.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.119     0.792    lopt
    G14                  OBUF (Prop_obuf_I_O)         1.187     1.979 r  led_2_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.979    led_2_tx_0
    G14                                                               r  led_2_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_2_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.425ns  (logic 3.941ns (53.086%)  route 3.483ns (46.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.755    -0.603    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.147 r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.483     3.336    lopt
    G14                  OBUF (Prop_obuf_I_O)         3.485     6.822 r  led_2_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.822    led_2_tx_0
    G14                                                               r  led_2_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_3_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 3.966ns (53.434%)  route 3.456ns (46.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.755    -0.603    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.147 r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.456     3.309    lopt_1
    D18                  OBUF (Prop_obuf_I_O)         3.510     6.819 r  led_3_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.819    led_3_tx_0
    D18                                                               r  led_3_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_tx_0/inst/TX_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 4.073ns (62.888%)  route 2.404ns (37.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.678    -0.680    design_1_i/uart_tx_0/inst/tclock
    SLICE_X35Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.224 r  design_1_i/uart_tx_0/inst/TX_reg/Q
                         net (fo=1, routed)           2.404     2.180    TX_0_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.617     5.797 r  TX_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.797    TX_0
    W15                                                               r  TX_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_rx_0/inst/data_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_0_rx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 3.987ns (66.192%)  route 2.036ns (33.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.758    -0.600    design_1_i/uart_rx_0/inst/clock
    SLICE_X40Y47         FDRE                                         r  design_1_i/uart_rx_0/inst/data_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  design_1_i/uart_rx_0/inst/data_byte_reg[0]/Q
                         net (fo=3, routed)           2.036     1.892    led_0_rx_0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531     5.423 r  led_0_rx_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.423    led_0_rx_0
    M14                                                               r  led_0_rx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_rx_0/inst/data_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1_rx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.740ns  (logic 3.995ns (69.599%)  route 1.745ns (30.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.758    -0.600    design_1_i/uart_rx_0/inst/clock
    SLICE_X40Y48         FDRE                                         r  design_1_i/uart_rx_0/inst/data_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.144 r  design_1_i/uart_rx_0/inst/data_byte_reg[1]/Q
                         net (fo=3, routed)           1.745     1.601    led_1_rx_0_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539     5.140 r  led_1_rx_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.140    led_1_rx_0
    M15                                                               r  led_1_rx_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/uart_rx_0/inst/data_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_1_rx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.381ns (78.687%)  route 0.374ns (21.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.595    -0.465    design_1_i/uart_rx_0/inst/clock
    SLICE_X40Y48         FDRE                                         r  design_1_i/uart_rx_0/inst/data_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/uart_rx_0/inst/data_byte_reg[1]/Q
                         net (fo=3, routed)           0.374     0.050    led_1_rx_0_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.240     1.290 r  led_1_rx_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.290    led_1_rx_0
    M15                                                               r  led_1_rx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_rx_0/inst/data_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_0_rx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.373ns (73.719%)  route 0.489ns (26.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.595    -0.465    design_1_i/uart_rx_0/inst/clock
    SLICE_X40Y47         FDRE                                         r  design_1_i/uart_rx_0/inst/data_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/uart_rx_0/inst/data_byte_reg[0]/Q
                         net (fo=3, routed)           0.489     0.165    led_0_rx_0_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     1.397 r  led_0_rx_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.397    led_0_rx_0
    M14                                                               r  led_0_rx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/uart_tx_0/inst/TX_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TX_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.458ns (67.324%)  route 0.708ns (32.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.566    -0.494    design_1_i/uart_tx_0/inst/tclock
    SLICE_X35Y47         FDRE                                         r  design_1_i/uart_tx_0/inst/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/uart_tx_0/inst/TX_reg/Q
                         net (fo=1, routed)           0.708     0.354    TX_0_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.317     1.672 r  TX_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.672    TX_0
    W15                                                               r  TX_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_3_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.352ns (55.429%)  route 1.087ns (44.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.087     0.760    lopt_1
    D18                  OBUF (Prop_obuf_I_O)         1.211     1.971 r  led_3_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.971    led_3_tx_0
    D18                                                               r  led_3_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_2_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.328ns (54.261%)  route 1.119ns (45.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.592    -0.468    design_1_i/wrapper_tx_fifo_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/wrapper_tx_fifo_0/inst/tx_tdin_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.119     0.792    lopt
    G14                  OBUF (Prop_obuf_I_O)         1.187     1.979 r  led_2_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.979    led_2_tx_0
    G14                                                               r  led_2_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.541    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.642 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.305    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.219 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.541    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.642 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.305    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx_0
                            (input port)
  Destination:            design_1_i/uart_rx_0/inst/rx_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 1.569ns (51.542%)  route 1.475ns (48.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  i_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    i_rx_0
    V15                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  i_rx_0_IBUF_inst/O
                         net (fo=1, routed)           1.475     3.044    design_1_i/uart_rx_0/inst/i_rx
    SLICE_X42Y48         FDRE                                         r  design_1_i/uart_rx_0/inst/rx_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.580    -1.251    design_1_i/uart_rx_0/inst/clock
    SLICE_X42Y48         FDRE                                         r  design_1_i/uart_rx_0/inst/rx_buffer_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx_0
                            (input port)
  Destination:            design_1_i/uart_rx_0/inst/rx_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.336ns (36.162%)  route 0.593ns (63.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  i_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    i_rx_0
    V15                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  i_rx_0_IBUF_inst/O
                         net (fo=1, routed)           0.593     0.929    design_1_i/uart_rx_0/inst/i_rx
    SLICE_X42Y48         FDRE                                         r  design_1_i/uart_rx_0/inst/rx_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.864    -0.699    design_1_i/uart_rx_0/inst/clock
    SLICE_X42Y48         FDRE                                         r  design_1_i/uart_rx_0/inst/rx_buffer_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx_0
                            (input port)
  Destination:            design_1_i/uart_rx_0/inst/rx_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 1.569ns (51.542%)  route 1.475ns (48.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  i_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    i_rx_0
    V15                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  i_rx_0_IBUF_inst/O
                         net (fo=1, routed)           1.475     3.044    design_1_i/uart_rx_0/inst/i_rx
    SLICE_X42Y48         FDRE                                         r  design_1_i/uart_rx_0/inst/rx_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.580    -1.251    design_1_i/uart_rx_0/inst/clock
    SLICE_X42Y48         FDRE                                         r  design_1_i/uart_rx_0/inst/rx_buffer_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx_0
                            (input port)
  Destination:            design_1_i/uart_rx_0/inst/rx_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.336ns (36.162%)  route 0.593ns (63.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  i_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    i_rx_0
    V15                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  i_rx_0_IBUF_inst/O
                         net (fo=1, routed)           0.593     0.929    design_1_i/uart_rx_0/inst/i_rx
    SLICE_X42Y48         FDRE                                         r  design_1_i/uart_rx_0/inst/rx_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.864    -0.699    design_1_i/uart_rx_0/inst/clock
    SLICE_X42Y48         FDRE                                         r  design_1_i/uart_rx_0/inst/rx_buffer_reg/C





