<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p499" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_499{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_499{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_499{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_499{left:91px;bottom:1088px;letter-spacing:-0.11px;}
#t5_499{left:118px;bottom:1069px;letter-spacing:-0.12px;}
#t6_499{left:91px;bottom:1014px;letter-spacing:-0.11px;}
#t7_499{left:91px;bottom:996px;letter-spacing:-0.11px;word-spacing:0.34px;}
#t8_499{left:91px;bottom:959px;letter-spacing:-0.12px;}
#t9_499{left:91px;bottom:923px;letter-spacing:-0.1px;}
#ta_499{left:187px;bottom:923px;}
#tb_499{left:202px;bottom:923px;letter-spacing:-0.11px;}
#tc_499{left:118px;bottom:904px;letter-spacing:-0.12px;}
#td_499{left:91px;bottom:886px;}
#te_499{left:91px;bottom:868px;letter-spacing:-0.13px;}
#tf_499{left:91px;bottom:849px;letter-spacing:-0.11px;}
#tg_499{left:91px;bottom:831px;letter-spacing:-0.11px;}
#th_499{left:94px;bottom:813px;letter-spacing:-0.13px;}
#ti_499{left:94px;bottom:794px;letter-spacing:-0.13px;}
#tj_499{left:70px;bottom:726px;letter-spacing:0.16px;}
#tk_499{left:151px;bottom:726px;letter-spacing:0.21px;word-spacing:-0.22px;}
#tl_499{left:150px;bottom:700px;letter-spacing:0.22px;word-spacing:-0.03px;}
#tm_499{left:70px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_499{left:70px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#to_499{left:408px;bottom:665px;}
#tp_499{left:423px;bottom:658px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#tq_499{left:70px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tr_499{left:648px;bottom:648px;}
#ts_499{left:663px;bottom:642px;letter-spacing:-0.22px;word-spacing:-0.48px;}
#tt_499{left:70px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_499{left:70px;bottom:566px;letter-spacing:0.13px;}
#tv_499{left:152px;bottom:566px;letter-spacing:0.15px;word-spacing:-0.02px;}
#tw_499{left:70px;bottom:542px;letter-spacing:-0.18px;word-spacing:-0.57px;}
#tx_499{left:70px;bottom:525px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#ty_499{left:70px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_499{left:70px;bottom:450px;letter-spacing:0.13px;}
#t10_499{left:152px;bottom:450px;letter-spacing:0.15px;}
#t11_499{left:70px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t12_499{left:826px;bottom:433px;}
#t13_499{left:70px;bottom:409px;letter-spacing:-0.23px;word-spacing:-0.36px;}
#t14_499{left:70px;bottom:383px;}
#t15_499{left:96px;bottom:386px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t16_499{left:96px;bottom:370px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#t17_499{left:96px;bottom:353px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_499{left:70px;bottom:326px;}
#t19_499{left:96px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1a_499{left:70px;bottom:304px;}
#t1b_499{left:96px;bottom:307px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t1c_499{left:96px;bottom:290px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t1d_499{left:96px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1e_499{left:70px;bottom:247px;}
#t1f_499{left:96px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_499{left:96px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_499{left:70px;bottom:184px;letter-spacing:-0.09px;}
#t1i_499{left:156px;bottom:184px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1j_499{left:70px;bottom:160px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1k_499{left:70px;bottom:143px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t1l_499{left:70px;bottom:126px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_499{left:70px;bottom:109px;letter-spacing:-0.15px;word-spacing:-0.46px;}

.s1_499{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_499{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_499{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_499{font-size:14px;font-family:Verdana_3ei;color:#000;}
.s5_499{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_499{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s7_499{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_499{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_499{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.sa_499{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts499" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

@font-face {
	font-family: Verdana_3ei;
	src: url("fonts/Verdana_3ei.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg499Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg499" style="-webkit-user-select: none;"><object width="935" height="1210" data="499/499.svg" type="image/svg+xml" id="pdf499" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_499" class="t s1_499">Vol. 3B </span><span id="t2_499" class="t s1_499">15-3 </span>
<span id="t3_499" class="t s2_499">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_499" class="t s3_499">// time window. </span>
<span id="t5_499" class="t s3_499">PercentPerformance = PercentBusy * (ACNT/MCNT); </span>
<span id="t6_499" class="t s3_499">// This example does not cover the additional logic or algorithms </span>
<span id="t7_499" class="t s3_499">// necessary to coordinate multiple logical processors to a target P-state. </span>
<span id="t8_499" class="t s3_499">TargetPstate = FindPstate(PercentPerformance); </span>
<span id="t9_499" class="t s3_499">if (TargetPstate </span><span id="ta_499" class="t s4_499">≠ </span><span id="tb_499" class="t s3_499">currentPstate) { </span>
<span id="tc_499" class="t s3_499">SetPState(TargetPstate); </span>
<span id="td_499" class="t s3_499">} </span>
<span id="te_499" class="t s3_499">// WRMSR of MCNT and ACNT should be performed without delay. </span>
<span id="tf_499" class="t s3_499">// Software needs to exercise care to avoid delays between </span>
<span id="tg_499" class="t s3_499">// the two WRMSRs (for example, interrupts). </span>
<span id="th_499" class="t s3_499">WRMSR(IA32_MPERF, 0); </span>
<span id="ti_499" class="t s3_499">WRMSR(IA32_APERF, 0); </span>
<span id="tj_499" class="t s5_499">15.3 </span><span id="tk_499" class="t s5_499">SYSTEM SOFTWARE CONSIDERATIONS AND OPPORTUNISTIC PROCESSOR </span>
<span id="tl_499" class="t s5_499">PERFORMANCE OPERATION </span>
<span id="tm_499" class="t s6_499">An Intel 64 processor may support a form of processor operation that takes advantage of design headroom to </span>
<span id="tn_499" class="t s6_499">opportunistically increase performance. The Intel </span>
<span id="to_499" class="t s7_499">® </span>
<span id="tp_499" class="t s6_499">Turbo Boost Technology can convert thermal headroom into </span>
<span id="tq_499" class="t s6_499">higher performance across multi-threaded and single-threaded workloads. The Intel </span>
<span id="tr_499" class="t s7_499">® </span>
<span id="ts_499" class="t s6_499">Dynamic Acceleration Tech- </span>
<span id="tt_499" class="t s6_499">nology feature can convert thermal headroom into higher performance if only one thread is active. </span>
<span id="tu_499" class="t s8_499">15.3.1 </span><span id="tv_499" class="t s8_499">Intel® Dynamic Acceleration Technology </span>
<span id="tw_499" class="t s6_499">The Intel Core 2 Duo processor T 7700 introduces Intel Dynamic Acceleration Technology. Intel Dynamic Accelera- </span>
<span id="tx_499" class="t s6_499">tion Technology takes advantage of thermal design headroom and opportunistically allows a single core to operate </span>
<span id="ty_499" class="t s6_499">at a higher performance level when the operating system requests increased performance. </span>
<span id="tz_499" class="t s8_499">15.3.2 </span><span id="t10_499" class="t s8_499">System Software Interfaces for Opportunistic Processor Performance Operation </span>
<span id="t11_499" class="t s6_499">Opportunistic processor performance operation, applicable to Intel Dynamic Acceleration Technology and Intel </span>
<span id="t12_499" class="t s7_499">® </span>
<span id="t13_499" class="t s6_499">Turbo Boost Technology, has the following characteristics: </span>
<span id="t14_499" class="t s9_499">• </span><span id="t15_499" class="t s6_499">A transition from a normal state of operation (e.g., Intel Dynamic Acceleration Technology/Turbo mode </span>
<span id="t16_499" class="t s6_499">disengaged) to a target state is not guaranteed, but may occur opportunistically after the corresponding enable </span>
<span id="t17_499" class="t s6_499">mechanism is activated, the headroom is available and certain criteria are met. </span>
<span id="t18_499" class="t s9_499">• </span><span id="t19_499" class="t s6_499">The opportunistic processor performance operation is generally transparent to most application software. </span>
<span id="t1a_499" class="t s9_499">• </span><span id="t1b_499" class="t s6_499">System software (BIOS and Operating system) must be aware of hardware support for opportunistic processor </span>
<span id="t1c_499" class="t s6_499">performance operation and may need to temporarily disengage opportunistic processor performance operation </span>
<span id="t1d_499" class="t s6_499">when it requires more predictable processor operation. </span>
<span id="t1e_499" class="t s9_499">• </span><span id="t1f_499" class="t s6_499">When opportunistic processor performance operation is engaged, the OS should use hardware coordination </span>
<span id="t1g_499" class="t s6_499">feedback mechanisms to prevent un-intended policy effects if it is activated during inappropriate situations. </span>
<span id="t1h_499" class="t sa_499">15.3.2.1 </span><span id="t1i_499" class="t sa_499">Discover Hardware Support and Enabling of Opportunistic Processor Performance Operation </span>
<span id="t1j_499" class="t s6_499">If an Intel 64 processor has hardware support for opportunistic processor performance operation, the power-on </span>
<span id="t1k_499" class="t s6_499">default state of IA32_MISC_ENABLE[38] indicates the presence of such hardware support. For Intel 64 processors </span>
<span id="t1l_499" class="t s6_499">that support opportunistic processor performance operation, the default value is 1, indicating its presence. For </span>
<span id="t1m_499" class="t s6_499">processors that do not support opportunistic processor performance operation, the default value is 0. The power- </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
