Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Jan 29 13:03:59 2021
| Host             : Sudhar-Windows running 64-bit major release  (build 9200)
| Command          : report_power -file Execution_main_source_power_routed.rpt -pb Execution_main_source_power_summary_routed.pb -rpx Execution_main_source_power_routed.rpx
| Design           : Execution_main_source
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.071        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.002        |
| Device Static (W)        | 0.069        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 84.7         |
| Junction Temperature (C) | 25.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |     3948 |       --- |             --- |
|   LUT as Logic |    <0.001 |     1629 |     20800 |            7.83 |
|   CARRY4       |    <0.001 |       80 |      8150 |            0.98 |
|   Register     |    <0.001 |     1720 |     41600 |            4.13 |
|   Others       |     0.000 |       41 |       --- |             --- |
|   BUFG         |     0.000 |       11 |        32 |           34.38 |
|   F7/F8 Muxes  |     0.000 |      288 |     32600 |            0.88 |
| Signals        |    <0.001 |     3225 |       --- |             --- |
| Block RAM      |     0.000 |        3 |        50 |            6.00 |
| I/O            |    <0.001 |        8 |       170 |            4.71 |
| Static Power   |     0.069 |          |           |                 |
| Total          |     0.071 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.012 |       0.002 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            20.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| Execution_main_source |     0.002 |
|   Dm                  |    <0.001 |
|     m0                |    <0.001 |
|     m1                |    <0.001 |
|     m2                |    <0.001 |
|     m3                |    <0.001 |
|   core1               |     0.002 |
|     Registers         |     0.000 |
|     access_dm         |     0.000 |
|       DataIN          |     0.000 |
|       DataOut         |     0.000 |
|       MemControl      |     0.000 |
|     branchControl0    |     0.000 |
|     control_unit      |    <0.001 |
|     decode            |     0.000 |
|     execute           |     0.000 |
|       ALU             |     0.000 |
|       ALU_CU          |     0.000 |
|     fetch             |     0.000 |
|       mem_re_reg      |     0.000 |
|       stallreq_reg    |     0.000 |
|       waiting_reg     |     0.000 |
|     reg_EX_MEM0       |    <0.001 |
|     reg_ID_EX0        |    <0.001 |
|     reg_IF_ID0        |    <0.001 |
|     reg_MEM_WB0       |    <0.001 |
|     reg_PC0           |    <0.001 |
|   fetch_instr         |    <0.001 |
+-----------------------+-----------+


