##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_PWM_Engine
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_Joystick_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Joystick_IntClock:R)
		5.2::Critical Path Report for (Clock_PWM_Engine:R vs. Clock_PWM_Engine:R)
		5.3::Critical Path Report for (UART_Joystick_IntClock:R vs. UART_Joystick_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_JoyStick_x_theACLK                  | N/A                   | Target: 1.26 MHz   | 
Clock: ADC_JoyStick_x_theACLK(fixed-function)  | N/A                   | Target: 1.26 MHz   | 
Clock: ADC_JoyStick_y_theACLK                  | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_JoyStick_y_theACLK(fixed-function)  | N/A                   | Target: 1.60 MHz   | 
Clock: Clock_PWM_Engine                        | Frequency: 63.67 MHz  | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                               | Frequency: 60.51 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                                   | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                                   | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                            | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                               | N/A                   | Target: 24.00 MHz  | 
Clock: UART_Joystick_IntClock                  | Frequency: 56.29 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_PWM_Engine        Clock_PWM_Engine        1e+006           984293      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               UART_Joystick_IntClock  41666.7          25141       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Joystick_IntClock  UART_Joystick_IntClock  1.08333e+006     1065569     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase          
--------------------  ------------  ------------------------  
Pin_RGB_Green(0)_PAD  24784         Clock_PWM_Engine:R        
Tx_uart(0)_PAD        31659         UART_Joystick_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_PWM_Engine
**********************************************
Clock: Clock_PWM_Engine
Frequency: 63.67 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Engine:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Engine:PWMUDB:genblk8:stsreg\/clock
Path slack     : 984293p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15207
-------------------------------------   ----- 
End-of-path arrival time (ps)           15207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  984293  RISE       1
\PWM_Engine:PWMUDB:status_2\/main_1          macrocell9      3387   5677  984293  RISE       1
\PWM_Engine:PWMUDB:status_2\/q               macrocell9      3350   9027  984293  RISE       1
\PWM_Engine:PWMUDB:genblk8:stsreg\/status_2  statusicell3    6179  15207  984293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.51 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3470
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                                    iocell4         2009   2009  25141  RISE       1
\UART_Joystick:BUART:rx_postpoll\/main_1         macrocell6      5466   7475  25141  RISE       1
\UART_Joystick:BUART:rx_postpoll\/q              macrocell6      3350  10825  25141  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13056  25141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_Joystick_IntClock
****************************************************
Clock: UART_Joystick_IntClock
Frequency: 56.29 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065569p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6190
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11575
-------------------------------------   ----- 
End-of-path arrival time (ps)           11575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q                      macrocell12     1250   1250  1065569  RISE       1
\UART_Joystick:BUART:counter_load_not\/main_1           macrocell2      4746   5996  1065569  RISE       1
\UART_Joystick:BUART:counter_load_not\/q                macrocell2      3350   9346  1065569  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2229  11575  1065569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Joystick_IntClock:R)
************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3470
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                                    iocell4         2009   2009  25141  RISE       1
\UART_Joystick:BUART:rx_postpoll\/main_1         macrocell6      5466   7475  25141  RISE       1
\UART_Joystick:BUART:rx_postpoll\/q              macrocell6      3350  10825  25141  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13056  25141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock_PWM_Engine:R vs. Clock_PWM_Engine:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Engine:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Engine:PWMUDB:genblk8:stsreg\/clock
Path slack     : 984293p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15207
-------------------------------------   ----- 
End-of-path arrival time (ps)           15207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  984293  RISE       1
\PWM_Engine:PWMUDB:status_2\/main_1          macrocell9      3387   5677  984293  RISE       1
\PWM_Engine:PWMUDB:status_2\/q               macrocell9      3350   9027  984293  RISE       1
\PWM_Engine:PWMUDB:genblk8:stsreg\/status_2  statusicell3    6179  15207  984293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1


5.3::Critical Path Report for (UART_Joystick_IntClock:R vs. UART_Joystick_IntClock:R)
*************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065569p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6190
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11575
-------------------------------------   ----- 
End-of-path arrival time (ps)           11575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q                      macrocell12     1250   1250  1065569  RISE       1
\UART_Joystick:BUART:counter_load_not\/main_1           macrocell2      4746   5996  1065569  RISE       1
\UART_Joystick:BUART:counter_load_not\/q                macrocell2      3350   9346  1065569  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2229  11575  1065569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25141p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3470
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13056
-------------------------------------   ----- 
End-of-path arrival time (ps)           13056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                                    iocell4         2009   2009  25141  RISE       1
\UART_Joystick:BUART:rx_postpoll\/main_1         macrocell6      5466   7475  25141  RISE       1
\UART_Joystick:BUART:rx_postpoll\/q              macrocell6      3350  10825  25141  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  13056  25141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 28993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                            iocell4       2009   2009  25141  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_8  macrocell19   7155   9164  28993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:rx_last\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_last\/clock_0
Path slack     : 28993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9164
-------------------------------------   ---- 
End-of-path arrival time (ps)           9164
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                         iocell4       2009   2009  25141  RISE       1
\UART_Joystick:BUART:rx_last\/main_0  macrocell25   7155   9164  28993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_last\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 29920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8237
-------------------------------------   ---- 
End-of-path arrival time (ps)           8237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                            iocell4       2009   2009  25141  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_9  macrocell16   6228   8237  29920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 29920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8237
-------------------------------------   ---- 
End-of-path arrival time (ps)           8237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                             iocell4       2009   2009  25141  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_6  macrocell24   6228   8237  29920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Joystick:BUART:pollcount_1\/clock_0
Path slack     : 30637p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                             iocell4       2009   2009  25141  RISE       1
\UART_Joystick:BUART:pollcount_1\/main_3  macrocell22   5511   7520  30637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_uart(0)/fb
Path End       : \UART_Joystick:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Joystick:BUART:pollcount_0\/clock_0
Path slack     : 30681p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Joystick_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_uart(0)/in_clock                                         iocell4             0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_uart(0)/fb                             iocell4       2009   2009  25141  RISE       1
\UART_Joystick:BUART:pollcount_0\/main_2  macrocell23   5466   7475  30681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Engine:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Engine:PWMUDB:genblk8:stsreg\/clock
Path slack     : 984293p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15207
-------------------------------------   ----- 
End-of-path arrival time (ps)           15207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  984293  RISE       1
\PWM_Engine:PWMUDB:status_2\/main_1          macrocell9      3387   5677  984293  RISE       1
\PWM_Engine:PWMUDB:status_2\/q               macrocell9      3350   9027  984293  RISE       1
\PWM_Engine:PWMUDB:genblk8:stsreg\/status_2  statusicell3    6179  15207  984293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989006p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  984293  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2644   4934  989006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:runmode_enable\/q
Path End       : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989583p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:runmode_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:runmode_enable\/q        macrocell26     1250   1250  984872  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   3107   4357  989583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Engine:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Engine:PWMUDB:prevCompare1\/clock_0
Path slack     : 990798p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  990798  RISE       1
\PWM_Engine:PWMUDB:prevCompare1\/main_0    macrocell27     3182   5692  990798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:prevCompare1\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Engine:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Engine:PWMUDB:status_0\/clock_0
Path slack     : 991682p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  990798  RISE       1
\PWM_Engine:PWMUDB:status_0\/main_1        macrocell28     2298   4808  991682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:status_0\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_63/main_1
Capture Clock  : Net_63/clock_0
Path slack     : 991682p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  990798  RISE       1
Net_63/main_1                              macrocell29     2298   4808  991682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_63/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:runmode_enable\/q
Path End       : Net_63/main_0
Capture Clock  : Net_63/clock_0
Path slack     : 992129p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:runmode_enable\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:runmode_enable\/q  macrocell26   1250   1250  984872  RISE       1
Net_63/main_0                         macrocell29   3111   4361  992129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_63/clock_0                                             macrocell29         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:prevCompare1\/q
Path End       : \PWM_Engine:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Engine:PWMUDB:status_0\/clock_0
Path slack     : 992333p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:prevCompare1\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:prevCompare1\/q   macrocell27   1250   1250  992333  RISE       1
\PWM_Engine:PWMUDB:status_0\/main_0  macrocell28   2907   4157  992333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:status_0\/clock_0                       macrocell28         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Engine:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Engine:PWMUDB:runmode_enable\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:genblk1:ctrlreg\/clock                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  992944  RISE       1
\PWM_Engine:PWMUDB:runmode_enable\/main_0      macrocell26    2336   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:runmode_enable\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Engine:PWMUDB:status_0\/q
Path End       : \PWM_Engine:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Engine:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995927p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_PWM_Engine:R#1 vs. Clock_PWM_Engine:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:status_0\/clock_0                       macrocell28         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Engine:PWMUDB:status_0\/q               macrocell28    1250   1250  995927  RISE       1
\PWM_Engine:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2323   3573  995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Engine:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065569p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6190
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11575
-------------------------------------   ----- 
End-of-path arrival time (ps)           11575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q                      macrocell12     1250   1250  1065569  RISE       1
\UART_Joystick:BUART:counter_load_not\/main_1           macrocell2      4746   5996  1065569  RISE       1
\UART_Joystick:BUART:counter_load_not\/q                macrocell2      3350   9346  1065569  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2229  11575  1065569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Joystick:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065981p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -5360
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11992
-------------------------------------   ----- 
End-of-path arrival time (ps)           11992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q            macrocell16   1250   1250  1065981  RISE       1
\UART_Joystick:BUART:rx_counter_load\/main_1  macrocell5    5080   6330  1065981  RISE       1
\UART_Joystick:BUART:rx_counter_load\/q       macrocell5    3350   9680  1065981  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/load   count7cell    2312  11992  1065981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Joystick:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Joystick:BUART:sTX:TxSts\/clock
Path slack     : 1067401p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15432
-------------------------------------   ----- 
End-of-path arrival time (ps)           15432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067401  RISE       1
\UART_Joystick:BUART:tx_status_0\/main_3                 macrocell3      3407   6987  1067401  RISE       1
\UART_Joystick:BUART:tx_status_0\/q                      macrocell3      3350  10337  1067401  RISE       1
\UART_Joystick:BUART:sTX:TxSts\/status_0                 statusicell1    5096  15432  1067401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxSts\/clock                      statusicell1        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070106p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7218
-------------------------------------   ---- 
End-of-path arrival time (ps)           7218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q         macrocell15     1250   1250  1067439  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5968   7218  1070106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_1\/q
Path End       : \UART_Joystick:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Joystick:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070767p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6557
-------------------------------------   ---- 
End-of-path arrival time (ps)           6557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_1\/q                macrocell11     1250   1250  1065950  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5307   6557  1070767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071150p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q                macrocell16     1250   1250  1065981  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4924   6174  1071150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Joystick:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Joystick:BUART:sRX:RxSts\/clock
Path slack     : 1071403p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11430
-------------------------------------   ----- 
End-of-path arrival time (ps)           11430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1071403  RISE       1
\UART_Joystick:BUART:rx_status_4\/main_1                 macrocell7      2243   5823  1071403  RISE       1
\UART_Joystick:BUART:rx_status_4\/q                      macrocell7      3350   9173  1071403  RISE       1
\UART_Joystick:BUART:sRX:RxSts\/status_4                 statusicell2    2257  11430  1071403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxSts\/clock                      statusicell2        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_0\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1071555p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_0\/q       macrocell23   1250   1250  1068460  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_10  macrocell16   7018   8268  1071555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_0\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1071555p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_0\/q       macrocell23   1250   1250  1068460  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_7  macrocell24   7018   8268  1071555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Joystick:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Joystick:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071884p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069143  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5249   5439  1071884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1072093p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q         macrocell16   1250   1250  1065981  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_1  macrocell17   6481   7731  1072093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1072093p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7731
-------------------------------------   ---- 
End-of-path arrival time (ps)           7731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q       macrocell16   1250   1250  1065981  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_1  macrocell19   6481   7731  1072093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_0\/q
Path End       : \UART_Joystick:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Joystick:BUART:pollcount_1\/clock_0
Path slack     : 1072406p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7418
-------------------------------------   ---- 
End-of-path arrival time (ps)           7418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_0\/q       macrocell23   1250   1250  1068460  RISE       1
\UART_Joystick:BUART:pollcount_1\/main_4  macrocell22   6168   7418  1072406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Joystick:BUART:txn\/main_3
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1072531p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7292
-------------------------------------   ---- 
End-of-path arrival time (ps)           7292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1072531  RISE       1
\UART_Joystick:BUART:txn\/main_3                macrocell10     2922   7292  1072531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1072946p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q       macrocell16   1250   1250  1065981  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_1  macrocell16   5627   6877  1072946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1072946p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q        macrocell16   1250   1250  1065981  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_1  macrocell24   5627   6877  1072946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_1\/q
Path End       : \UART_Joystick:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Joystick:BUART:tx_state_0\/clock_0
Path slack     : 1073272p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_1\/q       macrocell11   1250   1250  1065950  RISE       1
\UART_Joystick:BUART:tx_state_0\/main_0  macrocell12   5301   6551  1073272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_1\/q
Path End       : \UART_Joystick:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Joystick:BUART:tx_state_2\/clock_0
Path slack     : 1073272p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_1\/q       macrocell11   1250   1250  1065950  RISE       1
\UART_Joystick:BUART:tx_state_2\/main_0  macrocell13   5301   6551  1073272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Joystick:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073280p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q                macrocell12     1250   1250  1065569  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2793   4043  1073280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1073481p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1067439  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_0    macrocell16   5093   6343  1073481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1073481p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1067439  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_0   macrocell24   5093   6343  1073481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1073493p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q       macrocell16   1250   1250  1065981  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_1  macrocell18   5080   6330  1073493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_0\/q
Path End       : \UART_Joystick:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073493p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_0\/q               macrocell16   1250   1250  1065981  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/main_1  macrocell21   5080   6330  1073493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/clock_0           macrocell21         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_bitclk_enable\/q
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073549p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -6010
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_bitclk_enable\/q          macrocell20     1250   1250  1073549  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2524   3774  1073549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Joystick:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Joystick:BUART:tx_state_0\/clock_0
Path slack     : 1073622p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6201
-------------------------------------   ---- 
End-of-path arrival time (ps)           6201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:TxShifter:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067401  RISE       1
\UART_Joystick:BUART:tx_state_0\/main_3                  macrocell12     2621   6201  1073622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_load_fifo\/q
Path End       : \UART_Joystick:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Joystick:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073743p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3130
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_load_fifo\/q            macrocell17     1250   1250  1071668  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5211   6461  1073743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxShifter:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_1\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1073808p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_1\/q      macrocell22   1250   1250  1069550  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_8  macrocell16   4765   6015  1073808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_1\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1073808p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_1\/q       macrocell22   1250   1250  1069550  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_5  macrocell24   4765   6015  1073808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_0\/q
Path End       : \UART_Joystick:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Joystick:BUART:pollcount_0\/clock_0
Path slack     : 1074001p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_0\/q       macrocell23   1250   1250  1068460  RISE       1
\UART_Joystick:BUART:pollcount_0\/main_3  macrocell23   4573   5823  1074001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Joystick:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Joystick:BUART:pollcount_1\/clock_0
Path slack     : 1074066p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074066  RISE       1
\UART_Joystick:BUART:pollcount_1\/main_1        macrocell22   3817   5757  1074066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Joystick:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Joystick:BUART:pollcount_1\/clock_0
Path slack     : 1074067p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074067  RISE       1
\UART_Joystick:BUART:pollcount_1\/main_0        macrocell22   3816   5756  1074067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Joystick:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Joystick:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074075p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074066  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/main_1   macrocell20   3808   5748  1074075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Joystick:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Joystick:BUART:pollcount_0\/clock_0
Path slack     : 1074075p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074066  RISE       1
\UART_Joystick:BUART:pollcount_0\/main_1        macrocell23   3808   5748  1074075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Joystick:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074078p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074067  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/main_0   macrocell20   3806   5746  1074078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Joystick:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Joystick:BUART:pollcount_0\/clock_0
Path slack     : 1074078p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074067  RISE       1
\UART_Joystick:BUART:pollcount_0\/main_0        macrocell23   3806   5746  1074078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_0\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Joystick:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1074135p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074135  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_5         macrocell16   3749   5689  1074135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Joystick:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1074155p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074155  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_7         macrocell16   3728   5668  1074155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Joystick:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1074160p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5664
-------------------------------------   ---- 
End-of-path arrival time (ps)           5664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074160  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_6         macrocell16   3724   5664  1074160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Joystick:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074236p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074236  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/main_2   macrocell20   3647   5587  1074236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_bitclk_enable\/q
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1074362p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_bitclk_enable\/q   macrocell20   1250   1250  1073549  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_2  macrocell17   4211   5461  1074362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_bitclk_enable\/q
Path End       : \UART_Joystick:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1074362p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1073549  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_2   macrocell19   4211   5461  1074362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_bitclk_enable\/q
Path End       : \UART_Joystick:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1074378p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1073549  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_2   macrocell18   4196   5446  1074378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Joystick:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Joystick:BUART:tx_state_0\/clock_0
Path slack     : 1074392p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069143  RISE       1
\UART_Joystick:BUART:tx_state_0\/main_2               macrocell12     5242   5432  1074392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Joystick:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Joystick:BUART:tx_state_2\/clock_0
Path slack     : 1074392p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069143  RISE       1
\UART_Joystick:BUART:tx_state_2\/main_2               macrocell13     5242   5432  1074392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1074394p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1067439  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_0  macrocell17   4180   5430  1074394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1074394p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1067439  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_0    macrocell19   4180   5430  1074394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Joystick:BUART:tx_state_1\/clock_0
Path slack     : 1074708p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q       macrocell12   1250   1250  1065569  RISE       1
\UART_Joystick:BUART:tx_state_1\/main_1  macrocell11   3865   5115  1074708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Joystick:BUART:tx_bitclk\/clock_0
Path slack     : 1074708p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q      macrocell12   1250   1250  1065569  RISE       1
\UART_Joystick:BUART:tx_bitclk\/main_1  macrocell14   3865   5115  1074708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:txn\/main_2
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1074718p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q  macrocell12   1250   1250  1065569  RISE       1
\UART_Joystick:BUART:txn\/main_2    macrocell10   3856   5106  1074718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_bitclk\/q
Path End       : \UART_Joystick:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Joystick:BUART:tx_state_0\/clock_0
Path slack     : 1074863p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_bitclk\/q        macrocell14   1250   1250  1074863  RISE       1
\UART_Joystick:BUART:tx_state_0\/main_5  macrocell12   3710   4960  1074863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_bitclk\/q
Path End       : \UART_Joystick:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Joystick:BUART:tx_state_2\/clock_0
Path slack     : 1074863p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_bitclk\/q        macrocell14   1250   1250  1074863  RISE       1
\UART_Joystick:BUART:tx_state_2\/main_5  macrocell13   3710   4960  1074863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1074950p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1067439  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_0    macrocell18   3623   4873  1074950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Joystick:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Joystick:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074950p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_ctrl_mark_last\/clock_0            macrocell15         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_ctrl_mark_last\/q        macrocell15   1250   1250  1067439  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/main_0  macrocell21   3623   4873  1074950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/clock_0           macrocell21         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_2\/q
Path End       : \UART_Joystick:BUART:txn\/main_4
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1075035p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_2\/q  macrocell13   1250   1250  1065893  RISE       1
\UART_Joystick:BUART:txn\/main_4    macrocell10   3538   4788  1075035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_3\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1075051p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_3\/q       macrocell18   1250   1250  1068467  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_3  macrocell16   3523   4773  1075051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_3\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1075051p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_3\/q        macrocell18   1250   1250  1068467  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_3  macrocell24   3523   4773  1075051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_2\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1075053p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_2\/q       macrocell19   1250   1250  1068468  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_4  macrocell16   3520   4770  1075053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_2\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1075053p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_2\/q        macrocell19   1250   1250  1068468  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_4  macrocell24   3520   4770  1075053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Joystick:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1075060p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074135  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_5         macrocell18   2824   4764  1075060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_1\/q
Path End       : \UART_Joystick:BUART:txn\/main_1
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1075062p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_1\/q  macrocell11   1250   1250  1065950  RISE       1
\UART_Joystick:BUART:txn\/main_1    macrocell10   3511   4761  1075062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Joystick:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074155  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_7         macrocell18   2802   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074155  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_7       macrocell17   2800   4740  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Joystick:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074155  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_7         macrocell19   2800   4740  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Joystick:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1075085p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074160  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_6         macrocell18   2798   4738  1075085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_1\/q
Path End       : \UART_Joystick:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Joystick:BUART:tx_state_1\/clock_0
Path slack     : 1075087p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_1\/q       macrocell11   1250   1250  1065950  RISE       1
\UART_Joystick:BUART:tx_state_1\/main_0  macrocell11   3487   4737  1075087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_1\/q
Path End       : \UART_Joystick:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Joystick:BUART:tx_bitclk\/clock_0
Path slack     : 1075087p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_1\/q      macrocell11   1250   1250  1065950  RISE       1
\UART_Joystick:BUART:tx_bitclk\/main_0  macrocell14   3487   4737  1075087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074160  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_6       macrocell17   2786   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Joystick:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074160  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_6         macrocell19   2786   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074135  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_5       macrocell17   2782   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Joystick:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxBitCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074135  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_5         macrocell19   2782   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_bitclk_enable\/q
Path End       : \UART_Joystick:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_state_0\/clock_0
Path slack     : 1075158p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1073549  RISE       1
\UART_Joystick:BUART:rx_state_0\/main_2   macrocell16   3415   4665  1075158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_0\/clock_0                   macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_bitclk_enable\/q
Path End       : \UART_Joystick:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_status_3\/clock_0
Path slack     : 1075158p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_bitclk_enable\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1073549  RISE       1
\UART_Joystick:BUART:rx_status_3\/main_2  macrocell24   3415   4665  1075158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_2\/q
Path End       : \UART_Joystick:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Joystick:BUART:tx_state_1\/clock_0
Path slack     : 1075179p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_2\/q       macrocell13   1250   1250  1065893  RISE       1
\UART_Joystick:BUART:tx_state_1\/main_3  macrocell11   3395   4645  1075179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_2\/q
Path End       : \UART_Joystick:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Joystick:BUART:tx_bitclk\/clock_0
Path slack     : 1075179p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_2\/q      macrocell13   1250   1250  1065893  RISE       1
\UART_Joystick:BUART:tx_bitclk\/main_3  macrocell14   3395   4645  1075179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Joystick:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Joystick:BUART:tx_state_1\/clock_0
Path slack     : 1075292p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075292  RISE       1
\UART_Joystick:BUART:tx_state_1\/main_4               macrocell11     4342   4532  1075292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Joystick:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Joystick:BUART:tx_state_2\/clock_0
Path slack     : 1075340p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075292  RISE       1
\UART_Joystick:BUART:tx_state_2\/main_4               macrocell13     4293   4483  1075340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:pollcount_1\/q
Path End       : \UART_Joystick:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Joystick:BUART:pollcount_1\/clock_0
Path slack     : 1075592p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:pollcount_1\/q       macrocell22   1250   1250  1069550  RISE       1
\UART_Joystick:BUART:pollcount_1\/main_2  macrocell22   2981   4231  1075592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:pollcount_1\/clock_0                  macrocell22         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_bitclk\/q
Path End       : \UART_Joystick:BUART:txn\/main_6
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1075779p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_bitclk\/q  macrocell14   1250   1250  1074863  RISE       1
\UART_Joystick:BUART:txn\/main_6   macrocell10   2794   4044  1075779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_bitclk\/q
Path End       : \UART_Joystick:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Joystick:BUART:tx_state_1\/clock_0
Path slack     : 1075780p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_bitclk\/q        macrocell14   1250   1250  1074863  RISE       1
\UART_Joystick:BUART:tx_state_1\/main_5  macrocell11   2793   4043  1075780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Joystick:BUART:tx_state_0\/clock_0
Path slack     : 1075801p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q       macrocell12   1250   1250  1065569  RISE       1
\UART_Joystick:BUART:tx_state_0\/main_1  macrocell12   2773   4023  1075801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_0\/q
Path End       : \UART_Joystick:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Joystick:BUART:tx_state_2\/clock_0
Path slack     : 1075801p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_0\/q       macrocell12   1250   1250  1065569  RISE       1
\UART_Joystick:BUART:tx_state_2\/main_1  macrocell13   2773   4023  1075801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Joystick:BUART:txn\/main_5
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1075849p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3974
-------------------------------------   ---- 
End-of-path arrival time (ps)           3974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075292  RISE       1
\UART_Joystick:BUART:txn\/main_5                      macrocell10     3784   3974  1075849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Joystick:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Joystick:BUART:tx_state_1\/clock_0
Path slack     : 1075908p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3916
-------------------------------------   ---- 
End-of-path arrival time (ps)           3916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069143  RISE       1
\UART_Joystick:BUART:tx_state_1\/main_2               macrocell11     3726   3916  1075908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_1\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Joystick:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Joystick:BUART:tx_bitclk\/clock_0
Path slack     : 1075908p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3916
-------------------------------------   ---- 
End-of-path arrival time (ps)           3916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/clock         datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1069143  RISE       1
\UART_Joystick:BUART:tx_bitclk\/main_2                macrocell14     3726   3916  1075908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_bitclk\/clock_0                    macrocell14         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_2\/q
Path End       : \UART_Joystick:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Joystick:BUART:tx_state_0\/clock_0
Path slack     : 1075941p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_2\/q       macrocell13   1250   1250  1065893  RISE       1
\UART_Joystick:BUART:tx_state_0\/main_4  macrocell12   2632   3882  1075941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_0\/clock_0                   macrocell12         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:tx_state_2\/q
Path End       : \UART_Joystick:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Joystick:BUART:tx_state_2\/clock_0
Path slack     : 1075941p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:tx_state_2\/q       macrocell13   1250   1250  1065893  RISE       1
\UART_Joystick:BUART:tx_state_2\/main_3  macrocell13   2632   3882  1075941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:tx_state_2\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_3\/q
Path End       : \UART_Joystick:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_3\/q       macrocell18   1250   1250  1068467  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_3  macrocell18   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_3\/q
Path End       : \UART_Joystick:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Joystick:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075978p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_3\/q               macrocell18   1250   1250  1068467  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/main_2  macrocell21   2595   3845  1075978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/clock_0           macrocell21         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_3\/q
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1075979p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_3\/q         macrocell18   1250   1250  1068467  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_3  macrocell17   2595   3845  1075979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_3\/q
Path End       : \UART_Joystick:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1075979p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_3\/q       macrocell18   1250   1250  1068467  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_3  macrocell19   2595   3845  1075979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_2\/q
Path End       : \UART_Joystick:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Joystick:BUART:rx_state_3\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_2\/q       macrocell19   1250   1250  1068468  RISE       1
\UART_Joystick:BUART:rx_state_3\/main_4  macrocell18   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_3\/clock_0                   macrocell18         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_2\/q
Path End       : \UART_Joystick:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Joystick:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_2\/q               macrocell19   1250   1250  1068468  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/main_3  macrocell21   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_stop1_reg\/clock_0           macrocell21         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_2\/q
Path End       : \UART_Joystick:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Joystick:BUART:rx_load_fifo\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_2\/q         macrocell19   1250   1250  1068468  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/main_4  macrocell17   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_load_fifo\/clock_0                 macrocell17         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_state_2\/q
Path End       : \UART_Joystick:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_state_2\/q       macrocell19   1250   1250  1068468  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_4  macrocell19   2593   3843  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_last\/q
Path End       : \UART_Joystick:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Joystick:BUART:rx_state_2\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_last\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_last\/q          macrocell25   1250   1250  1076282  RISE       1
\UART_Joystick:BUART:rx_state_2\/main_9  macrocell19   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_state_2\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:txn\/q
Path End       : \UART_Joystick:BUART:txn\/main_0
Capture Clock  : \UART_Joystick:BUART:txn\/clock_0
Path slack     : 1076290p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                   -3510
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:txn\/q       macrocell10   1250   1250  1076290  RISE       1
\UART_Joystick:BUART:txn\/main_0  macrocell10   2284   3534  1076290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:txn\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Joystick:BUART:rx_status_3\/q
Path End       : \UART_Joystick:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Joystick:BUART:sRX:RxSts\/clock
Path slack     : 1078716p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                                 0
+ Cycle adjust (UART_Joystick_IntClock:R#1 vs. UART_Joystick_IntClock:R#2)   1083333
- Setup time                                                                    -500
--------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                               1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:rx_status_3\/clock_0                  macrocell24         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Joystick:BUART:rx_status_3\/q       macrocell24    1250   1250  1078716  RISE       1
\UART_Joystick:BUART:sRX:RxSts\/status_3  statusicell2   2867   4117  1078716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Joystick:BUART:sRX:RxSts\/clock                      statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

