// Seed: 993114105
module module_0 (
    output uwire   id_0,
    input  uwire   id_1,
    output supply0 id_2,
    output uwire   id_3
);
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output logic id_2,
    output tri0 id_3,
    output wand id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7,
    input wor id_8,
    input supply1 id_9
    , id_19,
    input tri id_10,
    output supply1 id_11,
    output supply0 id_12,
    output wor id_13,
    input wire id_14,
    input supply0 id_15,
    output wor id_16,
    output wor id_17
);
  initial begin : LABEL_0
    if (id_9) begin : LABEL_0
      #id_20;
    end else id_2 <= 1'b0;
  end
  wire id_21;
  module_0 modCall_1 (
      id_7,
      id_15,
      id_7,
      id_16
  );
  tri0 id_22 = id_5;
endmodule
