Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Sep  6 18:19:07 2020
| Host         : DESKTOP-9NJRQN6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.905        0.000                      0                  136        0.225        0.000                      0                  136        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.905        0.000                      0                  136        0.225        0.000                      0                  136        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 enable_clk/count_1hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 2.585ns (50.544%)  route 2.529ns (49.456%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.721     5.324    enable_clk/CLK
    SLICE_X82Y82         FDRE                                         r  enable_clk/count_1hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  enable_clk/count_1hz_reg[1]/Q
                         net (fo=2, routed)           0.598     6.378    enable_clk/count_1hz_reg[1]
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  enable_clk/count_1hz_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.052    enable_clk/count_1hz_reg[0]_i_7_n_0
    SLICE_X83Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  enable_clk/count_1hz_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.166    enable_clk/count_1hz_reg[4]_i_6_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  enable_clk/count_1hz_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.280    enable_clk/count_1hz_reg[8]_i_6_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  enable_clk/count_1hz_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.394    enable_clk/count_1hz_reg[12]_i_6_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  enable_clk/count_1hz_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    enable_clk/count_1hz_reg[16]_i_6_n_0
    SLICE_X83Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  enable_clk/count_1hz_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.622    enable_clk/count_1hz_reg[20]_i_6_n_0
    SLICE_X83Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 f  enable_clk/count_1hz_reg[24]_i_5/O[1]
                         net (fo=2, routed)           0.949     8.905    enable_clk/count_1hz0[25]
    SLICE_X84Y86         LUT4 (Prop_lut4_I2_O)        0.303     9.208 r  enable_clk/enable_i_7/O
                         net (fo=1, routed)           0.425     9.633    enable_clk/enable_i_7_n_0
    SLICE_X84Y86         LUT6 (Prop_lut6_I1_O)        0.124     9.757 r  enable_clk/enable_i_3/O
                         net (fo=1, routed)           0.557    10.314    enable_clk/enable_i_3_n_0
    SLICE_X84Y84         LUT6 (Prop_lut6_I5_O)        0.124    10.438 r  enable_clk/enable_i_1/O
                         net (fo=1, routed)           0.000    10.438    enable_clk/enable0
    SLICE_X84Y84         FDRE                                         r  enable_clk/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.604    15.027    enable_clk/CLK
    SLICE_X84Y84         FDRE                                         r  enable_clk/enable_reg/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X84Y84         FDRE (Setup_fdre_C_D)        0.077    15.343    enable_clk/enable_reg
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 enable_clk/count_4hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/enable_4hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 2.347ns (48.037%)  route 2.539ns (51.963%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.723     5.326    enable_clk/CLK
    SLICE_X87Y82         FDRE                                         r  enable_clk/count_4hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  enable_clk/count_4hz_reg[1]/Q
                         net (fo=2, routed)           0.613     6.395    enable_clk/count_4hz_reg[1]
    SLICE_X86Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.069 r  enable_clk/enable_4hz_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.069    enable_clk/enable_4hz_reg_i_11_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  enable_clk/enable_4hz_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.183    enable_clk/enable_4hz_reg_i_14_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  enable_clk/enable_4hz_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.297    enable_clk/enable_4hz_reg_i_13_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  enable_clk/enable_4hz_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.411    enable_clk/enable_4hz_reg_i_9_n_0
    SLICE_X86Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.525 r  enable_clk/enable_4hz_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.525    enable_clk/enable_4hz_reg_i_8_n_0
    SLICE_X86Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.859 f  enable_clk/enable_4hz_reg_i_12/O[1]
                         net (fo=1, routed)           0.749     8.608    enable_clk/count_4hz0[21]
    SLICE_X88Y85         LUT4 (Prop_lut4_I0_O)        0.303     8.911 f  enable_clk/enable_4hz_i_5/O
                         net (fo=1, routed)           0.680     9.591    enable_clk/enable_4hz_i_5_n_0
    SLICE_X88Y85         LUT6 (Prop_lut6_I3_O)        0.124     9.715 r  enable_clk/enable_4hz_i_1/O
                         net (fo=2, routed)           0.497    10.211    enable_clk/enable_4hz_0
    SLICE_X84Y84         FDRE                                         r  enable_clk/enable_4hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.604    15.027    enable_clk/CLK
    SLICE_X84Y84         FDRE                                         r  enable_clk/enable_4hz_reg/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X84Y84         FDRE (Setup_fdre_C_D)       -0.016    15.234    enable_clk/enable_4hz_reg
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 enable_clk/count_1hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_1hz_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 2.973ns (63.783%)  route 1.688ns (36.217%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.721     5.324    enable_clk/CLK
    SLICE_X82Y82         FDRE                                         r  enable_clk/count_1hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  enable_clk/count_1hz_reg[1]/Q
                         net (fo=2, routed)           0.598     6.378    enable_clk/count_1hz_reg[1]
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  enable_clk/count_1hz_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.052    enable_clk/count_1hz_reg[0]_i_7_n_0
    SLICE_X83Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  enable_clk/count_1hz_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.166    enable_clk/count_1hz_reg[4]_i_6_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  enable_clk/count_1hz_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.280    enable_clk/count_1hz_reg[8]_i_6_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  enable_clk/count_1hz_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.394    enable_clk/count_1hz_reg[12]_i_6_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  enable_clk/count_1hz_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    enable_clk/count_1hz_reg[16]_i_6_n_0
    SLICE_X83Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.730 r  enable_clk/count_1hz_reg[20]_i_6/O[0]
                         net (fo=2, routed)           1.090     8.820    enable_clk/count_1hz0[20]
    SLICE_X82Y87         LUT4 (Prop_lut4_I2_O)        0.299     9.119 r  enable_clk/count_1hz[20]_i_5/O
                         net (fo=1, routed)           0.000     9.119    enable_clk/count_1hz[20]_i_5_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.651 r  enable_clk/count_1hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    enable_clk/count_1hz_reg[20]_i_1_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.985 r  enable_clk/count_1hz_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.985    enable_clk/count_1hz_reg[24]_i_1_n_6
    SLICE_X82Y88         FDRE                                         r  enable_clk/count_1hz_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.607    15.030    enable_clk/CLK
    SLICE_X82Y88         FDRE                                         r  enable_clk/count_1hz_reg[25]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X82Y88         FDRE (Setup_fdre_C_D)        0.062    15.331    enable_clk/count_1hz_reg[25]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 enable_clk/count_1hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_1hz_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.878ns (63.029%)  route 1.688ns (36.971%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.721     5.324    enable_clk/CLK
    SLICE_X82Y82         FDRE                                         r  enable_clk/count_1hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  enable_clk/count_1hz_reg[1]/Q
                         net (fo=2, routed)           0.598     6.378    enable_clk/count_1hz_reg[1]
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  enable_clk/count_1hz_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.052    enable_clk/count_1hz_reg[0]_i_7_n_0
    SLICE_X83Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  enable_clk/count_1hz_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.166    enable_clk/count_1hz_reg[4]_i_6_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  enable_clk/count_1hz_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.280    enable_clk/count_1hz_reg[8]_i_6_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  enable_clk/count_1hz_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.394    enable_clk/count_1hz_reg[12]_i_6_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  enable_clk/count_1hz_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    enable_clk/count_1hz_reg[16]_i_6_n_0
    SLICE_X83Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.730 r  enable_clk/count_1hz_reg[20]_i_6/O[0]
                         net (fo=2, routed)           1.090     8.820    enable_clk/count_1hz0[20]
    SLICE_X82Y87         LUT4 (Prop_lut4_I2_O)        0.299     9.119 r  enable_clk/count_1hz[20]_i_5/O
                         net (fo=1, routed)           0.000     9.119    enable_clk/count_1hz[20]_i_5_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.651 r  enable_clk/count_1hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    enable_clk/count_1hz_reg[20]_i_1_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.890 r  enable_clk/count_1hz_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.890    enable_clk/count_1hz_reg[24]_i_1_n_5
    SLICE_X82Y88         FDRE                                         r  enable_clk/count_1hz_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.607    15.030    enable_clk/CLK
    SLICE_X82Y88         FDRE                                         r  enable_clk/count_1hz_reg[26]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X82Y88         FDRE (Setup_fdre_C_D)        0.062    15.331    enable_clk/count_1hz_reg[26]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 enable_clk/count_1hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_1hz_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 2.862ns (62.899%)  route 1.688ns (37.101%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.721     5.324    enable_clk/CLK
    SLICE_X82Y82         FDRE                                         r  enable_clk/count_1hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  enable_clk/count_1hz_reg[1]/Q
                         net (fo=2, routed)           0.598     6.378    enable_clk/count_1hz_reg[1]
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  enable_clk/count_1hz_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.052    enable_clk/count_1hz_reg[0]_i_7_n_0
    SLICE_X83Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.166 r  enable_clk/count_1hz_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.166    enable_clk/count_1hz_reg[4]_i_6_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  enable_clk/count_1hz_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.280    enable_clk/count_1hz_reg[8]_i_6_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.394 r  enable_clk/count_1hz_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.394    enable_clk/count_1hz_reg[12]_i_6_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  enable_clk/count_1hz_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.508    enable_clk/count_1hz_reg[16]_i_6_n_0
    SLICE_X83Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.730 r  enable_clk/count_1hz_reg[20]_i_6/O[0]
                         net (fo=2, routed)           1.090     8.820    enable_clk/count_1hz0[20]
    SLICE_X82Y87         LUT4 (Prop_lut4_I2_O)        0.299     9.119 r  enable_clk/count_1hz[20]_i_5/O
                         net (fo=1, routed)           0.000     9.119    enable_clk/count_1hz[20]_i_5_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.651 r  enable_clk/count_1hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    enable_clk/count_1hz_reg[20]_i_1_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.874 r  enable_clk/count_1hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.874    enable_clk/count_1hz_reg[24]_i_1_n_7
    SLICE_X82Y88         FDRE                                         r  enable_clk/count_1hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.607    15.030    enable_clk/CLK
    SLICE_X82Y88         FDRE                                         r  enable_clk/count_1hz_reg[24]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X82Y88         FDRE (Setup_fdre_C_D)        0.062    15.331    enable_clk/count_1hz_reg[24]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -9.874    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 enable_clk/count_1hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_1hz_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 2.745ns (61.135%)  route 1.745ns (38.865%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.721     5.324    enable_clk/CLK
    SLICE_X82Y82         FDRE                                         r  enable_clk/count_1hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  enable_clk/count_1hz_reg[1]/Q
                         net (fo=2, routed)           0.598     6.378    enable_clk/count_1hz_reg[1]
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  enable_clk/count_1hz_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.052    enable_clk/count_1hz_reg[0]_i_7_n_0
    SLICE_X83Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.291 r  enable_clk/count_1hz_reg[4]_i_6/O[2]
                         net (fo=2, routed)           1.147     8.438    enable_clk/count_1hz0[6]
    SLICE_X82Y83         LUT4 (Prop_lut4_I2_O)        0.302     8.740 r  enable_clk/count_1hz[4]_i_3/O
                         net (fo=1, routed)           0.000     8.740    enable_clk/count_1hz[4]_i_3_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.138 r  enable_clk/count_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.138    enable_clk/count_1hz_reg[4]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.252 r  enable_clk/count_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.252    enable_clk/count_1hz_reg[8]_i_1_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.366 r  enable_clk/count_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    enable_clk/count_1hz_reg[12]_i_1_n_0
    SLICE_X82Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  enable_clk/count_1hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    enable_clk/count_1hz_reg[16]_i_1_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.814 r  enable_clk/count_1hz_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.814    enable_clk/count_1hz_reg[20]_i_1_n_6
    SLICE_X82Y87         FDRE                                         r  enable_clk/count_1hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.606    15.029    enable_clk/CLK
    SLICE_X82Y87         FDRE                                         r  enable_clk/count_1hz_reg[21]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X82Y87         FDRE (Setup_fdre_C_D)        0.062    15.330    enable_clk/count_1hz_reg[21]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 enable_clk/count_1hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_1hz_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 2.724ns (60.952%)  route 1.745ns (39.048%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.721     5.324    enable_clk/CLK
    SLICE_X82Y82         FDRE                                         r  enable_clk/count_1hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  enable_clk/count_1hz_reg[1]/Q
                         net (fo=2, routed)           0.598     6.378    enable_clk/count_1hz_reg[1]
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  enable_clk/count_1hz_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.052    enable_clk/count_1hz_reg[0]_i_7_n_0
    SLICE_X83Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.291 r  enable_clk/count_1hz_reg[4]_i_6/O[2]
                         net (fo=2, routed)           1.147     8.438    enable_clk/count_1hz0[6]
    SLICE_X82Y83         LUT4 (Prop_lut4_I2_O)        0.302     8.740 r  enable_clk/count_1hz[4]_i_3/O
                         net (fo=1, routed)           0.000     8.740    enable_clk/count_1hz[4]_i_3_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.138 r  enable_clk/count_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.138    enable_clk/count_1hz_reg[4]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.252 r  enable_clk/count_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.252    enable_clk/count_1hz_reg[8]_i_1_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.366 r  enable_clk/count_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    enable_clk/count_1hz_reg[12]_i_1_n_0
    SLICE_X82Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  enable_clk/count_1hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    enable_clk/count_1hz_reg[16]_i_1_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.793 r  enable_clk/count_1hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.793    enable_clk/count_1hz_reg[20]_i_1_n_4
    SLICE_X82Y87         FDRE                                         r  enable_clk/count_1hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.606    15.029    enable_clk/CLK
    SLICE_X82Y87         FDRE                                         r  enable_clk/count_1hz_reg[23]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X82Y87         FDRE (Setup_fdre_C_D)        0.062    15.330    enable_clk/count_1hz_reg[23]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 enable_clk/count_1hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_1hz_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 2.650ns (60.295%)  route 1.745ns (39.705%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.721     5.324    enable_clk/CLK
    SLICE_X82Y82         FDRE                                         r  enable_clk/count_1hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  enable_clk/count_1hz_reg[1]/Q
                         net (fo=2, routed)           0.598     6.378    enable_clk/count_1hz_reg[1]
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  enable_clk/count_1hz_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.052    enable_clk/count_1hz_reg[0]_i_7_n_0
    SLICE_X83Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.291 r  enable_clk/count_1hz_reg[4]_i_6/O[2]
                         net (fo=2, routed)           1.147     8.438    enable_clk/count_1hz0[6]
    SLICE_X82Y83         LUT4 (Prop_lut4_I2_O)        0.302     8.740 r  enable_clk/count_1hz[4]_i_3/O
                         net (fo=1, routed)           0.000     8.740    enable_clk/count_1hz[4]_i_3_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.138 r  enable_clk/count_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.138    enable_clk/count_1hz_reg[4]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.252 r  enable_clk/count_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.252    enable_clk/count_1hz_reg[8]_i_1_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.366 r  enable_clk/count_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    enable_clk/count_1hz_reg[12]_i_1_n_0
    SLICE_X82Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  enable_clk/count_1hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    enable_clk/count_1hz_reg[16]_i_1_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.719 r  enable_clk/count_1hz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.719    enable_clk/count_1hz_reg[20]_i_1_n_5
    SLICE_X82Y87         FDRE                                         r  enable_clk/count_1hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.606    15.029    enable_clk/CLK
    SLICE_X82Y87         FDRE                                         r  enable_clk/count_1hz_reg[22]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X82Y87         FDRE (Setup_fdre_C_D)        0.062    15.330    enable_clk/count_1hz_reg[22]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 enable_clk/count_1hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_1hz_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 2.634ns (60.150%)  route 1.745ns (39.850%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.721     5.324    enable_clk/CLK
    SLICE_X82Y82         FDRE                                         r  enable_clk/count_1hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  enable_clk/count_1hz_reg[1]/Q
                         net (fo=2, routed)           0.598     6.378    enable_clk/count_1hz_reg[1]
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  enable_clk/count_1hz_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.052    enable_clk/count_1hz_reg[0]_i_7_n_0
    SLICE_X83Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.291 r  enable_clk/count_1hz_reg[4]_i_6/O[2]
                         net (fo=2, routed)           1.147     8.438    enable_clk/count_1hz0[6]
    SLICE_X82Y83         LUT4 (Prop_lut4_I2_O)        0.302     8.740 r  enable_clk/count_1hz[4]_i_3/O
                         net (fo=1, routed)           0.000     8.740    enable_clk/count_1hz[4]_i_3_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.138 r  enable_clk/count_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.138    enable_clk/count_1hz_reg[4]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.252 r  enable_clk/count_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.252    enable_clk/count_1hz_reg[8]_i_1_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.366 r  enable_clk/count_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    enable_clk/count_1hz_reg[12]_i_1_n_0
    SLICE_X82Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.480 r  enable_clk/count_1hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    enable_clk/count_1hz_reg[16]_i_1_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.703 r  enable_clk/count_1hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.703    enable_clk/count_1hz_reg[20]_i_1_n_7
    SLICE_X82Y87         FDRE                                         r  enable_clk/count_1hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.606    15.029    enable_clk/CLK
    SLICE_X82Y87         FDRE                                         r  enable_clk/count_1hz_reg[20]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X82Y87         FDRE (Setup_fdre_C_D)        0.062    15.330    enable_clk/count_1hz_reg[20]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 enable_clk/count_1hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_1hz_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 2.631ns (60.123%)  route 1.745ns (39.877%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.721     5.324    enable_clk/CLK
    SLICE_X82Y82         FDRE                                         r  enable_clk/count_1hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y82         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  enable_clk/count_1hz_reg[1]/Q
                         net (fo=2, routed)           0.598     6.378    enable_clk/count_1hz_reg[1]
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.052 r  enable_clk/count_1hz_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.052    enable_clk/count_1hz_reg[0]_i_7_n_0
    SLICE_X83Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.291 r  enable_clk/count_1hz_reg[4]_i_6/O[2]
                         net (fo=2, routed)           1.147     8.438    enable_clk/count_1hz0[6]
    SLICE_X82Y83         LUT4 (Prop_lut4_I2_O)        0.302     8.740 r  enable_clk/count_1hz[4]_i_3/O
                         net (fo=1, routed)           0.000     8.740    enable_clk/count_1hz[4]_i_3_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.138 r  enable_clk/count_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.138    enable_clk/count_1hz_reg[4]_i_1_n_0
    SLICE_X82Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.252 r  enable_clk/count_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.252    enable_clk/count_1hz_reg[8]_i_1_n_0
    SLICE_X82Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.366 r  enable_clk/count_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.366    enable_clk/count_1hz_reg[12]_i_1_n_0
    SLICE_X82Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.700 r  enable_clk/count_1hz_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.700    enable_clk/count_1hz_reg[16]_i_1_n_6
    SLICE_X82Y86         FDRE                                         r  enable_clk/count_1hz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.605    15.028    enable_clk/CLK
    SLICE_X82Y86         FDRE                                         r  enable_clk/count_1hz_reg[17]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X82Y86         FDRE (Setup_fdre_C_D)        0.062    15.329    enable_clk/count_1hz_reg[17]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  5.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mem_get/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_get/upper_lower_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.809%)  route 0.196ns (58.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.598     1.517    mem_get/CLK
    SLICE_X85Y80         FDRE                                         r  mem_get/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  mem_get/addr_reg[0]/Q
                         net (fo=3, routed)           0.196     1.855    mem_get/Q[0]
    SLICE_X86Y80         FDRE                                         r  mem_get/upper_lower_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.869     2.034    mem_get/CLK
    SLICE_X86Y80         FDRE                                         r  mem_get/upper_lower_reg/C
                         clock pessimism             -0.479     1.554    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.075     1.629    mem_get/upper_lower_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mem_get/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_get/data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.133%)  route 0.145ns (43.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.600     1.519    mem_get/CLK
    SLICE_X86Y81         FDRE                                         r  mem_get/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  mem_get/addr_reg[2]/Q
                         net (fo=49, routed)          0.145     1.806    mem_get/p_0_in[1]
    SLICE_X87Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  mem_get/data[29]_i_1/O
                         net (fo=1, routed)           0.000     1.851    mem_get/data[29]_i_1_n_0
    SLICE_X87Y81         FDRE                                         r  mem_get/data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.870     2.035    mem_get/CLK
    SLICE_X87Y81         FDRE                                         r  mem_get/data_reg[29]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X87Y81         FDRE (Hold_fdre_C_D)         0.092     1.624    mem_get/data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 enable_clk/count_4hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_4hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.601     1.520    enable_clk/CLK
    SLICE_X87Y82         FDRE                                         r  enable_clk/count_4hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  enable_clk/count_4hz_reg[0]/Q
                         net (fo=4, routed)           0.078     1.739    enable_clk/count_4hz_reg[0]
    SLICE_X87Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.863 r  enable_clk/count_4hz_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.863    enable_clk/count_4hz_reg[0]_i_2_n_6
    SLICE_X87Y82         FDRE                                         r  enable_clk/count_4hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.871     2.036    enable_clk/CLK
    SLICE_X87Y82         FDRE                                         r  enable_clk/count_4hz_reg[1]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X87Y82         FDRE (Hold_fdre_C_D)         0.105     1.625    enable_clk/count_4hz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 enable_clk/count_4hz_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_4hz_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    enable_clk/CLK
    SLICE_X87Y87         FDRE                                         r  enable_clk/count_4hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  enable_clk/count_4hz_reg[23]/Q
                         net (fo=2, routed)           0.119     1.783    enable_clk/count_4hz_reg[23]
    SLICE_X87Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  enable_clk/count_4hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    enable_clk/count_4hz_reg[20]_i_1_n_4
    SLICE_X87Y87         FDRE                                         r  enable_clk/count_4hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.875     2.040    enable_clk/CLK
    SLICE_X87Y87         FDRE                                         r  enable_clk/count_4hz_reg[23]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X87Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    enable_clk/count_4hz_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 enable_clk/count_4hz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_4hz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.603     1.522    enable_clk/CLK
    SLICE_X87Y85         FDRE                                         r  enable_clk/count_4hz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  enable_clk/count_4hz_reg[15]/Q
                         net (fo=2, routed)           0.119     1.782    enable_clk/count_4hz_reg[15]
    SLICE_X87Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  enable_clk/count_4hz_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    enable_clk/count_4hz_reg[12]_i_1_n_4
    SLICE_X87Y85         FDRE                                         r  enable_clk/count_4hz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.874     2.039    enable_clk/CLK
    SLICE_X87Y85         FDRE                                         r  enable_clk/count_4hz_reg[15]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.105     1.627    enable_clk/count_4hz_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 enable_clk/count_4hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_4hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.603     1.522    enable_clk/CLK
    SLICE_X87Y86         FDRE                                         r  enable_clk/count_4hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  enable_clk/count_4hz_reg[19]/Q
                         net (fo=2, routed)           0.119     1.782    enable_clk/count_4hz_reg[19]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  enable_clk/count_4hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    enable_clk/count_4hz_reg[16]_i_1_n_4
    SLICE_X87Y86         FDRE                                         r  enable_clk/count_4hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.874     2.039    enable_clk/CLK
    SLICE_X87Y86         FDRE                                         r  enable_clk/count_4hz_reg[19]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.105     1.627    enable_clk/count_4hz_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 enable_clk/count_4hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_4hz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.602     1.521    enable_clk/CLK
    SLICE_X87Y83         FDRE                                         r  enable_clk/count_4hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  enable_clk/count_4hz_reg[7]/Q
                         net (fo=2, routed)           0.119     1.781    enable_clk/count_4hz_reg[7]
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  enable_clk/count_4hz_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    enable_clk/count_4hz_reg[4]_i_1_n_4
    SLICE_X87Y83         FDRE                                         r  enable_clk/count_4hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    enable_clk/CLK
    SLICE_X87Y83         FDRE                                         r  enable_clk/count_4hz_reg[7]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.105     1.626    enable_clk/count_4hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 enable_clk/count_4hz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_4hz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.603     1.522    enable_clk/CLK
    SLICE_X87Y84         FDRE                                         r  enable_clk/count_4hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  enable_clk/count_4hz_reg[11]/Q
                         net (fo=2, routed)           0.119     1.782    enable_clk/count_4hz_reg[11]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  enable_clk/count_4hz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    enable_clk/count_4hz_reg[8]_i_1_n_4
    SLICE_X87Y84         FDRE                                         r  enable_clk/count_4hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.873     2.038    enable_clk/CLK
    SLICE_X87Y84         FDRE                                         r  enable_clk/count_4hz_reg[11]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X87Y84         FDRE (Hold_fdre_C_D)         0.105     1.627    enable_clk/count_4hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 enable_clk/count_4hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_4hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.601     1.520    enable_clk/CLK
    SLICE_X87Y82         FDRE                                         r  enable_clk/count_4hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  enable_clk/count_4hz_reg[3]/Q
                         net (fo=2, routed)           0.119     1.780    enable_clk/count_4hz_reg[3]
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  enable_clk/count_4hz_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.888    enable_clk/count_4hz_reg[0]_i_2_n_4
    SLICE_X87Y82         FDRE                                         r  enable_clk/count_4hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.871     2.036    enable_clk/CLK
    SLICE_X87Y82         FDRE                                         r  enable_clk/count_4hz_reg[3]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X87Y82         FDRE (Hold_fdre_C_D)         0.105     1.625    enable_clk/count_4hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 enable_clk/count_4hz_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_clk/count_4hz_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    enable_clk/CLK
    SLICE_X87Y87         FDRE                                         r  enable_clk/count_4hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  enable_clk/count_4hz_reg[20]/Q
                         net (fo=2, routed)           0.114     1.778    enable_clk/count_4hz_reg[20]
    SLICE_X87Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  enable_clk/count_4hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    enable_clk/count_4hz_reg[20]_i_1_n_7
    SLICE_X87Y87         FDRE                                         r  enable_clk/count_4hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.875     2.040    enable_clk/CLK
    SLICE_X87Y87         FDRE                                         r  enable_clk/count_4hz_reg[20]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X87Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    enable_clk/count_4hz_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y84    enable_clk/count_1hz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y84    enable_clk/count_1hz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y85    enable_clk/count_1hz_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y85    enable_clk/count_1hz_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y85    enable_clk/count_1hz_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y85    enable_clk/count_1hz_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y86    enable_clk/count_1hz_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y86    enable_clk/count_1hz_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y86    enable_clk/count_1hz_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    enable_clk/count_1hz_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    enable_clk/count_1hz_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    enable_clk/count_1hz_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    enable_clk/count_4hz_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    enable_clk/count_4hz_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    enable_clk/count_4hz_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    enable_clk/count_4hz_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    enable_clk/count_4hz_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    enable_clk/count_4hz_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    enable_clk/count_4hz_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    enable_clk/count_4hz_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    enable_clk/count_4hz_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    enable_clk/count_4hz_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    enable_clk/count_4hz_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    mem_get/addr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    mem_get/addr_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    mem_get/addr_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y81    mem_get/data_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    mem_get/data_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y79    mem_get/data_reg[16]/C



