graph TD
    N1[Input]
    N2[Processing]
    N3[Output]
    N1 --> N2
    N2 --> N3
