{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const0__327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const0__327.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_copy_stencil",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_conv_stencil_1_hw_input_copy_stencil_2_331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_copy_stencil_1_331_332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","add_conv_stencil_1_hw_input_copy_stencil_2_331.in0"],
          ["self.in1_hw_input_copy_stencil.1","add_conv_stencil_1_hw_input_copy_stencil_2_331.in1"],
          ["add_hw_input_copy_stencil_1_331_332.in1","add_conv_stencil_1_hw_input_copy_stencil_2_331.out"],
          ["self.in1_hw_input_copy_stencil.0","add_hw_input_copy_stencil_1_331_332.in0"],
          ["self.out_conv_stencil","add_hw_input_copy_stencil_1_331_332.out"]
        ]
      },
      "hcompute_hw_input_copy_stencil":{
        "type":["Record",[
          ["out_hw_input_copy_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_copy_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      }
    }
  }
}
}
