{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 21 18:48:56 2025 " "Info: Processing started: Sat Jun 21 18:48:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spect_analyzer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spect_analyzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mag_sqr_fft-rtl " "Info: Found design unit 1: mag_sqr_fft-rtl" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mag_sqr_fft " "Info: Found entity 1: mag_sqr_fft" {  } { { "spect_analyzer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_analyzer.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"type\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" tb_mag_sqr_fft.vhd(9) " "Error (10500): VHDL syntax error at tb_mag_sqr_fft.vhd(9) near text \"type\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "tb/tb_mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/tb/tb_mag_sqr_fft.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  tb_mag_sqr_fft.vhd(36) " "Error (10500): VHDL syntax error at tb_mag_sqr_fft.vhd(36) near text \")\"; mismatched closing parenthesis " {  } { { "tb/tb_mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/tb/tb_mag_sqr_fft.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  tb_mag_sqr_fft.vhd(37) " "Error (10500): VHDL syntax error at tb_mag_sqr_fft.vhd(37) near text \")\"; mismatched closing parenthesis " {  } { { "tb/tb_mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/tb/tb_mag_sqr_fft.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "? tb_mag_sqr_fft.vhd(39) " "Error (10500): VHDL syntax error at tb_mag_sqr_fft.vhd(39) near text ?" {  } { { "tb/tb_mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/tb/tb_mag_sqr_fft.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_mag_sqr_fft.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file tb/tb_mag_sqr_fft.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spect_pkg.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file spect_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spect_pkg " "Info: Found design unit 1: spect_pkg" {  } { { "spect_pkg.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_pkg.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spect_pkg-body " "Info: Found design unit 2: spect_pkg-body" {  } { { "spect_pkg.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/spect_pkg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"null\";  expecting \"end\", or \"(\", or an identifier (\"null\" is a reserved keyword), or a concurrent statement SpectAnalyzer_top.vhd(20) " "Error (10500): VHDL syntax error at SpectAnalyzer_top.vhd(20) near text \"null\";  expecting \"end\", or \"(\", or an identifier (\"null\" is a reserved keyword), or a concurrent statement" {  } { { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SpectAnalyzer_top.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file src/SpectAnalyzer_top.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Error: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 21 18:48:57 2025 " "Error: Processing ended: Sat Jun 21 18:48:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
