## 加法器
加法器為常見的邏輯運算元件，也是數位邏輯其中之一的基本元件，加法氣除了加法還可延伸製作減法、乘法以及除法。

一個加法器包括了加數、被加數、進位、輸出，也因此最小一位元加法器單元有分成兩種，半加法器、全加法器。

而透過半加法器組成的全加法器中，依照速度與特性又分成兩種加法器：「漣波加法器」、「前瞻加法器」，分別以簡單與快速成為兩種的特性。

### 一位元全加法器

![2022-11-18 電路圖](https://gitlab.com/Multimedia-Processing/Digital-Logic-Design/uploads/ce79f3370b910038356d2069d3942181/image.png)

| A   | B   | Ci  | S   | Co    |
| --- | --- | --- | --- | ----- |
| 0   | 0   | 0   | 0   | 0     |
| 0   | 0   | 1   | 1   | 0     |
| 0   | 1   | 0   | 1   | 0     |
| 0   | 1   | 1   | 0   | 1     |
| 1   | 0   | 0   | 1   | 0     |
| 1   | 0   | 1   | 0   | 1     |
| 1   | 1   | 0   | 0   | 1     |
| 1   | 1   | 1   | 1   | 1     |

![2022-11-21 S卡諾圖](https://imgur.com/Eaa4g4K.png)

![2022-11-21 Co卡諾圖](https://imgur.com/vG3NfeX.png)

全加法器具有前級進位、和、進位，而半加法器只具有和、進位。

請使用AND邏輯閘做出來

<details>
<summary>Verilog程式碼 Assign</summary>

```verilog
module full_adder_assign (a, b, ci, s, co);

  input a, b, ci;
  output s, co;

  assign {co,s} = a + b + ci;

endmodule // full_adder_assign

```
</details>

<details>
<summary>Verilog 測試檔案</summary>

```verilog
`timescale 1ns / 1ps

module full_adder_assign_test ();

reg a,b,ci;
wire s, co;

full_adder_assign UUT (a, b, ci, s, co);

initial begin
  {a, b, ci} = 3'b000;
  #100; {a, b, ci} = 3'b001;
  #100; {a, b, ci} = 3'b010;
  #100; {a, b, ci} = 3'b011;
  #100; {a, b, ci} = 3'b100;
  #100; {a, b, ci} = 3'b101;
  #100; {a, b, ci} = 3'b110;
  #100; {a, b, ci} = 3'b111;
end

initial begin
  #900;
  $stop;
end

endmodule // full_adder_assign_test
```
</details>

<details>
<summary>Verilog程式碼 Assign_gate</summary>

```verilog
module full_adder_assign_gate (a, b, ci, s, co);
  input a, b, ci;
  output s, co;
  wire ab, xab, xabci;

  assign xab = a ^ b;
  assign s = xab ^ ci;
  assign xabci = xab & ci;
  assign ab = a & b;
  assign co = xabci | ab;

endmodule // full_adder_assign_gate
```
</details>

<details>
<summary>Verilog 測試檔案</summary>

```verilog
`timescale 1ns/1ps

module full_adder_assign_gate_test ();

reg a, b, ci ;
wire s, co;

full_adder_assign_gate UUT(a, b, ci, s, co);
  
initial begin
  {a, b, ci} = 3'b000;
  #100; {a, b, ci} = 3'b001;
  #100; {a, b, ci} = 3'b010;
  #100; {a, b, ci} = 3'b011;
  #100; {a, b, ci} = 3'b100;
  #100; {a, b, ci} = 3'b101;
  #100; {a, b, ci} = 3'b110;
  #100; {a, b, ci} = 3'b111;
end

initial begin
  #900;
  $stop;
  end
    
endmodule // full_adder_assign_gate_test
```
</details>

<details>
<summary>Verilog程式碼 case</summary>

```verilog
module full_adder_case(a, b, ci, s, co);

input a, b, ci;
output s, co;
reg s,co;

always@ (a or b or ci)
begin
    case({a, b, ci})
    3'b000 :begin 
        s = 0; co = 0; 
    end
    3'b001 :begin 
        s = 1; co = 0; 
    end
    3'b010 :begin 
        s = 1; co = 0; 
    end
    3'b011 :begin 
        s = 0; co = 1; 
    end
    3'b100 :begin 
        s = 1; co = 0; 
    end
    3'b101 :begin 
        s = 0; co = 1; 
    end
    3'b110 :begin 
        s = 0; co = 1; 
    end
    3'b111 :begin 
        s = 1; co = 1; 
    end
    endcase
end

endmodule // full_adder_case
```
</details>

<details>
<summary>Verilog測試檔案</summary>

```verilog
`timescale 1ns / 1ps

module full_adder_case_test ();

reg a,b,ci
wire s, co;

full_adder_case UUT (a, b, ci, s, co);

initial begin
  {a, b, ci} = 3'b000;
  #100; {a, b, ci} = 3'b001;
  #100; {a, b, ci} = 3'b010;
  #100; {a, b, ci} = 3'b011;
  #100; {a, b, ci} = 3'b100;
  #100; {a, b, ci} = 3'b101;
  #100; {a, b, ci} = 3'b110;
  #100; {a, b, ci} = 3'b111;
end

initial begin
  #900;
  $stop;
end

endmodule // full_adder_case_test
```
</details>

<details>
<summary>Verilog程式碼 gate</summary>

```verilog
module full_adder_gate (a, b, ci, s, co);
  input a, b, ci;
  output s, co;
  wire ab, xab, xabci;

  xor(xab,a,b);
  xor(s,xab,ci);
  and(xabci,xab,ci);
  and(ab,a,b);
  or(co,xabci,ab);

endmodule // full_adder_gate
```
</details>

<details>
<summary>Verilog測試檔案</summary>

```verilog
`timescale 1ns / 1ps

module full_adder_gate_test ();

reg a,b,ci;
wire s,co;

full_adder_gate UUT (a, b, ci, s, co);

initial begin
  {a, b, ci} = 3'b000;
  #100; {a, b, ci} = 3'b001;
  #100; {a, b, ci} = 3'b010;
  #100; {a, b, ci} = 3'b011;
  #100; {a, b, ci} = 3'b100;
  #100; {a, b, ci} = 3'b101;
  #100; {a, b, ci} = 3'b110;
  #100; {a, b, ci} = 3'b111;
end

initial begin
  #900;
  $stop;
end

endmodule // full_add_one_test
```
</details>

<details>
<summary>Verilog程式碼 if</summary>

```verilog
module full_adder_if(a, b, ci, s, co);
    input a, b, ci;
    output s, co;
    reg s,co;

    always@(a or b or ci)
    if(a == 0 && b == 0 && ci == 0)begin
        s = 0; co = 0;
    end
    else if(a == 0 && b == 0 && ci == 1)begin
        s = 1; co = 0;
    end
    else if(a == 0 && b == 1 && ci == 0)begin
        s = 1; co = 0;
    end
    else if(a == 0 && b == 1 && ci == 1)begin
        s = 0; co = 1;
    end
    else if(a == 1 && b == 0 && ci == 0)begin
        s = 1; co = 0;
    end
    else if(a == 1 && b == 0 && ci == 1)begin
        s = 0; co = 1;
    end
    else if(a == 1 && b == 1 && ci == 0)begin
        s = 0; co = 1;
    end
    else if(a == 1 && b == 1 && ci == 1)begin
        s = 1; co = 1;
    end

endmodule // full_adder_if
```
</details>

<details>
<summary>Verilog測試檔案</summary>

```verilog
`timescale 1ns / 1ps

module full_adder_if_test ();

reg a,b,ci;
wire s, co;

full_adder_if UUT (a, b, ci, s, co);

initial begin
  {a, b, ci} = 3'b000;
  #100; {a, b, ci} = 3'b001;
  #100; {a, b, ci} = 3'b010;
  #100; {a, b, ci} = 3'b011;
  #100; {a, b, ci} = 3'b100;
  #100; {a, b, ci} = 3'b101;
  #100; {a, b, ci} = 3'b110;
  #100; {a, b, ci} = 3'b111;
end

initial begin
  #900;
  $stop;
end

endmodule // full_adder_if_test
```
</details>

訊號模擬結果：

![2022-11-18 模擬圖](https://imgur.com/I8oQ0d9.png)

使用兩個半加器組成全加器，這樣的作法就有點算是漣波加法器的作法，只是是在1位元就這麼做。
