// Seed: 725491675
module module_0 (
    output wire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    input wor id_7,
    output wire id_8,
    input uwire id_9,
    output tri0 id_10,
    input supply1 id_11,
    input wor id_12
);
  assign id_10 = id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd92,
    parameter id_3 = 32'd72
) (
    output tri0 id_0[1 : 1],
    input tri0 _id_1,
    input tri0 id_2,
    input wand _id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6,
    input uwire id_7,
    input uwire id_8
);
  localparam id_10[id_3 : id_1] = 1'b0;
  logic id_11 = -1;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_4,
      id_8,
      id_5,
      id_2,
      id_6,
      id_6,
      id_0,
      id_4,
      id_0,
      id_5,
      id_5
  );
  assign modCall_1.id_10 = 0;
endmodule
