{
  "module_name": "rt5616.c",
  "hash_id": "7f999a843b434df28e61983dbd7e6904bd65aa192dcb7dc2a4cc469323791dba",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5616.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/moduleparam.h>\n#include <linux/init.h>\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/pm.h>\n#include <linux/i2c.h>\n#include <linux/platform_device.h>\n#include <linux/spi/spi.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n#include <sound/soc-dapm.h>\n#include <sound/initval.h>\n#include <sound/tlv.h>\n\n#include \"rl6231.h\"\n#include \"rt5616.h\"\n\n#define RT5616_PR_RANGE_BASE (0xff + 1)\n#define RT5616_PR_SPACING 0x100\n\n#define RT5616_PR_BASE (RT5616_PR_RANGE_BASE + (0 * RT5616_PR_SPACING))\n\nstatic const struct regmap_range_cfg rt5616_ranges[] = {\n\t{\n\t\t.name = \"PR\",\n\t\t.range_min = RT5616_PR_BASE,\n\t\t.range_max = RT5616_PR_BASE + 0xf8,\n\t\t.selector_reg = RT5616_PRIV_INDEX,\n\t\t.selector_mask = 0xff,\n\t\t.selector_shift = 0x0,\n\t\t.window_start = RT5616_PRIV_DATA,\n\t\t.window_len = 0x1,\n\t},\n};\n\nstatic const struct reg_sequence init_list[] = {\n\t{RT5616_PR_BASE + 0x3d,\t0x3e00},\n\t{RT5616_PR_BASE + 0x25,\t0x6110},\n\t{RT5616_PR_BASE + 0x20,\t0x611f},\n\t{RT5616_PR_BASE + 0x21,\t0x4040},\n\t{RT5616_PR_BASE + 0x23,\t0x0004},\n};\n\n#define RT5616_INIT_REG_LEN ARRAY_SIZE(init_list)\n\nstatic const struct reg_default rt5616_reg[] = {\n\t{ 0x00, 0x0021 },\n\t{ 0x02, 0xc8c8 },\n\t{ 0x03, 0xc8c8 },\n\t{ 0x05, 0x0000 },\n\t{ 0x0d, 0x0000 },\n\t{ 0x0f, 0x0808 },\n\t{ 0x19, 0xafaf },\n\t{ 0x1c, 0x2f2f },\n\t{ 0x1e, 0x0000 },\n\t{ 0x27, 0x7860 },\n\t{ 0x29, 0x8080 },\n\t{ 0x2a, 0x5252 },\n\t{ 0x3b, 0x0000 },\n\t{ 0x3c, 0x006f },\n\t{ 0x3d, 0x0000 },\n\t{ 0x3e, 0x006f },\n\t{ 0x45, 0x6000 },\n\t{ 0x4d, 0x0000 },\n\t{ 0x4e, 0x0000 },\n\t{ 0x4f, 0x0279 },\n\t{ 0x50, 0x0000 },\n\t{ 0x51, 0x0000 },\n\t{ 0x52, 0x0279 },\n\t{ 0x53, 0xf000 },\n\t{ 0x61, 0x0000 },\n\t{ 0x62, 0x0000 },\n\t{ 0x63, 0x00c0 },\n\t{ 0x64, 0x0000 },\n\t{ 0x65, 0x0000 },\n\t{ 0x66, 0x0000 },\n\t{ 0x70, 0x8000 },\n\t{ 0x73, 0x1104 },\n\t{ 0x74, 0x0c00 },\n\t{ 0x80, 0x0000 },\n\t{ 0x81, 0x0000 },\n\t{ 0x82, 0x0000 },\n\t{ 0x8b, 0x0600 },\n\t{ 0x8e, 0x0004 },\n\t{ 0x8f, 0x1100 },\n\t{ 0x90, 0x0000 },\n\t{ 0x91, 0x0c00 },\n\t{ 0x92, 0x0000 },\n\t{ 0x93, 0x2000 },\n\t{ 0x94, 0x0200 },\n\t{ 0x95, 0x0000 },\n\t{ 0xb0, 0x2080 },\n\t{ 0xb1, 0x0000 },\n\t{ 0xb2, 0x0000 },\n\t{ 0xb4, 0x2206 },\n\t{ 0xb5, 0x1f00 },\n\t{ 0xb6, 0x0000 },\n\t{ 0xb7, 0x0000 },\n\t{ 0xbb, 0x0000 },\n\t{ 0xbc, 0x0000 },\n\t{ 0xbd, 0x0000 },\n\t{ 0xbe, 0x0000 },\n\t{ 0xbf, 0x0000 },\n\t{ 0xc0, 0x0100 },\n\t{ 0xc1, 0x0000 },\n\t{ 0xc2, 0x0000 },\n\t{ 0xc8, 0x0000 },\n\t{ 0xc9, 0x0000 },\n\t{ 0xca, 0x0000 },\n\t{ 0xcb, 0x0000 },\n\t{ 0xcc, 0x0000 },\n\t{ 0xcd, 0x0000 },\n\t{ 0xce, 0x0000 },\n\t{ 0xcf, 0x0013 },\n\t{ 0xd0, 0x0680 },\n\t{ 0xd1, 0x1c17 },\n\t{ 0xd3, 0xb320 },\n\t{ 0xd4, 0x0000 },\n\t{ 0xd6, 0x0000 },\n\t{ 0xd7, 0x0000 },\n\t{ 0xd9, 0x0809 },\n\t{ 0xda, 0x0000 },\n\t{ 0xfa, 0x0010 },\n\t{ 0xfb, 0x0000 },\n\t{ 0xfc, 0x0000 },\n\t{ 0xfe, 0x10ec },\n\t{ 0xff, 0x6281 },\n};\n\nstruct rt5616_priv {\n\tstruct snd_soc_component *component;\n\tstruct delayed_work patch_work;\n\tstruct regmap *regmap;\n\tstruct clk *mclk;\n\n\tint sysclk;\n\tint sysclk_src;\n\tint lrck[RT5616_AIFS];\n\tint bclk[RT5616_AIFS];\n\tint master[RT5616_AIFS];\n\n\tint pll_src;\n\tint pll_in;\n\tint pll_out;\n\n};\n\nstatic bool rt5616_volatile_register(struct device *dev, unsigned int reg)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(rt5616_ranges); i++) {\n\t\tif (reg >= rt5616_ranges[i].range_min &&\n\t\t    reg <= rt5616_ranges[i].range_max)\n\t\t\treturn true;\n\t}\n\n\tswitch (reg) {\n\tcase RT5616_RESET:\n\tcase RT5616_PRIV_DATA:\n\tcase RT5616_EQ_CTRL1:\n\tcase RT5616_DRC_AGC_1:\n\tcase RT5616_IRQ_CTRL2:\n\tcase RT5616_INT_IRQ_ST:\n\tcase RT5616_PGM_REG_ARR1:\n\tcase RT5616_PGM_REG_ARR3:\n\tcase RT5616_VENDOR_ID:\n\tcase RT5616_DEVICE_ID:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool rt5616_readable_register(struct device *dev, unsigned int reg)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(rt5616_ranges); i++) {\n\t\tif (reg >= rt5616_ranges[i].range_min &&\n\t\t    reg <= rt5616_ranges[i].range_max)\n\t\t\treturn true;\n\t}\n\n\tswitch (reg) {\n\tcase RT5616_RESET:\n\tcase RT5616_VERSION_ID:\n\tcase RT5616_VENDOR_ID:\n\tcase RT5616_DEVICE_ID:\n\tcase RT5616_HP_VOL:\n\tcase RT5616_LOUT_CTRL1:\n\tcase RT5616_LOUT_CTRL2:\n\tcase RT5616_IN1_IN2:\n\tcase RT5616_INL1_INR1_VOL:\n\tcase RT5616_DAC1_DIG_VOL:\n\tcase RT5616_ADC_DIG_VOL:\n\tcase RT5616_ADC_BST_VOL:\n\tcase RT5616_STO1_ADC_MIXER:\n\tcase RT5616_AD_DA_MIXER:\n\tcase RT5616_STO_DAC_MIXER:\n\tcase RT5616_REC_L1_MIXER:\n\tcase RT5616_REC_L2_MIXER:\n\tcase RT5616_REC_R1_MIXER:\n\tcase RT5616_REC_R2_MIXER:\n\tcase RT5616_HPO_MIXER:\n\tcase RT5616_OUT_L1_MIXER:\n\tcase RT5616_OUT_L2_MIXER:\n\tcase RT5616_OUT_L3_MIXER:\n\tcase RT5616_OUT_R1_MIXER:\n\tcase RT5616_OUT_R2_MIXER:\n\tcase RT5616_OUT_R3_MIXER:\n\tcase RT5616_LOUT_MIXER:\n\tcase RT5616_PWR_DIG1:\n\tcase RT5616_PWR_DIG2:\n\tcase RT5616_PWR_ANLG1:\n\tcase RT5616_PWR_ANLG2:\n\tcase RT5616_PWR_MIXER:\n\tcase RT5616_PWR_VOL:\n\tcase RT5616_PRIV_INDEX:\n\tcase RT5616_PRIV_DATA:\n\tcase RT5616_I2S1_SDP:\n\tcase RT5616_ADDA_CLK1:\n\tcase RT5616_ADDA_CLK2:\n\tcase RT5616_GLB_CLK:\n\tcase RT5616_PLL_CTRL1:\n\tcase RT5616_PLL_CTRL2:\n\tcase RT5616_HP_OVCD:\n\tcase RT5616_DEPOP_M1:\n\tcase RT5616_DEPOP_M2:\n\tcase RT5616_DEPOP_M3:\n\tcase RT5616_CHARGE_PUMP:\n\tcase RT5616_PV_DET_SPK_G:\n\tcase RT5616_MICBIAS:\n\tcase RT5616_A_JD_CTL1:\n\tcase RT5616_A_JD_CTL2:\n\tcase RT5616_EQ_CTRL1:\n\tcase RT5616_EQ_CTRL2:\n\tcase RT5616_WIND_FILTER:\n\tcase RT5616_DRC_AGC_1:\n\tcase RT5616_DRC_AGC_2:\n\tcase RT5616_DRC_AGC_3:\n\tcase RT5616_SVOL_ZC:\n\tcase RT5616_JD_CTRL1:\n\tcase RT5616_JD_CTRL2:\n\tcase RT5616_IRQ_CTRL1:\n\tcase RT5616_IRQ_CTRL2:\n\tcase RT5616_INT_IRQ_ST:\n\tcase RT5616_GPIO_CTRL1:\n\tcase RT5616_GPIO_CTRL2:\n\tcase RT5616_GPIO_CTRL3:\n\tcase RT5616_PGM_REG_ARR1:\n\tcase RT5616_PGM_REG_ARR2:\n\tcase RT5616_PGM_REG_ARR3:\n\tcase RT5616_PGM_REG_ARR4:\n\tcase RT5616_PGM_REG_ARR5:\n\tcase RT5616_SCB_FUNC:\n\tcase RT5616_SCB_CTRL:\n\tcase RT5616_BASE_BACK:\n\tcase RT5616_MP3_PLUS1:\n\tcase RT5616_MP3_PLUS2:\n\tcase RT5616_ADJ_HPF_CTRL1:\n\tcase RT5616_ADJ_HPF_CTRL2:\n\tcase RT5616_HP_CALIB_AMP_DET:\n\tcase RT5616_HP_CALIB2:\n\tcase RT5616_SV_ZCD1:\n\tcase RT5616_SV_ZCD2:\n\tcase RT5616_D_MISC:\n\tcase RT5616_DUMMY2:\n\tcase RT5616_DUMMY3:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic const DECLARE_TLV_DB_SCALE(out_vol_tlv, -4650, 150, 0);\nstatic const DECLARE_TLV_DB_SCALE(dac_vol_tlv, -65625, 375, 0);\nstatic const DECLARE_TLV_DB_SCALE(in_vol_tlv, -3450, 150, 0);\nstatic const DECLARE_TLV_DB_SCALE(adc_vol_tlv, -17625, 375, 0);\nstatic const DECLARE_TLV_DB_SCALE(adc_bst_tlv, 0, 1200, 0);\n\n \nstatic const SNDRV_CTL_TLVD_DECLARE_DB_RANGE(bst_tlv,\n\t0, 0, TLV_DB_SCALE_ITEM(0, 0, 0),\n\t1, 1, TLV_DB_SCALE_ITEM(2000, 0, 0),\n\t2, 2, TLV_DB_SCALE_ITEM(2400, 0, 0),\n\t3, 5, TLV_DB_SCALE_ITEM(3000, 500, 0),\n\t6, 6, TLV_DB_SCALE_ITEM(4400, 0, 0),\n\t7, 7, TLV_DB_SCALE_ITEM(5000, 0, 0),\n\t8, 8, TLV_DB_SCALE_ITEM(5200, 0, 0),\n);\n\nstatic const struct snd_kcontrol_new rt5616_snd_controls[] = {\n\t \n\tSOC_DOUBLE(\"HP Playback Switch\", RT5616_HP_VOL,\n\t\t   RT5616_L_MUTE_SFT, RT5616_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE(\"HPVOL Playback Switch\", RT5616_HP_VOL,\n\t\t   RT5616_VOL_L_SFT, RT5616_VOL_R_SFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"HP Playback Volume\", RT5616_HP_VOL,\n\t\t       RT5616_L_VOL_SFT, RT5616_R_VOL_SFT, 39, 1, out_vol_tlv),\n\t \n\tSOC_DOUBLE(\"OUT Playback Switch\", RT5616_LOUT_CTRL1,\n\t\t   RT5616_L_MUTE_SFT, RT5616_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE(\"OUT Channel Switch\", RT5616_LOUT_CTRL1,\n\t\t   RT5616_VOL_L_SFT, RT5616_VOL_R_SFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"OUT Playback Volume\", RT5616_LOUT_CTRL1,\n\t\t       RT5616_L_VOL_SFT, RT5616_R_VOL_SFT, 39, 1, out_vol_tlv),\n\n\t \n\tSOC_DOUBLE_TLV(\"DAC1 Playback Volume\", RT5616_DAC1_DIG_VOL,\n\t\t       RT5616_L_VOL_SFT, RT5616_R_VOL_SFT,\n\t\t       175, 0, dac_vol_tlv),\n\t \n\tSOC_SINGLE_TLV(\"IN1 Boost Volume\", RT5616_IN1_IN2,\n\t\t       RT5616_BST_SFT1, 8, 0, bst_tlv),\n\tSOC_SINGLE_TLV(\"IN2 Boost Volume\", RT5616_IN1_IN2,\n\t\t       RT5616_BST_SFT2, 8, 0, bst_tlv),\n\t \n\tSOC_DOUBLE_TLV(\"IN Capture Volume\", RT5616_INL1_INR1_VOL,\n\t\t       RT5616_INL_VOL_SFT, RT5616_INR_VOL_SFT,\n\t\t       31, 1, in_vol_tlv),\n\t \n\tSOC_DOUBLE(\"ADC Capture Switch\", RT5616_ADC_DIG_VOL,\n\t\t   RT5616_L_MUTE_SFT, RT5616_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"ADC Capture Volume\", RT5616_ADC_DIG_VOL,\n\t\t       RT5616_L_VOL_SFT, RT5616_R_VOL_SFT,\n\t\t       127, 0, adc_vol_tlv),\n\n\t \n\tSOC_DOUBLE_TLV(\"ADC Boost Volume\", RT5616_ADC_BST_VOL,\n\t\t       RT5616_ADC_L_BST_SFT, RT5616_ADC_R_BST_SFT,\n\t\t       3, 0, adc_bst_tlv),\n};\n\nstatic int is_sys_clk_from_pll(struct snd_soc_dapm_widget *source,\n\t\t\t       struct snd_soc_dapm_widget *sink)\n{\n\tunsigned int val;\n\n\tval = snd_soc_component_read(snd_soc_dapm_to_component(source->dapm), RT5616_GLB_CLK);\n\tval &= RT5616_SCLK_SRC_MASK;\n\tif (val == RT5616_SCLK_SRC_PLL1)\n\t\treturn 1;\n\telse\n\t\treturn 0;\n}\n\n \nstatic const struct snd_kcontrol_new rt5616_sto1_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5616_STO1_ADC_MIXER,\n\t\t\tRT5616_M_STO1_ADC_L1_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5616_sto1_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5616_STO1_ADC_MIXER,\n\t\t\tRT5616_M_STO1_ADC_R1_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5616_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5616_AD_DA_MIXER,\n\t\t\tRT5616_M_ADCMIX_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INF1 Switch\", RT5616_AD_DA_MIXER,\n\t\t\tRT5616_M_IF1_DAC_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5616_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5616_AD_DA_MIXER,\n\t\t\tRT5616_M_ADCMIX_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INF1 Switch\", RT5616_AD_DA_MIXER,\n\t\t\tRT5616_M_IF1_DAC_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5616_sto_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5616_STO_DAC_MIXER,\n\t\t\tRT5616_M_DAC_L1_MIXL_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5616_STO_DAC_MIXER,\n\t\t\tRT5616_M_DAC_R1_MIXL_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5616_sto_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5616_STO_DAC_MIXER,\n\t\t\tRT5616_M_DAC_R1_MIXR_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5616_STO_DAC_MIXER,\n\t\t\tRT5616_M_DAC_L1_MIXR_SFT, 1, 1),\n};\n\n \nstatic const struct snd_kcontrol_new rt5616_rec_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"INL1 Switch\", RT5616_REC_L2_MIXER,\n\t\t\tRT5616_M_IN1_L_RM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5616_REC_L2_MIXER,\n\t\t\tRT5616_M_BST2_RM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5616_REC_L2_MIXER,\n\t\t\tRT5616_M_BST1_RM_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5616_rec_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"INR1 Switch\", RT5616_REC_R2_MIXER,\n\t\t\tRT5616_M_IN1_R_RM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5616_REC_R2_MIXER,\n\t\t\tRT5616_M_BST2_RM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5616_REC_R2_MIXER,\n\t\t\tRT5616_M_BST1_RM_R_SFT, 1, 1),\n};\n\n \n\nstatic const struct snd_kcontrol_new rt5616_out_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5616_OUT_L3_MIXER,\n\t\t\tRT5616_M_BST1_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5616_OUT_L3_MIXER,\n\t\t\tRT5616_M_BST2_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INL1 Switch\", RT5616_OUT_L3_MIXER,\n\t\t\tRT5616_M_IN1_L_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"REC MIXL Switch\", RT5616_OUT_L3_MIXER,\n\t\t\tRT5616_M_RM_L_OM_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5616_OUT_L3_MIXER,\n\t\t\tRT5616_M_DAC_L1_OM_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5616_out_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"BST2 Switch\", RT5616_OUT_R3_MIXER,\n\t\t\tRT5616_M_BST2_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"BST1 Switch\", RT5616_OUT_R3_MIXER,\n\t\t\tRT5616_M_BST1_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"INR1 Switch\", RT5616_OUT_R3_MIXER,\n\t\t\tRT5616_M_IN1_R_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"REC MIXR Switch\", RT5616_OUT_R3_MIXER,\n\t\t\tRT5616_M_RM_R_OM_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5616_OUT_R3_MIXER,\n\t\t\tRT5616_M_DAC_R1_OM_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5616_hpo_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC1 Switch\", RT5616_HPO_MIXER,\n\t\t\tRT5616_M_DAC1_HM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"HPVOL Switch\", RT5616_HPO_MIXER,\n\t\t\tRT5616_M_HPVOL_HM_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5616_lout_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5616_LOUT_MIXER,\n\t\t\tRT5616_M_DAC_L1_LM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5616_LOUT_MIXER,\n\t\t\tRT5616_M_DAC_R1_LM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"OUTVOL L Switch\", RT5616_LOUT_MIXER,\n\t\t\tRT5616_M_OV_L_LM_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"OUTVOL R Switch\", RT5616_LOUT_MIXER,\n\t\t\tRT5616_M_OV_R_LM_SFT, 1, 1),\n};\n\nstatic int rt5616_adc_event(struct snd_soc_dapm_widget *w,\n\t\t\t    struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5616_ADC_DIG_VOL,\n\t\t\t\t    RT5616_L_MUTE | RT5616_R_MUTE, 0);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5616_ADC_DIG_VOL,\n\t\t\t\t    RT5616_L_MUTE | RT5616_R_MUTE,\n\t\t\t\t    RT5616_L_MUTE | RT5616_R_MUTE);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5616_charge_pump_event(struct snd_soc_dapm_widget *w,\n\t\t\t\t    struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M2,\n\t\t\t\t    RT5616_DEPOP_MASK, RT5616_DEPOP_MAN);\n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M1,\n\t\t\t\t    RT5616_HP_CP_MASK | RT5616_HP_SG_MASK |\n\t\t\t\t    RT5616_HP_CB_MASK, RT5616_HP_CP_PU |\n\t\t\t\t    RT5616_HP_SG_DIS | RT5616_HP_CB_PU);\n\t\tsnd_soc_component_write(component, RT5616_PR_BASE +\n\t\t\t      RT5616_HP_DCC_INT1, 0x9f00);\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5616_PWR_ANLG1,\n\t\t\t\t    RT5616_PWR_FV1 | RT5616_PWR_FV2, 0);\n\t\tsnd_soc_component_update_bits(component, RT5616_PWR_VOL,\n\t\t\t\t    RT5616_PWR_HV_L | RT5616_PWR_HV_R,\n\t\t\t\t    RT5616_PWR_HV_L | RT5616_PWR_HV_R);\n\t\tsnd_soc_component_update_bits(component, RT5616_PWR_ANLG1,\n\t\t\t\t    RT5616_PWR_HP_L | RT5616_PWR_HP_R |\n\t\t\t\t    RT5616_PWR_HA, RT5616_PWR_HP_L |\n\t\t\t\t    RT5616_PWR_HP_R | RT5616_PWR_HA);\n\t\tmsleep(50);\n\t\tsnd_soc_component_update_bits(component, RT5616_PWR_ANLG1,\n\t\t\t\t    RT5616_PWR_FV1 | RT5616_PWR_FV2,\n\t\t\t\t    RT5616_PWR_FV1 | RT5616_PWR_FV2);\n\n\t\tsnd_soc_component_update_bits(component, RT5616_CHARGE_PUMP,\n\t\t\t\t    RT5616_PM_HP_MASK, RT5616_PM_HP_HV);\n\t\tsnd_soc_component_update_bits(component, RT5616_PR_BASE +\n\t\t\t\t    RT5616_CHOP_DAC_ADC, 0x0200, 0x0200);\n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M1,\n\t\t\t\t    RT5616_HP_CO_MASK | RT5616_HP_SG_MASK,\n\t\t\t\t    RT5616_HP_CO_EN | RT5616_HP_SG_EN);\n\t\tbreak;\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5616_PR_BASE +\n\t\t\t\t    RT5616_CHOP_DAC_ADC, 0x0200, 0x0);\n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M1,\n\t\t\t\t    RT5616_HP_SG_MASK | RT5616_HP_L_SMT_MASK |\n\t\t\t\t    RT5616_HP_R_SMT_MASK, RT5616_HP_SG_DIS |\n\t\t\t\t    RT5616_HP_L_SMT_DIS | RT5616_HP_R_SMT_DIS);\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M1,\n\t\t\t\t    RT5616_SMT_TRIG_MASK |\n\t\t\t\t    RT5616_HP_CD_PD_MASK | RT5616_HP_CO_MASK |\n\t\t\t\t    RT5616_HP_CP_MASK | RT5616_HP_SG_MASK |\n\t\t\t\t    RT5616_HP_CB_MASK,\n\t\t\t\t    RT5616_SMT_TRIG_DIS | RT5616_HP_CD_PD_EN |\n\t\t\t\t    RT5616_HP_CO_DIS | RT5616_HP_CP_PD |\n\t\t\t\t    RT5616_HP_SG_EN | RT5616_HP_CB_PD);\n\t\tsnd_soc_component_update_bits(component, RT5616_PWR_ANLG1,\n\t\t\t\t    RT5616_PWR_HP_L | RT5616_PWR_HP_R |\n\t\t\t\t    RT5616_PWR_HA, 0);\n\t\tbreak;\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5616_hp_event(struct snd_soc_dapm_widget *w,\n\t\t\t   struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M3,\n\t\t\t\t    RT5616_CP_FQ1_MASK | RT5616_CP_FQ2_MASK |\n\t\t\t\t    RT5616_CP_FQ3_MASK,\n\t\t\t\t    RT5616_CP_FQ_192_KHZ << RT5616_CP_FQ1_SFT |\n\t\t\t\t    RT5616_CP_FQ_12_KHZ << RT5616_CP_FQ2_SFT |\n\t\t\t\t    RT5616_CP_FQ_192_KHZ << RT5616_CP_FQ3_SFT);\n\t\tsnd_soc_component_write(component, RT5616_PR_BASE +\n\t\t\t      RT5616_MAMP_INT_REG2, 0xfc00);\n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M1,\n\t\t\t\t    RT5616_SMT_TRIG_MASK, RT5616_SMT_TRIG_EN);\n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M1,\n\t\t\t\t    RT5616_RSTN_MASK, RT5616_RSTN_EN);\n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M1,\n\t\t\t\t    RT5616_RSTN_MASK | RT5616_HP_L_SMT_MASK |\n\t\t\t\t    RT5616_HP_R_SMT_MASK, RT5616_RSTN_DIS |\n\t\t\t\t    RT5616_HP_L_SMT_EN | RT5616_HP_R_SMT_EN);\n\t\tsnd_soc_component_update_bits(component, RT5616_HP_VOL,\n\t\t\t\t    RT5616_L_MUTE | RT5616_R_MUTE, 0);\n\t\tmsleep(100);\n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M1,\n\t\t\t\t    RT5616_HP_SG_MASK | RT5616_HP_L_SMT_MASK |\n\t\t\t\t    RT5616_HP_R_SMT_MASK, RT5616_HP_SG_DIS |\n\t\t\t\t    RT5616_HP_L_SMT_DIS | RT5616_HP_R_SMT_DIS);\n\t\tmsleep(20);\n\t\tsnd_soc_component_update_bits(component, RT5616_HP_CALIB_AMP_DET,\n\t\t\t\t    RT5616_HPD_PS_MASK, RT5616_HPD_PS_EN);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M3,\n\t\t\t\t    RT5616_CP_FQ1_MASK | RT5616_CP_FQ2_MASK |\n\t\t\t\t    RT5616_CP_FQ3_MASK,\n\t\t\t\t    RT5616_CP_FQ_96_KHZ << RT5616_CP_FQ1_SFT |\n\t\t\t\t    RT5616_CP_FQ_12_KHZ << RT5616_CP_FQ2_SFT |\n\t\t\t\t    RT5616_CP_FQ_96_KHZ << RT5616_CP_FQ3_SFT);\n\t\tsnd_soc_component_write(component, RT5616_PR_BASE +\n\t\t\t      RT5616_MAMP_INT_REG2, 0xfc00);\n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M1,\n\t\t\t\t    RT5616_HP_SG_MASK, RT5616_HP_SG_EN);\n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M1,\n\t\t\t\t    RT5616_RSTP_MASK, RT5616_RSTP_EN);\n\t\tsnd_soc_component_update_bits(component, RT5616_DEPOP_M1,\n\t\t\t\t    RT5616_RSTP_MASK | RT5616_HP_L_SMT_MASK |\n\t\t\t\t    RT5616_HP_R_SMT_MASK, RT5616_RSTP_DIS |\n\t\t\t\t    RT5616_HP_L_SMT_EN | RT5616_HP_R_SMT_EN);\n\t\tsnd_soc_component_update_bits(component, RT5616_HP_CALIB_AMP_DET,\n\t\t\t\t    RT5616_HPD_PS_MASK, RT5616_HPD_PS_DIS);\n\t\tmsleep(90);\n\t\tsnd_soc_component_update_bits(component, RT5616_HP_VOL,\n\t\t\t\t    RT5616_L_MUTE | RT5616_R_MUTE,\n\t\t\t\t    RT5616_L_MUTE | RT5616_R_MUTE);\n\t\tmsleep(30);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5616_lout_event(struct snd_soc_dapm_widget *w,\n\t\t\t     struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5616_PWR_ANLG1,\n\t\t\t\t    RT5616_PWR_LM, RT5616_PWR_LM);\n\t\tsnd_soc_component_update_bits(component, RT5616_LOUT_CTRL1,\n\t\t\t\t    RT5616_L_MUTE | RT5616_R_MUTE, 0);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5616_LOUT_CTRL1,\n\t\t\t\t    RT5616_L_MUTE | RT5616_R_MUTE,\n\t\t\t\t    RT5616_L_MUTE | RT5616_R_MUTE);\n\t\tsnd_soc_component_update_bits(component, RT5616_PWR_ANLG1,\n\t\t\t\t    RT5616_PWR_LM, 0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5616_bst1_event(struct snd_soc_dapm_widget *w,\n\t\t\t     struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5616_PWR_ANLG2,\n\t\t\t\t    RT5616_PWR_BST1_OP2, RT5616_PWR_BST1_OP2);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5616_PWR_ANLG2,\n\t\t\t\t    RT5616_PWR_BST1_OP2, 0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5616_bst2_event(struct snd_soc_dapm_widget *w,\n\t\t\t     struct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5616_PWR_ANLG2,\n\t\t\t\t    RT5616_PWR_BST2_OP2, RT5616_PWR_BST2_OP2);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5616_PWR_ANLG2,\n\t\t\t\t    RT5616_PWR_BST2_OP2, 0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dapm_widget rt5616_dapm_widgets[] = {\n\tSND_SOC_DAPM_SUPPLY(\"PLL1\", RT5616_PWR_ANLG2,\n\t\t\t    RT5616_PWR_PLL_BIT, 0, NULL, 0),\n\t \n\t \n\tSND_SOC_DAPM_SUPPLY(\"LDO\", RT5616_PWR_ANLG1,\n\t\t\t    RT5616_PWR_LDO_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"micbias1\", RT5616_PWR_ANLG2,\n\t\t\t    RT5616_PWR_MB1_BIT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_INPUT(\"MIC1\"),\n\tSND_SOC_DAPM_INPUT(\"MIC2\"),\n\n\tSND_SOC_DAPM_INPUT(\"IN1P\"),\n\tSND_SOC_DAPM_INPUT(\"IN2P\"),\n\tSND_SOC_DAPM_INPUT(\"IN2N\"),\n\n\t \n\tSND_SOC_DAPM_PGA_E(\"BST1\", RT5616_PWR_ANLG2,\n\t\t\t   RT5616_PWR_BST1_BIT, 0, NULL, 0, rt5616_bst1_event,\n\t\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_PGA_E(\"BST2\", RT5616_PWR_ANLG2,\n\t\t\t   RT5616_PWR_BST2_BIT, 0, NULL, 0, rt5616_bst2_event,\n\t\t\t   SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\n\t \n\tSND_SOC_DAPM_PGA(\"INL1 VOL\", RT5616_PWR_VOL,\n\t\t\t RT5616_PWR_IN1_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INR1 VOL\", RT5616_PWR_VOL,\n\t\t\t RT5616_PWR_IN1_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INL2 VOL\", RT5616_PWR_VOL,\n\t\t\t RT5616_PWR_IN2_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INR2 VOL\", RT5616_PWR_VOL,\n\t\t\t RT5616_PWR_IN2_R_BIT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"RECMIXL\", RT5616_PWR_MIXER, RT5616_PWR_RM_L_BIT, 0,\n\t\t\t   rt5616_rec_l_mix, ARRAY_SIZE(rt5616_rec_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"RECMIXR\", RT5616_PWR_MIXER, RT5616_PWR_RM_R_BIT, 0,\n\t\t\t   rt5616_rec_r_mix, ARRAY_SIZE(rt5616_rec_r_mix)),\n\t \n\tSND_SOC_DAPM_ADC_E(\"ADC L\", NULL, RT5616_PWR_DIG1,\n\t\t\t   RT5616_PWR_ADC_L_BIT, 0, rt5616_adc_event,\n\t\t\t   SND_SOC_DAPM_POST_PMD | SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_ADC_E(\"ADC R\", NULL, RT5616_PWR_DIG1,\n\t\t\t   RT5616_PWR_ADC_R_BIT, 0, rt5616_adc_event,\n\t\t\t   SND_SOC_DAPM_POST_PMD | SND_SOC_DAPM_POST_PMU),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"stereo1 filter\", RT5616_PWR_DIG2,\n\t\t\t    RT5616_PWR_ADC_STO1_F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 ADC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5616_sto1_adc_l_mix,\n\t\t\t   ARRAY_SIZE(rt5616_sto1_adc_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 ADC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5616_sto1_adc_r_mix,\n\t\t\t   ARRAY_SIZE(rt5616_sto1_adc_r_mix)),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"I2S1\", RT5616_PWR_DIG1,\n\t\t\t    RT5616_PWR_I2S1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 ADC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\n\t \n\tSND_SOC_DAPM_AIF_IN(\"AIF1RX\", \"AIF1 Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1TX\", \"AIF1 Capture\", 0, SND_SOC_NOPM, 0, 0),\n\n\t \n\tSND_SOC_DAPM_PGA(\"Audio DSP\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\t \n\tSND_SOC_DAPM_MIXER(\"DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5616_dac_l_mix, ARRAY_SIZE(rt5616_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5616_dac_r_mix, ARRAY_SIZE(rt5616_dac_r_mix)),\n\n\tSND_SOC_DAPM_SUPPLY(\"Stero1 DAC Power\", RT5616_PWR_DIG2,\n\t\t\t    RT5616_PWR_DAC_STO1_F_BIT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"Stereo DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5616_sto_dac_l_mix,\n\t\t\t   ARRAY_SIZE(rt5616_sto_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5616_sto_dac_r_mix,\n\t\t\t   ARRAY_SIZE(rt5616_sto_dac_r_mix)),\n\n\t \n\tSND_SOC_DAPM_DAC(\"DAC L1\", NULL, RT5616_PWR_DIG1,\n\t\t\t RT5616_PWR_DAC_L1_BIT, 0),\n\tSND_SOC_DAPM_DAC(\"DAC R1\", NULL, RT5616_PWR_DIG1,\n\t\t\t RT5616_PWR_DAC_R1_BIT, 0),\n\t \n\tSND_SOC_DAPM_MIXER(\"OUT MIXL\", RT5616_PWR_MIXER, RT5616_PWR_OM_L_BIT,\n\t\t\t   0, rt5616_out_l_mix, ARRAY_SIZE(rt5616_out_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"OUT MIXR\", RT5616_PWR_MIXER, RT5616_PWR_OM_R_BIT,\n\t\t\t   0, rt5616_out_r_mix, ARRAY_SIZE(rt5616_out_r_mix)),\n\t \n\tSND_SOC_DAPM_PGA(\"OUTVOL L\", RT5616_PWR_VOL,\n\t\t\t RT5616_PWR_OV_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"OUTVOL R\", RT5616_PWR_VOL,\n\t\t\t RT5616_PWR_OV_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"HPOVOL L\", RT5616_PWR_VOL,\n\t\t\t RT5616_PWR_HV_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"HPOVOL R\", RT5616_PWR_VOL,\n\t\t\t RT5616_PWR_HV_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"DAC 1\", SND_SOC_NOPM,\n\t\t\t 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"DAC 2\", SND_SOC_NOPM,\n\t\t\t 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"HPOVOL\", SND_SOC_NOPM,\n\t\t\t 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INL1\", RT5616_PWR_VOL,\n\t\t\t RT5616_PWR_IN1_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INR1\", RT5616_PWR_VOL,\n\t\t\t RT5616_PWR_IN1_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INL2\", RT5616_PWR_VOL,\n\t\t\t RT5616_PWR_IN2_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"INR2\", RT5616_PWR_VOL,\n\t\t\t RT5616_PWR_IN2_R_BIT, 0, NULL, 0),\n\t \n\tSND_SOC_DAPM_MIXER(\"HPO MIX\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5616_hpo_mix, ARRAY_SIZE(rt5616_hpo_mix)),\n\tSND_SOC_DAPM_MIXER(\"LOUT MIX\", SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5616_lout_mix, ARRAY_SIZE(rt5616_lout_mix)),\n\n\tSND_SOC_DAPM_PGA_S(\"HP amp\", 1, SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5616_hp_event, SND_SOC_DAPM_PRE_PMD |\n\t\t\t   SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_PGA_S(\"LOUT amp\", 1, SND_SOC_NOPM, 0, 0,\n\t\t\t   rt5616_lout_event, SND_SOC_DAPM_PRE_PMD |\n\t\t\t   SND_SOC_DAPM_POST_PMU),\n\n\tSND_SOC_DAPM_SUPPLY_S(\"Charge Pump\", 1, SND_SOC_NOPM, 0, 0,\n\t\t\t      rt5616_charge_pump_event, SND_SOC_DAPM_POST_PMU |\n\t\t\t      SND_SOC_DAPM_PRE_PMD),\n\n\t \n\tSND_SOC_DAPM_OUTPUT(\"HPOL\"),\n\tSND_SOC_DAPM_OUTPUT(\"HPOR\"),\n\tSND_SOC_DAPM_OUTPUT(\"LOUTL\"),\n\tSND_SOC_DAPM_OUTPUT(\"LOUTR\"),\n};\n\nstatic const struct snd_soc_dapm_route rt5616_dapm_routes[] = {\n\t{\"IN1P\", NULL, \"LDO\"},\n\t{\"IN2P\", NULL, \"LDO\"},\n\n\t{\"IN1P\", NULL, \"MIC1\"},\n\t{\"IN2P\", NULL, \"MIC2\"},\n\t{\"IN2N\", NULL, \"MIC2\"},\n\n\t{\"BST1\", NULL, \"IN1P\"},\n\t{\"BST2\", NULL, \"IN2P\"},\n\t{\"BST2\", NULL, \"IN2N\"},\n\t{\"BST1\", NULL, \"micbias1\"},\n\t{\"BST2\", NULL, \"micbias1\"},\n\n\t{\"INL1 VOL\", NULL, \"IN2P\"},\n\t{\"INR1 VOL\", NULL, \"IN2N\"},\n\n\t{\"RECMIXL\", \"INL1 Switch\", \"INL1 VOL\"},\n\t{\"RECMIXL\", \"BST2 Switch\", \"BST2\"},\n\t{\"RECMIXL\", \"BST1 Switch\", \"BST1\"},\n\n\t{\"RECMIXR\", \"INR1 Switch\", \"INR1 VOL\"},\n\t{\"RECMIXR\", \"BST2 Switch\", \"BST2\"},\n\t{\"RECMIXR\", \"BST1 Switch\", \"BST1\"},\n\n\t{\"ADC L\", NULL, \"RECMIXL\"},\n\t{\"ADC R\", NULL, \"RECMIXR\"},\n\n\t{\"Stereo1 ADC MIXL\", \"ADC1 Switch\", \"ADC L\"},\n\t{\"Stereo1 ADC MIXL\", NULL, \"stereo1 filter\"},\n\t{\"stereo1 filter\", NULL, \"PLL1\", is_sys_clk_from_pll},\n\n\t{\"Stereo1 ADC MIXR\", \"ADC1 Switch\", \"ADC R\"},\n\t{\"Stereo1 ADC MIXR\", NULL, \"stereo1 filter\"},\n\t{\"stereo1 filter\", NULL, \"PLL1\", is_sys_clk_from_pll},\n\n\t{\"IF1 ADC1\", NULL, \"Stereo1 ADC MIXL\"},\n\t{\"IF1 ADC1\", NULL, \"Stereo1 ADC MIXR\"},\n\t{\"IF1 ADC1\", NULL, \"I2S1\"},\n\n\t{\"AIF1TX\", NULL, \"IF1 ADC1\"},\n\n\t{\"IF1 DAC\", NULL, \"AIF1RX\"},\n\t{\"IF1 DAC\", NULL, \"I2S1\"},\n\n\t{\"IF1 DAC1 L\", NULL, \"IF1 DAC\"},\n\t{\"IF1 DAC1 R\", NULL, \"IF1 DAC\"},\n\n\t{\"DAC MIXL\", \"Stereo ADC Switch\", \"Stereo1 ADC MIXL\"},\n\t{\"DAC MIXL\", \"INF1 Switch\", \"IF1 DAC1 L\"},\n\t{\"DAC MIXR\", \"Stereo ADC Switch\", \"Stereo1 ADC MIXR\"},\n\t{\"DAC MIXR\", \"INF1 Switch\", \"IF1 DAC1 R\"},\n\n\t{\"Audio DSP\", NULL, \"DAC MIXL\"},\n\t{\"Audio DSP\", NULL, \"DAC MIXR\"},\n\n\t{\"Stereo DAC MIXL\", \"DAC L1 Switch\", \"Audio DSP\"},\n\t{\"Stereo DAC MIXL\", \"DAC R1 Switch\", \"DAC MIXR\"},\n\t{\"Stereo DAC MIXL\", NULL, \"Stero1 DAC Power\"},\n\t{\"Stereo DAC MIXR\", \"DAC R1 Switch\", \"Audio DSP\"},\n\t{\"Stereo DAC MIXR\", \"DAC L1 Switch\", \"DAC MIXL\"},\n\t{\"Stereo DAC MIXR\", NULL, \"Stero1 DAC Power\"},\n\n\t{\"DAC L1\", NULL, \"Stereo DAC MIXL\"},\n\t{\"DAC L1\", NULL, \"PLL1\", is_sys_clk_from_pll},\n\t{\"DAC R1\", NULL, \"Stereo DAC MIXR\"},\n\t{\"DAC R1\", NULL, \"PLL1\", is_sys_clk_from_pll},\n\n\t{\"OUT MIXL\", \"BST1 Switch\", \"BST1\"},\n\t{\"OUT MIXL\", \"BST2 Switch\", \"BST2\"},\n\t{\"OUT MIXL\", \"INL1 Switch\", \"INL1 VOL\"},\n\t{\"OUT MIXL\", \"REC MIXL Switch\", \"RECMIXL\"},\n\t{\"OUT MIXL\", \"DAC L1 Switch\", \"DAC L1\"},\n\n\t{\"OUT MIXR\", \"BST2 Switch\", \"BST2\"},\n\t{\"OUT MIXR\", \"BST1 Switch\", \"BST1\"},\n\t{\"OUT MIXR\", \"INR1 Switch\", \"INR1 VOL\"},\n\t{\"OUT MIXR\", \"REC MIXR Switch\", \"RECMIXR\"},\n\t{\"OUT MIXR\", \"DAC R1 Switch\", \"DAC R1\"},\n\n\t{\"HPOVOL L\", NULL, \"OUT MIXL\"},\n\t{\"HPOVOL R\", NULL, \"OUT MIXR\"},\n\t{\"OUTVOL L\", NULL, \"OUT MIXL\"},\n\t{\"OUTVOL R\", NULL, \"OUT MIXR\"},\n\n\t{\"DAC 1\", NULL, \"DAC L1\"},\n\t{\"DAC 1\", NULL, \"DAC R1\"},\n\t{\"HPOVOL\", NULL, \"HPOVOL L\"},\n\t{\"HPOVOL\", NULL, \"HPOVOL R\"},\n\t{\"HPO MIX\", \"DAC1 Switch\", \"DAC 1\"},\n\t{\"HPO MIX\", \"HPVOL Switch\", \"HPOVOL\"},\n\n\t{\"LOUT MIX\", \"DAC L1 Switch\", \"DAC L1\"},\n\t{\"LOUT MIX\", \"DAC R1 Switch\", \"DAC R1\"},\n\t{\"LOUT MIX\", \"OUTVOL L Switch\", \"OUTVOL L\"},\n\t{\"LOUT MIX\", \"OUTVOL R Switch\", \"OUTVOL R\"},\n\n\t{\"HP amp\", NULL, \"HPO MIX\"},\n\t{\"HP amp\", NULL, \"Charge Pump\"},\n\t{\"HPOL\", NULL, \"HP amp\"},\n\t{\"HPOR\", NULL, \"HP amp\"},\n\n\t{\"LOUT amp\", NULL, \"LOUT MIX\"},\n\t{\"LOUT amp\", NULL, \"Charge Pump\"},\n\t{\"LOUTL\", NULL, \"LOUT amp\"},\n\t{\"LOUTR\", NULL, \"LOUT amp\"},\n\n};\n\nstatic int rt5616_hw_params(struct snd_pcm_substream *substream,\n\t\t\t    struct snd_pcm_hw_params *params,\n\t\t\t    struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5616_priv *rt5616 = snd_soc_component_get_drvdata(component);\n\tunsigned int val_len = 0, val_clk, mask_clk;\n\tint pre_div, bclk_ms, frame_size;\n\n\trt5616->lrck[dai->id] = params_rate(params);\n\n\tpre_div = rl6231_get_clk_info(rt5616->sysclk, rt5616->lrck[dai->id]);\n\n\tif (pre_div < 0) {\n\t\tdev_err(component->dev, \"Unsupported clock setting\\n\");\n\t\treturn -EINVAL;\n\t}\n\tframe_size = snd_soc_params_to_frame_size(params);\n\tif (frame_size < 0) {\n\t\tdev_err(component->dev, \"Unsupported frame size: %d\\n\", frame_size);\n\t\treturn -EINVAL;\n\t}\n\tbclk_ms = frame_size > 32 ? 1 : 0;\n\trt5616->bclk[dai->id] = rt5616->lrck[dai->id] * (32 << bclk_ms);\n\n\tdev_dbg(dai->dev, \"bclk is %dHz and lrck is %dHz\\n\",\n\t\trt5616->bclk[dai->id], rt5616->lrck[dai->id]);\n\tdev_dbg(dai->dev, \"bclk_ms is %d and pre_div is %d for iis %d\\n\",\n\t\tbclk_ms, pre_div, dai->id);\n\n\tswitch (params_format(params)) {\n\tcase SNDRV_PCM_FORMAT_S16_LE:\n\t\tbreak;\n\tcase SNDRV_PCM_FORMAT_S20_3LE:\n\t\tval_len |= RT5616_I2S_DL_20;\n\t\tbreak;\n\tcase SNDRV_PCM_FORMAT_S24_LE:\n\t\tval_len |= RT5616_I2S_DL_24;\n\t\tbreak;\n\tcase SNDRV_PCM_FORMAT_S8:\n\t\tval_len |= RT5616_I2S_DL_8;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tmask_clk = RT5616_I2S_PD1_MASK;\n\tval_clk = pre_div << RT5616_I2S_PD1_SFT;\n\tsnd_soc_component_update_bits(component, RT5616_I2S1_SDP,\n\t\t\t    RT5616_I2S_DL_MASK, val_len);\n\tsnd_soc_component_update_bits(component, RT5616_ADDA_CLK1, mask_clk, val_clk);\n\n\treturn 0;\n}\n\nstatic int rt5616_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5616_priv *rt5616 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0;\n\n\tswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\n\tcase SND_SOC_DAIFMT_CBM_CFM:\n\t\trt5616->master[dai->id] = 1;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_CBS_CFS:\n\t\treg_val |= RT5616_I2S_MS_S;\n\t\trt5616->master[dai->id] = 0;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\tcase SND_SOC_DAIFMT_NB_NF:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_NF:\n\t\treg_val |= RT5616_I2S_BP_INV;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_I2S:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\treg_val |= RT5616_I2S_DF_LEFT;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\treg_val |= RT5616_I2S_DF_PCM_A;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\treg_val |= RT5616_I2S_DF_PCM_B;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5616_I2S1_SDP,\n\t\t\t    RT5616_I2S_MS_MASK | RT5616_I2S_BP_MASK |\n\t\t\t    RT5616_I2S_DF_MASK, reg_val);\n\n\treturn 0;\n}\n\nstatic int rt5616_set_dai_sysclk(struct snd_soc_dai *dai,\n\t\t\t\t int clk_id, unsigned int freq, int dir)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5616_priv *rt5616 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0;\n\n\tif (freq == rt5616->sysclk && clk_id == rt5616->sysclk_src)\n\t\treturn 0;\n\n\tswitch (clk_id) {\n\tcase RT5616_SCLK_S_MCLK:\n\t\treg_val |= RT5616_SCLK_SRC_MCLK;\n\t\tbreak;\n\tcase RT5616_SCLK_S_PLL1:\n\t\treg_val |= RT5616_SCLK_SRC_PLL1;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid clock id (%d)\\n\", clk_id);\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5616_GLB_CLK,\n\t\t\t    RT5616_SCLK_SRC_MASK, reg_val);\n\trt5616->sysclk = freq;\n\trt5616->sysclk_src = clk_id;\n\n\tdev_dbg(dai->dev, \"Sysclk is %dHz and clock id is %d\\n\", freq, clk_id);\n\n\treturn 0;\n}\n\nstatic int rt5616_set_dai_pll(struct snd_soc_dai *dai, int pll_id, int source,\n\t\t\t      unsigned int freq_in, unsigned int freq_out)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5616_priv *rt5616 = snd_soc_component_get_drvdata(component);\n\tstruct rl6231_pll_code pll_code;\n\tint ret;\n\n\tif (source == rt5616->pll_src && freq_in == rt5616->pll_in &&\n\t    freq_out == rt5616->pll_out)\n\t\treturn 0;\n\n\tif (!freq_in || !freq_out) {\n\t\tdev_dbg(component->dev, \"PLL disabled\\n\");\n\n\t\trt5616->pll_in = 0;\n\t\trt5616->pll_out = 0;\n\t\tsnd_soc_component_update_bits(component, RT5616_GLB_CLK,\n\t\t\t\t    RT5616_SCLK_SRC_MASK,\n\t\t\t\t    RT5616_SCLK_SRC_MCLK);\n\t\treturn 0;\n\t}\n\n\tswitch (source) {\n\tcase RT5616_PLL1_S_MCLK:\n\t\tsnd_soc_component_update_bits(component, RT5616_GLB_CLK,\n\t\t\t\t    RT5616_PLL1_SRC_MASK,\n\t\t\t\t    RT5616_PLL1_SRC_MCLK);\n\t\tbreak;\n\tcase RT5616_PLL1_S_BCLK1:\n\tcase RT5616_PLL1_S_BCLK2:\n\t\tsnd_soc_component_update_bits(component, RT5616_GLB_CLK,\n\t\t\t\t    RT5616_PLL1_SRC_MASK,\n\t\t\t\t    RT5616_PLL1_SRC_BCLK1);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Unknown PLL source %d\\n\", source);\n\t\treturn -EINVAL;\n\t}\n\n\tret = rl6231_pll_calc(freq_in, freq_out, &pll_code);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Unsupported input clock %d\\n\", freq_in);\n\t\treturn ret;\n\t}\n\n\tdev_dbg(component->dev, \"bypass=%d m=%d n=%d k=%d\\n\",\n\t\tpll_code.m_bp, (pll_code.m_bp ? 0 : pll_code.m_code),\n\t\tpll_code.n_code, pll_code.k_code);\n\n\tsnd_soc_component_write(component, RT5616_PLL_CTRL1,\n\t\t      pll_code.n_code << RT5616_PLL_N_SFT | pll_code.k_code);\n\tsnd_soc_component_write(component, RT5616_PLL_CTRL2,\n\t\t      (pll_code.m_bp ? 0 : pll_code.m_code) <<\n\t\t      RT5616_PLL_M_SFT |\n\t\t      pll_code.m_bp << RT5616_PLL_M_BP_SFT);\n\n\trt5616->pll_in = freq_in;\n\trt5616->pll_out = freq_out;\n\trt5616->pll_src = source;\n\n\treturn 0;\n}\n\nstatic int rt5616_set_bias_level(struct snd_soc_component *component,\n\t\t\t\t enum snd_soc_bias_level level)\n{\n\tstruct rt5616_priv *rt5616 = snd_soc_component_get_drvdata(component);\n\tint ret;\n\n\tswitch (level) {\n\n\tcase SND_SOC_BIAS_ON:\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_PREPARE:\n\t\t \n\t\tif (IS_ERR(rt5616->mclk))\n\t\t\tbreak;\n\n\t\tif (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_ON) {\n\t\t\tclk_disable_unprepare(rt5616->mclk);\n\t\t} else {\n\t\t\tret = clk_prepare_enable(rt5616->mclk);\n\t\t\tif (ret)\n\t\t\t\treturn ret;\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_STANDBY:\n\t\tif (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_OFF) {\n\t\t\tsnd_soc_component_update_bits(component, RT5616_PWR_ANLG1,\n\t\t\t\t\t    RT5616_PWR_VREF1 | RT5616_PWR_MB |\n\t\t\t\t\t    RT5616_PWR_BG | RT5616_PWR_VREF2,\n\t\t\t\t\t    RT5616_PWR_VREF1 | RT5616_PWR_MB |\n\t\t\t\t\t    RT5616_PWR_BG | RT5616_PWR_VREF2);\n\t\t\tmdelay(10);\n\t\t\tsnd_soc_component_update_bits(component, RT5616_PWR_ANLG1,\n\t\t\t\t\t    RT5616_PWR_FV1 | RT5616_PWR_FV2,\n\t\t\t\t\t    RT5616_PWR_FV1 | RT5616_PWR_FV2);\n\t\t\tsnd_soc_component_update_bits(component, RT5616_D_MISC,\n\t\t\t\t\t    RT5616_D_GATE_EN,\n\t\t\t\t\t    RT5616_D_GATE_EN);\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_OFF:\n\t\tsnd_soc_component_update_bits(component, RT5616_D_MISC, RT5616_D_GATE_EN, 0);\n\t\tsnd_soc_component_write(component, RT5616_PWR_DIG1, 0x0000);\n\t\tsnd_soc_component_write(component, RT5616_PWR_DIG2, 0x0000);\n\t\tsnd_soc_component_write(component, RT5616_PWR_VOL, 0x0000);\n\t\tsnd_soc_component_write(component, RT5616_PWR_MIXER, 0x0000);\n\t\tsnd_soc_component_write(component, RT5616_PWR_ANLG1, 0x0000);\n\t\tsnd_soc_component_write(component, RT5616_PWR_ANLG2, 0x0000);\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5616_probe(struct snd_soc_component *component)\n{\n\tstruct rt5616_priv *rt5616 = snd_soc_component_get_drvdata(component);\n\n\t \n\trt5616->mclk = devm_clk_get(component->dev, \"mclk\");\n\tif (PTR_ERR(rt5616->mclk) == -EPROBE_DEFER)\n\t\treturn -EPROBE_DEFER;\n\n\trt5616->component = component;\n\n\treturn 0;\n}\n\n#ifdef CONFIG_PM\nstatic int rt5616_suspend(struct snd_soc_component *component)\n{\n\tstruct rt5616_priv *rt5616 = snd_soc_component_get_drvdata(component);\n\n\tregcache_cache_only(rt5616->regmap, true);\n\tregcache_mark_dirty(rt5616->regmap);\n\n\treturn 0;\n}\n\nstatic int rt5616_resume(struct snd_soc_component *component)\n{\n\tstruct rt5616_priv *rt5616 = snd_soc_component_get_drvdata(component);\n\n\tregcache_cache_only(rt5616->regmap, false);\n\tregcache_sync(rt5616->regmap);\n\treturn 0;\n}\n#else\n#define rt5616_suspend NULL\n#define rt5616_resume NULL\n#endif\n\n#define RT5616_STEREO_RATES SNDRV_PCM_RATE_8000_192000\n#define RT5616_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \\\n\t\t\tSNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S8)\n\nstatic const struct snd_soc_dai_ops rt5616_aif_dai_ops = {\n\t.hw_params = rt5616_hw_params,\n\t.set_fmt = rt5616_set_dai_fmt,\n\t.set_sysclk = rt5616_set_dai_sysclk,\n\t.set_pll = rt5616_set_dai_pll,\n};\n\nstatic struct snd_soc_dai_driver rt5616_dai[] = {\n\t{\n\t\t.name = \"rt5616-aif1\",\n\t\t.id = RT5616_AIF1,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF1 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5616_STEREO_RATES,\n\t\t\t.formats = RT5616_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF1 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5616_STEREO_RATES,\n\t\t\t.formats = RT5616_FORMATS,\n\t\t},\n\t\t.ops = &rt5616_aif_dai_ops,\n\t},\n};\n\nstatic const struct snd_soc_component_driver soc_component_dev_rt5616 = {\n\t.probe\t\t\t= rt5616_probe,\n\t.suspend\t\t= rt5616_suspend,\n\t.resume\t\t\t= rt5616_resume,\n\t.set_bias_level\t\t= rt5616_set_bias_level,\n\t.controls\t\t= rt5616_snd_controls,\n\t.num_controls\t\t= ARRAY_SIZE(rt5616_snd_controls),\n\t.dapm_widgets\t\t= rt5616_dapm_widgets,\n\t.num_dapm_widgets\t= ARRAY_SIZE(rt5616_dapm_widgets),\n\t.dapm_routes\t\t= rt5616_dapm_routes,\n\t.num_dapm_routes\t= ARRAY_SIZE(rt5616_dapm_routes),\n\t.use_pmdown_time\t= 1,\n\t.endianness\t\t= 1,\n};\n\nstatic const struct regmap_config rt5616_regmap = {\n\t.reg_bits = 8,\n\t.val_bits = 16,\n\t.use_single_read = true,\n\t.use_single_write = true,\n\t.max_register = RT5616_DEVICE_ID + 1 + (ARRAY_SIZE(rt5616_ranges) *\n\t\t\t\t\t       RT5616_PR_SPACING),\n\t.volatile_reg = rt5616_volatile_register,\n\t.readable_reg = rt5616_readable_register,\n\t.cache_type = REGCACHE_MAPLE,\n\t.reg_defaults = rt5616_reg,\n\t.num_reg_defaults = ARRAY_SIZE(rt5616_reg),\n\t.ranges = rt5616_ranges,\n\t.num_ranges = ARRAY_SIZE(rt5616_ranges),\n};\n\nstatic const struct i2c_device_id rt5616_i2c_id[] = {\n\t{ \"rt5616\", 0 },\n\t{ }\n};\nMODULE_DEVICE_TABLE(i2c, rt5616_i2c_id);\n\n#if defined(CONFIG_OF)\nstatic const struct of_device_id rt5616_of_match[] = {\n\t{ .compatible = \"realtek,rt5616\", },\n\t{},\n};\nMODULE_DEVICE_TABLE(of, rt5616_of_match);\n#endif\n\nstatic int rt5616_i2c_probe(struct i2c_client *i2c)\n{\n\tstruct rt5616_priv *rt5616;\n\tunsigned int val;\n\tint ret;\n\n\trt5616 = devm_kzalloc(&i2c->dev, sizeof(struct rt5616_priv),\n\t\t\t      GFP_KERNEL);\n\tif (!rt5616)\n\t\treturn -ENOMEM;\n\n\ti2c_set_clientdata(i2c, rt5616);\n\n\trt5616->regmap = devm_regmap_init_i2c(i2c, &rt5616_regmap);\n\tif (IS_ERR(rt5616->regmap)) {\n\t\tret = PTR_ERR(rt5616->regmap);\n\t\tdev_err(&i2c->dev, \"Failed to allocate register map: %d\\n\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\tregmap_read(rt5616->regmap, RT5616_DEVICE_ID, &val);\n\tif (val != 0x6281) {\n\t\tdev_err(&i2c->dev,\n\t\t\t\"Device with ID register %#x is not rt5616\\n\",\n\t\t\tval);\n\t\treturn -ENODEV;\n\t}\n\tregmap_write(rt5616->regmap, RT5616_RESET, 0);\n\tregmap_update_bits(rt5616->regmap, RT5616_PWR_ANLG1,\n\t\t\t   RT5616_PWR_VREF1 | RT5616_PWR_MB |\n\t\t\t   RT5616_PWR_BG | RT5616_PWR_VREF2,\n\t\t\t   RT5616_PWR_VREF1 | RT5616_PWR_MB |\n\t\t\t   RT5616_PWR_BG | RT5616_PWR_VREF2);\n\tmdelay(10);\n\tregmap_update_bits(rt5616->regmap, RT5616_PWR_ANLG1,\n\t\t\t   RT5616_PWR_FV1 | RT5616_PWR_FV2,\n\t\t\t   RT5616_PWR_FV1 | RT5616_PWR_FV2);\n\n\tret = regmap_register_patch(rt5616->regmap, init_list,\n\t\t\t\t    ARRAY_SIZE(init_list));\n\tif (ret != 0)\n\t\tdev_warn(&i2c->dev, \"Failed to apply regmap patch: %d\\n\", ret);\n\n\tregmap_update_bits(rt5616->regmap, RT5616_PWR_ANLG1,\n\t\t\t   RT5616_PWR_LDO_DVO_MASK, RT5616_PWR_LDO_DVO_1_2V);\n\n\treturn devm_snd_soc_register_component(&i2c->dev,\n\t\t\t\t      &soc_component_dev_rt5616,\n\t\t\t\t      rt5616_dai, ARRAY_SIZE(rt5616_dai));\n}\n\nstatic void rt5616_i2c_remove(struct i2c_client *i2c)\n{}\n\nstatic void rt5616_i2c_shutdown(struct i2c_client *client)\n{\n\tstruct rt5616_priv *rt5616 = i2c_get_clientdata(client);\n\n\tregmap_write(rt5616->regmap, RT5616_HP_VOL, 0xc8c8);\n\tregmap_write(rt5616->regmap, RT5616_LOUT_CTRL1, 0xc8c8);\n}\n\nstatic struct i2c_driver rt5616_i2c_driver = {\n\t.driver = {\n\t\t.name = \"rt5616\",\n\t\t.of_match_table = of_match_ptr(rt5616_of_match),\n\t},\n\t.probe = rt5616_i2c_probe,\n\t.remove = rt5616_i2c_remove,\n\t.shutdown = rt5616_i2c_shutdown,\n\t.id_table = rt5616_i2c_id,\n};\nmodule_i2c_driver(rt5616_i2c_driver);\n\nMODULE_DESCRIPTION(\"ASoC RT5616 driver\");\nMODULE_AUTHOR(\"Bard Liao <bardliao@realtek.com>\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}