# system info mysystem on 2016.02.10.15:44:01
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1455147805
#
#
# Files generated for mysystem on 2016.02.10.15:44:01
files:
filepath,kind,attributes,module,is_top
simulation/mysystem.v,VERILOG,,mysystem,true
simulation/submodules/mysystem_SDRAM.v,VERILOG,,mysystem_SDRAM,false
simulation/submodules/mysystem_SDRAM_test_component.v,VERILOG,,mysystem_SDRAM,false
simulation/submodules/mysystem_done_bit_to_hps.v,VERILOG,,mysystem_done_bit_to_hps,false
simulation/submodules/mysystem_hps_0.v,VERILOG,,mysystem_hps_0,false
simulation/submodules/mysystem_jtag_uart_0.v,VERILOG,,mysystem_jtag_uart_0,false
simulation/submodules/mysystem_length_from_hps.v,VERILOG,,mysystem_length_from_hps,false
simulation/submodules/mysystem_onchip_memory2_0.v,VERILOG,,mysystem_onchip_memory2_0,false
simulation/submodules/mysystem_onchip_memory2_0.hex,HEX,,mysystem_onchip_memory2_0,false
simulation/submodules/mysystem_ready_bit_from_hps.v,VERILOG,,mysystem_ready_bit_from_hps,false
simulation/submodules/sdram_master.v,VERILOG,,sdram_master,false
simulation/submodules/mysystem_sys_clk.v,VERILOG,,mysystem_sys_clk,false
simulation/submodules/mysystem_mm_interconnect_0.v,VERILOG,,mysystem_mm_interconnect_0,false
simulation/submodules/mysystem_mm_interconnect_1.v,VERILOG,,mysystem_mm_interconnect_1,false
simulation/submodules/mysystem_irq_mapper.sv,SYSTEM_VERILOG,,mysystem_irq_mapper,false
simulation/submodules/mysystem_irq_mapper_001.sv,SYSTEM_VERILOG,,mysystem_irq_mapper_001,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,mysystem_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,mysystem_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,mysystem_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
simulation/submodules/mysystem_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,mysystem_hps_0_fpga_interfaces,false
simulation/submodules/mysystem_hps_0_hps_io.v,VERILOG,,mysystem_hps_0_hps_io,false
simulation/submodules/mysystem_sys_clk_sys_pll.vo,VERILOG,,mysystem_sys_clk_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/mysystem_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_router,false
simulation/submodules/mysystem_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_router_002,false
simulation/submodules/mysystem_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_router_003,false
simulation/submodules/mysystem_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/mysystem_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_demux,false
simulation/submodules/mysystem_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_mux,false
simulation/submodules/mysystem_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/mysystem_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/mysystem_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_demux,false
simulation/submodules/mysystem_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_mux,false
simulation/submodules/mysystem_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/mysystem_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,mysystem_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,mysystem_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/mysystem_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_router,false
simulation/submodules/mysystem_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_router_002,false
simulation/submodules/mysystem_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_cmd_mux,false
simulation/submodules/mysystem_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_cmd_mux,false
simulation/submodules/mysystem_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_rsp_mux,false
simulation/submodules/mysystem_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_1_rsp_mux,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,mysystem_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,mysystem_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,mysystem_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,mysystem_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,mysystem_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,mysystem_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,mysystem_hps_0_hps_io_border,false
simulation/submodules/mysystem_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,mysystem_hps_0_hps_io_border,false
simulation/submodules/mysystem_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,mysystem_hps_0_hps_io_border,false
simulation/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
mysystem.SDRAM,mysystem_SDRAM
mysystem.done_bit_to_hps,mysystem_done_bit_to_hps
mysystem.hps_0,mysystem_hps_0
mysystem.hps_0.fpga_interfaces,mysystem_hps_0_fpga_interfaces
mysystem.hps_0.hps_io,mysystem_hps_0_hps_io
mysystem.hps_0.hps_io.border,mysystem_hps_0_hps_io_border
mysystem.jtag_uart_0,mysystem_jtag_uart_0
mysystem.length_from_hps,mysystem_length_from_hps
mysystem.onchip_memory2_0,mysystem_onchip_memory2_0
mysystem.ready_bit_from_hps,mysystem_ready_bit_from_hps
mysystem.sdram_master_0,sdram_master
mysystem.sys_clk,mysystem_sys_clk
mysystem.sys_clk.sys_pll,mysystem_sys_clk_sys_pll
mysystem.sys_clk.reset_from_locked,altera_up_avalon_reset_from_locked_signal
mysystem.mm_interconnect_0,mysystem_mm_interconnect_0
mysystem.mm_interconnect_0.sdram_master_0_avalon_master_translator,altera_merlin_master_translator
mysystem.mm_interconnect_0.SDRAM_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_0.hps_0_h2f_axi_master_agent,altera_merlin_axi_master_ni
mysystem.mm_interconnect_0.sdram_master_0_avalon_master_agent,altera_merlin_master_agent
mysystem.mm_interconnect_0.SDRAM_s1_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_0.SDRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.SDRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.onchip_memory2_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_0.router,mysystem_mm_interconnect_0_router
mysystem.mm_interconnect_0.router_001,mysystem_mm_interconnect_0_router
mysystem.mm_interconnect_0.router_002,mysystem_mm_interconnect_0_router_002
mysystem.mm_interconnect_0.router_003,mysystem_mm_interconnect_0_router_003
mysystem.mm_interconnect_0.router_004,mysystem_mm_interconnect_0_router_004
mysystem.mm_interconnect_0.hps_0_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
mysystem.mm_interconnect_0.hps_0_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
mysystem.mm_interconnect_0.SDRAM_s1_burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_0.cmd_demux,mysystem_mm_interconnect_0_cmd_demux
mysystem.mm_interconnect_0.cmd_demux_001,mysystem_mm_interconnect_0_cmd_demux
mysystem.mm_interconnect_0.cmd_demux_002,mysystem_mm_interconnect_0_cmd_demux_002
mysystem.mm_interconnect_0.cmd_mux,mysystem_mm_interconnect_0_cmd_mux
mysystem.mm_interconnect_0.cmd_mux_001,mysystem_mm_interconnect_0_cmd_mux_001
mysystem.mm_interconnect_0.rsp_demux,mysystem_mm_interconnect_0_rsp_demux
mysystem.mm_interconnect_0.rsp_demux_001,mysystem_mm_interconnect_0_rsp_demux_001
mysystem.mm_interconnect_0.rsp_mux,mysystem_mm_interconnect_0_rsp_mux
mysystem.mm_interconnect_0.rsp_mux_001,mysystem_mm_interconnect_0_rsp_mux
mysystem.mm_interconnect_0.rsp_mux_002,mysystem_mm_interconnect_0_rsp_mux_002
mysystem.mm_interconnect_0.hps_0_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_0.hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_0.hps_0_h2f_axi_master_rd_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_0.hps_0_h2f_axi_master_rd_to_onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_0.SDRAM_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_0.SDRAM_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_0.onchip_memory2_0_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_0.onchip_memory2_0_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_0.avalon_st_adapter,mysystem_mm_interconnect_0_avalon_st_adapter
mysystem.mm_interconnect_0.avalon_st_adapter.error_adapter_0,mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mysystem.mm_interconnect_0.avalon_st_adapter_001,mysystem_mm_interconnect_0_avalon_st_adapter_001
mysystem.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
mysystem.mm_interconnect_1,mysystem_mm_interconnect_1
mysystem.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.ready_bit_from_hps_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.done_bit_to_hps_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.length_from_hps_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
mysystem.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.ready_bit_from_hps_s1_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.done_bit_to_hps_s1_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.length_from_hps_s1_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.ready_bit_from_hps_s1_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.ready_bit_from_hps_s1_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.done_bit_to_hps_s1_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.done_bit_to_hps_s1_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.length_from_hps_s1_agent_rsp_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.length_from_hps_s1_agent_rdata_fifo,altera_avalon_sc_fifo
mysystem.mm_interconnect_1.router,mysystem_mm_interconnect_1_router
mysystem.mm_interconnect_1.router_001,mysystem_mm_interconnect_1_router
mysystem.mm_interconnect_1.router_002,mysystem_mm_interconnect_1_router_002
mysystem.mm_interconnect_1.router_003,mysystem_mm_interconnect_1_router_002
mysystem.mm_interconnect_1.router_004,mysystem_mm_interconnect_1_router_002
mysystem.mm_interconnect_1.router_005,mysystem_mm_interconnect_1_router_002
mysystem.mm_interconnect_1.hps_0_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
mysystem.mm_interconnect_1.hps_0_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
mysystem.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.ready_bit_from_hps_s1_burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.done_bit_to_hps_s1_burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.length_from_hps_s1_burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.cmd_demux,mysystem_mm_interconnect_1_cmd_demux
mysystem.mm_interconnect_1.cmd_demux_001,mysystem_mm_interconnect_1_cmd_demux
mysystem.mm_interconnect_1.cmd_mux,mysystem_mm_interconnect_1_cmd_mux
mysystem.mm_interconnect_1.cmd_mux_001,mysystem_mm_interconnect_1_cmd_mux
mysystem.mm_interconnect_1.cmd_mux_002,mysystem_mm_interconnect_1_cmd_mux
mysystem.mm_interconnect_1.cmd_mux_003,mysystem_mm_interconnect_1_cmd_mux
mysystem.mm_interconnect_1.rsp_demux,mysystem_mm_interconnect_1_rsp_demux
mysystem.mm_interconnect_1.rsp_demux_001,mysystem_mm_interconnect_1_rsp_demux
mysystem.mm_interconnect_1.rsp_demux_002,mysystem_mm_interconnect_1_rsp_demux
mysystem.mm_interconnect_1.rsp_demux_003,mysystem_mm_interconnect_1_rsp_demux
mysystem.mm_interconnect_1.rsp_mux,mysystem_mm_interconnect_1_rsp_mux
mysystem.mm_interconnect_1.rsp_mux_001,mysystem_mm_interconnect_1_rsp_mux
mysystem.mm_interconnect_1.avalon_st_adapter,mysystem_mm_interconnect_0_avalon_st_adapter_001
mysystem.mm_interconnect_1.avalon_st_adapter.error_adapter_0,mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
mysystem.mm_interconnect_1.avalon_st_adapter_001,mysystem_mm_interconnect_0_avalon_st_adapter_001
mysystem.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
mysystem.mm_interconnect_1.avalon_st_adapter_002,mysystem_mm_interconnect_0_avalon_st_adapter_001
mysystem.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
mysystem.mm_interconnect_1.avalon_st_adapter_003,mysystem_mm_interconnect_0_avalon_st_adapter_001
mysystem.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,mysystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
mysystem.irq_mapper,mysystem_irq_mapper
mysystem.irq_mapper_001,mysystem_irq_mapper_001
mysystem.rst_controller,altera_reset_controller
mysystem.rst_controller_001,altera_reset_controller
