INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Vivado_Udemy/Assignment Operations/Procedural Assignment/Procedural Assignment.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Vivado_Udemy/Assignment Operations/Procedural Assignment/Procedural Assignment.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
