Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Magic_Boy\Desktop\stability\other\Qsys_First\Qsys_system.qsys --synthesis=VERILOG --output-directory=C:\Users\Magic_Boy\Desktop\stability\other\Qsys_First\synthesis --family="Cyclone V" --part=5CEBA4F17I7
Progress: Loading Qsys_First/Qsys_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding epcq_controller2_0 [altera_epcq_controller2 17.0]
Progress: Parameterizing module epcq_controller2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_ram
Progress: Adding pio_key [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_led
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: Qsys_system.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: Qsys_system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Qsys_system: Generating Qsys_system "Qsys_system" for QUARTUS_SYNTH
Info: epcq_controller2_0: "Qsys_system" instantiated altera_epcq_controller2 "epcq_controller2_0"
Info: jtag_uart_0: Starting RTL generation for module 'Qsys_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/17.0/quartus/bin64/perl/lib -I D:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/17.0/quartus/sopc_builder/bin -I D:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_system_jtag_uart_0 --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7326_2571247075591787025.dir/0001_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga/17.0/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7326_2571247075591787025.dir/0001_jtag_uart_0_gen//Qsys_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Qsys_system_jtag_uart_0'
Info: jtag_uart_0: "Qsys_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'Qsys_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec D:/intelfpga/17.0/quartus/bin64/eperlcmd.exe -I D:/intelfpga/17.0/quartus/bin64/perl/lib -I D:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/17.0/quartus/sopc_builder/bin -I D:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Qsys_system_nios2_qsys_0 --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7326_2571247075591787025.dir/0002_nios2_qsys_0_gen/ --quartus_bindir=D:/intelfpga/17.0/quartus/bin64 --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7326_2571247075591787025.dir/0002_nios2_qsys_0_gen//Qsys_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2017.06.09 17:11:33 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.06.09 17:11:33 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.06.09 17:11:34 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.06.09 17:11:34 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2017.06.09 17:11:34 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2017.06.09 17:11:34 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.06.09 17:11:34 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.06.09 17:11:34 (*)     Testbench
Info: nios2_qsys_0: # 2017.06.09 17:11:34 (*)     Instruction decoding
Info: nios2_qsys_0: # 2017.06.09 17:11:34 (*)       Instruction fields
Info: nios2_qsys_0: # 2017.06.09 17:11:34 (*)       Instruction decodes
Info: nios2_qsys_0: # 2017.06.09 17:11:35 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2017.06.09 17:11:35 (*)       Instruction controls
Info: nios2_qsys_0: # 2017.06.09 17:11:35 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2017.06.09 17:11:35 (*)     Pipeline backend
Info: nios2_qsys_0: # 2017.06.09 17:11:37 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.06.09 17:11:39 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2017.06.09 17:11:39 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'Qsys_system_nios2_qsys_0'
Info: nios2_qsys_0: "Qsys_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_ram: Starting RTL generation for module 'Qsys_system_onchip_ram'
Info: onchip_ram:   Generation command is [exec D:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/17.0/quartus/bin64/perl/lib -I D:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/17.0/quartus/sopc_builder/bin -I D:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_system_onchip_ram --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7326_2571247075591787025.dir/0003_onchip_ram_gen/ --quartus_dir=D:/intelfpga/17.0/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7326_2571247075591787025.dir/0003_onchip_ram_gen//Qsys_system_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'Qsys_system_onchip_ram'
Info: onchip_ram: "Qsys_system" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: pio_key: Starting RTL generation for module 'Qsys_system_pio_key'
Info: pio_key:   Generation command is [exec D:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/17.0/quartus/bin64/perl/lib -I D:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/17.0/quartus/sopc_builder/bin -I D:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_system_pio_key --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7326_2571247075591787025.dir/0004_pio_key_gen/ --quartus_dir=D:/intelfpga/17.0/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7326_2571247075591787025.dir/0004_pio_key_gen//Qsys_system_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key: Done RTL generation for module 'Qsys_system_pio_key'
Info: pio_key: "Qsys_system" instantiated altera_avalon_pio "pio_key"
Info: pio_led: Starting RTL generation for module 'Qsys_system_pio_led'
Info: pio_led:   Generation command is [exec D:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/17.0/quartus/bin64/perl/lib -I D:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I D:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/17.0/quartus/sopc_builder/bin -I D:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_system_pio_led --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7326_2571247075591787025.dir/0005_pio_led_gen/ --quartus_dir=D:/intelfpga/17.0/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7326_2571247075591787025.dir/0005_pio_led_gen//Qsys_system_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'Qsys_system_pio_led'
Info: pio_led: "Qsys_system" instantiated altera_avalon_pio "pio_led"
Info: sysid_qsys_0: "Qsys_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Qsys_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Qsys_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Qsys_system" instantiated altera_reset_controller "rst_controller"
Info: asmi2_inst_epcq_ctrl: "epcq_controller2_0" instantiated altera_asmi_parallel2 "asmi2_inst_epcq_ctrl"
Info: addr_adaption_0: "epcq_controller2_0" instantiated altera_qspi_address_adaption "addr_adaption_0"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_qsys_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_data_master_limiter"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/altera_avalon_sc_fifo.v
Info: epcq_controller2_0_avl_mem_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "epcq_controller2_0_avl_mem_burst_adapter"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: csr_controller: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_csr_controller "csr_controller"
Info: avst_fifo: "Generating: avst_fifo"
Info: xip_controller: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_xip_controller "xip_controller"
Info: merlin_demultiplexer_0: "asmi2_inst_epcq_ctrl" instantiated altera_merlin_demultiplexer "merlin_demultiplexer_0"
Info: multiplexer: "asmi2_inst_epcq_ctrl" instantiated altera_merlin_multiplexer "multiplexer"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/other/Qsys_First/synthesis/submodules/altera_merlin_arbitrator.sv
Info: asmi2_cmd_generator_0: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_cmd_generator "asmi2_cmd_generator_0"
Info: asmi2_qspi_interface_0: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_qspi_interface "asmi2_qspi_interface_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: avst_fifo: "xip_controller" instantiated altera_asmi2_xip_controller "avst_fifo"
Info: Qsys_system: Done "Qsys_system" with 41 modules, 72 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
