Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Sat Sep 19 07:31:57 2020
| Host              : uwlogin running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 578 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 136 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.114        0.000                      0                 4019        0.052        0.000                      0                 4019        1.114        0.000                       0                  2835  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.389}        2.778           359.971         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.114        0.000                      0                 4019        0.052        0.000                      0                 4019        1.114        0.000                       0                  2835  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.096ns (3.727%)  route 2.480ns (96.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 2.804 - 2.778 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.036     0.036    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=616, routed)         2.480     2.612    bd_0_i/hls_inst/U0/ap_CS_fsm_state4
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.026     2.804    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[1]/C
                         clock pessimism              0.000     2.804    
                         clock uncertainty           -0.035     2.769    
    SLICE_X24Y55         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043     2.726    bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[1]
  -------------------------------------------------------------------
                         required time                          2.726    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.096ns (3.725%)  route 2.481ns (96.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 2.804 - 2.778 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.036     0.036    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=616, routed)         2.481     2.613    bd_0_i/hls_inst/U0/ap_CS_fsm_state4
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.026     2.804    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[2]/C
                         clock pessimism              0.000     2.804    
                         clock uncertainty           -0.035     2.769    
    SLICE_X24Y55         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     2.727    bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[2]
  -------------------------------------------------------------------
                         required time                          2.727    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.096ns (3.727%)  route 2.480ns (96.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 2.804 - 2.778 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.036     0.036    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=616, routed)         2.480     2.612    bd_0_i/hls_inst/U0/ap_CS_fsm_state4
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.026     2.804    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[4]/C
                         clock pessimism              0.000     2.804    
                         clock uncertainty           -0.035     2.769    
    SLICE_X24Y55         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043     2.726    bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[4]
  -------------------------------------------------------------------
                         required time                          2.726    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.096ns (3.725%)  route 2.481ns (96.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 2.804 - 2.778 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.036     0.036    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=616, routed)         2.481     2.613    bd_0_i/hls_inst/U0/ap_CS_fsm_state4
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.026     2.804    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[5]/C
                         clock pessimism              0.000     2.804    
                         clock uncertainty           -0.035     2.769    
    SLICE_X24Y55         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.042     2.727    bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[5]
  -------------------------------------------------------------------
                         required time                          2.727    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.096ns (3.727%)  route 2.480ns (96.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 2.804 - 2.778 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.036     0.036    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=616, routed)         2.480     2.612    bd_0_i/hls_inst/U0/ap_CS_fsm_state4
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.026     2.804    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[6]/C
                         clock pessimism              0.000     2.804    
                         clock uncertainty           -0.035     2.769    
    SLICE_X24Y55         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043     2.726    bd_0_i/hls_inst/U0/mat_3_load_5_reg_1835_reg[6]
  -------------------------------------------------------------------
                         required time                          2.726    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/reg_936_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.191ns (7.357%)  route 2.405ns (92.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 2.802 - 2.778 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.037     0.037    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=574, routed)         2.346     2.476    bd_0_i/hls_inst/U0/mat_1_address0[3]
    SLICE_X26Y64         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     2.574 r  bd_0_i/hls_inst/U0/reg_936[15]_i_1/O
                         net (fo=1, routed)           0.059     2.633    bd_0_i/hls_inst/U0/reg_936[15]_i_1_n_0
    SLICE_X26Y64         FDRE                                         r  bd_0_i/hls_inst/U0/reg_936_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.024     2.802    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X26Y64         FDRE                                         r  bd_0_i/hls_inst/U0/reg_936_reg[15]/C
                         clock pessimism              0.000     2.802    
                         clock uncertainty           -0.035     2.767    
    SLICE_X26Y64         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     2.794    bd_0_i/hls_inst/U0/reg_936_reg[15]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.633    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/reg_959_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.214ns (8.285%)  route 2.369ns (91.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 2.802 - 2.778 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.037     0.037    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=574, routed)         2.346     2.476    bd_0_i/hls_inst/U0/mat_1_address0[3]
    SLICE_X26Y64         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     2.597 r  bd_0_i/hls_inst/U0/reg_959[15]_i_1/O
                         net (fo=1, routed)           0.023     2.620    bd_0_i/hls_inst/U0/p_0_in[15]
    SLICE_X26Y64         FDRE                                         r  bd_0_i/hls_inst/U0/reg_959_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.024     2.802    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X26Y64         FDRE                                         r  bd_0_i/hls_inst/U0/reg_959_reg[15]/C
                         clock pessimism              0.000     2.802    
                         clock uncertainty           -0.035     2.767    
    SLICE_X26Y64         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     2.794    bd_0_i/hls_inst/U0/reg_959_reg[15]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/reg_926_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.270ns (10.526%)  route 2.295ns (89.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 2.802 - 2.778 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.037     0.037    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=574, routed)         2.237     2.367    bd_0_i/hls_inst/U0/mat_1_address0[3]
    SLICE_X26Y62         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     2.544 r  bd_0_i/hls_inst/U0/reg_926[27]_i_1/O
                         net (fo=1, routed)           0.058     2.602    bd_0_i/hls_inst/U0/reg_926[27]_i_1_n_0
    SLICE_X26Y62         FDRE                                         r  bd_0_i/hls_inst/U0/reg_926_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.024     2.802    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X26Y62         FDRE                                         r  bd_0_i/hls_inst/U0/reg_926_reg[27]/C
                         clock pessimism              0.000     2.802    
                         clock uncertainty           -0.035     2.767    
    SLICE_X26Y62         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     2.794    bd_0_i/hls_inst/U0/reg_926_reg[27]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/reg_926_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.271ns (10.569%)  route 2.293ns (89.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 2.802 - 2.778 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.037     0.037    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X30Y66         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=574, routed)         2.235     2.365    bd_0_i/hls_inst/U0/mat_1_address0[3]
    SLICE_X26Y62         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     2.543 r  bd_0_i/hls_inst/U0/reg_926[28]_i_1/O
                         net (fo=1, routed)           0.058     2.601    bd_0_i/hls_inst/U0/reg_926[28]_i_1_n_0
    SLICE_X26Y62         FDRE                                         r  bd_0_i/hls_inst/U0/reg_926_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.024     2.802    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X26Y62         FDRE                                         r  bd_0_i/hls_inst/U0/reg_926_reg[28]/C
                         clock pessimism              0.000     2.802    
                         clock uncertainty           -0.035     2.767    
    SLICE_X26Y62         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     2.794    bd_0_i/hls_inst/U0/reg_926_reg[28]
  -------------------------------------------------------------------
                         required time                          2.794    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (ap_clk rise@2.778ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.096ns (3.848%)  route 2.399ns (96.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 2.804 - 2.778 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.036     0.036    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y72         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=616, routed)         2.399     2.531    bd_0_i/hls_inst/U0/ap_CS_fsm_state4
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.778     2.778 r  
                                                      0.000     2.778 r  ap_clk (IN)
                         net (fo=2834, unset)         0.026     2.804    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X24Y55         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[3]/C
                         clock pessimism              0.000     2.804    
                         clock uncertainty           -0.035     2.769    
    SLICE_X24Y55         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     2.725    bd_0_i/hls_inst/U0/mat_1_load_4_reg_1785_reg[3]
  -------------------------------------------------------------------
                         required time                          2.725    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                  0.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.013     0.013    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[10]/Q
                         net (fo=2, routed)           0.067     0.118    bd_0_i/hls_inst/U0/ap_CS_fsm_reg_n_0_[10]
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.019     0.019    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X35Y71         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/U0/ap_CS_fsm_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.071ns (63.964%)  route 0.040ns (36.036%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.013     0.013    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y52         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930_reg[0]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930[0]
    SLICE_X28Y53         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080[7]_i_9/O
                         net (fo=1, routed)           0.008     0.099    bd_0_i/hls_inst/U0/add_ln33_10_reg_2080[7]_i_9_n_0
    SLICE_X28Y53         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.117 r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.124    bd_0_i/hls_inst/U0/add_ln33_10_fu_1153_p2[0]
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.018     0.018    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X28Y53         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mat_4_load_reg_1580_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln29_18_reg_1955_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.073ns (64.602%)  route 0.040ns (35.398%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.013     0.013    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X32Y53         FDRE                                         r  bd_0_i/hls_inst/U0/mat_4_load_reg_1580_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/U0/mat_4_load_reg_1580_reg[2]/Q
                         net (fo=2, routed)           0.033     0.085    bd_0_i/hls_inst/U0/mat_4_load_reg_1580[2]
    SLICE_X32Y54         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[3])
                                                      0.034     0.119 r  bd_0_i/hls_inst/U0/add_ln29_18_reg_1955_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.126    bd_0_i/hls_inst/U0/add_ln29_18_fu_964_p2[3]
    SLICE_X32Y54         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln29_18_reg_1955_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.018     0.018    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X32Y54         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln29_18_reg_1955_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y54         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/U0/add_ln29_18_reg_1955_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mat_6_load_4_reg_1810_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln29_6_reg_2040_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.070ns (60.345%)  route 0.046ns (39.655%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.013     0.013    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X45Y62         FDRE                                         r  bd_0_i/hls_inst/U0/mat_6_load_4_reg_1810_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/U0/mat_6_load_4_reg_1810_reg[30]/Q
                         net (fo=2, routed)           0.027     0.078    bd_0_i/hls_inst/U0/mat_6_load_4_reg_1810[30]
    SLICE_X45Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     0.092 r  bd_0_i/hls_inst/U0/add_ln29_6_reg_2040[31]_i_10/O
                         net (fo=1, routed)           0.012     0.104    bd_0_i/hls_inst/U0/add_ln29_6_reg_2040[31]_i_10_n_0
    SLICE_X45Y61         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.018     0.122 r  bd_0_i/hls_inst/U0/add_ln29_6_reg_2040_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.007     0.129    bd_0_i/hls_inst/U0/add_ln29_6_fu_1056_p2[30]
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln29_6_reg_2040_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.019     0.019    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln29_6_reg_2040_reg[30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X45Y61         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/U0/add_ln29_6_reg_2040_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.080ns (66.667%)  route 0.040ns (33.333%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.013     0.013    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y52         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930_reg[0]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930[0]
    SLICE_X28Y53         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080[7]_i_9/O
                         net (fo=1, routed)           0.008     0.099    bd_0_i/hls_inst/U0/add_ln33_10_reg_2080[7]_i_9_n_0
    SLICE_X28Y53         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.027     0.126 r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.133    bd_0_i/hls_inst/U0/add_ln33_10_fu_1153_p2[1]
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.018     0.018    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X28Y53         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mat_6_load_4_reg_1810_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln29_6_reg_2040_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.080ns (63.492%)  route 0.046ns (36.508%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.013     0.013    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X45Y62         FDRE                                         r  bd_0_i/hls_inst/U0/mat_6_load_4_reg_1810_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/U0/mat_6_load_4_reg_1810_reg[30]/Q
                         net (fo=2, routed)           0.027     0.078    bd_0_i/hls_inst/U0/mat_6_load_4_reg_1810[30]
    SLICE_X45Y61         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     0.092 r  bd_0_i/hls_inst/U0/add_ln29_6_reg_2040[31]_i_10/O
                         net (fo=1, routed)           0.012     0.104    bd_0_i/hls_inst/U0/add_ln29_6_reg_2040[31]_i_10_n_0
    SLICE_X45Y61         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.028     0.132 r  bd_0_i/hls_inst/U0/add_ln29_6_reg_2040_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.139    bd_0_i/hls_inst/U0/add_ln29_6_fu_1056_p2[31]
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln29_6_reg_2040_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.019     0.019    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln29_6_reg_2040_reg[31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X45Y61         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/U0/add_ln29_6_reg_2040_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mat_4_load_reg_1580_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln29_18_reg_1955_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.091ns (69.466%)  route 0.040ns (30.534%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.013     0.013    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X32Y53         FDRE                                         r  bd_0_i/hls_inst/U0/mat_4_load_reg_1580_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/U0/mat_4_load_reg_1580_reg[2]/Q
                         net (fo=2, routed)           0.033     0.085    bd_0_i/hls_inst/U0/mat_4_load_reg_1580[2]
    SLICE_X32Y54         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.052     0.137 r  bd_0_i/hls_inst/U0/add_ln29_18_reg_1955_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.007     0.144    bd_0_i/hls_inst/U0/add_ln29_18_fu_964_p2[4]
    SLICE_X32Y54         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln29_18_reg_1955_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.019     0.019    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X32Y54         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln29_18_reg_1955_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y54         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/U0/add_ln29_18_reg_1955_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.090ns (69.231%)  route 0.040ns (30.769%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.013     0.013    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y52         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930_reg[0]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930[0]
    SLICE_X28Y53         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080[7]_i_9/O
                         net (fo=1, routed)           0.008     0.099    bd_0_i/hls_inst/U0/add_ln33_10_reg_2080[7]_i_9_n_0
    SLICE_X28Y53         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.037     0.136 r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.143    bd_0_i/hls_inst/U0/add_ln33_10_fu_1153_p2[2]
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.018     0.018    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X28Y53         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mat_7_load_2_reg_1635_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln29_9_reg_2050_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.070ns (53.030%)  route 0.062ns (46.970%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.013     0.013    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X39Y60         FDRE                                         r  bd_0_i/hls_inst/U0/mat_7_load_2_reg_1635_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/U0/mat_7_load_2_reg_1635_reg[4]/Q
                         net (fo=1, routed)           0.048     0.100    bd_0_i/hls_inst/U0/mat_7_load_2_reg_1635[4]
    SLICE_X39Y61         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     0.114 r  bd_0_i/hls_inst/U0/add_ln29_9_reg_2050[7]_i_5/O
                         net (fo=1, routed)           0.007     0.121    bd_0_i/hls_inst/U0/add_ln29_9_reg_2050[7]_i_5_n_0
    SLICE_X39Y61         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     0.138 r  bd_0_i/hls_inst/U0/add_ln29_9_reg_2050_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.007     0.145    bd_0_i/hls_inst/U0/add_ln29_9_fu_1066_p2[4]
    SLICE_X39Y61         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln29_9_reg_2050_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.019     0.019    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X39Y61         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln29_9_reg_2050_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X39Y61         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/U0/add_ln29_9_reg_2050_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.070ns (53.030%)  route 0.062ns (46.970%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.013     0.013    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y52         FDRE                                         r  bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930_reg[4]/Q
                         net (fo=1, routed)           0.048     0.100    bd_0_i/hls_inst/U0/mat_1_load_6_reg_1930[4]
    SLICE_X28Y53         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     0.114 r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080[7]_i_5/O
                         net (fo=1, routed)           0.007     0.121    bd_0_i/hls_inst/U0/add_ln33_10_reg_2080[7]_i_5_n_0
    SLICE_X28Y53         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     0.138 r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.007     0.145    bd_0_i/hls_inst/U0/add_ln33_10_fu_1153_p2[4]
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2834, unset)         0.019     0.019    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X28Y53         FDRE                                         r  bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y53         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/U0/add_ln33_10_reg_2080_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         2.778       2.228      SLICE_X36Y61  bd_0_i/hls_inst/U0/add_ln29_1_reg_2035_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.778       2.228      SLICE_X36Y61  bd_0_i/hls_inst/U0/add_ln29_1_reg_2035_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.778       2.228      SLICE_X40Y58  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.778       2.228      SLICE_X40Y58  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[17]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.778       2.228      SLICE_X40Y58  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[18]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.778       2.228      SLICE_X40Y58  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[19]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.778       2.228      SLICE_X40Y56  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.778       2.228      SLICE_X40Y58  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[20]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.778       2.228      SLICE_X40Y58  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[21]/C
Min Period        n/a     FDRE/C   n/a            0.550         2.778       2.228      SLICE_X40Y58  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X39Y61  bd_0_i/hls_inst/U0/add_ln29_9_reg_2050_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X39Y61  bd_0_i/hls_inst/U0/add_ln29_9_reg_2050_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X39Y62  bd_0_i/hls_inst/U0/add_ln29_9_reg_2050_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X39Y62  bd_0_i/hls_inst/U0/add_ln29_9_reg_2050_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X39Y62  bd_0_i/hls_inst/U0/add_ln29_9_reg_2050_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X39Y62  bd_0_i/hls_inst/U0/add_ln29_9_reg_2050_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X29Y58  bd_0_i/hls_inst/U0/add_ln33_17_reg_2090_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X29Y58  bd_0_i/hls_inst/U0/add_ln33_17_reg_2090_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X29Y59  bd_0_i/hls_inst/U0/add_ln33_17_reg_2090_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X29Y59  bd_0_i/hls_inst/U0/add_ln33_17_reg_2090_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X36Y61  bd_0_i/hls_inst/U0/add_ln29_1_reg_2035_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X36Y61  bd_0_i/hls_inst/U0/add_ln29_1_reg_2035_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X36Y61  bd_0_i/hls_inst/U0/add_ln29_1_reg_2035_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X36Y61  bd_0_i/hls_inst/U0/add_ln29_1_reg_2035_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X40Y58  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X40Y58  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X40Y58  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X40Y58  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X40Y58  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1.389       1.114      SLICE_X40Y58  bd_0_i/hls_inst/U0/add_ln29_31_reg_1975_reg[18]/C



