{
  "module_name": "bnx2.h",
  "hash_id": "7ac7f5add3f5f6dca5800845bb80368ac72b42ec2c881b26548342df549a0a78",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/broadcom/bnx2.h",
  "human_readable_source": " \n\n\n#ifndef BNX2_H\n#define BNX2_H\n\n \n\n \nstruct bnx2_tx_bd {\n\tu32 tx_bd_haddr_hi;\n\tu32 tx_bd_haddr_lo;\n\tu32 tx_bd_mss_nbytes;\n\t\t#define TX_BD_TCP6_OFF2_SHL\t\t(14)\n\tu32 tx_bd_vlan_tag_flags;\n\t\t#define TX_BD_FLAGS_CONN_FAULT\t\t(1<<0)\n\t\t#define TX_BD_FLAGS_TCP6_OFF0_MSK\t(3<<1)\n\t\t#define TX_BD_FLAGS_TCP6_OFF0_SHL\t(1)\n\t\t#define TX_BD_FLAGS_TCP_UDP_CKSUM\t(1<<1)\n\t\t#define TX_BD_FLAGS_IP_CKSUM\t\t(1<<2)\n\t\t#define TX_BD_FLAGS_VLAN_TAG\t\t(1<<3)\n\t\t#define TX_BD_FLAGS_COAL_NOW\t\t(1<<4)\n\t\t#define TX_BD_FLAGS_DONT_GEN_CRC\t(1<<5)\n\t\t#define TX_BD_FLAGS_END\t\t\t(1<<6)\n\t\t#define TX_BD_FLAGS_START\t\t(1<<7)\n\t\t#define TX_BD_FLAGS_SW_OPTION_WORD\t(0x1f<<8)\n\t\t#define TX_BD_FLAGS_TCP6_OFF4_SHL\t(12)\n\t\t#define TX_BD_FLAGS_SW_FLAGS\t\t(1<<13)\n\t\t#define TX_BD_FLAGS_SW_SNAP\t\t(1<<14)\n\t\t#define TX_BD_FLAGS_SW_LSO\t\t(1<<15)\n\n};\n\n\n \nstruct bnx2_rx_bd {\n\tu32 rx_bd_haddr_hi;\n\tu32 rx_bd_haddr_lo;\n\tu32 rx_bd_len;\n\tu32 rx_bd_flags;\n\t\t#define RX_BD_FLAGS_NOPUSH\t\t(1<<0)\n\t\t#define RX_BD_FLAGS_DUMMY\t\t(1<<1)\n\t\t#define RX_BD_FLAGS_END\t\t\t(1<<2)\n\t\t#define RX_BD_FLAGS_START\t\t(1<<3)\n\n};\n\n#define BNX2_RX_ALIGN\t\t\t16\n\n \nstruct status_block {\n\tu32 status_attn_bits;\n\t\t#define STATUS_ATTN_BITS_LINK_STATE\t\t(1L<<0)\n\t\t#define STATUS_ATTN_BITS_TX_SCHEDULER_ABORT\t(1L<<1)\n\t\t#define STATUS_ATTN_BITS_TX_BD_READ_ABORT\t(1L<<2)\n\t\t#define STATUS_ATTN_BITS_TX_BD_CACHE_ABORT\t(1L<<3)\n\t\t#define STATUS_ATTN_BITS_TX_PROCESSOR_ABORT\t(1L<<4)\n\t\t#define STATUS_ATTN_BITS_TX_DMA_ABORT\t\t(1L<<5)\n\t\t#define STATUS_ATTN_BITS_TX_PATCHUP_ABORT\t(1L<<6)\n\t\t#define STATUS_ATTN_BITS_TX_ASSEMBLER_ABORT\t(1L<<7)\n\t\t#define STATUS_ATTN_BITS_RX_PARSER_MAC_ABORT\t(1L<<8)\n\t\t#define STATUS_ATTN_BITS_RX_PARSER_CATCHUP_ABORT\t(1L<<9)\n\t\t#define STATUS_ATTN_BITS_RX_MBUF_ABORT\t\t(1L<<10)\n\t\t#define STATUS_ATTN_BITS_RX_LOOKUP_ABORT\t(1L<<11)\n\t\t#define STATUS_ATTN_BITS_RX_PROCESSOR_ABORT\t(1L<<12)\n\t\t#define STATUS_ATTN_BITS_RX_V2P_ABORT\t\t(1L<<13)\n\t\t#define STATUS_ATTN_BITS_RX_BD_CACHE_ABORT\t(1L<<14)\n\t\t#define STATUS_ATTN_BITS_RX_DMA_ABORT\t\t(1L<<15)\n\t\t#define STATUS_ATTN_BITS_COMPLETION_ABORT\t(1L<<16)\n\t\t#define STATUS_ATTN_BITS_HOST_COALESCE_ABORT\t(1L<<17)\n\t\t#define STATUS_ATTN_BITS_MAILBOX_QUEUE_ABORT\t(1L<<18)\n\t\t#define STATUS_ATTN_BITS_CONTEXT_ABORT\t\t(1L<<19)\n\t\t#define STATUS_ATTN_BITS_CMD_SCHEDULER_ABORT\t(1L<<20)\n\t\t#define STATUS_ATTN_BITS_CMD_PROCESSOR_ABORT\t(1L<<21)\n\t\t#define STATUS_ATTN_BITS_MGMT_PROCESSOR_ABORT\t(1L<<22)\n\t\t#define STATUS_ATTN_BITS_MAC_ABORT\t\t(1L<<23)\n\t\t#define STATUS_ATTN_BITS_TIMER_ABORT\t\t(1L<<24)\n\t\t#define STATUS_ATTN_BITS_DMAE_ABORT\t\t(1L<<25)\n\t\t#define STATUS_ATTN_BITS_FLSH_ABORT\t\t(1L<<26)\n\t\t#define STATUS_ATTN_BITS_GRC_ABORT\t\t(1L<<27)\n\t\t#define STATUS_ATTN_BITS_EPB_ERROR\t\t(1L<<30)\n\t\t#define STATUS_ATTN_BITS_PARITY_ERROR\t\t(1L<<31)\n\n\tu32 status_attn_bits_ack;\n#if defined(__BIG_ENDIAN)\n\tu16 status_tx_quick_consumer_index0;\n\tu16 status_tx_quick_consumer_index1;\n\tu16 status_tx_quick_consumer_index2;\n\tu16 status_tx_quick_consumer_index3;\n\tu16 status_rx_quick_consumer_index0;\n\tu16 status_rx_quick_consumer_index1;\n\tu16 status_rx_quick_consumer_index2;\n\tu16 status_rx_quick_consumer_index3;\n\tu16 status_rx_quick_consumer_index4;\n\tu16 status_rx_quick_consumer_index5;\n\tu16 status_rx_quick_consumer_index6;\n\tu16 status_rx_quick_consumer_index7;\n\tu16 status_rx_quick_consumer_index8;\n\tu16 status_rx_quick_consumer_index9;\n\tu16 status_rx_quick_consumer_index10;\n\tu16 status_rx_quick_consumer_index11;\n\tu16 status_rx_quick_consumer_index12;\n\tu16 status_rx_quick_consumer_index13;\n\tu16 status_rx_quick_consumer_index14;\n\tu16 status_rx_quick_consumer_index15;\n\tu16 status_completion_producer_index;\n\tu16 status_cmd_consumer_index;\n\tu16 status_idx;\n\tu8 status_unused;\n\tu8 status_blk_num;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 status_tx_quick_consumer_index1;\n\tu16 status_tx_quick_consumer_index0;\n\tu16 status_tx_quick_consumer_index3;\n\tu16 status_tx_quick_consumer_index2;\n\tu16 status_rx_quick_consumer_index1;\n\tu16 status_rx_quick_consumer_index0;\n\tu16 status_rx_quick_consumer_index3;\n\tu16 status_rx_quick_consumer_index2;\n\tu16 status_rx_quick_consumer_index5;\n\tu16 status_rx_quick_consumer_index4;\n\tu16 status_rx_quick_consumer_index7;\n\tu16 status_rx_quick_consumer_index6;\n\tu16 status_rx_quick_consumer_index9;\n\tu16 status_rx_quick_consumer_index8;\n\tu16 status_rx_quick_consumer_index11;\n\tu16 status_rx_quick_consumer_index10;\n\tu16 status_rx_quick_consumer_index13;\n\tu16 status_rx_quick_consumer_index12;\n\tu16 status_rx_quick_consumer_index15;\n\tu16 status_rx_quick_consumer_index14;\n\tu16 status_cmd_consumer_index;\n\tu16 status_completion_producer_index;\n\tu8 status_blk_num;\n\tu8 status_unused;\n\tu16 status_idx;\n#endif\n};\n\n \nstruct status_block_msix {\n#if defined(__BIG_ENDIAN)\n\tu16 status_tx_quick_consumer_index;\n\tu16 status_rx_quick_consumer_index;\n\tu16 status_completion_producer_index;\n\tu16 status_cmd_consumer_index;\n\tu32 status_unused;\n\tu16 status_idx;\n\tu8 status_unused2;\n\tu8 status_blk_num;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 status_rx_quick_consumer_index;\n\tu16 status_tx_quick_consumer_index;\n\tu16 status_cmd_consumer_index;\n\tu16 status_completion_producer_index;\n\tu32 status_unused;\n\tu8 status_blk_num;\n\tu8 status_unused2;\n\tu16 status_idx;\n#endif\n};\n\n#define BNX2_SBLK_MSIX_ALIGN_SIZE\t128\n\n\n \nstruct statistics_block {\n\tu32 stat_IfHCInOctets_hi;\n\tu32 stat_IfHCInOctets_lo;\n\tu32 stat_IfHCInBadOctets_hi;\n\tu32 stat_IfHCInBadOctets_lo;\n\tu32 stat_IfHCOutOctets_hi;\n\tu32 stat_IfHCOutOctets_lo;\n\tu32 stat_IfHCOutBadOctets_hi;\n\tu32 stat_IfHCOutBadOctets_lo;\n\tu32 stat_IfHCInUcastPkts_hi;\n\tu32 stat_IfHCInUcastPkts_lo;\n\tu32 stat_IfHCInMulticastPkts_hi;\n\tu32 stat_IfHCInMulticastPkts_lo;\n\tu32 stat_IfHCInBroadcastPkts_hi;\n\tu32 stat_IfHCInBroadcastPkts_lo;\n\tu32 stat_IfHCOutUcastPkts_hi;\n\tu32 stat_IfHCOutUcastPkts_lo;\n\tu32 stat_IfHCOutMulticastPkts_hi;\n\tu32 stat_IfHCOutMulticastPkts_lo;\n\tu32 stat_IfHCOutBroadcastPkts_hi;\n\tu32 stat_IfHCOutBroadcastPkts_lo;\n\tu32 stat_emac_tx_stat_dot3statsinternalmactransmiterrors;\n\tu32 stat_Dot3StatsCarrierSenseErrors;\n\tu32 stat_Dot3StatsFCSErrors;\n\tu32 stat_Dot3StatsAlignmentErrors;\n\tu32 stat_Dot3StatsSingleCollisionFrames;\n\tu32 stat_Dot3StatsMultipleCollisionFrames;\n\tu32 stat_Dot3StatsDeferredTransmissions;\n\tu32 stat_Dot3StatsExcessiveCollisions;\n\tu32 stat_Dot3StatsLateCollisions;\n\tu32 stat_EtherStatsCollisions;\n\tu32 stat_EtherStatsFragments;\n\tu32 stat_EtherStatsJabbers;\n\tu32 stat_EtherStatsUndersizePkts;\n\tu32 stat_EtherStatsOverrsizePkts;\n\tu32 stat_EtherStatsPktsRx64Octets;\n\tu32 stat_EtherStatsPktsRx65Octetsto127Octets;\n\tu32 stat_EtherStatsPktsRx128Octetsto255Octets;\n\tu32 stat_EtherStatsPktsRx256Octetsto511Octets;\n\tu32 stat_EtherStatsPktsRx512Octetsto1023Octets;\n\tu32 stat_EtherStatsPktsRx1024Octetsto1522Octets;\n\tu32 stat_EtherStatsPktsRx1523Octetsto9022Octets;\n\tu32 stat_EtherStatsPktsTx64Octets;\n\tu32 stat_EtherStatsPktsTx65Octetsto127Octets;\n\tu32 stat_EtherStatsPktsTx128Octetsto255Octets;\n\tu32 stat_EtherStatsPktsTx256Octetsto511Octets;\n\tu32 stat_EtherStatsPktsTx512Octetsto1023Octets;\n\tu32 stat_EtherStatsPktsTx1024Octetsto1522Octets;\n\tu32 stat_EtherStatsPktsTx1523Octetsto9022Octets;\n\tu32 stat_XonPauseFramesReceived;\n\tu32 stat_XoffPauseFramesReceived;\n\tu32 stat_OutXonSent;\n\tu32 stat_OutXoffSent;\n\tu32 stat_FlowControlDone;\n\tu32 stat_MacControlFramesReceived;\n\tu32 stat_XoffStateEntered;\n\tu32 stat_IfInFramesL2FilterDiscards;\n\tu32 stat_IfInRuleCheckerDiscards;\n\tu32 stat_IfInFTQDiscards;\n\tu32 stat_IfInMBUFDiscards;\n\tu32 stat_IfInRuleCheckerP4Hit;\n\tu32 stat_CatchupInRuleCheckerDiscards;\n\tu32 stat_CatchupInFTQDiscards;\n\tu32 stat_CatchupInMBUFDiscards;\n\tu32 stat_CatchupInRuleCheckerP4Hit;\n\tu32 stat_GenStat00;\n\tu32 stat_GenStat01;\n\tu32 stat_GenStat02;\n\tu32 stat_GenStat03;\n\tu32 stat_GenStat04;\n\tu32 stat_GenStat05;\n\tu32 stat_GenStat06;\n\tu32 stat_GenStat07;\n\tu32 stat_GenStat08;\n\tu32 stat_GenStat09;\n\tu32 stat_GenStat10;\n\tu32 stat_GenStat11;\n\tu32 stat_GenStat12;\n\tu32 stat_GenStat13;\n\tu32 stat_GenStat14;\n\tu32 stat_GenStat15;\n\tu32 stat_FwRxDrop;\n};\n\n\n \nstruct l2_fhdr {\n\tu32 l2_fhdr_status;\n\t\t#define L2_FHDR_STATUS_RULE_CLASS\t(0x7<<0)\n\t\t#define L2_FHDR_STATUS_RULE_P2\t\t(1<<3)\n\t\t#define L2_FHDR_STATUS_RULE_P3\t\t(1<<4)\n\t\t#define L2_FHDR_STATUS_RULE_P4\t\t(1<<5)\n\t\t#define L2_FHDR_STATUS_L2_VLAN_TAG\t(1<<6)\n\t\t#define L2_FHDR_STATUS_L2_LLC_SNAP\t(1<<7)\n\t\t#define L2_FHDR_STATUS_RSS_HASH\t\t(1<<8)\n\t\t#define L2_FHDR_STATUS_IP_DATAGRAM\t(1<<13)\n\t\t#define L2_FHDR_STATUS_TCP_SEGMENT\t(1<<14)\n\t\t#define L2_FHDR_STATUS_UDP_DATAGRAM\t(1<<15)\n\n\t\t#define L2_FHDR_STATUS_SPLIT\t\t(1<<16)\n\t\t#define L2_FHDR_ERRORS_BAD_CRC\t\t(1<<17)\n\t\t#define L2_FHDR_ERRORS_PHY_DECODE\t(1<<18)\n\t\t#define L2_FHDR_ERRORS_ALIGNMENT\t(1<<19)\n\t\t#define L2_FHDR_ERRORS_TOO_SHORT\t(1<<20)\n\t\t#define L2_FHDR_ERRORS_GIANT_FRAME\t(1<<21)\n\t\t#define L2_FHDR_ERRORS_TCP_XSUM\t\t(1<<28)\n\t\t#define L2_FHDR_ERRORS_UDP_XSUM\t\t(1<<31)\n\n\t\t#define L2_FHDR_STATUS_USE_RXHASH\t\\\n\t\t\t(L2_FHDR_STATUS_TCP_SEGMENT | L2_FHDR_STATUS_RSS_HASH)\n\n\tu32 l2_fhdr_hash;\n#if defined(__BIG_ENDIAN)\n\tu16 l2_fhdr_pkt_len;\n\tu16 l2_fhdr_vlan_tag;\n\tu16 l2_fhdr_ip_xsum;\n\tu16 l2_fhdr_tcp_udp_xsum;\n#elif defined(__LITTLE_ENDIAN)\n\tu16 l2_fhdr_vlan_tag;\n\tu16 l2_fhdr_pkt_len;\n\tu16 l2_fhdr_tcp_udp_xsum;\n\tu16 l2_fhdr_ip_xsum;\n#endif\n};\n\n#define BNX2_RX_OFFSET\t\t(sizeof(struct l2_fhdr) + 2)\n\n \n#define BNX2_L2CTX_TYPE\t\t\t\t\t0x00000000\n#define BNX2_L2CTX_TYPE_SIZE_L2\t\t\t\t ((0xc0/0x20)<<16)\n#define BNX2_L2CTX_TYPE_TYPE\t\t\t\t (0xf<<28)\n#define BNX2_L2CTX_TYPE_TYPE_EMPTY\t\t\t (0<<28)\n#define BNX2_L2CTX_TYPE_TYPE_L2\t\t\t\t (1<<28)\n\n#define BNX2_L2CTX_TX_HOST_BIDX\t\t\t\t0x00000088\n#define BNX2_L2CTX_EST_NBD\t\t\t\t0x00000088\n#define BNX2_L2CTX_CMD_TYPE\t\t\t\t0x00000088\n#define BNX2_L2CTX_CMD_TYPE_TYPE\t\t\t (0xf<<24)\n#define BNX2_L2CTX_CMD_TYPE_TYPE_L2\t\t\t (0<<24)\n#define BNX2_L2CTX_CMD_TYPE_TYPE_TCP\t\t\t (1<<24)\n\n#define BNX2_L2CTX_TX_HOST_BSEQ\t\t\t\t0x00000090\n#define BNX2_L2CTX_TSCH_BSEQ\t\t\t\t0x00000094\n#define BNX2_L2CTX_TBDR_BSEQ\t\t\t\t0x00000098\n#define BNX2_L2CTX_TBDR_BOFF\t\t\t\t0x0000009c\n#define BNX2_L2CTX_TBDR_BIDX\t\t\t\t0x0000009c\n#define BNX2_L2CTX_TBDR_BHADDR_HI\t\t\t0x000000a0\n#define BNX2_L2CTX_TBDR_BHADDR_LO\t\t\t0x000000a4\n#define BNX2_L2CTX_TXP_BOFF\t\t\t\t0x000000a8\n#define BNX2_L2CTX_TXP_BIDX\t\t\t\t0x000000a8\n#define BNX2_L2CTX_TXP_BSEQ\t\t\t\t0x000000ac\n\n#define BNX2_L2CTX_TYPE_XI\t\t\t\t0x00000080\n#define BNX2_L2CTX_CMD_TYPE_XI\t\t\t\t0x00000240\n#define BNX2_L2CTX_TBDR_BHADDR_HI_XI\t\t\t0x00000258\n#define BNX2_L2CTX_TBDR_BHADDR_LO_XI\t\t\t0x0000025c\n\n \n#define BNX2_L2CTX_BD_PRE_READ\t\t\t\t0x00000000\n#define BNX2_L2CTX_CTX_SIZE\t\t\t\t0x00000000\n#define BNX2_L2CTX_CTX_TYPE\t\t\t\t0x00000000\n#define BNX2_L2CTX_FLOW_CTRL_ENABLE\t\t\t 0x000000ff\n#define BNX2_L2CTX_CTX_TYPE_SIZE_L2\t\t\t ((0x20/20)<<16)\n#define BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE\t\t (0xf<<28)\n#define BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED\t (0<<28)\n#define BNX2_L2CTX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE\t (1<<28)\n\n#define BNX2_L2CTX_HOST_BDIDX\t\t\t\t0x00000004\n#define BNX2_L2CTX_L5_STATUSB_NUM_SHIFT\t\t\t 16\n#define BNX2_L2CTX_L2_STATUSB_NUM_SHIFT\t\t\t 24\n#define BNX2_L2CTX_L5_STATUSB_NUM(sb_id)\t\t\\\n\t(((sb_id) > 0) ? (((sb_id) + 7) << BNX2_L2CTX_L5_STATUSB_NUM_SHIFT) : 0)\n#define BNX2_L2CTX_L2_STATUSB_NUM(sb_id)\t\t\\\n\t(((sb_id) > 0) ? (((sb_id) + 7) << BNX2_L2CTX_L2_STATUSB_NUM_SHIFT) : 0)\n#define BNX2_L2CTX_HOST_BSEQ\t\t\t\t0x00000008\n#define BNX2_L2CTX_NX_BSEQ\t\t\t\t0x0000000c\n#define BNX2_L2CTX_NX_BDHADDR_HI\t\t\t0x00000010\n#define BNX2_L2CTX_NX_BDHADDR_LO\t\t\t0x00000014\n#define BNX2_L2CTX_NX_BDIDX\t\t\t\t0x00000018\n\n#define BNX2_L2CTX_HOST_PG_BDIDX\t\t\t0x00000044\n#define BNX2_L2CTX_PG_BUF_SIZE\t\t\t\t0x00000048\n#define BNX2_L2CTX_RBDC_KEY\t\t\t\t0x0000004c\n#define BNX2_L2CTX_RBDC_JUMBO_KEY\t\t\t 0x3ffe\n#define BNX2_L2CTX_NX_PG_BDHADDR_HI\t\t\t0x00000050\n#define BNX2_L2CTX_NX_PG_BDHADDR_LO\t\t\t0x00000054\n\n \n#define BNX2_PCICFG_MSI_CONTROL\t\t\t\t0x00000058\n#define BNX2_PCICFG_MSI_CONTROL_ENABLE\t\t\t (1L<<16)\n\n#define BNX2_PCICFG_MISC_CONFIG\t\t\t\t0x00000068\n#define BNX2_PCICFG_MISC_CONFIG_TARGET_BYTE_SWAP\t (1L<<2)\n#define BNX2_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP\t (1L<<3)\n#define BNX2_PCICFG_MISC_CONFIG_RESERVED1\t\t (1L<<4)\n#define BNX2_PCICFG_MISC_CONFIG_CLOCK_CTL_ENA\t\t (1L<<5)\n#define BNX2_PCICFG_MISC_CONFIG_TARGET_GRC_WORD_SWAP\t (1L<<6)\n#define BNX2_PCICFG_MISC_CONFIG_REG_WINDOW_ENA\t\t (1L<<7)\n#define BNX2_PCICFG_MISC_CONFIG_CORE_RST_REQ\t\t (1L<<8)\n#define BNX2_PCICFG_MISC_CONFIG_CORE_RST_BSY\t\t (1L<<9)\n#define BNX2_PCICFG_MISC_CONFIG_GRC_WIN1_SWAP_EN\t (1L<<10)\n#define BNX2_PCICFG_MISC_CONFIG_GRC_WIN2_SWAP_EN\t (1L<<11)\n#define BNX2_PCICFG_MISC_CONFIG_GRC_WIN3_SWAP_EN\t (1L<<12)\n#define BNX2_PCICFG_MISC_CONFIG_ASIC_METAL_REV\t\t (0xffL<<16)\n#define BNX2_PCICFG_MISC_CONFIG_ASIC_BASE_REV\t\t (0xfL<<24)\n#define BNX2_PCICFG_MISC_CONFIG_ASIC_ID\t\t\t (0xfL<<28)\n\n#define BNX2_PCICFG_MISC_STATUS\t\t\t\t0x0000006c\n#define BNX2_PCICFG_MISC_STATUS_INTA_VALUE\t\t (1L<<0)\n#define BNX2_PCICFG_MISC_STATUS_32BIT_DET\t\t (1L<<1)\n#define BNX2_PCICFG_MISC_STATUS_M66EN\t\t\t (1L<<2)\n#define BNX2_PCICFG_MISC_STATUS_PCIX_DET\t\t (1L<<3)\n#define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED\t\t (0x3L<<4)\n#define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED_66\t\t (0L<<4)\n#define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED_100\t\t (1L<<4)\n#define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED_133\t\t (2L<<4)\n#define BNX2_PCICFG_MISC_STATUS_PCIX_SPEED_PCI_MODE\t (3L<<4)\n#define BNX2_PCICFG_MISC_STATUS_BAD_MEM_WRITE_BE\t (1L<<8)\n\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS\t\t0x00000070\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET\t (0xfL<<0)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ\t (0L<<0)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ\t (1L<<0)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ\t (2L<<0)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ\t (3L<<0)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ\t (4L<<0)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ\t (5L<<0)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ\t (6L<<0)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ\t (7L<<0)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW\t (0xfL<<0)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE\t (1L<<6)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT\t (1L<<7)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC\t (0x7L<<8)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF\t (0L<<8)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12\t (1L<<8)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6\t (2L<<8)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62\t (4L<<8)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_MIN_POWER\t (1L<<11)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED\t (0xfL<<12)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100\t (0L<<12)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80\t (1L<<12)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50\t (2L<<12)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40\t (4L<<12)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25\t (8L<<12)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP\t (1L<<16)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_17\t (1L<<17)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_18\t (1L<<18)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_19\t (1L<<19)\n#define BNX2_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED\t (0xfffL<<20)\n\n#define BNX2_PCICFG_REG_WINDOW_ADDRESS\t\t\t0x00000078\n#define BNX2_PCICFG_REG_WINDOW_ADDRESS_VAL\t\t (0xfffffL<<2)\n\n#define BNX2_PCICFG_REG_WINDOW\t\t\t\t0x00000080\n#define BNX2_PCICFG_INT_ACK_CMD\t\t\t\t0x00000084\n#define BNX2_PCICFG_INT_ACK_CMD_INDEX\t\t\t (0xffffL<<0)\n#define BNX2_PCICFG_INT_ACK_CMD_INDEX_VALID\t\t (1L<<16)\n#define BNX2_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM\t (1L<<17)\n#define BNX2_PCICFG_INT_ACK_CMD_MASK_INT\t\t (1L<<18)\n#define BNX2_PCICFG_INT_ACK_CMD_INTERRUPT_NUM\t\t (0xfL<<24)\n#define BNX2_PCICFG_INT_ACK_CMD_INT_NUM_SHIFT\t\t 24\n\n#define BNX2_PCICFG_STATUS_BIT_SET_CMD\t\t\t0x00000088\n#define BNX2_PCICFG_STATUS_BIT_CLEAR_CMD\t\t0x0000008c\n#define BNX2_PCICFG_MAILBOX_QUEUE_ADDR\t\t\t0x00000090\n#define BNX2_PCICFG_MAILBOX_QUEUE_DATA\t\t\t0x00000094\n\n#define BNX2_PCICFG_DEVICE_CONTROL\t\t\t0x000000b4\n#define BNX2_PCICFG_DEVICE_STATUS_NO_PEND\t\t ((1L<<5)<<16)\n\n \n#define BNX2_PCI_GRC_WINDOW_ADDR\t\t\t0x00000400\n#define BNX2_PCI_GRC_WINDOW_ADDR_VALUE\t\t\t (0x1ffL<<13)\n#define BNX2_PCI_GRC_WINDOW_ADDR_SEP_WIN\t\t (1L<<31)\n\n#define BNX2_PCI_GRC_WINDOW2_BASE\t\t \t 0xc000\n#define BNX2_PCI_GRC_WINDOW3_BASE\t\t \t 0xe000\n\n#define BNX2_PCI_CONFIG_1\t\t\t\t0x00000404\n#define BNX2_PCI_CONFIG_1_RESERVED0\t\t\t (0xffL<<0)\n#define BNX2_PCI_CONFIG_1_READ_BOUNDARY\t\t\t (0x7L<<8)\n#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_OFF\t\t (0L<<8)\n#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_16\t\t (1L<<8)\n#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_32\t\t (2L<<8)\n#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_64\t\t (3L<<8)\n#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_128\t\t (4L<<8)\n#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_256\t\t (5L<<8)\n#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_512\t\t (6L<<8)\n#define BNX2_PCI_CONFIG_1_READ_BOUNDARY_1024\t\t (7L<<8)\n#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY\t\t (0x7L<<11)\n#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_OFF\t\t (0L<<11)\n#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_16\t\t (1L<<11)\n#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_32\t\t (2L<<11)\n#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_64\t\t (3L<<11)\n#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_128\t\t (4L<<11)\n#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_256\t\t (5L<<11)\n#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_512\t\t (6L<<11)\n#define BNX2_PCI_CONFIG_1_WRITE_BOUNDARY_1024\t\t (7L<<11)\n#define BNX2_PCI_CONFIG_1_RESERVED1\t\t\t (0x3ffffL<<14)\n\n#define BNX2_PCI_CONFIG_2\t\t\t\t0x00000408\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE\t\t\t (0xfL<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_DISABLED\t\t (0L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_64K\t\t\t (1L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_128K\t\t (2L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_256K\t\t (3L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_512K\t\t (4L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_1M\t\t\t (5L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_2M\t\t\t (6L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_4M\t\t\t (7L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_8M\t\t\t (8L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_16M\t\t\t (9L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_32M\t\t\t (10L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_64M\t\t\t (11L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_128M\t\t (12L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_256M\t\t (13L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_512M\t\t (14L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_SIZE_1G\t\t\t (15L<<0)\n#define BNX2_PCI_CONFIG_2_BAR1_64ENA\t\t\t (1L<<4)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_RETRY\t\t\t (1L<<5)\n#define BNX2_PCI_CONFIG_2_CFG_CYCLE_RETRY\t\t (1L<<6)\n#define BNX2_PCI_CONFIG_2_FIRST_CFG_DONE\t\t (1L<<7)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE\t\t\t (0xffL<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED\t\t (0L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_1K\t\t (1L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_2K\t\t (2L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_4K\t\t (3L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_8K\t\t (4L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_16K\t\t (5L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_32K\t\t (6L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_64K\t\t (7L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_128K\t\t (8L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_256K\t\t (9L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_512K\t\t (10L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_1M\t\t (11L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_2M\t\t (12L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_4M\t\t (13L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_8M\t\t (14L<<8)\n#define BNX2_PCI_CONFIG_2_EXP_ROM_SIZE_16M\t\t (15L<<8)\n#define BNX2_PCI_CONFIG_2_MAX_SPLIT_LIMIT\t\t (0x1fL<<16)\n#define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT\t\t (0x3L<<21)\n#define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT_512\t\t (0L<<21)\n#define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT_1K\t\t (1L<<21)\n#define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT_2K\t\t (2L<<21)\n#define BNX2_PCI_CONFIG_2_MAX_READ_LIMIT_4K\t\t (3L<<21)\n#define BNX2_PCI_CONFIG_2_FORCE_32_BIT_MSTR\t\t (1L<<23)\n#define BNX2_PCI_CONFIG_2_FORCE_32_BIT_TGT\t\t (1L<<24)\n#define BNX2_PCI_CONFIG_2_KEEP_REQ_ASSERT\t\t (1L<<25)\n#define BNX2_PCI_CONFIG_2_RESERVED0\t\t\t (0x3fL<<26)\n#define BNX2_PCI_CONFIG_2_BAR_PREFETCH_XI\t\t (1L<<16)\n#define BNX2_PCI_CONFIG_2_RESERVED0_XI\t\t\t (0x7fffL<<17)\n\n#define BNX2_PCI_CONFIG_3\t\t\t\t0x0000040c\n#define BNX2_PCI_CONFIG_3_STICKY_BYTE\t\t\t (0xffL<<0)\n#define BNX2_PCI_CONFIG_3_REG_STICKY_BYTE\t\t (0xffL<<8)\n#define BNX2_PCI_CONFIG_3_FORCE_PME\t\t\t (1L<<24)\n#define BNX2_PCI_CONFIG_3_PME_STATUS\t\t\t (1L<<25)\n#define BNX2_PCI_CONFIG_3_PME_ENABLE\t\t\t (1L<<26)\n#define BNX2_PCI_CONFIG_3_PM_STATE\t\t\t (0x3L<<27)\n#define BNX2_PCI_CONFIG_3_VAUX_PRESET\t\t\t (1L<<30)\n#define BNX2_PCI_CONFIG_3_PCI_POWER\t\t\t (1L<<31)\n\n#define BNX2_PCI_PM_DATA_A\t\t\t\t0x00000410\n#define BNX2_PCI_PM_DATA_A_PM_DATA_0_PRG\t\t (0xffL<<0)\n#define BNX2_PCI_PM_DATA_A_PM_DATA_1_PRG\t\t (0xffL<<8)\n#define BNX2_PCI_PM_DATA_A_PM_DATA_2_PRG\t\t (0xffL<<16)\n#define BNX2_PCI_PM_DATA_A_PM_DATA_3_PRG\t\t (0xffL<<24)\n\n#define BNX2_PCI_PM_DATA_B\t\t\t\t0x00000414\n#define BNX2_PCI_PM_DATA_B_PM_DATA_4_PRG\t\t (0xffL<<0)\n#define BNX2_PCI_PM_DATA_B_PM_DATA_5_PRG\t\t (0xffL<<8)\n#define BNX2_PCI_PM_DATA_B_PM_DATA_6_PRG\t\t (0xffL<<16)\n#define BNX2_PCI_PM_DATA_B_PM_DATA_7_PRG\t\t (0xffL<<24)\n\n#define BNX2_PCI_SWAP_DIAG0\t\t\t\t0x00000418\n#define BNX2_PCI_SWAP_DIAG1\t\t\t\t0x0000041c\n#define BNX2_PCI_EXP_ROM_ADDR\t\t\t\t0x00000420\n#define BNX2_PCI_EXP_ROM_ADDR_ADDRESS\t\t\t (0x3fffffL<<2)\n#define BNX2_PCI_EXP_ROM_ADDR_REQ\t\t\t (1L<<31)\n\n#define BNX2_PCI_EXP_ROM_DATA\t\t\t\t0x00000424\n#define BNX2_PCI_VPD_INTF\t\t\t\t0x00000428\n#define BNX2_PCI_VPD_INTF_INTF_REQ\t\t\t (1L<<0)\n\n#define BNX2_PCI_VPD_ADDR_FLAG\t\t\t\t0x0000042c\n#define BNX2_PCI_VPD_ADDR_FLAG_MSK\t\t\t0x0000ffff\n#define BNX2_PCI_VPD_ADDR_FLAG_SL\t\t\t0L\n#define BNX2_PCI_VPD_ADDR_FLAG_ADDRESS\t\t\t (0x1fffL<<2)\n#define BNX2_PCI_VPD_ADDR_FLAG_WR\t\t\t (1L<<15)\n\n#define BNX2_PCI_VPD_DATA\t\t\t\t0x00000430\n#define BNX2_PCI_ID_VAL1\t\t\t\t0x00000434\n#define BNX2_PCI_ID_VAL1_DEVICE_ID\t\t\t (0xffffL<<0)\n#define BNX2_PCI_ID_VAL1_VENDOR_ID\t\t\t (0xffffL<<16)\n\n#define BNX2_PCI_ID_VAL2\t\t\t\t0x00000438\n#define BNX2_PCI_ID_VAL2_SUBSYSTEM_VENDOR_ID\t\t (0xffffL<<0)\n#define BNX2_PCI_ID_VAL2_SUBSYSTEM_ID\t\t\t (0xffffL<<16)\n\n#define BNX2_PCI_ID_VAL3\t\t\t\t0x0000043c\n#define BNX2_PCI_ID_VAL3_CLASS_CODE\t\t\t (0xffffffL<<0)\n#define BNX2_PCI_ID_VAL3_REVISION_ID\t\t\t (0xffL<<24)\n\n#define BNX2_PCI_ID_VAL4\t\t\t\t0x00000440\n#define BNX2_PCI_ID_VAL4_CAP_ENA\t\t\t (0xfL<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_0\t\t\t (0L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_1\t\t\t (1L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_2\t\t\t (2L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_3\t\t\t (3L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_4\t\t\t (4L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_5\t\t\t (5L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_6\t\t\t (6L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_7\t\t\t (7L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_8\t\t\t (8L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_9\t\t\t (9L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_10\t\t\t (10L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_11\t\t\t (11L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_12\t\t\t (12L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_13\t\t\t (13L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_14\t\t\t (14L<<0)\n#define BNX2_PCI_ID_VAL4_CAP_ENA_15\t\t\t (15L<<0)\n#define BNX2_PCI_ID_VAL4_RESERVED0\t\t\t (0x3L<<4)\n#define BNX2_PCI_ID_VAL4_PM_SCALE_PRG\t\t\t (0x3L<<6)\n#define BNX2_PCI_ID_VAL4_PM_SCALE_PRG_0\t\t\t (0L<<6)\n#define BNX2_PCI_ID_VAL4_PM_SCALE_PRG_1\t\t\t (1L<<6)\n#define BNX2_PCI_ID_VAL4_PM_SCALE_PRG_2\t\t\t (2L<<6)\n#define BNX2_PCI_ID_VAL4_PM_SCALE_PRG_3\t\t\t (3L<<6)\n#define BNX2_PCI_ID_VAL4_MSI_PV_MASK_CAP\t\t (1L<<8)\n#define BNX2_PCI_ID_VAL4_MSI_LIMIT\t\t\t (0x7L<<9)\n#define BNX2_PCI_ID_VAL4_MULTI_MSG_CAP\t\t\t (0x7L<<12)\n#define BNX2_PCI_ID_VAL4_MSI_ENABLE\t\t\t (1L<<15)\n#define BNX2_PCI_ID_VAL4_MAX_64_ADVERTIZE\t\t (1L<<16)\n#define BNX2_PCI_ID_VAL4_MAX_133_ADVERTIZE\t\t (1L<<17)\n#define BNX2_PCI_ID_VAL4_RESERVED2\t\t\t (0x7L<<18)\n#define BNX2_PCI_ID_VAL4_MAX_CUMULATIVE_SIZE_B21\t (0x3L<<21)\n#define BNX2_PCI_ID_VAL4_MAX_SPLIT_SIZE_B21\t\t (0x3L<<23)\n#define BNX2_PCI_ID_VAL4_MAX_CUMULATIVE_SIZE_B0\t\t (1L<<25)\n#define BNX2_PCI_ID_VAL4_MAX_MEM_READ_SIZE_B10\t\t (0x3L<<26)\n#define BNX2_PCI_ID_VAL4_MAX_SPLIT_SIZE_B0\t\t (1L<<28)\n#define BNX2_PCI_ID_VAL4_RESERVED3\t\t\t (0x7L<<29)\n#define BNX2_PCI_ID_VAL4_RESERVED3_XI\t\t\t (0xffffL<<16)\n\n#define BNX2_PCI_ID_VAL5\t\t\t\t0x00000444\n#define BNX2_PCI_ID_VAL5_D1_SUPPORT\t\t\t (1L<<0)\n#define BNX2_PCI_ID_VAL5_D2_SUPPORT\t\t\t (1L<<1)\n#define BNX2_PCI_ID_VAL5_PME_IN_D0\t\t\t (1L<<2)\n#define BNX2_PCI_ID_VAL5_PME_IN_D1\t\t\t (1L<<3)\n#define BNX2_PCI_ID_VAL5_PME_IN_D2\t\t\t (1L<<4)\n#define BNX2_PCI_ID_VAL5_PME_IN_D3_HOT\t\t\t (1L<<5)\n#define BNX2_PCI_ID_VAL5_RESERVED0_TE\t\t\t (0x3ffffffL<<6)\n#define BNX2_PCI_ID_VAL5_PM_VERSION_XI\t\t\t (0x7L<<6)\n#define BNX2_PCI_ID_VAL5_NO_SOFT_RESET_XI\t\t (1L<<9)\n#define BNX2_PCI_ID_VAL5_RESERVED0_XI\t\t\t (0x3fffffL<<10)\n\n#define BNX2_PCI_PCIX_EXTENDED_STATUS\t\t\t0x00000448\n#define BNX2_PCI_PCIX_EXTENDED_STATUS_NO_SNOOP\t\t (1L<<8)\n#define BNX2_PCI_PCIX_EXTENDED_STATUS_LONG_BURST\t (1L<<9)\n#define BNX2_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_CLASS\t (0xfL<<16)\n#define BNX2_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_IDX\t (0xffL<<24)\n\n#define BNX2_PCI_ID_VAL6\t\t\t\t0x0000044c\n#define BNX2_PCI_ID_VAL6_MAX_LAT\t\t\t (0xffL<<0)\n#define BNX2_PCI_ID_VAL6_MIN_GNT\t\t\t (0xffL<<8)\n#define BNX2_PCI_ID_VAL6_BIST\t\t\t\t (0xffL<<16)\n#define BNX2_PCI_ID_VAL6_RESERVED0\t\t\t (0xffL<<24)\n\n#define BNX2_PCI_MSI_DATA\t\t\t\t0x00000450\n#define BNX2_PCI_MSI_DATA_MSI_DATA\t\t\t (0xffffL<<0)\n\n#define BNX2_PCI_MSI_ADDR_H\t\t\t\t0x00000454\n#define BNX2_PCI_MSI_ADDR_L\t\t\t\t0x00000458\n#define BNX2_PCI_MSI_ADDR_L_VAL\t\t\t\t (0x3fffffffL<<2)\n\n#define BNX2_PCI_CFG_ACCESS_CMD\t\t\t\t0x0000045c\n#define BNX2_PCI_CFG_ACCESS_CMD_ADR\t\t\t (0x3fL<<2)\n#define BNX2_PCI_CFG_ACCESS_CMD_RD_REQ\t\t\t (1L<<27)\n#define BNX2_PCI_CFG_ACCESS_CMD_WR_REQ\t\t\t (0xfL<<28)\n\n#define BNX2_PCI_CFG_ACCESS_DATA\t\t\t0x00000460\n#define BNX2_PCI_MSI_MASK\t\t\t\t0x00000464\n#define BNX2_PCI_MSI_MASK_MSI_MASK\t\t\t (0xffffffffL<<0)\n\n#define BNX2_PCI_MSI_PEND\t\t\t\t0x00000468\n#define BNX2_PCI_MSI_PEND_MSI_PEND\t\t\t (0xffffffffL<<0)\n\n#define BNX2_PCI_PM_DATA_C\t\t\t\t0x0000046c\n#define BNX2_PCI_PM_DATA_C_PM_DATA_8_PRG\t\t (0xffL<<0)\n#define BNX2_PCI_PM_DATA_C_RESERVED0\t\t\t (0xffffffL<<8)\n\n#define BNX2_PCI_MSIX_CONTROL\t\t\t\t0x000004c0\n#define BNX2_PCI_MSIX_CONTROL_MSIX_TBL_SIZ\t\t (0x7ffL<<0)\n#define BNX2_PCI_MSIX_CONTROL_RESERVED0\t\t\t (0x1fffffL<<11)\n\n#define BNX2_PCI_MSIX_TBL_OFF_BIR\t\t\t0x000004c4\n#define BNX2_PCI_MSIX_TBL_OFF_BIR_MSIX_TBL_BIR\t\t (0x7L<<0)\n#define BNX2_PCI_MSIX_TBL_OFF_BIR_MSIX_TBL_OFF\t\t (0x1fffffffL<<3)\n\n#define BNX2_PCI_MSIX_PBA_OFF_BIT\t\t\t0x000004c8\n#define BNX2_PCI_MSIX_PBA_OFF_BIT_MSIX_PBA_BIR\t\t (0x7L<<0)\n#define BNX2_PCI_MSIX_PBA_OFF_BIT_MSIX_PBA_OFF\t\t (0x1fffffffL<<3)\n\n#define BNX2_PCI_PCIE_CAPABILITY\t\t\t0x000004d0\n#define BNX2_PCI_PCIE_CAPABILITY_INTERRUPT_MSG_NUM\t (0x1fL<<0)\n#define BNX2_PCI_PCIE_CAPABILITY_COMPLY_PCIE_1_1\t (1L<<5)\n\n#define BNX2_PCI_DEVICE_CAPABILITY\t\t\t0x000004d4\n#define BNX2_PCI_DEVICE_CAPABILITY_MAX_PL_SIZ_SUPPORTED\t (0x7L<<0)\n#define BNX2_PCI_DEVICE_CAPABILITY_EXTENDED_TAG_SUPPORT\t (1L<<5)\n#define BNX2_PCI_DEVICE_CAPABILITY_L0S_ACCEPTABLE_LATENCY\t (0x7L<<6)\n#define BNX2_PCI_DEVICE_CAPABILITY_L1_ACCEPTABLE_LATENCY\t (0x7L<<9)\n#define BNX2_PCI_DEVICE_CAPABILITY_ROLE_BASED_ERR_RPT\t (1L<<15)\n\n#define BNX2_PCI_LINK_CAPABILITY\t\t\t0x000004dc\n#define BNX2_PCI_LINK_CAPABILITY_MAX_LINK_SPEED\t\t (0xfL<<0)\n#define BNX2_PCI_LINK_CAPABILITY_MAX_LINK_SPEED_0001\t (1L<<0)\n#define BNX2_PCI_LINK_CAPABILITY_MAX_LINK_SPEED_0010\t (1L<<0)\n#define BNX2_PCI_LINK_CAPABILITY_MAX_LINK_WIDTH\t\t (0x1fL<<4)\n#define BNX2_PCI_LINK_CAPABILITY_CLK_POWER_MGMT\t\t (1L<<9)\n#define BNX2_PCI_LINK_CAPABILITY_ASPM_SUPPORT\t\t (0x3L<<10)\n#define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_LAT\t\t (0x7L<<12)\n#define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_LAT_101\t (5L<<12)\n#define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_LAT_110\t (6L<<12)\n#define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_LAT\t\t (0x7L<<15)\n#define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_LAT_001\t (1L<<15)\n#define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_LAT_010\t (2L<<15)\n#define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_COMM_LAT\t (0x7L<<18)\n#define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_COMM_LAT_101\t (5L<<18)\n#define BNX2_PCI_LINK_CAPABILITY_L0S_EXIT_COMM_LAT_110\t (6L<<18)\n#define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_COMM_LAT\t (0x7L<<21)\n#define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_COMM_LAT_001\t (1L<<21)\n#define BNX2_PCI_LINK_CAPABILITY_L1_EXIT_COMM_LAT_010\t (2L<<21)\n#define BNX2_PCI_LINK_CAPABILITY_PORT_NUM\t\t (0xffL<<24)\n\n#define BNX2_PCI_PCIE_DEVICE_CAPABILITY_2\t\t0x000004e4\n#define BNX2_PCI_PCIE_DEVICE_CAPABILITY_2_CMPL_TO_RANGE_SUPP\t (0xfL<<0)\n#define BNX2_PCI_PCIE_DEVICE_CAPABILITY_2_CMPL_TO_DISABL_SUPP\t (1L<<4)\n#define BNX2_PCI_PCIE_DEVICE_CAPABILITY_2_RESERVED\t (0x7ffffffL<<5)\n\n#define BNX2_PCI_PCIE_LINK_CAPABILITY_2\t\t\t0x000004e8\n#define BNX2_PCI_PCIE_LINK_CAPABILITY_2_RESERVED\t (0xffffffffL<<0)\n\n#define BNX2_PCI_GRC_WINDOW1_ADDR\t\t\t0x00000610\n#define BNX2_PCI_GRC_WINDOW1_ADDR_VALUE\t\t\t (0x1ffL<<13)\n\n#define BNX2_PCI_GRC_WINDOW2_ADDR\t\t\t0x00000614\n#define BNX2_PCI_GRC_WINDOW2_ADDR_VALUE\t\t\t (0x1ffL<<13)\n\n#define BNX2_PCI_GRC_WINDOW3_ADDR\t\t\t0x00000618\n#define BNX2_PCI_GRC_WINDOW3_ADDR_VALUE\t\t\t (0x1ffL<<13)\n\n#define BNX2_MSIX_TABLE_ADDR\t\t\t\t 0x318000\n#define BNX2_MSIX_PBA_ADDR\t\t\t\t 0x31c000\n\n \n#define BNX2_MISC_COMMAND\t\t\t\t0x00000800\n#define BNX2_MISC_COMMAND_ENABLE_ALL\t\t\t (1L<<0)\n#define BNX2_MISC_COMMAND_DISABLE_ALL\t\t\t (1L<<1)\n#define BNX2_MISC_COMMAND_SW_RESET\t\t\t (1L<<4)\n#define BNX2_MISC_COMMAND_POR_RESET\t\t\t (1L<<5)\n#define BNX2_MISC_COMMAND_HD_RESET\t\t\t (1L<<6)\n#define BNX2_MISC_COMMAND_CMN_SW_RESET\t\t\t (1L<<7)\n#define BNX2_MISC_COMMAND_PAR_ERROR\t\t\t (1L<<8)\n#define BNX2_MISC_COMMAND_CS16_ERR\t\t\t (1L<<9)\n#define BNX2_MISC_COMMAND_CS16_ERR_LOC\t\t\t (0xfL<<12)\n#define BNX2_MISC_COMMAND_PAR_ERR_RAM\t\t\t (0x7fL<<16)\n#define BNX2_MISC_COMMAND_POWERDOWN_EVENT\t\t (1L<<23)\n#define BNX2_MISC_COMMAND_SW_SHUTDOWN\t\t\t (1L<<24)\n#define BNX2_MISC_COMMAND_SHUTDOWN_EN\t\t\t (1L<<25)\n#define BNX2_MISC_COMMAND_DINTEG_ATTN_EN\t\t (1L<<26)\n#define BNX2_MISC_COMMAND_PCIE_LINK_IN_L23\t\t (1L<<27)\n#define BNX2_MISC_COMMAND_PCIE_DIS\t\t\t (1L<<28)\n\n#define BNX2_MISC_CFG\t\t\t\t\t0x00000804\n#define BNX2_MISC_CFG_GRC_TMOUT\t\t\t\t (1L<<0)\n#define BNX2_MISC_CFG_NVM_WR_EN\t\t\t\t (0x3L<<1)\n#define BNX2_MISC_CFG_NVM_WR_EN_PROTECT\t\t\t (0L<<1)\n#define BNX2_MISC_CFG_NVM_WR_EN_PCI\t\t\t (1L<<1)\n#define BNX2_MISC_CFG_NVM_WR_EN_ALLOW\t\t\t (2L<<1)\n#define BNX2_MISC_CFG_NVM_WR_EN_ALLOW2\t\t\t (3L<<1)\n#define BNX2_MISC_CFG_BIST_EN\t\t\t\t (1L<<3)\n#define BNX2_MISC_CFG_CK25_OUT_ALT_SRC\t\t\t (1L<<4)\n#define BNX2_MISC_CFG_RESERVED5_TE\t\t\t (1L<<5)\n#define BNX2_MISC_CFG_RESERVED6_TE\t\t\t (1L<<6)\n#define BNX2_MISC_CFG_CLK_CTL_OVERRIDE\t\t\t (1L<<7)\n#define BNX2_MISC_CFG_LEDMODE\t\t\t\t (0x7L<<8)\n#define BNX2_MISC_CFG_LEDMODE_MAC\t\t\t (0L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY1_TE\t\t\t (1L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY2_TE\t\t\t (2L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY3_TE\t\t\t (3L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY4_TE\t\t\t (4L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY5_TE\t\t\t (5L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY6_TE\t\t\t (6L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY7_TE\t\t\t (7L<<8)\n#define BNX2_MISC_CFG_MCP_GRC_TMOUT_TE\t\t\t (1L<<11)\n#define BNX2_MISC_CFG_DBU_GRC_TMOUT_TE\t\t\t (1L<<12)\n#define BNX2_MISC_CFG_LEDMODE_XI\t\t\t (0xfL<<8)\n#define BNX2_MISC_CFG_LEDMODE_MAC_XI\t\t\t (0L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY1_XI\t\t\t (1L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY2_XI\t\t\t (2L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY3_XI\t\t\t (3L<<8)\n#define BNX2_MISC_CFG_LEDMODE_MAC2_XI\t\t\t (4L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY4_XI\t\t\t (5L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY5_XI\t\t\t (6L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY6_XI\t\t\t (7L<<8)\n#define BNX2_MISC_CFG_LEDMODE_MAC3_XI\t\t\t (8L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY7_XI\t\t\t (9L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY8_XI\t\t\t (10L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY9_XI\t\t\t (11L<<8)\n#define BNX2_MISC_CFG_LEDMODE_MAC4_XI\t\t\t (12L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY10_XI\t\t\t (13L<<8)\n#define BNX2_MISC_CFG_LEDMODE_PHY11_XI\t\t\t (14L<<8)\n#define BNX2_MISC_CFG_LEDMODE_UNUSED_XI\t\t\t (15L<<8)\n#define BNX2_MISC_CFG_PORT_SELECT_XI\t\t\t (1L<<13)\n#define BNX2_MISC_CFG_PARITY_MODE_XI\t\t\t (1L<<14)\n\n#define BNX2_MISC_ID\t\t\t\t\t0x00000808\n#define BNX2_MISC_ID_BOND_ID\t\t\t\t (0xfL<<0)\n#define BNX2_MISC_ID_BOND_ID_X\t\t\t\t (0L<<0)\n#define BNX2_MISC_ID_BOND_ID_C\t\t\t\t (3L<<0)\n#define BNX2_MISC_ID_BOND_ID_S\t\t\t\t (12L<<0)\n#define BNX2_MISC_ID_CHIP_METAL\t\t\t\t (0xffL<<4)\n#define BNX2_MISC_ID_CHIP_REV\t\t\t\t (0xfL<<12)\n#define BNX2_MISC_ID_CHIP_NUM\t\t\t\t (0xffffL<<16)\n\n#define BNX2_MISC_ENABLE_STATUS_BITS\t\t\t0x0000080c\n#define BNX2_MISC_ENABLE_STATUS_BITS_TX_SCHEDULER_ENABLE\t (1L<<0)\n#define BNX2_MISC_ENABLE_STATUS_BITS_TX_BD_READ_ENABLE\t (1L<<1)\n#define BNX2_MISC_ENABLE_STATUS_BITS_TX_BD_CACHE_ENABLE\t (1L<<2)\n#define BNX2_MISC_ENABLE_STATUS_BITS_TX_PROCESSOR_ENABLE\t (1L<<3)\n#define BNX2_MISC_ENABLE_STATUS_BITS_TX_DMA_ENABLE\t (1L<<4)\n#define BNX2_MISC_ENABLE_STATUS_BITS_TX_PATCHUP_ENABLE\t (1L<<5)\n#define BNX2_MISC_ENABLE_STATUS_BITS_TX_PAYLOAD_Q_ENABLE\t (1L<<6)\n#define BNX2_MISC_ENABLE_STATUS_BITS_TX_HEADER_Q_ENABLE\t (1L<<7)\n#define BNX2_MISC_ENABLE_STATUS_BITS_TX_ASSEMBLER_ENABLE\t (1L<<8)\n#define BNX2_MISC_ENABLE_STATUS_BITS_EMAC_ENABLE\t (1L<<9)\n#define BNX2_MISC_ENABLE_STATUS_BITS_RX_PARSER_MAC_ENABLE\t (1L<<10)\n#define BNX2_MISC_ENABLE_STATUS_BITS_RX_PARSER_CATCHUP_ENABLE\t (1L<<11)\n#define BNX2_MISC_ENABLE_STATUS_BITS_RX_MBUF_ENABLE\t (1L<<12)\n#define BNX2_MISC_ENABLE_STATUS_BITS_RX_LOOKUP_ENABLE\t (1L<<13)\n#define BNX2_MISC_ENABLE_STATUS_BITS_RX_PROCESSOR_ENABLE\t (1L<<14)\n#define BNX2_MISC_ENABLE_STATUS_BITS_RX_V2P_ENABLE\t (1L<<15)\n#define BNX2_MISC_ENABLE_STATUS_BITS_RX_BD_CACHE_ENABLE\t (1L<<16)\n#define BNX2_MISC_ENABLE_STATUS_BITS_RX_DMA_ENABLE\t (1L<<17)\n#define BNX2_MISC_ENABLE_STATUS_BITS_COMPLETION_ENABLE\t (1L<<18)\n#define BNX2_MISC_ENABLE_STATUS_BITS_HOST_COALESCE_ENABLE\t (1L<<19)\n#define BNX2_MISC_ENABLE_STATUS_BITS_MAILBOX_QUEUE_ENABLE\t (1L<<20)\n#define BNX2_MISC_ENABLE_STATUS_BITS_CONTEXT_ENABLE\t (1L<<21)\n#define BNX2_MISC_ENABLE_STATUS_BITS_CMD_SCHEDULER_ENABLE\t (1L<<22)\n#define BNX2_MISC_ENABLE_STATUS_BITS_CMD_PROCESSOR_ENABLE\t (1L<<23)\n#define BNX2_MISC_ENABLE_STATUS_BITS_MGMT_PROCESSOR_ENABLE\t (1L<<24)\n#define BNX2_MISC_ENABLE_STATUS_BITS_TIMER_ENABLE\t (1L<<25)\n#define BNX2_MISC_ENABLE_STATUS_BITS_DMA_ENGINE_ENABLE\t (1L<<26)\n#define BNX2_MISC_ENABLE_STATUS_BITS_UMP_ENABLE\t\t (1L<<27)\n#define BNX2_MISC_ENABLE_STATUS_BITS_RV2P_CMD_SCHEDULER_ENABLE\t (1L<<28)\n#define BNX2_MISC_ENABLE_STATUS_BITS_RSVD_FUTURE_ENABLE\t (0x7L<<29)\n\n#define BNX2_MISC_ENABLE_SET_BITS\t\t\t0x00000810\n#define BNX2_MISC_ENABLE_SET_BITS_TX_SCHEDULER_ENABLE\t (1L<<0)\n#define BNX2_MISC_ENABLE_SET_BITS_TX_BD_READ_ENABLE\t (1L<<1)\n#define BNX2_MISC_ENABLE_SET_BITS_TX_BD_CACHE_ENABLE\t (1L<<2)\n#define BNX2_MISC_ENABLE_SET_BITS_TX_PROCESSOR_ENABLE\t (1L<<3)\n#define BNX2_MISC_ENABLE_SET_BITS_TX_DMA_ENABLE\t\t (1L<<4)\n#define BNX2_MISC_ENABLE_SET_BITS_TX_PATCHUP_ENABLE\t (1L<<5)\n#define BNX2_MISC_ENABLE_SET_BITS_TX_PAYLOAD_Q_ENABLE\t (1L<<6)\n#define BNX2_MISC_ENABLE_SET_BITS_TX_HEADER_Q_ENABLE\t (1L<<7)\n#define BNX2_MISC_ENABLE_SET_BITS_TX_ASSEMBLER_ENABLE\t (1L<<8)\n#define BNX2_MISC_ENABLE_SET_BITS_EMAC_ENABLE\t\t (1L<<9)\n#define BNX2_MISC_ENABLE_SET_BITS_RX_PARSER_MAC_ENABLE\t (1L<<10)\n#define BNX2_MISC_ENABLE_SET_BITS_RX_PARSER_CATCHUP_ENABLE\t (1L<<11)\n#define BNX2_MISC_ENABLE_SET_BITS_RX_MBUF_ENABLE\t (1L<<12)\n#define BNX2_MISC_ENABLE_SET_BITS_RX_LOOKUP_ENABLE\t (1L<<13)\n#define BNX2_MISC_ENABLE_SET_BITS_RX_PROCESSOR_ENABLE\t (1L<<14)\n#define BNX2_MISC_ENABLE_SET_BITS_RX_V2P_ENABLE\t\t (1L<<15)\n#define BNX2_MISC_ENABLE_SET_BITS_RX_BD_CACHE_ENABLE\t (1L<<16)\n#define BNX2_MISC_ENABLE_SET_BITS_RX_DMA_ENABLE\t\t (1L<<17)\n#define BNX2_MISC_ENABLE_SET_BITS_COMPLETION_ENABLE\t (1L<<18)\n#define BNX2_MISC_ENABLE_SET_BITS_HOST_COALESCE_ENABLE\t (1L<<19)\n#define BNX2_MISC_ENABLE_SET_BITS_MAILBOX_QUEUE_ENABLE\t (1L<<20)\n#define BNX2_MISC_ENABLE_SET_BITS_CONTEXT_ENABLE\t (1L<<21)\n#define BNX2_MISC_ENABLE_SET_BITS_CMD_SCHEDULER_ENABLE\t (1L<<22)\n#define BNX2_MISC_ENABLE_SET_BITS_CMD_PROCESSOR_ENABLE\t (1L<<23)\n#define BNX2_MISC_ENABLE_SET_BITS_MGMT_PROCESSOR_ENABLE\t (1L<<24)\n#define BNX2_MISC_ENABLE_SET_BITS_TIMER_ENABLE\t\t (1L<<25)\n#define BNX2_MISC_ENABLE_SET_BITS_DMA_ENGINE_ENABLE\t (1L<<26)\n#define BNX2_MISC_ENABLE_SET_BITS_UMP_ENABLE\t\t (1L<<27)\n#define BNX2_MISC_ENABLE_SET_BITS_RV2P_CMD_SCHEDULER_ENABLE\t (1L<<28)\n#define BNX2_MISC_ENABLE_SET_BITS_RSVD_FUTURE_ENABLE\t (0x7L<<29)\n\n#define BNX2_MISC_ENABLE_CLR_BITS\t\t\t0x00000814\n#define BNX2_MISC_ENABLE_CLR_BITS_TX_SCHEDULER_ENABLE\t (1L<<0)\n#define BNX2_MISC_ENABLE_CLR_BITS_TX_BD_READ_ENABLE\t (1L<<1)\n#define BNX2_MISC_ENABLE_CLR_BITS_TX_BD_CACHE_ENABLE\t (1L<<2)\n#define BNX2_MISC_ENABLE_CLR_BITS_TX_PROCESSOR_ENABLE\t (1L<<3)\n#define BNX2_MISC_ENABLE_CLR_BITS_TX_DMA_ENABLE\t\t (1L<<4)\n#define BNX2_MISC_ENABLE_CLR_BITS_TX_PATCHUP_ENABLE\t (1L<<5)\n#define BNX2_MISC_ENABLE_CLR_BITS_TX_PAYLOAD_Q_ENABLE\t (1L<<6)\n#define BNX2_MISC_ENABLE_CLR_BITS_TX_HEADER_Q_ENABLE\t (1L<<7)\n#define BNX2_MISC_ENABLE_CLR_BITS_TX_ASSEMBLER_ENABLE\t (1L<<8)\n#define BNX2_MISC_ENABLE_CLR_BITS_EMAC_ENABLE\t\t (1L<<9)\n#define BNX2_MISC_ENABLE_CLR_BITS_RX_PARSER_MAC_ENABLE\t (1L<<10)\n#define BNX2_MISC_ENABLE_CLR_BITS_RX_PARSER_CATCHUP_ENABLE\t (1L<<11)\n#define BNX2_MISC_ENABLE_CLR_BITS_RX_MBUF_ENABLE\t (1L<<12)\n#define BNX2_MISC_ENABLE_CLR_BITS_RX_LOOKUP_ENABLE\t (1L<<13)\n#define BNX2_MISC_ENABLE_CLR_BITS_RX_PROCESSOR_ENABLE\t (1L<<14)\n#define BNX2_MISC_ENABLE_CLR_BITS_RX_V2P_ENABLE\t\t (1L<<15)\n#define BNX2_MISC_ENABLE_CLR_BITS_RX_BD_CACHE_ENABLE\t (1L<<16)\n#define BNX2_MISC_ENABLE_CLR_BITS_RX_DMA_ENABLE\t\t (1L<<17)\n#define BNX2_MISC_ENABLE_CLR_BITS_COMPLETION_ENABLE\t (1L<<18)\n#define BNX2_MISC_ENABLE_CLR_BITS_HOST_COALESCE_ENABLE\t (1L<<19)\n#define BNX2_MISC_ENABLE_CLR_BITS_MAILBOX_QUEUE_ENABLE\t (1L<<20)\n#define BNX2_MISC_ENABLE_CLR_BITS_CONTEXT_ENABLE\t (1L<<21)\n#define BNX2_MISC_ENABLE_CLR_BITS_CMD_SCHEDULER_ENABLE\t (1L<<22)\n#define BNX2_MISC_ENABLE_CLR_BITS_CMD_PROCESSOR_ENABLE\t (1L<<23)\n#define BNX2_MISC_ENABLE_CLR_BITS_MGMT_PROCESSOR_ENABLE\t (1L<<24)\n#define BNX2_MISC_ENABLE_CLR_BITS_TIMER_ENABLE\t\t (1L<<25)\n#define BNX2_MISC_ENABLE_CLR_BITS_DMA_ENGINE_ENABLE\t (1L<<26)\n#define BNX2_MISC_ENABLE_CLR_BITS_UMP_ENABLE\t\t (1L<<27)\n#define BNX2_MISC_ENABLE_CLR_BITS_RV2P_CMD_SCHEDULER_ENABLE\t (1L<<28)\n#define BNX2_MISC_ENABLE_CLR_BITS_RSVD_FUTURE_ENABLE\t (0x7L<<29)\n\n#define BNX2_MISC_CLOCK_CONTROL_BITS\t\t\t0x00000818\n#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET\t (0xfL<<0)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ\t (0L<<0)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ\t (1L<<0)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ\t (2L<<0)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ\t (3L<<0)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ\t (4L<<0)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ\t (5L<<0)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ\t (6L<<0)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ\t (7L<<0)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW\t (0xfL<<0)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE\t (1L<<6)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT\t (1L<<7)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC\t (0x7L<<8)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF\t (0L<<8)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12\t (1L<<8)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6\t (2L<<8)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62\t (4L<<8)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED0_XI\t (0x7L<<8)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_MIN_POWER\t\t (1L<<11)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED\t (0xfL<<12)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100\t (0L<<12)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80\t (1L<<12)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50\t (2L<<12)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40\t (4L<<12)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25\t (8L<<12)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED1_XI\t (0xfL<<12)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP\t (1L<<16)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED_17_TE\t (1L<<17)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED_18_TE\t (1L<<18)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED_19_TE\t (1L<<19)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED_TE\t (0xfffL<<20)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_MGMT_XI\t (1L<<17)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED2_XI\t (0x3fL<<18)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_VCO_XI\t (0x7L<<24)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_RESERVED3_XI\t (1L<<27)\n#define BNX2_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_XI\t (0xfL<<28)\n\n#define BNX2_MISC_SPIO\t\t\t\t\t0x0000081c\n#define BNX2_MISC_SPIO_VALUE\t\t\t\t (0xffL<<0)\n#define BNX2_MISC_SPIO_SET\t\t\t\t (0xffL<<8)\n#define BNX2_MISC_SPIO_CLR\t\t\t\t (0xffL<<16)\n#define BNX2_MISC_SPIO_FLOAT\t\t\t\t (0xffL<<24)\n\n#define BNX2_MISC_SPIO_INT\t\t\t\t0x00000820\n#define BNX2_MISC_SPIO_INT_INT_STATE_TE\t\t\t (0xfL<<0)\n#define BNX2_MISC_SPIO_INT_OLD_VALUE_TE\t\t\t (0xfL<<8)\n#define BNX2_MISC_SPIO_INT_OLD_SET_TE\t\t\t (0xfL<<16)\n#define BNX2_MISC_SPIO_INT_OLD_CLR_TE\t\t\t (0xfL<<24)\n#define BNX2_MISC_SPIO_INT_INT_STATE_XI\t\t\t (0xffL<<0)\n#define BNX2_MISC_SPIO_INT_OLD_VALUE_XI\t\t\t (0xffL<<8)\n#define BNX2_MISC_SPIO_INT_OLD_SET_XI\t\t\t (0xffL<<16)\n#define BNX2_MISC_SPIO_INT_OLD_CLR_XI\t\t\t (0xffL<<24)\n\n#define BNX2_MISC_CONFIG_LFSR\t\t\t\t0x00000824\n#define BNX2_MISC_CONFIG_LFSR_DIV\t\t\t (0xffffL<<0)\n\n#define BNX2_MISC_LFSR_MASK_BITS\t\t\t0x00000828\n#define BNX2_MISC_LFSR_MASK_BITS_TX_SCHEDULER_ENABLE\t (1L<<0)\n#define BNX2_MISC_LFSR_MASK_BITS_TX_BD_READ_ENABLE\t (1L<<1)\n#define BNX2_MISC_LFSR_MASK_BITS_TX_BD_CACHE_ENABLE\t (1L<<2)\n#define BNX2_MISC_LFSR_MASK_BITS_TX_PROCESSOR_ENABLE\t (1L<<3)\n#define BNX2_MISC_LFSR_MASK_BITS_TX_DMA_ENABLE\t\t (1L<<4)\n#define BNX2_MISC_LFSR_MASK_BITS_TX_PATCHUP_ENABLE\t (1L<<5)\n#define BNX2_MISC_LFSR_MASK_BITS_TX_PAYLOAD_Q_ENABLE\t (1L<<6)\n#define BNX2_MISC_LFSR_MASK_BITS_TX_HEADER_Q_ENABLE\t (1L<<7)\n#define BNX2_MISC_LFSR_MASK_BITS_TX_ASSEMBLER_ENABLE\t (1L<<8)\n#define BNX2_MISC_LFSR_MASK_BITS_EMAC_ENABLE\t\t (1L<<9)\n#define BNX2_MISC_LFSR_MASK_BITS_RX_PARSER_MAC_ENABLE\t (1L<<10)\n#define BNX2_MISC_LFSR_MASK_BITS_RX_PARSER_CATCHUP_ENABLE\t (1L<<11)\n#define BNX2_MISC_LFSR_MASK_BITS_RX_MBUF_ENABLE\t\t (1L<<12)\n#define BNX2_MISC_LFSR_MASK_BITS_RX_LOOKUP_ENABLE\t (1L<<13)\n#define BNX2_MISC_LFSR_MASK_BITS_RX_PROCESSOR_ENABLE\t (1L<<14)\n#define BNX2_MISC_LFSR_MASK_BITS_RX_V2P_ENABLE\t\t (1L<<15)\n#define BNX2_MISC_LFSR_MASK_BITS_RX_BD_CACHE_ENABLE\t (1L<<16)\n#define BNX2_MISC_LFSR_MASK_BITS_RX_DMA_ENABLE\t\t (1L<<17)\n#define BNX2_MISC_LFSR_MASK_BITS_COMPLETION_ENABLE\t (1L<<18)\n#define BNX2_MISC_LFSR_MASK_BITS_HOST_COALESCE_ENABLE\t (1L<<19)\n#define BNX2_MISC_LFSR_MASK_BITS_MAILBOX_QUEUE_ENABLE\t (1L<<20)\n#define BNX2_MISC_LFSR_MASK_BITS_CONTEXT_ENABLE\t\t (1L<<21)\n#define BNX2_MISC_LFSR_MASK_BITS_CMD_SCHEDULER_ENABLE\t (1L<<22)\n#define BNX2_MISC_LFSR_MASK_BITS_CMD_PROCESSOR_ENABLE\t (1L<<23)\n#define BNX2_MISC_LFSR_MASK_BITS_MGMT_PROCESSOR_ENABLE\t (1L<<24)\n#define BNX2_MISC_LFSR_MASK_BITS_TIMER_ENABLE\t\t (1L<<25)\n#define BNX2_MISC_LFSR_MASK_BITS_DMA_ENGINE_ENABLE\t (1L<<26)\n#define BNX2_MISC_LFSR_MASK_BITS_UMP_ENABLE\t\t (1L<<27)\n#define BNX2_MISC_LFSR_MASK_BITS_RV2P_CMD_SCHEDULER_ENABLE\t (1L<<28)\n#define BNX2_MISC_LFSR_MASK_BITS_RSVD_FUTURE_ENABLE\t (0x7L<<29)\n\n#define BNX2_MISC_ARB_REQ0\t\t\t\t0x0000082c\n#define BNX2_MISC_ARB_REQ1\t\t\t\t0x00000830\n#define BNX2_MISC_ARB_REQ2\t\t\t\t0x00000834\n#define BNX2_MISC_ARB_REQ3\t\t\t\t0x00000838\n#define BNX2_MISC_ARB_REQ4\t\t\t\t0x0000083c\n#define BNX2_MISC_ARB_FREE0\t\t\t\t0x00000840\n#define BNX2_MISC_ARB_FREE1\t\t\t\t0x00000844\n#define BNX2_MISC_ARB_FREE2\t\t\t\t0x00000848\n#define BNX2_MISC_ARB_FREE3\t\t\t\t0x0000084c\n#define BNX2_MISC_ARB_FREE4\t\t\t\t0x00000850\n#define BNX2_MISC_ARB_REQ_STATUS0\t\t\t0x00000854\n#define BNX2_MISC_ARB_REQ_STATUS1\t\t\t0x00000858\n#define BNX2_MISC_ARB_REQ_STATUS2\t\t\t0x0000085c\n#define BNX2_MISC_ARB_REQ_STATUS3\t\t\t0x00000860\n#define BNX2_MISC_ARB_REQ_STATUS4\t\t\t0x00000864\n#define BNX2_MISC_ARB_GNT0\t\t\t\t0x00000868\n#define BNX2_MISC_ARB_GNT0_0\t\t\t\t (0x7L<<0)\n#define BNX2_MISC_ARB_GNT0_1\t\t\t\t (0x7L<<4)\n#define BNX2_MISC_ARB_GNT0_2\t\t\t\t (0x7L<<8)\n#define BNX2_MISC_ARB_GNT0_3\t\t\t\t (0x7L<<12)\n#define BNX2_MISC_ARB_GNT0_4\t\t\t\t (0x7L<<16)\n#define BNX2_MISC_ARB_GNT0_5\t\t\t\t (0x7L<<20)\n#define BNX2_MISC_ARB_GNT0_6\t\t\t\t (0x7L<<24)\n#define BNX2_MISC_ARB_GNT0_7\t\t\t\t (0x7L<<28)\n\n#define BNX2_MISC_ARB_GNT1\t\t\t\t0x0000086c\n#define BNX2_MISC_ARB_GNT1_8\t\t\t\t (0x7L<<0)\n#define BNX2_MISC_ARB_GNT1_9\t\t\t\t (0x7L<<4)\n#define BNX2_MISC_ARB_GNT1_10\t\t\t\t (0x7L<<8)\n#define BNX2_MISC_ARB_GNT1_11\t\t\t\t (0x7L<<12)\n#define BNX2_MISC_ARB_GNT1_12\t\t\t\t (0x7L<<16)\n#define BNX2_MISC_ARB_GNT1_13\t\t\t\t (0x7L<<20)\n#define BNX2_MISC_ARB_GNT1_14\t\t\t\t (0x7L<<24)\n#define BNX2_MISC_ARB_GNT1_15\t\t\t\t (0x7L<<28)\n\n#define BNX2_MISC_ARB_GNT2\t\t\t\t0x00000870\n#define BNX2_MISC_ARB_GNT2_16\t\t\t\t (0x7L<<0)\n#define BNX2_MISC_ARB_GNT2_17\t\t\t\t (0x7L<<4)\n#define BNX2_MISC_ARB_GNT2_18\t\t\t\t (0x7L<<8)\n#define BNX2_MISC_ARB_GNT2_19\t\t\t\t (0x7L<<12)\n#define BNX2_MISC_ARB_GNT2_20\t\t\t\t (0x7L<<16)\n#define BNX2_MISC_ARB_GNT2_21\t\t\t\t (0x7L<<20)\n#define BNX2_MISC_ARB_GNT2_22\t\t\t\t (0x7L<<24)\n#define BNX2_MISC_ARB_GNT2_23\t\t\t\t (0x7L<<28)\n\n#define BNX2_MISC_ARB_GNT3\t\t\t\t0x00000874\n#define BNX2_MISC_ARB_GNT3_24\t\t\t\t (0x7L<<0)\n#define BNX2_MISC_ARB_GNT3_25\t\t\t\t (0x7L<<4)\n#define BNX2_MISC_ARB_GNT3_26\t\t\t\t (0x7L<<8)\n#define BNX2_MISC_ARB_GNT3_27\t\t\t\t (0x7L<<12)\n#define BNX2_MISC_ARB_GNT3_28\t\t\t\t (0x7L<<16)\n#define BNX2_MISC_ARB_GNT3_29\t\t\t\t (0x7L<<20)\n#define BNX2_MISC_ARB_GNT3_30\t\t\t\t (0x7L<<24)\n#define BNX2_MISC_ARB_GNT3_31\t\t\t\t (0x7L<<28)\n\n#define BNX2_MISC_RESERVED1\t\t\t\t0x00000878\n#define BNX2_MISC_RESERVED1_MISC_RESERVED1_VALUE\t (0x3fL<<0)\n\n#define BNX2_MISC_RESERVED2\t\t\t\t0x0000087c\n#define BNX2_MISC_RESERVED2_PCIE_DIS\t\t\t (1L<<0)\n#define BNX2_MISC_RESERVED2_LINK_IN_L23\t\t\t (1L<<1)\n\n#define BNX2_MISC_SM_ASF_CONTROL\t\t\t0x00000880\n#define BNX2_MISC_SM_ASF_CONTROL_ASF_RST\t\t (1L<<0)\n#define BNX2_MISC_SM_ASF_CONTROL_TSC_EN\t\t\t (1L<<1)\n#define BNX2_MISC_SM_ASF_CONTROL_WG_TO\t\t\t (1L<<2)\n#define BNX2_MISC_SM_ASF_CONTROL_HB_TO\t\t\t (1L<<3)\n#define BNX2_MISC_SM_ASF_CONTROL_PA_TO\t\t\t (1L<<4)\n#define BNX2_MISC_SM_ASF_CONTROL_PL_TO\t\t\t (1L<<5)\n#define BNX2_MISC_SM_ASF_CONTROL_RT_TO\t\t\t (1L<<6)\n#define BNX2_MISC_SM_ASF_CONTROL_SMB_EVENT\t\t (1L<<7)\n#define BNX2_MISC_SM_ASF_CONTROL_STRETCH_EN\t\t (1L<<8)\n#define BNX2_MISC_SM_ASF_CONTROL_STRETCH_PULSE\t\t (1L<<9)\n#define BNX2_MISC_SM_ASF_CONTROL_RES\t\t\t (0x3L<<10)\n#define BNX2_MISC_SM_ASF_CONTROL_SMB_EN\t\t\t (1L<<12)\n#define BNX2_MISC_SM_ASF_CONTROL_SMB_BB_EN\t\t (1L<<13)\n#define BNX2_MISC_SM_ASF_CONTROL_SMB_NO_ADDR_FILT\t (1L<<14)\n#define BNX2_MISC_SM_ASF_CONTROL_SMB_AUTOREAD\t\t (1L<<15)\n#define BNX2_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR1\t\t (0x7fL<<16)\n#define BNX2_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR2\t\t (0x7fL<<23)\n#define BNX2_MISC_SM_ASF_CONTROL_EN_NIC_SMB_ADDR_0\t (1L<<30)\n#define BNX2_MISC_SM_ASF_CONTROL_SMB_EARLY_ATTN\t\t (1L<<31)\n\n#define BNX2_MISC_SMB_IN\t\t\t\t0x00000884\n#define BNX2_MISC_SMB_IN_DAT_IN\t\t\t\t (0xffL<<0)\n#define BNX2_MISC_SMB_IN_RDY\t\t\t\t (1L<<8)\n#define BNX2_MISC_SMB_IN_DONE\t\t\t\t (1L<<9)\n#define BNX2_MISC_SMB_IN_FIRSTBYTE\t\t\t (1L<<10)\n#define BNX2_MISC_SMB_IN_STATUS\t\t\t\t (0x7L<<11)\n#define BNX2_MISC_SMB_IN_STATUS_OK\t\t\t (0x0L<<11)\n#define BNX2_MISC_SMB_IN_STATUS_PEC\t\t\t (0x1L<<11)\n#define BNX2_MISC_SMB_IN_STATUS_OFLOW\t\t\t (0x2L<<11)\n#define BNX2_MISC_SMB_IN_STATUS_STOP\t\t\t (0x3L<<11)\n#define BNX2_MISC_SMB_IN_STATUS_TIMEOUT\t\t\t (0x4L<<11)\n\n#define BNX2_MISC_SMB_OUT\t\t\t\t0x00000888\n#define BNX2_MISC_SMB_OUT_DAT_OUT\t\t\t (0xffL<<0)\n#define BNX2_MISC_SMB_OUT_RDY\t\t\t\t (1L<<8)\n#define BNX2_MISC_SMB_OUT_START\t\t\t\t (1L<<9)\n#define BNX2_MISC_SMB_OUT_LAST\t\t\t\t (1L<<10)\n#define BNX2_MISC_SMB_OUT_ACC_TYPE\t\t\t (1L<<11)\n#define BNX2_MISC_SMB_OUT_ENB_PEC\t\t\t (1L<<12)\n#define BNX2_MISC_SMB_OUT_GET_RX_LEN\t\t\t (1L<<13)\n#define BNX2_MISC_SMB_OUT_SMB_READ_LEN\t\t\t (0x3fL<<14)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS\t\t (0xfL<<20)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_OK\t\t (0L<<20)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_NACK\t (1L<<20)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_UFLOW\t\t (2L<<20)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_STOP\t\t (3L<<20)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_TIMEOUT\t (4L<<20)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_LOST\t (5L<<20)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_BADACK\t\t (6L<<20)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_NACK\t (9L<<20)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_LOST\t (0xdL<<20)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_SLAVEMODE\t\t (1L<<24)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_DAT_EN\t\t (1L<<25)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_DAT_IN\t\t (1L<<26)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_CLK_EN\t\t (1L<<27)\n#define BNX2_MISC_SMB_OUT_SMB_OUT_CLK_IN\t\t (1L<<28)\n\n#define BNX2_MISC_SMB_WATCHDOG\t\t\t\t0x0000088c\n#define BNX2_MISC_SMB_WATCHDOG_WATCHDOG\t\t\t (0xffffL<<0)\n\n#define BNX2_MISC_SMB_HEARTBEAT\t\t\t\t0x00000890\n#define BNX2_MISC_SMB_HEARTBEAT_HEARTBEAT\t\t (0xffffL<<0)\n\n#define BNX2_MISC_SMB_POLL_ASF\t\t\t\t0x00000894\n#define BNX2_MISC_SMB_POLL_ASF_POLL_ASF\t\t\t (0xffffL<<0)\n\n#define BNX2_MISC_SMB_POLL_LEGACY\t\t\t0x00000898\n#define BNX2_MISC_SMB_POLL_LEGACY_POLL_LEGACY\t\t (0xffffL<<0)\n\n#define BNX2_MISC_SMB_RETRAN\t\t\t\t0x0000089c\n#define BNX2_MISC_SMB_RETRAN_RETRAN\t\t\t (0xffL<<0)\n\n#define BNX2_MISC_SMB_TIMESTAMP\t\t\t\t0x000008a0\n#define BNX2_MISC_SMB_TIMESTAMP_TIMESTAMP\t\t (0xffffffffL<<0)\n\n#define BNX2_MISC_PERR_ENA0\t\t\t\t0x000008a4\n#define BNX2_MISC_PERR_ENA0_COM_MISC_CTXC\t\t (1L<<0)\n#define BNX2_MISC_PERR_ENA0_COM_MISC_REGF\t\t (1L<<1)\n#define BNX2_MISC_PERR_ENA0_COM_MISC_SCPAD\t\t (1L<<2)\n#define BNX2_MISC_PERR_ENA0_CP_MISC_CTXC\t\t (1L<<3)\n#define BNX2_MISC_PERR_ENA0_CP_MISC_REGF\t\t (1L<<4)\n#define BNX2_MISC_PERR_ENA0_CP_MISC_SCPAD\t\t (1L<<5)\n#define BNX2_MISC_PERR_ENA0_CS_MISC_TMEM\t\t (1L<<6)\n#define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM0\t\t (1L<<7)\n#define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM1\t\t (1L<<8)\n#define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM2\t\t (1L<<9)\n#define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM3\t\t (1L<<10)\n#define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM4\t\t (1L<<11)\n#define BNX2_MISC_PERR_ENA0_CTX_MISC_ACCM5\t\t (1L<<12)\n#define BNX2_MISC_PERR_ENA0_CTX_MISC_PGTBL\t\t (1L<<13)\n#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR0\t\t (1L<<14)\n#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR1\t\t (1L<<15)\n#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR2\t\t (1L<<16)\n#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR3\t\t (1L<<17)\n#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DR4\t\t (1L<<18)\n#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DW0\t\t (1L<<19)\n#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DW1\t\t (1L<<20)\n#define BNX2_MISC_PERR_ENA0_DMAE_MISC_DW2\t\t (1L<<21)\n#define BNX2_MISC_PERR_ENA0_HC_MISC_DMA\t\t\t (1L<<22)\n#define BNX2_MISC_PERR_ENA0_MCP_MISC_REGF\t\t (1L<<23)\n#define BNX2_MISC_PERR_ENA0_MCP_MISC_SCPAD\t\t (1L<<24)\n#define BNX2_MISC_PERR_ENA0_MQ_MISC_CTX\t\t\t (1L<<25)\n#define BNX2_MISC_PERR_ENA0_RBDC_MISC\t\t\t (1L<<26)\n#define BNX2_MISC_PERR_ENA0_RBUF_MISC_MB\t\t (1L<<27)\n#define BNX2_MISC_PERR_ENA0_RBUF_MISC_PTR\t\t (1L<<28)\n#define BNX2_MISC_PERR_ENA0_RDE_MISC_RPC\t\t (1L<<29)\n#define BNX2_MISC_PERR_ENA0_RDE_MISC_RPM\t\t (1L<<30)\n#define BNX2_MISC_PERR_ENA0_RV2P_MISC_CB0REGS\t\t (1L<<31)\n#define BNX2_MISC_PERR_ENA0_COM_DMAE_PERR_EN_XI\t\t (1L<<0)\n#define BNX2_MISC_PERR_ENA0_CP_DMAE_PERR_EN_XI\t\t (1L<<1)\n#define BNX2_MISC_PERR_ENA0_RPM_ACPIBEMEM_PERR_EN_XI\t (1L<<2)\n#define BNX2_MISC_PERR_ENA0_CTX_USAGE_CNT_PERR_EN_XI\t (1L<<3)\n#define BNX2_MISC_PERR_ENA0_CTX_PGTBL_PERR_EN_XI\t (1L<<4)\n#define BNX2_MISC_PERR_ENA0_CTX_CACHE_PERR_EN_XI\t (1L<<5)\n#define BNX2_MISC_PERR_ENA0_CTX_MIRROR_PERR_EN_XI\t (1L<<6)\n#define BNX2_MISC_PERR_ENA0_COM_CTXC_PERR_EN_XI\t\t (1L<<7)\n#define BNX2_MISC_PERR_ENA0_COM_SCPAD_PERR_EN_XI\t (1L<<8)\n#define BNX2_MISC_PERR_ENA0_CP_CTXC_PERR_EN_XI\t\t (1L<<9)\n#define BNX2_MISC_PERR_ENA0_CP_SCPAD_PERR_EN_XI\t\t (1L<<10)\n#define BNX2_MISC_PERR_ENA0_RXP_RBUFC_PERR_EN_XI\t (1L<<11)\n#define BNX2_MISC_PERR_ENA0_RXP_CTXC_PERR_EN_XI\t\t (1L<<12)\n#define BNX2_MISC_PERR_ENA0_RXP_SCPAD_PERR_EN_XI\t (1L<<13)\n#define BNX2_MISC_PERR_ENA0_TPAT_SCPAD_PERR_EN_XI\t (1L<<14)\n#define BNX2_MISC_PERR_ENA0_TXP_CTXC_PERR_EN_XI\t\t (1L<<15)\n#define BNX2_MISC_PERR_ENA0_TXP_SCPAD_PERR_EN_XI\t (1L<<16)\n#define BNX2_MISC_PERR_ENA0_CS_TMEM_PERR_EN_XI\t\t (1L<<17)\n#define BNX2_MISC_PERR_ENA0_MQ_CTX_PERR_EN_XI\t\t (1L<<18)\n#define BNX2_MISC_PERR_ENA0_RPM_DFIFOMEM_PERR_EN_XI\t (1L<<19)\n#define BNX2_MISC_PERR_ENA0_RPC_DFIFOMEM_PERR_EN_XI\t (1L<<20)\n#define BNX2_MISC_PERR_ENA0_RBUF_PTRMEM_PERR_EN_XI\t (1L<<21)\n#define BNX2_MISC_PERR_ENA0_RBUF_DATAMEM_PERR_EN_XI\t (1L<<22)\n#define BNX2_MISC_PERR_ENA0_RV2P_P2IRAM_PERR_EN_XI\t (1L<<23)\n#define BNX2_MISC_PERR_ENA0_RV2P_P1IRAM_PERR_EN_XI\t (1L<<24)\n#define BNX2_MISC_PERR_ENA0_RV2P_CB1REGS_PERR_EN_XI\t (1L<<25)\n#define BNX2_MISC_PERR_ENA0_RV2P_CB0REGS_PERR_EN_XI\t (1L<<26)\n#define BNX2_MISC_PERR_ENA0_TPBUF_PERR_EN_XI\t\t (1L<<27)\n#define BNX2_MISC_PERR_ENA0_THBUF_PERR_EN_XI\t\t (1L<<28)\n#define BNX2_MISC_PERR_ENA0_TDMA_PERR_EN_XI\t\t (1L<<29)\n#define BNX2_MISC_PERR_ENA0_TBDC_PERR_EN_XI\t\t (1L<<30)\n#define BNX2_MISC_PERR_ENA0_TSCH_LR_PERR_EN_XI\t\t (1L<<31)\n\n#define BNX2_MISC_PERR_ENA1\t\t\t\t0x000008a8\n#define BNX2_MISC_PERR_ENA1_RV2P_MISC_CB1REGS\t\t (1L<<0)\n#define BNX2_MISC_PERR_ENA1_RV2P_MISC_P1IRAM\t\t (1L<<1)\n#define BNX2_MISC_PERR_ENA1_RV2P_MISC_P2IRAM\t\t (1L<<2)\n#define BNX2_MISC_PERR_ENA1_RXP_MISC_CTXC\t\t (1L<<3)\n#define BNX2_MISC_PERR_ENA1_RXP_MISC_REGF\t\t (1L<<4)\n#define BNX2_MISC_PERR_ENA1_RXP_MISC_SCPAD\t\t (1L<<5)\n#define BNX2_MISC_PERR_ENA1_RXP_MISC_RBUFC\t\t (1L<<6)\n#define BNX2_MISC_PERR_ENA1_TBDC_MISC\t\t\t (1L<<7)\n#define BNX2_MISC_PERR_ENA1_TDMA_MISC\t\t\t (1L<<8)\n#define BNX2_MISC_PERR_ENA1_THBUF_MISC_MB0\t\t (1L<<9)\n#define BNX2_MISC_PERR_ENA1_THBUF_MISC_MB1\t\t (1L<<10)\n#define BNX2_MISC_PERR_ENA1_TPAT_MISC_REGF\t\t (1L<<11)\n#define BNX2_MISC_PERR_ENA1_TPAT_MISC_SCPAD\t\t (1L<<12)\n#define BNX2_MISC_PERR_ENA1_TPBUF_MISC_MB\t\t (1L<<13)\n#define BNX2_MISC_PERR_ENA1_TSCH_MISC_LR\t\t (1L<<14)\n#define BNX2_MISC_PERR_ENA1_TXP_MISC_CTXC\t\t (1L<<15)\n#define BNX2_MISC_PERR_ENA1_TXP_MISC_REGF\t\t (1L<<16)\n#define BNX2_MISC_PERR_ENA1_TXP_MISC_SCPAD\t\t (1L<<17)\n#define BNX2_MISC_PERR_ENA1_UMP_MISC_FIORX\t\t (1L<<18)\n#define BNX2_MISC_PERR_ENA1_UMP_MISC_FIOTX\t\t (1L<<19)\n#define BNX2_MISC_PERR_ENA1_UMP_MISC_RX\t\t\t (1L<<20)\n#define BNX2_MISC_PERR_ENA1_UMP_MISC_TX\t\t\t (1L<<21)\n#define BNX2_MISC_PERR_ENA1_RDMAQ_MISC\t\t\t (1L<<22)\n#define BNX2_MISC_PERR_ENA1_CSQ_MISC\t\t\t (1L<<23)\n#define BNX2_MISC_PERR_ENA1_CPQ_MISC\t\t\t (1L<<24)\n#define BNX2_MISC_PERR_ENA1_MCPQ_MISC\t\t\t (1L<<25)\n#define BNX2_MISC_PERR_ENA1_RV2PMQ_MISC\t\t\t (1L<<26)\n#define BNX2_MISC_PERR_ENA1_RV2PPQ_MISC\t\t\t (1L<<27)\n#define BNX2_MISC_PERR_ENA1_RV2PTQ_MISC\t\t\t (1L<<28)\n#define BNX2_MISC_PERR_ENA1_RXPQ_MISC\t\t\t (1L<<29)\n#define BNX2_MISC_PERR_ENA1_RXPCQ_MISC\t\t\t (1L<<30)\n#define BNX2_MISC_PERR_ENA1_RLUPQ_MISC\t\t\t (1L<<31)\n#define BNX2_MISC_PERR_ENA1_RBDC_PERR_EN_XI\t\t (1L<<0)\n#define BNX2_MISC_PERR_ENA1_RDMA_DFIFO_PERR_EN_XI\t (1L<<2)\n#define BNX2_MISC_PERR_ENA1_HC_STATS_PERR_EN_XI\t\t (1L<<3)\n#define BNX2_MISC_PERR_ENA1_HC_MSIX_PERR_EN_XI\t\t (1L<<4)\n#define BNX2_MISC_PERR_ENA1_HC_PRODUCSTB_PERR_EN_XI\t (1L<<5)\n#define BNX2_MISC_PERR_ENA1_HC_CONSUMSTB_PERR_EN_XI\t (1L<<6)\n#define BNX2_MISC_PERR_ENA1_TPATQ_PERR_EN_XI\t\t (1L<<7)\n#define BNX2_MISC_PERR_ENA1_MCPQ_PERR_EN_XI\t\t (1L<<8)\n#define BNX2_MISC_PERR_ENA1_TDMAQ_PERR_EN_XI\t\t (1L<<9)\n#define BNX2_MISC_PERR_ENA1_TXPQ_PERR_EN_XI\t\t (1L<<10)\n#define BNX2_MISC_PERR_ENA1_COMTQ_PERR_EN_XI\t\t (1L<<11)\n#define BNX2_MISC_PERR_ENA1_COMQ_PERR_EN_XI\t\t (1L<<12)\n#define BNX2_MISC_PERR_ENA1_RLUPQ_PERR_EN_XI\t\t (1L<<13)\n#define BNX2_MISC_PERR_ENA1_RXPQ_PERR_EN_XI\t\t (1L<<14)\n#define BNX2_MISC_PERR_ENA1_RV2PPQ_PERR_EN_XI\t\t (1L<<15)\n#define BNX2_MISC_PERR_ENA1_RDMAQ_PERR_EN_XI\t\t (1L<<16)\n#define BNX2_MISC_PERR_ENA1_TASQ_PERR_EN_XI\t\t (1L<<17)\n#define BNX2_MISC_PERR_ENA1_TBDRQ_PERR_EN_XI\t\t (1L<<18)\n#define BNX2_MISC_PERR_ENA1_TSCHQ_PERR_EN_XI\t\t (1L<<19)\n#define BNX2_MISC_PERR_ENA1_COMXQ_PERR_EN_XI\t\t (1L<<20)\n#define BNX2_MISC_PERR_ENA1_RXPCQ_PERR_EN_XI\t\t (1L<<21)\n#define BNX2_MISC_PERR_ENA1_RV2PTQ_PERR_EN_XI\t\t (1L<<22)\n#define BNX2_MISC_PERR_ENA1_RV2PMQ_PERR_EN_XI\t\t (1L<<23)\n#define BNX2_MISC_PERR_ENA1_CPQ_PERR_EN_XI\t\t (1L<<24)\n#define BNX2_MISC_PERR_ENA1_CSQ_PERR_EN_XI\t\t (1L<<25)\n#define BNX2_MISC_PERR_ENA1_RLUP_CID_PERR_EN_XI\t\t (1L<<26)\n#define BNX2_MISC_PERR_ENA1_RV2PCS_TMEM_PERR_EN_XI\t (1L<<27)\n#define BNX2_MISC_PERR_ENA1_RV2PCSQ_PERR_EN_XI\t\t (1L<<28)\n#define BNX2_MISC_PERR_ENA1_MQ_IDX_PERR_EN_XI\t\t (1L<<29)\n\n#define BNX2_MISC_PERR_ENA2\t\t\t\t0x000008ac\n#define BNX2_MISC_PERR_ENA2_COMQ_MISC\t\t\t (1L<<0)\n#define BNX2_MISC_PERR_ENA2_COMXQ_MISC\t\t\t (1L<<1)\n#define BNX2_MISC_PERR_ENA2_COMTQ_MISC\t\t\t (1L<<2)\n#define BNX2_MISC_PERR_ENA2_TSCHQ_MISC\t\t\t (1L<<3)\n#define BNX2_MISC_PERR_ENA2_TBDRQ_MISC\t\t\t (1L<<4)\n#define BNX2_MISC_PERR_ENA2_TXPQ_MISC\t\t\t (1L<<5)\n#define BNX2_MISC_PERR_ENA2_TDMAQ_MISC\t\t\t (1L<<6)\n#define BNX2_MISC_PERR_ENA2_TPATQ_MISC\t\t\t (1L<<7)\n#define BNX2_MISC_PERR_ENA2_TASQ_MISC\t\t\t (1L<<8)\n#define BNX2_MISC_PERR_ENA2_TGT_FIFO_PERR_EN_XI\t\t (1L<<0)\n#define BNX2_MISC_PERR_ENA2_UMP_TX_PERR_EN_XI\t\t (1L<<1)\n#define BNX2_MISC_PERR_ENA2_UMP_RX_PERR_EN_XI\t\t (1L<<2)\n#define BNX2_MISC_PERR_ENA2_MCP_ROM_PERR_EN_XI\t\t (1L<<3)\n#define BNX2_MISC_PERR_ENA2_MCP_SCPAD_PERR_EN_XI\t (1L<<4)\n#define BNX2_MISC_PERR_ENA2_HB_MEM_PERR_EN_XI\t\t (1L<<5)\n#define BNX2_MISC_PERR_ENA2_PCIE_REPLAY_PERR_EN_XI\t (1L<<6)\n\n#define BNX2_MISC_DEBUG_VECTOR_SEL\t\t\t0x000008b0\n#define BNX2_MISC_DEBUG_VECTOR_SEL_0\t\t\t (0xfffL<<0)\n#define BNX2_MISC_DEBUG_VECTOR_SEL_1\t\t\t (0xfffL<<12)\n#define BNX2_MISC_DEBUG_VECTOR_SEL_1_XI\t\t\t (0xfffL<<15)\n\n#define BNX2_MISC_VREG_CONTROL\t\t\t\t0x000008b4\n#define BNX2_MISC_VREG_CONTROL_1_2\t\t\t (0xfL<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_XI\t\t (0xfL<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS14_XI\t (0L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS12_XI\t (1L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS10_XI\t (2L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS8_XI\t (3L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS6_XI\t (4L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS4_XI\t (5L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_PLUS2_XI\t (6L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_NOM_XI\t\t (7L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS2_XI\t (8L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS4_XI\t (9L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS6_XI\t (10L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS8_XI\t (11L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS10_XI\t (12L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS12_XI\t (13L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS14_XI\t (14L<<0)\n#define BNX2_MISC_VREG_CONTROL_1_0_MAIN_MINUS16_XI\t (15L<<0)\n#define BNX2_MISC_VREG_CONTROL_2_5\t\t\t (0xfL<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_PLUS14\t\t (0L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_PLUS12\t\t (1L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_PLUS10\t\t (2L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_PLUS8\t\t (3L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_PLUS6\t\t (4L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_PLUS4\t\t (5L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_PLUS2\t\t (6L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_NOM\t\t\t (7L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_MINUS2\t\t (8L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_MINUS4\t\t (9L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_MINUS6\t\t (10L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_MINUS8\t\t (11L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_MINUS10\t\t (12L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_MINUS12\t\t (13L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_MINUS14\t\t (14L<<4)\n#define BNX2_MISC_VREG_CONTROL_2_5_MINUS16\t\t (15L<<4)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT\t\t\t (0xfL<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS14\t\t (0L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS12\t\t (1L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS10\t\t (2L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS8\t\t (3L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS6\t\t (4L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS4\t\t (5L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_PLUS2\t\t (6L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_NOM\t\t (7L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS2\t\t (8L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS4\t\t (9L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS6\t\t (10L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS8\t\t (11L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS10\t\t (12L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS12\t\t (13L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS14\t\t (14L<<8)\n#define BNX2_MISC_VREG_CONTROL_1_0_MGMT_MINUS16\t\t (15L<<8)\n\n#define BNX2_MISC_FINAL_CLK_CTL_VAL\t\t\t0x000008b8\n#define BNX2_MISC_FINAL_CLK_CTL_VAL_MISC_FINAL_CLK_CTL_VAL\t (0x3ffffffL<<6)\n\n#define BNX2_MISC_GP_HW_CTL0\t\t\t\t0x000008bc\n#define BNX2_MISC_GP_HW_CTL0_TX_DRIVE\t\t\t (1L<<0)\n#define BNX2_MISC_GP_HW_CTL0_RMII_MODE\t\t\t (1L<<1)\n#define BNX2_MISC_GP_HW_CTL0_RMII_CRSDV_SEL\t\t (1L<<2)\n#define BNX2_MISC_GP_HW_CTL0_RVMII_MODE\t\t\t (1L<<3)\n#define BNX2_MISC_GP_HW_CTL0_FLASH_SAMP_SCLK_NEGEDGE_TE\t (1L<<4)\n#define BNX2_MISC_GP_HW_CTL0_HIDDEN_REVISION_ID_TE\t (1L<<5)\n#define BNX2_MISC_GP_HW_CTL0_HC_CNTL_TMOUT_CTR_RST_TE\t (1L<<6)\n#define BNX2_MISC_GP_HW_CTL0_RESERVED1_XI\t\t (0x7L<<4)\n#define BNX2_MISC_GP_HW_CTL0_ENA_CORE_RST_ON_MAIN_PWR_GOING_AWAY\t (1L<<7)\n#define BNX2_MISC_GP_HW_CTL0_ENA_SEL_VAUX_B_IN_L2_TE\t (1L<<8)\n#define BNX2_MISC_GP_HW_CTL0_GRC_BNK_FREE_FIX_TE\t (1L<<9)\n#define BNX2_MISC_GP_HW_CTL0_LED_ACT_SEL_TE\t\t (1L<<10)\n#define BNX2_MISC_GP_HW_CTL0_RESERVED2_XI\t\t (0x7L<<8)\n#define BNX2_MISC_GP_HW_CTL0_UP1_DEF0\t\t\t (1L<<11)\n#define BNX2_MISC_GP_HW_CTL0_FIBER_MODE_DIS_DEF\t\t (1L<<12)\n#define BNX2_MISC_GP_HW_CTL0_FORCE2500_DEF\t\t (1L<<13)\n#define BNX2_MISC_GP_HW_CTL0_AUTODETECT_DIS_DEF\t\t (1L<<14)\n#define BNX2_MISC_GP_HW_CTL0_PARALLEL_DETECT_DEF\t (1L<<15)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI\t\t (0xfL<<16)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_3MA\t\t (0L<<16)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_2P5MA\t\t (1L<<16)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_2P0MA\t\t (3L<<16)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_1P5MA\t\t (5L<<16)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_1P0MA\t\t (7L<<16)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_DAI_PWRDN\t\t (15L<<16)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PRE2DIS\t\t (1L<<20)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PRE1DIS\t\t (1L<<21)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT\t\t (0x3L<<22)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT_M6P\t\t (0L<<22)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT_M0P\t\t (1L<<22)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT_P0P\t\t (2L<<22)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_CTAT_P6P\t\t (3L<<22)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT\t\t (0x3L<<24)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT_M6P\t\t (0L<<24)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT_M0P\t\t (1L<<24)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT_P0P\t\t (2L<<24)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_PTAT_P6P\t\t (3L<<24)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ\t\t (0x3L<<26)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_240UA\t (0L<<26)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_160UA\t (1L<<26)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_400UA\t (2L<<26)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_320UA\t (3L<<26)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ\t\t (0x3L<<28)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_240UA\t (0L<<28)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_160UA\t (1L<<28)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_400UA\t (2L<<28)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_320UA\t (3L<<28)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ\t\t (0x3L<<30)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P57\t (0L<<30)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P45\t (1L<<30)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P62\t (2L<<30)\n#define BNX2_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P66\t (3L<<30)\n\n#define BNX2_MISC_GP_HW_CTL1\t\t\t\t0x000008c0\n#define BNX2_MISC_GP_HW_CTL1_1_ATTN_BTN_PRSNT_TE\t (1L<<0)\n#define BNX2_MISC_GP_HW_CTL1_1_ATTN_IND_PRSNT_TE\t (1L<<1)\n#define BNX2_MISC_GP_HW_CTL1_1_PWR_IND_PRSNT_TE\t\t (1L<<2)\n#define BNX2_MISC_GP_HW_CTL1_0_PCIE_LOOPBACK_TE\t\t (1L<<3)\n#define BNX2_MISC_GP_HW_CTL1_RESERVED_SOFT_XI\t\t (0xffffL<<0)\n#define BNX2_MISC_GP_HW_CTL1_RESERVED_HARD_XI\t\t (0xffffL<<16)\n\n#define BNX2_MISC_NEW_HW_CTL\t\t\t\t0x000008c4\n#define BNX2_MISC_NEW_HW_CTL_MAIN_POR_BYPASS\t\t (1L<<0)\n#define BNX2_MISC_NEW_HW_CTL_RINGOSC_ENABLE\t\t (1L<<1)\n#define BNX2_MISC_NEW_HW_CTL_RINGOSC_SEL0\t\t (1L<<2)\n#define BNX2_MISC_NEW_HW_CTL_RINGOSC_SEL1\t\t (1L<<3)\n#define BNX2_MISC_NEW_HW_CTL_RESERVED_SHARED\t\t (0xfffL<<4)\n#define BNX2_MISC_NEW_HW_CTL_RESERVED_SPLIT\t\t (0xffffL<<16)\n\n#define BNX2_MISC_NEW_CORE_CTL\t\t\t\t0x000008c8\n#define BNX2_MISC_NEW_CORE_CTL_LINK_HOLDOFF_SUCCESS\t (1L<<0)\n#define BNX2_MISC_NEW_CORE_CTL_LINK_HOLDOFF_REQ\t\t (1L<<1)\n#define BNX2_MISC_NEW_CORE_CTL_DMA_ENABLE\t\t (1L<<16)\n#define BNX2_MISC_NEW_CORE_CTL_RESERVED_CMN\t\t (0x3fffL<<2)\n#define BNX2_MISC_NEW_CORE_CTL_RESERVED_TC\t\t (0xffffL<<16)\n\n#define BNX2_MISC_ECO_HW_CTL\t\t\t\t0x000008cc\n#define BNX2_MISC_ECO_HW_CTL_LARGE_GRC_TMOUT_EN\t\t (1L<<0)\n#define BNX2_MISC_ECO_HW_CTL_RESERVED_SOFT\t\t (0x7fffL<<1)\n#define BNX2_MISC_ECO_HW_CTL_RESERVED_HARD\t\t (0xffffL<<16)\n\n#define BNX2_MISC_ECO_CORE_CTL\t\t\t\t0x000008d0\n#define BNX2_MISC_ECO_CORE_CTL_RESERVED_SOFT\t\t (0xffffL<<0)\n#define BNX2_MISC_ECO_CORE_CTL_RESERVED_HARD\t\t (0xffffL<<16)\n\n#define BNX2_MISC_PPIO\t\t\t\t\t0x000008d4\n#define BNX2_MISC_PPIO_VALUE\t\t\t\t (0xfL<<0)\n#define BNX2_MISC_PPIO_SET\t\t\t\t (0xfL<<8)\n#define BNX2_MISC_PPIO_CLR\t\t\t\t (0xfL<<16)\n#define BNX2_MISC_PPIO_FLOAT\t\t\t\t (0xfL<<24)\n\n#define BNX2_MISC_PPIO_INT\t\t\t\t0x000008d8\n#define BNX2_MISC_PPIO_INT_INT_STATE\t\t\t (0xfL<<0)\n#define BNX2_MISC_PPIO_INT_OLD_VALUE\t\t\t (0xfL<<8)\n#define BNX2_MISC_PPIO_INT_OLD_SET\t\t\t (0xfL<<16)\n#define BNX2_MISC_PPIO_INT_OLD_CLR\t\t\t (0xfL<<24)\n\n#define BNX2_MISC_RESET_NUMS\t\t\t\t0x000008dc\n#define BNX2_MISC_RESET_NUMS_NUM_HARD_RESETS\t\t (0x7L<<0)\n#define BNX2_MISC_RESET_NUMS_NUM_PCIE_RESETS\t\t (0x7L<<4)\n#define BNX2_MISC_RESET_NUMS_NUM_PERSTB_RESETS\t\t (0x7L<<8)\n#define BNX2_MISC_RESET_NUMS_NUM_CMN_RESETS\t\t (0x7L<<12)\n#define BNX2_MISC_RESET_NUMS_NUM_PORT_RESETS\t\t (0x7L<<16)\n\n#define BNX2_MISC_CS16_ERR\t\t\t\t0x000008e0\n#define BNX2_MISC_CS16_ERR_ENA_PCI\t\t\t (1L<<0)\n#define BNX2_MISC_CS16_ERR_ENA_RDMA\t\t\t (1L<<1)\n#define BNX2_MISC_CS16_ERR_ENA_TDMA\t\t\t (1L<<2)\n#define BNX2_MISC_CS16_ERR_ENA_EMAC\t\t\t (1L<<3)\n#define BNX2_MISC_CS16_ERR_ENA_CTX\t\t\t (1L<<4)\n#define BNX2_MISC_CS16_ERR_ENA_TBDR\t\t\t (1L<<5)\n#define BNX2_MISC_CS16_ERR_ENA_RBDC\t\t\t (1L<<6)\n#define BNX2_MISC_CS16_ERR_ENA_COM\t\t\t (1L<<7)\n#define BNX2_MISC_CS16_ERR_ENA_CP\t\t\t (1L<<8)\n#define BNX2_MISC_CS16_ERR_STA_PCI\t\t\t (1L<<16)\n#define BNX2_MISC_CS16_ERR_STA_RDMA\t\t\t (1L<<17)\n#define BNX2_MISC_CS16_ERR_STA_TDMA\t\t\t (1L<<18)\n#define BNX2_MISC_CS16_ERR_STA_EMAC\t\t\t (1L<<19)\n#define BNX2_MISC_CS16_ERR_STA_CTX\t\t\t (1L<<20)\n#define BNX2_MISC_CS16_ERR_STA_TBDR\t\t\t (1L<<21)\n#define BNX2_MISC_CS16_ERR_STA_RBDC\t\t\t (1L<<22)\n#define BNX2_MISC_CS16_ERR_STA_COM\t\t\t (1L<<23)\n#define BNX2_MISC_CS16_ERR_STA_CP\t\t\t (1L<<24)\n\n#define BNX2_MISC_SPIO_EVENT\t\t\t\t0x000008e4\n#define BNX2_MISC_SPIO_EVENT_ENABLE\t\t\t (0xffL<<0)\n\n#define BNX2_MISC_PPIO_EVENT\t\t\t\t0x000008e8\n#define BNX2_MISC_PPIO_EVENT_ENABLE\t\t\t (0xfL<<0)\n\n#define BNX2_MISC_DUAL_MEDIA_CTRL\t\t\t0x000008ec\n#define BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID\t\t (0xffL<<0)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_X\t\t (0L<<0)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_C\t\t (3L<<0)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_BOND_ID_S\t\t (12L<<0)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_CTRL_STRAP\t (0x7L<<8)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_PORT_SWAP_PIN\t\t (1L<<11)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_SERDES1_SIGDET\t (1L<<12)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_SERDES0_SIGDET\t (1L<<13)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY1_SIGDET\t\t (1L<<14)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY0_SIGDET\t\t (1L<<15)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_LCPLL_RST\t\t (1L<<16)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_SERDES1_RST\t\t (1L<<17)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_SERDES0_RST\t\t (1L<<18)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY1_RST\t\t (1L<<19)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY0_RST\t\t (1L<<20)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_CTRL\t\t (0x7L<<21)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_PORT_SWAP\t\t (1L<<24)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_STRAP_OVERRIDE\t (1L<<25)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ\t (0xfL<<26)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER1_IDDQ\t (1L<<26)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER0_IDDQ\t (2L<<26)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY1_IDDQ\t (4L<<26)\n#define BNX2_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY0_IDDQ\t (8L<<26)\n\n#define BNX2_MISC_OTP_CMD1\t\t\t\t0x000008f0\n#define BNX2_MISC_OTP_CMD1_FMODE\t\t\t (0x7L<<0)\n#define BNX2_MISC_OTP_CMD1_FMODE_IDLE\t\t\t (0L<<0)\n#define BNX2_MISC_OTP_CMD1_FMODE_WRITE\t\t\t (1L<<0)\n#define BNX2_MISC_OTP_CMD1_FMODE_INIT\t\t\t (2L<<0)\n#define BNX2_MISC_OTP_CMD1_FMODE_SET\t\t\t (3L<<0)\n#define BNX2_MISC_OTP_CMD1_FMODE_RST\t\t\t (4L<<0)\n#define BNX2_MISC_OTP_CMD1_FMODE_VERIFY\t\t\t (5L<<0)\n#define BNX2_MISC_OTP_CMD1_FMODE_RESERVED0\t\t (6L<<0)\n#define BNX2_MISC_OTP_CMD1_FMODE_RESERVED1\t\t (7L<<0)\n#define BNX2_MISC_OTP_CMD1_USEPINS\t\t\t (1L<<8)\n#define BNX2_MISC_OTP_CMD1_PROGSEL\t\t\t (1L<<9)\n#define BNX2_MISC_OTP_CMD1_PROGSTART\t\t\t (1L<<10)\n#define BNX2_MISC_OTP_CMD1_PCOUNT\t\t\t (0x7L<<16)\n#define BNX2_MISC_OTP_CMD1_PBYP\t\t\t\t (1L<<19)\n#define BNX2_MISC_OTP_CMD1_VSEL\t\t\t\t (0xfL<<20)\n#define BNX2_MISC_OTP_CMD1_TM\t\t\t\t (0x7L<<27)\n#define BNX2_MISC_OTP_CMD1_SADBYP\t\t\t (1L<<30)\n#define BNX2_MISC_OTP_CMD1_DEBUG\t\t\t (1L<<31)\n\n#define BNX2_MISC_OTP_CMD2\t\t\t\t0x000008f4\n#define BNX2_MISC_OTP_CMD2_OTP_ROM_ADDR\t\t\t (0x3ffL<<0)\n#define BNX2_MISC_OTP_CMD2_DOSEL\t\t\t (0x7fL<<16)\n#define BNX2_MISC_OTP_CMD2_DOSEL_0\t\t\t (0L<<16)\n#define BNX2_MISC_OTP_CMD2_DOSEL_1\t\t\t (1L<<16)\n#define BNX2_MISC_OTP_CMD2_DOSEL_127\t\t\t (127L<<16)\n\n#define BNX2_MISC_OTP_STATUS\t\t\t\t0x000008f8\n#define BNX2_MISC_OTP_STATUS_DATA\t\t\t (0xffL<<0)\n#define BNX2_MISC_OTP_STATUS_VALID\t\t\t (1L<<8)\n#define BNX2_MISC_OTP_STATUS_BUSY\t\t\t (1L<<9)\n#define BNX2_MISC_OTP_STATUS_BUSYSM\t\t\t (1L<<10)\n#define BNX2_MISC_OTP_STATUS_DONE\t\t\t (1L<<11)\n\n#define BNX2_MISC_OTP_SHIFT1_CMD\t\t\t0x000008fc\n#define BNX2_MISC_OTP_SHIFT1_CMD_RESET_MODE_N\t\t (1L<<0)\n#define BNX2_MISC_OTP_SHIFT1_CMD_SHIFT_DONE\t\t (1L<<1)\n#define BNX2_MISC_OTP_SHIFT1_CMD_SHIFT_START\t\t (1L<<2)\n#define BNX2_MISC_OTP_SHIFT1_CMD_LOAD_DATA\t\t (1L<<3)\n#define BNX2_MISC_OTP_SHIFT1_CMD_SHIFT_SELECT\t\t (0x1fL<<8)\n\n#define BNX2_MISC_OTP_SHIFT1_DATA\t\t\t0x00000900\n#define BNX2_MISC_OTP_SHIFT2_CMD\t\t\t0x00000904\n#define BNX2_MISC_OTP_SHIFT2_CMD_RESET_MODE_N\t\t (1L<<0)\n#define BNX2_MISC_OTP_SHIFT2_CMD_SHIFT_DONE\t\t (1L<<1)\n#define BNX2_MISC_OTP_SHIFT2_CMD_SHIFT_START\t\t (1L<<2)\n#define BNX2_MISC_OTP_SHIFT2_CMD_LOAD_DATA\t\t (1L<<3)\n#define BNX2_MISC_OTP_SHIFT2_CMD_SHIFT_SELECT\t\t (0x1fL<<8)\n\n#define BNX2_MISC_OTP_SHIFT2_DATA\t\t\t0x00000908\n#define BNX2_MISC_BIST_CS0\t\t\t\t0x0000090c\n#define BNX2_MISC_BIST_CS0_MBIST_EN\t\t\t (1L<<0)\n#define BNX2_MISC_BIST_CS0_BIST_SETUP\t\t\t (0x3L<<1)\n#define BNX2_MISC_BIST_CS0_MBIST_ASYNC_RESET\t\t (1L<<3)\n#define BNX2_MISC_BIST_CS0_MBIST_DONE\t\t\t (1L<<8)\n#define BNX2_MISC_BIST_CS0_MBIST_GO\t\t\t (1L<<9)\n#define BNX2_MISC_BIST_CS0_BIST_OVERRIDE\t\t (1L<<31)\n\n#define BNX2_MISC_BIST_MEMSTATUS0\t\t\t0x00000910\n#define BNX2_MISC_BIST_CS1\t\t\t\t0x00000914\n#define BNX2_MISC_BIST_CS1_MBIST_EN\t\t\t (1L<<0)\n#define BNX2_MISC_BIST_CS1_BIST_SETUP\t\t\t (0x3L<<1)\n#define BNX2_MISC_BIST_CS1_MBIST_ASYNC_RESET\t\t (1L<<3)\n#define BNX2_MISC_BIST_CS1_MBIST_DONE\t\t\t (1L<<8)\n#define BNX2_MISC_BIST_CS1_MBIST_GO\t\t\t (1L<<9)\n\n#define BNX2_MISC_BIST_MEMSTATUS1\t\t\t0x00000918\n#define BNX2_MISC_BIST_CS2\t\t\t\t0x0000091c\n#define BNX2_MISC_BIST_CS2_MBIST_EN\t\t\t (1L<<0)\n#define BNX2_MISC_BIST_CS2_BIST_SETUP\t\t\t (0x3L<<1)\n#define BNX2_MISC_BIST_CS2_MBIST_ASYNC_RESET\t\t (1L<<3)\n#define BNX2_MISC_BIST_CS2_MBIST_DONE\t\t\t (1L<<8)\n#define BNX2_MISC_BIST_CS2_MBIST_GO\t\t\t (1L<<9)\n\n#define BNX2_MISC_BIST_MEMSTATUS2\t\t\t0x00000920\n#define BNX2_MISC_BIST_CS3\t\t\t\t0x00000924\n#define BNX2_MISC_BIST_CS3_MBIST_EN\t\t\t (1L<<0)\n#define BNX2_MISC_BIST_CS3_BIST_SETUP\t\t\t (0x3L<<1)\n#define BNX2_MISC_BIST_CS3_MBIST_ASYNC_RESET\t\t (1L<<3)\n#define BNX2_MISC_BIST_CS3_MBIST_DONE\t\t\t (1L<<8)\n#define BNX2_MISC_BIST_CS3_MBIST_GO\t\t\t (1L<<9)\n\n#define BNX2_MISC_BIST_MEMSTATUS3\t\t\t0x00000928\n#define BNX2_MISC_BIST_CS4\t\t\t\t0x0000092c\n#define BNX2_MISC_BIST_CS4_MBIST_EN\t\t\t (1L<<0)\n#define BNX2_MISC_BIST_CS4_BIST_SETUP\t\t\t (0x3L<<1)\n#define BNX2_MISC_BIST_CS4_MBIST_ASYNC_RESET\t\t (1L<<3)\n#define BNX2_MISC_BIST_CS4_MBIST_DONE\t\t\t (1L<<8)\n#define BNX2_MISC_BIST_CS4_MBIST_GO\t\t\t (1L<<9)\n\n#define BNX2_MISC_BIST_MEMSTATUS4\t\t\t0x00000930\n#define BNX2_MISC_BIST_CS5\t\t\t\t0x00000934\n#define BNX2_MISC_BIST_CS5_MBIST_EN\t\t\t (1L<<0)\n#define BNX2_MISC_BIST_CS5_BIST_SETUP\t\t\t (0x3L<<1)\n#define BNX2_MISC_BIST_CS5_MBIST_ASYNC_RESET\t\t (1L<<3)\n#define BNX2_MISC_BIST_CS5_MBIST_DONE\t\t\t (1L<<8)\n#define BNX2_MISC_BIST_CS5_MBIST_GO\t\t\t (1L<<9)\n\n#define BNX2_MISC_BIST_MEMSTATUS5\t\t\t0x00000938\n#define BNX2_MISC_MEM_TM0\t\t\t\t0x0000093c\n#define BNX2_MISC_MEM_TM0_PCIE_REPLAY_TM\t\t (0xfL<<0)\n#define BNX2_MISC_MEM_TM0_MCP_SCPAD\t\t\t (0xfL<<8)\n#define BNX2_MISC_MEM_TM0_UMP_TM\t\t\t (0xffL<<16)\n#define BNX2_MISC_MEM_TM0_HB_MEM_TM\t\t\t (0xfL<<24)\n\n#define BNX2_MISC_USPLL_CTRL\t\t\t\t0x00000940\n#define BNX2_MISC_USPLL_CTRL_PH_DET_DIS\t\t\t (1L<<0)\n#define BNX2_MISC_USPLL_CTRL_FREQ_DET_DIS\t\t (1L<<1)\n#define BNX2_MISC_USPLL_CTRL_LCPX\t\t\t (0x3fL<<2)\n#define BNX2_MISC_USPLL_CTRL_RX\t\t\t\t (0x3L<<8)\n#define BNX2_MISC_USPLL_CTRL_VC_EN\t\t\t (1L<<10)\n#define BNX2_MISC_USPLL_CTRL_VCO_MG\t\t\t (0x3L<<11)\n#define BNX2_MISC_USPLL_CTRL_KVCO_XF\t\t\t (0x7L<<13)\n#define BNX2_MISC_USPLL_CTRL_KVCO_XS\t\t\t (0x7L<<16)\n#define BNX2_MISC_USPLL_CTRL_TESTD_EN\t\t\t (1L<<19)\n#define BNX2_MISC_USPLL_CTRL_TESTD_SEL\t\t\t (0x7L<<20)\n#define BNX2_MISC_USPLL_CTRL_TESTA_EN\t\t\t (1L<<23)\n#define BNX2_MISC_USPLL_CTRL_TESTA_SEL\t\t\t (0x3L<<24)\n#define BNX2_MISC_USPLL_CTRL_ATTEN_FREF\t\t\t (1L<<26)\n#define BNX2_MISC_USPLL_CTRL_DIGITAL_RST\t\t (1L<<27)\n#define BNX2_MISC_USPLL_CTRL_ANALOG_RST\t\t\t (1L<<28)\n#define BNX2_MISC_USPLL_CTRL_LOCK\t\t\t (1L<<29)\n\n#define BNX2_MISC_PERR_STATUS0\t\t\t\t0x00000944\n#define BNX2_MISC_PERR_STATUS0_COM_DMAE_PERR\t\t (1L<<0)\n#define BNX2_MISC_PERR_STATUS0_CP_DMAE_PERR\t\t (1L<<1)\n#define BNX2_MISC_PERR_STATUS0_RPM_ACPIBEMEM_PERR\t (1L<<2)\n#define BNX2_MISC_PERR_STATUS0_CTX_USAGE_CNT_PERR\t (1L<<3)\n#define BNX2_MISC_PERR_STATUS0_CTX_PGTBL_PERR\t\t (1L<<4)\n#define BNX2_MISC_PERR_STATUS0_CTX_CACHE_PERR\t\t (1L<<5)\n#define BNX2_MISC_PERR_STATUS0_CTX_MIRROR_PERR\t\t (1L<<6)\n#define BNX2_MISC_PERR_STATUS0_COM_CTXC_PERR\t\t (1L<<7)\n#define BNX2_MISC_PERR_STATUS0_COM_SCPAD_PERR\t\t (1L<<8)\n#define BNX2_MISC_PERR_STATUS0_CP_CTXC_PERR\t\t (1L<<9)\n#define BNX2_MISC_PERR_STATUS0_CP_SCPAD_PERR\t\t (1L<<10)\n#define BNX2_MISC_PERR_STATUS0_RXP_RBUFC_PERR\t\t (1L<<11)\n#define BNX2_MISC_PERR_STATUS0_RXP_CTXC_PERR\t\t (1L<<12)\n#define BNX2_MISC_PERR_STATUS0_RXP_SCPAD_PERR\t\t (1L<<13)\n#define BNX2_MISC_PERR_STATUS0_TPAT_SCPAD_PERR\t\t (1L<<14)\n#define BNX2_MISC_PERR_STATUS0_TXP_CTXC_PERR\t\t (1L<<15)\n#define BNX2_MISC_PERR_STATUS0_TXP_SCPAD_PERR\t\t (1L<<16)\n#define BNX2_MISC_PERR_STATUS0_CS_TMEM_PERR\t\t (1L<<17)\n#define BNX2_MISC_PERR_STATUS0_MQ_CTX_PERR\t\t (1L<<18)\n#define BNX2_MISC_PERR_STATUS0_RPM_DFIFOMEM_PERR\t (1L<<19)\n#define BNX2_MISC_PERR_STATUS0_RPC_DFIFOMEM_PERR\t (1L<<20)\n#define BNX2_MISC_PERR_STATUS0_RBUF_PTRMEM_PERR\t\t (1L<<21)\n#define BNX2_MISC_PERR_STATUS0_RBUF_DATAMEM_PERR\t (1L<<22)\n#define BNX2_MISC_PERR_STATUS0_RV2P_P2IRAM_PERR\t\t (1L<<23)\n#define BNX2_MISC_PERR_STATUS0_RV2P_P1IRAM_PERR\t\t (1L<<24)\n#define BNX2_MISC_PERR_STATUS0_RV2P_CB1REGS_PERR\t (1L<<25)\n#define BNX2_MISC_PERR_STATUS0_RV2P_CB0REGS_PERR\t (1L<<26)\n#define BNX2_MISC_PERR_STATUS0_TPBUF_PERR\t\t (1L<<27)\n#define BNX2_MISC_PERR_STATUS0_THBUF_PERR\t\t (1L<<28)\n#define BNX2_MISC_PERR_STATUS0_TDMA_PERR\t\t (1L<<29)\n#define BNX2_MISC_PERR_STATUS0_TBDC_PERR\t\t (1L<<30)\n#define BNX2_MISC_PERR_STATUS0_TSCH_LR_PERR\t\t (1L<<31)\n\n#define BNX2_MISC_PERR_STATUS1\t\t\t\t0x00000948\n#define BNX2_MISC_PERR_STATUS1_RBDC_PERR\t\t (1L<<0)\n#define BNX2_MISC_PERR_STATUS1_RDMA_DFIFO_PERR\t\t (1L<<2)\n#define BNX2_MISC_PERR_STATUS1_HC_STATS_PERR\t\t (1L<<3)\n#define BNX2_MISC_PERR_STATUS1_HC_MSIX_PERR\t\t (1L<<4)\n#define BNX2_MISC_PERR_STATUS1_HC_PRODUCSTB_PERR\t (1L<<5)\n#define BNX2_MISC_PERR_STATUS1_HC_CONSUMSTB_PERR\t (1L<<6)\n#define BNX2_MISC_PERR_STATUS1_TPATQ_PERR\t\t (1L<<7)\n#define BNX2_MISC_PERR_STATUS1_MCPQ_PERR\t\t (1L<<8)\n#define BNX2_MISC_PERR_STATUS1_TDMAQ_PERR\t\t (1L<<9)\n#define BNX2_MISC_PERR_STATUS1_TXPQ_PERR\t\t (1L<<10)\n#define BNX2_MISC_PERR_STATUS1_COMTQ_PERR\t\t (1L<<11)\n#define BNX2_MISC_PERR_STATUS1_COMQ_PERR\t\t (1L<<12)\n#define BNX2_MISC_PERR_STATUS1_RLUPQ_PERR\t\t (1L<<13)\n#define BNX2_MISC_PERR_STATUS1_RXPQ_PERR\t\t (1L<<14)\n#define BNX2_MISC_PERR_STATUS1_RV2PPQ_PERR\t\t (1L<<15)\n#define BNX2_MISC_PERR_STATUS1_RDMAQ_PERR\t\t (1L<<16)\n#define BNX2_MISC_PERR_STATUS1_TASQ_PERR\t\t (1L<<17)\n#define BNX2_MISC_PERR_STATUS1_TBDRQ_PERR\t\t (1L<<18)\n#define BNX2_MISC_PERR_STATUS1_TSCHQ_PERR\t\t (1L<<19)\n#define BNX2_MISC_PERR_STATUS1_COMXQ_PERR\t\t (1L<<20)\n#define BNX2_MISC_PERR_STATUS1_RXPCQ_PERR\t\t (1L<<21)\n#define BNX2_MISC_PERR_STATUS1_RV2PTQ_PERR\t\t (1L<<22)\n#define BNX2_MISC_PERR_STATUS1_RV2PMQ_PERR\t\t (1L<<23)\n#define BNX2_MISC_PERR_STATUS1_CPQ_PERR\t\t\t (1L<<24)\n#define BNX2_MISC_PERR_STATUS1_CSQ_PERR\t\t\t (1L<<25)\n#define BNX2_MISC_PERR_STATUS1_RLUP_CID_PERR\t\t (1L<<26)\n#define BNX2_MISC_PERR_STATUS1_RV2PCS_TMEM_PERR\t\t (1L<<27)\n#define BNX2_MISC_PERR_STATUS1_RV2PCSQ_PERR\t\t (1L<<28)\n#define BNX2_MISC_PERR_STATUS1_MQ_IDX_PERR\t\t (1L<<29)\n\n#define BNX2_MISC_PERR_STATUS2\t\t\t\t0x0000094c\n#define BNX2_MISC_PERR_STATUS2_TGT_FIFO_PERR\t\t (1L<<0)\n#define BNX2_MISC_PERR_STATUS2_UMP_TX_PERR\t\t (1L<<1)\n#define BNX2_MISC_PERR_STATUS2_UMP_RX_PERR\t\t (1L<<2)\n#define BNX2_MISC_PERR_STATUS2_MCP_ROM_PERR\t\t (1L<<3)\n#define BNX2_MISC_PERR_STATUS2_MCP_SCPAD_PERR\t\t (1L<<4)\n#define BNX2_MISC_PERR_STATUS2_HB_MEM_PERR\t\t (1L<<5)\n#define BNX2_MISC_PERR_STATUS2_PCIE_REPLAY_PERR\t\t (1L<<6)\n\n#define BNX2_MISC_LCPLL_CTRL0\t\t\t\t0x00000950\n#define BNX2_MISC_LCPLL_CTRL0_OAC\t\t\t (0x7L<<0)\n#define BNX2_MISC_LCPLL_CTRL0_OAC_NEGTWENTY\t\t (0L<<0)\n#define BNX2_MISC_LCPLL_CTRL0_OAC_ZERO\t\t\t (1L<<0)\n#define BNX2_MISC_LCPLL_CTRL0_OAC_TWENTY\t\t (3L<<0)\n#define BNX2_MISC_LCPLL_CTRL0_OAC_FORTY\t\t\t (7L<<0)\n#define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL\t\t\t (0x7L<<3)\n#define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL_360\t\t (0L<<3)\n#define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL_480\t\t (1L<<3)\n#define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL_600\t\t (3L<<3)\n#define BNX2_MISC_LCPLL_CTRL0_ICP_CTRL_720\t\t (7L<<3)\n#define BNX2_MISC_LCPLL_CTRL0_BIAS_CTRL\t\t\t (0x3L<<6)\n#define BNX2_MISC_LCPLL_CTRL0_PLL_OBSERVE\t\t (0x7L<<8)\n#define BNX2_MISC_LCPLL_CTRL0_VTH_CTRL\t\t\t (0x3L<<11)\n#define BNX2_MISC_LCPLL_CTRL0_VTH_CTRL_0\t\t (0L<<11)\n#define BNX2_MISC_LCPLL_CTRL0_VTH_CTRL_1\t\t (1L<<11)\n#define BNX2_MISC_LCPLL_CTRL0_VTH_CTRL_2\t\t (2L<<11)\n#define BNX2_MISC_LCPLL_CTRL0_PLLSEQSTART\t\t (1L<<13)\n#define BNX2_MISC_LCPLL_CTRL0_RESERVED\t\t\t (1L<<14)\n#define BNX2_MISC_LCPLL_CTRL0_CAPRETRY_EN\t\t (1L<<15)\n#define BNX2_MISC_LCPLL_CTRL0_FREQMONITOR_EN\t\t (1L<<16)\n#define BNX2_MISC_LCPLL_CTRL0_FREQDETRESTART_EN\t\t (1L<<17)\n#define BNX2_MISC_LCPLL_CTRL0_FREQDETRETRY_EN\t\t (1L<<18)\n#define BNX2_MISC_LCPLL_CTRL0_PLLFORCEFDONE_EN\t\t (1L<<19)\n#define BNX2_MISC_LCPLL_CTRL0_PLLFORCEFDONE\t\t (1L<<20)\n#define BNX2_MISC_LCPLL_CTRL0_PLLFORCEFPASS\t\t (1L<<21)\n#define BNX2_MISC_LCPLL_CTRL0_PLLFORCECAPDONE_EN\t (1L<<22)\n#define BNX2_MISC_LCPLL_CTRL0_PLLFORCECAPDONE\t\t (1L<<23)\n#define BNX2_MISC_LCPLL_CTRL0_PLLFORCECAPPASS_EN\t (1L<<24)\n#define BNX2_MISC_LCPLL_CTRL0_PLLFORCECAPPASS\t\t (1L<<25)\n#define BNX2_MISC_LCPLL_CTRL0_CAPRESTART\t\t (1L<<26)\n#define BNX2_MISC_LCPLL_CTRL0_CAPSELECTM_EN\t\t (1L<<27)\n\n#define BNX2_MISC_LCPLL_CTRL1\t\t\t\t0x00000954\n#define BNX2_MISC_LCPLL_CTRL1_CAPSELECTM\t\t (0x1fL<<0)\n#define BNX2_MISC_LCPLL_CTRL1_CAPFORCESLOWDOWN_EN\t (1L<<5)\n#define BNX2_MISC_LCPLL_CTRL1_CAPFORCESLOWDOWN\t\t (1L<<6)\n#define BNX2_MISC_LCPLL_CTRL1_SLOWDN_XOR\t\t (1L<<7)\n\n#define BNX2_MISC_LCPLL_STATUS\t\t\t\t0x00000958\n#define BNX2_MISC_LCPLL_STATUS_FREQDONE_SM\t\t (1L<<0)\n#define BNX2_MISC_LCPLL_STATUS_FREQPASS_SM\t\t (1L<<1)\n#define BNX2_MISC_LCPLL_STATUS_PLLSEQDONE\t\t (1L<<2)\n#define BNX2_MISC_LCPLL_STATUS_PLLSEQPASS\t\t (1L<<3)\n#define BNX2_MISC_LCPLL_STATUS_PLLSTATE\t\t\t (0x7L<<4)\n#define BNX2_MISC_LCPLL_STATUS_CAPSTATE\t\t\t (0x7L<<7)\n#define BNX2_MISC_LCPLL_STATUS_CAPSELECT\t\t (0x1fL<<10)\n#define BNX2_MISC_LCPLL_STATUS_SLOWDN_INDICATOR\t\t (1L<<15)\n#define BNX2_MISC_LCPLL_STATUS_SLOWDN_INDICATOR_0\t (0L<<15)\n#define BNX2_MISC_LCPLL_STATUS_SLOWDN_INDICATOR_1\t (1L<<15)\n\n#define BNX2_MISC_OSCFUNDS_CTRL\t\t\t\t0x0000095c\n#define BNX2_MISC_OSCFUNDS_CTRL_FREQ_MON\t\t (1L<<5)\n#define BNX2_MISC_OSCFUNDS_CTRL_FREQ_MON_OFF\t\t (0L<<5)\n#define BNX2_MISC_OSCFUNDS_CTRL_FREQ_MON_ON\t\t (1L<<5)\n#define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM\t\t (0x3L<<6)\n#define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_0\t\t (0L<<6)\n#define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_1\t\t (1L<<6)\n#define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_2\t\t (2L<<6)\n#define BNX2_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_3\t\t (3L<<6)\n#define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ\t\t (0x3L<<8)\n#define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_0\t\t (0L<<8)\n#define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_1\t\t (1L<<8)\n#define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_2\t\t (2L<<8)\n#define BNX2_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_3\t\t (3L<<8)\n#define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ\t\t (0x3L<<10)\n#define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ_0\t\t (0L<<10)\n#define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ_1\t\t (1L<<10)\n#define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ_2\t\t (2L<<10)\n#define BNX2_MISC_OSCFUNDS_CTRL_IAMP_ADJ_3\t\t (3L<<10)\n\n\n \n#define BNX2_NVM_COMMAND\t\t\t\t0x00006400\n#define BNX2_NVM_COMMAND_RST\t\t\t\t (1L<<0)\n#define BNX2_NVM_COMMAND_DONE\t\t\t\t (1L<<3)\n#define BNX2_NVM_COMMAND_DOIT\t\t\t\t (1L<<4)\n#define BNX2_NVM_COMMAND_WR\t\t\t\t (1L<<5)\n#define BNX2_NVM_COMMAND_ERASE\t\t\t\t (1L<<6)\n#define BNX2_NVM_COMMAND_FIRST\t\t\t\t (1L<<7)\n#define BNX2_NVM_COMMAND_LAST\t\t\t\t (1L<<8)\n#define BNX2_NVM_COMMAND_WREN\t\t\t\t (1L<<16)\n#define BNX2_NVM_COMMAND_WRDI\t\t\t\t (1L<<17)\n#define BNX2_NVM_COMMAND_EWSR\t\t\t\t (1L<<18)\n#define BNX2_NVM_COMMAND_WRSR\t\t\t\t (1L<<19)\n#define BNX2_NVM_COMMAND_RD_ID\t\t\t\t (1L<<20)\n#define BNX2_NVM_COMMAND_RD_STATUS\t\t\t (1L<<21)\n#define BNX2_NVM_COMMAND_MODE_256\t\t\t (1L<<22)\n\n#define BNX2_NVM_STATUS\t\t\t\t\t0x00006404\n#define BNX2_NVM_STATUS_PI_FSM_STATE\t\t\t (0xfL<<0)\n#define BNX2_NVM_STATUS_EE_FSM_STATE\t\t\t (0xfL<<4)\n#define BNX2_NVM_STATUS_EQ_FSM_STATE\t\t\t (0xfL<<8)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_XI\t\t (0x1fL<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_IDLE_XI\t (0L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CMD0_XI\t (1L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CMD1_XI\t (2L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CMD_FINISH0_XI\t (3L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CMD_FINISH1_XI\t (4L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_ADDR0_XI\t (5L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_WRITE_DATA0_XI\t (6L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_WRITE_DATA1_XI\t (7L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_WRITE_DATA2_XI\t (8L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_DATA0_XI\t (9L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_DATA1_XI\t (10L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_DATA2_XI\t (11L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID0_XI\t (12L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID1_XI\t (13L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID2_XI\t (14L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID3_XI\t (15L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_READ_STATUS_RDID4_XI\t (16L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_CHECK_BUSY0_XI\t (17L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_ST_WREN_XI\t (18L<<0)\n#define BNX2_NVM_STATUS_SPI_FSM_STATE_SPI_WAIT_XI\t (19L<<0)\n\n#define BNX2_NVM_WRITE\t\t\t\t\t0x00006408\n#define BNX2_NVM_WRITE_NVM_WRITE_VALUE\t\t\t (0xffffffffL<<0)\n#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_BIT_BANG\t\t (0L<<0)\n#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_EECLK\t\t (1L<<0)\n#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_EEDATA\t\t (2L<<0)\n#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SCLK\t\t (4L<<0)\n#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_CS_B\t\t (8L<<0)\n#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SO\t\t (16L<<0)\n#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SI\t\t (32L<<0)\n#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SI_XI\t\t (1L<<0)\n#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SO_XI\t\t (2L<<0)\n#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_CS_B_XI\t\t (4L<<0)\n#define BNX2_NVM_WRITE_NVM_WRITE_VALUE_SCLK_XI\t\t (8L<<0)\n\n#define BNX2_NVM_ADDR\t\t\t\t\t0x0000640c\n#define BNX2_NVM_ADDR_NVM_ADDR_VALUE\t\t\t (0xffffffL<<0)\n#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_BIT_BANG\t\t (0L<<0)\n#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_EECLK\t\t (1L<<0)\n#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_EEDATA\t\t (2L<<0)\n#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SCLK\t\t (4L<<0)\n#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_CS_B\t\t (8L<<0)\n#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SO\t\t\t (16L<<0)\n#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SI\t\t\t (32L<<0)\n#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SI_XI\t\t (1L<<0)\n#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SO_XI\t\t (2L<<0)\n#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_CS_B_XI\t\t (4L<<0)\n#define BNX2_NVM_ADDR_NVM_ADDR_VALUE_SCLK_XI\t\t (8L<<0)\n\n#define BNX2_NVM_READ\t\t\t\t\t0x00006410\n#define BNX2_NVM_READ_NVM_READ_VALUE\t\t\t (0xffffffffL<<0)\n#define BNX2_NVM_READ_NVM_READ_VALUE_BIT_BANG\t\t (0L<<0)\n#define BNX2_NVM_READ_NVM_READ_VALUE_EECLK\t\t (1L<<0)\n#define BNX2_NVM_READ_NVM_READ_VALUE_EEDATA\t\t (2L<<0)\n#define BNX2_NVM_READ_NVM_READ_VALUE_SCLK\t\t (4L<<0)\n#define BNX2_NVM_READ_NVM_READ_VALUE_CS_B\t\t (8L<<0)\n#define BNX2_NVM_READ_NVM_READ_VALUE_SO\t\t\t (16L<<0)\n#define BNX2_NVM_READ_NVM_READ_VALUE_SI\t\t\t (32L<<0)\n#define BNX2_NVM_READ_NVM_READ_VALUE_SI_XI\t\t (1L<<0)\n#define BNX2_NVM_READ_NVM_READ_VALUE_SO_XI\t\t (2L<<0)\n#define BNX2_NVM_READ_NVM_READ_VALUE_CS_B_XI\t\t (4L<<0)\n#define BNX2_NVM_READ_NVM_READ_VALUE_SCLK_XI\t\t (8L<<0)\n\n#define BNX2_NVM_CFG1\t\t\t\t\t0x00006414\n#define BNX2_NVM_CFG1_FLASH_MODE\t\t\t (1L<<0)\n#define BNX2_NVM_CFG1_BUFFER_MODE\t\t\t (1L<<1)\n#define BNX2_NVM_CFG1_PASS_MODE\t\t\t\t (1L<<2)\n#define BNX2_NVM_CFG1_BITBANG_MODE\t\t\t (1L<<3)\n#define BNX2_NVM_CFG1_STATUS_BIT\t\t\t (0x7L<<4)\n#define BNX2_NVM_CFG1_STATUS_BIT_FLASH_RDY\t\t (0L<<4)\n#define BNX2_NVM_CFG1_STATUS_BIT_BUFFER_RDY\t\t (7L<<4)\n#define BNX2_NVM_CFG1_SPI_CLK_DIV\t\t\t (0xfL<<7)\n#define BNX2_NVM_CFG1_SEE_CLK_DIV\t\t\t (0x7ffL<<11)\n#define BNX2_NVM_CFG1_STRAP_CONTROL_0\t\t\t (1L<<23)\n#define BNX2_NVM_CFG1_PROTECT_MODE\t\t\t (1L<<24)\n#define BNX2_NVM_CFG1_FLASH_SIZE\t\t\t (1L<<25)\n#define BNX2_NVM_CFG1_FW_USTRAP_1\t\t\t (1L<<26)\n#define BNX2_NVM_CFG1_FW_USTRAP_0\t\t\t (1L<<27)\n#define BNX2_NVM_CFG1_FW_USTRAP_2\t\t\t (1L<<28)\n#define BNX2_NVM_CFG1_FW_USTRAP_3\t\t\t (1L<<29)\n#define BNX2_NVM_CFG1_FW_FLASH_TYPE_EN\t\t\t (1L<<30)\n#define BNX2_NVM_CFG1_COMPAT_BYPASSS\t\t\t (1L<<31)\n\n#define BNX2_NVM_CFG2\t\t\t\t\t0x00006418\n#define BNX2_NVM_CFG2_ERASE_CMD\t\t\t\t (0xffL<<0)\n#define BNX2_NVM_CFG2_DUMMY\t\t\t\t (0xffL<<8)\n#define BNX2_NVM_CFG2_STATUS_CMD\t\t\t (0xffL<<16)\n#define BNX2_NVM_CFG2_READ_ID\t\t\t\t (0xffL<<24)\n\n#define BNX2_NVM_CFG3\t\t\t\t\t0x0000641c\n#define BNX2_NVM_CFG3_BUFFER_RD_CMD\t\t\t (0xffL<<0)\n#define BNX2_NVM_CFG3_WRITE_CMD\t\t\t\t (0xffL<<8)\n#define BNX2_NVM_CFG3_BUFFER_WRITE_CMD\t\t\t (0xffL<<16)\n#define BNX2_NVM_CFG3_READ_CMD\t\t\t\t (0xffL<<24)\n\n#define BNX2_NVM_SW_ARB\t\t\t\t\t0x00006420\n#define BNX2_NVM_SW_ARB_ARB_REQ_SET0\t\t\t (1L<<0)\n#define BNX2_NVM_SW_ARB_ARB_REQ_SET1\t\t\t (1L<<1)\n#define BNX2_NVM_SW_ARB_ARB_REQ_SET2\t\t\t (1L<<2)\n#define BNX2_NVM_SW_ARB_ARB_REQ_SET3\t\t\t (1L<<3)\n#define BNX2_NVM_SW_ARB_ARB_REQ_CLR0\t\t\t (1L<<4)\n#define BNX2_NVM_SW_ARB_ARB_REQ_CLR1\t\t\t (1L<<5)\n#define BNX2_NVM_SW_ARB_ARB_REQ_CLR2\t\t\t (1L<<6)\n#define BNX2_NVM_SW_ARB_ARB_REQ_CLR3\t\t\t (1L<<7)\n#define BNX2_NVM_SW_ARB_ARB_ARB0\t\t\t (1L<<8)\n#define BNX2_NVM_SW_ARB_ARB_ARB1\t\t\t (1L<<9)\n#define BNX2_NVM_SW_ARB_ARB_ARB2\t\t\t (1L<<10)\n#define BNX2_NVM_SW_ARB_ARB_ARB3\t\t\t (1L<<11)\n#define BNX2_NVM_SW_ARB_REQ0\t\t\t\t (1L<<12)\n#define BNX2_NVM_SW_ARB_REQ1\t\t\t\t (1L<<13)\n#define BNX2_NVM_SW_ARB_REQ2\t\t\t\t (1L<<14)\n#define BNX2_NVM_SW_ARB_REQ3\t\t\t\t (1L<<15)\n\n#define BNX2_NVM_ACCESS_ENABLE\t\t\t\t0x00006424\n#define BNX2_NVM_ACCESS_ENABLE_EN\t\t\t (1L<<0)\n#define BNX2_NVM_ACCESS_ENABLE_WR_EN\t\t\t (1L<<1)\n\n#define BNX2_NVM_WRITE1\t\t\t\t\t0x00006428\n#define BNX2_NVM_WRITE1_WREN_CMD\t\t\t (0xffL<<0)\n#define BNX2_NVM_WRITE1_WRDI_CMD\t\t\t (0xffL<<8)\n#define BNX2_NVM_WRITE1_SR_DATA\t\t\t\t (0xffL<<16)\n\n#define BNX2_NVM_CFG4\t\t\t\t\t0x0000642c\n#define BNX2_NVM_CFG4_FLASH_SIZE\t\t\t (0x7L<<0)\n#define BNX2_NVM_CFG4_FLASH_SIZE_1MBIT\t\t\t (0L<<0)\n#define BNX2_NVM_CFG4_FLASH_SIZE_2MBIT\t\t\t (1L<<0)\n#define BNX2_NVM_CFG4_FLASH_SIZE_4MBIT\t\t\t (2L<<0)\n#define BNX2_NVM_CFG4_FLASH_SIZE_8MBIT\t\t\t (3L<<0)\n#define BNX2_NVM_CFG4_FLASH_SIZE_16MBIT\t\t\t (4L<<0)\n#define BNX2_NVM_CFG4_FLASH_SIZE_32MBIT\t\t\t (5L<<0)\n#define BNX2_NVM_CFG4_FLASH_SIZE_64MBIT\t\t\t (6L<<0)\n#define BNX2_NVM_CFG4_FLASH_SIZE_128MBIT\t\t (7L<<0)\n#define BNX2_NVM_CFG4_FLASH_VENDOR\t\t\t (1L<<3)\n#define BNX2_NVM_CFG4_FLASH_VENDOR_ST\t\t\t (0L<<3)\n#define BNX2_NVM_CFG4_FLASH_VENDOR_ATMEL\t\t (1L<<3)\n#define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC\t\t (0x3L<<4)\n#define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC_BIT8\t (0L<<4)\n#define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC_BIT9\t (1L<<4)\n#define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC_BIT10\t (2L<<4)\n#define BNX2_NVM_CFG4_MODE_256_EMPTY_BIT_LOC_BIT11\t (3L<<4)\n#define BNX2_NVM_CFG4_STATUS_BIT_POLARITY\t\t (1L<<6)\n#define BNX2_NVM_CFG4_RESERVED\t\t\t\t (0x1ffffffL<<7)\n\n#define BNX2_NVM_RECONFIG\t\t\t\t0x00006430\n#define BNX2_NVM_RECONFIG_ORIG_STRAP_VALUE\t\t (0xfL<<0)\n#define BNX2_NVM_RECONFIG_ORIG_STRAP_VALUE_ST\t\t (0L<<0)\n#define BNX2_NVM_RECONFIG_ORIG_STRAP_VALUE_ATMEL\t (1L<<0)\n#define BNX2_NVM_RECONFIG_RECONFIG_STRAP_VALUE\t\t (0xfL<<4)\n#define BNX2_NVM_RECONFIG_RESERVED\t\t\t (0x7fffffL<<8)\n#define BNX2_NVM_RECONFIG_RECONFIG_DONE\t\t\t (1L<<31)\n\n\n\n \n#define BNX2_DMA_COMMAND\t\t\t\t0x00000c00\n#define BNX2_DMA_COMMAND_ENABLE\t\t\t\t (1L<<0)\n\n#define BNX2_DMA_STATUS\t\t\t\t\t0x00000c04\n#define BNX2_DMA_STATUS_PAR_ERROR_STATE\t\t\t (1L<<0)\n#define BNX2_DMA_STATUS_READ_TRANSFERS_STAT\t\t (1L<<16)\n#define BNX2_DMA_STATUS_READ_DELAY_PCI_CLKS_STAT\t (1L<<17)\n#define BNX2_DMA_STATUS_BIG_READ_TRANSFERS_STAT\t\t (1L<<18)\n#define BNX2_DMA_STATUS_BIG_READ_DELAY_PCI_CLKS_STAT\t (1L<<19)\n#define BNX2_DMA_STATUS_BIG_READ_RETRY_AFTER_DATA_STAT\t (1L<<20)\n#define BNX2_DMA_STATUS_WRITE_TRANSFERS_STAT\t\t (1L<<21)\n#define BNX2_DMA_STATUS_WRITE_DELAY_PCI_CLKS_STAT\t (1L<<22)\n#define BNX2_DMA_STATUS_BIG_WRITE_TRANSFERS_STAT\t (1L<<23)\n#define BNX2_DMA_STATUS_BIG_WRITE_DELAY_PCI_CLKS_STAT\t (1L<<24)\n#define BNX2_DMA_STATUS_BIG_WRITE_RETRY_AFTER_DATA_STAT\t (1L<<25)\n#define BNX2_DMA_STATUS_GLOBAL_ERR_XI\t\t\t (1L<<0)\n#define BNX2_DMA_STATUS_BME_XI\t\t\t\t (1L<<4)\n\n#define BNX2_DMA_CONFIG\t\t\t\t\t0x00000c08\n#define BNX2_DMA_CONFIG_DATA_BYTE_SWAP\t\t\t (1L<<0)\n#define BNX2_DMA_CONFIG_DATA_WORD_SWAP\t\t\t (1L<<1)\n#define BNX2_DMA_CONFIG_CNTL_BYTE_SWAP\t\t\t (1L<<4)\n#define BNX2_DMA_CONFIG_CNTL_WORD_SWAP\t\t\t (1L<<5)\n#define BNX2_DMA_CONFIG_ONE_DMA\t\t\t\t (1L<<6)\n#define BNX2_DMA_CONFIG_CNTL_TWO_DMA\t\t\t (1L<<7)\n#define BNX2_DMA_CONFIG_CNTL_FPGA_MODE\t\t\t (1L<<8)\n#define BNX2_DMA_CONFIG_CNTL_PING_PONG_DMA\t\t (1L<<10)\n#define BNX2_DMA_CONFIG_CNTL_PCI_COMP_DLY\t\t (1L<<11)\n#define BNX2_DMA_CONFIG_NO_RCHANS_IN_USE\t\t (0xfL<<12)\n#define BNX2_DMA_CONFIG_NO_WCHANS_IN_USE\t\t (0xfL<<16)\n#define BNX2_DMA_CONFIG_PCI_CLK_CMP_BITS\t\t (0x7L<<20)\n#define BNX2_DMA_CONFIG_PCI_FAST_CLK_CMP\t\t (1L<<23)\n#define BNX2_DMA_CONFIG_BIG_SIZE\t\t\t (0xfL<<24)\n#define BNX2_DMA_CONFIG_BIG_SIZE_NONE\t\t\t (0x0L<<24)\n#define BNX2_DMA_CONFIG_BIG_SIZE_64\t\t\t (0x1L<<24)\n#define BNX2_DMA_CONFIG_BIG_SIZE_128\t\t\t (0x2L<<24)\n#define BNX2_DMA_CONFIG_BIG_SIZE_256\t\t\t (0x4L<<24)\n#define BNX2_DMA_CONFIG_BIG_SIZE_512\t\t\t (0x8L<<24)\n#define BNX2_DMA_CONFIG_DAT_WBSWAP_MODE_XI\t\t (0x3L<<0)\n#define BNX2_DMA_CONFIG_CTL_WBSWAP_MODE_XI\t\t (0x3L<<4)\n#define BNX2_DMA_CONFIG_MAX_PL_XI\t\t\t (0x7L<<12)\n#define BNX2_DMA_CONFIG_MAX_PL_128B_XI\t\t\t (0L<<12)\n#define BNX2_DMA_CONFIG_MAX_PL_256B_XI\t\t\t (1L<<12)\n#define BNX2_DMA_CONFIG_MAX_PL_512B_XI\t\t\t (2L<<12)\n#define BNX2_DMA_CONFIG_MAX_PL_EN_XI\t\t\t (1L<<15)\n#define BNX2_DMA_CONFIG_MAX_RRS_XI\t\t\t (0x7L<<16)\n#define BNX2_DMA_CONFIG_MAX_RRS_128B_XI\t\t\t (0L<<16)\n#define BNX2_DMA_CONFIG_MAX_RRS_256B_XI\t\t\t (1L<<16)\n#define BNX2_DMA_CONFIG_MAX_RRS_512B_XI\t\t\t (2L<<16)\n#define BNX2_DMA_CONFIG_MAX_RRS_1024B_XI\t\t (3L<<16)\n#define BNX2_DMA_CONFIG_MAX_RRS_2048B_XI\t\t (4L<<16)\n#define BNX2_DMA_CONFIG_MAX_RRS_4096B_XI\t\t (5L<<16)\n#define BNX2_DMA_CONFIG_MAX_RRS_EN_XI\t\t\t (1L<<19)\n#define BNX2_DMA_CONFIG_NO_64SWAP_EN_XI\t\t\t (1L<<31)\n\n#define BNX2_DMA_BLACKOUT\t\t\t\t0x00000c0c\n#define BNX2_DMA_BLACKOUT_RD_RETRY_BLACKOUT\t\t (0xffL<<0)\n#define BNX2_DMA_BLACKOUT_2ND_RD_RETRY_BLACKOUT\t\t (0xffL<<8)\n#define BNX2_DMA_BLACKOUT_WR_RETRY_BLACKOUT\t\t (0xffL<<16)\n\n#define BNX2_DMA_READ_MASTER_SETTING_0\t\t\t0x00000c10\n#define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_NO_SNOOP\t (1L<<0)\n#define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_RELAX_ORDER\t (1L<<1)\n#define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_PRIORITY\t (1L<<2)\n#define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_TRAFFIC_CLASS\t (0x7L<<4)\n#define BNX2_DMA_READ_MASTER_SETTING_0_TBDC_PARAM_EN\t (1L<<7)\n#define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_NO_SNOOP\t (1L<<8)\n#define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_RELAX_ORDER\t (1L<<9)\n#define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_PRIORITY\t (1L<<10)\n#define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_TRAFFIC_CLASS\t (0x7L<<12)\n#define BNX2_DMA_READ_MASTER_SETTING_0_RBDC_PARAM_EN\t (1L<<15)\n#define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_NO_SNOOP\t (1L<<16)\n#define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_RELAX_ORDER\t (1L<<17)\n#define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_PRIORITY\t (1L<<18)\n#define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_TRAFFIC_CLASS\t (0x7L<<20)\n#define BNX2_DMA_READ_MASTER_SETTING_0_TDMA_PARAM_EN\t (1L<<23)\n#define BNX2_DMA_READ_MASTER_SETTING_0_CTX_NO_SNOOP\t (1L<<24)\n#define BNX2_DMA_READ_MASTER_SETTING_0_CTX_RELAX_ORDER\t (1L<<25)\n#define BNX2_DMA_READ_MASTER_SETTING_0_CTX_PRIORITY\t (1L<<26)\n#define BNX2_DMA_READ_MASTER_SETTING_0_CTX_TRAFFIC_CLASS\t (0x7L<<28)\n#define BNX2_DMA_READ_MASTER_SETTING_0_CTX_PARAM_EN\t (1L<<31)\n\n#define BNX2_DMA_READ_MASTER_SETTING_1\t\t\t0x00000c14\n#define BNX2_DMA_READ_MASTER_SETTING_1_COM_NO_SNOOP\t (1L<<0)\n#define BNX2_DMA_READ_MASTER_SETTING_1_COM_RELAX_ORDER\t (1L<<1)\n#define BNX2_DMA_READ_MASTER_SETTING_1_COM_PRIORITY\t (1L<<2)\n#define BNX2_DMA_READ_MASTER_SETTING_1_COM_TRAFFIC_CLASS\t (0x7L<<4)\n#define BNX2_DMA_READ_MASTER_SETTING_1_COM_PARAM_EN\t (1L<<7)\n#define BNX2_DMA_READ_MASTER_SETTING_1_CP_NO_SNOOP\t (1L<<8)\n#define BNX2_DMA_READ_MASTER_SETTING_1_CP_RELAX_ORDER\t (1L<<9)\n#define BNX2_DMA_READ_MASTER_SETTING_1_CP_PRIORITY\t (1L<<10)\n#define BNX2_DMA_READ_MASTER_SETTING_1_CP_TRAFFIC_CLASS\t (0x7L<<12)\n#define BNX2_DMA_READ_MASTER_SETTING_1_CP_PARAM_EN\t (1L<<15)\n\n#define BNX2_DMA_WRITE_MASTER_SETTING_0\t\t\t0x00000c18\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_NO_SNOOP\t (1L<<0)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_RELAX_ORDER\t (1L<<1)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_PRIORITY\t (1L<<2)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_CS_VLD\t (1L<<3)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_TRAFFIC_CLASS\t (0x7L<<4)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_HC_PARAM_EN\t (1L<<7)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_NO_SNOOP\t (1L<<8)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_RELAX_ORDER\t (1L<<9)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_PRIORITY\t (1L<<10)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_CS_VLD\t (1L<<11)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_TRAFFIC_CLASS\t (0x7L<<12)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_RDMA_PARAM_EN\t (1L<<15)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_NO_SNOOP\t (1L<<24)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_RELAX_ORDER\t (1L<<25)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_PRIORITY\t (1L<<26)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_CS_VLD\t (1L<<27)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_TRAFFIC_CLASS\t (0x7L<<28)\n#define BNX2_DMA_WRITE_MASTER_SETTING_0_CTX_PARAM_EN\t (1L<<31)\n\n#define BNX2_DMA_WRITE_MASTER_SETTING_1\t\t\t0x00000c1c\n#define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_NO_SNOOP\t (1L<<0)\n#define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_RELAX_ORDER\t (1L<<1)\n#define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_PRIORITY\t (1L<<2)\n#define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_CS_VLD\t (1L<<3)\n#define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_TRAFFIC_CLASS\t (0x7L<<4)\n#define BNX2_DMA_WRITE_MASTER_SETTING_1_COM_PARAM_EN\t (1L<<7)\n#define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_NO_SNOOP\t (1L<<8)\n#define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_RELAX_ORDER\t (1L<<9)\n#define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_PRIORITY\t (1L<<10)\n#define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_CS_VLD\t (1L<<11)\n#define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_TRAFFIC_CLASS\t (0x7L<<12)\n#define BNX2_DMA_WRITE_MASTER_SETTING_1_CP_PARAM_EN\t (1L<<15)\n\n#define BNX2_DMA_ARBITER\t\t\t\t0x00000c20\n#define BNX2_DMA_ARBITER_NUM_READS\t\t\t (0x7L<<0)\n#define BNX2_DMA_ARBITER_WR_ARB_MODE\t\t\t (1L<<4)\n#define BNX2_DMA_ARBITER_WR_ARB_MODE_STRICT\t\t (0L<<4)\n#define BNX2_DMA_ARBITER_WR_ARB_MODE_RND_RBN\t\t (1L<<4)\n#define BNX2_DMA_ARBITER_RD_ARB_MODE\t\t\t (0x3L<<5)\n#define BNX2_DMA_ARBITER_RD_ARB_MODE_STRICT\t\t (0L<<5)\n#define BNX2_DMA_ARBITER_RD_ARB_MODE_RND_RBN\t\t (1L<<5)\n#define BNX2_DMA_ARBITER_RD_ARB_MODE_WGT_RND_RBN\t (2L<<5)\n#define BNX2_DMA_ARBITER_ALT_MODE_EN\t\t\t (1L<<8)\n#define BNX2_DMA_ARBITER_RR_MODE\t\t\t (1L<<9)\n#define BNX2_DMA_ARBITER_TIMER_MODE\t\t\t (1L<<10)\n#define BNX2_DMA_ARBITER_OUSTD_READ_REQ\t\t\t (0xfL<<12)\n\n#define BNX2_DMA_ARB_TIMERS\t\t\t\t0x00000c24\n#define BNX2_DMA_ARB_TIMERS_RD_DRR_WAIT_TIME\t\t (0xffL<<0)\n#define BNX2_DMA_ARB_TIMERS_TM_MIN_TIMEOUT\t\t (0xffL<<12)\n#define BNX2_DMA_ARB_TIMERS_TM_MAX_TIMEOUT\t\t (0xfffL<<20)\n\n#define BNX2_DMA_DEBUG_VECT_PEEK\t\t\t0x00000c2c\n#define BNX2_DMA_DEBUG_VECT_PEEK_1_VALUE\t\t (0x7ffL<<0)\n#define BNX2_DMA_DEBUG_VECT_PEEK_1_PEEK_EN\t\t (1L<<11)\n#define BNX2_DMA_DEBUG_VECT_PEEK_1_SEL\t\t\t (0xfL<<12)\n#define BNX2_DMA_DEBUG_VECT_PEEK_2_VALUE\t\t (0x7ffL<<16)\n#define BNX2_DMA_DEBUG_VECT_PEEK_2_PEEK_EN\t\t (1L<<27)\n#define BNX2_DMA_DEBUG_VECT_PEEK_2_SEL\t\t\t (0xfL<<28)\n\n#define BNX2_DMA_TAG_RAM_00\t\t\t\t0x00000c30\n#define BNX2_DMA_TAG_RAM_00_CHANNEL\t\t\t (0xfL<<0)\n#define BNX2_DMA_TAG_RAM_00_MASTER\t\t\t (0x7L<<4)\n#define BNX2_DMA_TAG_RAM_00_MASTER_CTX\t\t\t (0L<<4)\n#define BNX2_DMA_TAG_RAM_00_MASTER_RBDC\t\t\t (1L<<4)\n#define BNX2_DMA_TAG_RAM_00_MASTER_TBDC\t\t\t (2L<<4)\n#define BNX2_DMA_TAG_RAM_00_MASTER_COM\t\t\t (3L<<4)\n#define BNX2_DMA_TAG_RAM_00_MASTER_CP\t\t\t (4L<<4)\n#define BNX2_DMA_TAG_RAM_00_MASTER_TDMA\t\t\t (5L<<4)\n#define BNX2_DMA_TAG_RAM_00_SWAP\t\t\t (0x3L<<7)\n#define BNX2_DMA_TAG_RAM_00_SWAP_CONFIG\t\t\t (0L<<7)\n#define BNX2_DMA_TAG_RAM_00_SWAP_DATA\t\t\t (1L<<7)\n#define BNX2_DMA_TAG_RAM_00_SWAP_CONTROL\t\t (2L<<7)\n#define BNX2_DMA_TAG_RAM_00_FUNCTION\t\t\t (1L<<9)\n#define BNX2_DMA_TAG_RAM_00_VALID\t\t\t (1L<<10)\n\n#define BNX2_DMA_TAG_RAM_01\t\t\t\t0x00000c34\n#define BNX2_DMA_TAG_RAM_01_CHANNEL\t\t\t (0xfL<<0)\n#define BNX2_DMA_TAG_RAM_01_MASTER\t\t\t (0x7L<<4)\n#define BNX2_DMA_TAG_RAM_01_MASTER_CTX\t\t\t (0L<<4)\n#define BNX2_DMA_TAG_RAM_01_MASTER_RBDC\t\t\t (1L<<4)\n#define BNX2_DMA_TAG_RAM_01_MASTER_TBDC\t\t\t (2L<<4)\n#define BNX2_DMA_TAG_RAM_01_MASTER_COM\t\t\t (3L<<4)\n#define BNX2_DMA_TAG_RAM_01_MASTER_CP\t\t\t (4L<<4)\n#define BNX2_DMA_TAG_RAM_01_MASTER_TDMA\t\t\t (5L<<4)\n#define BNX2_DMA_TAG_RAM_01_SWAP\t\t\t (0x3L<<7)\n#define BNX2_DMA_TAG_RAM_01_SWAP_CONFIG\t\t\t (0L<<7)\n#define BNX2_DMA_TAG_RAM_01_SWAP_DATA\t\t\t (1L<<7)\n#define BNX2_DMA_TAG_RAM_01_SWAP_CONTROL\t\t (2L<<7)\n#define BNX2_DMA_TAG_RAM_01_FUNCTION\t\t\t (1L<<9)\n#define BNX2_DMA_TAG_RAM_01_VALID\t\t\t (1L<<10)\n\n#define BNX2_DMA_TAG_RAM_02\t\t\t\t0x00000c38\n#define BNX2_DMA_TAG_RAM_02_CHANNEL\t\t\t (0xfL<<0)\n#define BNX2_DMA_TAG_RAM_02_MASTER\t\t\t (0x7L<<4)\n#define BNX2_DMA_TAG_RAM_02_MASTER_CTX\t\t\t (0L<<4)\n#define BNX2_DMA_TAG_RAM_02_MASTER_RBDC\t\t\t (1L<<4)\n#define BNX2_DMA_TAG_RAM_02_MASTER_TBDC\t\t\t (2L<<4)\n#define BNX2_DMA_TAG_RAM_02_MASTER_COM\t\t\t (3L<<4)\n#define BNX2_DMA_TAG_RAM_02_MASTER_CP\t\t\t (4L<<4)\n#define BNX2_DMA_TAG_RAM_02_MASTER_TDMA\t\t\t (5L<<4)\n#define BNX2_DMA_TAG_RAM_02_SWAP\t\t\t (0x3L<<7)\n#define BNX2_DMA_TAG_RAM_02_SWAP_CONFIG\t\t\t (0L<<7)\n#define BNX2_DMA_TAG_RAM_02_SWAP_DATA\t\t\t (1L<<7)\n#define BNX2_DMA_TAG_RAM_02_SWAP_CONTROL\t\t (2L<<7)\n#define BNX2_DMA_TAG_RAM_02_FUNCTION\t\t\t (1L<<9)\n#define BNX2_DMA_TAG_RAM_02_VALID\t\t\t (1L<<10)\n\n#define BNX2_DMA_TAG_RAM_03\t\t\t\t0x00000c3c\n#define BNX2_DMA_TAG_RAM_03_CHANNEL\t\t\t (0xfL<<0)\n#define BNX2_DMA_TAG_RAM_03_MASTER\t\t\t (0x7L<<4)\n#define BNX2_DMA_TAG_RAM_03_MASTER_CTX\t\t\t (0L<<4)\n#define BNX2_DMA_TAG_RAM_03_MASTER_RBDC\t\t\t (1L<<4)\n#define BNX2_DMA_TAG_RAM_03_MASTER_TBDC\t\t\t (2L<<4)\n#define BNX2_DMA_TAG_RAM_03_MASTER_COM\t\t\t (3L<<4)\n#define BNX2_DMA_TAG_RAM_03_MASTER_CP\t\t\t (4L<<4)\n#define BNX2_DMA_TAG_RAM_03_MASTER_TDMA\t\t\t (5L<<4)\n#define BNX2_DMA_TAG_RAM_03_SWAP\t\t\t (0x3L<<7)\n#define BNX2_DMA_TAG_RAM_03_SWAP_CONFIG\t\t\t (0L<<7)\n#define BNX2_DMA_TAG_RAM_03_SWAP_DATA\t\t\t (1L<<7)\n#define BNX2_DMA_TAG_RAM_03_SWAP_CONTROL\t\t (2L<<7)\n#define BNX2_DMA_TAG_RAM_03_FUNCTION\t\t\t (1L<<9)\n#define BNX2_DMA_TAG_RAM_03_VALID\t\t\t (1L<<10)\n\n#define BNX2_DMA_TAG_RAM_04\t\t\t\t0x00000c40\n#define BNX2_DMA_TAG_RAM_04_CHANNEL\t\t\t (0xfL<<0)\n#define BNX2_DMA_TAG_RAM_04_MASTER\t\t\t (0x7L<<4)\n#define BNX2_DMA_TAG_RAM_04_MASTER_CTX\t\t\t (0L<<4)\n#define BNX2_DMA_TAG_RAM_04_MASTER_RBDC\t\t\t (1L<<4)\n#define BNX2_DMA_TAG_RAM_04_MASTER_TBDC\t\t\t (2L<<4)\n#define BNX2_DMA_TAG_RAM_04_MASTER_COM\t\t\t (3L<<4)\n#define BNX2_DMA_TAG_RAM_04_MASTER_CP\t\t\t (4L<<4)\n#define BNX2_DMA_TAG_RAM_04_MASTER_TDMA\t\t\t (5L<<4)\n#define BNX2_DMA_TAG_RAM_04_SWAP\t\t\t (0x3L<<7)\n#define BNX2_DMA_TAG_RAM_04_SWAP_CONFIG\t\t\t (0L<<7)\n#define BNX2_DMA_TAG_RAM_04_SWAP_DATA\t\t\t (1L<<7)\n#define BNX2_DMA_TAG_RAM_04_SWAP_CONTROL\t\t (2L<<7)\n#define BNX2_DMA_TAG_RAM_04_FUNCTION\t\t\t (1L<<9)\n#define BNX2_DMA_TAG_RAM_04_VALID\t\t\t (1L<<10)\n\n#define BNX2_DMA_TAG_RAM_05\t\t\t\t0x00000c44\n#define BNX2_DMA_TAG_RAM_05_CHANNEL\t\t\t (0xfL<<0)\n#define BNX2_DMA_TAG_RAM_05_MASTER\t\t\t (0x7L<<4)\n#define BNX2_DMA_TAG_RAM_05_MASTER_CTX\t\t\t (0L<<4)\n#define BNX2_DMA_TAG_RAM_05_MASTER_RBDC\t\t\t (1L<<4)\n#define BNX2_DMA_TAG_RAM_05_MASTER_TBDC\t\t\t (2L<<4)\n#define BNX2_DMA_TAG_RAM_05_MASTER_COM\t\t\t (3L<<4)\n#define BNX2_DMA_TAG_RAM_05_MASTER_CP\t\t\t (4L<<4)\n#define BNX2_DMA_TAG_RAM_05_MASTER_TDMA\t\t\t (5L<<4)\n#define BNX2_DMA_TAG_RAM_05_SWAP\t\t\t (0x3L<<7)\n#define BNX2_DMA_TAG_RAM_05_SWAP_CONFIG\t\t\t (0L<<7)\n#define BNX2_DMA_TAG_RAM_05_SWAP_DATA\t\t\t (1L<<7)\n#define BNX2_DMA_TAG_RAM_05_SWAP_CONTROL\t\t (2L<<7)\n#define BNX2_DMA_TAG_RAM_05_FUNCTION\t\t\t (1L<<9)\n#define BNX2_DMA_TAG_RAM_05_VALID\t\t\t (1L<<10)\n\n#define BNX2_DMA_TAG_RAM_06\t\t\t\t0x00000c48\n#define BNX2_DMA_TAG_RAM_06_CHANNEL\t\t\t (0xfL<<0)\n#define BNX2_DMA_TAG_RAM_06_MASTER\t\t\t (0x7L<<4)\n#define BNX2_DMA_TAG_RAM_06_MASTER_CTX\t\t\t (0L<<4)\n#define BNX2_DMA_TAG_RAM_06_MASTER_RBDC\t\t\t (1L<<4)\n#define BNX2_DMA_TAG_RAM_06_MASTER_TBDC\t\t\t (2L<<4)\n#define BNX2_DMA_TAG_RAM_06_MASTER_COM\t\t\t (3L<<4)\n#define BNX2_DMA_TAG_RAM_06_MASTER_CP\t\t\t (4L<<4)\n#define BNX2_DMA_TAG_RAM_06_MASTER_TDMA\t\t\t (5L<<4)\n#define BNX2_DMA_TAG_RAM_06_SWAP\t\t\t (0x3L<<7)\n#define BNX2_DMA_TAG_RAM_06_SWAP_CONFIG\t\t\t (0L<<7)\n#define BNX2_DMA_TAG_RAM_06_SWAP_DATA\t\t\t (1L<<7)\n#define BNX2_DMA_TAG_RAM_06_SWAP_CONTROL\t\t (2L<<7)\n#define BNX2_DMA_TAG_RAM_06_FUNCTION\t\t\t (1L<<9)\n#define BNX2_DMA_TAG_RAM_06_VALID\t\t\t (1L<<10)\n\n#define BNX2_DMA_TAG_RAM_07\t\t\t\t0x00000c4c\n#define BNX2_DMA_TAG_RAM_07_CHANNEL\t\t\t (0xfL<<0)\n#define BNX2_DMA_TAG_RAM_07_MASTER\t\t\t (0x7L<<4)\n#define BNX2_DMA_TAG_RAM_07_MASTER_CTX\t\t\t (0L<<4)\n#define BNX2_DMA_TAG_RAM_07_MASTER_RBDC\t\t\t (1L<<4)\n#define BNX2_DMA_TAG_RAM_07_MASTER_TBDC\t\t\t (2L<<4)\n#define BNX2_DMA_TAG_RAM_07_MASTER_COM\t\t\t (3L<<4)\n#define BNX2_DMA_TAG_RAM_07_MASTER_CP\t\t\t (4L<<4)\n#define BNX2_DMA_TAG_RAM_07_MASTER_TDMA\t\t\t (5L<<4)\n#define BNX2_DMA_TAG_RAM_07_SWAP\t\t\t (0x3L<<7)\n#define BNX2_DMA_TAG_RAM_07_SWAP_CONFIG\t\t\t (0L<<7)\n#define BNX2_DMA_TAG_RAM_07_SWAP_DATA\t\t\t (1L<<7)\n#define BNX2_DMA_TAG_RAM_07_SWAP_CONTROL\t\t (2L<<7)\n#define BNX2_DMA_TAG_RAM_07_FUNCTION\t\t\t (1L<<9)\n#define BNX2_DMA_TAG_RAM_07_VALID\t\t\t (1L<<10)\n\n#define BNX2_DMA_TAG_RAM_08\t\t\t\t0x00000c50\n#define BNX2_DMA_TAG_RAM_08_CHANNEL\t\t\t (0xfL<<0)\n#define BNX2_DMA_TAG_RAM_08_MASTER\t\t\t (0x7L<<4)\n#define BNX2_DMA_TAG_RAM_08_MASTER_CTX\t\t\t (0L<<4)\n#define BNX2_DMA_TAG_RAM_08_MASTER_RBDC\t\t\t (1L<<4)\n#define BNX2_DMA_TAG_RAM_08_MASTER_TBDC\t\t\t (2L<<4)\n#define BNX2_DMA_TAG_RAM_08_MASTER_COM\t\t\t (3L<<4)\n#define BNX2_DMA_TAG_RAM_08_MASTER_CP\t\t\t (4L<<4)\n#define BNX2_DMA_TAG_RAM_08_MASTER_TDMA\t\t\t (5L<<4)\n#define BNX2_DMA_TAG_RAM_08_SWAP\t\t\t (0x3L<<7)\n#define BNX2_DMA_TAG_RAM_08_SWAP_CONFIG\t\t\t (0L<<7)\n#define BNX2_DMA_TAG_RAM_08_SWAP_DATA\t\t\t (1L<<7)\n#define BNX2_DMA_TAG_RAM_08_SWAP_CONTROL\t\t (2L<<7)\n#define BNX2_DMA_TAG_RAM_08_FUNCTION\t\t\t (1L<<9)\n#define BNX2_DMA_TAG_RAM_08_VALID\t\t\t (1L<<10)\n\n#define BNX2_DMA_TAG_RAM_09\t\t\t\t0x00000c54\n#define BNX2_DMA_TAG_RAM_09_CHANNEL\t\t\t (0xfL<<0)\n#define BNX2_DMA_TAG_RAM_09_MASTER\t\t\t (0x7L<<4)\n#define BNX2_DMA_TAG_RAM_09_MASTER_CTX\t\t\t (0L<<4)\n#define BNX2_DMA_TAG_RAM_09_MASTER_RBDC\t\t\t (1L<<4)\n#define BNX2_DMA_TAG_RAM_09_MASTER_TBDC\t\t\t (2L<<4)\n#define BNX2_DMA_TAG_RAM_09_MASTER_COM\t\t\t (3L<<4)\n#define BNX2_DMA_TAG_RAM_09_MASTER_CP\t\t\t (4L<<4)\n#define BNX2_DMA_TAG_RAM_09_MASTER_TDMA\t\t\t (5L<<4)\n#define BNX2_DMA_TAG_RAM_09_SWAP\t\t\t (0x3L<<7)\n#define BNX2_DMA_TAG_RAM_09_SWAP_CONFIG\t\t\t (0L<<7)\n#define BNX2_DMA_TAG_RAM_09_SWAP_DATA\t\t\t (1L<<7)\n#define BNX2_DMA_TAG_RAM_09_SWAP_CONTROL\t\t (2L<<7)\n#define BNX2_DMA_TAG_RAM_09_FUNCTION\t\t\t (1L<<9)\n#define BNX2_DMA_TAG_RAM_09_VALID\t\t\t (1L<<10)\n\n#define BNX2_DMA_TAG_RAM_10\t\t\t\t0x00000c58\n#define BNX2_DMA_TAG_RAM_10_CHANNEL\t\t\t (0xfL<<0)\n#define BNX2_DMA_TAG_RAM_10_MASTER\t\t\t (0x7L<<4)\n#define BNX2_DMA_TAG_RAM_10_MASTER_CTX\t\t\t (0L<<4)\n#define BNX2_DMA_TAG_RAM_10_MASTER_RBDC\t\t\t (1L<<4)\n#define BNX2_DMA_TAG_RAM_10_MASTER_TBDC\t\t\t (2L<<4)\n#define BNX2_DMA_TAG_RAM_10_MASTER_COM\t\t\t (3L<<4)\n#define BNX2_DMA_TAG_RAM_10_MASTER_CP\t\t\t (4L<<4)\n#define BNX2_DMA_TAG_RAM_10_MASTER_TDMA\t\t\t (5L<<4)\n#define BNX2_DMA_TAG_RAM_10_SWAP\t\t\t (0x3L<<7)\n#define BNX2_DMA_TAG_RAM_10_SWAP_CONFIG\t\t\t (0L<<7)\n#define BNX2_DMA_TAG_RAM_10_SWAP_DATA\t\t\t (1L<<7)\n#define BNX2_DMA_TAG_RAM_10_SWAP_CONTROL\t\t (2L<<7)\n#define BNX2_DMA_TAG_RAM_10_FUNCTION\t\t\t (1L<<9)\n#define BNX2_DMA_TAG_RAM_10_VALID\t\t\t (1L<<10)\n\n#define BNX2_DMA_TAG_RAM_11\t\t\t\t0x00000c5c\n#define BNX2_DMA_TAG_RAM_11_CHANNEL\t\t\t (0xfL<<0)\n#define BNX2_DMA_TAG_RAM_11_MASTER\t\t\t (0x7L<<4)\n#define BNX2_DMA_TAG_RAM_11_MASTER_CTX\t\t\t (0L<<4)\n#define BNX2_DMA_TAG_RAM_11_MASTER_RBDC\t\t\t (1L<<4)\n#define BNX2_DMA_TAG_RAM_11_MASTER_TBDC\t\t\t (2L<<4)\n#define BNX2_DMA_TAG_RAM_11_MASTER_COM\t\t\t (3L<<4)\n#define BNX2_DMA_TAG_RAM_11_MASTER_CP\t\t\t (4L<<4)\n#define BNX2_DMA_TAG_RAM_11_MASTER_TDMA\t\t\t (5L<<4)\n#define BNX2_DMA_TAG_RAM_11_SWAP\t\t\t (0x3L<<7)\n#define BNX2_DMA_TAG_RAM_11_SWAP_CONFIG\t\t\t (0L<<7)\n#define BNX2_DMA_TAG_RAM_11_SWAP_DATA\t\t\t (1L<<7)\n#define BNX2_DMA_TAG_RAM_11_SWAP_CONTROL\t\t (2L<<7)\n#define BNX2_DMA_TAG_RAM_11_FUNCTION\t\t\t (1L<<9)\n#define BNX2_DMA_TAG_RAM_11_VALID\t\t\t (1L<<10)\n\n#define BNX2_DMA_RCHAN_STAT_22\t\t\t\t0x00000c60\n#define BNX2_DMA_RCHAN_STAT_30\t\t\t\t0x00000c64\n#define BNX2_DMA_RCHAN_STAT_31\t\t\t\t0x00000c68\n#define BNX2_DMA_RCHAN_STAT_32\t\t\t\t0x00000c6c\n#define BNX2_DMA_RCHAN_STAT_40\t\t\t\t0x00000c70\n#define BNX2_DMA_RCHAN_STAT_41\t\t\t\t0x00000c74\n#define BNX2_DMA_RCHAN_STAT_42\t\t\t\t0x00000c78\n#define BNX2_DMA_RCHAN_STAT_50\t\t\t\t0x00000c7c\n#define BNX2_DMA_RCHAN_STAT_51\t\t\t\t0x00000c80\n#define BNX2_DMA_RCHAN_STAT_52\t\t\t\t0x00000c84\n#define BNX2_DMA_RCHAN_STAT_60\t\t\t\t0x00000c88\n#define BNX2_DMA_RCHAN_STAT_61\t\t\t\t0x00000c8c\n#define BNX2_DMA_RCHAN_STAT_62\t\t\t\t0x00000c90\n#define BNX2_DMA_RCHAN_STAT_70\t\t\t\t0x00000c94\n#define BNX2_DMA_RCHAN_STAT_71\t\t\t\t0x00000c98\n#define BNX2_DMA_RCHAN_STAT_72\t\t\t\t0x00000c9c\n#define BNX2_DMA_WCHAN_STAT_00\t\t\t\t0x00000ca0\n#define BNX2_DMA_WCHAN_STAT_00_WCHAN_STA_HOST_ADDR_LOW\t (0xffffffffL<<0)\n\n#define BNX2_DMA_WCHAN_STAT_01\t\t\t\t0x00000ca4\n#define BNX2_DMA_WCHAN_STAT_01_WCHAN_STA_HOST_ADDR_HIGH\t (0xffffffffL<<0)\n\n#define BNX2_DMA_WCHAN_STAT_02\t\t\t\t0x00000ca8\n#define BNX2_DMA_WCHAN_STAT_02_LENGTH\t\t\t (0xffffL<<0)\n#define BNX2_DMA_WCHAN_STAT_02_WORD_SWAP\t\t (1L<<16)\n#define BNX2_DMA_WCHAN_STAT_02_BYTE_SWAP\t\t (1L<<17)\n#define BNX2_DMA_WCHAN_STAT_02_PRIORITY_LVL\t\t (1L<<18)\n\n#define BNX2_DMA_WCHAN_STAT_10\t\t\t\t0x00000cac\n#define BNX2_DMA_WCHAN_STAT_11\t\t\t\t0x00000cb0\n#define BNX2_DMA_WCHAN_STAT_12\t\t\t\t0x00000cb4\n#define BNX2_DMA_WCHAN_STAT_20\t\t\t\t0x00000cb8\n#define BNX2_DMA_WCHAN_STAT_21\t\t\t\t0x00000cbc\n#define BNX2_DMA_WCHAN_STAT_22\t\t\t\t0x00000cc0\n#define BNX2_DMA_WCHAN_STAT_30\t\t\t\t0x00000cc4\n#define BNX2_DMA_WCHAN_STAT_31\t\t\t\t0x00000cc8\n#define BNX2_DMA_WCHAN_STAT_32\t\t\t\t0x00000ccc\n#define BNX2_DMA_WCHAN_STAT_40\t\t\t\t0x00000cd0\n#define BNX2_DMA_WCHAN_STAT_41\t\t\t\t0x00000cd4\n#define BNX2_DMA_WCHAN_STAT_42\t\t\t\t0x00000cd8\n#define BNX2_DMA_WCHAN_STAT_50\t\t\t\t0x00000cdc\n#define BNX2_DMA_WCHAN_STAT_51\t\t\t\t0x00000ce0\n#define BNX2_DMA_WCHAN_STAT_52\t\t\t\t0x00000ce4\n#define BNX2_DMA_WCHAN_STAT_60\t\t\t\t0x00000ce8\n#define BNX2_DMA_WCHAN_STAT_61\t\t\t\t0x00000cec\n#define BNX2_DMA_WCHAN_STAT_62\t\t\t\t0x00000cf0\n#define BNX2_DMA_WCHAN_STAT_70\t\t\t\t0x00000cf4\n#define BNX2_DMA_WCHAN_STAT_71\t\t\t\t0x00000cf8\n#define BNX2_DMA_WCHAN_STAT_72\t\t\t\t0x00000cfc\n#define BNX2_DMA_ARB_STAT_00\t\t\t\t0x00000d00\n#define BNX2_DMA_ARB_STAT_00_MASTER\t\t\t (0xffffL<<0)\n#define BNX2_DMA_ARB_STAT_00_MASTER_ENC\t\t\t (0xffL<<16)\n#define BNX2_DMA_ARB_STAT_00_CUR_BINMSTR\t\t (0xffL<<24)\n\n#define BNX2_DMA_ARB_STAT_01\t\t\t\t0x00000d04\n#define BNX2_DMA_ARB_STAT_01_LPR_RPTR\t\t\t (0xfL<<0)\n#define BNX2_DMA_ARB_STAT_01_LPR_WPTR\t\t\t (0xfL<<4)\n#define BNX2_DMA_ARB_STAT_01_LPB_RPTR\t\t\t (0xfL<<8)\n#define BNX2_DMA_ARB_STAT_01_LPB_WPTR\t\t\t (0xfL<<12)\n#define BNX2_DMA_ARB_STAT_01_HPR_RPTR\t\t\t (0xfL<<16)\n#define BNX2_DMA_ARB_STAT_01_HPR_WPTR\t\t\t (0xfL<<20)\n#define BNX2_DMA_ARB_STAT_01_HPB_RPTR\t\t\t (0xfL<<24)\n#define BNX2_DMA_ARB_STAT_01_HPB_WPTR\t\t\t (0xfL<<28)\n\n#define BNX2_DMA_FUSE_CTRL0_CMD\t\t\t\t0x00000f00\n#define BNX2_DMA_FUSE_CTRL0_CMD_PWRUP_DONE\t\t (1L<<0)\n#define BNX2_DMA_FUSE_CTRL0_CMD_SHIFT_DONE\t\t (1L<<1)\n#define BNX2_DMA_FUSE_CTRL0_CMD_SHIFT\t\t\t (1L<<2)\n#define BNX2_DMA_FUSE_CTRL0_CMD_LOAD\t\t\t (1L<<3)\n#define BNX2_DMA_FUSE_CTRL0_CMD_SEL\t\t\t (0xfL<<8)\n\n#define BNX2_DMA_FUSE_CTRL0_DATA\t\t\t0x00000f04\n#define BNX2_DMA_FUSE_CTRL1_CMD\t\t\t\t0x00000f08\n#define BNX2_DMA_FUSE_CTRL1_CMD_PWRUP_DONE\t\t (1L<<0)\n#define BNX2_DMA_FUSE_CTRL1_CMD_SHIFT_DONE\t\t (1L<<1)\n#define BNX2_DMA_FUSE_CTRL1_CMD_SHIFT\t\t\t (1L<<2)\n#define BNX2_DMA_FUSE_CTRL1_CMD_LOAD\t\t\t (1L<<3)\n#define BNX2_DMA_FUSE_CTRL1_CMD_SEL\t\t\t (0xfL<<8)\n\n#define BNX2_DMA_FUSE_CTRL1_DATA\t\t\t0x00000f0c\n#define BNX2_DMA_FUSE_CTRL2_CMD\t\t\t\t0x00000f10\n#define BNX2_DMA_FUSE_CTRL2_CMD_PWRUP_DONE\t\t (1L<<0)\n#define BNX2_DMA_FUSE_CTRL2_CMD_SHIFT_DONE\t\t (1L<<1)\n#define BNX2_DMA_FUSE_CTRL2_CMD_SHIFT\t\t\t (1L<<2)\n#define BNX2_DMA_FUSE_CTRL2_CMD_LOAD\t\t\t (1L<<3)\n#define BNX2_DMA_FUSE_CTRL2_CMD_SEL\t\t\t (0xfL<<8)\n\n#define BNX2_DMA_FUSE_CTRL2_DATA\t\t\t0x00000f14\n\n\n \n#define BNX2_CTX_COMMAND\t\t\t\t0x00001000\n#define BNX2_CTX_COMMAND_ENABLED\t\t\t (1L<<0)\n#define BNX2_CTX_COMMAND_DISABLE_USAGE_CNT\t\t (1L<<1)\n#define BNX2_CTX_COMMAND_DISABLE_PLRU\t\t\t (1L<<2)\n#define BNX2_CTX_COMMAND_DISABLE_COMBINE_READ\t\t (1L<<3)\n#define BNX2_CTX_COMMAND_FLUSH_AHEAD\t\t\t (0x1fL<<8)\n#define BNX2_CTX_COMMAND_MEM_INIT\t\t\t (1L<<13)\n#define BNX2_CTX_COMMAND_PAGE_SIZE\t\t\t (0xfL<<16)\n#define BNX2_CTX_COMMAND_PAGE_SIZE_256\t\t\t (0L<<16)\n#define BNX2_CTX_COMMAND_PAGE_SIZE_512\t\t\t (1L<<16)\n#define BNX2_CTX_COMMAND_PAGE_SIZE_1K\t\t\t (2L<<16)\n#define BNX2_CTX_COMMAND_PAGE_SIZE_2K\t\t\t (3L<<16)\n#define BNX2_CTX_COMMAND_PAGE_SIZE_4K\t\t\t (4L<<16)\n#define BNX2_CTX_COMMAND_PAGE_SIZE_8K\t\t\t (5L<<16)\n#define BNX2_CTX_COMMAND_PAGE_SIZE_16K\t\t\t (6L<<16)\n#define BNX2_CTX_COMMAND_PAGE_SIZE_32K\t\t\t (7L<<16)\n#define BNX2_CTX_COMMAND_PAGE_SIZE_64K\t\t\t (8L<<16)\n#define BNX2_CTX_COMMAND_PAGE_SIZE_128K\t\t\t (9L<<16)\n#define BNX2_CTX_COMMAND_PAGE_SIZE_256K\t\t\t (10L<<16)\n#define BNX2_CTX_COMMAND_PAGE_SIZE_512K\t\t\t (11L<<16)\n#define BNX2_CTX_COMMAND_PAGE_SIZE_1M\t\t\t (12L<<16)\n\n#define BNX2_CTX_STATUS\t\t\t\t\t0x00001004\n#define BNX2_CTX_STATUS_LOCK_WAIT\t\t\t (1L<<0)\n#define BNX2_CTX_STATUS_READ_STAT\t\t\t (1L<<16)\n#define BNX2_CTX_STATUS_WRITE_STAT\t\t\t (1L<<17)\n#define BNX2_CTX_STATUS_ACC_STALL_STAT\t\t\t (1L<<18)\n#define BNX2_CTX_STATUS_LOCK_STALL_STAT\t\t\t (1L<<19)\n#define BNX2_CTX_STATUS_EXT_READ_STAT\t\t\t (1L<<20)\n#define BNX2_CTX_STATUS_EXT_WRITE_STAT\t\t\t (1L<<21)\n#define BNX2_CTX_STATUS_MISS_STAT\t\t\t (1L<<22)\n#define BNX2_CTX_STATUS_HIT_STAT\t\t\t (1L<<23)\n#define BNX2_CTX_STATUS_DEAD_LOCK\t\t\t (1L<<24)\n#define BNX2_CTX_STATUS_USAGE_CNT_ERR\t\t\t (1L<<25)\n#define BNX2_CTX_STATUS_INVALID_PAGE\t\t\t (1L<<26)\n\n#define BNX2_CTX_VIRT_ADDR\t\t\t\t0x00001008\n#define BNX2_CTX_VIRT_ADDR_VIRT_ADDR\t\t\t (0x7fffL<<6)\n\n#define BNX2_CTX_PAGE_TBL\t\t\t\t0x0000100c\n#define BNX2_CTX_PAGE_TBL_PAGE_TBL\t\t\t (0x3fffL<<6)\n\n#define BNX2_CTX_DATA_ADR\t\t\t\t0x00001010\n#define BNX2_CTX_DATA_ADR_DATA_ADR\t\t\t (0x7ffffL<<2)\n\n#define BNX2_CTX_DATA\t\t\t\t\t0x00001014\n#define BNX2_CTX_LOCK\t\t\t\t\t0x00001018\n#define BNX2_CTX_LOCK_TYPE\t\t\t\t (0x7L<<0)\n#define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_VOID\t\t (0x0L<<0)\n#define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_PROTOCOL\t\t (0x1L<<0)\n#define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_TX\t\t\t (0x2L<<0)\n#define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_TIMER\t\t (0x4L<<0)\n#define BNX2_CTX_LOCK_TYPE_LOCK_TYPE_COMPLETE\t\t (0x7L<<0)\n#define BNX2_CTX_LOCK_TYPE_VOID_XI\t\t\t (0L<<0)\n#define BNX2_CTX_LOCK_TYPE_PROTOCOL_XI\t\t\t (1L<<0)\n#define BNX2_CTX_LOCK_TYPE_TX_XI\t\t\t (2L<<0)\n#define BNX2_CTX_LOCK_TYPE_TIMER_XI\t\t\t (4L<<0)\n#define BNX2_CTX_LOCK_TYPE_COMPLETE_XI\t\t\t (7L<<0)\n#define BNX2_CTX_LOCK_CID_VALUE\t\t\t\t (0x3fffL<<7)\n#define BNX2_CTX_LOCK_GRANTED\t\t\t\t (1L<<26)\n#define BNX2_CTX_LOCK_MODE\t\t\t\t (0x7L<<27)\n#define BNX2_CTX_LOCK_MODE_UNLOCK\t\t\t (0x0L<<27)\n#define BNX2_CTX_LOCK_MODE_IMMEDIATE\t\t\t (0x1L<<27)\n#define BNX2_CTX_LOCK_MODE_SURE\t\t\t\t (0x2L<<27)\n#define BNX2_CTX_LOCK_STATUS\t\t\t\t (1L<<30)\n#define BNX2_CTX_LOCK_REQ\t\t\t\t (1L<<31)\n\n#define BNX2_CTX_CTX_CTRL\t\t\t\t0x0000101c\n#define BNX2_CTX_CTX_CTRL_CTX_ADDR\t\t\t (0x7ffffL<<2)\n#define BNX2_CTX_CTX_CTRL_MOD_USAGE_CNT\t\t\t (0x3L<<21)\n#define BNX2_CTX_CTX_CTRL_NO_RAM_ACC\t\t\t (1L<<23)\n#define BNX2_CTX_CTX_CTRL_PREFETCH_SIZE\t\t\t (0x3L<<24)\n#define BNX2_CTX_CTX_CTRL_ATTR\t\t\t\t (1L<<26)\n#define BNX2_CTX_CTX_CTRL_WRITE_REQ\t\t\t (1L<<30)\n#define BNX2_CTX_CTX_CTRL_READ_REQ\t\t\t (1L<<31)\n\n#define BNX2_CTX_CTX_DATA\t\t\t\t0x00001020\n#define BNX2_CTX_ACCESS_STATUS\t\t\t\t0x00001040\n#define BNX2_CTX_ACCESS_STATUS_MASTERENCODED\t\t (0xfL<<0)\n#define BNX2_CTX_ACCESS_STATUS_ACCESSMEMORYSM\t\t (0x3L<<10)\n#define BNX2_CTX_ACCESS_STATUS_PAGETABLEINITSM\t\t (0x3L<<12)\n#define BNX2_CTX_ACCESS_STATUS_ACCESSMEMORYINITSM\t (0x3L<<14)\n#define BNX2_CTX_ACCESS_STATUS_QUALIFIED_REQUEST\t (0x7ffL<<17)\n#define BNX2_CTX_ACCESS_STATUS_CAMMASTERENCODED_XI\t (0x1fL<<0)\n#define BNX2_CTX_ACCESS_STATUS_CACHEMASTERENCODED_XI\t (0x1fL<<5)\n#define BNX2_CTX_ACCESS_STATUS_REQUEST_XI\t\t (0x3fffffL<<10)\n\n#define BNX2_CTX_DBG_LOCK_STATUS\t\t\t0x00001044\n#define BNX2_CTX_DBG_LOCK_STATUS_SM\t\t\t (0x3ffL<<0)\n#define BNX2_CTX_DBG_LOCK_STATUS_MATCH\t\t\t (0x3ffL<<22)\n\n#define BNX2_CTX_CACHE_CTRL_STATUS\t\t\t0x00001048\n#define BNX2_CTX_CACHE_CTRL_STATUS_RFIFO_OVERFLOW\t (1L<<0)\n#define BNX2_CTX_CACHE_CTRL_STATUS_INVALID_READ_COMP\t (1L<<1)\n#define BNX2_CTX_CACHE_CTRL_STATUS_FLUSH_START\t\t (1L<<6)\n#define BNX2_CTX_CACHE_CTRL_STATUS_FREE_ENTRY_CNT\t (0x3fL<<7)\n#define BNX2_CTX_CACHE_CTRL_STATUS_CACHE_ENTRY_NEEDED\t (0x3fL<<13)\n#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN0_ACTIVE\t (1L<<19)\n#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN1_ACTIVE\t (1L<<20)\n#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN2_ACTIVE\t (1L<<21)\n#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN3_ACTIVE\t (1L<<22)\n#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN4_ACTIVE\t (1L<<23)\n#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN5_ACTIVE\t (1L<<24)\n#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN6_ACTIVE\t (1L<<25)\n#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN7_ACTIVE\t (1L<<26)\n#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN8_ACTIVE\t (1L<<27)\n#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN9_ACTIVE\t (1L<<28)\n#define BNX2_CTX_CACHE_CTRL_STATUS_RD_CHAN10_ACTIVE\t (1L<<29)\n\n#define BNX2_CTX_CACHE_CTRL_SM_STATUS\t\t\t0x0000104c\n#define BNX2_CTX_CACHE_CTRL_SM_STATUS_CS_DWC\t\t (0x7L<<0)\n#define BNX2_CTX_CACHE_CTRL_SM_STATUS_CS_WFIFOC\t\t (0x7L<<3)\n#define BNX2_CTX_CACHE_CTRL_SM_STATUS_CS_RTAGC\t\t (0x7L<<6)\n#define BNX2_CTX_CACHE_CTRL_SM_STATUS_CS_RFIFOC\t\t (0x7L<<9)\n#define BNX2_CTX_CACHE_CTRL_SM_STATUS_INVALID_BLK_ADDR\t (0x7fffL<<16)\n\n#define BNX2_CTX_CACHE_STATUS\t\t\t\t0x00001050\n#define BNX2_CTX_CACHE_STATUS_HELD_ENTRIES\t\t (0x3ffL<<0)\n#define BNX2_CTX_CACHE_STATUS_MAX_HELD_ENTRIES\t\t (0x3ffL<<16)\n\n#define BNX2_CTX_DMA_STATUS\t\t\t\t0x00001054\n#define BNX2_CTX_DMA_STATUS_RD_CHAN0_STATUS\t\t (0x3L<<0)\n#define BNX2_CTX_DMA_STATUS_RD_CHAN1_STATUS\t\t (0x3L<<2)\n#define BNX2_CTX_DMA_STATUS_RD_CHAN2_STATUS\t\t (0x3L<<4)\n#define BNX2_CTX_DMA_STATUS_RD_CHAN3_STATUS\t\t (0x3L<<6)\n#define BNX2_CTX_DMA_STATUS_RD_CHAN4_STATUS\t\t (0x3L<<8)\n#define BNX2_CTX_DMA_STATUS_RD_CHAN5_STATUS\t\t (0x3L<<10)\n#define BNX2_CTX_DMA_STATUS_RD_CHAN6_STATUS\t\t (0x3L<<12)\n#define BNX2_CTX_DMA_STATUS_RD_CHAN7_STATUS\t\t (0x3L<<14)\n#define BNX2_CTX_DMA_STATUS_RD_CHAN8_STATUS\t\t (0x3L<<16)\n#define BNX2_CTX_DMA_STATUS_RD_CHAN9_STATUS\t\t (0x3L<<18)\n#define BNX2_CTX_DMA_STATUS_RD_CHAN10_STATUS\t\t (0x3L<<20)\n\n#define BNX2_CTX_REP_STATUS\t\t\t\t0x00001058\n#define BNX2_CTX_REP_STATUS_ERROR_ENTRY\t\t\t (0x3ffL<<0)\n#define BNX2_CTX_REP_STATUS_ERROR_CLIENT_ID\t\t (0x1fL<<10)\n#define BNX2_CTX_REP_STATUS_USAGE_CNT_MAX_ERR\t\t (1L<<16)\n#define BNX2_CTX_REP_STATUS_USAGE_CNT_MIN_ERR\t\t (1L<<17)\n#define BNX2_CTX_REP_STATUS_USAGE_CNT_MISS_ERR\t\t (1L<<18)\n\n#define BNX2_CTX_CKSUM_ERROR_STATUS\t\t\t0x0000105c\n#define BNX2_CTX_CKSUM_ERROR_STATUS_CALCULATED\t\t (0xffffL<<0)\n#define BNX2_CTX_CKSUM_ERROR_STATUS_EXPECTED\t\t (0xffffL<<16)\n\n#define BNX2_CTX_CHNL_LOCK_STATUS_0\t\t\t0x00001080\n#define BNX2_CTX_CHNL_LOCK_STATUS_0_CID\t\t\t (0x3fffL<<0)\n#define BNX2_CTX_CHNL_LOCK_STATUS_0_TYPE\t\t (0x3L<<14)\n#define BNX2_CTX_CHNL_LOCK_STATUS_0_MODE\t\t (1L<<16)\n#define BNX2_CTX_CHNL_LOCK_STATUS_0_MODE_XI\t\t (1L<<14)\n#define BNX2_CTX_CHNL_LOCK_STATUS_0_TYPE_XI\t\t (0x7L<<15)\n\n#define BNX2_CTX_CHNL_LOCK_STATUS_1\t\t\t0x00001084\n#define BNX2_CTX_CHNL_LOCK_STATUS_2\t\t\t0x00001088\n#define BNX2_CTX_CHNL_LOCK_STATUS_3\t\t\t0x0000108c\n#define BNX2_CTX_CHNL_LOCK_STATUS_4\t\t\t0x00001090\n#define BNX2_CTX_CHNL_LOCK_STATUS_5\t\t\t0x00001094\n#define BNX2_CTX_CHNL_LOCK_STATUS_6\t\t\t0x00001098\n#define BNX2_CTX_CHNL_LOCK_STATUS_7\t\t\t0x0000109c\n#define BNX2_CTX_CHNL_LOCK_STATUS_8\t\t\t0x000010a0\n#define BNX2_CTX_CHNL_LOCK_STATUS_9\t\t\t0x000010a4\n\n#define BNX2_CTX_CACHE_DATA\t\t\t\t0x000010c4\n#define BNX2_CTX_HOST_PAGE_TBL_CTRL\t\t\t0x000010c8\n#define BNX2_CTX_HOST_PAGE_TBL_CTRL_PAGE_TBL_ADDR\t (0x1ffL<<0)\n#define BNX2_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ\t\t (1L<<30)\n#define BNX2_CTX_HOST_PAGE_TBL_CTRL_READ_REQ\t\t (1L<<31)\n\n#define BNX2_CTX_HOST_PAGE_TBL_DATA0\t\t\t0x000010cc\n#define BNX2_CTX_HOST_PAGE_TBL_DATA0_VALID\t\t (1L<<0)\n#define BNX2_CTX_HOST_PAGE_TBL_DATA0_VALUE\t\t (0xffffffL<<8)\n\n#define BNX2_CTX_HOST_PAGE_TBL_DATA1\t\t\t0x000010d0\n#define BNX2_CTX_CAM_CTRL\t\t\t\t0x000010d4\n#define BNX2_CTX_CAM_CTRL_CAM_ADDR\t\t\t (0x3ffL<<0)\n#define BNX2_CTX_CAM_CTRL_RESET\t\t\t\t (1L<<27)\n#define BNX2_CTX_CAM_CTRL_INVALIDATE\t\t\t (1L<<28)\n#define BNX2_CTX_CAM_CTRL_SEARCH\t\t\t (1L<<29)\n#define BNX2_CTX_CAM_CTRL_WRITE_REQ\t\t\t (1L<<30)\n#define BNX2_CTX_CAM_CTRL_READ_REQ\t\t\t (1L<<31)\n\n\n \n#define BNX2_EMAC_MODE\t\t\t\t\t0x00001400\n#define BNX2_EMAC_MODE_RESET\t\t\t\t (1L<<0)\n#define BNX2_EMAC_MODE_HALF_DUPLEX\t\t\t (1L<<1)\n#define BNX2_EMAC_MODE_PORT\t\t\t\t (0x3L<<2)\n#define BNX2_EMAC_MODE_PORT_NONE\t\t\t (0L<<2)\n#define BNX2_EMAC_MODE_PORT_MII\t\t\t\t (1L<<2)\n#define BNX2_EMAC_MODE_PORT_GMII\t\t\t (2L<<2)\n#define BNX2_EMAC_MODE_PORT_MII_10M\t\t\t (3L<<2)\n#define BNX2_EMAC_MODE_MAC_LOOP\t\t\t\t (1L<<4)\n#define BNX2_EMAC_MODE_25G_MODE\t\t\t\t (1L<<5)\n#define BNX2_EMAC_MODE_TAGGED_MAC_CTL\t\t\t (1L<<7)\n#define BNX2_EMAC_MODE_TX_BURST\t\t\t\t (1L<<8)\n#define BNX2_EMAC_MODE_MAX_DEFER_DROP_ENA\t\t (1L<<9)\n#define BNX2_EMAC_MODE_EXT_LINK_POL\t\t\t (1L<<10)\n#define BNX2_EMAC_MODE_FORCE_LINK\t\t\t (1L<<11)\n#define BNX2_EMAC_MODE_SERDES_MODE\t\t\t (1L<<12)\n#define BNX2_EMAC_MODE_BOND_OVRD\t\t\t (1L<<13)\n#define BNX2_EMAC_MODE_MPKT\t\t\t\t (1L<<18)\n#define BNX2_EMAC_MODE_MPKT_RCVD\t\t\t (1L<<19)\n#define BNX2_EMAC_MODE_ACPI_RCVD\t\t\t (1L<<20)\n\n#define BNX2_EMAC_STATUS\t\t\t\t0x00001404\n#define BNX2_EMAC_STATUS_LINK\t\t\t\t (1L<<11)\n#define BNX2_EMAC_STATUS_LINK_CHANGE\t\t\t (1L<<12)\n#define BNX2_EMAC_STATUS_SERDES_AUTONEG_COMPLETE\t (1L<<13)\n#define BNX2_EMAC_STATUS_SERDES_AUTONEG_CHANGE\t\t (1L<<14)\n#define BNX2_EMAC_STATUS_SERDES_NXT_PG_CHANGE\t\t (1L<<16)\n#define BNX2_EMAC_STATUS_SERDES_RX_CONFIG_IS_0\t\t (1L<<17)\n#define BNX2_EMAC_STATUS_SERDES_RX_CONFIG_IS_0_CHANGE\t (1L<<18)\n#define BNX2_EMAC_STATUS_MI_COMPLETE\t\t\t (1L<<22)\n#define BNX2_EMAC_STATUS_MI_INT\t\t\t\t (1L<<23)\n#define BNX2_EMAC_STATUS_AP_ERROR\t\t\t (1L<<24)\n#define BNX2_EMAC_STATUS_PARITY_ERROR_STATE\t\t (1L<<31)\n\n#define BNX2_EMAC_ATTENTION_ENA\t\t\t\t0x00001408\n#define BNX2_EMAC_ATTENTION_ENA_LINK\t\t\t (1L<<11)\n#define BNX2_EMAC_ATTENTION_ENA_AUTONEG_CHANGE\t\t (1L<<14)\n#define BNX2_EMAC_ATTENTION_ENA_NXT_PG_CHANGE\t\t (1L<<16)\n#define BNX2_EMAC_ATTENTION_ENA_SERDES_RX_CONFIG_IS_0_CHANGE\t (1L<<18)\n#define BNX2_EMAC_ATTENTION_ENA_MI_COMPLETE\t\t (1L<<22)\n#define BNX2_EMAC_ATTENTION_ENA_MI_INT\t\t\t (1L<<23)\n#define BNX2_EMAC_ATTENTION_ENA_AP_ERROR\t\t (1L<<24)\n\n#define BNX2_EMAC_LED\t\t\t\t\t0x0000140c\n#define BNX2_EMAC_LED_OVERRIDE\t\t\t\t (1L<<0)\n#define BNX2_EMAC_LED_1000MB_OVERRIDE\t\t\t (1L<<1)\n#define BNX2_EMAC_LED_100MB_OVERRIDE\t\t\t (1L<<2)\n#define BNX2_EMAC_LED_10MB_OVERRIDE\t\t\t (1L<<3)\n#define BNX2_EMAC_LED_TRAFFIC_OVERRIDE\t\t\t (1L<<4)\n#define BNX2_EMAC_LED_BLNK_TRAFFIC\t\t\t (1L<<5)\n#define BNX2_EMAC_LED_TRAFFIC\t\t\t\t (1L<<6)\n#define BNX2_EMAC_LED_1000MB\t\t\t\t (1L<<7)\n#define BNX2_EMAC_LED_100MB\t\t\t\t (1L<<8)\n#define BNX2_EMAC_LED_10MB\t\t\t\t (1L<<9)\n#define BNX2_EMAC_LED_TRAFFIC_STAT\t\t\t (1L<<10)\n#define BNX2_EMAC_LED_2500MB\t\t\t\t (1L<<11)\n#define BNX2_EMAC_LED_2500MB_OVERRIDE\t\t\t (1L<<12)\n#define BNX2_EMAC_LED_ACTIVITY_SEL\t\t\t (0x3L<<17)\n#define BNX2_EMAC_LED_ACTIVITY_SEL_0\t\t\t (0L<<17)\n#define BNX2_EMAC_LED_ACTIVITY_SEL_1\t\t\t (1L<<17)\n#define BNX2_EMAC_LED_ACTIVITY_SEL_2\t\t\t (2L<<17)\n#define BNX2_EMAC_LED_ACTIVITY_SEL_3\t\t\t (3L<<17)\n#define BNX2_EMAC_LED_BLNK_RATE\t\t\t\t (0xfffL<<19)\n#define BNX2_EMAC_LED_BLNK_RATE_ENA\t\t\t (1L<<31)\n\n#define BNX2_EMAC_MAC_MATCH0\t\t\t\t0x00001410\n#define BNX2_EMAC_MAC_MATCH1\t\t\t\t0x00001414\n#define BNX2_EMAC_MAC_MATCH2\t\t\t\t0x00001418\n#define BNX2_EMAC_MAC_MATCH3\t\t\t\t0x0000141c\n#define BNX2_EMAC_MAC_MATCH4\t\t\t\t0x00001420\n#define BNX2_EMAC_MAC_MATCH5\t\t\t\t0x00001424\n#define BNX2_EMAC_MAC_MATCH6\t\t\t\t0x00001428\n#define BNX2_EMAC_MAC_MATCH7\t\t\t\t0x0000142c\n#define BNX2_EMAC_MAC_MATCH8\t\t\t\t0x00001430\n#define BNX2_EMAC_MAC_MATCH9\t\t\t\t0x00001434\n#define BNX2_EMAC_MAC_MATCH10\t\t\t\t0x00001438\n#define BNX2_EMAC_MAC_MATCH11\t\t\t\t0x0000143c\n#define BNX2_EMAC_MAC_MATCH12\t\t\t\t0x00001440\n#define BNX2_EMAC_MAC_MATCH13\t\t\t\t0x00001444\n#define BNX2_EMAC_MAC_MATCH14\t\t\t\t0x00001448\n#define BNX2_EMAC_MAC_MATCH15\t\t\t\t0x0000144c\n#define BNX2_EMAC_MAC_MATCH16\t\t\t\t0x00001450\n#define BNX2_EMAC_MAC_MATCH17\t\t\t\t0x00001454\n#define BNX2_EMAC_MAC_MATCH18\t\t\t\t0x00001458\n#define BNX2_EMAC_MAC_MATCH19\t\t\t\t0x0000145c\n#define BNX2_EMAC_MAC_MATCH20\t\t\t\t0x00001460\n#define BNX2_EMAC_MAC_MATCH21\t\t\t\t0x00001464\n#define BNX2_EMAC_MAC_MATCH22\t\t\t\t0x00001468\n#define BNX2_EMAC_MAC_MATCH23\t\t\t\t0x0000146c\n#define BNX2_EMAC_MAC_MATCH24\t\t\t\t0x00001470\n#define BNX2_EMAC_MAC_MATCH25\t\t\t\t0x00001474\n#define BNX2_EMAC_MAC_MATCH26\t\t\t\t0x00001478\n#define BNX2_EMAC_MAC_MATCH27\t\t\t\t0x0000147c\n#define BNX2_EMAC_MAC_MATCH28\t\t\t\t0x00001480\n#define BNX2_EMAC_MAC_MATCH29\t\t\t\t0x00001484\n#define BNX2_EMAC_MAC_MATCH30\t\t\t\t0x00001488\n#define BNX2_EMAC_MAC_MATCH31\t\t\t\t0x0000148c\n#define BNX2_EMAC_BACKOFF_SEED\t\t\t\t0x00001498\n#define BNX2_EMAC_BACKOFF_SEED_EMAC_BACKOFF_SEED\t (0x3ffL<<0)\n\n#define BNX2_EMAC_RX_MTU_SIZE\t\t\t\t0x0000149c\n#define BNX2_EMAC_RX_MTU_SIZE_MTU_SIZE\t\t\t (0xffffL<<0)\n#define BNX2_EMAC_RX_MTU_SIZE_JUMBO_ENA\t\t\t (1L<<31)\n\n#define BNX2_EMAC_SERDES_CNTL\t\t\t\t0x000014a4\n#define BNX2_EMAC_SERDES_CNTL_RXR\t\t\t (0x7L<<0)\n#define BNX2_EMAC_SERDES_CNTL_RXG\t\t\t (0x3L<<3)\n#define BNX2_EMAC_SERDES_CNTL_RXCKSEL\t\t\t (1L<<6)\n#define BNX2_EMAC_SERDES_CNTL_TXBIAS\t\t\t (0x7L<<7)\n#define BNX2_EMAC_SERDES_CNTL_BGMAX\t\t\t (1L<<10)\n#define BNX2_EMAC_SERDES_CNTL_BGMIN\t\t\t (1L<<11)\n#define BNX2_EMAC_SERDES_CNTL_TXMODE\t\t\t (1L<<12)\n#define BNX2_EMAC_SERDES_CNTL_TXEDGE\t\t\t (1L<<13)\n#define BNX2_EMAC_SERDES_CNTL_SERDES_MODE\t\t (1L<<14)\n#define BNX2_EMAC_SERDES_CNTL_PLLTEST\t\t\t (1L<<15)\n#define BNX2_EMAC_SERDES_CNTL_CDET_EN\t\t\t (1L<<16)\n#define BNX2_EMAC_SERDES_CNTL_TBI_LBK\t\t\t (1L<<17)\n#define BNX2_EMAC_SERDES_CNTL_REMOTE_LBK\t\t (1L<<18)\n#define BNX2_EMAC_SERDES_CNTL_REV_PHASE\t\t\t (1L<<19)\n#define BNX2_EMAC_SERDES_CNTL_REGCTL12\t\t\t (0x3L<<20)\n#define BNX2_EMAC_SERDES_CNTL_REGCTL25\t\t\t (0x3L<<22)\n\n#define BNX2_EMAC_SERDES_STATUS\t\t\t\t0x000014a8\n#define BNX2_EMAC_SERDES_STATUS_RX_STAT\t\t\t (0xffL<<0)\n#define BNX2_EMAC_SERDES_STATUS_COMMA_DET\t\t (1L<<8)\n\n#define BNX2_EMAC_MDIO_COMM\t\t\t\t0x000014ac\n#define BNX2_EMAC_MDIO_COMM_DATA\t\t\t (0xffffL<<0)\n#define BNX2_EMAC_MDIO_COMM_REG_ADDR\t\t\t (0x1fL<<16)\n#define BNX2_EMAC_MDIO_COMM_PHY_ADDR\t\t\t (0x1fL<<21)\n#define BNX2_EMAC_MDIO_COMM_COMMAND\t\t\t (0x3L<<26)\n#define BNX2_EMAC_MDIO_COMM_COMMAND_UNDEFINED_0\t\t (0L<<26)\n#define BNX2_EMAC_MDIO_COMM_COMMAND_ADDRESS\t\t (0L<<26)\n#define BNX2_EMAC_MDIO_COMM_COMMAND_WRITE\t\t (1L<<26)\n#define BNX2_EMAC_MDIO_COMM_COMMAND_READ\t\t (2L<<26)\n#define BNX2_EMAC_MDIO_COMM_COMMAND_WRITE_22_XI\t\t (1L<<26)\n#define BNX2_EMAC_MDIO_COMM_COMMAND_WRITE_45_XI\t\t (1L<<26)\n#define BNX2_EMAC_MDIO_COMM_COMMAND_READ_22_XI\t\t (2L<<26)\n#define BNX2_EMAC_MDIO_COMM_COMMAND_READ_INC_45_XI\t (2L<<26)\n#define BNX2_EMAC_MDIO_COMM_COMMAND_UNDEFINED_3\t\t (3L<<26)\n#define BNX2_EMAC_MDIO_COMM_COMMAND_READ_45\t\t (3L<<26)\n#define BNX2_EMAC_MDIO_COMM_FAIL\t\t\t (1L<<28)\n#define BNX2_EMAC_MDIO_COMM_START_BUSY\t\t\t (1L<<29)\n#define BNX2_EMAC_MDIO_COMM_DISEXT\t\t\t (1L<<30)\n\n#define BNX2_EMAC_MDIO_STATUS\t\t\t\t0x000014b0\n#define BNX2_EMAC_MDIO_STATUS_LINK\t\t\t (1L<<0)\n#define BNX2_EMAC_MDIO_STATUS_10MB\t\t\t (1L<<1)\n\n#define BNX2_EMAC_MDIO_MODE\t\t\t\t0x000014b4\n#define BNX2_EMAC_MDIO_MODE_SHORT_PREAMBLE\t\t (1L<<1)\n#define BNX2_EMAC_MDIO_MODE_AUTO_POLL\t\t\t (1L<<4)\n#define BNX2_EMAC_MDIO_MODE_BIT_BANG\t\t\t (1L<<8)\n#define BNX2_EMAC_MDIO_MODE_MDIO\t\t\t (1L<<9)\n#define BNX2_EMAC_MDIO_MODE_MDIO_OE\t\t\t (1L<<10)\n#define BNX2_EMAC_MDIO_MODE_MDC\t\t\t\t (1L<<11)\n#define BNX2_EMAC_MDIO_MODE_MDINT\t\t\t (1L<<12)\n#define BNX2_EMAC_MDIO_MODE_EXT_MDINT\t\t\t (1L<<13)\n#define BNX2_EMAC_MDIO_MODE_CLOCK_CNT\t\t\t (0x1fL<<16)\n#define BNX2_EMAC_MDIO_MODE_CLOCK_CNT_XI\t\t (0x3fL<<16)\n#define BNX2_EMAC_MDIO_MODE_CLAUSE_45_XI\t\t (1L<<31)\n\n#define BNX2_EMAC_MDIO_AUTO_STATUS\t\t\t0x000014b8\n#define BNX2_EMAC_MDIO_AUTO_STATUS_AUTO_ERR\t\t (1L<<0)\n\n#define BNX2_EMAC_TX_MODE\t\t\t\t0x000014bc\n#define BNX2_EMAC_TX_MODE_RESET\t\t\t\t (1L<<0)\n#define BNX2_EMAC_TX_MODE_CS16_TEST\t\t\t (1L<<2)\n#define BNX2_EMAC_TX_MODE_EXT_PAUSE_EN\t\t\t (1L<<3)\n#define BNX2_EMAC_TX_MODE_FLOW_EN\t\t\t (1L<<4)\n#define BNX2_EMAC_TX_MODE_BIG_BACKOFF\t\t\t (1L<<5)\n#define BNX2_EMAC_TX_MODE_LONG_PAUSE\t\t\t (1L<<6)\n#define BNX2_EMAC_TX_MODE_LINK_AWARE\t\t\t (1L<<7)\n\n#define BNX2_EMAC_TX_STATUS\t\t\t\t0x000014c0\n#define BNX2_EMAC_TX_STATUS_XOFFED\t\t\t (1L<<0)\n#define BNX2_EMAC_TX_STATUS_XOFF_SENT\t\t\t (1L<<1)\n#define BNX2_EMAC_TX_STATUS_XON_SENT\t\t\t (1L<<2)\n#define BNX2_EMAC_TX_STATUS_LINK_UP\t\t\t (1L<<3)\n#define BNX2_EMAC_TX_STATUS_UNDERRUN\t\t\t (1L<<4)\n#define BNX2_EMAC_TX_STATUS_CS16_ERROR\t\t\t (1L<<5)\n\n#define BNX2_EMAC_TX_LENGTHS\t\t\t\t0x000014c4\n#define BNX2_EMAC_TX_LENGTHS_SLOT\t\t\t (0xffL<<0)\n#define BNX2_EMAC_TX_LENGTHS_IPG\t\t\t (0xfL<<8)\n#define BNX2_EMAC_TX_LENGTHS_IPG_CRS\t\t\t (0x3L<<12)\n\n#define BNX2_EMAC_RX_MODE\t\t\t\t0x000014c8\n#define BNX2_EMAC_RX_MODE_RESET\t\t\t\t (1L<<0)\n#define BNX2_EMAC_RX_MODE_FLOW_EN\t\t\t (1L<<2)\n#define BNX2_EMAC_RX_MODE_KEEP_MAC_CONTROL\t\t (1L<<3)\n#define BNX2_EMAC_RX_MODE_KEEP_PAUSE\t\t\t (1L<<4)\n#define BNX2_EMAC_RX_MODE_ACCEPT_OVERSIZE\t\t (1L<<5)\n#define BNX2_EMAC_RX_MODE_ACCEPT_RUNTS\t\t\t (1L<<6)\n#define BNX2_EMAC_RX_MODE_LLC_CHK\t\t\t (1L<<7)\n#define BNX2_EMAC_RX_MODE_PROMISCUOUS\t\t\t (1L<<8)\n#define BNX2_EMAC_RX_MODE_NO_CRC_CHK\t\t\t (1L<<9)\n#define BNX2_EMAC_RX_MODE_KEEP_VLAN_TAG\t\t\t (1L<<10)\n#define BNX2_EMAC_RX_MODE_FILT_BROADCAST\t\t (1L<<11)\n#define BNX2_EMAC_RX_MODE_SORT_MODE\t\t\t (1L<<12)\n\n#define BNX2_EMAC_RX_STATUS\t\t\t\t0x000014cc\n#define BNX2_EMAC_RX_STATUS_FFED\t\t\t (1L<<0)\n#define BNX2_EMAC_RX_STATUS_FF_RECEIVED\t\t\t (1L<<1)\n#define BNX2_EMAC_RX_STATUS_N_RECEIVED\t\t\t (1L<<2)\n\n#define BNX2_EMAC_MULTICAST_HASH0\t\t\t0x000014d0\n#define BNX2_EMAC_MULTICAST_HASH1\t\t\t0x000014d4\n#define BNX2_EMAC_MULTICAST_HASH2\t\t\t0x000014d8\n#define BNX2_EMAC_MULTICAST_HASH3\t\t\t0x000014dc\n#define BNX2_EMAC_MULTICAST_HASH4\t\t\t0x000014e0\n#define BNX2_EMAC_MULTICAST_HASH5\t\t\t0x000014e4\n#define BNX2_EMAC_MULTICAST_HASH6\t\t\t0x000014e8\n#define BNX2_EMAC_MULTICAST_HASH7\t\t\t0x000014ec\n#define BNX2_EMAC_CKSUM_ERROR_STATUS\t\t\t0x000014f0\n#define BNX2_EMAC_CKSUM_ERROR_STATUS_CALCULATED\t\t (0xffffL<<0)\n#define BNX2_EMAC_CKSUM_ERROR_STATUS_EXPECTED\t\t (0xffffL<<16)\n\n#define BNX2_EMAC_RX_STAT_IFHCINOCTETS\t\t\t0x00001500\n#define BNX2_EMAC_RX_STAT_IFHCINBADOCTETS\t\t0x00001504\n#define BNX2_EMAC_RX_STAT_ETHERSTATSFRAGMENTS\t\t0x00001508\n#define BNX2_EMAC_RX_STAT_IFHCINUCASTPKTS\t\t0x0000150c\n#define BNX2_EMAC_RX_STAT_IFHCINMULTICASTPKTS\t\t0x00001510\n#define BNX2_EMAC_RX_STAT_IFHCINBROADCASTPKTS\t\t0x00001514\n#define BNX2_EMAC_RX_STAT_DOT3STATSFCSERRORS\t\t0x00001518\n#define BNX2_EMAC_RX_STAT_DOT3STATSALIGNMENTERRORS\t0x0000151c\n#define BNX2_EMAC_RX_STAT_DOT3STATSCARRIERSENSEERRORS\t0x00001520\n#define BNX2_EMAC_RX_STAT_XONPAUSEFRAMESRECEIVED\t0x00001524\n#define BNX2_EMAC_RX_STAT_XOFFPAUSEFRAMESRECEIVED\t0x00001528\n#define BNX2_EMAC_RX_STAT_MACCONTROLFRAMESRECEIVED\t0x0000152c\n#define BNX2_EMAC_RX_STAT_XOFFSTATEENTERED\t\t0x00001530\n#define BNX2_EMAC_RX_STAT_DOT3STATSFRAMESTOOLONG\t0x00001534\n#define BNX2_EMAC_RX_STAT_ETHERSTATSJABBERS\t\t0x00001538\n#define BNX2_EMAC_RX_STAT_ETHERSTATSUNDERSIZEPKTS\t0x0000153c\n#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS64OCTETS\t0x00001540\n#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS\t0x00001544\n#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS\t0x00001548\n#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS\t0x0000154c\n#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS\t0x00001550\n#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS\t0x00001554\n#define BNX2_EMAC_RX_STAT_ETHERSTATSPKTSOVER1522OCTETS\t0x00001558\n#define BNX2_EMAC_RXMAC_DEBUG0\t\t\t\t0x0000155c\n#define BNX2_EMAC_RXMAC_DEBUG1\t\t\t\t0x00001560\n#define BNX2_EMAC_RXMAC_DEBUG1_LENGTH_NE_BYTE_COUNT\t (1L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG1_LENGTH_OUT_RANGE\t\t (1L<<1)\n#define BNX2_EMAC_RXMAC_DEBUG1_BAD_CRC\t\t\t (1L<<2)\n#define BNX2_EMAC_RXMAC_DEBUG1_RX_ERROR\t\t\t (1L<<3)\n#define BNX2_EMAC_RXMAC_DEBUG1_ALIGN_ERROR\t\t (1L<<4)\n#define BNX2_EMAC_RXMAC_DEBUG1_LAST_DATA\t\t (1L<<5)\n#define BNX2_EMAC_RXMAC_DEBUG1_ODD_BYTE_START\t\t (1L<<6)\n#define BNX2_EMAC_RXMAC_DEBUG1_BYTE_COUNT\t\t (0xffffL<<7)\n#define BNX2_EMAC_RXMAC_DEBUG1_SLOT_TIME\t\t (0xffL<<23)\n\n#define BNX2_EMAC_RXMAC_DEBUG2\t\t\t\t0x00001564\n#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE\t\t\t (0x7L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_IDLE\t\t (0x0L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_SFD\t\t (0x1L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_DATA\t\t (0x2L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_SKEEP\t\t (0x3L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_EXT\t\t (0x4L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_DROP\t\t (0x5L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_SDROP\t\t (0x6L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG2_SM_STATE_FC\t\t (0x7L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE\t\t (0xfL<<3)\n#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_IDLE\t\t (0x0L<<3)\n#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA0\t\t (0x1L<<3)\n#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA1\t\t (0x2L<<3)\n#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA2\t\t (0x3L<<3)\n#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA3\t\t (0x4L<<3)\n#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_ABORT\t\t (0x5L<<3)\n#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_WAIT\t\t (0x6L<<3)\n#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_STATUS\t\t (0x7L<<3)\n#define BNX2_EMAC_RXMAC_DEBUG2_IDI_STATE_LAST\t\t (0x8L<<3)\n#define BNX2_EMAC_RXMAC_DEBUG2_BYTE_IN\t\t\t (0xffL<<7)\n#define BNX2_EMAC_RXMAC_DEBUG2_FALSEC\t\t\t (1L<<15)\n#define BNX2_EMAC_RXMAC_DEBUG2_TAGGED\t\t\t (1L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG2_PAUSE_STATE\t\t (1L<<18)\n#define BNX2_EMAC_RXMAC_DEBUG2_PAUSE_STATE_IDLE\t\t (0L<<18)\n#define BNX2_EMAC_RXMAC_DEBUG2_PAUSE_STATE_PAUSED\t (1L<<18)\n#define BNX2_EMAC_RXMAC_DEBUG2_SE_COUNTER\t\t (0xfL<<19)\n#define BNX2_EMAC_RXMAC_DEBUG2_QUANTA\t\t\t (0x1fL<<23)\n\n#define BNX2_EMAC_RXMAC_DEBUG3\t\t\t\t0x00001568\n#define BNX2_EMAC_RXMAC_DEBUG3_PAUSE_CTR\t\t (0xffffL<<0)\n#define BNX2_EMAC_RXMAC_DEBUG3_TMP_PAUSE_CTR\t\t (0xffffL<<16)\n\n#define BNX2_EMAC_RXMAC_DEBUG4\t\t\t\t0x0000156c\n#define BNX2_EMAC_RXMAC_DEBUG4_TYPE_FIELD\t\t (0xffffL<<0)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE\t\t (0x3fL<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_IDLE\t\t (0x0L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC2\t\t (0x1L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC3\t\t (0x2L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UNI\t\t (0x3L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC3\t\t (0x5L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA1\t\t (0x6L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC2\t\t (0x7L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA2\t\t (0x7L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA3\t\t (0x8L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MC2\t\t (0x9L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MC3\t\t (0xaL<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT1\t (0xeL<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT2\t (0xfL<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MCHECK\t (0x10L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MC\t\t (0x11L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BC2\t\t (0x12L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BC3\t\t (0x13L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA1\t\t (0x14L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA2\t\t (0x15L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA3\t\t (0x16L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BTYPE\t\t (0x17L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_BC\t\t (0x18L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PTYPE\t\t (0x19L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_CMD\t\t (0x1aL<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MAC\t\t (0x1bL<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_LATCH\t\t (0x1cL<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_XOFF\t\t (0x1dL<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_XON\t\t (0x1eL<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_PAUSED\t (0x1fL<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_NPAUSED\t (0x20L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_TTYPE\t\t (0x21L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_TVAL\t\t (0x22L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_USA1\t\t (0x23L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_USA2\t\t (0x24L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_USA3\t\t (0x25L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UTYPE\t\t (0x26L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UTTYPE\t (0x27L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_UTVAL\t\t (0x28L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_MTYPE\t\t (0x29L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_FILT_STATE_DROP\t\t (0x2aL<<16)\n#define BNX2_EMAC_RXMAC_DEBUG4_DROP_PKT\t\t\t (1L<<22)\n#define BNX2_EMAC_RXMAC_DEBUG4_SLOT_FILLED\t\t (1L<<23)\n#define BNX2_EMAC_RXMAC_DEBUG4_FALSE_CARRIER\t\t (1L<<24)\n#define BNX2_EMAC_RXMAC_DEBUG4_LAST_DATA\t\t (1L<<25)\n#define BNX2_EMAC_RXMAC_DEBUG4_SFD_FOUND\t\t (1L<<26)\n#define BNX2_EMAC_RXMAC_DEBUG4_ADVANCE\t\t\t (1L<<27)\n#define BNX2_EMAC_RXMAC_DEBUG4_START\t\t\t (1L<<28)\n\n#define BNX2_EMAC_RXMAC_DEBUG5\t\t\t\t0x00001570\n#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM\t\t\t (0x7L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_IDLE\t\t (0L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_EOF\t (1L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_STAT\t (2L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4FCRC\t (3L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4RDE\t (4L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4ALL\t (5L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG5_PS_IDISM_1WD_WAIT_STAT\t (6L<<0)\n#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1\t\t (0x7L<<4)\n#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_VDW\t\t (0x0L<<4)\n#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_STAT\t\t (0x1L<<4)\n#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_AEOF\t\t (0x2L<<4)\n#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_NEOF\t\t (0x3L<<4)\n#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SOF\t\t (0x4L<<4)\n#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SAEOF\t\t (0x6L<<4)\n#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SNEOF\t\t (0x7L<<4)\n#define BNX2_EMAC_RXMAC_DEBUG5_EOF_DETECTED\t\t (1L<<7)\n#define BNX2_EMAC_RXMAC_DEBUG5_CCODE_BUF0\t\t (0x7L<<8)\n#define BNX2_EMAC_RXMAC_DEBUG5_RPM_IDI_FIFO_FULL\t (1L<<11)\n#define BNX2_EMAC_RXMAC_DEBUG5_LOAD_CCODE\t\t (1L<<12)\n#define BNX2_EMAC_RXMAC_DEBUG5_LOAD_DATA\t\t (1L<<13)\n#define BNX2_EMAC_RXMAC_DEBUG5_LOAD_STAT\t\t (1L<<14)\n#define BNX2_EMAC_RXMAC_DEBUG5_CLR_STAT\t\t\t (1L<<15)\n#define BNX2_EMAC_RXMAC_DEBUG5_IDI_RPM_CCODE\t\t (0x3L<<16)\n#define BNX2_EMAC_RXMAC_DEBUG5_IDI_RPM_ACCEPT\t\t (1L<<19)\n#define BNX2_EMAC_RXMAC_DEBUG5_FMLEN\t\t\t (0xfffL<<20)\n\n#define BNX2_EMAC_RX_STAT_FALSECARRIERERRORS\t\t0x00001574\n#define BNX2_EMAC_RX_STAT_AC0\t\t\t\t0x00001580\n#define BNX2_EMAC_RX_STAT_AC1\t\t\t\t0x00001584\n#define BNX2_EMAC_RX_STAT_AC2\t\t\t\t0x00001588\n#define BNX2_EMAC_RX_STAT_AC3\t\t\t\t0x0000158c\n#define BNX2_EMAC_RX_STAT_AC4\t\t\t\t0x00001590\n#define BNX2_EMAC_RX_STAT_AC5\t\t\t\t0x00001594\n#define BNX2_EMAC_RX_STAT_AC6\t\t\t\t0x00001598\n#define BNX2_EMAC_RX_STAT_AC7\t\t\t\t0x0000159c\n#define BNX2_EMAC_RX_STAT_AC8\t\t\t\t0x000015a0\n#define BNX2_EMAC_RX_STAT_AC9\t\t\t\t0x000015a4\n#define BNX2_EMAC_RX_STAT_AC10\t\t\t\t0x000015a8\n#define BNX2_EMAC_RX_STAT_AC11\t\t\t\t0x000015ac\n#define BNX2_EMAC_RX_STAT_AC12\t\t\t\t0x000015b0\n#define BNX2_EMAC_RX_STAT_AC13\t\t\t\t0x000015b4\n#define BNX2_EMAC_RX_STAT_AC14\t\t\t\t0x000015b8\n#define BNX2_EMAC_RX_STAT_AC15\t\t\t\t0x000015bc\n#define BNX2_EMAC_RX_STAT_AC16\t\t\t\t0x000015c0\n#define BNX2_EMAC_RX_STAT_AC17\t\t\t\t0x000015c4\n#define BNX2_EMAC_RX_STAT_AC18\t\t\t\t0x000015c8\n#define BNX2_EMAC_RX_STAT_AC19\t\t\t\t0x000015cc\n#define BNX2_EMAC_RX_STAT_AC20\t\t\t\t0x000015d0\n#define BNX2_EMAC_RX_STAT_AC21\t\t\t\t0x000015d4\n#define BNX2_EMAC_RX_STAT_AC22\t\t\t\t0x000015d8\n#define BNX2_EMAC_RXMAC_SUC_DBG_OVERRUNVEC\t\t0x000015dc\n#define BNX2_EMAC_RX_STAT_AC_28\t\t\t\t0x000015f4\n#define BNX2_EMAC_TX_STAT_IFHCOUTOCTETS\t\t\t0x00001600\n#define BNX2_EMAC_TX_STAT_IFHCOUTBADOCTETS\t\t0x00001604\n#define BNX2_EMAC_TX_STAT_ETHERSTATSCOLLISIONS\t\t0x00001608\n#define BNX2_EMAC_TX_STAT_OUTXONSENT\t\t\t0x0000160c\n#define BNX2_EMAC_TX_STAT_OUTXOFFSENT\t\t\t0x00001610\n#define BNX2_EMAC_TX_STAT_FLOWCONTROLDONE\t\t0x00001614\n#define BNX2_EMAC_TX_STAT_DOT3STATSSINGLECOLLISIONFRAMES\t0x00001618\n#define BNX2_EMAC_TX_STAT_DOT3STATSMULTIPLECOLLISIONFRAMES\t0x0000161c\n#define BNX2_EMAC_TX_STAT_DOT3STATSDEFERREDTRANSMISSIONS\t0x00001620\n#define BNX2_EMAC_TX_STAT_DOT3STATSEXCESSIVECOLLISIONS\t0x00001624\n#define BNX2_EMAC_TX_STAT_DOT3STATSLATECOLLISIONS\t0x00001628\n#define BNX2_EMAC_TX_STAT_IFHCOUTUCASTPKTS\t\t0x0000162c\n#define BNX2_EMAC_TX_STAT_IFHCOUTMULTICASTPKTS\t\t0x00001630\n#define BNX2_EMAC_TX_STAT_IFHCOUTBROADCASTPKTS\t\t0x00001634\n#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS64OCTETS\t0x00001638\n#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS\t0x0000163c\n#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS\t0x00001640\n#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS\t0x00001644\n#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS\t0x00001648\n#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS\t0x0000164c\n#define BNX2_EMAC_TX_STAT_ETHERSTATSPKTSOVER1522OCTETS\t0x00001650\n#define BNX2_EMAC_TX_STAT_DOT3STATSINTERNALMACTRANSMITERRORS\t0x00001654\n#define BNX2_EMAC_TXMAC_DEBUG0\t\t\t\t0x00001658\n#define BNX2_EMAC_TXMAC_DEBUG1\t\t\t\t0x0000165c\n#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE\t\t (0xfL<<0)\n#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_IDLE\t\t (0x0L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_START0\t\t (0x1L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA0\t\t (0x4L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA1\t\t (0x5L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA2\t\t (0x6L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA3\t\t (0x7L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT0\t\t (0x8L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT1\t\t (0x9L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG1_CRS_ENABLE\t\t (1L<<4)\n#define BNX2_EMAC_TXMAC_DEBUG1_BAD_CRC\t\t\t (1L<<5)\n#define BNX2_EMAC_TXMAC_DEBUG1_SE_COUNTER\t\t (0xfL<<6)\n#define BNX2_EMAC_TXMAC_DEBUG1_SEND_PAUSE\t\t (1L<<10)\n#define BNX2_EMAC_TXMAC_DEBUG1_LATE_COLLISION\t\t (1L<<11)\n#define BNX2_EMAC_TXMAC_DEBUG1_MAX_DEFER\t\t (1L<<12)\n#define BNX2_EMAC_TXMAC_DEBUG1_DEFERRED\t\t\t (1L<<13)\n#define BNX2_EMAC_TXMAC_DEBUG1_ONE_BYTE\t\t\t (1L<<14)\n#define BNX2_EMAC_TXMAC_DEBUG1_IPG_TIME\t\t\t (0xfL<<15)\n#define BNX2_EMAC_TXMAC_DEBUG1_SLOT_TIME\t\t (0xffL<<19)\n\n#define BNX2_EMAC_TXMAC_DEBUG2\t\t\t\t0x00001660\n#define BNX2_EMAC_TXMAC_DEBUG2_BACK_OFF\t\t\t (0x3ffL<<0)\n#define BNX2_EMAC_TXMAC_DEBUG2_BYTE_COUNT\t\t (0xffffL<<10)\n#define BNX2_EMAC_TXMAC_DEBUG2_COL_COUNT\t\t (0x1fL<<26)\n#define BNX2_EMAC_TXMAC_DEBUG2_COL_BIT\t\t\t (1L<<31)\n\n#define BNX2_EMAC_TXMAC_DEBUG3\t\t\t\t0x00001664\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE\t\t\t (0xfL<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_IDLE\t\t (0x0L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_PRE1\t\t (0x1L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_PRE2\t\t (0x2L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_SFD\t\t (0x3L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_DATA\t\t (0x4L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_CRC1\t\t (0x5L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_CRC2\t\t (0x6L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_EXT\t\t (0x7L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_STATB\t\t (0x8L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_STATG\t\t (0x9L<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_JAM\t\t (0xaL<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_EJAM\t\t (0xbL<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_BJAM\t\t (0xcL<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_SWAIT\t\t (0xdL<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_SM_STATE_BACKOFF\t\t (0xeL<<0)\n#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE\t\t (0x7L<<4)\n#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_IDLE\t\t (0x0L<<4)\n#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_WAIT\t\t (0x1L<<4)\n#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_UNI\t\t (0x2L<<4)\n#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_MC\t\t (0x3L<<4)\n#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_BC2\t\t (0x4L<<4)\n#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_BC3\t\t (0x5L<<4)\n#define BNX2_EMAC_TXMAC_DEBUG3_FILT_STATE_BC\t\t (0x6L<<4)\n#define BNX2_EMAC_TXMAC_DEBUG3_CRS_DONE\t\t\t (1L<<7)\n#define BNX2_EMAC_TXMAC_DEBUG3_XOFF\t\t\t (1L<<8)\n#define BNX2_EMAC_TXMAC_DEBUG3_SE_COUNTER\t\t (0xfL<<9)\n#define BNX2_EMAC_TXMAC_DEBUG3_QUANTA_COUNTER\t\t (0x1fL<<13)\n\n#define BNX2_EMAC_TXMAC_DEBUG4\t\t\t\t0x00001668\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_COUNTER\t\t (0xffffL<<0)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE\t\t (0xfL<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_IDLE\t\t (0x0L<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA1\t\t (0x2L<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA2\t\t (0x3L<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC3\t\t (0x4L<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC2\t\t (0x5L<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA3\t\t (0x6L<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC1\t\t (0x7L<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC1\t\t (0x8L<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC2\t\t (0x9L<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TIME\t\t (0xaL<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TYPE\t\t (0xcL<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_WAIT\t\t (0xdL<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CMD\t\t (0xeL<<16)\n#define BNX2_EMAC_TXMAC_DEBUG4_STATS0_VALID\t\t (1L<<20)\n#define BNX2_EMAC_TXMAC_DEBUG4_APPEND_CRC\t\t (1L<<21)\n#define BNX2_EMAC_TXMAC_DEBUG4_SLOT_FILLED\t\t (1L<<22)\n#define BNX2_EMAC_TXMAC_DEBUG4_MAX_DEFER\t\t (1L<<23)\n#define BNX2_EMAC_TXMAC_DEBUG4_SEND_EXTEND\t\t (1L<<24)\n#define BNX2_EMAC_TXMAC_DEBUG4_SEND_PADDING\t\t (1L<<25)\n#define BNX2_EMAC_TXMAC_DEBUG4_EOF_LOC\t\t\t (1L<<26)\n#define BNX2_EMAC_TXMAC_DEBUG4_COLLIDING\t\t (1L<<27)\n#define BNX2_EMAC_TXMAC_DEBUG4_COL_IN\t\t\t (1L<<28)\n#define BNX2_EMAC_TXMAC_DEBUG4_BURSTING\t\t\t (1L<<29)\n#define BNX2_EMAC_TXMAC_DEBUG4_ADVANCE\t\t\t (1L<<30)\n#define BNX2_EMAC_TXMAC_DEBUG4_GO\t\t\t (1L<<31)\n\n#define BNX2_EMAC_TX_STAT_AC0\t\t\t\t0x00001680\n#define BNX2_EMAC_TX_STAT_AC1\t\t\t\t0x00001684\n#define BNX2_EMAC_TX_STAT_AC2\t\t\t\t0x00001688\n#define BNX2_EMAC_TX_STAT_AC3\t\t\t\t0x0000168c\n#define BNX2_EMAC_TX_STAT_AC4\t\t\t\t0x00001690\n#define BNX2_EMAC_TX_STAT_AC5\t\t\t\t0x00001694\n#define BNX2_EMAC_TX_STAT_AC6\t\t\t\t0x00001698\n#define BNX2_EMAC_TX_STAT_AC7\t\t\t\t0x0000169c\n#define BNX2_EMAC_TX_STAT_AC8\t\t\t\t0x000016a0\n#define BNX2_EMAC_TX_STAT_AC9\t\t\t\t0x000016a4\n#define BNX2_EMAC_TX_STAT_AC10\t\t\t\t0x000016a8\n#define BNX2_EMAC_TX_STAT_AC11\t\t\t\t0x000016ac\n#define BNX2_EMAC_TX_STAT_AC12\t\t\t\t0x000016b0\n#define BNX2_EMAC_TX_STAT_AC13\t\t\t\t0x000016b4\n#define BNX2_EMAC_TX_STAT_AC14\t\t\t\t0x000016b8\n#define BNX2_EMAC_TX_STAT_AC15\t\t\t\t0x000016bc\n#define BNX2_EMAC_TX_STAT_AC16\t\t\t\t0x000016c0\n#define BNX2_EMAC_TX_STAT_AC17\t\t\t\t0x000016c4\n#define BNX2_EMAC_TX_STAT_AC18\t\t\t\t0x000016c8\n#define BNX2_EMAC_TX_STAT_AC19\t\t\t\t0x000016cc\n#define BNX2_EMAC_TX_STAT_AC20\t\t\t\t0x000016d0\n#define BNX2_EMAC_TXMAC_SUC_DBG_OVERRUNVEC\t\t0x000016d8\n#define BNX2_EMAC_TX_RATE_LIMIT_CTRL\t\t\t0x000016fc\n#define BNX2_EMAC_TX_RATE_LIMIT_CTRL_TX_THROTTLE_INC\t (0x7fL<<0)\n#define BNX2_EMAC_TX_RATE_LIMIT_CTRL_TX_THROTTLE_NUM\t (0x7fL<<16)\n#define BNX2_EMAC_TX_RATE_LIMIT_CTRL_RATE_LIMITER_EN\t (1L<<31)\n\n\n \n#define BNX2_RPM_COMMAND\t\t\t\t0x00001800\n#define BNX2_RPM_COMMAND_ENABLED\t\t\t (1L<<0)\n#define BNX2_RPM_COMMAND_OVERRUN_ABORT\t\t\t (1L<<4)\n\n#define BNX2_RPM_STATUS\t\t\t\t\t0x00001804\n#define BNX2_RPM_STATUS_MBUF_WAIT\t\t\t (1L<<0)\n#define BNX2_RPM_STATUS_FREE_WAIT\t\t\t (1L<<1)\n\n#define BNX2_RPM_CONFIG\t\t\t\t\t0x00001808\n#define BNX2_RPM_CONFIG_NO_PSD_HDR_CKSUM\t\t (1L<<0)\n#define BNX2_RPM_CONFIG_ACPI_ENA\t\t\t (1L<<1)\n#define BNX2_RPM_CONFIG_ACPI_KEEP\t\t\t (1L<<2)\n#define BNX2_RPM_CONFIG_MP_KEEP\t\t\t\t (1L<<3)\n#define BNX2_RPM_CONFIG_SORT_VECT_VAL\t\t\t (0xfL<<4)\n#define BNX2_RPM_CONFIG_DISABLE_WOL_ASSERT\t\t (1L<<30)\n#define BNX2_RPM_CONFIG_IGNORE_VLAN\t\t\t (1L<<31)\n\n#define BNX2_RPM_MGMT_PKT_CTRL\t\t\t\t0x0000180c\n#define BNX2_RPM_MGMT_PKT_CTRL_MGMT_SORT\t\t (0xfL<<0)\n#define BNX2_RPM_MGMT_PKT_CTRL_MGMT_RULE\t\t (0xfL<<4)\n#define BNX2_RPM_MGMT_PKT_CTRL_MGMT_DISCARD_EN\t\t (1L<<30)\n#define BNX2_RPM_MGMT_PKT_CTRL_MGMT_EN\t\t\t (1L<<31)\n\n#define BNX2_RPM_VLAN_MATCH0\t\t\t\t0x00001810\n#define BNX2_RPM_VLAN_MATCH0_RPM_VLAN_MTCH0_VALUE\t (0xfffL<<0)\n\n#define BNX2_RPM_VLAN_MATCH1\t\t\t\t0x00001814\n#define BNX2_RPM_VLAN_MATCH1_RPM_VLAN_MTCH1_VALUE\t (0xfffL<<0)\n\n#define BNX2_RPM_VLAN_MATCH2\t\t\t\t0x00001818\n#define BNX2_RPM_VLAN_MATCH2_RPM_VLAN_MTCH2_VALUE\t (0xfffL<<0)\n\n#define BNX2_RPM_VLAN_MATCH3\t\t\t\t0x0000181c\n#define BNX2_RPM_VLAN_MATCH3_RPM_VLAN_MTCH3_VALUE\t (0xfffL<<0)\n\n#define BNX2_RPM_SORT_USER0\t\t\t\t0x00001820\n#define BNX2_RPM_SORT_USER0_PM_EN\t\t\t (0xffffL<<0)\n#define BNX2_RPM_SORT_USER0_BC_EN\t\t\t (1L<<16)\n#define BNX2_RPM_SORT_USER0_MC_EN\t\t\t (1L<<17)\n#define BNX2_RPM_SORT_USER0_MC_HSH_EN\t\t\t (1L<<18)\n#define BNX2_RPM_SORT_USER0_PROM_EN\t\t\t (1L<<19)\n#define BNX2_RPM_SORT_USER0_VLAN_EN\t\t\t (0xfL<<20)\n#define BNX2_RPM_SORT_USER0_PROM_VLAN\t\t\t (1L<<24)\n#define BNX2_RPM_SORT_USER0_VLAN_NOTMATCH\t\t (1L<<25)\n#define BNX2_RPM_SORT_USER0_ENA\t\t\t\t (1L<<31)\n\n#define BNX2_RPM_SORT_USER1\t\t\t\t0x00001824\n#define BNX2_RPM_SORT_USER1_PM_EN\t\t\t (0xffffL<<0)\n#define BNX2_RPM_SORT_USER1_BC_EN\t\t\t (1L<<16)\n#define BNX2_RPM_SORT_USER1_MC_EN\t\t\t (1L<<17)\n#define BNX2_RPM_SORT_USER1_MC_HSH_EN\t\t\t (1L<<18)\n#define BNX2_RPM_SORT_USER1_PROM_EN\t\t\t (1L<<19)\n#define BNX2_RPM_SORT_USER1_VLAN_EN\t\t\t (0xfL<<20)\n#define BNX2_RPM_SORT_USER1_PROM_VLAN\t\t\t (1L<<24)\n#define BNX2_RPM_SORT_USER1_ENA\t\t\t\t (1L<<31)\n\n#define BNX2_RPM_SORT_USER2\t\t\t\t0x00001828\n#define BNX2_RPM_SORT_USER2_PM_EN\t\t\t (0xffffL<<0)\n#define BNX2_RPM_SORT_USER2_BC_EN\t\t\t (1L<<16)\n#define BNX2_RPM_SORT_USER2_MC_EN\t\t\t (1L<<17)\n#define BNX2_RPM_SORT_USER2_MC_HSH_EN\t\t\t (1L<<18)\n#define BNX2_RPM_SORT_USER2_PROM_EN\t\t\t (1L<<19)\n#define BNX2_RPM_SORT_USER2_VLAN_EN\t\t\t (0xfL<<20)\n#define BNX2_RPM_SORT_USER2_PROM_VLAN\t\t\t (1L<<24)\n#define BNX2_RPM_SORT_USER2_ENA\t\t\t\t (1L<<31)\n\n#define BNX2_RPM_SORT_USER3\t\t\t\t0x0000182c\n#define BNX2_RPM_SORT_USER3_PM_EN\t\t\t (0xffffL<<0)\n#define BNX2_RPM_SORT_USER3_BC_EN\t\t\t (1L<<16)\n#define BNX2_RPM_SORT_USER3_MC_EN\t\t\t (1L<<17)\n#define BNX2_RPM_SORT_USER3_MC_HSH_EN\t\t\t (1L<<18)\n#define BNX2_RPM_SORT_USER3_PROM_EN\t\t\t (1L<<19)\n#define BNX2_RPM_SORT_USER3_VLAN_EN\t\t\t (0xfL<<20)\n#define BNX2_RPM_SORT_USER3_PROM_VLAN\t\t\t (1L<<24)\n#define BNX2_RPM_SORT_USER3_ENA\t\t\t\t (1L<<31)\n\n#define BNX2_RPM_STAT_L2_FILTER_DISCARDS\t\t0x00001840\n#define BNX2_RPM_STAT_RULE_CHECKER_DISCARDS\t\t0x00001844\n#define BNX2_RPM_STAT_IFINFTQDISCARDS\t\t\t0x00001848\n#define BNX2_RPM_STAT_IFINMBUFDISCARD\t\t\t0x0000184c\n#define BNX2_RPM_STAT_RULE_CHECKER_P4_HIT\t\t0x00001850\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0\t\t0x00001854\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0_NEXT_HEADER_LEN\t (0xffL<<0)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0_NEXT_HEADER\t (0xffL<<16)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0_NEXT_HEADER_LEN_TYPE\t (1L<<30)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION0_NEXT_HEADER_EN\t (1L<<31)\n\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1\t\t0x00001858\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1_NEXT_HEADER_LEN\t (0xffL<<0)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1_NEXT_HEADER\t (0xffL<<16)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1_NEXT_HEADER_LEN_TYPE\t (1L<<30)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION1_NEXT_HEADER_EN\t (1L<<31)\n\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2\t\t0x0000185c\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2_NEXT_HEADER_LEN\t (0xffL<<0)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2_NEXT_HEADER\t (0xffL<<16)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2_NEXT_HEADER_LEN_TYPE\t (1L<<30)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION2_NEXT_HEADER_EN\t (1L<<31)\n\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3\t\t0x00001860\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3_NEXT_HEADER_LEN\t (0xffL<<0)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3_NEXT_HEADER\t (0xffL<<16)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3_NEXT_HEADER_LEN_TYPE\t (1L<<30)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION3_NEXT_HEADER_EN\t (1L<<31)\n\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4\t\t0x00001864\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4_NEXT_HEADER_LEN\t (0xffL<<0)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4_NEXT_HEADER\t (0xffL<<16)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4_NEXT_HEADER_LEN_TYPE\t (1L<<30)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION4_NEXT_HEADER_EN\t (1L<<31)\n\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5\t\t0x00001868\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5_NEXT_HEADER_LEN\t (0xffL<<0)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5_NEXT_HEADER\t (0xffL<<16)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5_NEXT_HEADER_LEN_TYPE\t (1L<<30)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION5_NEXT_HEADER_EN\t (1L<<31)\n\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6\t\t0x0000186c\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6_NEXT_HEADER_LEN\t (0xffL<<0)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6_NEXT_HEADER\t (0xffL<<16)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6_NEXT_HEADER_LEN_TYPE\t (1L<<30)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION6_NEXT_HEADER_EN\t (1L<<31)\n\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7\t\t0x00001870\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7_NEXT_HEADER_LEN\t (0xffL<<0)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7_NEXT_HEADER\t (0xffL<<16)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7_NEXT_HEADER_LEN_TYPE\t (1L<<30)\n#define BNX2_RPM_IPV6_PROGRAMMABLE_EXTENSION7_NEXT_HEADER_EN\t (1L<<31)\n\n#define BNX2_RPM_STAT_AC0\t\t\t\t0x00001880\n#define BNX2_RPM_STAT_AC1\t\t\t\t0x00001884\n#define BNX2_RPM_STAT_AC2\t\t\t\t0x00001888\n#define BNX2_RPM_STAT_AC3\t\t\t\t0x0000188c\n#define BNX2_RPM_STAT_AC4\t\t\t\t0x00001890\n#define BNX2_RPM_RC_CNTL_16\t\t\t\t0x000018e0\n#define BNX2_RPM_RC_CNTL_16_OFFSET\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_16_CLASS\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_16_PRIORITY\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_16_P4\t\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_16_HDR_TYPE\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_START\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_IP\t\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_TCP\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_UDP\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_DATA\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_TCP_UDP\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_16_HDR_TYPE_ICMPV6\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_16_COMP\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_16_COMP_EQUAL\t\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_16_COMP_NEQUAL\t\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_16_COMP_GREATER\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_16_COMP_LESS\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_16_MAP\t\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_16_SBIT\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_16_CMDSEL\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_16_DISCARD\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_16_MASK\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_16_P1\t\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_16_P2\t\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_16_P3\t\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_16_NBIT\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_16\t\t\t0x000018e4\n#define BNX2_RPM_RC_VALUE_MASK_16_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_16_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_17\t\t\t\t0x000018e8\n#define BNX2_RPM_RC_CNTL_17_OFFSET\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_17_CLASS\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_17_PRIORITY\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_17_P4\t\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_17_HDR_TYPE\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_START\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_IP\t\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_TCP\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_UDP\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_DATA\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_TCP_UDP\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_17_HDR_TYPE_ICMPV6\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_17_COMP\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_17_COMP_EQUAL\t\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_17_COMP_NEQUAL\t\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_17_COMP_GREATER\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_17_COMP_LESS\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_17_MAP\t\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_17_SBIT\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_17_CMDSEL\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_17_DISCARD\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_17_MASK\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_17_P1\t\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_17_P2\t\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_17_P3\t\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_17_NBIT\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_17\t\t\t0x000018ec\n#define BNX2_RPM_RC_VALUE_MASK_17_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_17_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_18\t\t\t\t0x000018f0\n#define BNX2_RPM_RC_CNTL_18_OFFSET\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_18_CLASS\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_18_PRIORITY\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_18_P4\t\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_18_HDR_TYPE\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_START\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_IP\t\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_TCP\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_UDP\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_DATA\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_TCP_UDP\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_18_HDR_TYPE_ICMPV6\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_18_COMP\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_18_COMP_EQUAL\t\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_18_COMP_NEQUAL\t\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_18_COMP_GREATER\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_18_COMP_LESS\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_18_MAP\t\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_18_SBIT\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_18_CMDSEL\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_18_DISCARD\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_18_MASK\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_18_P1\t\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_18_P2\t\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_18_P3\t\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_18_NBIT\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_18\t\t\t0x000018f4\n#define BNX2_RPM_RC_VALUE_MASK_18_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_18_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_19\t\t\t\t0x000018f8\n#define BNX2_RPM_RC_CNTL_19_OFFSET\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_19_CLASS\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_19_PRIORITY\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_19_P4\t\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_19_HDR_TYPE\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_START\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_IP\t\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_TCP\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_UDP\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_DATA\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_TCP_UDP\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_19_HDR_TYPE_ICMPV6\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_19_COMP\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_19_COMP_EQUAL\t\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_19_COMP_NEQUAL\t\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_19_COMP_GREATER\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_19_COMP_LESS\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_19_MAP\t\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_19_SBIT\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_19_CMDSEL\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_19_DISCARD\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_19_MASK\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_19_P1\t\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_19_P2\t\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_19_P3\t\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_19_NBIT\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_19\t\t\t0x000018fc\n#define BNX2_RPM_RC_VALUE_MASK_19_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_19_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_0\t\t\t\t0x00001900\n#define BNX2_RPM_RC_CNTL_0_OFFSET\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_0_CLASS\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_0_PRIORITY\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_0_P4\t\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_0_HDR_TYPE\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_START\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_IP\t\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_TCP\t\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_UDP\t\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_DATA\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_TCP_UDP\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_0_HDR_TYPE_ICMPV6\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_0_COMP\t\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_0_COMP_EQUAL\t\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_0_COMP_NEQUAL\t\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_0_COMP_GREATER\t\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_0_COMP_LESS\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_0_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_0_SBIT\t\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_0_CMDSEL\t\t\t (0xfL<<20)\n#define BNX2_RPM_RC_CNTL_0_MAP\t\t\t\t (1L<<24)\n#define BNX2_RPM_RC_CNTL_0_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_0_DISCARD\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_0_MASK\t\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_0_P1\t\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_0_P2\t\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_0_P3\t\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_0_NBIT\t\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_0\t\t\t0x00001904\n#define BNX2_RPM_RC_VALUE_MASK_0_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_0_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_1\t\t\t\t0x00001908\n#define BNX2_RPM_RC_CNTL_1_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_1_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_1_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_1_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_1_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_1_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_1_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_1_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_1_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_1_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_1_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_1_COMP_LESS_XI\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_1_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_1_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_1_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_1_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_1_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_1_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_1_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_1_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_1_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_1\t\t\t0x0000190c\n#define BNX2_RPM_RC_VALUE_MASK_1_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_1_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_2\t\t\t\t0x00001910\n#define BNX2_RPM_RC_CNTL_2_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_2_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_2_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_2_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_2_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_2_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_2_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_2_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_2_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_2_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_2_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_2_COMP_LESS_XI\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_2_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_2_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_2_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_2_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_2_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_2_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_2_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_2_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_2_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_2\t\t\t0x00001914\n#define BNX2_RPM_RC_VALUE_MASK_2_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_2_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_3\t\t\t\t0x00001918\n#define BNX2_RPM_RC_CNTL_3_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_3_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_3_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_3_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_3_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_3_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_3_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_3_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_3_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_3_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_3_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_3_COMP_LESS_XI\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_3_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_3_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_3_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_3_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_3_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_3_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_3_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_3_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_3_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_3\t\t\t0x0000191c\n#define BNX2_RPM_RC_VALUE_MASK_3_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_3_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_4\t\t\t\t0x00001920\n#define BNX2_RPM_RC_CNTL_4_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_4_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_4_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_4_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_4_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_4_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_4_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_4_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_4_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_4_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_4_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_4_COMP_LESS_XI\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_4_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_4_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_4_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_4_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_4_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_4_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_4_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_4_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_4_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_4\t\t\t0x00001924\n#define BNX2_RPM_RC_VALUE_MASK_4_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_4_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_5\t\t\t\t0x00001928\n#define BNX2_RPM_RC_CNTL_5_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_5_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_5_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_5_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_5_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_5_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_5_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_5_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_5_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_5_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_5_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_5_COMP_LESS_XI\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_5_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_5_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_5_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_5_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_5_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_5_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_5_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_5_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_5_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_5\t\t\t0x0000192c\n#define BNX2_RPM_RC_VALUE_MASK_5_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_5_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_6\t\t\t\t0x00001930\n#define BNX2_RPM_RC_CNTL_6_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_6_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_6_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_6_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_6_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_6_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_6_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_6_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_6_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_6_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_6_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_6_COMP_LESS_XI\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_6_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_6_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_6_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_6_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_6_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_6_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_6_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_6_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_6_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_6\t\t\t0x00001934\n#define BNX2_RPM_RC_VALUE_MASK_6_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_6_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_7\t\t\t\t0x00001938\n#define BNX2_RPM_RC_CNTL_7_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_7_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_7_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_7_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_7_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_7_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_7_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_7_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_7_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_7_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_7_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_7_COMP_LESS_XI\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_7_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_7_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_7_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_7_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_7_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_7_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_7_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_7_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_7_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_7\t\t\t0x0000193c\n#define BNX2_RPM_RC_VALUE_MASK_7_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_7_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_8\t\t\t\t0x00001940\n#define BNX2_RPM_RC_CNTL_8_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_8_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_8_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_8_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_8_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_8_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_8_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_8_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_8_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_8_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_8_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_8_COMP_LESS_XI\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_8_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_8_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_8_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_8_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_8_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_8_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_8_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_8_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_8_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_8\t\t\t0x00001944\n#define BNX2_RPM_RC_VALUE_MASK_8_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_8_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_9\t\t\t\t0x00001948\n#define BNX2_RPM_RC_CNTL_9_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_9_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_9_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_9_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_9_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_9_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_9_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_9_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_9_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_9_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_9_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_9_COMP_LESS_XI\t\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_9_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_9_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_9_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_9_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_9_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_9_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_9_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_9_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_9_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_9\t\t\t0x0000194c\n#define BNX2_RPM_RC_VALUE_MASK_9_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_9_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_10\t\t\t\t0x00001950\n#define BNX2_RPM_RC_CNTL_10_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_10_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_10_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_10_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_10_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_10_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_10_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_10_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_10_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_10_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_10_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_10_COMP_LESS_XI\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_10_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_10_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_10_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_10_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_10_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_10_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_10_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_10_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_10_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_10\t\t\t0x00001954\n#define BNX2_RPM_RC_VALUE_MASK_10_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_10_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_11\t\t\t\t0x00001958\n#define BNX2_RPM_RC_CNTL_11_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_11_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_11_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_11_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_11_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_11_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_11_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_11_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_11_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_11_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_11_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_11_COMP_LESS_XI\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_11_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_11_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_11_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_11_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_11_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_11_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_11_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_11_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_11_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_11\t\t\t0x0000195c\n#define BNX2_RPM_RC_VALUE_MASK_11_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_11_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_12\t\t\t\t0x00001960\n#define BNX2_RPM_RC_CNTL_12_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_12_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_12_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_12_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_12_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_12_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_12_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_12_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_12_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_12_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_12_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_12_COMP_LESS_XI\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_12_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_12_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_12_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_12_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_12_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_12_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_12_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_12_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_12_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_12\t\t\t0x00001964\n#define BNX2_RPM_RC_VALUE_MASK_12_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_12_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_13\t\t\t\t0x00001968\n#define BNX2_RPM_RC_CNTL_13_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_13_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_13_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_13_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_13_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_13_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_13_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_13_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_13_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_13_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_13_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_13_COMP_LESS_XI\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_13_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_13_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_13_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_13_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_13_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_13_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_13_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_13_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_13_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_13\t\t\t0x0000196c\n#define BNX2_RPM_RC_VALUE_MASK_13_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_13_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_14\t\t\t\t0x00001970\n#define BNX2_RPM_RC_CNTL_14_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_14_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_14_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_14_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_14_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_14_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_14_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_14_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_14_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_14_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_14_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_14_COMP_LESS_XI\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_14_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_14_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_14_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_14_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_14_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_14_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_14_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_14_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_14_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_14\t\t\t0x00001974\n#define BNX2_RPM_RC_VALUE_MASK_14_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_14_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CNTL_15\t\t\t\t0x00001978\n#define BNX2_RPM_RC_CNTL_15_A\t\t\t\t (0x3ffffL<<0)\n#define BNX2_RPM_RC_CNTL_15_B\t\t\t\t (0xfffL<<19)\n#define BNX2_RPM_RC_CNTL_15_OFFSET_XI\t\t\t (0xffL<<0)\n#define BNX2_RPM_RC_CNTL_15_CLASS_XI\t\t\t (0x7L<<8)\n#define BNX2_RPM_RC_CNTL_15_PRIORITY_XI\t\t\t (1L<<11)\n#define BNX2_RPM_RC_CNTL_15_P4_XI\t\t\t (1L<<12)\n#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_START_XI\t\t (0L<<13)\n#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_IP_XI\t\t (1L<<13)\n#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_TCP_XI\t\t (2L<<13)\n#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_UDP_XI\t\t (3L<<13)\n#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_DATA_XI\t\t (4L<<13)\n#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_TCP_UDP_XI\t\t (5L<<13)\n#define BNX2_RPM_RC_CNTL_15_HDR_TYPE_ICMPV6_XI\t\t (6L<<13)\n#define BNX2_RPM_RC_CNTL_15_COMP_XI\t\t\t (0x3L<<16)\n#define BNX2_RPM_RC_CNTL_15_COMP_EQUAL_XI\t\t (0L<<16)\n#define BNX2_RPM_RC_CNTL_15_COMP_NEQUAL_XI\t\t (1L<<16)\n#define BNX2_RPM_RC_CNTL_15_COMP_GREATER_XI\t\t (2L<<16)\n#define BNX2_RPM_RC_CNTL_15_COMP_LESS_XI\t\t (3L<<16)\n#define BNX2_RPM_RC_CNTL_15_MAP_XI\t\t\t (1L<<18)\n#define BNX2_RPM_RC_CNTL_15_SBIT_XI\t\t\t (1L<<19)\n#define BNX2_RPM_RC_CNTL_15_CMDSEL_XI\t\t\t (0x1fL<<20)\n#define BNX2_RPM_RC_CNTL_15_DISCARD_XI\t\t\t (1L<<25)\n#define BNX2_RPM_RC_CNTL_15_MASK_XI\t\t\t (1L<<26)\n#define BNX2_RPM_RC_CNTL_15_P1_XI\t\t\t (1L<<27)\n#define BNX2_RPM_RC_CNTL_15_P2_XI\t\t\t (1L<<28)\n#define BNX2_RPM_RC_CNTL_15_P3_XI\t\t\t (1L<<29)\n#define BNX2_RPM_RC_CNTL_15_NBIT_XI\t\t\t (1L<<30)\n\n#define BNX2_RPM_RC_VALUE_MASK_15\t\t\t0x0000197c\n#define BNX2_RPM_RC_VALUE_MASK_15_VALUE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_VALUE_MASK_15_MASK\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_RC_CONFIG\t\t\t\t0x00001980\n#define BNX2_RPM_RC_CONFIG_RULE_ENABLE\t\t\t (0xffffL<<0)\n#define BNX2_RPM_RC_CONFIG_RULE_ENABLE_XI\t\t (0xfffffL<<0)\n#define BNX2_RPM_RC_CONFIG_DEF_CLASS\t\t\t (0x7L<<24)\n#define BNX2_RPM_RC_CONFIG_KNUM_OVERWRITE\t\t (1L<<31)\n\n#define BNX2_RPM_DEBUG0\t\t\t\t\t0x00001984\n#define BNX2_RPM_DEBUG0_FM_BCNT\t\t\t\t (0xffffL<<0)\n#define BNX2_RPM_DEBUG0_T_DATA_OFST_VLD\t\t\t (1L<<16)\n#define BNX2_RPM_DEBUG0_T_UDP_OFST_VLD\t\t\t (1L<<17)\n#define BNX2_RPM_DEBUG0_T_TCP_OFST_VLD\t\t\t (1L<<18)\n#define BNX2_RPM_DEBUG0_T_IP_OFST_VLD\t\t\t (1L<<19)\n#define BNX2_RPM_DEBUG0_IP_MORE_FRGMT\t\t\t (1L<<20)\n#define BNX2_RPM_DEBUG0_T_IP_NO_TCP_UDP_HDR\t\t (1L<<21)\n#define BNX2_RPM_DEBUG0_LLC_SNAP\t\t\t (1L<<22)\n#define BNX2_RPM_DEBUG0_FM_STARTED\t\t\t (1L<<23)\n#define BNX2_RPM_DEBUG0_DONE\t\t\t\t (1L<<24)\n#define BNX2_RPM_DEBUG0_WAIT_4_DONE\t\t\t (1L<<25)\n#define BNX2_RPM_DEBUG0_USE_TPBUF_CKSUM\t\t\t (1L<<26)\n#define BNX2_RPM_DEBUG0_RX_NO_PSD_HDR_CKSUM\t\t (1L<<27)\n#define BNX2_RPM_DEBUG0_IGNORE_VLAN\t\t\t (1L<<28)\n#define BNX2_RPM_DEBUG0_RP_ENA_ACTIVE\t\t\t (1L<<31)\n\n#define BNX2_RPM_DEBUG1\t\t\t\t\t0x00001988\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST\t\t\t (0xffffL<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_IDLE\t\t\t (0L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_ALL\t\t (1L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IPLLC\t (2L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_IP\t\t (4L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IP\t\t (8L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_IP_START\t\t (16L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_IP\t\t\t (32L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_TCP\t\t\t (64L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_UDP\t\t\t (128L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_AH\t\t\t (256L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ESP\t\t\t (512L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ESP_PAYLOAD\t\t (1024L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_DATA\t\t\t (2048L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRY\t\t (0x2000L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRYOUT\t\t (0x4000L<<0)\n#define BNX2_RPM_DEBUG1_FSM_CUR_ST_LATCH_RESULT\t\t (0x8000L<<0)\n#define BNX2_RPM_DEBUG1_HDR_BCNT\t\t\t (0x7ffL<<16)\n#define BNX2_RPM_DEBUG1_UNKNOWN_ETYPE_D\t\t\t (1L<<28)\n#define BNX2_RPM_DEBUG1_VLAN_REMOVED_D2\t\t\t (1L<<29)\n#define BNX2_RPM_DEBUG1_VLAN_REMOVED_D1\t\t\t (1L<<30)\n#define BNX2_RPM_DEBUG1_EOF_0XTRA_WD\t\t\t (1L<<31)\n\n#define BNX2_RPM_DEBUG2\t\t\t\t\t0x0000198c\n#define BNX2_RPM_DEBUG2_CMD_HIT_VEC\t\t\t (0xffffL<<0)\n#define BNX2_RPM_DEBUG2_IP_BCNT\t\t\t\t (0xffL<<16)\n#define BNX2_RPM_DEBUG2_THIS_CMD_M4\t\t\t (1L<<24)\n#define BNX2_RPM_DEBUG2_THIS_CMD_M3\t\t\t (1L<<25)\n#define BNX2_RPM_DEBUG2_THIS_CMD_M2\t\t\t (1L<<26)\n#define BNX2_RPM_DEBUG2_THIS_CMD_M1\t\t\t (1L<<27)\n#define BNX2_RPM_DEBUG2_IPIPE_EMPTY\t\t\t (1L<<28)\n#define BNX2_RPM_DEBUG2_FM_DISCARD\t\t\t (1L<<29)\n#define BNX2_RPM_DEBUG2_LAST_RULE_IN_FM_D2\t\t (1L<<30)\n#define BNX2_RPM_DEBUG2_LAST_RULE_IN_FM_D1\t\t (1L<<31)\n\n#define BNX2_RPM_DEBUG3\t\t\t\t\t0x00001990\n#define BNX2_RPM_DEBUG3_AVAIL_MBUF_PTR\t\t\t (0x1ffL<<0)\n#define BNX2_RPM_DEBUG3_RDE_RLUPQ_WR_REQ_INT\t\t (1L<<9)\n#define BNX2_RPM_DEBUG3_RDE_RBUF_WR_LAST_INT\t\t (1L<<10)\n#define BNX2_RPM_DEBUG3_RDE_RBUF_WR_REQ_INT\t\t (1L<<11)\n#define BNX2_RPM_DEBUG3_RDE_RBUF_FREE_REQ\t\t (1L<<12)\n#define BNX2_RPM_DEBUG3_RDE_RBUF_ALLOC_REQ\t\t (1L<<13)\n#define BNX2_RPM_DEBUG3_DFSM_MBUF_NOTAVAIL\t\t (1L<<14)\n#define BNX2_RPM_DEBUG3_RBUF_RDE_SOF_DROP\t\t (1L<<15)\n#define BNX2_RPM_DEBUG3_DFIFO_VLD_ENTRY_CT\t\t (0xfL<<16)\n#define BNX2_RPM_DEBUG3_RDE_SRC_FIFO_ALMFULL\t\t (1L<<21)\n#define BNX2_RPM_DEBUG3_DROP_NXT_VLD\t\t\t (1L<<22)\n#define BNX2_RPM_DEBUG3_DROP_NXT\t\t\t (1L<<23)\n#define BNX2_RPM_DEBUG3_FTQ_FSM\t\t\t\t (0x3L<<24)\n#define BNX2_RPM_DEBUG3_FTQ_FSM_IDLE\t\t\t (0x0L<<24)\n#define BNX2_RPM_DEBUG3_FTQ_FSM_WAIT_ACK\t\t (0x1L<<24)\n#define BNX2_RPM_DEBUG3_FTQ_FSM_WAIT_FREE\t\t (0x2L<<24)\n#define BNX2_RPM_DEBUG3_MBWRITE_FSM\t\t\t (0x3L<<26)\n#define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_SOF\t\t (0x0L<<26)\n#define BNX2_RPM_DEBUG3_MBWRITE_FSM_GET_MBUF\t\t (0x1L<<26)\n#define BNX2_RPM_DEBUG3_MBWRITE_FSM_DMA_DATA\t\t (0x2L<<26)\n#define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_DATA\t\t (0x3L<<26)\n#define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_EOF\t\t (0x4L<<26)\n#define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_MF_ACK\t\t (0x5L<<26)\n#define BNX2_RPM_DEBUG3_MBWRITE_FSM_WAIT_DROP_NXT_VLD\t (0x6L<<26)\n#define BNX2_RPM_DEBUG3_MBWRITE_FSM_DONE\t\t (0x7L<<26)\n#define BNX2_RPM_DEBUG3_MBFREE_FSM\t\t\t (1L<<29)\n#define BNX2_RPM_DEBUG3_MBFREE_FSM_IDLE\t\t\t (0L<<29)\n#define BNX2_RPM_DEBUG3_MBFREE_FSM_WAIT_ACK\t\t (1L<<29)\n#define BNX2_RPM_DEBUG3_MBALLOC_FSM\t\t\t (1L<<30)\n#define BNX2_RPM_DEBUG3_MBALLOC_FSM_ET_MBUF\t\t (0x0L<<30)\n#define BNX2_RPM_DEBUG3_MBALLOC_FSM_IVE_MBUF\t\t (0x1L<<30)\n#define BNX2_RPM_DEBUG3_CCODE_EOF_ERROR\t\t\t (1L<<31)\n\n#define BNX2_RPM_DEBUG4\t\t\t\t\t0x00001994\n#define BNX2_RPM_DEBUG4_DFSM_MBUF_CLUSTER\t\t (0x1ffffffL<<0)\n#define BNX2_RPM_DEBUG4_DFIFO_CUR_CCODE\t\t\t (0x7L<<25)\n#define BNX2_RPM_DEBUG4_MBWRITE_FSM\t\t\t (0x7L<<28)\n#define BNX2_RPM_DEBUG4_DFIFO_EMPTY\t\t\t (1L<<31)\n\n#define BNX2_RPM_DEBUG5\t\t\t\t\t0x00001998\n#define BNX2_RPM_DEBUG5_RDROP_WPTR\t\t\t (0x1fL<<0)\n#define BNX2_RPM_DEBUG5_RDROP_ACPI_RPTR\t\t\t (0x1fL<<5)\n#define BNX2_RPM_DEBUG5_RDROP_MC_RPTR\t\t\t (0x1fL<<10)\n#define BNX2_RPM_DEBUG5_RDROP_RC_RPTR\t\t\t (0x1fL<<15)\n#define BNX2_RPM_DEBUG5_RDROP_ACPI_EMPTY\t\t (1L<<20)\n#define BNX2_RPM_DEBUG5_RDROP_MC_EMPTY\t\t\t (1L<<21)\n#define BNX2_RPM_DEBUG5_RDROP_AEOF_VEC_AT_RDROP_MC_RPTR\t (1L<<22)\n#define BNX2_RPM_DEBUG5_HOLDREG_WOL_DROP_INT\t\t (1L<<23)\n#define BNX2_RPM_DEBUG5_HOLDREG_DISCARD\t\t\t (1L<<24)\n#define BNX2_RPM_DEBUG5_HOLDREG_MBUF_NOTAVAIL\t\t (1L<<25)\n#define BNX2_RPM_DEBUG5_HOLDREG_MC_EMPTY\t\t (1L<<26)\n#define BNX2_RPM_DEBUG5_HOLDREG_RC_EMPTY\t\t (1L<<27)\n#define BNX2_RPM_DEBUG5_HOLDREG_FC_EMPTY\t\t (1L<<28)\n#define BNX2_RPM_DEBUG5_HOLDREG_ACPI_EMPTY\t\t (1L<<29)\n#define BNX2_RPM_DEBUG5_HOLDREG_FULL_T\t\t\t (1L<<30)\n#define BNX2_RPM_DEBUG5_HOLDREG_RD\t\t\t (1L<<31)\n\n#define BNX2_RPM_DEBUG6\t\t\t\t\t0x0000199c\n#define BNX2_RPM_DEBUG6_ACPI_VEC\t\t\t (0xffffL<<0)\n#define BNX2_RPM_DEBUG6_VEC\t\t\t\t (0xffffL<<16)\n\n#define BNX2_RPM_DEBUG7\t\t\t\t\t0x000019a0\n#define BNX2_RPM_DEBUG7_RPM_DBG7_LAST_CRC\t\t (0xffffffffL<<0)\n\n#define BNX2_RPM_DEBUG8\t\t\t\t\t0x000019a4\n#define BNX2_RPM_DEBUG8_PS_ACPI_FSM\t\t\t (0xfL<<0)\n#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_IDLE\t\t (0L<<0)\n#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_SOF_W1_ADDR\t\t (1L<<0)\n#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_SOF_W2_ADDR\t\t (2L<<0)\n#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_SOF_W3_ADDR\t\t (3L<<0)\n#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_SOF_WAIT_THBUF\t (4L<<0)\n#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W3_DATA\t\t (5L<<0)\n#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W0_ADDR\t\t (6L<<0)\n#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W1_ADDR\t\t (7L<<0)\n#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W2_ADDR\t\t (8L<<0)\n#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_W3_ADDR\t\t (9L<<0)\n#define BNX2_RPM_DEBUG8_PS_ACPI_FSM_WAIT_THBUF\t\t (10L<<0)\n#define BNX2_RPM_DEBUG8_COMPARE_AT_W0\t\t\t (1L<<4)\n#define BNX2_RPM_DEBUG8_COMPARE_AT_W3_DATA\t\t (1L<<5)\n#define BNX2_RPM_DEBUG8_COMPARE_AT_SOF_WAIT\t\t (1L<<6)\n#define BNX2_RPM_DEBUG8_COMPARE_AT_SOF_W3\t\t (1L<<7)\n#define BNX2_RPM_DEBUG8_COMPARE_AT_SOF_W2\t\t (1L<<8)\n#define BNX2_RPM_DEBUG8_EOF_W_LTEQ6_VLDBYTES\t\t (1L<<9)\n#define BNX2_RPM_DEBUG8_EOF_W_LTEQ4_VLDBYTES\t\t (1L<<10)\n#define BNX2_RPM_DEBUG8_NXT_EOF_W_12_VLDBYTES\t\t (1L<<11)\n#define BNX2_RPM_DEBUG8_EOF_DET\t\t\t\t (1L<<12)\n#define BNX2_RPM_DEBUG8_SOF_DET\t\t\t\t (1L<<13)\n#define BNX2_RPM_DEBUG8_WAIT_4_SOF\t\t\t (1L<<14)\n#define BNX2_RPM_DEBUG8_ALL_DONE\t\t\t (1L<<15)\n#define BNX2_RPM_DEBUG8_THBUF_ADDR\t\t\t (0x7fL<<16)\n#define BNX2_RPM_DEBUG8_BYTE_CTR\t\t\t (0xffL<<24)\n\n#define BNX2_RPM_DEBUG9\t\t\t\t\t0x000019a8\n#define BNX2_RPM_DEBUG9_OUTFIFO_COUNT\t\t\t (0x7L<<0)\n#define BNX2_RPM_DEBUG9_RDE_ACPI_RDY\t\t\t (1L<<3)\n#define BNX2_RPM_DEBUG9_VLD_RD_ENTRY_CT\t\t\t (0x7L<<4)\n#define BNX2_RPM_DEBUG9_OUTFIFO_OVERRUN_OCCURRED\t (1L<<28)\n#define BNX2_RPM_DEBUG9_INFIFO_OVERRUN_OCCURRED\t\t (1L<<29)\n#define BNX2_RPM_DEBUG9_ACPI_MATCH_INT\t\t\t (1L<<30)\n#define BNX2_RPM_DEBUG9_ACPI_ENABLE_SYN\t\t\t (1L<<31)\n#define BNX2_RPM_DEBUG9_BEMEM_R_XI\t\t\t (0x1fL<<0)\n#define BNX2_RPM_DEBUG9_EO_XI\t\t\t\t (1L<<5)\n#define BNX2_RPM_DEBUG9_AEOF_DE_XI\t\t\t (1L<<6)\n#define BNX2_RPM_DEBUG9_SO_XI\t\t\t\t (1L<<7)\n#define BNX2_RPM_DEBUG9_WD64_CT_XI\t\t\t (0x1fL<<8)\n#define BNX2_RPM_DEBUG9_EOF_VLDBYTE_XI\t\t\t (0x7L<<13)\n#define BNX2_RPM_DEBUG9_ACPI_RDE_PAT_ID_XI\t\t (0xfL<<16)\n#define BNX2_RPM_DEBUG9_CALCRC_RESULT_XI\t\t (0x3ffL<<20)\n#define BNX2_RPM_DEBUG9_DATA_IN_VL_XI\t\t\t (1L<<30)\n#define BNX2_RPM_DEBUG9_CALCRC_BUFFER_VLD_XI\t\t (1L<<31)\n\n#define BNX2_RPM_ACPI_DBG_BUF_W00\t\t\t0x000019c0\n#define BNX2_RPM_ACPI_DBG_BUF_W01\t\t\t0x000019c4\n#define BNX2_RPM_ACPI_DBG_BUF_W02\t\t\t0x000019c8\n#define BNX2_RPM_ACPI_DBG_BUF_W03\t\t\t0x000019cc\n#define BNX2_RPM_ACPI_DBG_BUF_W10\t\t\t0x000019d0\n#define BNX2_RPM_ACPI_DBG_BUF_W11\t\t\t0x000019d4\n#define BNX2_RPM_ACPI_DBG_BUF_W12\t\t\t0x000019d8\n#define BNX2_RPM_ACPI_DBG_BUF_W13\t\t\t0x000019dc\n#define BNX2_RPM_ACPI_DBG_BUF_W20\t\t\t0x000019e0\n#define BNX2_RPM_ACPI_DBG_BUF_W21\t\t\t0x000019e4\n#define BNX2_RPM_ACPI_DBG_BUF_W22\t\t\t0x000019e8\n#define BNX2_RPM_ACPI_DBG_BUF_W23\t\t\t0x000019ec\n#define BNX2_RPM_ACPI_DBG_BUF_W30\t\t\t0x000019f0\n#define BNX2_RPM_ACPI_DBG_BUF_W31\t\t\t0x000019f4\n#define BNX2_RPM_ACPI_DBG_BUF_W32\t\t\t0x000019f8\n#define BNX2_RPM_ACPI_DBG_BUF_W33\t\t\t0x000019fc\n#define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL\t\t\t0x00001a00\n#define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_BYTE_ADDRESS\t (0xffffL<<0)\n#define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_DEBUGRD\t\t (1L<<28)\n#define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_MODE\t\t (1L<<29)\n#define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_INIT\t\t (1L<<30)\n#define BNX2_RPM_ACPI_BYTE_ENABLE_CTRL_WR\t\t (1L<<31)\n\n#define BNX2_RPM_ACPI_PATTERN_CTRL\t\t\t0x00001a04\n#define BNX2_RPM_ACPI_PATTERN_CTRL_PATTERN_ID\t\t (0xfL<<0)\n#define BNX2_RPM_ACPI_PATTERN_CTRL_CRC_SM_CLR\t\t (1L<<30)\n#define BNX2_RPM_ACPI_PATTERN_CTRL_WR\t\t\t (1L<<31)\n\n#define BNX2_RPM_ACPI_DATA\t\t\t\t0x00001a08\n#define BNX2_RPM_ACPI_DATA_PATTERN_BE\t\t\t (0xffffffffL<<0)\n\n#define BNX2_RPM_ACPI_PATTERN_LEN0\t\t\t0x00001a0c\n#define BNX2_RPM_ACPI_PATTERN_LEN0_PATTERN_LEN3\t\t (0xffL<<0)\n#define BNX2_RPM_ACPI_PATTERN_LEN0_PATTERN_LEN2\t\t (0xffL<<8)\n#define BNX2_RPM_ACPI_PATTERN_LEN0_PATTERN_LEN1\t\t (0xffL<<16)\n#define BNX2_RPM_ACPI_PATTERN_LEN0_PATTERN_LEN0\t\t (0xffL<<24)\n\n#define BNX2_RPM_ACPI_PATTERN_LEN1\t\t\t0x00001a10\n#define BNX2_RPM_ACPI_PATTERN_LEN1_PATTERN_LEN7\t\t (0xffL<<0)\n#define BNX2_RPM_ACPI_PATTERN_LEN1_PATTERN_LEN6\t\t (0xffL<<8)\n#define BNX2_RPM_ACPI_PATTERN_LEN1_PATTERN_LEN5\t\t (0xffL<<16)\n#define BNX2_RPM_ACPI_PATTERN_LEN1_PATTERN_LEN4\t\t (0xffL<<24)\n\n#define BNX2_RPM_ACPI_PATTERN_CRC0\t\t\t0x00001a18\n#define BNX2_RPM_ACPI_PATTERN_CRC0_PATTERN_CRC0\t\t (0xffffffffL<<0)\n\n#define BNX2_RPM_ACPI_PATTERN_CRC1\t\t\t0x00001a1c\n#define BNX2_RPM_ACPI_PATTERN_CRC1_PATTERN_CRC1\t\t (0xffffffffL<<0)\n\n#define BNX2_RPM_ACPI_PATTERN_CRC2\t\t\t0x00001a20\n#define BNX2_RPM_ACPI_PATTERN_CRC2_PATTERN_CRC2\t\t (0xffffffffL<<0)\n\n#define BNX2_RPM_ACPI_PATTERN_CRC3\t\t\t0x00001a24\n#define BNX2_RPM_ACPI_PATTERN_CRC3_PATTERN_CRC3\t\t (0xffffffffL<<0)\n\n#define BNX2_RPM_ACPI_PATTERN_CRC4\t\t\t0x00001a28\n#define BNX2_RPM_ACPI_PATTERN_CRC4_PATTERN_CRC4\t\t (0xffffffffL<<0)\n\n#define BNX2_RPM_ACPI_PATTERN_CRC5\t\t\t0x00001a2c\n#define BNX2_RPM_ACPI_PATTERN_CRC5_PATTERN_CRC5\t\t (0xffffffffL<<0)\n\n#define BNX2_RPM_ACPI_PATTERN_CRC6\t\t\t0x00001a30\n#define BNX2_RPM_ACPI_PATTERN_CRC6_PATTERN_CRC6\t\t (0xffffffffL<<0)\n\n#define BNX2_RPM_ACPI_PATTERN_CRC7\t\t\t0x00001a34\n#define BNX2_RPM_ACPI_PATTERN_CRC7_PATTERN_CRC7\t\t (0xffffffffL<<0)\n\n\n \n#define BNX2_RLUP_RSS_CONFIG\t\t\t\t0x0000201c\n#define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_XI\t\t (0x3L<<0)\n#define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_OFF_XI\t (0L<<0)\n#define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_ALL_XI\t (1L<<0)\n#define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_IP_ONLY_XI\t (2L<<0)\n#define BNX2_RLUP_RSS_CONFIG_IPV4_RSS_TYPE_RES_XI\t (3L<<0)\n#define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_XI\t\t (0x3L<<2)\n#define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_OFF_XI\t (0L<<2)\n#define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_ALL_XI\t (1L<<2)\n#define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_IP_ONLY_XI\t (2L<<2)\n#define BNX2_RLUP_RSS_CONFIG_IPV6_RSS_TYPE_RES_XI\t (3L<<2)\n\n#define BNX2_RLUP_RSS_COMMAND\t\t\t\t0x00002048\n#define BNX2_RLUP_RSS_COMMAND_RSS_IND_TABLE_ADDR\t (0xfUL<<0)\n#define BNX2_RLUP_RSS_COMMAND_RSS_WRITE_MASK\t\t (0xffUL<<4)\n#define BNX2_RLUP_RSS_COMMAND_WRITE\t\t\t (1UL<<12)\n#define BNX2_RLUP_RSS_COMMAND_READ\t\t\t (1UL<<13)\n#define BNX2_RLUP_RSS_COMMAND_HASH_MASK\t\t\t (0x7UL<<14)\n\n#define BNX2_RLUP_RSS_DATA\t\t\t\t0x0000204c\n\n\n \n#define BNX2_RBUF_COMMAND\t\t\t\t0x00200000\n#define BNX2_RBUF_COMMAND_ENABLED\t\t\t (1L<<0)\n#define BNX2_RBUF_COMMAND_FREE_INIT\t\t\t (1L<<1)\n#define BNX2_RBUF_COMMAND_RAM_INIT\t\t\t (1L<<2)\n#define BNX2_RBUF_COMMAND_PKT_OFFSET_OVFL\t\t (1L<<3)\n#define BNX2_RBUF_COMMAND_OVER_FREE\t\t\t (1L<<4)\n#define BNX2_RBUF_COMMAND_ALLOC_REQ\t\t\t (1L<<5)\n#define BNX2_RBUF_COMMAND_EN_PRI_CHNGE_TE\t\t (1L<<6)\n#define BNX2_RBUF_COMMAND_CU_ISOLATE_XI\t\t\t (1L<<5)\n#define BNX2_RBUF_COMMAND_EN_PRI_CHANGE_XI\t\t (1L<<6)\n#define BNX2_RBUF_COMMAND_GRC_ENDIAN_CONV_DIS_XI\t (1L<<7)\n\n#define BNX2_RBUF_STATUS1\t\t\t\t0x00200004\n#define BNX2_RBUF_STATUS1_FREE_COUNT\t\t\t (0x3ffL<<0)\n\n#define BNX2_RBUF_STATUS2\t\t\t\t0x00200008\n#define BNX2_RBUF_STATUS2_FREE_TAIL\t\t\t (0x1ffL<<0)\n#define BNX2_RBUF_STATUS2_FREE_HEAD\t\t\t (0x1ffL<<16)\n\n#define BNX2_RBUF_CONFIG\t\t\t\t0x0020000c\n#define BNX2_RBUF_CONFIG_XOFF_TRIP\t\t\t (0x3ffL<<0)\n#define BNX2_RBUF_CONFIG_XOFF_TRIP_VAL(mtu)\t\t \\\n\t((((mtu) - 1500) * 31 / 1000) + 54)\n#define BNX2_RBUF_CONFIG_XON_TRIP\t\t\t (0x3ffL<<16)\n#define BNX2_RBUF_CONFIG_XON_TRIP_VAL(mtu)\t\t \\\n\t((((mtu) - 1500) * 39 / 1000) + 66)\n#define BNX2_RBUF_CONFIG_VAL(mtu)\t\t\t \\\n\t(BNX2_RBUF_CONFIG_XOFF_TRIP_VAL(mtu) |\t\t \\\n\t(BNX2_RBUF_CONFIG_XON_TRIP_VAL(mtu) << 16))\n\n#define BNX2_RBUF_FW_BUF_ALLOC\t\t\t\t0x00200010\n#define BNX2_RBUF_FW_BUF_ALLOC_VALUE\t\t\t (0x1ffL<<7)\n#define BNX2_RBUF_FW_BUF_ALLOC_TYPE\t\t\t (1L<<16)\n#define BNX2_RBUF_FW_BUF_ALLOC_ALLOC_REQ\t\t (1L<<31)\n\n#define BNX2_RBUF_FW_BUF_FREE\t\t\t\t0x00200014\n#define BNX2_RBUF_FW_BUF_FREE_COUNT\t\t\t (0x7fL<<0)\n#define BNX2_RBUF_FW_BUF_FREE_TAIL\t\t\t (0x1ffL<<7)\n#define BNX2_RBUF_FW_BUF_FREE_HEAD\t\t\t (0x1ffL<<16)\n#define BNX2_RBUF_FW_BUF_FREE_TYPE\t\t\t (1L<<25)\n#define BNX2_RBUF_FW_BUF_FREE_FREE_REQ\t\t\t (1L<<31)\n\n#define BNX2_RBUF_FW_BUF_SEL\t\t\t\t0x00200018\n#define BNX2_RBUF_FW_BUF_SEL_COUNT\t\t\t (0x7fL<<0)\n#define BNX2_RBUF_FW_BUF_SEL_TAIL\t\t\t (0x1ffL<<7)\n#define BNX2_RBUF_FW_BUF_SEL_HEAD\t\t\t (0x1ffL<<16)\n#define BNX2_RBUF_FW_BUF_SEL_SEL_REQ\t\t\t (1L<<31)\n\n#define BNX2_RBUF_CONFIG2\t\t\t\t0x0020001c\n#define BNX2_RBUF_CONFIG2_MAC_DROP_TRIP\t\t\t (0x3ffL<<0)\n#define BNX2_RBUF_CONFIG2_MAC_DROP_TRIP_VAL(mtu)\t \\\n\t((((mtu) - 1500) * 4 / 1000) + 5)\n#define BNX2_RBUF_CONFIG2_MAC_KEEP_TRIP\t\t\t (0x3ffL<<16)\n#define BNX2_RBUF_CONFIG2_MAC_KEEP_TRIP_VAL(mtu)\t \\\n\t((((mtu) - 1500) * 2 / 100) + 30)\n#define BNX2_RBUF_CONFIG2_VAL(mtu)\t\t\t \\\n\t(BNX2_RBUF_CONFIG2_MAC_DROP_TRIP_VAL(mtu) |\t \\\n\t(BNX2_RBUF_CONFIG2_MAC_KEEP_TRIP_VAL(mtu) << 16))\n\n#define BNX2_RBUF_CONFIG3\t\t\t\t0x00200020\n#define BNX2_RBUF_CONFIG3_CU_DROP_TRIP\t\t\t (0x3ffL<<0)\n#define BNX2_RBUF_CONFIG3_CU_DROP_TRIP_VAL(mtu)\t\t \\\n\t((((mtu) - 1500) * 12 / 1000) + 18)\n#define BNX2_RBUF_CONFIG3_CU_KEEP_TRIP\t\t\t (0x3ffL<<16)\n#define BNX2_RBUF_CONFIG3_CU_KEEP_TRIP_VAL(mtu)\t\t \\\n\t((((mtu) - 1500) * 2 / 100) + 30)\n#define BNX2_RBUF_CONFIG3_VAL(mtu)\t\t\t \\\n\t(BNX2_RBUF_CONFIG3_CU_DROP_TRIP_VAL(mtu) |\t \\\n\t(BNX2_RBUF_CONFIG3_CU_KEEP_TRIP_VAL(mtu) << 16))\n\n#define BNX2_RBUF_PKT_DATA\t\t\t\t0x00208000\n#define BNX2_RBUF_CLIST_DATA\t\t\t\t0x00210000\n#define BNX2_RBUF_BUF_DATA\t\t\t\t0x00220000\n\n\n \n#define BNX2_RV2P_COMMAND\t\t\t\t0x00002800\n#define BNX2_RV2P_COMMAND_ENABLED\t\t\t (1L<<0)\n#define BNX2_RV2P_COMMAND_PROC1_INTRPT\t\t\t (1L<<1)\n#define BNX2_RV2P_COMMAND_PROC2_INTRPT\t\t\t (1L<<2)\n#define BNX2_RV2P_COMMAND_ABORT0\t\t\t (1L<<4)\n#define BNX2_RV2P_COMMAND_ABORT1\t\t\t (1L<<5)\n#define BNX2_RV2P_COMMAND_ABORT2\t\t\t (1L<<6)\n#define BNX2_RV2P_COMMAND_ABORT3\t\t\t (1L<<7)\n#define BNX2_RV2P_COMMAND_ABORT4\t\t\t (1L<<8)\n#define BNX2_RV2P_COMMAND_ABORT5\t\t\t (1L<<9)\n#define BNX2_RV2P_COMMAND_PROC1_RESET\t\t\t (1L<<16)\n#define BNX2_RV2P_COMMAND_PROC2_RESET\t\t\t (1L<<17)\n#define BNX2_RV2P_COMMAND_CTXIF_RESET\t\t\t (1L<<18)\n\n#define BNX2_RV2P_STATUS\t\t\t\t0x00002804\n#define BNX2_RV2P_STATUS_ALWAYS_0\t\t\t (1L<<0)\n#define BNX2_RV2P_STATUS_RV2P_GEN_STAT0_CNT\t\t (1L<<8)\n#define BNX2_RV2P_STATUS_RV2P_GEN_STAT1_CNT\t\t (1L<<9)\n#define BNX2_RV2P_STATUS_RV2P_GEN_STAT2_CNT\t\t (1L<<10)\n#define BNX2_RV2P_STATUS_RV2P_GEN_STAT3_CNT\t\t (1L<<11)\n#define BNX2_RV2P_STATUS_RV2P_GEN_STAT4_CNT\t\t (1L<<12)\n#define BNX2_RV2P_STATUS_RV2P_GEN_STAT5_CNT\t\t (1L<<13)\n\n#define BNX2_RV2P_CONFIG\t\t\t\t0x00002808\n#define BNX2_RV2P_CONFIG_STALL_PROC1\t\t\t (1L<<0)\n#define BNX2_RV2P_CONFIG_STALL_PROC2\t\t\t (1L<<1)\n#define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT0\t\t (1L<<8)\n#define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT1\t\t (1L<<9)\n#define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT2\t\t (1L<<10)\n#define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT3\t\t (1L<<11)\n#define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT4\t\t (1L<<12)\n#define BNX2_RV2P_CONFIG_PROC1_STALL_ON_ABORT5\t\t (1L<<13)\n#define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT0\t\t (1L<<16)\n#define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT1\t\t (1L<<17)\n#define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT2\t\t (1L<<18)\n#define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT3\t\t (1L<<19)\n#define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT4\t\t (1L<<20)\n#define BNX2_RV2P_CONFIG_PROC2_STALL_ON_ABORT5\t\t (1L<<21)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE\t\t\t (0xfL<<24)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE_256\t\t\t (0L<<24)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE_512\t\t\t (1L<<24)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE_1K\t\t\t (2L<<24)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE_2K\t\t\t (3L<<24)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE_4K\t\t\t (4L<<24)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE_8K\t\t\t (5L<<24)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE_16K\t\t\t (6L<<24)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE_32K\t\t\t (7L<<24)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE_64K\t\t\t (8L<<24)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE_128K\t\t\t (9L<<24)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE_256K\t\t\t (10L<<24)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE_512K\t\t\t (11L<<24)\n#define BNX2_RV2P_CONFIG_PAGE_SIZE_1M\t\t\t (12L<<24)\n\n#define BNX2_RV2P_GEN_BFR_ADDR_0\t\t\t0x00002810\n#define BNX2_RV2P_GEN_BFR_ADDR_0_VALUE\t\t\t (0xffffL<<16)\n\n#define BNX2_RV2P_GEN_BFR_ADDR_1\t\t\t0x00002814\n#define BNX2_RV2P_GEN_BFR_ADDR_1_VALUE\t\t\t (0xffffL<<16)\n\n#define BNX2_RV2P_GEN_BFR_ADDR_2\t\t\t0x00002818\n#define BNX2_RV2P_GEN_BFR_ADDR_2_VALUE\t\t\t (0xffffL<<16)\n\n#define BNX2_RV2P_GEN_BFR_ADDR_3\t\t\t0x0000281c\n#define BNX2_RV2P_GEN_BFR_ADDR_3_VALUE\t\t\t (0xffffL<<16)\n\n#define BNX2_RV2P_INSTR_HIGH\t\t\t\t0x00002830\n#define BNX2_RV2P_INSTR_HIGH_HIGH\t\t\t (0x1fL<<0)\n\n#define BNX2_RV2P_INSTR_LOW\t\t\t\t0x00002834\n#define BNX2_RV2P_INSTR_LOW_LOW\t\t\t\t (0xffffffffL<<0)\n\n#define BNX2_RV2P_PROC1_ADDR_CMD\t\t\t0x00002838\n#define BNX2_RV2P_PROC1_ADDR_CMD_ADD\t\t\t (0x3ffL<<0)\n#define BNX2_RV2P_PROC1_ADDR_CMD_RDWR\t\t\t (1L<<31)\n\n#define BNX2_RV2P_PROC2_ADDR_CMD\t\t\t0x0000283c\n#define BNX2_RV2P_PROC2_ADDR_CMD_ADD\t\t\t (0x3ffL<<0)\n#define BNX2_RV2P_PROC2_ADDR_CMD_RDWR\t\t\t (1L<<31)\n\n#define BNX2_RV2P_PROC1_GRC_DEBUG\t\t\t0x00002840\n#define BNX2_RV2P_PROC2_GRC_DEBUG\t\t\t0x00002844\n#define BNX2_RV2P_GRC_PROC_DEBUG\t\t\t0x00002848\n#define BNX2_RV2P_DEBUG_VECT_PEEK\t\t\t0x0000284c\n#define BNX2_RV2P_DEBUG_VECT_PEEK_1_VALUE\t\t (0x7ffL<<0)\n#define BNX2_RV2P_DEBUG_VECT_PEEK_1_PEEK_EN\t\t (1L<<11)\n#define BNX2_RV2P_DEBUG_VECT_PEEK_1_SEL\t\t\t (0xfL<<12)\n#define BNX2_RV2P_DEBUG_VECT_PEEK_2_VALUE\t\t (0x7ffL<<16)\n#define BNX2_RV2P_DEBUG_VECT_PEEK_2_PEEK_EN\t\t (1L<<27)\n#define BNX2_RV2P_DEBUG_VECT_PEEK_2_SEL\t\t\t (0xfL<<28)\n\n#define BNX2_RV2P_MPFE_PFE_CTL\t\t\t\t0x00002afc\n#define BNX2_RV2P_MPFE_PFE_CTL_INC_USAGE_CNT\t\t (1L<<0)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE\t\t\t (0xfL<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_0\t\t (0L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_1\t\t (1L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_2\t\t (2L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_3\t\t (3L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_4\t\t (4L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_5\t\t (5L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_6\t\t (6L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_7\t\t (7L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_8\t\t (8L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_9\t\t (9L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_10\t\t (10L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_11\t\t (11L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_12\t\t (12L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_13\t\t (13L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_14\t\t (14L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_SIZE_15\t\t (15L<<4)\n#define BNX2_RV2P_MPFE_PFE_CTL_PFE_COUNT\t\t (0xfL<<12)\n#define BNX2_RV2P_MPFE_PFE_CTL_OFFSET\t\t\t (0x1ffL<<16)\n\n#define BNX2_RV2P_RV2PPQ\t\t\t\t0x00002b40\n#define BNX2_RV2P_PFTQ_CMD\t\t\t\t0x00002b78\n#define BNX2_RV2P_PFTQ_CMD_OFFSET\t\t\t (0x3ffL<<0)\n#define BNX2_RV2P_PFTQ_CMD_WR_TOP\t\t\t (1L<<10)\n#define BNX2_RV2P_PFTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_RV2P_PFTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_RV2P_PFTQ_CMD_SFT_RESET\t\t\t (1L<<25)\n#define BNX2_RV2P_PFTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_RV2P_PFTQ_CMD_ADD_INTERVEN\t\t\t (1L<<27)\n#define BNX2_RV2P_PFTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_RV2P_PFTQ_CMD_INTERVENE_CLR\t\t (1L<<29)\n#define BNX2_RV2P_PFTQ_CMD_POP\t\t\t\t (1L<<30)\n#define BNX2_RV2P_PFTQ_CMD_BUSY\t\t\t\t (1L<<31)\n\n#define BNX2_RV2P_PFTQ_CTL\t\t\t\t0x00002b7c\n#define BNX2_RV2P_PFTQ_CTL_INTERVENE\t\t\t (1L<<0)\n#define BNX2_RV2P_PFTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_RV2P_PFTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_RV2P_PFTQ_CTL_MAX_DEPTH\t\t\t (0x3ffL<<12)\n#define BNX2_RV2P_PFTQ_CTL_CUR_DEPTH\t\t\t (0x3ffL<<22)\n\n#define BNX2_RV2P_RV2PTQ\t\t\t\t0x00002b80\n#define BNX2_RV2P_TFTQ_CMD\t\t\t\t0x00002bb8\n#define BNX2_RV2P_TFTQ_CMD_OFFSET\t\t\t (0x3ffL<<0)\n#define BNX2_RV2P_TFTQ_CMD_WR_TOP\t\t\t (1L<<10)\n#define BNX2_RV2P_TFTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_RV2P_TFTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_RV2P_TFTQ_CMD_SFT_RESET\t\t\t (1L<<25)\n#define BNX2_RV2P_TFTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_RV2P_TFTQ_CMD_ADD_INTERVEN\t\t\t (1L<<27)\n#define BNX2_RV2P_TFTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_RV2P_TFTQ_CMD_INTERVENE_CLR\t\t (1L<<29)\n#define BNX2_RV2P_TFTQ_CMD_POP\t\t\t\t (1L<<30)\n#define BNX2_RV2P_TFTQ_CMD_BUSY\t\t\t\t (1L<<31)\n\n#define BNX2_RV2P_TFTQ_CTL\t\t\t\t0x00002bbc\n#define BNX2_RV2P_TFTQ_CTL_INTERVENE\t\t\t (1L<<0)\n#define BNX2_RV2P_TFTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_RV2P_TFTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_RV2P_TFTQ_CTL_MAX_DEPTH\t\t\t (0x3ffL<<12)\n#define BNX2_RV2P_TFTQ_CTL_CUR_DEPTH\t\t\t (0x3ffL<<22)\n\n#define BNX2_RV2P_RV2PMQ\t\t\t\t0x00002bc0\n#define BNX2_RV2P_MFTQ_CMD\t\t\t\t0x00002bf8\n#define BNX2_RV2P_MFTQ_CMD_OFFSET\t\t\t (0x3ffL<<0)\n#define BNX2_RV2P_MFTQ_CMD_WR_TOP\t\t\t (1L<<10)\n#define BNX2_RV2P_MFTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_RV2P_MFTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_RV2P_MFTQ_CMD_SFT_RESET\t\t\t (1L<<25)\n#define BNX2_RV2P_MFTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_RV2P_MFTQ_CMD_ADD_INTERVEN\t\t\t (1L<<27)\n#define BNX2_RV2P_MFTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_RV2P_MFTQ_CMD_INTERVENE_CLR\t\t (1L<<29)\n#define BNX2_RV2P_MFTQ_CMD_POP\t\t\t\t (1L<<30)\n#define BNX2_RV2P_MFTQ_CMD_BUSY\t\t\t\t (1L<<31)\n\n#define BNX2_RV2P_MFTQ_CTL\t\t\t\t0x00002bfc\n#define BNX2_RV2P_MFTQ_CTL_INTERVENE\t\t\t (1L<<0)\n#define BNX2_RV2P_MFTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_RV2P_MFTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_RV2P_MFTQ_CTL_MAX_DEPTH\t\t\t (0x3ffL<<12)\n#define BNX2_RV2P_MFTQ_CTL_CUR_DEPTH\t\t\t (0x3ffL<<22)\n\n\n\n \n#define BNX2_MQ_COMMAND\t\t\t\t\t0x00003c00\n#define BNX2_MQ_COMMAND_ENABLED\t\t\t\t (1L<<0)\n#define BNX2_MQ_COMMAND_INIT\t\t\t\t (1L<<1)\n#define BNX2_MQ_COMMAND_OVERFLOW\t\t\t (1L<<4)\n#define BNX2_MQ_COMMAND_WR_ERROR\t\t\t (1L<<5)\n#define BNX2_MQ_COMMAND_RD_ERROR\t\t\t (1L<<6)\n#define BNX2_MQ_COMMAND_IDB_CFG_ERROR\t\t\t (1L<<7)\n#define BNX2_MQ_COMMAND_IDB_OVERFLOW\t\t\t (1L<<10)\n#define BNX2_MQ_COMMAND_NO_BIN_ERROR\t\t\t (1L<<11)\n#define BNX2_MQ_COMMAND_NO_MAP_ERROR\t\t\t (1L<<12)\n\n#define BNX2_MQ_STATUS\t\t\t\t\t0x00003c04\n#define BNX2_MQ_STATUS_CTX_ACCESS_STAT\t\t\t (1L<<16)\n#define BNX2_MQ_STATUS_CTX_ACCESS64_STAT\t\t (1L<<17)\n#define BNX2_MQ_STATUS_PCI_STALL_STAT\t\t\t (1L<<18)\n#define BNX2_MQ_STATUS_IDB_OFLOW_STAT\t\t\t (1L<<19)\n\n#define BNX2_MQ_CONFIG\t\t\t\t\t0x00003c08\n#define BNX2_MQ_CONFIG_TX_HIGH_PRI\t\t\t (1L<<0)\n#define BNX2_MQ_CONFIG_HALT_DIS\t\t\t\t (1L<<1)\n#define BNX2_MQ_CONFIG_BIN_MQ_MODE\t\t\t (1L<<2)\n#define BNX2_MQ_CONFIG_DIS_IDB_DROP\t\t\t (1L<<3)\n#define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE\t\t\t (0x7L<<4)\n#define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_256\t\t (0L<<4)\n#define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_512\t\t (1L<<4)\n#define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_1K\t\t (2L<<4)\n#define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_2K\t\t (3L<<4)\n#define BNX2_MQ_CONFIG_KNL_BYP_BLK_SIZE_4K\t\t (4L<<4)\n#define BNX2_MQ_CONFIG_MAX_DEPTH\t\t\t (0x7fL<<8)\n#define BNX2_MQ_CONFIG_CUR_DEPTH\t\t\t (0x7fL<<20)\n\n#define BNX2_MQ_ENQUEUE1\t\t\t\t0x00003c0c\n#define BNX2_MQ_ENQUEUE1_OFFSET\t\t\t\t (0x3fL<<2)\n#define BNX2_MQ_ENQUEUE1_CID\t\t\t\t (0x3fffL<<8)\n#define BNX2_MQ_ENQUEUE1_BYTE_MASK\t\t\t (0xfL<<24)\n#define BNX2_MQ_ENQUEUE1_KNL_MODE\t\t\t (1L<<28)\n\n#define BNX2_MQ_ENQUEUE2\t\t\t\t0x00003c10\n#define BNX2_MQ_BAD_WR_ADDR\t\t\t\t0x00003c14\n#define BNX2_MQ_BAD_RD_ADDR\t\t\t\t0x00003c18\n#define BNX2_MQ_KNL_BYP_WIND_START\t\t\t0x00003c1c\n#define BNX2_MQ_KNL_BYP_WIND_START_VALUE\t\t (0xfffffL<<12)\n\n#define BNX2_MQ_KNL_WIND_END\t\t\t\t0x00003c20\n#define BNX2_MQ_KNL_WIND_END_VALUE\t\t\t (0xffffffL<<8)\n\n#define BNX2_MQ_KNL_WRITE_MASK1\t\t\t\t0x00003c24\n#define BNX2_MQ_KNL_TX_MASK1\t\t\t\t0x00003c28\n#define BNX2_MQ_KNL_CMD_MASK1\t\t\t\t0x00003c2c\n#define BNX2_MQ_KNL_COND_ENQUEUE_MASK1\t\t\t0x00003c30\n#define BNX2_MQ_KNL_RX_V2P_MASK1\t\t\t0x00003c34\n#define BNX2_MQ_KNL_WRITE_MASK2\t\t\t\t0x00003c38\n#define BNX2_MQ_KNL_TX_MASK2\t\t\t\t0x00003c3c\n#define BNX2_MQ_KNL_CMD_MASK2\t\t\t\t0x00003c40\n#define BNX2_MQ_KNL_COND_ENQUEUE_MASK2\t\t\t0x00003c44\n#define BNX2_MQ_KNL_RX_V2P_MASK2\t\t\t0x00003c48\n#define BNX2_MQ_KNL_BYP_WRITE_MASK1\t\t\t0x00003c4c\n#define BNX2_MQ_KNL_BYP_TX_MASK1\t\t\t0x00003c50\n#define BNX2_MQ_KNL_BYP_CMD_MASK1\t\t\t0x00003c54\n#define BNX2_MQ_KNL_BYP_COND_ENQUEUE_MASK1\t\t0x00003c58\n#define BNX2_MQ_KNL_BYP_RX_V2P_MASK1\t\t\t0x00003c5c\n#define BNX2_MQ_KNL_BYP_WRITE_MASK2\t\t\t0x00003c60\n#define BNX2_MQ_KNL_BYP_TX_MASK2\t\t\t0x00003c64\n#define BNX2_MQ_KNL_BYP_CMD_MASK2\t\t\t0x00003c68\n#define BNX2_MQ_KNL_BYP_COND_ENQUEUE_MASK2\t\t0x00003c6c\n#define BNX2_MQ_KNL_BYP_RX_V2P_MASK2\t\t\t0x00003c70\n#define BNX2_MQ_MEM_WR_ADDR\t\t\t\t0x00003c74\n#define BNX2_MQ_MEM_WR_ADDR_VALUE\t\t\t (0x3fL<<0)\n\n#define BNX2_MQ_MEM_WR_DATA0\t\t\t\t0x00003c78\n#define BNX2_MQ_MEM_WR_DATA0_VALUE\t\t\t (0xffffffffL<<0)\n\n#define BNX2_MQ_MEM_WR_DATA1\t\t\t\t0x00003c7c\n#define BNX2_MQ_MEM_WR_DATA1_VALUE\t\t\t (0xffffffffL<<0)\n\n#define BNX2_MQ_MEM_WR_DATA2\t\t\t\t0x00003c80\n#define BNX2_MQ_MEM_WR_DATA2_VALUE\t\t\t (0x3fffffffL<<0)\n#define BNX2_MQ_MEM_WR_DATA2_VALUE_XI\t\t\t (0x7fffffffL<<0)\n\n#define BNX2_MQ_MEM_RD_ADDR\t\t\t\t0x00003c84\n#define BNX2_MQ_MEM_RD_ADDR_VALUE\t\t\t (0x3fL<<0)\n\n#define BNX2_MQ_MEM_RD_DATA0\t\t\t\t0x00003c88\n#define BNX2_MQ_MEM_RD_DATA0_VALUE\t\t\t (0xffffffffL<<0)\n\n#define BNX2_MQ_MEM_RD_DATA1\t\t\t\t0x00003c8c\n#define BNX2_MQ_MEM_RD_DATA1_VALUE\t\t\t (0xffffffffL<<0)\n\n#define BNX2_MQ_MEM_RD_DATA2\t\t\t\t0x00003c90\n#define BNX2_MQ_MEM_RD_DATA2_VALUE\t\t\t (0x3fffffffL<<0)\n#define BNX2_MQ_MEM_RD_DATA2_VALUE_XI\t\t\t (0x7fffffffL<<0)\n\n#define BNX2_MQ_MAP_L2_3\t\t\t\t0x00003d2c\n#define BNX2_MQ_MAP_L2_3_MQ_OFFSET\t\t\t (0xffL<<0)\n#define BNX2_MQ_MAP_L2_3_SZ\t\t\t\t (0x3L<<8)\n#define BNX2_MQ_MAP_L2_3_CTX_OFFSET\t\t\t (0x2ffL<<10)\n#define BNX2_MQ_MAP_L2_3_BIN_OFFSET\t\t\t (0x7L<<23)\n#define BNX2_MQ_MAP_L2_3_ARM\t\t\t\t (0x3L<<26)\n#define BNX2_MQ_MAP_L2_3_ENA\t\t\t\t (0x1L<<31)\n#define BNX2_MQ_MAP_L2_3_DEFAULT\t\t\t 0x82004646\n\n#define BNX2_MQ_MAP_L2_5\t\t\t\t0x00003d34\n#define BNX2_MQ_MAP_L2_5_ARM\t\t\t\t (0x3L<<26)\n\n \n#define BNX2_TSCH_TSS_CFG\t\t\t\t0x00004c1c\n#define BNX2_TSCH_TSS_CFG_TSS_START_CID\t\t\t (0x7ffL<<8)\n#define BNX2_TSCH_TSS_CFG_NUM_OF_TSS_CON\t\t (0xfL<<24)\n\n\n\n \n#define BNX2_TBDR_COMMAND\t\t\t\t0x00005000\n#define BNX2_TBDR_COMMAND_ENABLE\t\t\t (1L<<0)\n#define BNX2_TBDR_COMMAND_SOFT_RST\t\t\t (1L<<1)\n#define BNX2_TBDR_COMMAND_MSTR_ABORT\t\t\t (1L<<4)\n\n#define BNX2_TBDR_STATUS\t\t\t\t0x00005004\n#define BNX2_TBDR_STATUS_DMA_WAIT\t\t\t (1L<<0)\n#define BNX2_TBDR_STATUS_FTQ_WAIT\t\t\t (1L<<1)\n#define BNX2_TBDR_STATUS_FIFO_OVERFLOW\t\t\t (1L<<2)\n#define BNX2_TBDR_STATUS_FIFO_UNDERFLOW\t\t\t (1L<<3)\n#define BNX2_TBDR_STATUS_SEARCHMISS_ERROR\t\t (1L<<4)\n#define BNX2_TBDR_STATUS_FTQ_ENTRY_CNT\t\t\t (1L<<5)\n#define BNX2_TBDR_STATUS_BURST_CNT\t\t\t (1L<<6)\n\n#define BNX2_TBDR_CONFIG\t\t\t\t0x00005008\n#define BNX2_TBDR_CONFIG_MAX_BDS\t\t\t (0xffL<<0)\n#define BNX2_TBDR_CONFIG_SWAP_MODE\t\t\t (1L<<8)\n#define BNX2_TBDR_CONFIG_PRIORITY\t\t\t (1L<<9)\n#define BNX2_TBDR_CONFIG_CACHE_NEXT_PAGE_PTRS\t\t (1L<<10)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE\t\t\t (0xfL<<24)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE_256\t\t\t (0L<<24)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE_512\t\t\t (1L<<24)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE_1K\t\t\t (2L<<24)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE_2K\t\t\t (3L<<24)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE_4K\t\t\t (4L<<24)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE_8K\t\t\t (5L<<24)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE_16K\t\t\t (6L<<24)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE_32K\t\t\t (7L<<24)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE_64K\t\t\t (8L<<24)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE_128K\t\t\t (9L<<24)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE_256K\t\t\t (10L<<24)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE_512K\t\t\t (11L<<24)\n#define BNX2_TBDR_CONFIG_PAGE_SIZE_1M\t\t\t (12L<<24)\n\n#define BNX2_TBDR_DEBUG_VECT_PEEK\t\t\t0x0000500c\n#define BNX2_TBDR_DEBUG_VECT_PEEK_1_VALUE\t\t (0x7ffL<<0)\n#define BNX2_TBDR_DEBUG_VECT_PEEK_1_PEEK_EN\t\t (1L<<11)\n#define BNX2_TBDR_DEBUG_VECT_PEEK_1_SEL\t\t\t (0xfL<<12)\n#define BNX2_TBDR_DEBUG_VECT_PEEK_2_VALUE\t\t (0x7ffL<<16)\n#define BNX2_TBDR_DEBUG_VECT_PEEK_2_PEEK_EN\t\t (1L<<27)\n#define BNX2_TBDR_DEBUG_VECT_PEEK_2_SEL\t\t\t (0xfL<<28)\n\n#define BNX2_TBDR_CKSUM_ERROR_STATUS\t\t\t0x00005010\n#define BNX2_TBDR_CKSUM_ERROR_STATUS_CALCULATED\t\t (0xffffL<<0)\n#define BNX2_TBDR_CKSUM_ERROR_STATUS_EXPECTED\t\t (0xffffL<<16)\n\n#define BNX2_TBDR_TBDRQ\t\t\t\t\t0x000053c0\n#define BNX2_TBDR_FTQ_CMD\t\t\t\t0x000053f8\n#define BNX2_TBDR_FTQ_CMD_OFFSET\t\t\t (0x3ffL<<0)\n#define BNX2_TBDR_FTQ_CMD_WR_TOP\t\t\t (1L<<10)\n#define BNX2_TBDR_FTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_TBDR_FTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_TBDR_FTQ_CMD_SFT_RESET\t\t\t (1L<<25)\n#define BNX2_TBDR_FTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_TBDR_FTQ_CMD_ADD_INTERVEN\t\t\t (1L<<27)\n#define BNX2_TBDR_FTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_TBDR_FTQ_CMD_INTERVENE_CLR\t\t\t (1L<<29)\n#define BNX2_TBDR_FTQ_CMD_POP\t\t\t\t (1L<<30)\n#define BNX2_TBDR_FTQ_CMD_BUSY\t\t\t\t (1L<<31)\n\n#define BNX2_TBDR_FTQ_CTL\t\t\t\t0x000053fc\n#define BNX2_TBDR_FTQ_CTL_INTERVENE\t\t\t (1L<<0)\n#define BNX2_TBDR_FTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_TBDR_FTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_TBDR_FTQ_CTL_MAX_DEPTH\t\t\t (0x3ffL<<12)\n#define BNX2_TBDR_FTQ_CTL_CUR_DEPTH\t\t\t (0x3ffL<<22)\n\n\n \n#define BNX2_TBDC_COMMAND                               0x5400\n#define BNX2_TBDC_COMMAND_CMD_ENABLED                    (1UL<<0)\n#define BNX2_TBDC_COMMAND_CMD_FLUSH                      (1UL<<1)\n#define BNX2_TBDC_COMMAND_CMD_SOFT_RST                   (1UL<<2)\n#define BNX2_TBDC_COMMAND_CMD_REG_ARB                    (1UL<<3)\n#define BNX2_TBDC_COMMAND_WRCHK_RANGE_ERROR              (1UL<<4)\n#define BNX2_TBDC_COMMAND_WRCHK_ALL_ONES_ERROR           (1UL<<5)\n#define BNX2_TBDC_COMMAND_WRCHK_ALL_ZEROS_ERROR          (1UL<<6)\n#define BNX2_TBDC_COMMAND_WRCHK_ANY_ONES_ERROR           (1UL<<7)\n#define BNX2_TBDC_COMMAND_WRCHK_ANY_ZEROS_ERROR          (1UL<<8)\n\n#define BNX2_TBDC_STATUS\t\t\t\t0x5404\n#define BNX2_TBDC_STATUS_FREE_CNT                        (0x3fUL<<0)\n\n#define BNX2_TBDC_BD_ADDR                               0x5424\n\n#define BNX2_TBDC_BIDX                                  0x542c\n#define BNX2_TBDC_BDIDX_BDIDX                            (0xffffUL<<0)\n#define BNX2_TBDC_BDIDX_CMD                              (0xffUL<<24)\n\n#define BNX2_TBDC_CID                                   0x5430\n\n#define BNX2_TBDC_CAM_OPCODE                            0x5434\n#define BNX2_TBDC_CAM_OPCODE_OPCODE                      (0x7UL<<0)\n#define BNX2_TBDC_CAM_OPCODE_OPCODE_SEARCH               (0UL<<0)\n#define BNX2_TBDC_CAM_OPCODE_OPCODE_CACHE_WRITE          (1UL<<0)\n#define BNX2_TBDC_CAM_OPCODE_OPCODE_INVALIDATE           (2UL<<0)\n#define BNX2_TBDC_CAM_OPCODE_OPCODE_CAM_WRITE            (4UL<<0)\n#define BNX2_TBDC_CAM_OPCODE_OPCODE_CAM_READ             (5UL<<0)\n#define BNX2_TBDC_CAM_OPCODE_OPCODE_RAM_WRITE            (6UL<<0)\n#define BNX2_TBDC_CAM_OPCODE_OPCODE_RAM_READ             (7UL<<0)\n#define BNX2_TBDC_CAM_OPCODE_SMASK_BDIDX                 (1UL<<4)\n#define BNX2_TBDC_CAM_OPCODE_SMASK_CID                   (1UL<<5)\n#define BNX2_TBDC_CAM_OPCODE_SMASK_CMD                   (1UL<<6)\n#define BNX2_TBDC_CAM_OPCODE_WMT_FAILED                  (1UL<<7)\n#define BNX2_TBDC_CAM_OPCODE_CAM_VALIDS                  (0xffUL<<8)\n\n\n \n#define BNX2_TDMA_COMMAND\t\t\t\t0x00005c00\n#define BNX2_TDMA_COMMAND_ENABLED\t\t\t (1L<<0)\n#define BNX2_TDMA_COMMAND_MASTER_ABORT\t\t\t (1L<<4)\n#define BNX2_TDMA_COMMAND_CS16_ERR\t\t\t (1L<<5)\n#define BNX2_TDMA_COMMAND_BAD_L2_LENGTH_ABORT\t\t (1L<<7)\n#define BNX2_TDMA_COMMAND_MASK_CS1\t\t\t (1L<<20)\n#define BNX2_TDMA_COMMAND_MASK_CS2\t\t\t (1L<<21)\n#define BNX2_TDMA_COMMAND_MASK_CS3\t\t\t (1L<<22)\n#define BNX2_TDMA_COMMAND_MASK_CS4\t\t\t (1L<<23)\n#define BNX2_TDMA_COMMAND_FORCE_ILOCK_CKERR\t\t (1L<<24)\n#define BNX2_TDMA_COMMAND_OFIFO_CLR\t\t\t (1L<<30)\n#define BNX2_TDMA_COMMAND_IFIFO_CLR\t\t\t (1L<<31)\n\n#define BNX2_TDMA_STATUS\t\t\t\t0x00005c04\n#define BNX2_TDMA_STATUS_DMA_WAIT\t\t\t (1L<<0)\n#define BNX2_TDMA_STATUS_PAYLOAD_WAIT\t\t\t (1L<<1)\n#define BNX2_TDMA_STATUS_PATCH_FTQ_WAIT\t\t\t (1L<<2)\n#define BNX2_TDMA_STATUS_LOCK_WAIT\t\t\t (1L<<3)\n#define BNX2_TDMA_STATUS_FTQ_ENTRY_CNT\t\t\t (1L<<16)\n#define BNX2_TDMA_STATUS_BURST_CNT\t\t\t (1L<<17)\n#define BNX2_TDMA_STATUS_MAX_IFIFO_DEPTH\t\t (0x3fL<<20)\n#define BNX2_TDMA_STATUS_OFIFO_OVERFLOW\t\t\t (1L<<30)\n#define BNX2_TDMA_STATUS_IFIFO_OVERFLOW\t\t\t (1L<<31)\n\n#define BNX2_TDMA_CONFIG\t\t\t\t0x00005c08\n#define BNX2_TDMA_CONFIG_ONE_DMA\t\t\t (1L<<0)\n#define BNX2_TDMA_CONFIG_ONE_RECORD\t\t\t (1L<<1)\n#define BNX2_TDMA_CONFIG_NUM_DMA_CHAN\t\t\t (0x3L<<2)\n#define BNX2_TDMA_CONFIG_NUM_DMA_CHAN_0\t\t\t (0L<<2)\n#define BNX2_TDMA_CONFIG_NUM_DMA_CHAN_1\t\t\t (1L<<2)\n#define BNX2_TDMA_CONFIG_NUM_DMA_CHAN_2\t\t\t (2L<<2)\n#define BNX2_TDMA_CONFIG_NUM_DMA_CHAN_3\t\t\t (3L<<2)\n#define BNX2_TDMA_CONFIG_LIMIT_SZ\t\t\t (0xfL<<4)\n#define BNX2_TDMA_CONFIG_LIMIT_SZ_64\t\t\t (0L<<4)\n#define BNX2_TDMA_CONFIG_LIMIT_SZ_128\t\t\t (0x4L<<4)\n#define BNX2_TDMA_CONFIG_LIMIT_SZ_256\t\t\t (0x6L<<4)\n#define BNX2_TDMA_CONFIG_LIMIT_SZ_512\t\t\t (0x8L<<4)\n#define BNX2_TDMA_CONFIG_LINE_SZ\t\t\t (0xfL<<8)\n#define BNX2_TDMA_CONFIG_LINE_SZ_64\t\t\t (0L<<8)\n#define BNX2_TDMA_CONFIG_LINE_SZ_128\t\t\t (4L<<8)\n#define BNX2_TDMA_CONFIG_LINE_SZ_256\t\t\t (6L<<8)\n#define BNX2_TDMA_CONFIG_LINE_SZ_512\t\t\t (8L<<8)\n#define BNX2_TDMA_CONFIG_ALIGN_ENA\t\t\t (1L<<15)\n#define BNX2_TDMA_CONFIG_CHK_L2_BD\t\t\t (1L<<16)\n#define BNX2_TDMA_CONFIG_CMPL_ENTRY\t\t\t (1L<<17)\n#define BNX2_TDMA_CONFIG_OFIFO_CMP\t\t\t (1L<<19)\n#define BNX2_TDMA_CONFIG_OFIFO_CMP_3\t\t\t (0L<<19)\n#define BNX2_TDMA_CONFIG_OFIFO_CMP_2\t\t\t (1L<<19)\n#define BNX2_TDMA_CONFIG_FIFO_CMP\t\t\t (0xfL<<20)\n#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_XI\t\t\t (0x7L<<20)\n#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_0_XI\t\t (0L<<20)\n#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_4_XI\t\t (1L<<20)\n#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_8_XI\t\t (2L<<20)\n#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_16_XI\t\t (3L<<20)\n#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_32_XI\t\t (4L<<20)\n#define BNX2_TDMA_CONFIG_IFIFO_DEPTH_64_XI\t\t (5L<<20)\n#define BNX2_TDMA_CONFIG_FIFO_CMP_EN_XI\t\t\t (1L<<23)\n#define BNX2_TDMA_CONFIG_BYTES_OST_XI\t\t\t (0x7L<<24)\n#define BNX2_TDMA_CONFIG_BYTES_OST_512_XI\t\t (0L<<24)\n#define BNX2_TDMA_CONFIG_BYTES_OST_1024_XI\t\t (1L<<24)\n#define BNX2_TDMA_CONFIG_BYTES_OST_2048_XI\t\t (2L<<24)\n#define BNX2_TDMA_CONFIG_BYTES_OST_4096_XI\t\t (3L<<24)\n#define BNX2_TDMA_CONFIG_BYTES_OST_8192_XI\t\t (4L<<24)\n#define BNX2_TDMA_CONFIG_BYTES_OST_16384_XI\t\t (5L<<24)\n#define BNX2_TDMA_CONFIG_HC_BYPASS_XI\t\t\t (1L<<27)\n#define BNX2_TDMA_CONFIG_LCL_MRRS_XI\t\t\t (0x7L<<28)\n#define BNX2_TDMA_CONFIG_LCL_MRRS_128_XI\t\t (0L<<28)\n#define BNX2_TDMA_CONFIG_LCL_MRRS_256_XI\t\t (1L<<28)\n#define BNX2_TDMA_CONFIG_LCL_MRRS_512_XI\t\t (2L<<28)\n#define BNX2_TDMA_CONFIG_LCL_MRRS_1024_XI\t\t (3L<<28)\n#define BNX2_TDMA_CONFIG_LCL_MRRS_2048_XI\t\t (4L<<28)\n#define BNX2_TDMA_CONFIG_LCL_MRRS_4096_XI\t\t (5L<<28)\n#define BNX2_TDMA_CONFIG_LCL_MRRS_EN_XI\t\t\t (1L<<31)\n\n#define BNX2_TDMA_PAYLOAD_PROD\t\t\t\t0x00005c0c\n#define BNX2_TDMA_PAYLOAD_PROD_VALUE\t\t\t (0x1fffL<<3)\n\n#define BNX2_TDMA_DBG_WATCHDOG\t\t\t\t0x00005c10\n#define BNX2_TDMA_DBG_TRIGGER\t\t\t\t0x00005c14\n#define BNX2_TDMA_DMAD_FSM\t\t\t\t0x00005c80\n#define BNX2_TDMA_DMAD_FSM_BD_INVLD\t\t\t (1L<<0)\n#define BNX2_TDMA_DMAD_FSM_PUSH\t\t\t\t (0xfL<<4)\n#define BNX2_TDMA_DMAD_FSM_ARB_TBDC\t\t\t (0x3L<<8)\n#define BNX2_TDMA_DMAD_FSM_ARB_CTX\t\t\t (1L<<12)\n#define BNX2_TDMA_DMAD_FSM_DR_INTF\t\t\t (1L<<16)\n#define BNX2_TDMA_DMAD_FSM_DMAD\t\t\t\t (0x7L<<20)\n#define BNX2_TDMA_DMAD_FSM_BD\t\t\t\t (0xfL<<24)\n\n#define BNX2_TDMA_DMAD_STATUS\t\t\t\t0x00005c84\n#define BNX2_TDMA_DMAD_STATUS_RHOLD_PUSH_ENTRY\t\t (0x3L<<0)\n#define BNX2_TDMA_DMAD_STATUS_RHOLD_DMAD_ENTRY\t\t (0x3L<<4)\n#define BNX2_TDMA_DMAD_STATUS_RHOLD_BD_ENTRY\t\t (0x3L<<8)\n#define BNX2_TDMA_DMAD_STATUS_IFTQ_ENUM\t\t\t (0xfL<<12)\n\n#define BNX2_TDMA_DR_INTF_FSM\t\t\t\t0x00005c88\n#define BNX2_TDMA_DR_INTF_FSM_L2_COMP\t\t\t (0x3L<<0)\n#define BNX2_TDMA_DR_INTF_FSM_TPATQ\t\t\t (0x7L<<4)\n#define BNX2_TDMA_DR_INTF_FSM_TPBUF\t\t\t (0x3L<<8)\n#define BNX2_TDMA_DR_INTF_FSM_DR_BUF\t\t\t (0x7L<<12)\n#define BNX2_TDMA_DR_INTF_FSM_DMAD\t\t\t (0x7L<<16)\n\n#define BNX2_TDMA_DR_INTF_STATUS\t\t\t0x00005c8c\n#define BNX2_TDMA_DR_INTF_STATUS_HOLE_PHASE\t\t (0x7L<<0)\n#define BNX2_TDMA_DR_INTF_STATUS_DATA_AVAIL\t\t (0x3L<<4)\n#define BNX2_TDMA_DR_INTF_STATUS_SHIFT_ADDR\t\t (0x7L<<8)\n#define BNX2_TDMA_DR_INTF_STATUS_NXT_PNTR\t\t (0xfL<<12)\n#define BNX2_TDMA_DR_INTF_STATUS_BYTE_COUNT\t\t (0x7L<<16)\n\n#define BNX2_TDMA_PUSH_FSM\t\t\t\t0x00005c90\n#define BNX2_TDMA_BD_IF_DEBUG\t\t\t\t0x00005c94\n#define BNX2_TDMA_DMAD_IF_DEBUG\t\t\t\t0x00005c98\n#define BNX2_TDMA_CTX_IF_DEBUG\t\t\t\t0x00005c9c\n#define BNX2_TDMA_TPBUF_IF_DEBUG\t\t\t0x00005ca0\n#define BNX2_TDMA_DR_IF_DEBUG\t\t\t\t0x00005ca4\n#define BNX2_TDMA_TPATQ_IF_DEBUG\t\t\t0x00005ca8\n#define BNX2_TDMA_TDMA_ILOCK_CKSUM\t\t\t0x00005cac\n#define BNX2_TDMA_TDMA_ILOCK_CKSUM_CALCULATED\t\t (0xffffL<<0)\n#define BNX2_TDMA_TDMA_ILOCK_CKSUM_EXPECTED\t\t (0xffffL<<16)\n\n#define BNX2_TDMA_TDMA_PCIE_CKSUM\t\t\t0x00005cb0\n#define BNX2_TDMA_TDMA_PCIE_CKSUM_CALCULATED\t\t (0xffffL<<0)\n#define BNX2_TDMA_TDMA_PCIE_CKSUM_EXPECTED\t\t (0xffffL<<16)\n\n#define BNX2_TDMA_TDMAQ\t\t\t\t\t0x00005fc0\n#define BNX2_TDMA_FTQ_CMD\t\t\t\t0x00005ff8\n#define BNX2_TDMA_FTQ_CMD_OFFSET\t\t\t (0x3ffL<<0)\n#define BNX2_TDMA_FTQ_CMD_WR_TOP\t\t\t (1L<<10)\n#define BNX2_TDMA_FTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_TDMA_FTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_TDMA_FTQ_CMD_SFT_RESET\t\t\t (1L<<25)\n#define BNX2_TDMA_FTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_TDMA_FTQ_CMD_ADD_INTERVEN\t\t\t (1L<<27)\n#define BNX2_TDMA_FTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_TDMA_FTQ_CMD_INTERVENE_CLR\t\t\t (1L<<29)\n#define BNX2_TDMA_FTQ_CMD_POP\t\t\t\t (1L<<30)\n#define BNX2_TDMA_FTQ_CMD_BUSY\t\t\t\t (1L<<31)\n\n#define BNX2_TDMA_FTQ_CTL\t\t\t\t0x00005ffc\n#define BNX2_TDMA_FTQ_CTL_INTERVENE\t\t\t (1L<<0)\n#define BNX2_TDMA_FTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_TDMA_FTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_TDMA_FTQ_CTL_MAX_DEPTH\t\t\t (0x3ffL<<12)\n#define BNX2_TDMA_FTQ_CTL_CUR_DEPTH\t\t\t (0x3ffL<<22)\n\n\n\n \n#define BNX2_HC_COMMAND\t\t\t\t\t0x00006800\n#define BNX2_HC_COMMAND_ENABLE\t\t\t\t (1L<<0)\n#define BNX2_HC_COMMAND_SKIP_ABORT\t\t\t (1L<<4)\n#define BNX2_HC_COMMAND_COAL_NOW\t\t\t (1L<<16)\n#define BNX2_HC_COMMAND_COAL_NOW_WO_INT\t\t\t (1L<<17)\n#define BNX2_HC_COMMAND_STATS_NOW\t\t\t (1L<<18)\n#define BNX2_HC_COMMAND_FORCE_INT\t\t\t (0x3L<<19)\n#define BNX2_HC_COMMAND_FORCE_INT_NULL\t\t\t (0L<<19)\n#define BNX2_HC_COMMAND_FORCE_INT_HIGH\t\t\t (1L<<19)\n#define BNX2_HC_COMMAND_FORCE_INT_LOW\t\t\t (2L<<19)\n#define BNX2_HC_COMMAND_FORCE_INT_FREE\t\t\t (3L<<19)\n#define BNX2_HC_COMMAND_CLR_STAT_NOW\t\t\t (1L<<21)\n#define BNX2_HC_COMMAND_MAIN_PWR_INT\t\t\t (1L<<22)\n#define BNX2_HC_COMMAND_COAL_ON_NEXT_EVENT\t\t (1L<<27)\n\n#define BNX2_HC_STATUS\t\t\t\t\t0x00006804\n#define BNX2_HC_STATUS_MASTER_ABORT\t\t\t (1L<<0)\n#define BNX2_HC_STATUS_PARITY_ERROR_STATE\t\t (1L<<1)\n#define BNX2_HC_STATUS_PCI_CLK_CNT_STAT\t\t\t (1L<<16)\n#define BNX2_HC_STATUS_CORE_CLK_CNT_STAT\t\t (1L<<17)\n#define BNX2_HC_STATUS_NUM_STATUS_BLOCKS_STAT\t\t (1L<<18)\n#define BNX2_HC_STATUS_NUM_INT_GEN_STAT\t\t\t (1L<<19)\n#define BNX2_HC_STATUS_NUM_INT_MBOX_WR_STAT\t\t (1L<<20)\n#define BNX2_HC_STATUS_CORE_CLKS_TO_HW_INTACK_STAT\t (1L<<23)\n#define BNX2_HC_STATUS_CORE_CLKS_TO_SW_INTACK_STAT\t (1L<<24)\n#define BNX2_HC_STATUS_CORE_CLKS_DURING_SW_INTACK_STAT\t (1L<<25)\n\n#define BNX2_HC_CONFIG\t\t\t\t\t0x00006808\n#define BNX2_HC_CONFIG_COLLECT_STATS\t\t\t (1L<<0)\n#define BNX2_HC_CONFIG_RX_TMR_MODE\t\t\t (1L<<1)\n#define BNX2_HC_CONFIG_TX_TMR_MODE\t\t\t (1L<<2)\n#define BNX2_HC_CONFIG_COM_TMR_MODE\t\t\t (1L<<3)\n#define BNX2_HC_CONFIG_CMD_TMR_MODE\t\t\t (1L<<4)\n#define BNX2_HC_CONFIG_STATISTIC_PRIORITY\t\t (1L<<5)\n#define BNX2_HC_CONFIG_STATUS_PRIORITY\t\t\t (1L<<6)\n#define BNX2_HC_CONFIG_STAT_MEM_ADDR\t\t\t (0xffL<<8)\n#define BNX2_HC_CONFIG_PER_MODE\t\t\t\t (1L<<16)\n#define BNX2_HC_CONFIG_ONE_SHOT\t\t\t\t (1L<<17)\n#define BNX2_HC_CONFIG_USE_INT_PARAM\t\t\t (1L<<18)\n#define BNX2_HC_CONFIG_SET_MASK_AT_RD\t\t\t (1L<<19)\n#define BNX2_HC_CONFIG_PER_COLLECT_LIMIT\t\t (0xfL<<20)\n#define BNX2_HC_CONFIG_SB_ADDR_INC\t\t\t (0x7L<<24)\n#define BNX2_HC_CONFIG_SB_ADDR_INC_64B\t\t\t (0L<<24)\n#define BNX2_HC_CONFIG_SB_ADDR_INC_128B\t\t\t (1L<<24)\n#define BNX2_HC_CONFIG_SB_ADDR_INC_256B\t\t\t (2L<<24)\n#define BNX2_HC_CONFIG_SB_ADDR_INC_512B\t\t\t (3L<<24)\n#define BNX2_HC_CONFIG_SB_ADDR_INC_1024B\t\t (4L<<24)\n#define BNX2_HC_CONFIG_SB_ADDR_INC_2048B\t\t (5L<<24)\n#define BNX2_HC_CONFIG_SB_ADDR_INC_4096B\t\t (6L<<24)\n#define BNX2_HC_CONFIG_SB_ADDR_INC_8192B\t\t (7L<<24)\n#define BNX2_HC_CONFIG_GEN_STAT_AVG_INTR\t\t (1L<<29)\n#define BNX2_HC_CONFIG_UNMASK_ALL\t\t\t (1L<<30)\n#define BNX2_HC_CONFIG_TX_SEL\t\t\t\t (1L<<31)\n\n#define BNX2_HC_ATTN_BITS_ENABLE\t\t\t0x0000680c\n#define BNX2_HC_STATUS_ADDR_L\t\t\t\t0x00006810\n#define BNX2_HC_STATUS_ADDR_H\t\t\t\t0x00006814\n#define BNX2_HC_STATISTICS_ADDR_L\t\t\t0x00006818\n#define BNX2_HC_STATISTICS_ADDR_H\t\t\t0x0000681c\n#define BNX2_HC_TX_QUICK_CONS_TRIP\t\t\t0x00006820\n#define BNX2_HC_TX_QUICK_CONS_TRIP_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_TX_QUICK_CONS_TRIP_INT\t\t\t (0xffL<<16)\n\n#define BNX2_HC_COMP_PROD_TRIP\t\t\t\t0x00006824\n#define BNX2_HC_COMP_PROD_TRIP_VALUE\t\t\t (0xffL<<0)\n#define BNX2_HC_COMP_PROD_TRIP_INT\t\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_QUICK_CONS_TRIP\t\t\t0x00006828\n#define BNX2_HC_RX_QUICK_CONS_TRIP_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_RX_QUICK_CONS_TRIP_INT\t\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_TICKS\t\t\t\t0x0000682c\n#define BNX2_HC_RX_TICKS_VALUE\t\t\t\t (0x3ffL<<0)\n#define BNX2_HC_RX_TICKS_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_TX_TICKS\t\t\t\t0x00006830\n#define BNX2_HC_TX_TICKS_VALUE\t\t\t\t (0x3ffL<<0)\n#define BNX2_HC_TX_TICKS_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_COM_TICKS\t\t\t\t0x00006834\n#define BNX2_HC_COM_TICKS_VALUE\t\t\t\t (0x3ffL<<0)\n#define BNX2_HC_COM_TICKS_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_CMD_TICKS\t\t\t\t0x00006838\n#define BNX2_HC_CMD_TICKS_VALUE\t\t\t\t (0x3ffL<<0)\n#define BNX2_HC_CMD_TICKS_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_PERIODIC_TICKS\t\t\t\t0x0000683c\n#define BNX2_HC_PERIODIC_TICKS_HC_PERIODIC_TICKS\t (0xffffL<<0)\n#define BNX2_HC_PERIODIC_TICKS_HC_INT_PERIODIC_TICKS\t (0xffffL<<16)\n\n#define BNX2_HC_STAT_COLLECT_TICKS\t\t\t0x00006840\n#define BNX2_HC_STAT_COLLECT_TICKS_HC_STAT_COLL_TICKS\t (0xffL<<4)\n\n#define BNX2_HC_STATS_TICKS\t\t\t\t0x00006844\n#define BNX2_HC_STATS_TICKS_HC_STAT_TICKS\t\t (0xffffL<<8)\n\n#define BNX2_HC_STATS_INTERRUPT_STATUS\t\t\t0x00006848\n#define BNX2_HC_STATS_INTERRUPT_STATUS_SB_STATUS\t (0x1ffL<<0)\n#define BNX2_HC_STATS_INTERRUPT_STATUS_INT_STATUS\t (0x1ffL<<16)\n\n#define BNX2_HC_STAT_MEM_DATA\t\t\t\t0x0000684c\n#define BNX2_HC_STAT_GEN_SEL_0\t\t\t\t0x00006850\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0\t\t (0x7fL<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT0\t (0L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT1\t (1L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT2\t (2L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT3\t (3L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT4\t (4L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT5\t (5L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT6\t (6L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT7\t (7L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT8\t (8L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT9\t (9L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT10\t (10L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT11\t (11L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT0\t (12L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT1\t (13L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT2\t (14L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT3\t (15L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT4\t (16L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT5\t (17L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT6\t (18L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT7\t (19L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT0\t (20L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT1\t (21L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT2\t (22L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT3\t (23L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT4\t (24L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT5\t (25L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT6\t (26L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT7\t (27L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT8\t (28L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT9\t (29L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT10\t (30L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT11\t (31L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT0\t (32L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT1\t (33L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT2\t (34L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT3\t (35L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT0\t (36L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT1\t (37L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT2\t (38L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT3\t (39L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT4\t (40L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT5\t (41L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT6\t (42L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT7\t (43L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT0\t (44L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT1\t (45L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT2\t (46L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT3\t (47L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT4\t (48L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT5\t (49L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT6\t (50L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT7\t (51L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_PCI_CLK_CNT\t (52L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CORE_CLK_CNT\t (53L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS\t (54L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN\t (55L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR\t (56L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK\t (59L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK\t (60L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK\t (61L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_CMD_CNT\t (62L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_SLOT_CNT\t (63L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_CMD_CNT\t (64L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_SLOT_CNT\t (65L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUPQ_VALID_CNT\t (66L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPQ_VALID_CNT\t (67L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPCQ_VALID_CNT\t (68L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PPQ_VALID_CNT\t (69L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PMQ_VALID_CNT\t (70L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PTQ_VALID_CNT\t (71L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMAQ_VALID_CNT\t (72L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCHQ_VALID_CNT\t (73L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDRQ_VALID_CNT\t (74L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXPQ_VALID_CNT\t (75L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMAQ_VALID_CNT\t (76L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPATQ_VALID_CNT\t (77L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TASQ_VALID_CNT\t (78L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSQ_VALID_CNT\t (79L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CPQ_VALID_CNT\t (80L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMXQ_VALID_CNT\t (81L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMTQ_VALID_CNT\t (82L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMQ_VALID_CNT\t (83L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MGMQ_VALID_CNT\t (84L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_TRANSFERS_CNT\t (85L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_DELAY_PCI_CLKS_CNT\t (86L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_TRANSFERS_CNT\t (87L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_DELAY_PCI_CLKS_CNT\t (88L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_RETRY_AFTER_DATA_CNT\t (89L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_TRANSFERS_CNT\t (90L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_DELAY_PCI_CLKS_CNT\t (91L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_TRANSFERS_CNT\t (92L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_DELAY_PCI_CLKS_CNT\t (93L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_RETRY_AFTER_DATA_CNT\t (94L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_WR_CNT64\t (95L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_RD_CNT64\t (96L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_ACC_STALL_CLKS\t (97L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_LOCK_STALL_CLKS\t (98L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS_STAT\t (99L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS64_STAT\t (100L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_PCI_STALL_STAT\t (101L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_FTQ_ENTRY_CNT\t (102L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_BURST_CNT\t (103L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_FTQ_ENTRY_CNT\t (104L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_BURST_CNT\t (105L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_FTQ_ENTRY_CNT\t (106L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_BURST_CNT\t (107L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUP_MATCH_CNT\t (108L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_POLL_PASS_CNT\t (109L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR1_CNT\t (110L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR2_CNT\t (111L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR3_CNT\t (112L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR4_CNT\t (113L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR5_CNT\t (114L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT0\t (115L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT1\t (116L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT2\t (117L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT3\t (118L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT4\t (119L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT5\t (120L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC1_MISS\t (121L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC2_MISS\t (122L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_BURST_CNT\t (127L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_1\t\t (0x7fL<<8)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_2\t\t (0x7fL<<16)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_3\t\t (0x7fL<<24)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_XI\t\t (0xffL<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UMP_RX_FRAME_DROP_XI\t (52L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S0_XI\t (57L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S1_XI\t (58L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S2_XI\t (85L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S3_XI\t (86L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S4_XI\t (87L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S5_XI\t (88L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S6_XI\t (89L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S7_XI\t (90L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S8_XI\t (91L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S9_XI\t (92L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S10_XI\t (93L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_MQ_IDB_OFLOW_XI\t (94L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_BLK_RD_CNT_XI\t (123L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_BLK_WR_CNT_XI\t (124L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_HITS_XI\t (125L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_MISSES_XI\t (126L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC1_XI\t (128L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC1_XI\t (129L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC1_XI\t (130L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC1_XI\t (131L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC1_XI\t (132L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC1_XI\t (133L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC2_XI\t (134L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC2_XI\t (135L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC2_XI\t (136L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC2_XI\t (137L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC2_XI\t (138L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC2_XI\t (139L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC3_XI\t (140L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC3_XI\t (141L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC3_XI\t (142L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC3_XI\t (143L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC3_XI\t (144L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC3_XI\t (145L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC4_XI\t (146L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC4_XI\t (147L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC4_XI\t (148L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC4_XI\t (149L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC4_XI\t (150L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC4_XI\t (151L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC5_XI\t (152L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC5_XI\t (153L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC5_XI\t (154L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC5_XI\t (155L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC5_XI\t (156L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC5_XI\t (157L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC6_XI\t (158L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC6_XI\t (159L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC6_XI\t (160L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC6_XI\t (161L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC6_XI\t (162L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC6_XI\t (163L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC7_XI\t (164L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC7_XI\t (165L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC7_XI\t (166L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC7_XI\t (167L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC7_XI\t (168L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC7_XI\t (169L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC8_XI\t (170L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC8_XI\t (171L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC8_XI\t (172L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC8_XI\t (173L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC8_XI\t (174L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC8_XI\t (175L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCS_CMD_CNT_XI\t (176L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCS_SLOT_CNT_XI\t (177L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCSQ_VALID_CNT_XI\t (178L<<0)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_1_XI\t\t (0xffL<<8)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_2_XI\t\t (0xffL<<16)\n#define BNX2_HC_STAT_GEN_SEL_0_GEN_SEL_3_XI\t\t (0xffL<<24)\n\n#define BNX2_HC_STAT_GEN_SEL_1\t\t\t\t0x00006854\n#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_4\t\t (0x7fL<<0)\n#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_5\t\t (0x7fL<<8)\n#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_6\t\t (0x7fL<<16)\n#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_7\t\t (0x7fL<<24)\n#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_4_XI\t\t (0xffL<<0)\n#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_5_XI\t\t (0xffL<<8)\n#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_6_XI\t\t (0xffL<<16)\n#define BNX2_HC_STAT_GEN_SEL_1_GEN_SEL_7_XI\t\t (0xffL<<24)\n\n#define BNX2_HC_STAT_GEN_SEL_2\t\t\t\t0x00006858\n#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_8\t\t (0x7fL<<0)\n#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_9\t\t (0x7fL<<8)\n#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_10\t\t (0x7fL<<16)\n#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_11\t\t (0x7fL<<24)\n#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_8_XI\t\t (0xffL<<0)\n#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_9_XI\t\t (0xffL<<8)\n#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_10_XI\t\t (0xffL<<16)\n#define BNX2_HC_STAT_GEN_SEL_2_GEN_SEL_11_XI\t\t (0xffL<<24)\n\n#define BNX2_HC_STAT_GEN_SEL_3\t\t\t\t0x0000685c\n#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_12\t\t (0x7fL<<0)\n#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_13\t\t (0x7fL<<8)\n#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_14\t\t (0x7fL<<16)\n#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_15\t\t (0x7fL<<24)\n#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_12_XI\t\t (0xffL<<0)\n#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_13_XI\t\t (0xffL<<8)\n#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_14_XI\t\t (0xffL<<16)\n#define BNX2_HC_STAT_GEN_SEL_3_GEN_SEL_15_XI\t\t (0xffL<<24)\n\n#define BNX2_HC_STAT_GEN_STAT0\t\t\t\t0x00006888\n#define BNX2_HC_STAT_GEN_STAT1\t\t\t\t0x0000688c\n#define BNX2_HC_STAT_GEN_STAT2\t\t\t\t0x00006890\n#define BNX2_HC_STAT_GEN_STAT3\t\t\t\t0x00006894\n#define BNX2_HC_STAT_GEN_STAT4\t\t\t\t0x00006898\n#define BNX2_HC_STAT_GEN_STAT5\t\t\t\t0x0000689c\n#define BNX2_HC_STAT_GEN_STAT6\t\t\t\t0x000068a0\n#define BNX2_HC_STAT_GEN_STAT7\t\t\t\t0x000068a4\n#define BNX2_HC_STAT_GEN_STAT8\t\t\t\t0x000068a8\n#define BNX2_HC_STAT_GEN_STAT9\t\t\t\t0x000068ac\n#define BNX2_HC_STAT_GEN_STAT10\t\t\t\t0x000068b0\n#define BNX2_HC_STAT_GEN_STAT11\t\t\t\t0x000068b4\n#define BNX2_HC_STAT_GEN_STAT12\t\t\t\t0x000068b8\n#define BNX2_HC_STAT_GEN_STAT13\t\t\t\t0x000068bc\n#define BNX2_HC_STAT_GEN_STAT14\t\t\t\t0x000068c0\n#define BNX2_HC_STAT_GEN_STAT15\t\t\t\t0x000068c4\n#define BNX2_HC_STAT_GEN_STAT_AC0\t\t\t0x000068c8\n#define BNX2_HC_STAT_GEN_STAT_AC1\t\t\t0x000068cc\n#define BNX2_HC_STAT_GEN_STAT_AC2\t\t\t0x000068d0\n#define BNX2_HC_STAT_GEN_STAT_AC3\t\t\t0x000068d4\n#define BNX2_HC_STAT_GEN_STAT_AC4\t\t\t0x000068d8\n#define BNX2_HC_STAT_GEN_STAT_AC5\t\t\t0x000068dc\n#define BNX2_HC_STAT_GEN_STAT_AC6\t\t\t0x000068e0\n#define BNX2_HC_STAT_GEN_STAT_AC7\t\t\t0x000068e4\n#define BNX2_HC_STAT_GEN_STAT_AC8\t\t\t0x000068e8\n#define BNX2_HC_STAT_GEN_STAT_AC9\t\t\t0x000068ec\n#define BNX2_HC_STAT_GEN_STAT_AC10\t\t\t0x000068f0\n#define BNX2_HC_STAT_GEN_STAT_AC11\t\t\t0x000068f4\n#define BNX2_HC_STAT_GEN_STAT_AC12\t\t\t0x000068f8\n#define BNX2_HC_STAT_GEN_STAT_AC13\t\t\t0x000068fc\n#define BNX2_HC_STAT_GEN_STAT_AC14\t\t\t0x00006900\n#define BNX2_HC_STAT_GEN_STAT_AC15\t\t\t0x00006904\n#define BNX2_HC_STAT_GEN_STAT_AC\t\t\t0x000068c8\n#define BNX2_HC_VIS\t\t\t\t\t0x00006908\n#define BNX2_HC_VIS_STAT_BUILD_STATE\t\t\t (0xfL<<0)\n#define BNX2_HC_VIS_STAT_BUILD_STATE_IDLE\t\t (0L<<0)\n#define BNX2_HC_VIS_STAT_BUILD_STATE_START\t\t (1L<<0)\n#define BNX2_HC_VIS_STAT_BUILD_STATE_REQUEST\t\t (2L<<0)\n#define BNX2_HC_VIS_STAT_BUILD_STATE_UPDATE64\t\t (3L<<0)\n#define BNX2_HC_VIS_STAT_BUILD_STATE_UPDATE32\t\t (4L<<0)\n#define BNX2_HC_VIS_STAT_BUILD_STATE_UPDATE_DONE\t (5L<<0)\n#define BNX2_HC_VIS_STAT_BUILD_STATE_DMA\t\t (6L<<0)\n#define BNX2_HC_VIS_STAT_BUILD_STATE_MSI_CONTROL\t (7L<<0)\n#define BNX2_HC_VIS_STAT_BUILD_STATE_MSI_LOW\t\t (8L<<0)\n#define BNX2_HC_VIS_STAT_BUILD_STATE_MSI_HIGH\t\t (9L<<0)\n#define BNX2_HC_VIS_STAT_BUILD_STATE_MSI_DATA\t\t (10L<<0)\n#define BNX2_HC_VIS_DMA_STAT_STATE\t\t\t (0xfL<<8)\n#define BNX2_HC_VIS_DMA_STAT_STATE_IDLE\t\t\t (0L<<8)\n#define BNX2_HC_VIS_DMA_STAT_STATE_STATUS_PARAM\t\t (1L<<8)\n#define BNX2_HC_VIS_DMA_STAT_STATE_STATUS_DMA\t\t (2L<<8)\n#define BNX2_HC_VIS_DMA_STAT_STATE_WRITE_COMP\t\t (3L<<8)\n#define BNX2_HC_VIS_DMA_STAT_STATE_COMP\t\t\t (4L<<8)\n#define BNX2_HC_VIS_DMA_STAT_STATE_STATISTIC_PARAM\t (5L<<8)\n#define BNX2_HC_VIS_DMA_STAT_STATE_STATISTIC_DMA\t (6L<<8)\n#define BNX2_HC_VIS_DMA_STAT_STATE_WRITE_COMP_1\t\t (7L<<8)\n#define BNX2_HC_VIS_DMA_STAT_STATE_WRITE_COMP_2\t\t (8L<<8)\n#define BNX2_HC_VIS_DMA_STAT_STATE_WAIT\t\t\t (9L<<8)\n#define BNX2_HC_VIS_DMA_STAT_STATE_ABORT\t\t (15L<<8)\n#define BNX2_HC_VIS_DMA_MSI_STATE\t\t\t (0x7L<<12)\n#define BNX2_HC_VIS_STATISTIC_DMA_EN_STATE\t\t (0x3L<<15)\n#define BNX2_HC_VIS_STATISTIC_DMA_EN_STATE_IDLE\t\t (0L<<15)\n#define BNX2_HC_VIS_STATISTIC_DMA_EN_STATE_COUNT\t (1L<<15)\n#define BNX2_HC_VIS_STATISTIC_DMA_EN_STATE_START\t (2L<<15)\n\n#define BNX2_HC_VIS_1\t\t\t\t\t0x0000690c\n#define BNX2_HC_VIS_1_HW_INTACK_STATE\t\t\t (1L<<4)\n#define BNX2_HC_VIS_1_HW_INTACK_STATE_IDLE\t\t (0L<<4)\n#define BNX2_HC_VIS_1_HW_INTACK_STATE_COUNT\t\t (1L<<4)\n#define BNX2_HC_VIS_1_SW_INTACK_STATE\t\t\t (1L<<5)\n#define BNX2_HC_VIS_1_SW_INTACK_STATE_IDLE\t\t (0L<<5)\n#define BNX2_HC_VIS_1_SW_INTACK_STATE_COUNT\t\t (1L<<5)\n#define BNX2_HC_VIS_1_DURING_SW_INTACK_STATE\t\t (1L<<6)\n#define BNX2_HC_VIS_1_DURING_SW_INTACK_STATE_IDLE\t (0L<<6)\n#define BNX2_HC_VIS_1_DURING_SW_INTACK_STATE_COUNT\t (1L<<6)\n#define BNX2_HC_VIS_1_MAILBOX_COUNT_STATE\t\t (1L<<7)\n#define BNX2_HC_VIS_1_MAILBOX_COUNT_STATE_IDLE\t\t (0L<<7)\n#define BNX2_HC_VIS_1_MAILBOX_COUNT_STATE_COUNT\t\t (1L<<7)\n#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE\t\t\t (0xfL<<17)\n#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_IDLE\t\t (0L<<17)\n#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_DMA\t\t (1L<<17)\n#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_UPDATE\t\t (2L<<17)\n#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_ASSIGN\t\t (3L<<17)\n#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_WAIT\t\t (4L<<17)\n#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_REG_UPDATE\t (5L<<17)\n#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_REG_ASSIGN\t (6L<<17)\n#define BNX2_HC_VIS_1_RAM_RD_ARB_STATE_REG_WAIT\t\t (7L<<17)\n#define BNX2_HC_VIS_1_RAM_WR_ARB_STATE\t\t\t (0x3L<<21)\n#define BNX2_HC_VIS_1_RAM_WR_ARB_STATE_NORMAL\t\t (0L<<21)\n#define BNX2_HC_VIS_1_RAM_WR_ARB_STATE_CLEAR\t\t (1L<<21)\n#define BNX2_HC_VIS_1_INT_GEN_STATE\t\t\t (1L<<23)\n#define BNX2_HC_VIS_1_INT_GEN_STATE_DLE\t\t\t (0L<<23)\n#define BNX2_HC_VIS_1_INT_GEN_STATE_NTERRUPT\t\t (1L<<23)\n#define BNX2_HC_VIS_1_STAT_CHAN_ID\t\t\t (0x7L<<24)\n#define BNX2_HC_VIS_1_INT_B\t\t\t\t (1L<<27)\n\n#define BNX2_HC_DEBUG_VECT_PEEK\t\t\t\t0x00006910\n#define BNX2_HC_DEBUG_VECT_PEEK_1_VALUE\t\t\t (0x7ffL<<0)\n#define BNX2_HC_DEBUG_VECT_PEEK_1_PEEK_EN\t\t (1L<<11)\n#define BNX2_HC_DEBUG_VECT_PEEK_1_SEL\t\t\t (0xfL<<12)\n#define BNX2_HC_DEBUG_VECT_PEEK_2_VALUE\t\t\t (0x7ffL<<16)\n#define BNX2_HC_DEBUG_VECT_PEEK_2_PEEK_EN\t\t (1L<<27)\n#define BNX2_HC_DEBUG_VECT_PEEK_2_SEL\t\t\t (0xfL<<28)\n\n#define BNX2_HC_COALESCE_NOW\t\t\t\t0x00006914\n#define BNX2_HC_COALESCE_NOW_COAL_NOW\t\t\t (0x1ffL<<1)\n#define BNX2_HC_COALESCE_NOW_COAL_NOW_WO_INT\t\t (0x1ffL<<11)\n#define BNX2_HC_COALESCE_NOW_COAL_ON_NXT_EVENT\t\t (0x1ffL<<21)\n\n#define BNX2_HC_MSIX_BIT_VECTOR\t\t\t\t0x00006918\n#define BNX2_HC_MSIX_BIT_VECTOR_VAL\t\t\t (0x1ffL<<0)\n\n#define BNX2_HC_SB_CONFIG_1\t\t\t\t0x00006a00\n#define BNX2_HC_SB_CONFIG_1_RX_TMR_MODE\t\t\t (1L<<1)\n#define BNX2_HC_SB_CONFIG_1_TX_TMR_MODE\t\t\t (1L<<2)\n#define BNX2_HC_SB_CONFIG_1_COM_TMR_MODE\t\t (1L<<3)\n#define BNX2_HC_SB_CONFIG_1_CMD_TMR_MODE\t\t (1L<<4)\n#define BNX2_HC_SB_CONFIG_1_PER_MODE\t\t\t (1L<<16)\n#define BNX2_HC_SB_CONFIG_1_ONE_SHOT\t\t\t (1L<<17)\n#define BNX2_HC_SB_CONFIG_1_USE_INT_PARAM\t\t (1L<<18)\n#define BNX2_HC_SB_CONFIG_1_PER_COLLECT_LIMIT\t\t (0xfL<<20)\n\n#define BNX2_HC_TX_QUICK_CONS_TRIP_1\t\t\t0x00006a04\n#define BNX2_HC_TX_QUICK_CONS_TRIP_1_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_TX_QUICK_CONS_TRIP_1_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_COMP_PROD_TRIP_1\t\t\t0x00006a08\n#define BNX2_HC_COMP_PROD_TRIP_1_VALUE\t\t\t (0xffL<<0)\n#define BNX2_HC_COMP_PROD_TRIP_1_INT\t\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_QUICK_CONS_TRIP_1\t\t\t0x00006a0c\n#define BNX2_HC_RX_QUICK_CONS_TRIP_1_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_RX_QUICK_CONS_TRIP_1_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_TICKS_1\t\t\t\t0x00006a10\n#define BNX2_HC_RX_TICKS_1_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_RX_TICKS_1_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_TX_TICKS_1\t\t\t\t0x00006a14\n#define BNX2_HC_TX_TICKS_1_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_TX_TICKS_1_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_COM_TICKS_1\t\t\t\t0x00006a18\n#define BNX2_HC_COM_TICKS_1_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_COM_TICKS_1_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_CMD_TICKS_1\t\t\t\t0x00006a1c\n#define BNX2_HC_CMD_TICKS_1_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_CMD_TICKS_1_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_PERIODIC_TICKS_1\t\t\t0x00006a20\n#define BNX2_HC_PERIODIC_TICKS_1_HC_PERIODIC_TICKS\t (0xffffL<<0)\n#define BNX2_HC_PERIODIC_TICKS_1_HC_INT_PERIODIC_TICKS\t (0xffffL<<16)\n\n#define BNX2_HC_SB_CONFIG_2\t\t\t\t0x00006a24\n#define BNX2_HC_SB_CONFIG_2_RX_TMR_MODE\t\t\t (1L<<1)\n#define BNX2_HC_SB_CONFIG_2_TX_TMR_MODE\t\t\t (1L<<2)\n#define BNX2_HC_SB_CONFIG_2_COM_TMR_MODE\t\t (1L<<3)\n#define BNX2_HC_SB_CONFIG_2_CMD_TMR_MODE\t\t (1L<<4)\n#define BNX2_HC_SB_CONFIG_2_PER_MODE\t\t\t (1L<<16)\n#define BNX2_HC_SB_CONFIG_2_ONE_SHOT\t\t\t (1L<<17)\n#define BNX2_HC_SB_CONFIG_2_USE_INT_PARAM\t\t (1L<<18)\n#define BNX2_HC_SB_CONFIG_2_PER_COLLECT_LIMIT\t\t (0xfL<<20)\n\n#define BNX2_HC_TX_QUICK_CONS_TRIP_2\t\t\t0x00006a28\n#define BNX2_HC_TX_QUICK_CONS_TRIP_2_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_TX_QUICK_CONS_TRIP_2_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_COMP_PROD_TRIP_2\t\t\t0x00006a2c\n#define BNX2_HC_COMP_PROD_TRIP_2_VALUE\t\t\t (0xffL<<0)\n#define BNX2_HC_COMP_PROD_TRIP_2_INT\t\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_QUICK_CONS_TRIP_2\t\t\t0x00006a30\n#define BNX2_HC_RX_QUICK_CONS_TRIP_2_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_RX_QUICK_CONS_TRIP_2_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_TICKS_2\t\t\t\t0x00006a34\n#define BNX2_HC_RX_TICKS_2_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_RX_TICKS_2_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_TX_TICKS_2\t\t\t\t0x00006a38\n#define BNX2_HC_TX_TICKS_2_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_TX_TICKS_2_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_COM_TICKS_2\t\t\t\t0x00006a3c\n#define BNX2_HC_COM_TICKS_2_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_COM_TICKS_2_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_CMD_TICKS_2\t\t\t\t0x00006a40\n#define BNX2_HC_CMD_TICKS_2_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_CMD_TICKS_2_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_PERIODIC_TICKS_2\t\t\t0x00006a44\n#define BNX2_HC_PERIODIC_TICKS_2_HC_PERIODIC_TICKS\t (0xffffL<<0)\n#define BNX2_HC_PERIODIC_TICKS_2_HC_INT_PERIODIC_TICKS\t (0xffffL<<16)\n\n#define BNX2_HC_SB_CONFIG_3\t\t\t\t0x00006a48\n#define BNX2_HC_SB_CONFIG_3_RX_TMR_MODE\t\t\t (1L<<1)\n#define BNX2_HC_SB_CONFIG_3_TX_TMR_MODE\t\t\t (1L<<2)\n#define BNX2_HC_SB_CONFIG_3_COM_TMR_MODE\t\t (1L<<3)\n#define BNX2_HC_SB_CONFIG_3_CMD_TMR_MODE\t\t (1L<<4)\n#define BNX2_HC_SB_CONFIG_3_PER_MODE\t\t\t (1L<<16)\n#define BNX2_HC_SB_CONFIG_3_ONE_SHOT\t\t\t (1L<<17)\n#define BNX2_HC_SB_CONFIG_3_USE_INT_PARAM\t\t (1L<<18)\n#define BNX2_HC_SB_CONFIG_3_PER_COLLECT_LIMIT\t\t (0xfL<<20)\n\n#define BNX2_HC_TX_QUICK_CONS_TRIP_3\t\t\t0x00006a4c\n#define BNX2_HC_TX_QUICK_CONS_TRIP_3_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_TX_QUICK_CONS_TRIP_3_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_COMP_PROD_TRIP_3\t\t\t0x00006a50\n#define BNX2_HC_COMP_PROD_TRIP_3_VALUE\t\t\t (0xffL<<0)\n#define BNX2_HC_COMP_PROD_TRIP_3_INT\t\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_QUICK_CONS_TRIP_3\t\t\t0x00006a54\n#define BNX2_HC_RX_QUICK_CONS_TRIP_3_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_RX_QUICK_CONS_TRIP_3_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_TICKS_3\t\t\t\t0x00006a58\n#define BNX2_HC_RX_TICKS_3_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_RX_TICKS_3_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_TX_TICKS_3\t\t\t\t0x00006a5c\n#define BNX2_HC_TX_TICKS_3_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_TX_TICKS_3_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_COM_TICKS_3\t\t\t\t0x00006a60\n#define BNX2_HC_COM_TICKS_3_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_COM_TICKS_3_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_CMD_TICKS_3\t\t\t\t0x00006a64\n#define BNX2_HC_CMD_TICKS_3_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_CMD_TICKS_3_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_PERIODIC_TICKS_3\t\t\t0x00006a68\n#define BNX2_HC_PERIODIC_TICKS_3_HC_PERIODIC_TICKS\t (0xffffL<<0)\n#define BNX2_HC_PERIODIC_TICKS_3_HC_INT_PERIODIC_TICKS\t (0xffffL<<16)\n\n#define BNX2_HC_SB_CONFIG_4\t\t\t\t0x00006a6c\n#define BNX2_HC_SB_CONFIG_4_RX_TMR_MODE\t\t\t (1L<<1)\n#define BNX2_HC_SB_CONFIG_4_TX_TMR_MODE\t\t\t (1L<<2)\n#define BNX2_HC_SB_CONFIG_4_COM_TMR_MODE\t\t (1L<<3)\n#define BNX2_HC_SB_CONFIG_4_CMD_TMR_MODE\t\t (1L<<4)\n#define BNX2_HC_SB_CONFIG_4_PER_MODE\t\t\t (1L<<16)\n#define BNX2_HC_SB_CONFIG_4_ONE_SHOT\t\t\t (1L<<17)\n#define BNX2_HC_SB_CONFIG_4_USE_INT_PARAM\t\t (1L<<18)\n#define BNX2_HC_SB_CONFIG_4_PER_COLLECT_LIMIT\t\t (0xfL<<20)\n\n#define BNX2_HC_TX_QUICK_CONS_TRIP_4\t\t\t0x00006a70\n#define BNX2_HC_TX_QUICK_CONS_TRIP_4_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_TX_QUICK_CONS_TRIP_4_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_COMP_PROD_TRIP_4\t\t\t0x00006a74\n#define BNX2_HC_COMP_PROD_TRIP_4_VALUE\t\t\t (0xffL<<0)\n#define BNX2_HC_COMP_PROD_TRIP_4_INT\t\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_QUICK_CONS_TRIP_4\t\t\t0x00006a78\n#define BNX2_HC_RX_QUICK_CONS_TRIP_4_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_RX_QUICK_CONS_TRIP_4_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_TICKS_4\t\t\t\t0x00006a7c\n#define BNX2_HC_RX_TICKS_4_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_RX_TICKS_4_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_TX_TICKS_4\t\t\t\t0x00006a80\n#define BNX2_HC_TX_TICKS_4_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_TX_TICKS_4_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_COM_TICKS_4\t\t\t\t0x00006a84\n#define BNX2_HC_COM_TICKS_4_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_COM_TICKS_4_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_CMD_TICKS_4\t\t\t\t0x00006a88\n#define BNX2_HC_CMD_TICKS_4_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_CMD_TICKS_4_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_PERIODIC_TICKS_4\t\t\t0x00006a8c\n#define BNX2_HC_PERIODIC_TICKS_4_HC_PERIODIC_TICKS\t (0xffffL<<0)\n#define BNX2_HC_PERIODIC_TICKS_4_HC_INT_PERIODIC_TICKS\t (0xffffL<<16)\n\n#define BNX2_HC_SB_CONFIG_5\t\t\t\t0x00006a90\n#define BNX2_HC_SB_CONFIG_5_RX_TMR_MODE\t\t\t (1L<<1)\n#define BNX2_HC_SB_CONFIG_5_TX_TMR_MODE\t\t\t (1L<<2)\n#define BNX2_HC_SB_CONFIG_5_COM_TMR_MODE\t\t (1L<<3)\n#define BNX2_HC_SB_CONFIG_5_CMD_TMR_MODE\t\t (1L<<4)\n#define BNX2_HC_SB_CONFIG_5_PER_MODE\t\t\t (1L<<16)\n#define BNX2_HC_SB_CONFIG_5_ONE_SHOT\t\t\t (1L<<17)\n#define BNX2_HC_SB_CONFIG_5_USE_INT_PARAM\t\t (1L<<18)\n#define BNX2_HC_SB_CONFIG_5_PER_COLLECT_LIMIT\t\t (0xfL<<20)\n\n#define BNX2_HC_TX_QUICK_CONS_TRIP_5\t\t\t0x00006a94\n#define BNX2_HC_TX_QUICK_CONS_TRIP_5_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_TX_QUICK_CONS_TRIP_5_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_COMP_PROD_TRIP_5\t\t\t0x00006a98\n#define BNX2_HC_COMP_PROD_TRIP_5_VALUE\t\t\t (0xffL<<0)\n#define BNX2_HC_COMP_PROD_TRIP_5_INT\t\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_QUICK_CONS_TRIP_5\t\t\t0x00006a9c\n#define BNX2_HC_RX_QUICK_CONS_TRIP_5_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_RX_QUICK_CONS_TRIP_5_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_TICKS_5\t\t\t\t0x00006aa0\n#define BNX2_HC_RX_TICKS_5_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_RX_TICKS_5_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_TX_TICKS_5\t\t\t\t0x00006aa4\n#define BNX2_HC_TX_TICKS_5_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_TX_TICKS_5_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_COM_TICKS_5\t\t\t\t0x00006aa8\n#define BNX2_HC_COM_TICKS_5_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_COM_TICKS_5_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_CMD_TICKS_5\t\t\t\t0x00006aac\n#define BNX2_HC_CMD_TICKS_5_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_CMD_TICKS_5_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_PERIODIC_TICKS_5\t\t\t0x00006ab0\n#define BNX2_HC_PERIODIC_TICKS_5_HC_PERIODIC_TICKS\t (0xffffL<<0)\n#define BNX2_HC_PERIODIC_TICKS_5_HC_INT_PERIODIC_TICKS\t (0xffffL<<16)\n\n#define BNX2_HC_SB_CONFIG_6\t\t\t\t0x00006ab4\n#define BNX2_HC_SB_CONFIG_6_RX_TMR_MODE\t\t\t (1L<<1)\n#define BNX2_HC_SB_CONFIG_6_TX_TMR_MODE\t\t\t (1L<<2)\n#define BNX2_HC_SB_CONFIG_6_COM_TMR_MODE\t\t (1L<<3)\n#define BNX2_HC_SB_CONFIG_6_CMD_TMR_MODE\t\t (1L<<4)\n#define BNX2_HC_SB_CONFIG_6_PER_MODE\t\t\t (1L<<16)\n#define BNX2_HC_SB_CONFIG_6_ONE_SHOT\t\t\t (1L<<17)\n#define BNX2_HC_SB_CONFIG_6_USE_INT_PARAM\t\t (1L<<18)\n#define BNX2_HC_SB_CONFIG_6_PER_COLLECT_LIMIT\t\t (0xfL<<20)\n\n#define BNX2_HC_TX_QUICK_CONS_TRIP_6\t\t\t0x00006ab8\n#define BNX2_HC_TX_QUICK_CONS_TRIP_6_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_TX_QUICK_CONS_TRIP_6_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_COMP_PROD_TRIP_6\t\t\t0x00006abc\n#define BNX2_HC_COMP_PROD_TRIP_6_VALUE\t\t\t (0xffL<<0)\n#define BNX2_HC_COMP_PROD_TRIP_6_INT\t\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_QUICK_CONS_TRIP_6\t\t\t0x00006ac0\n#define BNX2_HC_RX_QUICK_CONS_TRIP_6_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_RX_QUICK_CONS_TRIP_6_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_TICKS_6\t\t\t\t0x00006ac4\n#define BNX2_HC_RX_TICKS_6_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_RX_TICKS_6_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_TX_TICKS_6\t\t\t\t0x00006ac8\n#define BNX2_HC_TX_TICKS_6_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_TX_TICKS_6_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_COM_TICKS_6\t\t\t\t0x00006acc\n#define BNX2_HC_COM_TICKS_6_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_COM_TICKS_6_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_CMD_TICKS_6\t\t\t\t0x00006ad0\n#define BNX2_HC_CMD_TICKS_6_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_CMD_TICKS_6_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_PERIODIC_TICKS_6\t\t\t0x00006ad4\n#define BNX2_HC_PERIODIC_TICKS_6_HC_PERIODIC_TICKS\t (0xffffL<<0)\n#define BNX2_HC_PERIODIC_TICKS_6_HC_INT_PERIODIC_TICKS\t (0xffffL<<16)\n\n#define BNX2_HC_SB_CONFIG_7\t\t\t\t0x00006ad8\n#define BNX2_HC_SB_CONFIG_7_RX_TMR_MODE\t\t\t (1L<<1)\n#define BNX2_HC_SB_CONFIG_7_TX_TMR_MODE\t\t\t (1L<<2)\n#define BNX2_HC_SB_CONFIG_7_COM_TMR_MODE\t\t (1L<<3)\n#define BNX2_HC_SB_CONFIG_7_CMD_TMR_MODE\t\t (1L<<4)\n#define BNX2_HC_SB_CONFIG_7_PER_MODE\t\t\t (1L<<16)\n#define BNX2_HC_SB_CONFIG_7_ONE_SHOT\t\t\t (1L<<17)\n#define BNX2_HC_SB_CONFIG_7_USE_INT_PARAM\t\t (1L<<18)\n#define BNX2_HC_SB_CONFIG_7_PER_COLLECT_LIMIT\t\t (0xfL<<20)\n\n#define BNX2_HC_TX_QUICK_CONS_TRIP_7\t\t\t0x00006adc\n#define BNX2_HC_TX_QUICK_CONS_TRIP_7_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_TX_QUICK_CONS_TRIP_7_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_COMP_PROD_TRIP_7\t\t\t0x00006ae0\n#define BNX2_HC_COMP_PROD_TRIP_7_VALUE\t\t\t (0xffL<<0)\n#define BNX2_HC_COMP_PROD_TRIP_7_INT\t\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_QUICK_CONS_TRIP_7\t\t\t0x00006ae4\n#define BNX2_HC_RX_QUICK_CONS_TRIP_7_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_RX_QUICK_CONS_TRIP_7_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_TICKS_7\t\t\t\t0x00006ae8\n#define BNX2_HC_RX_TICKS_7_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_RX_TICKS_7_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_TX_TICKS_7\t\t\t\t0x00006aec\n#define BNX2_HC_TX_TICKS_7_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_TX_TICKS_7_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_COM_TICKS_7\t\t\t\t0x00006af0\n#define BNX2_HC_COM_TICKS_7_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_COM_TICKS_7_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_CMD_TICKS_7\t\t\t\t0x00006af4\n#define BNX2_HC_CMD_TICKS_7_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_CMD_TICKS_7_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_PERIODIC_TICKS_7\t\t\t0x00006af8\n#define BNX2_HC_PERIODIC_TICKS_7_HC_PERIODIC_TICKS\t (0xffffL<<0)\n#define BNX2_HC_PERIODIC_TICKS_7_HC_INT_PERIODIC_TICKS\t (0xffffL<<16)\n\n#define BNX2_HC_SB_CONFIG_8\t\t\t\t0x00006afc\n#define BNX2_HC_SB_CONFIG_8_RX_TMR_MODE\t\t\t (1L<<1)\n#define BNX2_HC_SB_CONFIG_8_TX_TMR_MODE\t\t\t (1L<<2)\n#define BNX2_HC_SB_CONFIG_8_COM_TMR_MODE\t\t (1L<<3)\n#define BNX2_HC_SB_CONFIG_8_CMD_TMR_MODE\t\t (1L<<4)\n#define BNX2_HC_SB_CONFIG_8_PER_MODE\t\t\t (1L<<16)\n#define BNX2_HC_SB_CONFIG_8_ONE_SHOT\t\t\t (1L<<17)\n#define BNX2_HC_SB_CONFIG_8_USE_INT_PARAM\t\t (1L<<18)\n#define BNX2_HC_SB_CONFIG_8_PER_COLLECT_LIMIT\t\t (0xfL<<20)\n\n#define BNX2_HC_TX_QUICK_CONS_TRIP_8\t\t\t0x00006b00\n#define BNX2_HC_TX_QUICK_CONS_TRIP_8_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_TX_QUICK_CONS_TRIP_8_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_COMP_PROD_TRIP_8\t\t\t0x00006b04\n#define BNX2_HC_COMP_PROD_TRIP_8_VALUE\t\t\t (0xffL<<0)\n#define BNX2_HC_COMP_PROD_TRIP_8_INT\t\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_QUICK_CONS_TRIP_8\t\t\t0x00006b08\n#define BNX2_HC_RX_QUICK_CONS_TRIP_8_VALUE\t\t (0xffL<<0)\n#define BNX2_HC_RX_QUICK_CONS_TRIP_8_INT\t\t (0xffL<<16)\n\n#define BNX2_HC_RX_TICKS_8\t\t\t\t0x00006b0c\n#define BNX2_HC_RX_TICKS_8_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_RX_TICKS_8_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_TX_TICKS_8\t\t\t\t0x00006b10\n#define BNX2_HC_TX_TICKS_8_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_TX_TICKS_8_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_COM_TICKS_8\t\t\t\t0x00006b14\n#define BNX2_HC_COM_TICKS_8_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_COM_TICKS_8_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_CMD_TICKS_8\t\t\t\t0x00006b18\n#define BNX2_HC_CMD_TICKS_8_VALUE\t\t\t (0x3ffL<<0)\n#define BNX2_HC_CMD_TICKS_8_INT\t\t\t\t (0x3ffL<<16)\n\n#define BNX2_HC_PERIODIC_TICKS_8\t\t\t0x00006b1c\n#define BNX2_HC_PERIODIC_TICKS_8_HC_PERIODIC_TICKS\t (0xffffL<<0)\n#define BNX2_HC_PERIODIC_TICKS_8_HC_INT_PERIODIC_TICKS\t (0xffffL<<16)\n\n#define BNX2_HC_SB_CONFIG_SIZE\t(BNX2_HC_SB_CONFIG_2 - BNX2_HC_SB_CONFIG_1)\n#define BNX2_HC_COMP_PROD_TRIP_OFF\t(BNX2_HC_COMP_PROD_TRIP_1 -\t\\\n\t\t\t\t\t BNX2_HC_SB_CONFIG_1)\n#define BNX2_HC_COM_TICKS_OFF\t(BNX2_HC_COM_TICKS_1 - BNX2_HC_SB_CONFIG_1)\n#define BNX2_HC_CMD_TICKS_OFF\t(BNX2_HC_CMD_TICKS_1 - BNX2_HC_SB_CONFIG_1)\n#define BNX2_HC_TX_QUICK_CONS_TRIP_OFF\t(BNX2_HC_TX_QUICK_CONS_TRIP_1 -\t\\\n\t\t\t\t\t BNX2_HC_SB_CONFIG_1)\n#define BNX2_HC_TX_TICKS_OFF\t(BNX2_HC_TX_TICKS_1 - BNX2_HC_SB_CONFIG_1)\n#define BNX2_HC_RX_QUICK_CONS_TRIP_OFF\t(BNX2_HC_RX_QUICK_CONS_TRIP_1 - \\\n\t\t\t\t\t BNX2_HC_SB_CONFIG_1)\n#define BNX2_HC_RX_TICKS_OFF\t(BNX2_HC_RX_TICKS_1 - BNX2_HC_SB_CONFIG_1)\n\n\n \n#define BNX2_TXP_CPU_MODE\t\t\t\t0x00045000\n#define BNX2_TXP_CPU_MODE_LOCAL_RST\t\t\t (1L<<0)\n#define BNX2_TXP_CPU_MODE_STEP_ENA\t\t\t (1L<<1)\n#define BNX2_TXP_CPU_MODE_PAGE_0_DATA_ENA\t\t (1L<<2)\n#define BNX2_TXP_CPU_MODE_PAGE_0_INST_ENA\t\t (1L<<3)\n#define BNX2_TXP_CPU_MODE_MSG_BIT1\t\t\t (1L<<6)\n#define BNX2_TXP_CPU_MODE_INTERRUPT_ENA\t\t\t (1L<<7)\n#define BNX2_TXP_CPU_MODE_SOFT_HALT\t\t\t (1L<<10)\n#define BNX2_TXP_CPU_MODE_BAD_DATA_HALT_ENA\t\t (1L<<11)\n#define BNX2_TXP_CPU_MODE_BAD_INST_HALT_ENA\t\t (1L<<12)\n#define BNX2_TXP_CPU_MODE_FIO_ABORT_HALT_ENA\t\t (1L<<13)\n#define BNX2_TXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA\t (1L<<15)\n\n#define BNX2_TXP_CPU_STATE\t\t\t\t0x00045004\n#define BNX2_TXP_CPU_STATE_BREAKPOINT\t\t\t (1L<<0)\n#define BNX2_TXP_CPU_STATE_BAD_INST_HALTED\t\t (1L<<2)\n#define BNX2_TXP_CPU_STATE_PAGE_0_DATA_HALTED\t\t (1L<<3)\n#define BNX2_TXP_CPU_STATE_PAGE_0_INST_HALTED\t\t (1L<<4)\n#define BNX2_TXP_CPU_STATE_BAD_DATA_ADDR_HALTED\t\t (1L<<5)\n#define BNX2_TXP_CPU_STATE_BAD_PC_HALTED\t\t (1L<<6)\n#define BNX2_TXP_CPU_STATE_ALIGN_HALTED\t\t\t (1L<<7)\n#define BNX2_TXP_CPU_STATE_FIO_ABORT_HALTED\t\t (1L<<8)\n#define BNX2_TXP_CPU_STATE_SOFT_HALTED\t\t\t (1L<<10)\n#define BNX2_TXP_CPU_STATE_SPAD_UNDERFLOW\t\t (1L<<11)\n#define BNX2_TXP_CPU_STATE_INTERRUPT\t\t\t (1L<<12)\n#define BNX2_TXP_CPU_STATE_DATA_ACCESS_STALL\t\t (1L<<14)\n#define BNX2_TXP_CPU_STATE_INST_FETCH_STALL\t\t (1L<<15)\n#define BNX2_TXP_CPU_STATE_BLOCKED_READ\t\t\t (1L<<31)\n\n#define BNX2_TXP_CPU_EVENT_MASK\t\t\t\t0x00045008\n#define BNX2_TXP_CPU_EVENT_MASK_BREAKPOINT_MASK\t\t (1L<<0)\n#define BNX2_TXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK\t (1L<<2)\n#define BNX2_TXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK\t (1L<<3)\n#define BNX2_TXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK\t (1L<<4)\n#define BNX2_TXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK\t (1L<<5)\n#define BNX2_TXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK\t (1L<<6)\n#define BNX2_TXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK\t (1L<<7)\n#define BNX2_TXP_CPU_EVENT_MASK_FIO_ABORT_MASK\t\t (1L<<8)\n#define BNX2_TXP_CPU_EVENT_MASK_SOFT_HALTED_MASK\t (1L<<10)\n#define BNX2_TXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK\t (1L<<11)\n#define BNX2_TXP_CPU_EVENT_MASK_INTERRUPT_MASK\t\t (1L<<12)\n\n#define BNX2_TXP_CPU_PROGRAM_COUNTER\t\t\t0x0004501c\n#define BNX2_TXP_CPU_INSTRUCTION\t\t\t0x00045020\n#define BNX2_TXP_CPU_DATA_ACCESS\t\t\t0x00045024\n#define BNX2_TXP_CPU_INTERRUPT_ENABLE\t\t\t0x00045028\n#define BNX2_TXP_CPU_INTERRUPT_VECTOR\t\t\t0x0004502c\n#define BNX2_TXP_CPU_INTERRUPT_SAVED_PC\t\t\t0x00045030\n#define BNX2_TXP_CPU_HW_BREAKPOINT\t\t\t0x00045034\n#define BNX2_TXP_CPU_HW_BREAKPOINT_DISABLE\t\t (1L<<0)\n#define BNX2_TXP_CPU_HW_BREAKPOINT_ADDRESS\t\t (0x3fffffffL<<2)\n\n#define BNX2_TXP_CPU_DEBUG_VECT_PEEK\t\t\t0x00045038\n#define BNX2_TXP_CPU_DEBUG_VECT_PEEK_1_VALUE\t\t (0x7ffL<<0)\n#define BNX2_TXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN\t\t (1L<<11)\n#define BNX2_TXP_CPU_DEBUG_VECT_PEEK_1_SEL\t\t (0xfL<<12)\n#define BNX2_TXP_CPU_DEBUG_VECT_PEEK_2_VALUE\t\t (0x7ffL<<16)\n#define BNX2_TXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN\t\t (1L<<27)\n#define BNX2_TXP_CPU_DEBUG_VECT_PEEK_2_SEL\t\t (0xfL<<28)\n\n#define BNX2_TXP_CPU_LAST_BRANCH_ADDR\t\t\t0x00045048\n#define BNX2_TXP_CPU_LAST_BRANCH_ADDR_TYPE\t\t (1L<<1)\n#define BNX2_TXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP\t\t (0L<<1)\n#define BNX2_TXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH\t (1L<<1)\n#define BNX2_TXP_CPU_LAST_BRANCH_ADDR_LBA\t\t (0x3fffffffL<<2)\n\n#define BNX2_TXP_CPU_REG_FILE\t\t\t\t0x00045200\n#define BNX2_TXP_TXPQ\t\t\t\t\t0x000453c0\n#define BNX2_TXP_FTQ_CMD\t\t\t\t0x000453f8\n#define BNX2_TXP_FTQ_CMD_OFFSET\t\t\t\t (0x3ffL<<0)\n#define BNX2_TXP_FTQ_CMD_WR_TOP\t\t\t\t (1L<<10)\n#define BNX2_TXP_FTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_TXP_FTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_TXP_FTQ_CMD_SFT_RESET\t\t\t (1L<<25)\n#define BNX2_TXP_FTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_TXP_FTQ_CMD_ADD_INTERVEN\t\t\t (1L<<27)\n#define BNX2_TXP_FTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_TXP_FTQ_CMD_INTERVENE_CLR\t\t\t (1L<<29)\n#define BNX2_TXP_FTQ_CMD_POP\t\t\t\t (1L<<30)\n#define BNX2_TXP_FTQ_CMD_BUSY\t\t\t\t (1L<<31)\n\n#define BNX2_TXP_FTQ_CTL\t\t\t\t0x000453fc\n#define BNX2_TXP_FTQ_CTL_INTERVENE\t\t\t (1L<<0)\n#define BNX2_TXP_FTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_TXP_FTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_TXP_FTQ_CTL_MAX_DEPTH\t\t\t (0x3ffL<<12)\n#define BNX2_TXP_FTQ_CTL_CUR_DEPTH\t\t\t (0x3ffL<<22)\n\n#define BNX2_TXP_SCRATCH\t\t\t\t0x00060000\n\n\n \n#define BNX2_TPAT_CPU_MODE\t\t\t\t0x00085000\n#define BNX2_TPAT_CPU_MODE_LOCAL_RST\t\t\t (1L<<0)\n#define BNX2_TPAT_CPU_MODE_STEP_ENA\t\t\t (1L<<1)\n#define BNX2_TPAT_CPU_MODE_PAGE_0_DATA_ENA\t\t (1L<<2)\n#define BNX2_TPAT_CPU_MODE_PAGE_0_INST_ENA\t\t (1L<<3)\n#define BNX2_TPAT_CPU_MODE_MSG_BIT1\t\t\t (1L<<6)\n#define BNX2_TPAT_CPU_MODE_INTERRUPT_ENA\t\t (1L<<7)\n#define BNX2_TPAT_CPU_MODE_SOFT_HALT\t\t\t (1L<<10)\n#define BNX2_TPAT_CPU_MODE_BAD_DATA_HALT_ENA\t\t (1L<<11)\n#define BNX2_TPAT_CPU_MODE_BAD_INST_HALT_ENA\t\t (1L<<12)\n#define BNX2_TPAT_CPU_MODE_FIO_ABORT_HALT_ENA\t\t (1L<<13)\n#define BNX2_TPAT_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA\t (1L<<15)\n\n#define BNX2_TPAT_CPU_STATE\t\t\t\t0x00085004\n#define BNX2_TPAT_CPU_STATE_BREAKPOINT\t\t\t (1L<<0)\n#define BNX2_TPAT_CPU_STATE_BAD_INST_HALTED\t\t (1L<<2)\n#define BNX2_TPAT_CPU_STATE_PAGE_0_DATA_HALTED\t\t (1L<<3)\n#define BNX2_TPAT_CPU_STATE_PAGE_0_INST_HALTED\t\t (1L<<4)\n#define BNX2_TPAT_CPU_STATE_BAD_DATA_ADDR_HALTED\t (1L<<5)\n#define BNX2_TPAT_CPU_STATE_BAD_PC_HALTED\t\t (1L<<6)\n#define BNX2_TPAT_CPU_STATE_ALIGN_HALTED\t\t (1L<<7)\n#define BNX2_TPAT_CPU_STATE_FIO_ABORT_HALTED\t\t (1L<<8)\n#define BNX2_TPAT_CPU_STATE_SOFT_HALTED\t\t\t (1L<<10)\n#define BNX2_TPAT_CPU_STATE_SPAD_UNDERFLOW\t\t (1L<<11)\n#define BNX2_TPAT_CPU_STATE_INTERRUPT\t\t\t (1L<<12)\n#define BNX2_TPAT_CPU_STATE_DATA_ACCESS_STALL\t\t (1L<<14)\n#define BNX2_TPAT_CPU_STATE_INST_FETCH_STALL\t\t (1L<<15)\n#define BNX2_TPAT_CPU_STATE_BLOCKED_READ\t\t (1L<<31)\n\n#define BNX2_TPAT_CPU_EVENT_MASK\t\t\t0x00085008\n#define BNX2_TPAT_CPU_EVENT_MASK_BREAKPOINT_MASK\t (1L<<0)\n#define BNX2_TPAT_CPU_EVENT_MASK_BAD_INST_HALTED_MASK\t (1L<<2)\n#define BNX2_TPAT_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK\t (1L<<3)\n#define BNX2_TPAT_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK\t (1L<<4)\n#define BNX2_TPAT_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK\t (1L<<5)\n#define BNX2_TPAT_CPU_EVENT_MASK_BAD_PC_HALTED_MASK\t (1L<<6)\n#define BNX2_TPAT_CPU_EVENT_MASK_ALIGN_HALTED_MASK\t (1L<<7)\n#define BNX2_TPAT_CPU_EVENT_MASK_FIO_ABORT_MASK\t\t (1L<<8)\n#define BNX2_TPAT_CPU_EVENT_MASK_SOFT_HALTED_MASK\t (1L<<10)\n#define BNX2_TPAT_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK\t (1L<<11)\n#define BNX2_TPAT_CPU_EVENT_MASK_INTERRUPT_MASK\t\t (1L<<12)\n\n#define BNX2_TPAT_CPU_PROGRAM_COUNTER\t\t\t0x0008501c\n#define BNX2_TPAT_CPU_INSTRUCTION\t\t\t0x00085020\n#define BNX2_TPAT_CPU_DATA_ACCESS\t\t\t0x00085024\n#define BNX2_TPAT_CPU_INTERRUPT_ENABLE\t\t\t0x00085028\n#define BNX2_TPAT_CPU_INTERRUPT_VECTOR\t\t\t0x0008502c\n#define BNX2_TPAT_CPU_INTERRUPT_SAVED_PC\t\t0x00085030\n#define BNX2_TPAT_CPU_HW_BREAKPOINT\t\t\t0x00085034\n#define BNX2_TPAT_CPU_HW_BREAKPOINT_DISABLE\t\t (1L<<0)\n#define BNX2_TPAT_CPU_HW_BREAKPOINT_ADDRESS\t\t (0x3fffffffL<<2)\n\n#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK\t\t\t0x00085038\n#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_1_VALUE\t\t (0x7ffL<<0)\n#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_1_PEEK_EN\t\t (1L<<11)\n#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_1_SEL\t\t (0xfL<<12)\n#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_2_VALUE\t\t (0x7ffL<<16)\n#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_2_PEEK_EN\t\t (1L<<27)\n#define BNX2_TPAT_CPU_DEBUG_VECT_PEEK_2_SEL\t\t (0xfL<<28)\n\n#define BNX2_TPAT_CPU_LAST_BRANCH_ADDR\t\t\t0x00085048\n#define BNX2_TPAT_CPU_LAST_BRANCH_ADDR_TYPE\t\t (1L<<1)\n#define BNX2_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_JUMP\t (0L<<1)\n#define BNX2_TPAT_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH\t (1L<<1)\n#define BNX2_TPAT_CPU_LAST_BRANCH_ADDR_LBA\t\t (0x3fffffffL<<2)\n\n#define BNX2_TPAT_CPU_REG_FILE\t\t\t\t0x00085200\n#define BNX2_TPAT_TPATQ\t\t\t\t\t0x000853c0\n#define BNX2_TPAT_FTQ_CMD\t\t\t\t0x000853f8\n#define BNX2_TPAT_FTQ_CMD_OFFSET\t\t\t (0x3ffL<<0)\n#define BNX2_TPAT_FTQ_CMD_WR_TOP\t\t\t (1L<<10)\n#define BNX2_TPAT_FTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_TPAT_FTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_TPAT_FTQ_CMD_SFT_RESET\t\t\t (1L<<25)\n#define BNX2_TPAT_FTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_TPAT_FTQ_CMD_ADD_INTERVEN\t\t\t (1L<<27)\n#define BNX2_TPAT_FTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_TPAT_FTQ_CMD_INTERVENE_CLR\t\t\t (1L<<29)\n#define BNX2_TPAT_FTQ_CMD_POP\t\t\t\t (1L<<30)\n#define BNX2_TPAT_FTQ_CMD_BUSY\t\t\t\t (1L<<31)\n\n#define BNX2_TPAT_FTQ_CTL\t\t\t\t0x000853fc\n#define BNX2_TPAT_FTQ_CTL_INTERVENE\t\t\t (1L<<0)\n#define BNX2_TPAT_FTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_TPAT_FTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_TPAT_FTQ_CTL_MAX_DEPTH\t\t\t (0x3ffL<<12)\n#define BNX2_TPAT_FTQ_CTL_CUR_DEPTH\t\t\t (0x3ffL<<22)\n\n#define BNX2_TPAT_SCRATCH\t\t\t\t0x000a0000\n\n\n \n#define BNX2_RXP_CPU_MODE\t\t\t\t0x000c5000\n#define BNX2_RXP_CPU_MODE_LOCAL_RST\t\t\t (1L<<0)\n#define BNX2_RXP_CPU_MODE_STEP_ENA\t\t\t (1L<<1)\n#define BNX2_RXP_CPU_MODE_PAGE_0_DATA_ENA\t\t (1L<<2)\n#define BNX2_RXP_CPU_MODE_PAGE_0_INST_ENA\t\t (1L<<3)\n#define BNX2_RXP_CPU_MODE_MSG_BIT1\t\t\t (1L<<6)\n#define BNX2_RXP_CPU_MODE_INTERRUPT_ENA\t\t\t (1L<<7)\n#define BNX2_RXP_CPU_MODE_SOFT_HALT\t\t\t (1L<<10)\n#define BNX2_RXP_CPU_MODE_BAD_DATA_HALT_ENA\t\t (1L<<11)\n#define BNX2_RXP_CPU_MODE_BAD_INST_HALT_ENA\t\t (1L<<12)\n#define BNX2_RXP_CPU_MODE_FIO_ABORT_HALT_ENA\t\t (1L<<13)\n#define BNX2_RXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA\t (1L<<15)\n\n#define BNX2_RXP_CPU_STATE\t\t\t\t0x000c5004\n#define BNX2_RXP_CPU_STATE_BREAKPOINT\t\t\t (1L<<0)\n#define BNX2_RXP_CPU_STATE_BAD_INST_HALTED\t\t (1L<<2)\n#define BNX2_RXP_CPU_STATE_PAGE_0_DATA_HALTED\t\t (1L<<3)\n#define BNX2_RXP_CPU_STATE_PAGE_0_INST_HALTED\t\t (1L<<4)\n#define BNX2_RXP_CPU_STATE_BAD_DATA_ADDR_HALTED\t\t (1L<<5)\n#define BNX2_RXP_CPU_STATE_BAD_PC_HALTED\t\t (1L<<6)\n#define BNX2_RXP_CPU_STATE_ALIGN_HALTED\t\t\t (1L<<7)\n#define BNX2_RXP_CPU_STATE_FIO_ABORT_HALTED\t\t (1L<<8)\n#define BNX2_RXP_CPU_STATE_SOFT_HALTED\t\t\t (1L<<10)\n#define BNX2_RXP_CPU_STATE_SPAD_UNDERFLOW\t\t (1L<<11)\n#define BNX2_RXP_CPU_STATE_INTERRUPT\t\t\t (1L<<12)\n#define BNX2_RXP_CPU_STATE_DATA_ACCESS_STALL\t\t (1L<<14)\n#define BNX2_RXP_CPU_STATE_INST_FETCH_STALL\t\t (1L<<15)\n#define BNX2_RXP_CPU_STATE_BLOCKED_READ\t\t\t (1L<<31)\n\n#define BNX2_RXP_CPU_EVENT_MASK\t\t\t\t0x000c5008\n#define BNX2_RXP_CPU_EVENT_MASK_BREAKPOINT_MASK\t\t (1L<<0)\n#define BNX2_RXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK\t (1L<<2)\n#define BNX2_RXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK\t (1L<<3)\n#define BNX2_RXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK\t (1L<<4)\n#define BNX2_RXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK\t (1L<<5)\n#define BNX2_RXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK\t (1L<<6)\n#define BNX2_RXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK\t (1L<<7)\n#define BNX2_RXP_CPU_EVENT_MASK_FIO_ABORT_MASK\t\t (1L<<8)\n#define BNX2_RXP_CPU_EVENT_MASK_SOFT_HALTED_MASK\t (1L<<10)\n#define BNX2_RXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK\t (1L<<11)\n#define BNX2_RXP_CPU_EVENT_MASK_INTERRUPT_MASK\t\t (1L<<12)\n\n#define BNX2_RXP_CPU_PROGRAM_COUNTER\t\t\t0x000c501c\n#define BNX2_RXP_CPU_INSTRUCTION\t\t\t0x000c5020\n#define BNX2_RXP_CPU_DATA_ACCESS\t\t\t0x000c5024\n#define BNX2_RXP_CPU_INTERRUPT_ENABLE\t\t\t0x000c5028\n#define BNX2_RXP_CPU_INTERRUPT_VECTOR\t\t\t0x000c502c\n#define BNX2_RXP_CPU_INTERRUPT_SAVED_PC\t\t\t0x000c5030\n#define BNX2_RXP_CPU_HW_BREAKPOINT\t\t\t0x000c5034\n#define BNX2_RXP_CPU_HW_BREAKPOINT_DISABLE\t\t (1L<<0)\n#define BNX2_RXP_CPU_HW_BREAKPOINT_ADDRESS\t\t (0x3fffffffL<<2)\n\n#define BNX2_RXP_CPU_DEBUG_VECT_PEEK\t\t\t0x000c5038\n#define BNX2_RXP_CPU_DEBUG_VECT_PEEK_1_VALUE\t\t (0x7ffL<<0)\n#define BNX2_RXP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN\t\t (1L<<11)\n#define BNX2_RXP_CPU_DEBUG_VECT_PEEK_1_SEL\t\t (0xfL<<12)\n#define BNX2_RXP_CPU_DEBUG_VECT_PEEK_2_VALUE\t\t (0x7ffL<<16)\n#define BNX2_RXP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN\t\t (1L<<27)\n#define BNX2_RXP_CPU_DEBUG_VECT_PEEK_2_SEL\t\t (0xfL<<28)\n\n#define BNX2_RXP_CPU_LAST_BRANCH_ADDR\t\t\t0x000c5048\n#define BNX2_RXP_CPU_LAST_BRANCH_ADDR_TYPE\t\t (1L<<1)\n#define BNX2_RXP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP\t\t (0L<<1)\n#define BNX2_RXP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH\t (1L<<1)\n#define BNX2_RXP_CPU_LAST_BRANCH_ADDR_LBA\t\t (0x3fffffffL<<2)\n\n#define BNX2_RXP_CPU_REG_FILE\t\t\t\t0x000c5200\n#define BNX2_RXP_PFE_PFE_CTL\t\t\t\t0x000c537c\n#define BNX2_RXP_PFE_PFE_CTL_INC_USAGE_CNT\t\t (1L<<0)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE\t\t\t (0xfL<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_0\t\t\t (0L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_1\t\t\t (1L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_2\t\t\t (2L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_3\t\t\t (3L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_4\t\t\t (4L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_5\t\t\t (5L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_6\t\t\t (6L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_7\t\t\t (7L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_8\t\t\t (8L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_9\t\t\t (9L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_10\t\t (10L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_11\t\t (11L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_12\t\t (12L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_13\t\t (13L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_14\t\t (14L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_SIZE_15\t\t (15L<<4)\n#define BNX2_RXP_PFE_PFE_CTL_PFE_COUNT\t\t\t (0xfL<<12)\n#define BNX2_RXP_PFE_PFE_CTL_OFFSET\t\t\t (0x1ffL<<16)\n\n#define BNX2_RXP_RXPCQ\t\t\t\t\t0x000c5380\n#define BNX2_RXP_CFTQ_CMD\t\t\t\t0x000c53b8\n#define BNX2_RXP_CFTQ_CMD_OFFSET\t\t\t (0x3ffL<<0)\n#define BNX2_RXP_CFTQ_CMD_WR_TOP\t\t\t (1L<<10)\n#define BNX2_RXP_CFTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_RXP_CFTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_RXP_CFTQ_CMD_SFT_RESET\t\t\t (1L<<25)\n#define BNX2_RXP_CFTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_RXP_CFTQ_CMD_ADD_INTERVEN\t\t\t (1L<<27)\n#define BNX2_RXP_CFTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_RXP_CFTQ_CMD_INTERVENE_CLR\t\t\t (1L<<29)\n#define BNX2_RXP_CFTQ_CMD_POP\t\t\t\t (1L<<30)\n#define BNX2_RXP_CFTQ_CMD_BUSY\t\t\t\t (1L<<31)\n\n#define BNX2_RXP_CFTQ_CTL\t\t\t\t0x000c53bc\n#define BNX2_RXP_CFTQ_CTL_INTERVENE\t\t\t (1L<<0)\n#define BNX2_RXP_CFTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_RXP_CFTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_RXP_CFTQ_CTL_MAX_DEPTH\t\t\t (0x3ffL<<12)\n#define BNX2_RXP_CFTQ_CTL_CUR_DEPTH\t\t\t (0x3ffL<<22)\n\n#define BNX2_RXP_RXPQ\t\t\t\t\t0x000c53c0\n#define BNX2_RXP_FTQ_CMD\t\t\t\t0x000c53f8\n#define BNX2_RXP_FTQ_CMD_OFFSET\t\t\t\t (0x3ffL<<0)\n#define BNX2_RXP_FTQ_CMD_WR_TOP\t\t\t\t (1L<<10)\n#define BNX2_RXP_FTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_RXP_FTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_RXP_FTQ_CMD_SFT_RESET\t\t\t (1L<<25)\n#define BNX2_RXP_FTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_RXP_FTQ_CMD_ADD_INTERVEN\t\t\t (1L<<27)\n#define BNX2_RXP_FTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_RXP_FTQ_CMD_INTERVENE_CLR\t\t\t (1L<<29)\n#define BNX2_RXP_FTQ_CMD_POP\t\t\t\t (1L<<30)\n#define BNX2_RXP_FTQ_CMD_BUSY\t\t\t\t (1L<<31)\n\n#define BNX2_RXP_FTQ_CTL\t\t\t\t0x000c53fc\n#define BNX2_RXP_FTQ_CTL_INTERVENE\t\t\t (1L<<0)\n#define BNX2_RXP_FTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_RXP_FTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_RXP_FTQ_CTL_MAX_DEPTH\t\t\t (0x3ffL<<12)\n#define BNX2_RXP_FTQ_CTL_CUR_DEPTH\t\t\t (0x3ffL<<22)\n\n#define BNX2_RXP_SCRATCH\t\t\t\t0x000e0000\n#define BNX2_RXP_SCRATCH_RXP_FLOOD\t\t\t 0x000e0024\n#define BNX2_RXP_SCRATCH_RSS_TBL_SZ\t\t\t 0x000e0038\n#define BNX2_RXP_SCRATCH_RSS_TBL\t\t\t 0x000e003c\n#define BNX2_RXP_SCRATCH_RSS_TBL_MAX_ENTRIES\t\t 128\n\n\n \n#define BNX2_COM_CKSUM_ERROR_STATUS\t\t\t0x00100000\n#define BNX2_COM_CKSUM_ERROR_STATUS_CALCULATED\t\t (0xffffL<<0)\n#define BNX2_COM_CKSUM_ERROR_STATUS_EXPECTED\t\t (0xffffL<<16)\n\n#define BNX2_COM_CPU_MODE\t\t\t\t0x00105000\n#define BNX2_COM_CPU_MODE_LOCAL_RST\t\t\t (1L<<0)\n#define BNX2_COM_CPU_MODE_STEP_ENA\t\t\t (1L<<1)\n#define BNX2_COM_CPU_MODE_PAGE_0_DATA_ENA\t\t (1L<<2)\n#define BNX2_COM_CPU_MODE_PAGE_0_INST_ENA\t\t (1L<<3)\n#define BNX2_COM_CPU_MODE_MSG_BIT1\t\t\t (1L<<6)\n#define BNX2_COM_CPU_MODE_INTERRUPT_ENA\t\t\t (1L<<7)\n#define BNX2_COM_CPU_MODE_SOFT_HALT\t\t\t (1L<<10)\n#define BNX2_COM_CPU_MODE_BAD_DATA_HALT_ENA\t\t (1L<<11)\n#define BNX2_COM_CPU_MODE_BAD_INST_HALT_ENA\t\t (1L<<12)\n#define BNX2_COM_CPU_MODE_FIO_ABORT_HALT_ENA\t\t (1L<<13)\n#define BNX2_COM_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA\t (1L<<15)\n\n#define BNX2_COM_CPU_STATE\t\t\t\t0x00105004\n#define BNX2_COM_CPU_STATE_BREAKPOINT\t\t\t (1L<<0)\n#define BNX2_COM_CPU_STATE_BAD_INST_HALTED\t\t (1L<<2)\n#define BNX2_COM_CPU_STATE_PAGE_0_DATA_HALTED\t\t (1L<<3)\n#define BNX2_COM_CPU_STATE_PAGE_0_INST_HALTED\t\t (1L<<4)\n#define BNX2_COM_CPU_STATE_BAD_DATA_ADDR_HALTED\t\t (1L<<5)\n#define BNX2_COM_CPU_STATE_BAD_PC_HALTED\t\t (1L<<6)\n#define BNX2_COM_CPU_STATE_ALIGN_HALTED\t\t\t (1L<<7)\n#define BNX2_COM_CPU_STATE_FIO_ABORT_HALTED\t\t (1L<<8)\n#define BNX2_COM_CPU_STATE_SOFT_HALTED\t\t\t (1L<<10)\n#define BNX2_COM_CPU_STATE_SPAD_UNDERFLOW\t\t (1L<<11)\n#define BNX2_COM_CPU_STATE_INTERRUPT\t\t\t (1L<<12)\n#define BNX2_COM_CPU_STATE_DATA_ACCESS_STALL\t\t (1L<<14)\n#define BNX2_COM_CPU_STATE_INST_FETCH_STALL\t\t (1L<<15)\n#define BNX2_COM_CPU_STATE_BLOCKED_READ\t\t\t (1L<<31)\n\n#define BNX2_COM_CPU_EVENT_MASK\t\t\t\t0x00105008\n#define BNX2_COM_CPU_EVENT_MASK_BREAKPOINT_MASK\t\t (1L<<0)\n#define BNX2_COM_CPU_EVENT_MASK_BAD_INST_HALTED_MASK\t (1L<<2)\n#define BNX2_COM_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK\t (1L<<3)\n#define BNX2_COM_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK\t (1L<<4)\n#define BNX2_COM_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK\t (1L<<5)\n#define BNX2_COM_CPU_EVENT_MASK_BAD_PC_HALTED_MASK\t (1L<<6)\n#define BNX2_COM_CPU_EVENT_MASK_ALIGN_HALTED_MASK\t (1L<<7)\n#define BNX2_COM_CPU_EVENT_MASK_FIO_ABORT_MASK\t\t (1L<<8)\n#define BNX2_COM_CPU_EVENT_MASK_SOFT_HALTED_MASK\t (1L<<10)\n#define BNX2_COM_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK\t (1L<<11)\n#define BNX2_COM_CPU_EVENT_MASK_INTERRUPT_MASK\t\t (1L<<12)\n\n#define BNX2_COM_CPU_PROGRAM_COUNTER\t\t\t0x0010501c\n#define BNX2_COM_CPU_INSTRUCTION\t\t\t0x00105020\n#define BNX2_COM_CPU_DATA_ACCESS\t\t\t0x00105024\n#define BNX2_COM_CPU_INTERRUPT_ENABLE\t\t\t0x00105028\n#define BNX2_COM_CPU_INTERRUPT_VECTOR\t\t\t0x0010502c\n#define BNX2_COM_CPU_INTERRUPT_SAVED_PC\t\t\t0x00105030\n#define BNX2_COM_CPU_HW_BREAKPOINT\t\t\t0x00105034\n#define BNX2_COM_CPU_HW_BREAKPOINT_DISABLE\t\t (1L<<0)\n#define BNX2_COM_CPU_HW_BREAKPOINT_ADDRESS\t\t (0x3fffffffL<<2)\n\n#define BNX2_COM_CPU_DEBUG_VECT_PEEK\t\t\t0x00105038\n#define BNX2_COM_CPU_DEBUG_VECT_PEEK_1_VALUE\t\t (0x7ffL<<0)\n#define BNX2_COM_CPU_DEBUG_VECT_PEEK_1_PEEK_EN\t\t (1L<<11)\n#define BNX2_COM_CPU_DEBUG_VECT_PEEK_1_SEL\t\t (0xfL<<12)\n#define BNX2_COM_CPU_DEBUG_VECT_PEEK_2_VALUE\t\t (0x7ffL<<16)\n#define BNX2_COM_CPU_DEBUG_VECT_PEEK_2_PEEK_EN\t\t (1L<<27)\n#define BNX2_COM_CPU_DEBUG_VECT_PEEK_2_SEL\t\t (0xfL<<28)\n\n#define BNX2_COM_CPU_LAST_BRANCH_ADDR\t\t\t0x00105048\n#define BNX2_COM_CPU_LAST_BRANCH_ADDR_TYPE\t\t (1L<<1)\n#define BNX2_COM_CPU_LAST_BRANCH_ADDR_TYPE_JUMP\t\t (0L<<1)\n#define BNX2_COM_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH\t (1L<<1)\n#define BNX2_COM_CPU_LAST_BRANCH_ADDR_LBA\t\t (0x3fffffffL<<2)\n\n#define BNX2_COM_CPU_REG_FILE\t\t\t\t0x00105200\n#define BNX2_COM_COMTQ_PFE_PFE_CTL\t\t\t0x001052bc\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_INC_USAGE_CNT\t (1L<<0)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE\t\t (0xfL<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_0\t\t (0L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_1\t\t (1L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_2\t\t (2L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_3\t\t (3L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_4\t\t (4L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_5\t\t (5L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_6\t\t (6L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_7\t\t (7L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_8\t\t (8L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_9\t\t (9L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_10\t\t (10L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_11\t\t (11L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_12\t\t (12L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_13\t\t (13L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_14\t\t (14L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_SIZE_15\t\t (15L<<4)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_PFE_COUNT\t\t (0xfL<<12)\n#define BNX2_COM_COMTQ_PFE_PFE_CTL_OFFSET\t\t (0x1ffL<<16)\n\n#define BNX2_COM_COMXQ\t\t\t\t\t0x00105340\n#define BNX2_COM_COMXQ_FTQ_CMD\t\t\t\t0x00105378\n#define BNX2_COM_COMXQ_FTQ_CMD_OFFSET\t\t\t (0x3ffL<<0)\n#define BNX2_COM_COMXQ_FTQ_CMD_WR_TOP\t\t\t (1L<<10)\n#define BNX2_COM_COMXQ_FTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_COM_COMXQ_FTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_COM_COMXQ_FTQ_CMD_SFT_RESET\t\t (1L<<25)\n#define BNX2_COM_COMXQ_FTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_COM_COMXQ_FTQ_CMD_ADD_INTERVEN\t\t (1L<<27)\n#define BNX2_COM_COMXQ_FTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_COM_COMXQ_FTQ_CMD_INTERVENE_CLR\t\t (1L<<29)\n#define BNX2_COM_COMXQ_FTQ_CMD_POP\t\t\t (1L<<30)\n#define BNX2_COM_COMXQ_FTQ_CMD_BUSY\t\t\t (1L<<31)\n\n#define BNX2_COM_COMXQ_FTQ_CTL\t\t\t\t0x0010537c\n#define BNX2_COM_COMXQ_FTQ_CTL_INTERVENE\t\t (1L<<0)\n#define BNX2_COM_COMXQ_FTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_COM_COMXQ_FTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_COM_COMXQ_FTQ_CTL_MAX_DEPTH\t\t (0x3ffL<<12)\n#define BNX2_COM_COMXQ_FTQ_CTL_CUR_DEPTH\t\t (0x3ffL<<22)\n\n#define BNX2_COM_COMTQ\t\t\t\t\t0x00105380\n#define BNX2_COM_COMTQ_FTQ_CMD\t\t\t\t0x001053b8\n#define BNX2_COM_COMTQ_FTQ_CMD_OFFSET\t\t\t (0x3ffL<<0)\n#define BNX2_COM_COMTQ_FTQ_CMD_WR_TOP\t\t\t (1L<<10)\n#define BNX2_COM_COMTQ_FTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_COM_COMTQ_FTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_COM_COMTQ_FTQ_CMD_SFT_RESET\t\t (1L<<25)\n#define BNX2_COM_COMTQ_FTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_COM_COMTQ_FTQ_CMD_ADD_INTERVEN\t\t (1L<<27)\n#define BNX2_COM_COMTQ_FTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_COM_COMTQ_FTQ_CMD_INTERVENE_CLR\t\t (1L<<29)\n#define BNX2_COM_COMTQ_FTQ_CMD_POP\t\t\t (1L<<30)\n#define BNX2_COM_COMTQ_FTQ_CMD_BUSY\t\t\t (1L<<31)\n\n#define BNX2_COM_COMTQ_FTQ_CTL\t\t\t\t0x001053bc\n#define BNX2_COM_COMTQ_FTQ_CTL_INTERVENE\t\t (1L<<0)\n#define BNX2_COM_COMTQ_FTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_COM_COMTQ_FTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_COM_COMTQ_FTQ_CTL_MAX_DEPTH\t\t (0x3ffL<<12)\n#define BNX2_COM_COMTQ_FTQ_CTL_CUR_DEPTH\t\t (0x3ffL<<22)\n\n#define BNX2_COM_COMQ\t\t\t\t\t0x001053c0\n#define BNX2_COM_COMQ_FTQ_CMD\t\t\t\t0x001053f8\n#define BNX2_COM_COMQ_FTQ_CMD_OFFSET\t\t\t (0x3ffL<<0)\n#define BNX2_COM_COMQ_FTQ_CMD_WR_TOP\t\t\t (1L<<10)\n#define BNX2_COM_COMQ_FTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_COM_COMQ_FTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_COM_COMQ_FTQ_CMD_SFT_RESET\t\t\t (1L<<25)\n#define BNX2_COM_COMQ_FTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_COM_COMQ_FTQ_CMD_ADD_INTERVEN\t\t (1L<<27)\n#define BNX2_COM_COMQ_FTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_COM_COMQ_FTQ_CMD_INTERVENE_CLR\t\t (1L<<29)\n#define BNX2_COM_COMQ_FTQ_CMD_POP\t\t\t (1L<<30)\n#define BNX2_COM_COMQ_FTQ_CMD_BUSY\t\t\t (1L<<31)\n\n#define BNX2_COM_COMQ_FTQ_CTL\t\t\t\t0x001053fc\n#define BNX2_COM_COMQ_FTQ_CTL_INTERVENE\t\t\t (1L<<0)\n#define BNX2_COM_COMQ_FTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_COM_COMQ_FTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_COM_COMQ_FTQ_CTL_MAX_DEPTH\t\t\t (0x3ffL<<12)\n#define BNX2_COM_COMQ_FTQ_CTL_CUR_DEPTH\t\t\t (0x3ffL<<22)\n\n#define BNX2_COM_SCRATCH\t\t\t\t0x00120000\n\n#define BNX2_FW_RX_LOW_LATENCY\t\t\t\t 0x00120058\n#define BNX2_FW_RX_DROP_COUNT\t\t\t\t 0x00120084\n\n\n \n#define BNX2_CP_CKSUM_ERROR_STATUS\t\t\t0x00180000\n#define BNX2_CP_CKSUM_ERROR_STATUS_CALCULATED\t\t (0xffffL<<0)\n#define BNX2_CP_CKSUM_ERROR_STATUS_EXPECTED\t\t (0xffffL<<16)\n\n#define BNX2_CP_CPU_MODE\t\t\t\t0x00185000\n#define BNX2_CP_CPU_MODE_LOCAL_RST\t\t\t (1L<<0)\n#define BNX2_CP_CPU_MODE_STEP_ENA\t\t\t (1L<<1)\n#define BNX2_CP_CPU_MODE_PAGE_0_DATA_ENA\t\t (1L<<2)\n#define BNX2_CP_CPU_MODE_PAGE_0_INST_ENA\t\t (1L<<3)\n#define BNX2_CP_CPU_MODE_MSG_BIT1\t\t\t (1L<<6)\n#define BNX2_CP_CPU_MODE_INTERRUPT_ENA\t\t\t (1L<<7)\n#define BNX2_CP_CPU_MODE_SOFT_HALT\t\t\t (1L<<10)\n#define BNX2_CP_CPU_MODE_BAD_DATA_HALT_ENA\t\t (1L<<11)\n#define BNX2_CP_CPU_MODE_BAD_INST_HALT_ENA\t\t (1L<<12)\n#define BNX2_CP_CPU_MODE_FIO_ABORT_HALT_ENA\t\t (1L<<13)\n#define BNX2_CP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA\t (1L<<15)\n\n#define BNX2_CP_CPU_STATE\t\t\t\t0x00185004\n#define BNX2_CP_CPU_STATE_BREAKPOINT\t\t\t (1L<<0)\n#define BNX2_CP_CPU_STATE_BAD_INST_HALTED\t\t (1L<<2)\n#define BNX2_CP_CPU_STATE_PAGE_0_DATA_HALTED\t\t (1L<<3)\n#define BNX2_CP_CPU_STATE_PAGE_0_INST_HALTED\t\t (1L<<4)\n#define BNX2_CP_CPU_STATE_BAD_DATA_ADDR_HALTED\t\t (1L<<5)\n#define BNX2_CP_CPU_STATE_BAD_PC_HALTED\t\t\t (1L<<6)\n#define BNX2_CP_CPU_STATE_ALIGN_HALTED\t\t\t (1L<<7)\n#define BNX2_CP_CPU_STATE_FIO_ABORT_HALTED\t\t (1L<<8)\n#define BNX2_CP_CPU_STATE_SOFT_HALTED\t\t\t (1L<<10)\n#define BNX2_CP_CPU_STATE_SPAD_UNDERFLOW\t\t (1L<<11)\n#define BNX2_CP_CPU_STATE_INTERRUPT\t\t\t (1L<<12)\n#define BNX2_CP_CPU_STATE_DATA_ACCESS_STALL\t\t (1L<<14)\n#define BNX2_CP_CPU_STATE_INST_FETCH_STALL\t\t (1L<<15)\n#define BNX2_CP_CPU_STATE_BLOCKED_READ\t\t\t (1L<<31)\n\n#define BNX2_CP_CPU_EVENT_MASK\t\t\t\t0x00185008\n#define BNX2_CP_CPU_EVENT_MASK_BREAKPOINT_MASK\t\t (1L<<0)\n#define BNX2_CP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK\t (1L<<2)\n#define BNX2_CP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK\t (1L<<3)\n#define BNX2_CP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK\t (1L<<4)\n#define BNX2_CP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK\t (1L<<5)\n#define BNX2_CP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK\t (1L<<6)\n#define BNX2_CP_CPU_EVENT_MASK_ALIGN_HALTED_MASK\t (1L<<7)\n#define BNX2_CP_CPU_EVENT_MASK_FIO_ABORT_MASK\t\t (1L<<8)\n#define BNX2_CP_CPU_EVENT_MASK_SOFT_HALTED_MASK\t\t (1L<<10)\n#define BNX2_CP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK\t (1L<<11)\n#define BNX2_CP_CPU_EVENT_MASK_INTERRUPT_MASK\t\t (1L<<12)\n\n#define BNX2_CP_CPU_PROGRAM_COUNTER\t\t\t0x0018501c\n#define BNX2_CP_CPU_INSTRUCTION\t\t\t\t0x00185020\n#define BNX2_CP_CPU_DATA_ACCESS\t\t\t\t0x00185024\n#define BNX2_CP_CPU_INTERRUPT_ENABLE\t\t\t0x00185028\n#define BNX2_CP_CPU_INTERRUPT_VECTOR\t\t\t0x0018502c\n#define BNX2_CP_CPU_INTERRUPT_SAVED_PC\t\t\t0x00185030\n#define BNX2_CP_CPU_HW_BREAKPOINT\t\t\t0x00185034\n#define BNX2_CP_CPU_HW_BREAKPOINT_DISABLE\t\t (1L<<0)\n#define BNX2_CP_CPU_HW_BREAKPOINT_ADDRESS\t\t (0x3fffffffL<<2)\n\n#define BNX2_CP_CPU_DEBUG_VECT_PEEK\t\t\t0x00185038\n#define BNX2_CP_CPU_DEBUG_VECT_PEEK_1_VALUE\t\t (0x7ffL<<0)\n#define BNX2_CP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN\t\t (1L<<11)\n#define BNX2_CP_CPU_DEBUG_VECT_PEEK_1_SEL\t\t (0xfL<<12)\n#define BNX2_CP_CPU_DEBUG_VECT_PEEK_2_VALUE\t\t (0x7ffL<<16)\n#define BNX2_CP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN\t\t (1L<<27)\n#define BNX2_CP_CPU_DEBUG_VECT_PEEK_2_SEL\t\t (0xfL<<28)\n\n#define BNX2_CP_CPU_LAST_BRANCH_ADDR\t\t\t0x00185048\n#define BNX2_CP_CPU_LAST_BRANCH_ADDR_TYPE\t\t (1L<<1)\n#define BNX2_CP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP\t\t (0L<<1)\n#define BNX2_CP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH\t (1L<<1)\n#define BNX2_CP_CPU_LAST_BRANCH_ADDR_LBA\t\t (0x3fffffffL<<2)\n\n#define BNX2_CP_CPU_REG_FILE\t\t\t\t0x00185200\n#define BNX2_CP_CPQ_PFE_PFE_CTL\t\t\t\t0x001853bc\n#define BNX2_CP_CPQ_PFE_PFE_CTL_INC_USAGE_CNT\t\t (1L<<0)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE\t\t (0xfL<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_0\t\t (0L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_1\t\t (1L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_2\t\t (2L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_3\t\t (3L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_4\t\t (4L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_5\t\t (5L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_6\t\t (6L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_7\t\t (7L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_8\t\t (8L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_9\t\t (9L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_10\t\t (10L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_11\t\t (11L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_12\t\t (12L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_13\t\t (13L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_14\t\t (14L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_SIZE_15\t\t (15L<<4)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_PFE_COUNT\t\t (0xfL<<12)\n#define BNX2_CP_CPQ_PFE_PFE_CTL_OFFSET\t\t\t (0x1ffL<<16)\n\n#define BNX2_CP_CPQ\t\t\t\t\t0x001853c0\n#define BNX2_CP_CPQ_FTQ_CMD\t\t\t\t0x001853f8\n#define BNX2_CP_CPQ_FTQ_CMD_OFFSET\t\t\t (0x3ffL<<0)\n#define BNX2_CP_CPQ_FTQ_CMD_WR_TOP\t\t\t (1L<<10)\n#define BNX2_CP_CPQ_FTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_CP_CPQ_FTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_CP_CPQ_FTQ_CMD_SFT_RESET\t\t\t (1L<<25)\n#define BNX2_CP_CPQ_FTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_CP_CPQ_FTQ_CMD_ADD_INTERVEN\t\t (1L<<27)\n#define BNX2_CP_CPQ_FTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_CP_CPQ_FTQ_CMD_INTERVENE_CLR\t\t (1L<<29)\n#define BNX2_CP_CPQ_FTQ_CMD_POP\t\t\t\t (1L<<30)\n#define BNX2_CP_CPQ_FTQ_CMD_BUSY\t\t\t (1L<<31)\n\n#define BNX2_CP_CPQ_FTQ_CTL\t\t\t\t0x001853fc\n#define BNX2_CP_CPQ_FTQ_CTL_INTERVENE\t\t\t (1L<<0)\n#define BNX2_CP_CPQ_FTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_CP_CPQ_FTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_CP_CPQ_FTQ_CTL_MAX_DEPTH\t\t\t (0x3ffL<<12)\n#define BNX2_CP_CPQ_FTQ_CTL_CUR_DEPTH\t\t\t (0x3ffL<<22)\n\n#define BNX2_CP_SCRATCH\t\t\t\t\t0x001a0000\n\n#define BNX2_FW_MAX_ISCSI_CONN\t\t\t\t 0x001a0080\n\n\n \n#define BNX2_MCP_MCP_CONTROL\t\t\t\t0x00140080\n#define BNX2_MCP_MCP_CONTROL_SMBUS_SEL\t\t\t (1L<<30)\n#define BNX2_MCP_MCP_CONTROL_MCP_ISOLATE\t\t (1L<<31)\n\n#define BNX2_MCP_MCP_ATTENTION_STATUS\t\t\t0x00140084\n#define BNX2_MCP_MCP_ATTENTION_STATUS_DRV_DOORBELL\t (1L<<29)\n#define BNX2_MCP_MCP_ATTENTION_STATUS_WATCHDOG_TIMEOUT\t (1L<<30)\n#define BNX2_MCP_MCP_ATTENTION_STATUS_CPU_EVENT\t\t (1L<<31)\n\n#define BNX2_MCP_MCP_HEARTBEAT_CONTROL\t\t\t0x00140088\n#define BNX2_MCP_MCP_HEARTBEAT_CONTROL_MCP_HEARTBEAT_ENABLE\t (1L<<31)\n\n#define BNX2_MCP_MCP_HEARTBEAT_STATUS\t\t\t0x0014008c\n#define BNX2_MCP_MCP_HEARTBEAT_STATUS_MCP_HEARTBEAT_PERIOD\t (0x7ffL<<0)\n#define BNX2_MCP_MCP_HEARTBEAT_STATUS_VALID\t\t (1L<<31)\n\n#define BNX2_MCP_MCP_HEARTBEAT\t\t\t\t0x00140090\n#define BNX2_MCP_MCP_HEARTBEAT_MCP_HEARTBEAT_COUNT\t (0x3fffffffL<<0)\n#define BNX2_MCP_MCP_HEARTBEAT_MCP_HEARTBEAT_INC\t (1L<<30)\n#define BNX2_MCP_MCP_HEARTBEAT_MCP_HEARTBEAT_RESET\t (1L<<31)\n\n#define BNX2_MCP_WATCHDOG_RESET\t\t\t\t0x00140094\n#define BNX2_MCP_WATCHDOG_RESET_WATCHDOG_RESET\t\t (1L<<31)\n\n#define BNX2_MCP_WATCHDOG_CONTROL\t\t\t0x00140098\n#define BNX2_MCP_WATCHDOG_CONTROL_WATCHDOG_TIMEOUT\t (0xfffffffL<<0)\n#define BNX2_MCP_WATCHDOG_CONTROL_WATCHDOG_ATTN\t\t (1L<<29)\n#define BNX2_MCP_WATCHDOG_CONTROL_MCP_RST_ENABLE\t (1L<<30)\n#define BNX2_MCP_WATCHDOG_CONTROL_WATCHDOG_ENABLE\t (1L<<31)\n\n#define BNX2_MCP_ACCESS_LOCK\t\t\t\t0x0014009c\n#define BNX2_MCP_ACCESS_LOCK_LOCK\t\t\t (1L<<31)\n\n#define BNX2_MCP_TOE_ID\t\t\t\t\t0x001400a0\n#define BNX2_MCP_TOE_ID_FUNCTION_ID\t\t\t (1L<<31)\n\n#define BNX2_MCP_MAILBOX_CFG\t\t\t\t0x001400a4\n#define BNX2_MCP_MAILBOX_CFG_MAILBOX_OFFSET\t\t (0x3fffL<<0)\n#define BNX2_MCP_MAILBOX_CFG_MAILBOX_SIZE\t\t (0xfffL<<20)\n\n#define BNX2_MCP_MAILBOX_CFG_OTHER_FUNC\t\t\t0x001400a8\n#define BNX2_MCP_MAILBOX_CFG_OTHER_FUNC_MAILBOX_OFFSET\t (0x3fffL<<0)\n#define BNX2_MCP_MAILBOX_CFG_OTHER_FUNC_MAILBOX_SIZE\t (0xfffL<<20)\n\n#define BNX2_MCP_MCP_DOORBELL\t\t\t\t0x001400ac\n#define BNX2_MCP_MCP_DOORBELL_MCP_DOORBELL\t\t (1L<<31)\n\n#define BNX2_MCP_DRIVER_DOORBELL\t\t\t0x001400b0\n#define BNX2_MCP_DRIVER_DOORBELL_DRIVER_DOORBELL\t (1L<<31)\n\n#define BNX2_MCP_DRIVER_DOORBELL_OTHER_FUNC\t\t0x001400b4\n#define BNX2_MCP_DRIVER_DOORBELL_OTHER_FUNC_DRIVER_DOORBELL\t (1L<<31)\n\n#define BNX2_MCP_CPU_MODE\t\t\t\t0x00145000\n#define BNX2_MCP_CPU_MODE_LOCAL_RST\t\t\t (1L<<0)\n#define BNX2_MCP_CPU_MODE_STEP_ENA\t\t\t (1L<<1)\n#define BNX2_MCP_CPU_MODE_PAGE_0_DATA_ENA\t\t (1L<<2)\n#define BNX2_MCP_CPU_MODE_PAGE_0_INST_ENA\t\t (1L<<3)\n#define BNX2_MCP_CPU_MODE_MSG_BIT1\t\t\t (1L<<6)\n#define BNX2_MCP_CPU_MODE_INTERRUPT_ENA\t\t\t (1L<<7)\n#define BNX2_MCP_CPU_MODE_SOFT_HALT\t\t\t (1L<<10)\n#define BNX2_MCP_CPU_MODE_BAD_DATA_HALT_ENA\t\t (1L<<11)\n#define BNX2_MCP_CPU_MODE_BAD_INST_HALT_ENA\t\t (1L<<12)\n#define BNX2_MCP_CPU_MODE_FIO_ABORT_HALT_ENA\t\t (1L<<13)\n#define BNX2_MCP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA\t (1L<<15)\n\n#define BNX2_MCP_CPU_STATE\t\t\t\t0x00145004\n#define BNX2_MCP_CPU_STATE_BREAKPOINT\t\t\t (1L<<0)\n#define BNX2_MCP_CPU_STATE_BAD_INST_HALTED\t\t (1L<<2)\n#define BNX2_MCP_CPU_STATE_PAGE_0_DATA_HALTED\t\t (1L<<3)\n#define BNX2_MCP_CPU_STATE_PAGE_0_INST_HALTED\t\t (1L<<4)\n#define BNX2_MCP_CPU_STATE_BAD_DATA_ADDR_HALTED\t\t (1L<<5)\n#define BNX2_MCP_CPU_STATE_BAD_PC_HALTED\t\t (1L<<6)\n#define BNX2_MCP_CPU_STATE_ALIGN_HALTED\t\t\t (1L<<7)\n#define BNX2_MCP_CPU_STATE_FIO_ABORT_HALTED\t\t (1L<<8)\n#define BNX2_MCP_CPU_STATE_SOFT_HALTED\t\t\t (1L<<10)\n#define BNX2_MCP_CPU_STATE_SPAD_UNDERFLOW\t\t (1L<<11)\n#define BNX2_MCP_CPU_STATE_INTERRUPT\t\t\t (1L<<12)\n#define BNX2_MCP_CPU_STATE_DATA_ACCESS_STALL\t\t (1L<<14)\n#define BNX2_MCP_CPU_STATE_INST_FETCH_STALL\t\t (1L<<15)\n#define BNX2_MCP_CPU_STATE_BLOCKED_READ\t\t\t (1L<<31)\n\n#define BNX2_MCP_CPU_EVENT_MASK\t\t\t\t0x00145008\n#define BNX2_MCP_CPU_EVENT_MASK_BREAKPOINT_MASK\t\t (1L<<0)\n#define BNX2_MCP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK\t (1L<<2)\n#define BNX2_MCP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK\t (1L<<3)\n#define BNX2_MCP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK\t (1L<<4)\n#define BNX2_MCP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK\t (1L<<5)\n#define BNX2_MCP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK\t (1L<<6)\n#define BNX2_MCP_CPU_EVENT_MASK_ALIGN_HALTED_MASK\t (1L<<7)\n#define BNX2_MCP_CPU_EVENT_MASK_FIO_ABORT_MASK\t\t (1L<<8)\n#define BNX2_MCP_CPU_EVENT_MASK_SOFT_HALTED_MASK\t (1L<<10)\n#define BNX2_MCP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK\t (1L<<11)\n#define BNX2_MCP_CPU_EVENT_MASK_INTERRUPT_MASK\t\t (1L<<12)\n\n#define BNX2_MCP_CPU_PROGRAM_COUNTER\t\t\t0x0014501c\n#define BNX2_MCP_CPU_INSTRUCTION\t\t\t0x00145020\n#define BNX2_MCP_CPU_DATA_ACCESS\t\t\t0x00145024\n#define BNX2_MCP_CPU_INTERRUPT_ENABLE\t\t\t0x00145028\n#define BNX2_MCP_CPU_INTERRUPT_VECTOR\t\t\t0x0014502c\n#define BNX2_MCP_CPU_INTERRUPT_SAVED_PC\t\t\t0x00145030\n#define BNX2_MCP_CPU_HW_BREAKPOINT\t\t\t0x00145034\n#define BNX2_MCP_CPU_HW_BREAKPOINT_DISABLE\t\t (1L<<0)\n#define BNX2_MCP_CPU_HW_BREAKPOINT_ADDRESS\t\t (0x3fffffffL<<2)\n\n#define BNX2_MCP_CPU_DEBUG_VECT_PEEK\t\t\t0x00145038\n#define BNX2_MCP_CPU_DEBUG_VECT_PEEK_1_VALUE\t\t (0x7ffL<<0)\n#define BNX2_MCP_CPU_DEBUG_VECT_PEEK_1_PEEK_EN\t\t (1L<<11)\n#define BNX2_MCP_CPU_DEBUG_VECT_PEEK_1_SEL\t\t (0xfL<<12)\n#define BNX2_MCP_CPU_DEBUG_VECT_PEEK_2_VALUE\t\t (0x7ffL<<16)\n#define BNX2_MCP_CPU_DEBUG_VECT_PEEK_2_PEEK_EN\t\t (1L<<27)\n#define BNX2_MCP_CPU_DEBUG_VECT_PEEK_2_SEL\t\t (0xfL<<28)\n\n#define BNX2_MCP_CPU_LAST_BRANCH_ADDR\t\t\t0x00145048\n#define BNX2_MCP_CPU_LAST_BRANCH_ADDR_TYPE\t\t (1L<<1)\n#define BNX2_MCP_CPU_LAST_BRANCH_ADDR_TYPE_JUMP\t\t (0L<<1)\n#define BNX2_MCP_CPU_LAST_BRANCH_ADDR_TYPE_BRANCH\t (1L<<1)\n#define BNX2_MCP_CPU_LAST_BRANCH_ADDR_LBA\t\t (0x3fffffffL<<2)\n\n#define BNX2_MCP_CPU_REG_FILE\t\t\t\t0x00145200\n#define BNX2_MCP_MCPQ\t\t\t\t\t0x001453c0\n#define BNX2_MCP_MCPQ_FTQ_CMD\t\t\t\t0x001453f8\n#define BNX2_MCP_MCPQ_FTQ_CMD_OFFSET\t\t\t (0x3ffL<<0)\n#define BNX2_MCP_MCPQ_FTQ_CMD_WR_TOP\t\t\t (1L<<10)\n#define BNX2_MCP_MCPQ_FTQ_CMD_WR_TOP_0\t\t\t (0L<<10)\n#define BNX2_MCP_MCPQ_FTQ_CMD_WR_TOP_1\t\t\t (1L<<10)\n#define BNX2_MCP_MCPQ_FTQ_CMD_SFT_RESET\t\t\t (1L<<25)\n#define BNX2_MCP_MCPQ_FTQ_CMD_RD_DATA\t\t\t (1L<<26)\n#define BNX2_MCP_MCPQ_FTQ_CMD_ADD_INTERVEN\t\t (1L<<27)\n#define BNX2_MCP_MCPQ_FTQ_CMD_ADD_DATA\t\t\t (1L<<28)\n#define BNX2_MCP_MCPQ_FTQ_CMD_INTERVENE_CLR\t\t (1L<<29)\n#define BNX2_MCP_MCPQ_FTQ_CMD_POP\t\t\t (1L<<30)\n#define BNX2_MCP_MCPQ_FTQ_CMD_BUSY\t\t\t (1L<<31)\n\n#define BNX2_MCP_MCPQ_FTQ_CTL\t\t\t\t0x001453fc\n#define BNX2_MCP_MCPQ_FTQ_CTL_INTERVENE\t\t\t (1L<<0)\n#define BNX2_MCP_MCPQ_FTQ_CTL_OVERFLOW\t\t\t (1L<<1)\n#define BNX2_MCP_MCPQ_FTQ_CTL_FORCE_INTERVENE\t\t (1L<<2)\n#define BNX2_MCP_MCPQ_FTQ_CTL_MAX_DEPTH\t\t\t (0x3ffL<<12)\n#define BNX2_MCP_MCPQ_FTQ_CTL_CUR_DEPTH\t\t\t (0x3ffL<<22)\n\n#define BNX2_MCP_ROM\t\t\t\t\t0x00150000\n#define BNX2_MCP_SCRATCH\t\t\t\t0x00160000\n#define BNX2_MCP_STATE_P1\t\t\t\t 0x0016f9c8\n#define BNX2_MCP_STATE_P0\t\t\t\t 0x0016fdc8\n#define BNX2_MCP_STATE_P1_5708\t\t\t\t 0x001699c8\n#define BNX2_MCP_STATE_P0_5708\t\t\t\t 0x00169dc8\n\n#define BNX2_SHM_HDR_SIGNATURE\t\t\t\tBNX2_MCP_SCRATCH\n#define BNX2_SHM_HDR_SIGNATURE_SIG_MASK\t\t\t 0xffff0000\n#define BNX2_SHM_HDR_SIGNATURE_SIG\t\t\t 0x53530000\n#define BNX2_SHM_HDR_SIGNATURE_VER_MASK\t\t\t 0x000000ff\n#define BNX2_SHM_HDR_SIGNATURE_VER_ONE\t\t\t 0x00000001\n\n#define BNX2_SHM_HDR_ADDR_0\t\t\t\tBNX2_MCP_SCRATCH + 4\n#define BNX2_SHM_HDR_ADDR_1\t\t\t\tBNX2_MCP_SCRATCH + 8\n\n\n#define NUM_MC_HASH_REGISTERS   8\n\n\n \n#define PHY_BCM5706_PHY_ID                          0x00206160\n\n#define PHY_ID(id)                                  ((id) & 0xfffffff0)\n#define PHY_REV_ID(id)                              ((id) & 0xf)\n\n \n\n#define BCM5708S_BMCR_FORCE_2500\t\t0x20\n\n#define BCM5708S_UP1\t\t\t\t0xb\n\n#define BCM5708S_UP1_2G5\t\t\t0x1\n\n#define BCM5708S_BLK_ADDR\t\t\t0x1f\n\n#define BCM5708S_BLK_ADDR_DIG\t\t\t0x0000\n#define BCM5708S_BLK_ADDR_DIG3\t\t\t0x0002\n#define BCM5708S_BLK_ADDR_TX_MISC\t\t0x0005\n\n \n#define BCM5708S_1000X_CTL1\t\t\t0x10\n\n#define BCM5708S_1000X_CTL1_FIBER_MODE\t\t0x0001\n#define BCM5708S_1000X_CTL1_AUTODET_EN\t\t0x0010\n\n#define BCM5708S_1000X_CTL2\t\t\t0x11\n\n#define BCM5708S_1000X_CTL2_PLLEL_DET_EN\t0x0001\n\n#define BCM5708S_1000X_STAT1\t\t\t0x14\n\n#define BCM5708S_1000X_STAT1_SGMII\t\t0x0001\n#define BCM5708S_1000X_STAT1_LINK\t\t0x0002\n#define BCM5708S_1000X_STAT1_FD\t\t\t0x0004\n#define BCM5708S_1000X_STAT1_SPEED_MASK\t\t0x0018\n#define BCM5708S_1000X_STAT1_SPEED_10\t\t0x0000\n#define BCM5708S_1000X_STAT1_SPEED_100\t\t0x0008\n#define BCM5708S_1000X_STAT1_SPEED_1G\t\t0x0010\n#define BCM5708S_1000X_STAT1_SPEED_2G5\t\t0x0018\n#define BCM5708S_1000X_STAT1_TX_PAUSE\t\t0x0020\n#define BCM5708S_1000X_STAT1_RX_PAUSE\t\t0x0040\n\n \n#define BCM5708S_DIG_3_0\t\t\t0x10\n\n#define BCM5708S_DIG_3_0_USE_IEEE\t\t0x0001\n\n \n#define BCM5708S_TX_ACTL1\t\t\t0x15\n\n#define BCM5708S_TX_ACTL1_DRIVER_VCM\t\t0x30\n\n#define BCM5708S_TX_ACTL3\t\t\t0x17\n\n#define MII_BNX2_EXT_STATUS\t\t\t0x11\n#define EXT_STATUS_MDIX\t\t\t\t (1 << 13)\n\n#define MII_BNX2_AUX_CTL\t\t\t0x18\n#define AUX_CTL_MISC_CTL\t\t\t 0x7007\n#define AUX_CTL_MISC_CTL_WIRESPEED\t\t  (1 << 4)\n#define AUX_CTL_MISC_CTL_AUTOMDIX\t\t  (1 << 9)\n#define AUX_CTL_MISC_CTL_WR\t\t\t  (1 << 15)\n\n#define MII_BNX2_DSP_RW_PORT\t\t\t0x15\n#define MII_BNX2_DSP_ADDRESS\t\t\t0x17\n#define MII_BNX2_DSP_EXPAND_REG\t\t\t 0x0f00\n#define MII_EXPAND_REG1\t\t\t\t  (MII_BNX2_DSP_EXPAND_REG | 1)\n#define MII_EXPAND_REG1_RUDI_C\t\t\t   0x20\n#define MII_EXPAND_SERDES_CTL\t\t\t  (MII_BNX2_DSP_EXPAND_REG | 3)\n\n#define MII_BNX2_MISC_SHADOW\t\t\t0x1c\n#define MISC_SHDW_AN_DBG\t\t\t 0x6800\n#define MISC_SHDW_AN_DBG_NOSYNC\t\t\t  0x0002\n#define MISC_SHDW_AN_DBG_RUDI_INVALID\t\t  0x0100\n#define MISC_SHDW_MODE_CTL\t\t\t 0x7c00\n#define MISC_SHDW_MODE_CTL_SIG_DET\t\t  0x0010\n\n#define MII_BNX2_BLK_ADDR\t\t\t0x1f\n#define MII_BNX2_BLK_ADDR_IEEE0\t\t\t 0x0000\n#define MII_BNX2_BLK_ADDR_GP_STATUS\t\t 0x8120\n#define MII_BNX2_GP_TOP_AN_STATUS1\t\t  0x1b\n#define MII_BNX2_GP_TOP_AN_SPEED_MSK\t\t   0x3f00\n#define MII_BNX2_GP_TOP_AN_SPEED_10\t\t   0x0000\n#define MII_BNX2_GP_TOP_AN_SPEED_100\t\t   0x0100\n#define MII_BNX2_GP_TOP_AN_SPEED_1G\t\t   0x0200\n#define MII_BNX2_GP_TOP_AN_SPEED_2_5G\t\t   0x0300\n#define MII_BNX2_GP_TOP_AN_SPEED_1GKV\t\t   0x0d00\n#define MII_BNX2_GP_TOP_AN_FD\t\t\t   0x8\n#define MII_BNX2_BLK_ADDR_SERDES_DIG\t\t 0x8300\n#define MII_BNX2_SERDES_DIG_1000XCTL1\t\t  0x10\n#define MII_BNX2_SD_1000XCTL1_FIBER\t\t   0x01\n#define MII_BNX2_SD_1000XCTL1_AUTODET\t\t   0x10\n#define MII_BNX2_SERDES_DIG_MISC1\t\t  0x18\n#define MII_BNX2_SD_MISC1_FORCE_MSK\t\t   0xf\n#define MII_BNX2_SD_MISC1_FORCE_2_5G\t\t   0x0\n#define MII_BNX2_SD_MISC1_FORCE\t\t\t   0x10\n#define MII_BNX2_BLK_ADDR_OVER1G\t\t 0x8320\n#define MII_BNX2_OVER1G_UP1\t\t\t  0x19\n#define MII_BNX2_BLK_ADDR_BAM_NXTPG\t\t 0x8350\n#define MII_BNX2_BAM_NXTPG_CTL\t\t\t  0x10\n#define MII_BNX2_NXTPG_CTL_BAM\t\t\t   0x1\n#define MII_BNX2_NXTPG_CTL_T2\t\t\t   0x2\n#define MII_BNX2_BLK_ADDR_CL73_USERB0\t\t 0x8370\n#define MII_BNX2_CL73_BAM_CTL1\t\t\t  0x12\n#define MII_BNX2_CL73_BAM_EN\t\t\t   0x8000\n#define MII_BNX2_CL73_BAM_STA_MGR_EN\t\t   0x4000\n#define MII_BNX2_CL73_BAM_NP_AFT_BP_EN\t\t   0x2000\n#define MII_BNX2_BLK_ADDR_AER\t\t\t 0xffd0\n#define MII_BNX2_AER_AER\t\t\t  0x1e\n#define MII_BNX2_AER_AER_AN_MMD\t\t\t   0x3800\n#define MII_BNX2_BLK_ADDR_COMBO_IEEEB0\t\t 0xffe0\n\n#define MIN_ETHERNET_PACKET_SIZE\t(ETH_ZLEN - ETH_HLEN)\n#define MAX_ETHERNET_PACKET_SIZE\tETH_DATA_LEN\n#define MAX_ETHERNET_JUMBO_PACKET_SIZE\t9000\n\n#define BNX2_RX_COPY_THRESH\t\t128\n\n#define BNX2_MISC_ENABLE_DEFAULT\t0x17ffffff\n\n#define BNX2_START_UNICAST_ADDRESS_INDEX\t4\n#define BNX2_END_UNICAST_ADDRESS_INDEX\t\t7\n#define BNX2_MAX_UNICAST_ADDRESSES     \t(BNX2_END_UNICAST_ADDRESS_INDEX - \\\n\t\t\t\t\t BNX2_START_UNICAST_ADDRESS_INDEX + 1)\n\n#define DMA_READ_CHANS\t5\n#define DMA_WRITE_CHANS\t3\n\n \n#if (PAGE_SHIFT > 14)\n#define BNX2_PAGE_BITS\t14\n#else\n#define BNX2_PAGE_BITS\tPAGE_SHIFT\n#endif\n#define BNX2_PAGE_SIZE\t(1 << BNX2_PAGE_BITS)\n\n#define BNX2_TX_DESC_CNT  (BNX2_PAGE_SIZE / sizeof(struct bnx2_tx_bd))\n#define BNX2_MAX_TX_DESC_CNT (BNX2_TX_DESC_CNT - 1)\n\n#define BNX2_MAX_RX_RINGS\t8\n#define BNX2_MAX_RX_PG_RINGS\t32\n#define BNX2_RX_DESC_CNT  (BNX2_PAGE_SIZE / sizeof(struct bnx2_rx_bd))\n#define BNX2_MAX_RX_DESC_CNT (BNX2_RX_DESC_CNT - 1)\n#define BNX2_MAX_TOTAL_RX_DESC_CNT (BNX2_MAX_RX_DESC_CNT * BNX2_MAX_RX_RINGS)\n#define BNX2_MAX_TOTAL_RX_PG_DESC_CNT\t\\\n\t(BNX2_MAX_RX_DESC_CNT * BNX2_MAX_RX_PG_RINGS)\n\n#define BNX2_NEXT_TX_BD(x) (((x) & (BNX2_MAX_TX_DESC_CNT - 1)) ==\t\\\n\t\t(BNX2_MAX_TX_DESC_CNT - 1)) ?\t\t\t\t\\\n\t(x) + 2 : (x) + 1\n\n#define BNX2_TX_RING_IDX(x) ((x) & BNX2_MAX_TX_DESC_CNT)\n\n#define BNX2_NEXT_RX_BD(x) (((x) & (BNX2_MAX_RX_DESC_CNT - 1)) ==\t\\\n\t\t(BNX2_MAX_RX_DESC_CNT - 1)) ?\t\t\t\t\\\n\t(x) + 2 : (x) + 1\n\n#define BNX2_RX_RING_IDX(x) ((x) & bp->rx_max_ring_idx)\n#define BNX2_RX_PG_RING_IDX(x) ((x) & bp->rx_max_pg_ring_idx)\n\n#define BNX2_RX_RING(x) (((x) & ~BNX2_MAX_RX_DESC_CNT) >> (BNX2_PAGE_BITS - 4))\n#define BNX2_RX_IDX(x) ((x) & BNX2_MAX_RX_DESC_CNT)\n\n \n#define CTX_SHIFT                   7\n#define CTX_SIZE                    (1 << CTX_SHIFT)\n#define CTX_MASK                    (CTX_SIZE - 1)\n#define GET_CID_ADDR(_cid)          ((_cid) << CTX_SHIFT)\n#define GET_CID(_cid_addr)          ((_cid_addr) >> CTX_SHIFT)\n\n#define PHY_CTX_SHIFT               6\n#define PHY_CTX_SIZE                (1 << PHY_CTX_SHIFT)\n#define PHY_CTX_MASK                (PHY_CTX_SIZE - 1)\n#define GET_PCID_ADDR(_pcid)        ((_pcid) << PHY_CTX_SHIFT)\n#define GET_PCID(_pcid_addr)        ((_pcid_addr) >> PHY_CTX_SHIFT)\n\n#define MB_KERNEL_CTX_SHIFT         8\n#define MB_KERNEL_CTX_SIZE          (1 << MB_KERNEL_CTX_SHIFT)\n#define MB_KERNEL_CTX_MASK          (MB_KERNEL_CTX_SIZE - 1)\n#define MB_GET_CID_ADDR(_cid)       (0x10000 + ((_cid) << MB_KERNEL_CTX_SHIFT))\n\n#define MAX_CID_CNT                 0x4000\n#define MAX_CID_ADDR                (GET_CID_ADDR(MAX_CID_CNT))\n#define INVALID_CID_ADDR            0xffffffff\n\n#define TX_CID\t\t16\n#define TX_TSS_CID\t32\n#define RX_CID\t\t0\n#define RX_RSS_CID\t4\n#define RX_MAX_RSS_RINGS\t7\n#define RX_MAX_RINGS\t\t(RX_MAX_RSS_RINGS + 1)\n#define TX_MAX_TSS_RINGS\t7\n#define TX_MAX_RINGS\t\t(TX_MAX_TSS_RINGS + 1)\n\n#define MB_TX_CID_ADDR\tMB_GET_CID_ADDR(TX_CID)\n#define MB_RX_CID_ADDR\tMB_GET_CID_ADDR(RX_CID)\n\n \nstruct bnx2_sw_bd {\n\tu8\t\t\t*data;\n\tDEFINE_DMA_UNMAP_ADDR(mapping);\n};\n\n \nstatic inline struct l2_fhdr *get_l2_fhdr(u8 *data)\n{\n\treturn (struct l2_fhdr *)(PTR_ALIGN(data, BNX2_RX_ALIGN) + NET_SKB_PAD);\n}\n\n\nstruct bnx2_sw_pg {\n\tstruct page\t\t*page;\n\tDEFINE_DMA_UNMAP_ADDR(mapping);\n};\n\nstruct bnx2_sw_tx_bd {\n\tstruct sk_buff\t\t*skb;\n\tDEFINE_DMA_UNMAP_ADDR(mapping);\n\tunsigned short\t\tis_gso;\n\tunsigned short\t\tnr_frags;\n};\n\n#define SW_RXBD_RING_SIZE (sizeof(struct bnx2_sw_bd) * BNX2_RX_DESC_CNT)\n#define SW_RXPG_RING_SIZE (sizeof(struct bnx2_sw_pg) * BNX2_RX_DESC_CNT)\n#define RXBD_RING_SIZE (sizeof(struct bnx2_rx_bd) * BNX2_RX_DESC_CNT)\n#define SW_TXBD_RING_SIZE (sizeof(struct bnx2_sw_tx_bd) * BNX2_TX_DESC_CNT)\n#define TXBD_RING_SIZE (sizeof(struct bnx2_tx_bd) * BNX2_TX_DESC_CNT)\n\n \n#define SEEPROM_PAGE_BITS\t\t\t2\n#define SEEPROM_PHY_PAGE_SIZE\t\t\t(1 << SEEPROM_PAGE_BITS)\n#define SEEPROM_BYTE_ADDR_MASK\t\t\t(SEEPROM_PHY_PAGE_SIZE-1)\n#define SEEPROM_PAGE_SIZE\t\t\t4\n#define SEEPROM_TOTAL_SIZE\t\t\t65536\n\n#define BUFFERED_FLASH_PAGE_BITS\t\t9\n#define BUFFERED_FLASH_PHY_PAGE_SIZE\t\t(1 << BUFFERED_FLASH_PAGE_BITS)\n#define BUFFERED_FLASH_BYTE_ADDR_MASK\t\t(BUFFERED_FLASH_PHY_PAGE_SIZE-1)\n#define BUFFERED_FLASH_PAGE_SIZE\t\t264\n#define BUFFERED_FLASH_TOTAL_SIZE\t\t0x21000\n\n#define SAIFUN_FLASH_PAGE_BITS\t\t\t8\n#define SAIFUN_FLASH_PHY_PAGE_SIZE\t\t(1 << SAIFUN_FLASH_PAGE_BITS)\n#define SAIFUN_FLASH_BYTE_ADDR_MASK\t\t(SAIFUN_FLASH_PHY_PAGE_SIZE-1)\n#define SAIFUN_FLASH_PAGE_SIZE\t\t\t256\n#define SAIFUN_FLASH_BASE_TOTAL_SIZE\t\t65536\n\n#define ST_MICRO_FLASH_PAGE_BITS\t\t8\n#define ST_MICRO_FLASH_PHY_PAGE_SIZE\t\t(1 << ST_MICRO_FLASH_PAGE_BITS)\n#define ST_MICRO_FLASH_BYTE_ADDR_MASK\t\t(ST_MICRO_FLASH_PHY_PAGE_SIZE-1)\n#define ST_MICRO_FLASH_PAGE_SIZE\t\t256\n#define ST_MICRO_FLASH_BASE_TOTAL_SIZE\t\t65536\n\n#define BCM5709_FLASH_PAGE_BITS\t\t\t8\n#define BCM5709_FLASH_PHY_PAGE_SIZE\t\t(1 << BCM5709_FLASH_PAGE_BITS)\n#define BCM5709_FLASH_BYTE_ADDR_MASK\t\t(BCM5709_FLASH_PHY_PAGE_SIZE-1)\n#define BCM5709_FLASH_PAGE_SIZE\t\t\t256\n\n#define NVRAM_TIMEOUT_COUNT\t\t\t30000\n\n\n#define FLASH_STRAP_MASK\t\t\t(BNX2_NVM_CFG1_FLASH_MODE   | \\\n\t\t\t\t\t\t BNX2_NVM_CFG1_BUFFER_MODE  | \\\n\t\t\t\t\t\t BNX2_NVM_CFG1_PROTECT_MODE | \\\n\t\t\t\t\t\t BNX2_NVM_CFG1_FLASH_SIZE)\n\n#define FLASH_BACKUP_STRAP_MASK\t\t\t(0xf << 26)\n\nstruct flash_spec {\n\tu32 strapping;\n\tu32 config1;\n\tu32 config2;\n\tu32 config3;\n\tu32 write1;\n\tu32 flags;\n#define BNX2_NV_BUFFERED\t0x00000001\n#define BNX2_NV_TRANSLATE\t0x00000002\n#define BNX2_NV_WREN\t\t0x00000004\n\tu32 page_bits;\n\tu32 page_size;\n\tu32 addr_mask;\n\tu32 total_size;\n\tu8  *name;\n};\n\n#define BNX2_MAX_MSIX_HW_VEC\t9\n#define BNX2_MAX_MSIX_VEC\t9\n#ifdef BCM_CNIC\n#define BNX2_MIN_MSIX_VEC\t2\n#else\n#define BNX2_MIN_MSIX_VEC\t1\n#endif\n\n\nstruct bnx2_irq {\n\tirq_handler_t\thandler;\n\tunsigned int\tvector;\n\tu8\t\trequested;\n\tchar\t\tname[IFNAMSIZ + 2];\n};\n\nstruct bnx2_tx_ring_info {\n\tu32\t\t\ttx_prod_bseq;\n\tu16\t\t\ttx_prod;\n\tu32\t\t\ttx_bidx_addr;\n\tu32\t\t\ttx_bseq_addr;\n\n\tstruct bnx2_tx_bd\t*tx_desc_ring;\n\tstruct bnx2_sw_tx_bd\t*tx_buf_ring;\n\n\tu16\t\t\ttx_cons;\n\tu16\t\t\thw_tx_cons;\n\n\tdma_addr_t\t\ttx_desc_mapping;\n};\n\nstruct bnx2_rx_ring_info {\n\tu32\t\t\trx_prod_bseq;\n\tu16\t\t\trx_prod;\n\tu16\t\t\trx_cons;\n\n\tu32\t\t\trx_bidx_addr;\n\tu32\t\t\trx_bseq_addr;\n\tu32\t\t\trx_pg_bidx_addr;\n\n\tu16\t\t\trx_pg_prod;\n\tu16\t\t\trx_pg_cons;\n\n\tstruct bnx2_sw_bd\t*rx_buf_ring;\n\tstruct bnx2_rx_bd\t*rx_desc_ring[BNX2_MAX_RX_RINGS];\n\tstruct bnx2_sw_pg\t*rx_pg_ring;\n\tstruct bnx2_rx_bd\t*rx_pg_desc_ring[BNX2_MAX_RX_PG_RINGS];\n\n\tdma_addr_t\t\trx_desc_mapping[BNX2_MAX_RX_RINGS];\n\tdma_addr_t\t\trx_pg_desc_mapping[BNX2_MAX_RX_PG_RINGS];\n};\n\nstruct bnx2_napi {\n\tstruct napi_struct\tnapi\t\t____cacheline_aligned;\n\tstruct bnx2\t\t*bp;\n\tunion {\n\t\tstruct status_block\t\t*msi;\n\t\tstruct status_block_msix\t*msix;\n\t} status_blk;\n\tu16\t\t\t*hw_tx_cons_ptr;\n\tu16\t\t\t*hw_rx_cons_ptr;\n\tu32 \t\t\tlast_status_idx;\n\tu32\t\t\tint_num;\n\n#ifdef BCM_CNIC\n\tu32\t\t\tcnic_tag;\n\tint\t\t\tcnic_present;\n#endif\n\n\tstruct bnx2_rx_ring_info\trx_ring;\n\tstruct bnx2_tx_ring_info\ttx_ring;\n};\n\nstruct bnx2 {\n\t \n\t \n\tvoid __iomem\t\t*regview;\n\n\tstruct net_device\t*dev;\n\tstruct pci_dev\t\t*pdev;\n\n\tatomic_t\t\tintr_sem;\n\n\tu32\t\t\tflags;\n#define BNX2_FLAG_PCIX\t\t\t0x00000001\n#define BNX2_FLAG_PCI_32BIT\t\t0x00000002\n#define BNX2_FLAG_MSIX_CAP\t\t0x00000004\n#define BNX2_FLAG_NO_WOL\t\t0x00000008\n#define BNX2_FLAG_USING_MSI\t\t0x00000020\n#define BNX2_FLAG_ASF_ENABLE\t\t0x00000040\n#define BNX2_FLAG_MSI_CAP\t\t0x00000080\n#define BNX2_FLAG_ONE_SHOT_MSI\t\t0x00000100\n#define BNX2_FLAG_PCIE\t\t\t0x00000200\n#define BNX2_FLAG_USING_MSIX\t\t0x00000400\n#define BNX2_FLAG_USING_MSI_OR_MSIX\t(BNX2_FLAG_USING_MSI | \\\n\t\t\t\t\t BNX2_FLAG_USING_MSIX)\n#define BNX2_FLAG_JUMBO_BROKEN\t\t0x00000800\n#define BNX2_FLAG_CAN_KEEP_VLAN\t\t0x00001000\n#define BNX2_FLAG_BROKEN_STATS\t\t0x00002000\n\n\tstruct bnx2_napi\tbnx2_napi[BNX2_MAX_MSIX_VEC];\n\n\tu32\t\t\trx_buf_use_size;\t \n\tu32\t\t\trx_buf_size;\t\t \n\tu32\t\t\trx_copy_thresh;\n\tu32\t\t\trx_jumbo_thresh;\n\tu32\t\t\trx_max_ring_idx;\n\tu32\t\t\trx_max_pg_ring_idx;\n\n\t \n\tint\t\ttx_ring_size;\n\tu32\t\ttx_wake_thresh;\n\n#ifdef BCM_CNIC\n\tstruct cnic_ops\t__rcu\t*cnic_ops;\n\tvoid\t\t\t*cnic_data;\n#endif\n\n\t \n\n\tunsigned int\t\tcurrent_interval;\n#define BNX2_TIMER_INTERVAL\t\tHZ\n#define BNX2_SERDES_AN_TIMEOUT\t\t(HZ / 3)\n#define BNX2_SERDES_FORCED_TIMEOUT\t(HZ / 10)\n\n\tstruct\t\t\ttimer_list timer;\n\tstruct work_struct\treset_task;\n\n\t \n\tspinlock_t\t\tphy_lock;\n\tspinlock_t\t\tindirect_lock;\n\n\tu32\t\t\tphy_flags;\n#define BNX2_PHY_FLAG_SERDES\t\t\t0x00000001\n#define BNX2_PHY_FLAG_CRC_FIX\t\t\t0x00000002\n#define BNX2_PHY_FLAG_PARALLEL_DETECT\t\t0x00000004\n#define BNX2_PHY_FLAG_2_5G_CAPABLE\t\t0x00000008\n#define BNX2_PHY_FLAG_INT_MODE_MASK\t\t0x00000300\n#define BNX2_PHY_FLAG_INT_MODE_AUTO_POLLING\t0x00000100\n#define BNX2_PHY_FLAG_INT_MODE_LINK_READY\t0x00000200\n#define BNX2_PHY_FLAG_DIS_EARLY_DAC\t\t0x00000400\n#define BNX2_PHY_FLAG_REMOTE_PHY_CAP\t\t0x00000800\n#define BNX2_PHY_FLAG_FORCED_DOWN\t\t0x00001000\n#define BNX2_PHY_FLAG_NO_PARALLEL\t\t0x00002000\n#define BNX2_PHY_FLAG_MDIX\t\t\t0x00004000\n\n\tu32\t\t\tmii_bmcr;\n\tu32\t\t\tmii_bmsr;\n\tu32\t\t\tmii_bmsr1;\n\tu32\t\t\tmii_adv;\n\tu32\t\t\tmii_lpa;\n\tu32\t\t\tmii_up1;\n\n\tu32\t\t\tchip_id;\n\t \n#define BNX2_CHIP(bp)\t\t\t(((bp)->chip_id) & 0xffff0000)\n#define BNX2_CHIP_5706\t\t\t0x57060000\n#define BNX2_CHIP_5708\t\t\t0x57080000\n#define BNX2_CHIP_5709\t\t\t0x57090000\n\n#define BNX2_CHIP_REV(bp)\t\t(((bp)->chip_id) & 0x0000f000)\n#define BNX2_CHIP_REV_Ax\t\t0x00000000\n#define BNX2_CHIP_REV_Bx\t\t0x00001000\n#define BNX2_CHIP_REV_Cx\t\t0x00002000\n\n#define BNX2_CHIP_METAL(bp)\t\t(((bp)->chip_id) & 0x00000ff0)\n#define BNX2_CHIP_BOND(bp)\t\t(((bp)->chip_id) & 0x0000000f)\n\n#define BNX2_CHIP_ID(bp)\t\t(((bp)->chip_id) & 0xfffffff0)\n#define BNX2_CHIP_ID_5706_A0\t\t0x57060000\n#define BNX2_CHIP_ID_5706_A1\t\t\t0x57060010\n#define BNX2_CHIP_ID_5706_A2\t\t\t0x57060020\n#define BNX2_CHIP_ID_5708_A0\t\t\t0x57080000\n#define BNX2_CHIP_ID_5708_B0\t\t\t0x57081000\n#define BNX2_CHIP_ID_5708_B1\t\t\t0x57081010\n#define BNX2_CHIP_ID_5709_A0\t\t\t0x57090000\n#define BNX2_CHIP_ID_5709_A1\t\t\t0x57090010\n\n \n#define BNX2_CHIP_BOND_SERDES_BIT\t\t0x01\n\n\tu32\t\t\tphy_addr;\n\tu32\t\t\tphy_id;\n\n\tu16\t\t\tbus_speed_mhz;\n\tu8\t\t\twol;\n\n\tu8\t\t\tpad;\n\n\tu16\t\t\tfw_wr_seq;\n\tu16\t\t\tfw_drv_pulse_wr_seq;\n\tu32\t\t\tfw_last_msg;\n\n\tint\t\t\trx_max_ring;\n\tint\t\t\trx_ring_size;\n\n\tint\t\t\trx_max_pg_ring;\n\tint\t\t\trx_pg_ring_size;\n\n\tu16\t\t\ttx_quick_cons_trip;\n\tu16\t\t\ttx_quick_cons_trip_int;\n\tu16\t\t\trx_quick_cons_trip;\n\tu16\t\t\trx_quick_cons_trip_int;\n\tu16\t\t\tcomp_prod_trip;\n\tu16\t\t\tcomp_prod_trip_int;\n\tu16\t\t\ttx_ticks;\n\tu16\t\t\ttx_ticks_int;\n\tu16\t\t\tcom_ticks;\n\tu16\t\t\tcom_ticks_int;\n\tu16\t\t\tcmd_ticks;\n\tu16\t\t\tcmd_ticks_int;\n\tu16\t\t\trx_ticks;\n\tu16\t\t\trx_ticks_int;\n\n\tu32\t\t\tstats_ticks;\n\n\tdma_addr_t\t\tstatus_blk_mapping;\n\n\tvoid *status_blk;\n\tstruct statistics_block\t*stats_blk;\n\tstruct statistics_block\t*temp_stats_blk;\n\tdma_addr_t\t\tstats_blk_mapping;\n\n\tint\t\t\tctx_pages;\n\tvoid\t\t\t*ctx_blk[4];\n\tdma_addr_t\t\tctx_blk_mapping[4];\n\n\tu32\t\t\thc_cmd;\n\tu32\t\t\trx_mode;\n\n\tu16\t\t\treq_line_speed;\n\tu8\t\t\treq_duplex;\n\n\tu8\t\t\tphy_port;\n\tu8\t\t\tlink_up;\n\n\tu16\t\t\tline_speed;\n\tu8\t\t\tduplex;\n\tu8\t\t\tflow_ctrl;\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\tu32\t\t\tadvertising;\n\n\tu8\t\t\treq_flow_ctrl;\t \n\t\t\t\t\t\t \n\t\t\t\t\t\t \n\tu8\t\t\tautoneg;\n#define AUTONEG_SPEED\t\t1\n#define AUTONEG_FLOW_CTRL\t2\n\n\tu8\t\t\tloopback;\n#define MAC_LOOPBACK\t\t1\n#define PHY_LOOPBACK\t\t2\n\n\tu8\t\t\tserdes_an_pending;\n\n\tu8\t\t\tmac_addr[8];\n\n\tu32\t\t\tshmem_base;\n\n\tchar\t\t\tfw_version[32];\n\n\tint\t\t\tpm_cap;\n\tint\t\t\tpcix_cap;\n\n\tconst struct flash_spec\t*flash_info;\n\tu32\t\t\tflash_size;\n\n\tint\t\t\tstatus_stats_size;\n\n\tstruct bnx2_irq\t\tirq_tbl[BNX2_MAX_MSIX_VEC];\n\tint\t\t\tirq_nvecs;\n\n\tu8\t\t\tfunc;\n\n\tu8\t\t\tnum_tx_rings;\n\tu8\t\t\tnum_rx_rings;\n\n\tint\t\t\tnum_req_tx_rings;\n\tint\t\t\tnum_req_rx_rings;\n\n\tu32 \t\t\tleds_save;\n\tu32\t\t\tidle_chk_status_idx;\n\n#ifdef BCM_CNIC\n\tstruct mutex\t\tcnic_lock;\n\tstruct cnic_eth_dev\tcnic_eth_dev;\n\tstruct cnic_eth_dev\t*(*cnic_probe)(struct net_device *);\n#endif\n\n\tconst struct firmware\t*mips_firmware;\n\tconst struct firmware\t*rv2p_firmware;\n};\n\n#define BNX2_RD(bp, offset)\t\t\t\t\t\\\n\treadl(bp->regview + offset)\n\n#define BNX2_WR(bp, offset, val)\t\t\t\t\t\\\n\twritel(val, bp->regview + offset)\n\n#define BNX2_WR16(bp, offset, val)\t\t\t\t\\\n\twritew(val, bp->regview + offset)\n\nstruct cpu_reg {\n\tu32 mode;\n\tu32 mode_value_halt;\n\tu32 mode_value_sstep;\n\n\tu32 state;\n\tu32 state_value_clear;\n\n\tu32 gpr0;\n\tu32 evmask;\n\tu32 pc;\n\tu32 inst;\n\tu32 bp;\n\n\tu32 spad_base;\n\n\tu32 mips_view_base;\n};\n\nstruct bnx2_fw_file_section {\n\t__be32 addr;\n\t__be32 len;\n\t__be32 offset;\n};\n\nstruct bnx2_mips_fw_file_entry {\n\t__be32 start_addr;\n\tstruct bnx2_fw_file_section text;\n\tstruct bnx2_fw_file_section data;\n\tstruct bnx2_fw_file_section rodata;\n};\n\nstruct bnx2_rv2p_fw_file_entry {\n\tstruct bnx2_fw_file_section rv2p;\n\t__be32 fixup[8];\n};\n\nstruct bnx2_mips_fw_file {\n\tstruct bnx2_mips_fw_file_entry com;\n\tstruct bnx2_mips_fw_file_entry cp;\n\tstruct bnx2_mips_fw_file_entry rxp;\n\tstruct bnx2_mips_fw_file_entry tpat;\n\tstruct bnx2_mips_fw_file_entry txp;\n};\n\nstruct bnx2_rv2p_fw_file {\n\tstruct bnx2_rv2p_fw_file_entry proc1;\n\tstruct bnx2_rv2p_fw_file_entry proc2;\n};\n\n#define RV2P_P1_FIXUP_PAGE_SIZE_IDX\t\t0\n#define RV2P_BD_PAGE_SIZE_MSK\t\t\t0xffff\n#define RV2P_BD_PAGE_SIZE\t\t\t((BNX2_PAGE_SIZE / 16) - 1)\n\n#define RV2P_PROC1                              0\n#define RV2P_PROC2                              1\n\n\n \n#define BNX2_DRV_PULSE_PERIOD_MS                 250\n\n \n#define BNX2_FW_ACK_TIME_OUT_MS                  1000\n\n\n#define BNX2_DRV_RESET_SIGNATURE\t\t0x00000000\n#define BNX2_DRV_RESET_SIGNATURE_MAGIC\t\t 0x4841564b  \n\n\n#define BNX2_DRV_MB\t\t\t\t0x00000004\n#define BNX2_DRV_MSG_CODE\t\t\t 0xff000000\n#define BNX2_DRV_MSG_CODE_RESET\t\t\t 0x01000000\n#define BNX2_DRV_MSG_CODE_UNLOAD\t\t 0x02000000\n#define BNX2_DRV_MSG_CODE_SHUTDOWN\t\t 0x03000000\n#define BNX2_DRV_MSG_CODE_SUSPEND_WOL\t\t 0x04000000\n#define BNX2_DRV_MSG_CODE_FW_TIMEOUT\t\t 0x05000000\n#define BNX2_DRV_MSG_CODE_PULSE\t\t\t 0x06000000\n#define BNX2_DRV_MSG_CODE_DIAG\t\t\t 0x07000000\n#define BNX2_DRV_MSG_CODE_SUSPEND_NO_WOL\t 0x09000000\n#define BNX2_DRV_MSG_CODE_UNLOAD_LNK_DN\t\t 0x0b000000\n#define BNX2_DRV_MSG_CODE_KEEP_VLAN_UPDATE\t 0x0d000000\n#define BNX2_DRV_MSG_CODE_CMD_SET_LINK\t\t 0x10000000\n\n#define BNX2_DRV_MSG_DATA\t\t\t 0x00ff0000\n#define BNX2_DRV_MSG_DATA_WAIT0\t\t\t 0x00010000\n#define BNX2_DRV_MSG_DATA_WAIT1\t\t\t 0x00020000\n#define BNX2_DRV_MSG_DATA_WAIT2\t\t\t 0x00030000\n#define BNX2_DRV_MSG_DATA_WAIT3\t\t\t 0x00040000\n\n#define BNX2_DRV_MSG_SEQ\t\t\t 0x0000ffff\n\n#define BNX2_FW_MB\t\t\t\t0x00000008\n#define BNX2_FW_MSG_ACK\t\t\t\t 0x0000ffff\n#define BNX2_FW_MSG_STATUS_MASK\t\t\t 0x00ff0000\n#define BNX2_FW_MSG_STATUS_OK\t\t\t 0x00000000\n#define BNX2_FW_MSG_STATUS_FAILURE\t\t 0x00ff0000\n\n#define BNX2_LINK_STATUS\t\t\t0x0000000c\n#define BNX2_LINK_STATUS_INIT_VALUE\t\t 0xffffffff\n#define BNX2_LINK_STATUS_LINK_UP\t\t 0x1\n#define BNX2_LINK_STATUS_LINK_DOWN\t\t 0x0\n#define BNX2_LINK_STATUS_SPEED_MASK\t\t 0x1e\n#define BNX2_LINK_STATUS_AN_INCOMPLETE\t\t (0<<1)\n#define BNX2_LINK_STATUS_10HALF\t\t\t (1<<1)\n#define BNX2_LINK_STATUS_10FULL\t\t\t (2<<1)\n#define BNX2_LINK_STATUS_100HALF\t\t (3<<1)\n#define BNX2_LINK_STATUS_100BASE_T4\t\t (4<<1)\n#define BNX2_LINK_STATUS_100FULL\t\t (5<<1)\n#define BNX2_LINK_STATUS_1000HALF\t\t (6<<1)\n#define BNX2_LINK_STATUS_1000FULL\t\t (7<<1)\n#define BNX2_LINK_STATUS_2500HALF\t\t (8<<1)\n#define BNX2_LINK_STATUS_2500FULL\t\t (9<<1)\n#define BNX2_LINK_STATUS_AN_ENABLED\t\t (1<<5)\n#define BNX2_LINK_STATUS_AN_COMPLETE\t\t (1<<6)\n#define BNX2_LINK_STATUS_PARALLEL_DET\t\t (1<<7)\n#define BNX2_LINK_STATUS_RESERVED\t\t (1<<8)\n#define BNX2_LINK_STATUS_PARTNER_AD_1000FULL\t (1<<9)\n#define BNX2_LINK_STATUS_PARTNER_AD_1000HALF\t (1<<10)\n#define BNX2_LINK_STATUS_PARTNER_AD_100BT4\t (1<<11)\n#define BNX2_LINK_STATUS_PARTNER_AD_100FULL\t (1<<12)\n#define BNX2_LINK_STATUS_PARTNER_AD_100HALF\t (1<<13)\n#define BNX2_LINK_STATUS_PARTNER_AD_10FULL\t (1<<14)\n#define BNX2_LINK_STATUS_PARTNER_AD_10HALF\t (1<<15)\n#define BNX2_LINK_STATUS_TX_FC_ENABLED\t\t (1<<16)\n#define BNX2_LINK_STATUS_RX_FC_ENABLED\t\t (1<<17)\n#define BNX2_LINK_STATUS_PARTNER_SYM_PAUSE_CAP\t (1<<18)\n#define BNX2_LINK_STATUS_PARTNER_ASYM_PAUSE_CAP\t (1<<19)\n#define BNX2_LINK_STATUS_SERDES_LINK\t\t (1<<20)\n#define BNX2_LINK_STATUS_PARTNER_AD_2500FULL\t (1<<21)\n#define BNX2_LINK_STATUS_PARTNER_AD_2500HALF\t (1<<22)\n#define BNX2_LINK_STATUS_HEART_BEAT_EXPIRED\t (1<<31)\n\n#define BNX2_DRV_PULSE_MB\t\t\t0x00000010\n#define BNX2_DRV_PULSE_SEQ_MASK\t\t\t 0x00007fff\n\n \n#define BNX2_DRV_MSG_DATA_PULSE_CODE_ALWAYS_ALIVE\t 0x00080000\n\n#define BNX2_DRV_MB_ARG0\t\t\t0x00000014\n#define BNX2_NETLINK_SET_LINK_SPEED_10HALF\t (1<<0)\n#define BNX2_NETLINK_SET_LINK_SPEED_10FULL\t (1<<1)\n#define BNX2_NETLINK_SET_LINK_SPEED_10\t\t \\\n\t(BNX2_NETLINK_SET_LINK_SPEED_10HALF |\t \\\n\t BNX2_NETLINK_SET_LINK_SPEED_10FULL)\n#define BNX2_NETLINK_SET_LINK_SPEED_100HALF\t (1<<2)\n#define BNX2_NETLINK_SET_LINK_SPEED_100FULL\t (1<<3)\n#define BNX2_NETLINK_SET_LINK_SPEED_100\t\t \\\n\t(BNX2_NETLINK_SET_LINK_SPEED_100HALF |\t \\\n\t BNX2_NETLINK_SET_LINK_SPEED_100FULL)\n#define BNX2_NETLINK_SET_LINK_SPEED_1GHALF\t (1<<4)\n#define BNX2_NETLINK_SET_LINK_SPEED_1GFULL\t (1<<5)\n#define BNX2_NETLINK_SET_LINK_SPEED_2G5HALF\t (1<<6)\n#define BNX2_NETLINK_SET_LINK_SPEED_2G5FULL\t (1<<7)\n#define BNX2_NETLINK_SET_LINK_SPEED_10GHALF\t (1<<8)\n#define BNX2_NETLINK_SET_LINK_SPEED_10GFULL\t (1<<9)\n#define BNX2_NETLINK_SET_LINK_ENABLE_AUTONEG\t (1<<10)\n#define BNX2_NETLINK_SET_LINK_PHY_APP_REMOTE\t (1<<11)\n#define BNX2_NETLINK_SET_LINK_FC_SYM_PAUSE\t (1<<12)\n#define BNX2_NETLINK_SET_LINK_FC_ASYM_PAUSE\t (1<<13)\n#define BNX2_NETLINK_SET_LINK_ETH_AT_WIRESPEED\t (1<<14)\n#define BNX2_NETLINK_SET_LINK_PHY_RESET\t\t (1<<15)\n\n#define BNX2_DEV_INFO_SIGNATURE\t\t\t0x00000020\n#define BNX2_DEV_INFO_SIGNATURE_MAGIC\t\t 0x44564900\n#define BNX2_DEV_INFO_SIGNATURE_MAGIC_MASK\t 0xffffff00\n#define BNX2_DEV_INFO_FEATURE_CFG_VALID\t\t 0x01\n#define BNX2_DEV_INFO_SECONDARY_PORT\t\t 0x80\n#define BNX2_DEV_INFO_DRV_ALWAYS_ALIVE\t\t 0x40\n\n#define BNX2_SHARED_HW_CFG_PART_NUM\t\t0x00000024\n\n#define BNX2_SHARED_HW_CFG_POWER_DISSIPATED\t0x00000034\n#define BNX2_SHARED_HW_CFG_POWER_STATE_D3_MASK\t 0xff000000\n#define BNX2_SHARED_HW_CFG_POWER_STATE_D2_MASK\t 0xff0000\n#define BNX2_SHARED_HW_CFG_POWER_STATE_D1_MASK\t 0xff00\n#define BNX2_SHARED_HW_CFG_POWER_STATE_D0_MASK\t 0xff\n\n#define BNX2_SHARED_HW_CFG POWER_CONSUMED\t0x00000038\n#define BNX2_SHARED_HW_CFG_CONFIG\t\t0x0000003c\n#define BNX2_SHARED_HW_CFG_DESIGN_NIC\t\t 0\n#define BNX2_SHARED_HW_CFG_DESIGN_LOM\t\t 0x1\n#define BNX2_SHARED_HW_CFG_PHY_COPPER\t\t 0\n#define BNX2_SHARED_HW_CFG_PHY_FIBER\t\t 0x2\n#define BNX2_SHARED_HW_CFG_PHY_2_5G\t\t 0x20\n#define BNX2_SHARED_HW_CFG_PHY_BACKPLANE\t 0x40\n#define BNX2_SHARED_HW_CFG_LED_MODE_SHIFT_BITS\t 8\n#define BNX2_SHARED_HW_CFG_LED_MODE_MASK\t 0x300\n#define BNX2_SHARED_HW_CFG_LED_MODE_MAC\t\t 0\n#define BNX2_SHARED_HW_CFG_LED_MODE_GPHY1\t 0x100\n#define BNX2_SHARED_HW_CFG_LED_MODE_GPHY2\t 0x200\n#define BNX2_SHARED_HW_CFG_GIG_LINK_ON_VAUX\t 0x8000\n\n#define BNX2_SHARED_HW_CFG_CONFIG2\t\t0x00000040\n#define BNX2_SHARED_HW_CFG2_NVM_SIZE_MASK\t 0x00fff000\n\n#define BNX2_DEV_INFO_BC_REV\t\t\t0x0000004c\n\n#define BNX2_PORT_HW_CFG_MAC_UPPER\t\t0x00000050\n#define BNX2_PORT_HW_CFG_UPPERMAC_MASK\t\t 0xffff\n\n#define BNX2_PORT_HW_CFG_MAC_LOWER\t\t0x00000054\n#define BNX2_PORT_HW_CFG_CONFIG\t\t\t0x00000058\n#define BNX2_PORT_HW_CFG_CFG_TXCTL3_MASK\t 0x0000ffff\n#define BNX2_PORT_HW_CFG_CFG_DFLT_LINK_MASK\t 0x001f0000\n#define BNX2_PORT_HW_CFG_CFG_DFLT_LINK_AN\t 0x00000000\n#define BNX2_PORT_HW_CFG_CFG_DFLT_LINK_1G\t 0x00030000\n#define BNX2_PORT_HW_CFG_CFG_DFLT_LINK_2_5G\t 0x00040000\n\n#define BNX2_PORT_HW_CFG_IMD_MAC_A_UPPER\t0x00000068\n#define BNX2_PORT_HW_CFG_IMD_MAC_A_LOWER\t0x0000006c\n#define BNX2_PORT_HW_CFG_IMD_MAC_B_UPPER\t0x00000070\n#define BNX2_PORT_HW_CFG_IMD_MAC_B_LOWER\t0x00000074\n#define BNX2_PORT_HW_CFG_ISCSI_MAC_UPPER\t0x00000078\n#define BNX2_PORT_HW_CFG_ISCSI_MAC_LOWER\t0x0000007c\n\n#define BNX2_DEV_INFO_PER_PORT_HW_CONFIG2\t0x000000b4\n\n#define BNX2_DEV_INFO_FORMAT_REV\t\t0x000000c4\n#define BNX2_DEV_INFO_FORMAT_REV_MASK\t\t 0xff000000\n#define BNX2_DEV_INFO_FORMAT_REV_ID\t\t ('A' << 24)\n\n#define BNX2_SHARED_FEATURE\t\t\t0x000000c8\n#define BNX2_SHARED_FEATURE_MASK\t\t 0xffffffff\n\n#define BNX2_PORT_FEATURE\t\t\t0x000000d8\n#define BNX2_PORT2_FEATURE\t\t\t0x00000014c\n#define BNX2_PORT_FEATURE_WOL_ENABLED\t\t 0x01000000\n#define BNX2_PORT_FEATURE_MBA_ENABLED\t\t 0x02000000\n#define BNX2_PORT_FEATURE_ASF_ENABLED\t\t 0x04000000\n#define BNX2_PORT_FEATURE_IMD_ENABLED\t\t 0x08000000\n#define BNX2_PORT_FEATURE_BAR1_SIZE_MASK\t 0xf\n#define BNX2_PORT_FEATURE_BAR1_SIZE_DISABLED\t 0x0\n#define BNX2_PORT_FEATURE_BAR1_SIZE_64K\t\t 0x1\n#define BNX2_PORT_FEATURE_BAR1_SIZE_128K\t 0x2\n#define BNX2_PORT_FEATURE_BAR1_SIZE_256K\t 0x3\n#define BNX2_PORT_FEATURE_BAR1_SIZE_512K\t 0x4\n#define BNX2_PORT_FEATURE_BAR1_SIZE_1M\t\t 0x5\n#define BNX2_PORT_FEATURE_BAR1_SIZE_2M\t\t 0x6\n#define BNX2_PORT_FEATURE_BAR1_SIZE_4M\t\t 0x7\n#define BNX2_PORT_FEATURE_BAR1_SIZE_8M\t\t 0x8\n#define BNX2_PORT_FEATURE_BAR1_SIZE_16M\t\t 0x9\n#define BNX2_PORT_FEATURE_BAR1_SIZE_32M\t\t 0xa\n#define BNX2_PORT_FEATURE_BAR1_SIZE_64M\t\t 0xb\n#define BNX2_PORT_FEATURE_BAR1_SIZE_128M\t 0xc\n#define BNX2_PORT_FEATURE_BAR1_SIZE_256M\t 0xd\n#define BNX2_PORT_FEATURE_BAR1_SIZE_512M\t 0xe\n#define BNX2_PORT_FEATURE_BAR1_SIZE_1G\t\t 0xf\n\n#define BNX2_PORT_FEATURE_WOL\t\t\t0xdc\n#define BNX2_PORT2_FEATURE_WOL\t\t\t0x150\n#define BNX2_PORT_FEATURE_WOL_DEFAULT_SHIFT_BITS\t 4\n#define BNX2_PORT_FEATURE_WOL_DEFAULT_MASK\t 0x30\n#define BNX2_PORT_FEATURE_WOL_DEFAULT_DISABLE\t 0\n#define BNX2_PORT_FEATURE_WOL_DEFAULT_MAGIC\t 0x10\n#define BNX2_PORT_FEATURE_WOL_DEFAULT_ACPI\t 0x20\n#define BNX2_PORT_FEATURE_WOL_DEFAULT_MAGIC_AND_ACPI\t 0x30\n#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_MASK\t 0xf\n#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_AUTONEG\t 0\n#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_10HALF\t 1\n#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_10FULL\t 2\n#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_100HALF 3\n#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_100FULL 4\n#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_1000HALF\t 5\n#define BNX2_PORT_FEATURE_WOL_LINK_SPEED_1000FULL\t 6\n#define BNX2_PORT_FEATURE_WOL_AUTONEG_ADVERTISE_1000\t 0x40\n#define BNX2_PORT_FEATURE_WOL_RESERVED_PAUSE_CAP 0x400\n#define BNX2_PORT_FEATURE_WOL_RESERVED_ASYM_PAUSE_CAP\t 0x800\n\n#define BNX2_PORT_FEATURE_MBA\t\t\t0xe0\n#define BNX2_PORT2_FEATURE_MBA\t\t\t0x154\n#define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_SHIFT_BITS\t 0\n#define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_MASK\t 0x3\n#define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_PXE\t 0\n#define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_RPL\t 1\n#define BNX2_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_BOOTP\t 2\n#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_SHIFT_BITS\t 2\n#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_MASK\t 0x3c\n#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_AUTONEG\t 0\n#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_10HALF\t 0x4\n#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_10FULL\t 0x8\n#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_100HALF\t 0xc\n#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_100FULL\t 0x10\n#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_1000HALF\t 0x14\n#define BNX2_PORT_FEATURE_MBA_LINK_SPEED_1000FULL\t 0x18\n#define BNX2_PORT_FEATURE_MBA_SETUP_PROMPT_ENABLE\t 0x40\n#define BNX2_PORT_FEATURE_MBA_HOTKEY_CTRL_S\t 0\n#define BNX2_PORT_FEATURE_MBA_HOTKEY_CTRL_B\t 0x80\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_SHIFT_BITS\t 8\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_MASK\t 0xff00\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_DISABLED\t 0\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_1K\t 0x100\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_2K\t 0x200\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_4K\t 0x300\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_8K\t 0x400\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_16K\t 0x500\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_32K\t 0x600\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_64K\t 0x700\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_128K\t 0x800\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_256K\t 0x900\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_512K\t 0xa00\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_1M\t 0xb00\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_2M\t 0xc00\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_4M\t 0xd00\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_8M\t 0xe00\n#define BNX2_PORT_FEATURE_MBA_EXP_ROM_SIZE_16M\t 0xf00\n#define BNX2_PORT_FEATURE_MBA_MSG_TIMEOUT_SHIFT_BITS\t 16\n#define BNX2_PORT_FEATURE_MBA_MSG_TIMEOUT_MASK\t 0xf0000\n#define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_SHIFT_BITS\t 20\n#define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_MASK\t 0x300000\n#define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_AUTO\t 0\n#define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_BBS\t 0x100000\n#define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT18H\t 0x200000\n#define BNX2_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT19H\t 0x300000\n\n#define BNX2_PORT_FEATURE_IMD\t\t\t0xe4\n#define BNX2_PORT2_FEATURE_IMD\t\t\t0x158\n#define BNX2_PORT_FEATURE_IMD_LINK_OVERRIDE_DEFAULT\t 0\n#define BNX2_PORT_FEATURE_IMD_LINK_OVERRIDE_ENABLE\t 1\n\n#define BNX2_PORT_FEATURE_VLAN\t\t\t0xe8\n#define BNX2_PORT2_FEATURE_VLAN\t\t\t0x15c\n#define BNX2_PORT_FEATURE_MBA_VLAN_TAG_MASK\t 0xffff\n#define BNX2_PORT_FEATURE_MBA_VLAN_ENABLE\t 0x10000\n\n#define BNX2_MFW_VER_PTR\t\t\t0x00000014c\n\n#define BNX2_BC_STATE_RESET_TYPE\t\t0x000001c0\n#define BNX2_BC_STATE_RESET_TYPE_SIG\t\t 0x00005254\n#define BNX2_BC_STATE_RESET_TYPE_SIG_MASK\t 0x0000ffff\n#define BNX2_BC_STATE_RESET_TYPE_NONE\t (BNX2_BC_STATE_RESET_TYPE_SIG | \\\n\t\t\t\t\t  0x00010000)\n#define BNX2_BC_STATE_RESET_TYPE_PCI\t (BNX2_BC_STATE_RESET_TYPE_SIG | \\\n\t\t\t\t\t  0x00020000)\n#define BNX2_BC_STATE_RESET_TYPE_VAUX\t (BNX2_BC_STATE_RESET_TYPE_SIG | \\\n\t\t\t\t\t  0x00030000)\n#define BNX2_BC_STATE_RESET_TYPE_DRV_MASK\t DRV_MSG_CODE\n#define BNX2_BC_STATE_RESET_TYPE_DRV_RESET (BNX2_BC_STATE_RESET_TYPE_SIG | \\\n\t\t\t\t\t    DRV_MSG_CODE_RESET)\n#define BNX2_BC_STATE_RESET_TYPE_DRV_UNLOAD (BNX2_BC_STATE_RESET_TYPE_SIG | \\\n\t\t\t\t\t     DRV_MSG_CODE_UNLOAD)\n#define BNX2_BC_STATE_RESET_TYPE_DRV_SHUTDOWN (BNX2_BC_STATE_RESET_TYPE_SIG | \\\n\t\t\t\t\t       DRV_MSG_CODE_SHUTDOWN)\n#define BNX2_BC_STATE_RESET_TYPE_DRV_WOL (BNX2_BC_STATE_RESET_TYPE_SIG | \\\n\t\t\t\t\t  DRV_MSG_CODE_WOL)\n#define BNX2_BC_STATE_RESET_TYPE_DRV_DIAG (BNX2_BC_STATE_RESET_TYPE_SIG | \\\n\t\t\t\t\t   DRV_MSG_CODE_DIAG)\n#define BNX2_BC_STATE_RESET_TYPE_VALUE(msg) (BNX2_BC_STATE_RESET_TYPE_SIG | \\\n\t\t\t\t\t     (msg))\n\n#define BNX2_BC_RESET_TYPE\t\t\t0x000001c0\n\n#define BNX2_BC_STATE\t\t\t\t0x000001c4\n#define BNX2_BC_STATE_ERR_MASK\t\t\t 0x0000ff00\n#define BNX2_BC_STATE_SIGN\t\t\t 0x42530000\n#define BNX2_BC_STATE_SIGN_MASK\t\t\t 0xffff0000\n#define BNX2_BC_STATE_BC1_START\t\t\t (BNX2_BC_STATE_SIGN | 0x1)\n#define BNX2_BC_STATE_GET_NVM_CFG1\t\t (BNX2_BC_STATE_SIGN | 0x2)\n#define BNX2_BC_STATE_PROG_BAR\t\t\t (BNX2_BC_STATE_SIGN | 0x3)\n#define BNX2_BC_STATE_INIT_VID\t\t\t (BNX2_BC_STATE_SIGN | 0x4)\n#define BNX2_BC_STATE_GET_NVM_CFG2\t\t (BNX2_BC_STATE_SIGN | 0x5)\n#define BNX2_BC_STATE_APPLY_WKARND\t\t (BNX2_BC_STATE_SIGN | 0x6)\n#define BNX2_BC_STATE_LOAD_BC2\t\t\t (BNX2_BC_STATE_SIGN | 0x7)\n#define BNX2_BC_STATE_GOING_BC2\t\t\t (BNX2_BC_STATE_SIGN | 0x8)\n#define BNX2_BC_STATE_GOING_DIAG\t\t (BNX2_BC_STATE_SIGN | 0x9)\n#define BNX2_BC_STATE_RT_FINAL_INIT\t\t (BNX2_BC_STATE_SIGN | 0x81)\n#define BNX2_BC_STATE_RT_WKARND\t\t\t (BNX2_BC_STATE_SIGN | 0x82)\n#define BNX2_BC_STATE_RT_DRV_PULSE\t\t (BNX2_BC_STATE_SIGN | 0x83)\n#define BNX2_BC_STATE_RT_FIOEVTS\t\t (BNX2_BC_STATE_SIGN | 0x84)\n#define BNX2_BC_STATE_RT_DRV_CMD\t\t (BNX2_BC_STATE_SIGN | 0x85)\n#define BNX2_BC_STATE_RT_LOW_POWER\t\t (BNX2_BC_STATE_SIGN | 0x86)\n#define BNX2_BC_STATE_RT_SET_WOL\t\t (BNX2_BC_STATE_SIGN | 0x87)\n#define BNX2_BC_STATE_RT_OTHER_FW\t\t (BNX2_BC_STATE_SIGN | 0x88)\n#define BNX2_BC_STATE_RT_GOING_D3\t\t (BNX2_BC_STATE_SIGN | 0x89)\n#define BNX2_BC_STATE_ERR_BAD_VERSION\t\t (BNX2_BC_STATE_SIGN | 0x0100)\n#define BNX2_BC_STATE_ERR_BAD_BC2_CRC\t\t (BNX2_BC_STATE_SIGN | 0x0200)\n#define BNX2_BC_STATE_ERR_BC1_LOOP\t\t (BNX2_BC_STATE_SIGN | 0x0300)\n#define BNX2_BC_STATE_ERR_UNKNOWN_CMD\t\t (BNX2_BC_STATE_SIGN | 0x0400)\n#define BNX2_BC_STATE_ERR_DRV_DEAD\t\t (BNX2_BC_STATE_SIGN | 0x0500)\n#define BNX2_BC_STATE_ERR_NO_RXP\t\t (BNX2_BC_STATE_SIGN | 0x0600)\n#define BNX2_BC_STATE_ERR_TOO_MANY_RBUF\t\t (BNX2_BC_STATE_SIGN | 0x0700)\n\n#define BNX2_BC_STATE_CONDITION\t\t\t0x000001c8\n#define BNX2_CONDITION_MFW_RUN_UNKNOWN\t\t 0x00000000\n#define BNX2_CONDITION_MFW_RUN_IPMI\t\t 0x00002000\n#define BNX2_CONDITION_MFW_RUN_UMP\t\t 0x00004000\n#define BNX2_CONDITION_MFW_RUN_NCSI\t\t 0x00006000\n#define BNX2_CONDITION_MFW_RUN_NONE\t\t 0x0000e000\n#define BNX2_CONDITION_MFW_RUN_MASK\t\t 0x0000e000\n#define BNX2_CONDITION_PM_STATE_MASK\t\t 0x00030000\n#define BNX2_CONDITION_PM_STATE_FULL\t\t 0x00030000\n#define BNX2_CONDITION_PM_STATE_PREP\t\t 0x00020000\n#define BNX2_CONDITION_PM_STATE_UNPREP\t\t 0x00010000\n\n#define BNX2_BC_STATE_DEBUG_CMD\t\t\t0x1dc\n#define BNX2_BC_STATE_BC_DBG_CMD_SIGNATURE\t 0x42440000\n#define BNX2_BC_STATE_BC_DBG_CMD_SIGNATURE_MASK\t 0xffff0000\n#define BNX2_BC_STATE_BC_DBG_CMD_LOOP_CNT_MASK\t 0xffff\n#define BNX2_BC_STATE_BC_DBG_CMD_LOOP_INFINITE\t 0xffff\n\n#define BNX2_FW_EVT_CODE_MB\t\t\t0x354\n#define BNX2_FW_EVT_CODE_SW_TIMER_EXPIRATION_EVENT 0x00000000\n#define BNX2_FW_EVT_CODE_LINK_EVENT\t\t 0x00000001\n\n#define BNX2_DRV_ACK_CAP_MB\t\t\t0x364\n#define BNX2_DRV_ACK_CAP_SIGNATURE\t\t 0x35450000\n#define BNX2_CAPABILITY_SIGNATURE_MASK\t\t 0xFFFF0000\n\n#define BNX2_FW_CAP_MB\t\t\t\t0x368\n#define BNX2_FW_CAP_SIGNATURE\t\t\t 0xaa550000\n#define BNX2_FW_ACK_DRV_SIGNATURE\t\t 0x52500000\n#define BNX2_FW_CAP_SIGNATURE_MASK\t\t 0xffff0000\n#define BNX2_FW_CAP_REMOTE_PHY_CAPABLE\t\t 0x00000001\n#define BNX2_FW_CAP_REMOTE_PHY_PRESENT\t\t 0x00000002\n#define BNX2_FW_CAP_MFW_CAN_KEEP_VLAN\t\t 0x00000008\n#define BNX2_FW_CAP_BC_CAN_KEEP_VLAN\t\t 0x00000010\n#define BNX2_FW_CAP_CAN_KEEP_VLAN\t(BNX2_FW_CAP_BC_CAN_KEEP_VLAN | \\\n\t\t\t\t\t BNX2_FW_CAP_MFW_CAN_KEEP_VLAN)\n\n#define BNX2_RPHY_SIGNATURE\t\t\t0x36c\n#define BNX2_RPHY_LOAD_SIGNATURE\t\t 0x5a5a5a5a\n\n#define BNX2_RPHY_FLAGS\t\t\t\t0x370\n#define BNX2_RPHY_SERDES_LINK\t\t\t0x374\n#define BNX2_RPHY_COPPER_LINK\t\t\t0x378\n\n#define BNX2_ISCSI_INITIATOR\t\t\t0x3dc\n#define BNX2_ISCSI_INITIATOR_EN\t\t\t 0x00080000\n\n#define BNX2_ISCSI_MAX_CONN\t\t\t0x3e4\n#define BNX2_ISCSI_MAX_CONN_MASK\t\t 0xffff0000\n#define BNX2_ISCSI_MAX_CONN_SHIFT\t\t 16\n\n#define HOST_VIEW_SHMEM_BASE\t\t\t0x167c00\n\n#define DP_SHMEM_LINE(bp, offset)\t\t\t\t\t\\\n\tnetdev_err(bp->dev, \"DEBUG: %08x: %08x %08x %08x %08x\\n\",\t\\\n\t\t   offset,\t\t\t\t\t\t\\\n\t\t   bnx2_shmem_rd(bp, offset),\t\t\t\t\\\n\t\t   bnx2_shmem_rd(bp, offset + 4),\t\t\t\\\n\t\t   bnx2_shmem_rd(bp, offset + 8),\t\t\t\\\n\t\t   bnx2_shmem_rd(bp, offset + 12))\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}