#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May 28 17:09:16 2023
# Process ID: 265125
# Current directory: /home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.runs/synth_1
# Command line: vivado -log Pipeline.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pipeline.tcl
# Log file: /home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.runs/synth_1/Pipeline.vds
# Journal file: /home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Pipeline.tcl -notrace
Command: synth_design -top Pipeline -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 265207 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1255.273 ; gain = 83.809 ; free physical = 109370 ; free virtual = 137817
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pipeline' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:41]
INFO: [Synth 8-3491] module 'memoire_instruction' declared at '/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/memoire_instruction.vhd:34' bound to instance 'Label_uut' of component 'memoire_instruction' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:118]
INFO: [Synth 8-638] synthesizing module 'memoire_instruction' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/memoire_instruction.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'memoire_instruction' (1#1) [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/memoire_instruction.vhd:40]
INFO: [Synth 8-3491] module 'Banc_registres' declared at '/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Banc_registres.vhd:34' bound to instance 'Label_uut1' of component 'Banc_registres' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:122]
INFO: [Synth 8-638] synthesizing module 'Banc_registres' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Banc_registres.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Banc_registres' (2#1) [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Banc_registres.vhd:46]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:37' bound to instance 'Label_uut2' of component 'ALU' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:134]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:47]
INFO: [Synth 8-3491] module 'Memoire_donnees' declared at '/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Memoire_donnees.vhd:34' bound to instance 'Label_uut3' of component 'Memoire_donnees' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:141]
INFO: [Synth 8-638] synthesizing module 'Memoire_donnees' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Memoire_donnees.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Memoire_donnees' (4#1) [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Memoire_donnees.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'lidi_c_reg' and it is trimmed from '8' to '4' bits. [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:124]
WARNING: [Synth 8-3936] Found unconnected internal register 'memre_a_reg' and it is trimmed from '8' to '4' bits. [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:126]
WARNING: [Synth 8-3848] Net qb in module/entity Pipeline does not have driver. [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'Pipeline' (5#1) [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1312.898 ; gain = 141.434 ; free physical = 109376 ; free virtual = 137823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1312.898 ; gain = 141.434 ; free physical = 109370 ; free virtual = 137818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1320.902 ; gain = 149.438 ; free physical = 109368 ; free virtual = 137817
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "M" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "P_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "M_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[160]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[159]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[158]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_reg[157]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1338.160 ; gain = 166.695 ; free physical = 109305 ; free virtual = 137754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 287   
	                4 Bit    Registers := 2     
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 274   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 14    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module memoire_instruction 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
Module Banc_registres 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module Memoire_donnees 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 257   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'Label_uut/S_reg' and it is trimmed from '32' to '28' bits. [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/memoire_instruction.vhd:49]
INFO: [Synth 8-3886] merging instance 'Label_uut/S_reg[8]' (FD) to 'Label_uut/S_reg[24]'
INFO: [Synth 8-3886] merging instance 'Label_uut/S_reg[9]' (FD) to 'Label_uut/S_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[10] )
INFO: [Synth 8-3886] merging instance 'Label_uut/S_reg[11]' (FD) to 'Label_uut/S_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[12] )
INFO: [Synth 8-3886] merging instance 'Label_uut/S_reg[13]' (FD) to 'Label_uut/S_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[14] )
INFO: [Synth 8-3886] merging instance 'Label_uut/S_reg[15]' (FD) to 'Label_uut/S_reg[27]'
INFO: [Synth 8-3886] merging instance 'lidi_a_reg[0]' (FD) to 'lidi_c_reg[0]'
INFO: [Synth 8-3886] merging instance 'lidi_a_reg[1]' (FD) to 'lidi_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'lidi_a_reg[3]' (FD) to 'lidi_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'lidi_a_reg[5]' (FD) to 'lidi_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'lidi_a_reg[7]' (FD) to 'lidi_c_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[23] )
INFO: [Synth 8-3886] merging instance 'Label_uut/S_reg[17]' (FD) to 'Label_uut/S_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[5] )
INFO: [Synth 8-3886] merging instance 'Label_uut/S_reg[1]' (FD) to 'Label_uut/S_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut/S_reg[3] )
INFO: [Synth 8-3886] merging instance 'diex_a_reg[1]' (FD) to 'diex_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'diex_a_reg[3]' (FD) to 'diex_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'diex_a_reg[5]' (FD) to 'diex_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'lidi_b_reg[1]' (FD) to 'lidi_op_reg[1]'
INFO: [Synth 8-3886] merging instance 'Label_uut/S_reg[25]' (FD) to 'Label_uut/S_reg[26]'
INFO: [Synth 8-3886] merging instance 'lidi_op_reg[1]' (FD) to 'lidi_op_reg[0]'
INFO: [Synth 8-3886] merging instance 'exmem_a_reg[1]' (FD) to 'exmem_a_reg[5]'
INFO: [Synth 8-3886] merging instance 'exmem_a_reg[3]' (FD) to 'exmem_a_reg[5]'
INFO: [Synth 8-3886] merging instance 'exmem_a_reg[5]' (FD) to 'exmem_a_reg[7]'
INFO: [Synth 8-3886] merging instance 'lidi_c_reg[1]' (FD) to 'lidi_c_reg[2]'
INFO: [Synth 8-3886] merging instance 'diex_op_reg[1]' (FD) to 'diex_op_reg[0]'
INFO: [Synth 8-3886] merging instance 'exmem_op_reg[0]' (FD) to 'exmem_op_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_a_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_a_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_a_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_b_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_b_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_b_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_b_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_b_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_b_reg[3] )
INFO: [Synth 8-3886] merging instance 'memre_a_reg[3]' (FD) to 'memre_a_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_op_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_op_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_op_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_op_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_op_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lidi_op_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\diex_a_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\diex_a_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\diex_a_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\diex_op_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\diex_op_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\diex_op_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\diex_op_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\diex_op_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\diex_op_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exmem_a_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exmem_a_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exmem_a_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exmem_op_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exmem_op_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exmem_op_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exmem_op_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exmem_op_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\exmem_op_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\memre_a_reg[2] )
INFO: [Synth 8-3886] merging instance 'Label_uut3/S_reg[0]' (FDE) to 'Label_uut3/S_reg[1]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/S_reg[1]' (FDE) to 'Label_uut3/S_reg[2]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/S_reg[2]' (FDE) to 'Label_uut3/S_reg[3]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/S_reg[3]' (FDE) to 'Label_uut3/S_reg[4]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/S_reg[4]' (FDE) to 'Label_uut3/S_reg[5]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/S_reg[5]' (FDE) to 'Label_uut3/S_reg[6]'
INFO: [Synth 8-3886] merging instance 'Label_uut3/S_reg[6]' (FDE) to 'Label_uut3/S_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut3/S_reg[7] )
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[255][7]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[255][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[255][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[255][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[255][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[255][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[255][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[255][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[254][7]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[254][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[254][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[254][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[254][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[254][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[254][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[254][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[253][7]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[253][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[253][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[253][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[253][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[253][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[253][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[253][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[252][7]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[252][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[252][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[252][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[252][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[252][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[252][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[252][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[251][7]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[251][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[251][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[251][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[251][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[251][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[251][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[251][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[250][7]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[250][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[250][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[250][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[250][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[250][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[250][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[250][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[249][7]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[249][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[249][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[249][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[249][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[249][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[249][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[249][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[248][7]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[248][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[248][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[248][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[248][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[248][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[248][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[248][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[247][7]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[247][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[247][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[247][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[247][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[247][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[247][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[247][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[246][7]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[246][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[246][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[246][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[246][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[246][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[246][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[246][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[245][7]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[245][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[245][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[245][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[245][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[245][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[245][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[245][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[244][7]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[244][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[244][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[244][4]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[244][3]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[244][2]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[244][1]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[244][0]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[243][7]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[243][6]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[243][5]) is unused and will be removed from module Pipeline.
WARNING: [Synth 8-3332] Sequential element (Label_uut3/M_reg[243][4]) is unused and will be removed from module Pipeline.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][0]' (FDRE) to 'Label_uut1/P_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][1]' (FDRE) to 'Label_uut1/P_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][2]' (FDRE) to 'Label_uut1/P_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][3]' (FDRE) to 'Label_uut1/P_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][4]' (FDRE) to 'Label_uut1/P_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][5]' (FDRE) to 'Label_uut1/P_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][6]' (FDRE) to 'Label_uut1/P_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[9][7]' (FDRE) to 'Label_uut1/P_reg[3][7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1452.293 ; gain = 280.828 ; free physical = 109214 ; free virtual = 137659
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1452.293 ; gain = 280.828 ; free physical = 109205 ; free virtual = 137650
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[2][7]' (FDRE) to 'Label_uut1/P_reg[3][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[3][7] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[2][0]' (FDRE) to 'Label_uut1/P_reg[3][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[3][0] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[2][1]' (FDRE) to 'Label_uut1/P_reg[3][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[3][1] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[2][2]' (FDRE) to 'Label_uut1/P_reg[3][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[3][2] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[2][3]' (FDRE) to 'Label_uut1/P_reg[3][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[3][3] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[2][4]' (FDRE) to 'Label_uut1/P_reg[3][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[3][4] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[2][5]' (FDRE) to 'Label_uut1/P_reg[3][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[3][5] )
INFO: [Synth 8-3886] merging instance 'Label_uut1/P_reg[2][6]' (FDRE) to 'Label_uut1/P_reg[3][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Label_uut1/P_reg[3][6] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1452.293 ; gain = 280.828 ; free physical = 109205 ; free virtual = 137650
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1452.293 ; gain = 280.828 ; free physical = 109188 ; free virtual = 137634
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[7] with 1st driver pin 'i_36/O' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[7] with 2nd driver pin 'diex_c_reg[7]/Q' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:131]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[6] with 1st driver pin 'i_37/O' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[6] with 2nd driver pin 'diex_c_reg[6]/Q' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:131]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[5] with 1st driver pin 'i_38/O' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[5] with 2nd driver pin 'diex_c_reg[5]/Q' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:131]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[4] with 1st driver pin 'i_39/O' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[4] with 2nd driver pin 'diex_c_reg[4]/Q' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:131]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[3] with 1st driver pin 'i_40/O' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[3] with 2nd driver pin 'diex_c_reg[3]/Q' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:131]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[2] with 1st driver pin 'i_41/O' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[2] with 2nd driver pin 'diex_c_reg[2]/Q' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:131]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[1] with 1st driver pin 'i_42/O' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[1] with 2nd driver pin 'diex_c_reg[1]/Q' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:131]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[0] with 1st driver pin 'i_43/O' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/ALU.vhd:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net diex_c[0] with 2nd driver pin 'diex_c_reg[0]/Q' [/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.srcs/sources_1/new/Pipeline.vhd:131]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1452.293 ; gain = 280.828 ; free physical = 109188 ; free virtual = 137633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1452.293 ; gain = 280.828 ; free physical = 109188 ; free virtual = 137633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1452.293 ; gain = 280.828 ; free physical = 109188 ; free virtual = 137633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1452.293 ; gain = 280.828 ; free physical = 109188 ; free virtual = 137633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1452.293 ; gain = 280.828 ; free physical = 109187 ; free virtual = 137633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Pipeline    | memre_a_reg[1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     4|
|4     |LUT2   |    15|
|5     |LUT3   |     2|
|6     |LUT4   |    10|
|7     |LUT5   |     9|
|8     |LUT6   |     3|
|9     |SRL16E |     2|
|10    |FDRE   |    77|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+-------------+--------------------+------+
|      |Instance     |Module              |Cells |
+------+-------------+--------------------+------+
|1     |top          |                    |   135|
|2     |  Label_uut  |memoire_instruction |    11|
|3     |  Label_uut1 |Banc_registres      |    35|
|4     |  Label_uut2 |ALU                 |    10|
+------+-------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1452.293 ; gain = 280.828 ; free physical = 109186 ; free virtual = 137631
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 2199 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1452.293 ; gain = 280.828 ; free physical = 109185 ; free virtual = 137631
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1452.301 ; gain = 280.828 ; free physical = 109198 ; free virtual = 137643
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
247 Infos, 104 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 1567.320 ; gain = 407.500 ; free physical = 109187 ; free virtual = 137631
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/lemmers/Bureau/4-IR/Système_Informatique_Projet/Vivado/ALU/ALU.runs/synth_1/Pipeline.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pipeline_utilization_synth.rpt -pb Pipeline_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1591.332 ; gain = 0.000 ; free physical = 109180 ; free virtual = 137625
INFO: [Common 17-206] Exiting Vivado at Sun May 28 17:10:01 2023...
