INFO-FLOW: Workspace /home/francesco/workspace/detector_solid/solution1 opened at Mon Sep 26 01:31:22 CEST 2022
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/francesco/tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.54 sec.
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.65 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=20 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
Execute     config_export -vivado_clock=20 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.66 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./detector_solid/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
Execute     set_directive_top -name run run 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling detector_solid/abs_solid_detector.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang detector_solid/abs_solid_detector.cpp -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.cpp.clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.cpp.clang.err.log 
Command       ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top run -name=run 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 2.54 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/.systemc_flag -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.53 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/all.directive.json -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.69 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.48 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 4.4 sec.
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 4.78 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.32 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.bc -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.err.log 
Command       ap_eval done; 2.38 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.67 seconds. CPU system time: 0.96 seconds. Elapsed time: 20.07 seconds; current allocated memory: 460.559 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.g.bc"  
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.g.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.12 sec.
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=run -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=run -reflow-float-conversion -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.74 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.74 sec.
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=run 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=run -mllvm -hls-db-dir -mllvm /home/francesco/workspace/detector_solid/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.1 sec.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_605_1' (detector_solid/abs_solid_detector.cpp:605:20) in function 'run' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:570:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_int<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:241:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool&, REGION_T*, ap_int<8>, float*)' (detector_solid/abs_solid_detector.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'find_region(REGION_T const*, ap_int<8>, float const*)' into 'run_test(bool&, REGION_T*, ap_int<8>, float*)' (detector_solid/abs_solid_detector.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'run_test(bool&, REGION_T*, ap_int<8>, float*)' into 'runTestAfterInit(bool&, ap_int<8>, ap_int<8>, ap_int<16>, hls::stream<ap_int<8>, 0>&, float*, REGION_T*, ap_int<8>, errorDescriptorStr*)' (detector_solid/abs_solid_detector.cpp:512:0)
INFO: [HLS 214-178] Inlining function 'writeOutcome(bool&, ap_int<8>, ap_int<8>, ap_int<16>, bool, hls::stream<ap_int<8>, 0>&, errorDescriptorStr*, float*)' into 'runTestAfterInit(bool&, ap_int<8>, ap_int<8>, ap_int<16>, hls::stream<ap_int<8>, 0>&, float*, REGION_T*, ap_int<8>, errorDescriptorStr*)' (detector_solid/abs_solid_detector.cpp:512:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:558:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:558:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:558:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:570:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'ap_memory Interface', ignore it. (detector_solid/abs_solid_detector.cpp:599:6)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, bool*, REGION_T (*) [16], float*, ap_int<8>*, hls::stream<ap_int<8>, 0>&, errorDescriptorStr*)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:570:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'runTestAfterInit(bool&, ap_int<8>, ap_int<8>, ap_int<16>, hls::stream<ap_int<8>, 0>&, float*, REGION_T*, ap_int<8>, errorDescriptorStr*) (.54.55.1)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/francesco/workspace/detector_solid/solution1/.autopilot/db/../../../kernel.xml -> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.92 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.25 seconds; current allocated memory: 461.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.070 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top run -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.0.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.46 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 472.812 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.1.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.23 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 487.621 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.1.bc to /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/francesco/workspace/detector_solid/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (detector_solid/abs_solid_detector.cpp:75) in function 'runTestAfterInit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' in function 'runTestAfterInit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'runTestAfterInit' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (detector_solid/abs_solid_detector.cpp:75) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_248_1' (detector_solid/abs_solid_detector.cpp:248) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_272_2' (detector_solid/abs_solid_detector.cpp:293) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_362_4' (detector_solid/abs_solid_detector.cpp:362) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_373_5' (detector_solid/abs_solid_detector.cpp:373) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'init' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'init' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_40_1' in function 'runTestAfterInit' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_272_2' (detector_solid/abs_solid_detector.cpp:293) in function 'insert_point' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_2' (detector_solid/abs_solid_detector.cpp:45) in function 'runTestAfterInit' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_296_3' (detector_solid/abs_solid_detector.cpp:296) in function 'insert_point' completely with a factor of 8.
Command         transform done; 2.19 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:40:19) in function 'runTestAfterInit'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (detector_solid/abs_solid_detector.cpp:612:6) in function 'run'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'runTestAfterInit' (detector_solid/abs_solid_detector.cpp:40:1)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'run' (detector_solid/abs_solid_detector.cpp:570:1)...8 expression(s) balanced.
Command         transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.59 seconds; current allocated memory: 529.770 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.2.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'err.errorAov' 
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' (detector_solid/abs_solid_detector.cpp:628:4)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_center_0' (detector_solid/abs_solid_detector.cpp:249:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_max_0' (detector_solid/abs_solid_detector.cpp:249:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min_0' (detector_solid/abs_solid_detector.cpp:249:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min_0' (detector_solid/abs_solid_detector.cpp:364:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_max_0' (detector_solid/abs_solid_detector.cpp:367:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_center_0' (detector_solid/abs_solid_detector.cpp:369:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min_0' (detector_solid/abs_solid_detector.cpp:375:17)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.16' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.32' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.17' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.33' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.18' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.34' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.19' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.35' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.20' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.36' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.21' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.37' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.22' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.38' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.23' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.39' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.24' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.40' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.25' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.41' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.26' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.42' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.27' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.43' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.28' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.44' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.29' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.45' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.30' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.46' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.31' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.47' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.47' 
Command         transform done; 2.56 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.56 seconds; current allocated memory: 673.520 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.89 sec.
Command     elaborate done; 30.21 sec.
Execute     ap_eval exec zip -j /home/francesco/workspace/detector_solid/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'run' ...
Execute       ap_set_top_model run 
Execute       get_model_list run -filter all-wo-channel -topdown 
Execute       preproc_iomode -model run 
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
Execute       preproc_iomode -model insert_point 
Execute       preproc_iomode -model insert_point_Pipeline_VITIS_LOOP_373_5 
Execute       preproc_iomode -model insert_point_Pipeline_VITIS_LOOP_362_4 
Execute       preproc_iomode -model insert_point_Pipeline_VITIS_LOOP_272_2 
Execute       preproc_iomode -model insert_point_Pipeline_VITIS_LOOP_248_1 
Execute       preproc_iomode -model insert_point_Pipeline_VITIS_LOOP_75_1 
Execute       preproc_iomode -model runTestAfterInit 
Execute       preproc_iomode -model runTestAfterInit_Pipeline_3 
Execute       preproc_iomode -model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
Execute       preproc_iomode -model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
Execute       preproc_iomode -model init 
Execute       preproc_iomode -model init_Pipeline_2 
Execute       preproc_iomode -model init_Pipeline_1 
Execute       get_model_list run -filter all-wo-channel 
INFO-FLOW: Model list for configure: init_Pipeline_1 init_Pipeline_2 init runTestAfterInit_Pipeline_VITIS_LOOP_75_1 runTestAfterInit_Pipeline_VITIS_LOOP_40_1 runTestAfterInit_Pipeline_3 runTestAfterInit insert_point_Pipeline_VITIS_LOOP_75_1 insert_point_Pipeline_VITIS_LOOP_248_1 insert_point_Pipeline_VITIS_LOOP_272_2 insert_point_Pipeline_VITIS_LOOP_362_4 insert_point_Pipeline_VITIS_LOOP_373_5 insert_point run
INFO-FLOW: Configuring Module : init_Pipeline_1 ...
Execute       set_default_model init_Pipeline_1 
Execute       apply_spec_resource_limit init_Pipeline_1 
INFO-FLOW: Configuring Module : init_Pipeline_2 ...
Execute       set_default_model init_Pipeline_2 
Execute       apply_spec_resource_limit init_Pipeline_2 
INFO-FLOW: Configuring Module : init ...
Execute       set_default_model init 
Execute       apply_spec_resource_limit init 
INFO-FLOW: Configuring Module : runTestAfterInit_Pipeline_VITIS_LOOP_75_1 ...
Execute       set_default_model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
Execute       apply_spec_resource_limit runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
INFO-FLOW: Configuring Module : runTestAfterInit_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : runTestAfterInit_Pipeline_3 ...
Execute       set_default_model runTestAfterInit_Pipeline_3 
Execute       apply_spec_resource_limit runTestAfterInit_Pipeline_3 
INFO-FLOW: Configuring Module : runTestAfterInit ...
Execute       set_default_model runTestAfterInit 
Execute       apply_spec_resource_limit runTestAfterInit 
INFO-FLOW: Configuring Module : insert_point_Pipeline_VITIS_LOOP_75_1 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_75_1 
Execute       apply_spec_resource_limit insert_point_Pipeline_VITIS_LOOP_75_1 
INFO-FLOW: Configuring Module : insert_point_Pipeline_VITIS_LOOP_248_1 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_248_1 
Execute       apply_spec_resource_limit insert_point_Pipeline_VITIS_LOOP_248_1 
INFO-FLOW: Configuring Module : insert_point_Pipeline_VITIS_LOOP_272_2 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_272_2 
Execute       apply_spec_resource_limit insert_point_Pipeline_VITIS_LOOP_272_2 
INFO-FLOW: Configuring Module : insert_point_Pipeline_VITIS_LOOP_362_4 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_362_4 
Execute       apply_spec_resource_limit insert_point_Pipeline_VITIS_LOOP_362_4 
INFO-FLOW: Configuring Module : insert_point_Pipeline_VITIS_LOOP_373_5 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_373_5 
Execute       apply_spec_resource_limit insert_point_Pipeline_VITIS_LOOP_373_5 
INFO-FLOW: Configuring Module : insert_point ...
Execute       set_default_model insert_point 
Execute       apply_spec_resource_limit insert_point 
INFO-FLOW: Configuring Module : run ...
Execute       set_default_model run 
Execute       apply_spec_resource_limit run 
INFO-FLOW: Model list for preprocess: init_Pipeline_1 init_Pipeline_2 init runTestAfterInit_Pipeline_VITIS_LOOP_75_1 runTestAfterInit_Pipeline_VITIS_LOOP_40_1 runTestAfterInit_Pipeline_3 runTestAfterInit insert_point_Pipeline_VITIS_LOOP_75_1 insert_point_Pipeline_VITIS_LOOP_248_1 insert_point_Pipeline_VITIS_LOOP_272_2 insert_point_Pipeline_VITIS_LOOP_362_4 insert_point_Pipeline_VITIS_LOOP_373_5 insert_point run
INFO-FLOW: Preprocessing Module: init_Pipeline_1 ...
Execute       set_default_model init_Pipeline_1 
Execute       cdfg_preprocess -model init_Pipeline_1 
Execute       rtl_gen_preprocess init_Pipeline_1 
INFO-FLOW: Preprocessing Module: init_Pipeline_2 ...
Execute       set_default_model init_Pipeline_2 
Execute       cdfg_preprocess -model init_Pipeline_2 
Execute       rtl_gen_preprocess init_Pipeline_2 
INFO-FLOW: Preprocessing Module: init ...
Execute       set_default_model init 
Execute       cdfg_preprocess -model init 
Execute       rtl_gen_preprocess init 
INFO-FLOW: Preprocessing Module: runTestAfterInit_Pipeline_VITIS_LOOP_75_1 ...
Execute       set_default_model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
Execute       cdfg_preprocess -model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
Execute       rtl_gen_preprocess runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
INFO-FLOW: Preprocessing Module: runTestAfterInit_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: runTestAfterInit_Pipeline_3 ...
Execute       set_default_model runTestAfterInit_Pipeline_3 
Execute       cdfg_preprocess -model runTestAfterInit_Pipeline_3 
Execute       rtl_gen_preprocess runTestAfterInit_Pipeline_3 
INFO-FLOW: Preprocessing Module: runTestAfterInit ...
Execute       set_default_model runTestAfterInit 
Execute       cdfg_preprocess -model runTestAfterInit 
Execute       rtl_gen_preprocess runTestAfterInit 
INFO-FLOW: Preprocessing Module: insert_point_Pipeline_VITIS_LOOP_75_1 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_75_1 
Execute       cdfg_preprocess -model insert_point_Pipeline_VITIS_LOOP_75_1 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_75_1 
INFO-FLOW: Preprocessing Module: insert_point_Pipeline_VITIS_LOOP_248_1 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_248_1 
Execute       cdfg_preprocess -model insert_point_Pipeline_VITIS_LOOP_248_1 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_248_1 
INFO-FLOW: Preprocessing Module: insert_point_Pipeline_VITIS_LOOP_272_2 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_272_2 
Execute       cdfg_preprocess -model insert_point_Pipeline_VITIS_LOOP_272_2 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_272_2 
INFO-FLOW: Preprocessing Module: insert_point_Pipeline_VITIS_LOOP_362_4 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_362_4 
Execute       cdfg_preprocess -model insert_point_Pipeline_VITIS_LOOP_362_4 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_362_4 
INFO-FLOW: Preprocessing Module: insert_point_Pipeline_VITIS_LOOP_373_5 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_373_5 
Execute       cdfg_preprocess -model insert_point_Pipeline_VITIS_LOOP_373_5 
Command       cdfg_preprocess done; 0.11 sec.
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_373_5 
INFO-FLOW: Preprocessing Module: insert_point ...
Execute       set_default_model insert_point 
Execute       cdfg_preprocess -model insert_point 
Execute       rtl_gen_preprocess insert_point 
INFO-FLOW: Preprocessing Module: run ...
Execute       set_default_model run 
Execute       cdfg_preprocess -model run 
Execute       rtl_gen_preprocess run 
INFO-FLOW: Model list for synthesis: init_Pipeline_1 init_Pipeline_2 init runTestAfterInit_Pipeline_VITIS_LOOP_75_1 runTestAfterInit_Pipeline_VITIS_LOOP_40_1 runTestAfterInit_Pipeline_3 runTestAfterInit insert_point_Pipeline_VITIS_LOOP_75_1 insert_point_Pipeline_VITIS_LOOP_248_1 insert_point_Pipeline_VITIS_LOOP_272_2 insert_point_Pipeline_VITIS_LOOP_362_4 insert_point_Pipeline_VITIS_LOOP_373_5 insert_point run
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model init_Pipeline_1 
Execute       schedule -model init_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 677.672 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling init_Pipeline_1.
Execute       set_default_model init_Pipeline_1 
Execute       bind -model init_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 677.727 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding init_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model init_Pipeline_2 
Execute       schedule -model init_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'init_Pipeline_2' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load') on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'init_Pipeline_2' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_1') on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'init_Pipeline_2' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_2') on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'init_Pipeline_2' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_3') on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'init_Pipeline_2' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_18') on array 'trainedRegions' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'init_Pipeline_2' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_22') on array 'trainedRegions' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 24, Depth = 90, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.01 seconds. CPU system time: 0 seconds. Elapsed time: 3.02 seconds; current allocated memory: 689.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.92 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling init_Pipeline_2.
Execute       set_default_model init_Pipeline_2 
Execute       bind -model init_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 689.055 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.08 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding init_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model init 
Execute       schedule -model init 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 689.523 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init.sched.adb -f 
INFO-FLOW: Finish scheduling init.
Execute       set_default_model init 
Execute       bind -model init 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 689.688 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init.bind.adb -f 
INFO-FLOW: Finish binding init.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
Execute       schedule -model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln77_1', detector_solid/abs_solid_detector.cpp:77)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 690.695 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_75_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_75_1.sched.adb -f 
INFO-FLOW: Finish scheduling runTestAfterInit_Pipeline_VITIS_LOOP_75_1.
Execute       set_default_model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
Execute       bind -model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 690.695 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_75_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_75_1.bind.adb -f 
INFO-FLOW: Finish binding runTestAfterInit_Pipeline_VITIS_LOOP_75_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 49, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.9 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 696.301 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling runTestAfterInit_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 696.301 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.52 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding runTestAfterInit_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTestAfterInit_Pipeline_3 
Execute       schedule -model runTestAfterInit_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 696.621 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling runTestAfterInit_Pipeline_3.
Execute       set_default_model runTestAfterInit_Pipeline_3 
Execute       bind -model runTestAfterInit_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 696.621 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding runTestAfterInit_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTestAfterInit 
Execute       schedule -model runTestAfterInit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 707.305 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.sched.adb -f 
INFO-FLOW: Finish scheduling runTestAfterInit.
Execute       set_default_model runTestAfterInit 
Execute       bind -model runTestAfterInit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 707.305 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.82 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.bind.adb -f 
INFO-FLOW: Finish binding runTestAfterInit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_75_1 
Execute       schedule -model insert_point_Pipeline_VITIS_LOOP_75_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln77_2', detector_solid/abs_solid_detector.cpp:77)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 707.305 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_75_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_75_1.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point_Pipeline_VITIS_LOOP_75_1.
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_75_1 
Execute       bind -model insert_point_Pipeline_VITIS_LOOP_75_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 707.305 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_75_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_75_1.bind.adb -f 
INFO-FLOW: Finish binding insert_point_Pipeline_VITIS_LOOP_75_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_248_1 
Execute       schedule -model insert_point_Pipeline_VITIS_LOOP_248_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_248_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_248_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 707.410 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_248_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_248_1.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point_Pipeline_VITIS_LOOP_248_1.
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_248_1 
Execute       bind -model insert_point_Pipeline_VITIS_LOOP_248_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 707.410 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_248_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_248_1.bind.adb -f 
INFO-FLOW: Finish binding insert_point_Pipeline_VITIS_LOOP_248_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_272_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_272_2 
Execute       schedule -model insert_point_Pipeline_VITIS_LOOP_272_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_272_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'VITIS_LOOP_272_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.97 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 716.316 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_272_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_272_2.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point_Pipeline_VITIS_LOOP_272_2.
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_272_2 
Execute       bind -model insert_point_Pipeline_VITIS_LOOP_272_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 716.316 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_272_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.82 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_272_2.bind.adb -f 
INFO-FLOW: Finish binding insert_point_Pipeline_VITIS_LOOP_272_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_362_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_362_4 
Execute       schedule -model insert_point_Pipeline_VITIS_LOOP_362_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_362_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 717.527 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_362_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_362_4.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point_Pipeline_VITIS_LOOP_362_4.
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_362_4 
Execute       bind -model insert_point_Pipeline_VITIS_LOOP_362_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 717.527 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_362_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_362_4.bind.adb -f 
INFO-FLOW: Finish binding insert_point_Pipeline_VITIS_LOOP_362_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_373_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_373_5 
Execute       schedule -model insert_point_Pipeline_VITIS_LOOP_373_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_373_5'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_373_5' (loop 'VITIS_LOOP_373_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_center_1_addr_write_ln375', detector_solid/abs_solid_detector.cpp:375) of variable 'tmp_31', detector_solid/abs_solid_detector.cpp:375 on array 'regions_center_1' and 'load' operation ('regions_center_1_load', detector_solid/abs_solid_detector.cpp:375) on array 'regions_center_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_373_5' (loop 'VITIS_LOOP_373_5'): Unable to schedule 'load' operation ('regions_min_1_load_5', detector_solid/abs_solid_detector.cpp:375) on array 'regions_min_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_373_5' (loop 'VITIS_LOOP_373_5'): Unable to schedule 'load' operation ('regions_min_1_load_7', detector_solid/abs_solid_detector.cpp:375) on array 'regions_min_1' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_373_5' (loop 'VITIS_LOOP_373_5'): Unable to schedule 'load' operation ('regions_min_13_load_8', detector_solid/abs_solid_detector.cpp:375) on array 'regions_min_13' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min_13'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_373_5' (loop 'VITIS_LOOP_373_5'): Unable to schedule 'store' operation ('regions_min_13_addr_9_write_ln375', detector_solid/abs_solid_detector.cpp:375) of variable 'tmp_13', detector_solid/abs_solid_detector.cpp:375 on array 'regions_min_13' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'VITIS_LOOP_373_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.01 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.13 seconds. CPU system time: 0 seconds. Elapsed time: 5.13 seconds; current allocated memory: 728.457 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_373_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_373_5.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point_Pipeline_VITIS_LOOP_373_5.
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_373_5 
Execute       bind -model insert_point_Pipeline_VITIS_LOOP_373_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 728.457 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_373_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_373_5.bind.adb -f 
INFO-FLOW: Finish binding insert_point_Pipeline_VITIS_LOOP_373_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point 
Execute       schedule -model insert_point 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.49 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 735.805 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point.
Execute       set_default_model insert_point 
Execute       bind -model insert_point 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 735.805 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.82 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.bind.adb -f 
INFO-FLOW: Finish binding insert_point.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run 
Execute       schedule -model run 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 735.805 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.sched.adb -f 
INFO-FLOW: Finish scheduling run.
Execute       set_default_model run 
Execute       bind -model run 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.75 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 735.805 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.99 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.bind.adb -f 
INFO-FLOW: Finish binding run.
Execute       get_model_list run -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess init_Pipeline_1 
Execute       rtl_gen_preprocess init_Pipeline_2 
Execute       rtl_gen_preprocess init 
Execute       rtl_gen_preprocess runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
Execute       rtl_gen_preprocess runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess runTestAfterInit_Pipeline_3 
Execute       rtl_gen_preprocess runTestAfterInit 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_75_1 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_248_1 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_272_2 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_362_4 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_373_5 
Execute       rtl_gen_preprocess insert_point 
Execute       rtl_gen_preprocess run 
INFO-FLOW: Model list for RTL generation: init_Pipeline_1 init_Pipeline_2 init runTestAfterInit_Pipeline_VITIS_LOOP_75_1 runTestAfterInit_Pipeline_VITIS_LOOP_40_1 runTestAfterInit_Pipeline_3 runTestAfterInit insert_point_Pipeline_VITIS_LOOP_75_1 insert_point_Pipeline_VITIS_LOOP_248_1 insert_point_Pipeline_VITIS_LOOP_272_2 insert_point_Pipeline_VITIS_LOOP_362_4 insert_point_Pipeline_VITIS_LOOP_373_5 insert_point run
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model init_Pipeline_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.03 seconds; current allocated memory: 735.840 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl init_Pipeline_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_init_Pipeline_1 
Execute       gen_rtl init_Pipeline_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_init_Pipeline_1 
Execute       syn_report -csynth -model init_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/init_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model init_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/init_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model init_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model init_Pipeline_1 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_1.adb 
Execute       db_write -model init_Pipeline_1 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info init_Pipeline_1 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model init_Pipeline_2 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'init_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_75_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62s_6ns_5_66_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'init_Pipeline_2'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 744.898 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl init_Pipeline_2 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_init_Pipeline_2 
Execute       gen_rtl init_Pipeline_2 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_init_Pipeline_2 
Execute       syn_report -csynth -model init_Pipeline_2 -o /home/francesco/workspace/detector_solid/solution1/syn/report/init_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       syn_report -rtlxml -model init_Pipeline_2 -o /home/francesco/workspace/detector_solid/solution1/syn/report/init_Pipeline_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model init_Pipeline_2 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.21 sec.
Execute       db_write -model init_Pipeline_2 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_2.adb 
Command       db_write done; 0.2 sec.
Execute       db_write -model init_Pipeline_2 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info init_Pipeline_2 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model init -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'init'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0 seconds. Elapsed time: 2.12 seconds; current allocated memory: 765.645 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl init -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_init 
Execute       gen_rtl init -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_init 
Execute       syn_report -csynth -model init -o /home/francesco/workspace/detector_solid/solution1/syn/report/init_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model init -o /home/francesco/workspace/detector_solid/solution1/syn/report/init_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model init -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.33 sec.
Execute       db_write -model init -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init.adb 
Execute       db_write -model init -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info init -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 765.742 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTestAfterInit_Pipeline_VITIS_LOOP_75_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
Execute       gen_rtl runTestAfterInit_Pipeline_VITIS_LOOP_75_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
Execute       syn_report -csynth -model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/runTestAfterInit_Pipeline_VITIS_LOOP_75_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/runTestAfterInit_Pipeline_VITIS_LOOP_75_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_75_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_75_1.adb 
Execute       db_write -model runTestAfterInit_Pipeline_VITIS_LOOP_75_1 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTestAfterInit_Pipeline_VITIS_LOOP_75_1 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_75_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Pipeline_VITIS_LOOP_40_1'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 775.156 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTestAfterInit_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl runTestAfterInit_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/runTestAfterInit_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.3 sec.
Execute       syn_report -rtlxml -model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/runTestAfterInit_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       syn_report -verbosereport -model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.68 sec.
Execute       db_write -model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_40_1.adb 
Command       db_write done; 0.18 sec.
Execute       db_write -model runTestAfterInit_Pipeline_VITIS_LOOP_40_1 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTestAfterInit_Pipeline_VITIS_LOOP_40_1 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTestAfterInit_Pipeline_3 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 789.684 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTestAfterInit_Pipeline_3 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_runTestAfterInit_Pipeline_3 
Execute       gen_rtl runTestAfterInit_Pipeline_3 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_runTestAfterInit_Pipeline_3 
Execute       syn_report -csynth -model runTestAfterInit_Pipeline_3 -o /home/francesco/workspace/detector_solid/solution1/syn/report/runTestAfterInit_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runTestAfterInit_Pipeline_3 -o /home/francesco/workspace/detector_solid/solution1/syn/report/runTestAfterInit_Pipeline_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runTestAfterInit_Pipeline_3 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runTestAfterInit_Pipeline_3 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_3.adb 
Execute       db_write -model runTestAfterInit_Pipeline_3 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTestAfterInit_Pipeline_3 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTestAfterInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTestAfterInit -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTestAfterInit'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 795.695 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTestAfterInit -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_runTestAfterInit 
Execute       gen_rtl runTestAfterInit -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_runTestAfterInit 
Execute       syn_report -csynth -model runTestAfterInit -o /home/francesco/workspace/detector_solid/solution1/syn/report/runTestAfterInit_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model runTestAfterInit -o /home/francesco/workspace/detector_solid/solution1/syn/report/runTestAfterInit_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runTestAfterInit -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.9 sec.
Execute       db_write -model runTestAfterInit -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.adb 
Command       db_write done; 0.14 sec.
Execute       db_write -model runTestAfterInit -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTestAfterInit -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point_Pipeline_VITIS_LOOP_75_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.54 seconds; current allocated memory: 816.645 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_75_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_insert_point_Pipeline_VITIS_LOOP_75_1 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_75_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_insert_point_Pipeline_VITIS_LOOP_75_1 
Execute       syn_report -csynth -model insert_point_Pipeline_VITIS_LOOP_75_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_75_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point_Pipeline_VITIS_LOOP_75_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_75_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point_Pipeline_VITIS_LOOP_75_1 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_75_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_75_1 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_75_1.adb 
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_75_1 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point_Pipeline_VITIS_LOOP_75_1 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_75_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_248_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point_Pipeline_VITIS_LOOP_248_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_248_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_248_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 816.852 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_248_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_insert_point_Pipeline_VITIS_LOOP_248_1 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_248_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_insert_point_Pipeline_VITIS_LOOP_248_1 
Execute       syn_report -csynth -model insert_point_Pipeline_VITIS_LOOP_248_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_248_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point_Pipeline_VITIS_LOOP_248_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_248_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point_Pipeline_VITIS_LOOP_248_1 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_248_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_248_1 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_248_1.adb 
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_248_1 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point_Pipeline_VITIS_LOOP_248_1 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_248_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_272_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point_Pipeline_VITIS_LOOP_272_2 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_272_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_272_2'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 830.523 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_272_2 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_insert_point_Pipeline_VITIS_LOOP_272_2 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_272_2 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_insert_point_Pipeline_VITIS_LOOP_272_2 
Execute       syn_report -csynth -model insert_point_Pipeline_VITIS_LOOP_272_2 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_272_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.41 sec.
Execute       syn_report -rtlxml -model insert_point_Pipeline_VITIS_LOOP_272_2 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_272_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       syn_report -verbosereport -model insert_point_Pipeline_VITIS_LOOP_272_2 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_272_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.05 sec.
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_272_2 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_272_2.adb 
Command       db_write done; 0.24 sec.
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_272_2 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info insert_point_Pipeline_VITIS_LOOP_272_2 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_272_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_362_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point_Pipeline_VITIS_LOOP_362_4 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_362_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_362_4' pipeline 'VITIS_LOOP_362_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_362_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.27 seconds; current allocated memory: 848.387 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_362_4 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_insert_point_Pipeline_VITIS_LOOP_362_4 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_362_4 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_insert_point_Pipeline_VITIS_LOOP_362_4 
Execute       syn_report -csynth -model insert_point_Pipeline_VITIS_LOOP_362_4 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_362_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point_Pipeline_VITIS_LOOP_362_4 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_362_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point_Pipeline_VITIS_LOOP_362_4 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_362_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_362_4 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_362_4.adb 
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_362_4 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point_Pipeline_VITIS_LOOP_362_4 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_362_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_373_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point_Pipeline_VITIS_LOOP_373_5 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_373_5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_154_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_373_5'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 858.680 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_373_5 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_insert_point_Pipeline_VITIS_LOOP_373_5 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_373_5 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_insert_point_Pipeline_VITIS_LOOP_373_5 
Execute       syn_report -csynth -model insert_point_Pipeline_VITIS_LOOP_373_5 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_373_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point_Pipeline_VITIS_LOOP_373_5 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_373_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point_Pipeline_VITIS_LOOP_373_5 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_373_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.26 sec.
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_373_5 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_373_5.adb 
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_373_5 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point_Pipeline_VITIS_LOOP_373_5 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_373_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 887.609 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_insert_point 
Execute       gen_rtl insert_point -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_insert_point 
Execute       syn_report -csynth -model insert_point -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.9 sec.
Execute       db_write -model insert_point -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.adb 
Execute       db_write -model insert_point -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run -top_prefix  -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorInTask' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/data_7' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorDescriptors' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'fsmstate' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'test' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'contr', 'data_0', 'errorInTask', 'data_1', 'data_2', 'data_3', 'data_4', 'data_5', 'data_6', 'data_7', 'n_regions_in', 'errorDescriptors', 'return' and 'trainedRegions' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
Command       create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 912.949 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run -istop -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run 
Command       gen_rtl done; 0.24 sec.
Execute       gen_rtl run -istop -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run 
Command       gen_rtl done; 0.12 sec.
Execute       syn_report -csynth -model run -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model run -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.2 sec.
Execute       db_write -model run -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.adb 
Command       db_write done; 0.14 sec.
Execute       db_write -model run -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run 
Execute       export_constraint_db -f -tool general -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.constraint.tcl 
Execute       syn_report -designview -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.design.xml 
Command       syn_report done; 1.76 sec.
Execute       syn_report -csynthDesign -model run -o /home/francesco/workspace/detector_solid/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks run 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain run 
INFO-FLOW: Model list for RTL component generation: init_Pipeline_1 init_Pipeline_2 init runTestAfterInit_Pipeline_VITIS_LOOP_75_1 runTestAfterInit_Pipeline_VITIS_LOOP_40_1 runTestAfterInit_Pipeline_3 runTestAfterInit insert_point_Pipeline_VITIS_LOOP_75_1 insert_point_Pipeline_VITIS_LOOP_248_1 insert_point_Pipeline_VITIS_LOOP_272_2 insert_point_Pipeline_VITIS_LOOP_362_4 insert_point_Pipeline_VITIS_LOOP_373_5 insert_point run
INFO-FLOW: Handling components in module [init_Pipeline_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [init_Pipeline_2] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component run_urem_62s_6ns_5_66_1.
INFO-FLOW: Append model run_urem_62s_6ns_5_66_1
INFO-FLOW: Found component run_mul_64ns_66ns_129_1_1.
INFO-FLOW: Append model run_mul_64ns_66ns_129_1_1
INFO-FLOW: Found component run_mul_64ns_66ns_75_1_1.
INFO-FLOW: Append model run_mul_64ns_66ns_75_1_1
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [init] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init.compgen.tcl 
INFO-FLOW: Handling components in module [runTestAfterInit_Pipeline_VITIS_LOOP_75_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
INFO-FLOW: Found component run_mux_84_32_1_1.
INFO-FLOW: Append model run_mux_84_32_1_1
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [runTestAfterInit_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component run_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component run_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model run_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component run_mux_165_32_1_1.
INFO-FLOW: Append model run_mux_165_32_1_1
INFO-FLOW: Handling components in module [runTestAfterInit_Pipeline_3] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [runTestAfterInit] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.compgen.tcl 
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_runTestAfterInit_err_errorAov_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_runTestAfterInit_err_errorAov_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [insert_point_Pipeline_VITIS_LOOP_75_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point_Pipeline_VITIS_LOOP_248_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_248_1.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point_Pipeline_VITIS_LOOP_272_2] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_272_2.compgen.tcl 
INFO-FLOW: Found component run_mux_1632_32_1_1.
INFO-FLOW: Append model run_mux_1632_32_1_1
INFO-FLOW: Handling components in module [insert_point_Pipeline_VITIS_LOOP_362_4] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_362_4.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point_Pipeline_VITIS_LOOP_373_5] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_373_5.compgen.tcl 
INFO-FLOW: Found component run_mux_154_32_1_1.
INFO-FLOW: Append model run_mux_154_32_1_1
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.compgen.tcl 
INFO-FLOW: Found component run_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Handling components in module [run] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.tcl 
INFO-FLOW: Found component run_n_regions_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_n_regions_V_RAM_AUTO_1R1W
INFO-FLOW: Found component run_regions_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_regions_RAM_AUTO_1R1W
INFO-FLOW: Found component run_regions_15_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_regions_15_RAM_AUTO_1R1W
INFO-FLOW: Found component run_control_s_axi.
INFO-FLOW: Append model run_control_s_axi
INFO-FLOW: Found component run_regslice_both.
INFO-FLOW: Append model run_regslice_both
INFO-FLOW: Append model init_Pipeline_1
INFO-FLOW: Append model init_Pipeline_2
INFO-FLOW: Append model init
INFO-FLOW: Append model runTestAfterInit_Pipeline_VITIS_LOOP_75_1
INFO-FLOW: Append model runTestAfterInit_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model runTestAfterInit_Pipeline_3
INFO-FLOW: Append model runTestAfterInit
INFO-FLOW: Append model insert_point_Pipeline_VITIS_LOOP_75_1
INFO-FLOW: Append model insert_point_Pipeline_VITIS_LOOP_248_1
INFO-FLOW: Append model insert_point_Pipeline_VITIS_LOOP_272_2
INFO-FLOW: Append model insert_point_Pipeline_VITIS_LOOP_362_4
INFO-FLOW: Append model insert_point_Pipeline_VITIS_LOOP_373_5
INFO-FLOW: Append model insert_point
INFO-FLOW: Append model run
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: run_flow_control_loop_pipe_sequential_init run_urem_62s_6ns_5_66_1 run_mul_64ns_66ns_129_1_1 run_mul_64ns_66ns_75_1_1 run_flow_control_loop_pipe_sequential_init run_mux_84_32_1_1 run_flow_control_loop_pipe_sequential_init run_fsub_32ns_32ns_32_4_full_dsp_1 run_fadd_32ns_32ns_32_4_full_dsp_1 run_fmul_32ns_32ns_32_2_max_dsp_1 run_fdiv_32ns_32ns_32_9_no_dsp_1 run_mux_165_32_1_1 run_flow_control_loop_pipe_sequential_init run_fcmp_32ns_32ns_1_2_no_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_runTestAfterInit_err_errorAov_RAM_AUTO_1R1W run_flow_control_loop_pipe_sequential_init run_flow_control_loop_pipe_sequential_init run_mux_1632_32_1_1 run_flow_control_loop_pipe_sequential_init run_mux_154_32_1_1 run_flow_control_loop_pipe_sequential_init run_faddfsub_32ns_32ns_32_4_full_dsp_1 run_n_regions_V_RAM_AUTO_1R1W run_regions_RAM_AUTO_1R1W run_regions_15_RAM_AUTO_1R1W run_control_s_axi run_regslice_both init_Pipeline_1 init_Pipeline_2 init runTestAfterInit_Pipeline_VITIS_LOOP_75_1 runTestAfterInit_Pipeline_VITIS_LOOP_40_1 runTestAfterInit_Pipeline_3 runTestAfterInit insert_point_Pipeline_VITIS_LOOP_75_1 insert_point_Pipeline_VITIS_LOOP_248_1 insert_point_Pipeline_VITIS_LOOP_272_2 insert_point_Pipeline_VITIS_LOOP_362_4 insert_point_Pipeline_VITIS_LOOP_373_5 insert_point run
INFO-FLOW: Generating /home/francesco/workspace/detector_solid/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_urem_62s_6ns_5_66_1
INFO-FLOW: To file: write model run_mul_64ns_66ns_129_1_1
INFO-FLOW: To file: write model run_mul_64ns_66ns_75_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_mux_84_32_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model run_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model run_mux_165_32_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_runTestAfterInit_err_errorAov_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_mux_1632_32_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_mux_154_32_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_n_regions_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_regions_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_regions_15_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_control_s_axi
INFO-FLOW: To file: write model run_regslice_both
INFO-FLOW: To file: write model init_Pipeline_1
INFO-FLOW: To file: write model init_Pipeline_2
INFO-FLOW: To file: write model init
INFO-FLOW: To file: write model runTestAfterInit_Pipeline_VITIS_LOOP_75_1
INFO-FLOW: To file: write model runTestAfterInit_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model runTestAfterInit_Pipeline_3
INFO-FLOW: To file: write model runTestAfterInit
INFO-FLOW: To file: write model insert_point_Pipeline_VITIS_LOOP_75_1
INFO-FLOW: To file: write model insert_point_Pipeline_VITIS_LOOP_248_1
INFO-FLOW: To file: write model insert_point_Pipeline_VITIS_LOOP_272_2
INFO-FLOW: To file: write model insert_point_Pipeline_VITIS_LOOP_362_4
INFO-FLOW: To file: write model insert_point_Pipeline_VITIS_LOOP_373_5
INFO-FLOW: To file: write model insert_point
INFO-FLOW: To file: write model run
INFO-FLOW: Generating /home/francesco/workspace/detector_solid/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/francesco/workspace/detector_solid/solution1/.autopilot/db/vhdl' dstVlogDir='/home/francesco/workspace/detector_solid/solution1/.autopilot/db/vlog' tclDir='/home/francesco/workspace/detector_solid/solution1/.autopilot/db' modelList='run_flow_control_loop_pipe_sequential_init
run_urem_62s_6ns_5_66_1
run_mul_64ns_66ns_129_1_1
run_mul_64ns_66ns_75_1_1
run_flow_control_loop_pipe_sequential_init
run_mux_84_32_1_1
run_flow_control_loop_pipe_sequential_init
run_fsub_32ns_32ns_32_4_full_dsp_1
run_fadd_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fdiv_32ns_32ns_32_9_no_dsp_1
run_mux_165_32_1_1
run_flow_control_loop_pipe_sequential_init
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_runTestAfterInit_err_errorAov_RAM_AUTO_1R1W
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_mux_1632_32_1_1
run_flow_control_loop_pipe_sequential_init
run_mux_154_32_1_1
run_flow_control_loop_pipe_sequential_init
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_n_regions_V_RAM_AUTO_1R1W
run_regions_RAM_AUTO_1R1W
run_regions_15_RAM_AUTO_1R1W
run_control_s_axi
run_regslice_both
init_Pipeline_1
init_Pipeline_2
init
runTestAfterInit_Pipeline_VITIS_LOOP_75_1
runTestAfterInit_Pipeline_VITIS_LOOP_40_1
runTestAfterInit_Pipeline_3
runTestAfterInit
insert_point_Pipeline_VITIS_LOOP_75_1
insert_point_Pipeline_VITIS_LOOP_248_1
insert_point_Pipeline_VITIS_LOOP_272_2
insert_point_Pipeline_VITIS_LOOP_362_4
insert_point_Pipeline_VITIS_LOOP_373_5
insert_point
run
' expOnly='0'
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_1.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_2.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_3.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'run_runTestAfterInit_err_errorAov_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_248_1.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_272_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_362_4.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_373_5.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'run_n_regions_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'run_regions_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'run_regions_15_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.12 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.2 seconds; current allocated memory: 922.059 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='run_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name init
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/francesco/workspace/detector_solid/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='run_flow_control_loop_pipe_sequential_init
run_urem_62s_6ns_5_66_1
run_mul_64ns_66ns_129_1_1
run_mul_64ns_66ns_75_1_1
run_flow_control_loop_pipe_sequential_init
run_mux_84_32_1_1
run_flow_control_loop_pipe_sequential_init
run_fsub_32ns_32ns_32_4_full_dsp_1
run_fadd_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fdiv_32ns_32ns_32_9_no_dsp_1
run_mux_165_32_1_1
run_flow_control_loop_pipe_sequential_init
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_runTestAfterInit_err_errorAov_RAM_AUTO_1R1W
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_mux_1632_32_1_1
run_flow_control_loop_pipe_sequential_init
run_mux_154_32_1_1
run_flow_control_loop_pipe_sequential_init
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_n_regions_V_RAM_AUTO_1R1W
run_regions_RAM_AUTO_1R1W
run_regions_15_RAM_AUTO_1R1W
run_control_s_axi
run_regslice_both
init_Pipeline_1
init_Pipeline_2
init
runTestAfterInit_Pipeline_VITIS_LOOP_75_1
runTestAfterInit_Pipeline_VITIS_LOOP_40_1
runTestAfterInit_Pipeline_3
runTestAfterInit
insert_point_Pipeline_VITIS_LOOP_75_1
insert_point_Pipeline_VITIS_LOOP_248_1
insert_point_Pipeline_VITIS_LOOP_272_2
insert_point_Pipeline_VITIS_LOOP_362_4
insert_point_Pipeline_VITIS_LOOP_373_5
insert_point
run
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.dataonly.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init_Pipeline_2.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/init.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_75_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit_Pipeline_3.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/runTestAfterInit.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_75_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_248_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_272_2.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_362_4.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_373_5.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.constraint.tcl 
Execute       sc_get_clocks run 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE run LOOP {} BUNDLEDNAME control DSP 0 BRAM 80 URAM 0}} report_dict {TOPINST run MODULE2INSTS {run run init grp_init_fu_446 init_Pipeline_1 grp_init_Pipeline_1_fu_126 init_Pipeline_2 grp_init_Pipeline_2_fu_134 runTestAfterInit grp_runTestAfterInit_fu_552 runTestAfterInit_Pipeline_VITIS_LOOP_75_1 grp_runTestAfterInit_Pipeline_VITIS_LOOP_75_1_fu_3771 runTestAfterInit_Pipeline_VITIS_LOOP_40_1 grp_runTestAfterInit_Pipeline_VITIS_LOOP_40_1_fu_3783 runTestAfterInit_Pipeline_3 grp_runTestAfterInit_Pipeline_3_fu_4293 insert_point grp_insert_point_fu_674 insert_point_Pipeline_VITIS_LOOP_75_1 grp_insert_point_Pipeline_VITIS_LOOP_75_1_fu_3368 insert_point_Pipeline_VITIS_LOOP_248_1 grp_insert_point_Pipeline_VITIS_LOOP_248_1_fu_3380 insert_point_Pipeline_VITIS_LOOP_272_2 grp_insert_point_Pipeline_VITIS_LOOP_272_2_fu_3490 insert_point_Pipeline_VITIS_LOOP_362_4 grp_insert_point_Pipeline_VITIS_LOOP_362_4_fu_3978 insert_point_Pipeline_VITIS_LOOP_373_5 grp_insert_point_Pipeline_VITIS_LOOP_373_5_fu_4082} INST2MODULE {run run grp_init_fu_446 init grp_init_Pipeline_1_fu_126 init_Pipeline_1 grp_init_Pipeline_2_fu_134 init_Pipeline_2 grp_runTestAfterInit_fu_552 runTestAfterInit grp_runTestAfterInit_Pipeline_VITIS_LOOP_75_1_fu_3771 runTestAfterInit_Pipeline_VITIS_LOOP_75_1 grp_runTestAfterInit_Pipeline_VITIS_LOOP_40_1_fu_3783 runTestAfterInit_Pipeline_VITIS_LOOP_40_1 grp_runTestAfterInit_Pipeline_3_fu_4293 runTestAfterInit_Pipeline_3 grp_insert_point_fu_674 insert_point grp_insert_point_Pipeline_VITIS_LOOP_75_1_fu_3368 insert_point_Pipeline_VITIS_LOOP_75_1 grp_insert_point_Pipeline_VITIS_LOOP_248_1_fu_3380 insert_point_Pipeline_VITIS_LOOP_248_1 grp_insert_point_Pipeline_VITIS_LOOP_272_2_fu_3490 insert_point_Pipeline_VITIS_LOOP_272_2 grp_insert_point_Pipeline_VITIS_LOOP_362_4_fu_3978 insert_point_Pipeline_VITIS_LOOP_362_4 grp_insert_point_Pipeline_VITIS_LOOP_373_5_fu_4082 insert_point_Pipeline_VITIS_LOOP_373_5} INSTDATA {run {DEPTH 1 CHILDREN {grp_init_fu_446 grp_runTestAfterInit_fu_552 grp_insert_point_fu_674}} grp_init_fu_446 {DEPTH 2 CHILDREN {grp_init_Pipeline_1_fu_126 grp_init_Pipeline_2_fu_134}} grp_init_Pipeline_1_fu_126 {DEPTH 3 CHILDREN {}} grp_init_Pipeline_2_fu_134 {DEPTH 3 CHILDREN {}} grp_runTestAfterInit_fu_552 {DEPTH 2 CHILDREN {grp_runTestAfterInit_Pipeline_VITIS_LOOP_75_1_fu_3771 grp_runTestAfterInit_Pipeline_VITIS_LOOP_40_1_fu_3783 grp_runTestAfterInit_Pipeline_3_fu_4293}} grp_runTestAfterInit_Pipeline_VITIS_LOOP_75_1_fu_3771 {DEPTH 3 CHILDREN {}} grp_runTestAfterInit_Pipeline_VITIS_LOOP_40_1_fu_3783 {DEPTH 3 CHILDREN {}} grp_runTestAfterInit_Pipeline_3_fu_4293 {DEPTH 3 CHILDREN {}} grp_insert_point_fu_674 {DEPTH 2 CHILDREN {grp_insert_point_Pipeline_VITIS_LOOP_75_1_fu_3368 grp_insert_point_Pipeline_VITIS_LOOP_248_1_fu_3380 grp_insert_point_Pipeline_VITIS_LOOP_272_2_fu_3490 grp_insert_point_Pipeline_VITIS_LOOP_362_4_fu_3978 grp_insert_point_Pipeline_VITIS_LOOP_373_5_fu_4082}} grp_insert_point_Pipeline_VITIS_LOOP_75_1_fu_3368 {DEPTH 3 CHILDREN {}} grp_insert_point_Pipeline_VITIS_LOOP_248_1_fu_3380 {DEPTH 3 CHILDREN {}} grp_insert_point_Pipeline_VITIS_LOOP_272_2_fu_3490 {DEPTH 3 CHILDREN {}} grp_insert_point_Pipeline_VITIS_LOOP_362_4_fu_3978 {DEPTH 3 CHILDREN {}} grp_insert_point_Pipeline_VITIS_LOOP_373_5_fu_4082 {DEPTH 3 CHILDREN {}}} MODULEDATA {init_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_345_fu_85_p2 SOURCE {} VARIABLE empty_345 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} init_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_196_fu_3805_p2 SOURCE {} VARIABLE empty_196 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_198_fu_3849_p2 SOURCE {} VARIABLE empty_198 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_200_fu_3881_p2 SOURCE {} VARIABLE empty_200 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_201_fu_3891_p2 SOURCE {} VARIABLE empty_201 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U27 SOURCE {} VARIABLE mul191 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U28 SOURCE {} VARIABLE mul188 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U29 SOURCE {} VARIABLE mul183 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U30 SOURCE {} VARIABLE mul180 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U31 SOURCE {} VARIABLE mul175 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U32 SOURCE {} VARIABLE mul172 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U33 SOURCE {} VARIABLE mul167 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U34 SOURCE {} VARIABLE mul164 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U35 SOURCE {} VARIABLE mul159 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U36 SOURCE {} VARIABLE mul156 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U37 SOURCE {} VARIABLE mul151 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U38 SOURCE {} VARIABLE mul148 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U39 SOURCE {} VARIABLE mul143 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U40 SOURCE {} VARIABLE mul140 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U41 SOURCE {} VARIABLE mul135 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U42 SOURCE {} VARIABLE mul132 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_249_fu_4092_p2 SOURCE {} VARIABLE empty_249 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U43 SOURCE {} VARIABLE mul127 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U44 SOURCE {} VARIABLE mul124 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_255_fu_4117_p2 SOURCE {} VARIABLE empty_255 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U45 SOURCE {} VARIABLE mul119 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U46 SOURCE {} VARIABLE mul116 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_261_fu_4142_p2 SOURCE {} VARIABLE empty_261 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U47 SOURCE {} VARIABLE mul111 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U48 SOURCE {} VARIABLE mul108 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_267_fu_4167_p2 SOURCE {} VARIABLE empty_267 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U49 SOURCE {} VARIABLE mul103 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U50 SOURCE {} VARIABLE mul100 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_273_fu_4192_p2 SOURCE {} VARIABLE empty_273 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U51 SOURCE {} VARIABLE mul95 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U52 SOURCE {} VARIABLE mul92 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_279_fu_4217_p2 SOURCE {} VARIABLE empty_279 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U53 SOURCE {} VARIABLE mul87 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U54 SOURCE {} VARIABLE mul84 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_285_fu_4242_p2 SOURCE {} VARIABLE empty_285 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U55 SOURCE {} VARIABLE mul79 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U56 SOURCE {} VARIABLE mul76 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_291_fu_4267_p2 SOURCE {} VARIABLE empty_291 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U57 SOURCE {} VARIABLE mul71 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U58 SOURCE {} VARIABLE mul68 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_297_fu_4292_p2 SOURCE {} VARIABLE empty_297 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U59 SOURCE {} VARIABLE mul63 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U60 SOURCE {} VARIABLE mul60 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_303_fu_4317_p2 SOURCE {} VARIABLE empty_303 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U61 SOURCE {} VARIABLE mul55 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U62 SOURCE {} VARIABLE mul52 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_309_fu_4342_p2 SOURCE {} VARIABLE empty_309 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U63 SOURCE {} VARIABLE mul47 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U64 SOURCE {} VARIABLE mul44 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_315_fu_4367_p2 SOURCE {} VARIABLE empty_315 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U65 SOURCE {} VARIABLE mul39 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U66 SOURCE {} VARIABLE mul36 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_321_fu_4392_p2 SOURCE {} VARIABLE empty_321 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U67 SOURCE {} VARIABLE mul31 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U68 SOURCE {} VARIABLE mul28 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_327_fu_4417_p2 SOURCE {} VARIABLE empty_327 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U69 SOURCE {} VARIABLE mul23 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U70 SOURCE {} VARIABLE mul20 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_333_fu_4442_p2 SOURCE {} VARIABLE empty_333 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U71 SOURCE {} VARIABLE mul15 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U72 SOURCE {} VARIABLE mul12 LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_339_fu_4467_p2 SOURCE {} VARIABLE empty_339 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U73 SOURCE {} VARIABLE mul7 LOOP {Loop 1} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_75_1_1_U74 SOURCE {} VARIABLE mul LOOP {Loop 1} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 360 BRAM 0 URAM 0}} runTestAfterInit_Pipeline_VITIS_LOOP_75_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_161_p2 SOURCE detector_solid/abs_solid_detector.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} runTestAfterInit_Pipeline_VITIS_LOOP_40_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_3553_p2 SOURCE detector_solid/abs_solid_detector.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U191 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U207 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U193 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_1 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U192 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_1 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U208 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_1 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U195 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_1_1 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U194 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_2 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U209 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_2 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U197 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_1_2 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U196 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_3 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U210 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_3 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U199 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_1_3 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U198 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_4 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U211 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_4 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U201 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_1_4 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U200 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_5 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U212 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_5 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U203 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_1_5 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U202 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_6 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U213 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_6 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U205 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_1_6 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U204 SOURCE detector_solid/abs_solid_detector.cpp:53 VARIABLE hdist_7 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U214 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE scale_7 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U206 SOURCE detector_solid/abs_solid_detector.cpp:56 VARIABLE area_1_7 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U215 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 56 BRAM 0 URAM 0}} runTestAfterInit_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_87_fu_123_p2 SOURCE {} VARIABLE empty_87 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} runTestAfterInit {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME err_errorAov_U SOURCE detector_solid/abs_solid_detector.cpp:486 VARIABLE err_errorAov LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_4954_p2 SOURCE {} VARIABLE empty_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_5022_p2 SOURCE {} VARIABLE empty_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_105_fu_5142_p2 SOURCE {} VARIABLE empty_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_5241_p2 SOURCE {} VARIABLE empty_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_5356_p2 SOURCE {} VARIABLE empty_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_108_fu_5471_p2 SOURCE {} VARIABLE empty_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_109_fu_5586_p2 SOURCE {} VARIABLE empty_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_110_fu_5701_p2 SOURCE {} VARIABLE empty_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_111_fu_5816_p2 SOURCE {} VARIABLE empty_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U682 SOURCE {} VARIABLE mul27 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_114_fu_4997_p2 SOURCE {} VARIABLE empty_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_5041_p2 SOURCE {} VARIABLE empty_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U683 SOURCE {} VARIABLE mul24 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_120_fu_5105_p2 SOURCE {} VARIABLE empty_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_121_fu_5116_p2 SOURCE {} VARIABLE empty_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U684 SOURCE {} VARIABLE mul21 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_127_fu_5216_p2 SOURCE {} VARIABLE empty_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U685 SOURCE {} VARIABLE mul18 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_134_fu_5331_p2 SOURCE {} VARIABLE empty_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U686 SOURCE {} VARIABLE mul15 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_141_fu_5446_p2 SOURCE {} VARIABLE empty_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U687 SOURCE {} VARIABLE mul12 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_148_fu_5561_p2 SOURCE {} VARIABLE empty_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U688 SOURCE {} VARIABLE mul9 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_155_fu_5676_p2 SOURCE {} VARIABLE empty_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U689 SOURCE {} VARIABLE mul6 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_162_fu_5791_p2 SOURCE {} VARIABLE empty_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U690 SOURCE {} VARIABLE mul3 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_169_fu_5906_p2 SOURCE {} VARIABLE empty_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U691 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_176_fu_6012_p2 SOURCE {} VARIABLE empty_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 146 BRAM 0 URAM 0}} insert_point_Pipeline_VITIS_LOOP_75_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_161_p2 SOURCE detector_solid/abs_solid_detector.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point_Pipeline_VITIS_LOOP_248_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_fu_876_p2 SOURCE detector_solid/abs_solid_detector.cpp:248 VARIABLE add_ln248 LOOP VITIS_LOOP_248_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_886_p2 SOURCE detector_solid/abs_solid_detector.cpp:249 VARIABLE add_ln249 LOOP VITIS_LOOP_248_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point_Pipeline_VITIS_LOOP_272_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_3677_p2 SOURCE detector_solid/abs_solid_detector.cpp:272 VARIABLE i_5 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U844 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE distance_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U837 SOURCE detector_solid/abs_solid_detector.cpp:304 VARIABLE d1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U837 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE d2 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U838 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE sub LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U845 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE ov LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U838 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE sub3 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U845 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE ov_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U841 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE d_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U877 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE mul_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U853 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE distance_1_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U839 SOURCE detector_solid/abs_solid_detector.cpp:304 VARIABLE d1_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U839 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE d2_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U840 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE sub_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U846 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE ov_s LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U840 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE sub3_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U846 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE ov_1_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U878 SOURCE detector_solid/abs_solid_detector.cpp:312 VARIABLE overlap_1_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U849 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE d_2 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U879 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE mul_2 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U861 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE distance_1_2 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U842 SOURCE detector_solid/abs_solid_detector.cpp:304 VARIABLE d1_2 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U842 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE d2_2 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U843 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE sub_2 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U850 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE ov_2 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U843 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE sub3_2 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U850 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE ov_1_2 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U880 SOURCE detector_solid/abs_solid_detector.cpp:312 VARIABLE overlap_1_2 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U857 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE d_3 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U881 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE mul_3 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U870 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE distance_1_3 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U847 SOURCE detector_solid/abs_solid_detector.cpp:304 VARIABLE d1_3 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U847 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE d2_3 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U848 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE sub_3 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U854 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE ov_3 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U848 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE sub3_3 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U854 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE ov_1_3 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U882 SOURCE detector_solid/abs_solid_detector.cpp:312 VARIABLE overlap_1_3 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U865 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE d_4 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U884 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE mul_4 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U872 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE distance_1_4 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U851 SOURCE detector_solid/abs_solid_detector.cpp:304 VARIABLE d1_4 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U851 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE d2_4 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U852 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE sub_4 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U858 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE ov_4 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U852 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE sub3_4 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U858 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE ov_1_4 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U883 SOURCE detector_solid/abs_solid_detector.cpp:312 VARIABLE overlap_1_4 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U866 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE d_5 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U887 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE mul_5 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U873 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE distance_1_5 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U855 SOURCE detector_solid/abs_solid_detector.cpp:304 VARIABLE d1_5 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U855 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE d2_5 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U856 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE sub_5 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U862 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE ov_5 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U856 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE sub3_5 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U862 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE ov_1_5 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U885 SOURCE detector_solid/abs_solid_detector.cpp:312 VARIABLE overlap_1_5 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U867 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE d_6 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U889 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE mul_6 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U874 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE distance_1_6 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U859 SOURCE detector_solid/abs_solid_detector.cpp:304 VARIABLE d1_6 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U859 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE d2_6 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U860 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE sub_6 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U868 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE ov_6 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U860 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE sub3_6 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U868 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE ov_1_6 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U886 SOURCE detector_solid/abs_solid_detector.cpp:312 VARIABLE overlap_1_6 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U869 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE d_7 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U890 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE mul_7 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U875 SOURCE detector_solid/abs_solid_detector.cpp:300 VARIABLE distance_1_7 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U863 SOURCE detector_solid/abs_solid_detector.cpp:304 VARIABLE d1_7 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U863 SOURCE detector_solid/abs_solid_detector.cpp:305 VARIABLE d2_7 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U864 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE sub_7 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U871 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE ov_7 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U864 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE sub3_7 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U871 SOURCE detector_solid/abs_solid_detector.cpp:310 VARIABLE ov_1_7 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U888 SOURCE detector_solid/abs_solid_detector.cpp:312 VARIABLE overlap_1_7 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iterctr_1_fu_3833_p2 SOURCE detector_solid/abs_solid_detector.cpp:334 VARIABLE iterctr_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_real_1_fu_3845_p2 SOURCE detector_solid/abs_solid_detector.cpp:356 VARIABLE k_real_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_real_fu_3861_p2 SOURCE detector_solid/abs_solid_detector.cpp:338 VARIABLE i_real LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iter_1_fu_3867_p2 SOURCE detector_solid/abs_solid_detector.cpp:339 VARIABLE iter_1 LOOP VITIS_LOOP_272_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 120 BRAM 0 URAM 0}} insert_point_Pipeline_VITIS_LOOP_362_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_1007_p2 SOURCE detector_solid/abs_solid_detector.cpp:362 VARIABLE add_ln362 LOOP VITIS_LOOP_362_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln363_fu_1017_p2 SOURCE detector_solid/abs_solid_detector.cpp:363 VARIABLE add_ln363 LOOP VITIS_LOOP_362_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point_Pipeline_VITIS_LOOP_373_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln373_fu_3831_p2 SOURCE detector_solid/abs_solid_detector.cpp:373 VARIABLE add_ln373 LOOP VITIS_LOOP_373_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_4721_p2 SOURCE /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 125 BRAM 0 URAM 0}} run {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1065_fu_881_p2 SOURCE /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065 VARIABLE add_ln1065 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln607_fu_887_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE add_ln607 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U1587 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE mul_ln607 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln607_fu_999_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE sub_ln607 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln607_2_fu_1027_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE add_ln607_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U1588 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE mul_ln607_1 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln607_2_fu_1114_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE sub_ln607_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln607_4_fu_1142_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE add_ln607_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U1589 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE mul_ln607_2 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln607_4_fu_1229_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE sub_ln607_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln607_6_fu_1257_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE add_ln607_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U1590 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE mul_ln607_3 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln607_6_fu_1344_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE sub_ln607_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln607_8_fu_1372_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE add_ln607_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U1591 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE mul_ln607_4 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln607_8_fu_1459_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE sub_ln607_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln607_10_fu_1487_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE add_ln607_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U1592 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE mul_ln607_5 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln607_10_fu_1574_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE sub_ln607_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln607_12_fu_1602_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE add_ln607_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_66ns_129_1_1_U1593 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE mul_ln607_6 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln607_12_fu_1689_p2 SOURCE detector_solid/abs_solid_detector.cpp:607 VARIABLE sub_ln607_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME n_regions_V_U SOURCE {} VARIABLE n_regions_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_U SOURCE {} VARIABLE regions LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_16_U SOURCE {} VARIABLE regions_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_32_U SOURCE {} VARIABLE regions_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_1_U SOURCE {} VARIABLE regions_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_17_U SOURCE {} VARIABLE regions_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_33_U SOURCE {} VARIABLE regions_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_2_U SOURCE {} VARIABLE regions_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_18_U SOURCE {} VARIABLE regions_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_34_U SOURCE {} VARIABLE regions_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_3_U SOURCE {} VARIABLE regions_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_19_U SOURCE {} VARIABLE regions_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_35_U SOURCE {} VARIABLE regions_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_4_U SOURCE {} VARIABLE regions_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_20_U SOURCE {} VARIABLE regions_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_36_U SOURCE {} VARIABLE regions_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_5_U SOURCE {} VARIABLE regions_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_21_U SOURCE {} VARIABLE regions_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_37_U SOURCE {} VARIABLE regions_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_6_U SOURCE {} VARIABLE regions_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_22_U SOURCE {} VARIABLE regions_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_38_U SOURCE {} VARIABLE regions_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_7_U SOURCE {} VARIABLE regions_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_23_U SOURCE {} VARIABLE regions_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_39_U SOURCE {} VARIABLE regions_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_8_U SOURCE {} VARIABLE regions_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_24_U SOURCE {} VARIABLE regions_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_40_U SOURCE {} VARIABLE regions_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_9_U SOURCE {} VARIABLE regions_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_25_U SOURCE {} VARIABLE regions_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_41_U SOURCE {} VARIABLE regions_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_10_U SOURCE {} VARIABLE regions_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_26_U SOURCE {} VARIABLE regions_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_42_U SOURCE {} VARIABLE regions_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_11_U SOURCE {} VARIABLE regions_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_27_U SOURCE {} VARIABLE regions_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_43_U SOURCE {} VARIABLE regions_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_12_U SOURCE {} VARIABLE regions_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_28_U SOURCE {} VARIABLE regions_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_44_U SOURCE {} VARIABLE regions_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_13_U SOURCE {} VARIABLE regions_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_29_U SOURCE {} VARIABLE regions_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_45_U SOURCE {} VARIABLE regions_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_14_U SOURCE {} VARIABLE regions_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_30_U SOURCE {} VARIABLE regions_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_46_U SOURCE {} VARIABLE regions_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_15_U SOURCE {} VARIABLE regions_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_31_U SOURCE {} VARIABLE regions_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME regions_47_U SOURCE {} VARIABLE regions_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 694 BRAM 176 URAM 0}} init {AREA {DSP 360 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 942.383 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
Execute       syn_report -model run -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 69.60 MHz
Command     autosyn done; 42.54 sec.
Command   csynth_design done; 72.81 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 71.58 seconds. CPU system time: 1.71 seconds. Elapsed time: 72.81 seconds; current allocated memory: -546.555 MB.
Command ap_source done; 74.6 sec.
Execute cleanup_all 
Command cleanup_all done; 0.11 sec.
