--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DEA.twx DEA.ncd -o DEA.twr DEA.pcf -ucf DEA.ucf

Design file:              DEA.ncd
Physical constraint file: DEA.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6140 paths analyzed, 1105 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.876ns.
--------------------------------------------------------------------------------

Paths for end point Mram_result131/DP (SLICE_X10Y76.DI), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_userData (RAM)
  Destination:          Mram_result131/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.707ns (Levels of Logic = 1)
  Clock Path Skew:      -0.134ns (1.034 - 1.168)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mram_userData to Mram_result131/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y36.DO22    Trcko_DOB             1.846   Mram_userData
                                                       Mram_userData
    SLICE_X45Y91.D3      net (fanout=1)        1.065   byteOfUserData,byteOfKey<1>
    SLICE_X45Y91.D       Tilo                  0.097   encrypt_Data<6>
                                                       Mxor_encrypt_Data_6_xo<0>1
    SLICE_X10Y76.DI      net (fanout=2)        1.372   encrypt_Data<6>
    SLICE_X10Y76.CLK     Tds                   0.327   N86
                                                       Mram_result131/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.707ns (2.270ns logic, 2.437ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               byteOfKey_6 (FF)
  Destination:          Mram_result131/DP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.411ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.568 - 0.610)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: byteOfKey_6 to Mram_result131/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y91.AQ      Tcko                  0.393   byteOfKey_6
                                                       byteOfKey_6
    SLICE_X45Y91.D6      net (fanout=2)        0.222   byteOfKey_6
    SLICE_X45Y91.D       Tilo                  0.097   encrypt_Data<6>
                                                       Mxor_encrypt_Data_6_xo<0>1
    SLICE_X10Y76.DI      net (fanout=2)        1.372   encrypt_Data<6>
    SLICE_X10Y76.CLK     Tds                   0.327   N86
                                                       Mram_result131/DP
    -------------------------------------------------  ---------------------------
    Total                                      2.411ns (0.817ns logic, 1.594ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result14_RAMA (SLICE_X14Y76.AI), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_userData (RAM)
  Destination:          Mram_result14_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (1.033 - 1.168)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mram_userData to Mram_result14_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y36.DO16    Trcko_DOB             1.846   Mram_userData
                                                       Mram_userData
    SLICE_X46Y90.D1      net (fanout=1)        1.110   byteOfUserData,byteOfKey<7>
    SLICE_X46Y90.D       Tilo                  0.097   encrypt_Data<0>
                                                       Mxor_encrypt_Data_0_xo<0>1
    SLICE_X14Y76.AI      net (fanout=2)        1.240   encrypt_Data<0>
    SLICE_X14Y76.CLK     Tds                   0.242   Mram_result14_RAMD_O
                                                       Mram_result14_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.535ns (2.185ns logic, 2.350ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               byteOfKey_0 (FF)
  Destination:          Mram_result14_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.374ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.567 - 0.612)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: byteOfKey_0 to Mram_result14_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y92.AQ      Tcko                  0.393   byteOfKey_4
                                                       byteOfKey_0
    SLICE_X46Y90.D5      net (fanout=2)        0.402   byteOfKey_0
    SLICE_X46Y90.D       Tilo                  0.097   encrypt_Data<0>
                                                       Mxor_encrypt_Data_0_xo<0>1
    SLICE_X14Y76.AI      net (fanout=2)        1.240   encrypt_Data<0>
    SLICE_X14Y76.CLK     Tds                   0.242   Mram_result14_RAMD_O
                                                       Mram_result14_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.374ns (0.732ns logic, 1.642ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point Mram_result131/SP (SLICE_X10Y76.DI), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mram_userData (RAM)
  Destination:          Mram_result131/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.134ns (1.034 - 1.168)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mram_userData to Mram_result131/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y36.DO22    Trcko_DOB             1.846   Mram_userData
                                                       Mram_userData
    SLICE_X45Y91.D3      net (fanout=1)        1.065   byteOfUserData,byteOfKey<1>
    SLICE_X45Y91.D       Tilo                  0.097   encrypt_Data<6>
                                                       Mxor_encrypt_Data_6_xo<0>1
    SLICE_X10Y76.DI      net (fanout=2)        1.372   encrypt_Data<6>
    SLICE_X10Y76.CLK     Tds                   0.143   N86
                                                       Mram_result131/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (2.086ns logic, 2.437ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               byteOfKey_6 (FF)
  Destination:          Mram_result131/SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.227ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.568 - 0.610)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: byteOfKey_6 to Mram_result131/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y91.AQ      Tcko                  0.393   byteOfKey_6
                                                       byteOfKey_6
    SLICE_X45Y91.D6      net (fanout=2)        0.222   byteOfKey_6
    SLICE_X45Y91.D       Tilo                  0.097   encrypt_Data<6>
                                                       Mxor_encrypt_Data_6_xo<0>1
    SLICE_X10Y76.DI      net (fanout=2)        1.372   encrypt_Data<6>
    SLICE_X10Y76.CLK     Tds                   0.143   N86
                                                       Mram_result131/SP
    -------------------------------------------------  ---------------------------
    Total                                      2.227ns (0.633ns logic, 1.594ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point Mram_keys21/SP (SLICE_X50Y95.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Data_6 (FF)
  Destination:          Mram_keys21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.275ns (0.834 - 0.559)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Data_6 to Mram_keys21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y100.CQ     Tcko                  0.164   receiver/Data<7>
                                                       receiver/Data_6
    SLICE_X50Y95.DI      net (fanout=6)        0.256   receiver/Data<6>
    SLICE_X50Y95.CLK     Tdh         (-Th)     0.144   _n0274<6>
                                                       Mram_keys21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.020ns logic, 0.256ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------

Paths for end point sizeOfKeyInByte_2 (SLICE_X47Y99.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Data_2 (FF)
  Destination:          sizeOfKeyInByte_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.277ns (0.837 - 0.560)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Data_2 to sizeOfKeyInByte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y100.CQ     Tcko                  0.141   receiver/Data<3>
                                                       receiver/Data_2
    SLICE_X47Y99.D4      net (fanout=6)        0.192   receiver/Data<2>
    SLICE_X47Y99.CLK     Tah         (-Th)     0.047   sizeOfKeyInByte<2>
                                                       sizeOfKeyInByte_2_dpot
                                                       sizeOfKeyInByte_2
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.094ns logic, 0.192ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point Mram_keys22/DP (SLICE_X50Y95.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               receiver/Data_7 (FF)
  Destination:          Mram_keys22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.275ns (0.834 - 0.559)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: receiver/Data_7 to Mram_keys22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y100.DQ     Tcko                  0.164   receiver/Data<7>
                                                       receiver/Data_7
    SLICE_X50Y95.AI      net (fanout=9)        0.276   receiver/Data<7>
    SLICE_X50Y95.CLK     Tdh         (-Th)     0.147   _n0274<6>
                                                       Mram_keys22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.017ns logic, 0.276ns route)
                                                       (5.8% logic, 94.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: Mram_userData/CLKARDCLK
  Logical resource: Mram_userData/CLKARDCLK
  Location pin: RAMB18_X1Y36.RDCLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: N86/CLK
  Logical resource: Mram_result132/DP/CLK
  Location pin: SLICE_X10Y76.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.050ns (Tmpw)
  Physical resource: N86/CLK
  Logical resource: Mram_result132/DP/CLK
  Location pin: SLICE_X10Y76.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    4.876|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6140 paths, 0 nets, and 1310 connections

Design statistics:
   Minimum period:   4.876ns{1}   (Maximum frequency: 205.086MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 19 00:19:15 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 775 MB



