
Matrix.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000038b8  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  080038b8  0c0038b8  0000b8b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000074  080038c8  0c0038c8  0000b8c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  20000000  20000000  00018000  2**0
                  ALLOC
  4 .bss          000000e0  20000800  20000800  00018000  2**2
                  ALLOC
  5 .data         00000434  200008e0  0c003940  000108e0  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .debug_aranges 00000238  00000000  00000000  00010d18  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000023ac  00000000  00000000  00010f50  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000879  00000000  00000000  000132fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002180  00000000  00000000  00013b75  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000006b0  00000000  00000000  00015cf8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00092e7e  00000000  00000000  000163a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001320  00000000  00000000  000a9226  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 00005ad0  00000000  00000000  000aa546  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000001b0  00000000  00000000  000b0018  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .build_attributes 00000451  00000000  00000000  000b01c8  2**0
                  CONTENTS, READONLY
 16 .debug_macro  000182cf  00000000  00000000  000b0619  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 20 01 02 00 08 af 04 00 08 bf 04 00 08     ... ............
 8000010:	cf 04 00 08 df 04 00 08 ef 04 00 08 00 00 00 00     ................
	...
 800002c:	ff 04 00 08 0f 05 00 08 00 00 00 00 1f 05 00 08     ................
 800003c:	2f 05 00 08 3f 05 00 08 4f 05 00 08 5f 05 00 08     /...?...O..._...
 800004c:	6f 05 00 08 7f 05 00 08 8f 05 00 08 9f 05 00 08     o...............
 800005c:	af 05 00 08 bf 05 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 cf 05 00 08 00 00 00 00 df 05 00 08     ................
 800007c:	ef 05 00 08 ff 05 00 08 0f 06 00 08 1f 06 00 08     ................
 800008c:	2f 06 00 08 3f 06 00 08 4f 06 00 08 5f 06 00 08     /...?...O..._...
 800009c:	6f 06 00 08 7f 06 00 08 8f 06 00 08 9f 06 00 08     o...............
 80000ac:	af 06 00 08 bf 06 00 08 cf 06 00 08 df 06 00 08     ................
 80000bc:	ef 06 00 08 ff 06 00 08 0f 07 00 08 1f 07 00 08     ................
 80000cc:	2f 07 00 08 3f 07 00 08 4f 07 00 08 5f 07 00 08     /...?...O..._...
 80000dc:	6f 07 00 08 7f 07 00 08 8f 07 00 08 9f 07 00 08     o...............
 80000ec:	af 07 00 08 bf 07 00 08 cf 07 00 08 df 07 00 08     ................
 80000fc:	ef 07 00 08 ff 07 00 08 0d 08 00 08 1b 08 00 08     ................
 800010c:	29 08 00 08 37 08 00 08 45 08 00 08 53 08 00 08     )...7...E...S...
 800011c:	61 08 00 08 6f 08 00 08 7d 08 00 08 8b 08 00 08     a...o...}.......
 800012c:	99 08 00 08 a7 08 00 08 b5 08 00 08 c3 08 00 08     ................
 800013c:	d1 08 00 08 df 08 00 08 ed 08 00 08 fb 08 00 08     ................
 800014c:	09 09 00 08 17 09 00 08 25 09 00 08 33 09 00 08     ........%...3...
 800015c:	41 09 00 08 00 00 00 00 00 00 00 00 00 00 00 00     A...............
 800016c:	00 00 00 00 4f 09 00 08 5d 09 00 08 6b 09 00 08     ....O...]...k...
 800017c:	79 09 00 08 87 09 00 08 95 09 00 08 a3 09 00 08     y...............
 800018c:	b1 09 00 08 bf 09 00 08 cd 09 00 08 db 09 00 08     ................
 800019c:	e9 09 00 08 f7 09 00 08 05 0a 00 08 13 0a 00 08     ................
 80001ac:	21 0a 00 08 2f 0a 00 08 3d 0a 00 08 4b 0a 00 08     !.../...=...K...
 80001bc:	59 0a 00 08 67 0a 00 08 75 0a 00 08 83 0a 00 08     Y...g...u.......
 80001cc:	91 0a 00 08 9f 0a 00 08 ad 0a 00 08 bb 0a 00 08     ................
 80001dc:	00 00 00 00 c9 0a 00 08 d7 0a 00 08 e5 0a 00 08     ................
 80001ec:	f3 0a 00 08 01 0b 00 08 00 00 00 00 0f 0b 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b806 	b.w	800021c <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	20000800 	.word	0x20000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08000cd9 	.word	0x08000cd9

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	080002c5 	.word	0x080002c5

0800021c <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800021c:	481e      	ldr	r0, [pc, #120]	; (8000298 <SKIPCLEAR+0x20>)
   LDR R1, =__Xmc4500_sData
 800021e:	491f      	ldr	r1, [pc, #124]	; (800029c <SKIPCLEAR+0x24>)
   LDR R2, =__Xmc4500_Data_Size
 8000220:	4a1f      	ldr	r2, [pc, #124]	; (80002a0 <SKIPCLEAR+0x28>)

   /* Is there anything to be copied? */
   CMP R2,#0
 8000222:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 8000224:	f000 8012 	beq.w	800024c <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
 8000228:	2a04      	cmp	r2, #4
   BCS STARTCOPY
 800022a:	f080 8002 	bcs.w	8000232 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOV R2,#4
 800022e:	f04f 0204 	mov.w	r2, #4

08000232 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000232:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000236 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000236:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000238:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800023a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800023c:	f000 8006 	beq.w	800024c <SKIPCOPY>
   ADD R0,#4
 8000240:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000244:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000248:	f7ff bff5 	b.w	8000236 <COPYLOOP>

0800024c <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 800024c:	4815      	ldr	r0, [pc, #84]	; (80002a4 <SKIPCLEAR+0x2c>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 800024e:	4916      	ldr	r1, [pc, #88]	; (80002a8 <SKIPCLEAR+0x30>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000250:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000252:	f000 8011 	beq.w	8000278 <SKIPCLEAR>

   /* At least 1 word must be copied */
   CMP R1,#4
 8000256:	2904      	cmp	r1, #4
   BCS STARTCLEAR
 8000258:	f080 8002 	bcs.w	8000260 <STARTCLEAR>
   
   /* Byte count < 4 ; so bump it up to a word*/
   MOV R1,#4
 800025c:	f04f 0104 	mov.w	r1, #4

08000260 <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 8000260:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000264:	f04f 0200 	mov.w	r2, #0

08000268 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000268:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 800026a:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 800026c:	f000 8004 	beq.w	8000278 <SKIPCLEAR>
   ADD R0,#4
 8000270:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000274:	f7ff bff8 	b.w	8000268 <CLEARLOOP>

08000278 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000278:	480c      	ldr	r0, [pc, #48]	; (80002ac <SKIPCLEAR+0x34>)
   LDR R1, =SCB_VTOR
 800027a:	490d      	ldr	r1, [pc, #52]	; (80002b0 <SKIPCLEAR+0x38>)
   STR R0,[R1]
 800027c:	6008      	str	r0, [r1, #0]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 800027e:	480d      	ldr	r0, [pc, #52]	; (80002b4 <SKIPCLEAR+0x3c>)
   BLX R0
 8000280:	4780      	blx	r0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 8000282:	480d      	ldr	r0, [pc, #52]	; (80002b8 <SKIPCLEAR+0x40>)
   BLX R0
 8000284:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 8000286:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002bc <SKIPCLEAR+0x44>
   MOV R0,#0
 800028a:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 800028e:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 8000292:	f8df f02c 	ldr.w	pc, [pc, #44]	; 80002c0 <SKIPCLEAR+0x48>
 8000296:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000298:	0c003940 	.word	0x0c003940
   LDR R1, =__Xmc4500_sData
 800029c:	200008e0 	.word	0x200008e0
   LDR R2, =__Xmc4500_Data_Size
 80002a0:	00000434 	.word	0x00000434
   ADD R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a4:	20000800 	.word	0x20000800
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002a8:	000000e0 	.word	0x000000e0
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002ac:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b0:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
 80002b4:	08000d75 	.word	0x08000d75
   BLX R0
 
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08003601 	.word	0x08003601
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	20000800 	.word	0x20000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	080002c9 	.word	0x080002c9

080002c4 <SystemInit_DAVE3>:
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <main>:
/* ----------------------------------------------------------------------
* Max magnitude FFT Bin test
* ------------------------------------------------------------------- */

int32_t main(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b090      	sub	sp, #64	; 0x40
 80002cc:	af00      	add	r7, sp, #0

  uint32_t srcRows, srcColumns;  /* Temporary variables */
  arm_status status;

  /* Initialise A Matrix Instance with numRows, numCols and data array(A_f32) */
  srcRows = 4;
 80002ce:	f04f 0304 	mov.w	r3, #4
 80002d2:	63bb      	str	r3, [r7, #56]	; 0x38
  srcColumns = 4;
 80002d4:	f04f 0304 	mov.w	r3, #4
 80002d8:	637b      	str	r3, [r7, #52]	; 0x34
  arm_mat_init_f32(&A, srcRows, srcColumns, (float32_t *)A_f32);
 80002da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80002dc:	b29a      	uxth	r2, r3
 80002de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80002e0:	b29b      	uxth	r3, r3
 80002e2:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80002e6:	4608      	mov	r0, r1
 80002e8:	4611      	mov	r1, r2
 80002ea:	461a      	mov	r2, r3
 80002ec:	f643 03d8 	movw	r3, #14552	; 0x38d8
 80002f0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80002f4:	f001 fce6 	bl	8001cc4 <arm_mat_init_f32>

  /* Initialise Matrix Instance AT with numRows, numCols and data array(AT_f32) */
  srcRows = 4;
 80002f8:	f04f 0304 	mov.w	r3, #4
 80002fc:	63bb      	str	r3, [r7, #56]	; 0x38
  srcColumns = 4;
 80002fe:	f04f 0304 	mov.w	r3, #4
 8000302:	637b      	str	r3, [r7, #52]	; 0x34
  arm_mat_init_f32(&AT, srcRows, srcColumns, AT_f32);
 8000304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000306:	b29a      	uxth	r2, r3
 8000308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800030a:	b29b      	uxth	r3, r3
 800030c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000310:	4608      	mov	r0, r1
 8000312:	4611      	mov	r1, r2
 8000314:	461a      	mov	r2, r3
 8000316:	f640 030c 	movw	r3, #2060	; 0x80c
 800031a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800031e:	f001 fcd1 	bl	8001cc4 <arm_mat_init_f32>

  /* calculation of A transpose */
  status = arm_mat_trans_f32(&A, &AT);
 8000322:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8000326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800032a:	4610      	mov	r0, r2
 800032c:	4619      	mov	r1, r3
 800032e:	f002 f87d 	bl	800242c <arm_mat_trans_f32>
 8000332:	4603      	mov	r3, r0
 8000334:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f


  /* Initialise ATMA Matrix Instance with numRows, numCols and data array(ATMA_f32) */
  srcRows = 4;
 8000338:	f04f 0304 	mov.w	r3, #4
 800033c:	63bb      	str	r3, [r7, #56]	; 0x38
  srcColumns = 4;
 800033e:	f04f 0304 	mov.w	r3, #4
 8000342:	637b      	str	r3, [r7, #52]	; 0x34
  arm_mat_init_f32(&ATMA, srcRows, srcColumns, ATMA_f32);
 8000344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000346:	b29a      	uxth	r2, r3
 8000348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800034a:	b29b      	uxth	r3, r3
 800034c:	f107 011c 	add.w	r1, r7, #28
 8000350:	4608      	mov	r0, r1
 8000352:	4611      	mov	r1, r2
 8000354:	461a      	mov	r2, r3
 8000356:	f640 03a0 	movw	r3, #2208	; 0x8a0
 800035a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800035e:	f001 fcb1 	bl	8001cc4 <arm_mat_init_f32>

  /* calculation of AT Multiply with A */
  status = arm_mat_mult_f32(&AT, &A, &ATMA);
 8000362:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000366:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800036a:	f107 031c 	add.w	r3, r7, #28
 800036e:	4608      	mov	r0, r1
 8000370:	4611      	mov	r1, r2
 8000372:	461a      	mov	r2, r3
 8000374:	f001 ff28 	bl	80021c8 <arm_mat_mult_f32>
 8000378:	4603      	mov	r3, r0
 800037a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  /* Initialise ATMAI Matrix Instance with numRows, numCols and data array(ATMAI_f32) */
  srcRows = 4;
 800037e:	f04f 0304 	mov.w	r3, #4
 8000382:	63bb      	str	r3, [r7, #56]	; 0x38
  srcColumns = 4;
 8000384:	f04f 0304 	mov.w	r3, #4
 8000388:	637b      	str	r3, [r7, #52]	; 0x34
  arm_mat_init_f32(&ATMAI, srcRows, srcColumns, ATMAI_f32);
 800038a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800038c:	b29a      	uxth	r2, r3
 800038e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000390:	b29b      	uxth	r3, r3
 8000392:	f107 0114 	add.w	r1, r7, #20
 8000396:	4608      	mov	r0, r1
 8000398:	4611      	mov	r1, r2
 800039a:	461a      	mov	r2, r3
 800039c:	f640 035c 	movw	r3, #2140	; 0x85c
 80003a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003a4:	f001 fc8e 	bl	8001cc4 <arm_mat_init_f32>

  /* calculation of Inverse((Transpose(A) * A) */
  status = arm_mat_inverse_f32(&ATMA, &ATMAI);
 80003a8:	f107 021c 	add.w	r2, r7, #28
 80003ac:	f107 0314 	add.w	r3, r7, #20
 80003b0:	4610      	mov	r0, r2
 80003b2:	4619      	mov	r1, r3
 80003b4:	f001 fc90 	bl	8001cd8 <arm_mat_inverse_f32>
 80003b8:	4603      	mov	r3, r0
 80003ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  /* calculation of (Inverse((Transpose(A) * A)) *  Transpose(A)) */
  status = arm_mat_mult_f32(&ATMAI, &AT, &ATMA);
 80003be:	f107 0114 	add.w	r1, r7, #20
 80003c2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80003c6:	f107 031c 	add.w	r3, r7, #28
 80003ca:	4608      	mov	r0, r1
 80003cc:	4611      	mov	r1, r2
 80003ce:	461a      	mov	r2, r3
 80003d0:	f001 fefa 	bl	80021c8 <arm_mat_mult_f32>
 80003d4:	4603      	mov	r3, r0
 80003d6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  /* Initialise B Matrix Instance with numRows, numCols and data array(B_f32) */
  srcRows = 4;
 80003da:	f04f 0304 	mov.w	r3, #4
 80003de:	63bb      	str	r3, [r7, #56]	; 0x38
  srcColumns = 1;
 80003e0:	f04f 0301 	mov.w	r3, #1
 80003e4:	637b      	str	r3, [r7, #52]	; 0x34
  arm_mat_init_f32(&B, srcRows, srcColumns, (float32_t *)B_f32);
 80003e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80003e8:	b29a      	uxth	r2, r3
 80003ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80003ec:	b29b      	uxth	r3, r3
 80003ee:	f107 010c 	add.w	r1, r7, #12
 80003f2:	4608      	mov	r0, r1
 80003f4:	4611      	mov	r1, r2
 80003f6:	461a      	mov	r2, r3
 80003f8:	f643 03c8 	movw	r3, #14536	; 0x38c8
 80003fc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000400:	f001 fc60 	bl	8001cc4 <arm_mat_init_f32>

  /* Initialise X Matrix Instance with numRows, numCols and data array(X_f32) */
  srcRows = 4;
 8000404:	f04f 0304 	mov.w	r3, #4
 8000408:	63bb      	str	r3, [r7, #56]	; 0x38
  srcColumns = 1;
 800040a:	f04f 0301 	mov.w	r3, #1
 800040e:	637b      	str	r3, [r7, #52]	; 0x34
  arm_mat_init_f32(&X, srcRows, srcColumns, X_f32);
 8000410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000412:	b29a      	uxth	r2, r3
 8000414:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000416:	b29b      	uxth	r3, r3
 8000418:	f107 0104 	add.w	r1, r7, #4
 800041c:	4608      	mov	r0, r1
 800041e:	4611      	mov	r1, r2
 8000420:	461a      	mov	r2, r3
 8000422:	f640 034c 	movw	r3, #2124	; 0x84c
 8000426:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800042a:	f001 fc4b 	bl	8001cc4 <arm_mat_init_f32>

  /* calculation ((Inverse((Transpose(A) * A)) *  Transpose(A)) * B) */
  status = arm_mat_mult_f32(&ATMA, &B, &X);
 800042e:	f107 011c 	add.w	r1, r7, #28
 8000432:	f107 020c 	add.w	r2, r7, #12
 8000436:	f107 0304 	add.w	r3, r7, #4
 800043a:	4608      	mov	r0, r1
 800043c:	4611      	mov	r1, r2
 800043e:	461a      	mov	r2, r3
 8000440:	f001 fec2 	bl	80021c8 <arm_mat_mult_f32>
 8000444:	4603      	mov	r3, r0
 8000446:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  /* Comparison of reference with test output */
  snr = arm_snr_f32((float32_t *)xRef_f32, X_f32, 4);
 800044a:	f643 1018 	movw	r0, #14616	; 0x3918
 800044e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000452:	f640 014c 	movw	r1, #2124	; 0x84c
 8000456:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800045a:	f04f 0204 	mov.w	r2, #4
 800045e:	f000 ff93 	bl	8001388 <arm_snr_f32>
 8000462:	4602      	mov	r2, r0
 8000464:	f640 039c 	movw	r3, #2204	; 0x89c
 8000468:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800046c:	601a      	str	r2, [r3, #0]

  /*------------------------------------------------------------------------------
  *            Initialise status depending on SNR calculations
  *------------------------------------------------------------------------------*/
  if( snr > SNR_THRESHOLD)
 800046e:	f640 039c 	movw	r3, #2204	; 0x89c
 8000472:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000476:	ed93 7a00 	vldr	s14, [r3]
 800047a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 80004a8 <main+0x1e0>
 800047e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000486:	dd04      	ble.n	8000492 <main+0x1ca>
  {
    status = ARM_MATH_SUCCESS;
 8000488:	f04f 0300 	mov.w	r3, #0
 800048c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000490:	e003      	b.n	800049a <main+0x1d2>
  }
  else
  {
    status = ARM_MATH_TEST_FAILURE;
 8000492:	f04f 03fa 	mov.w	r3, #250	; 0xfa
 8000496:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  /* ----------------------------------------------------------------------
  ** Loop here if the signals fail the PASS check.
  ** This denotes a test failure
  ** ------------------------------------------------------------------- */
  if( status != ARM_MATH_SUCCESS)
 800049a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d000      	beq.n	80004a4 <main+0x1dc>
  {
    while(1);
 80004a2:	e7fe      	b.n	80004a2 <main+0x1da>
  }

  while(1);                             /* main function does not return */
 80004a4:	e7fe      	b.n	80004a4 <main+0x1dc>
 80004a6:	bf00      	nop
 80004a8:	42b40000 	.word	0x42b40000

080004ac <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80004ac:	e7fe      	b.n	80004ac <NMI_Handler>

080004ae <NMI_Handler_Veneer>:
 80004ae:	f8df 0670 	ldr.w	r0, [pc, #1648]	; 8000b20 <AllowPLLInitByStartup+0x6>
 80004b2:	b500      	push	{lr}
 80004b4:	b081      	sub	sp, #4
 80004b6:	4780      	blx	r0
 80004b8:	b001      	add	sp, #4
 80004ba:	bd00      	pop	{pc}

080004bc <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80004bc:	e7fe      	b.n	80004bc <HardFault_Handler>

080004be <HardFault_Handler_Veneer>:
 80004be:	f8df 0664 	ldr.w	r0, [pc, #1636]	; 8000b24 <AllowPLLInitByStartup+0xa>
 80004c2:	b500      	push	{lr}
 80004c4:	b081      	sub	sp, #4
 80004c6:	4780      	blx	r0
 80004c8:	b001      	add	sp, #4
 80004ca:	bd00      	pop	{pc}

080004cc <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80004cc:	e7fe      	b.n	80004cc <MemManage_Handler>

080004ce <MemManage_Handler_Veneer>:
 80004ce:	f8df 0658 	ldr.w	r0, [pc, #1624]	; 8000b28 <AllowPLLInitByStartup+0xe>
 80004d2:	b500      	push	{lr}
 80004d4:	b081      	sub	sp, #4
 80004d6:	4780      	blx	r0
 80004d8:	b001      	add	sp, #4
 80004da:	bd00      	pop	{pc}

080004dc <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80004dc:	e7fe      	b.n	80004dc <BusFault_Handler>

080004de <BusFault_Handler_Veneer>:
 80004de:	f8df 064c 	ldr.w	r0, [pc, #1612]	; 8000b2c <AllowPLLInitByStartup+0x12>
 80004e2:	b500      	push	{lr}
 80004e4:	b081      	sub	sp, #4
 80004e6:	4780      	blx	r0
 80004e8:	b001      	add	sp, #4
 80004ea:	bd00      	pop	{pc}

080004ec <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 80004ec:	e7fe      	b.n	80004ec <UsageFault_Handler>

080004ee <UsageFault_Handler_Veneer>:
 80004ee:	f8df 0640 	ldr.w	r0, [pc, #1600]	; 8000b30 <AllowPLLInitByStartup+0x16>
 80004f2:	b500      	push	{lr}
 80004f4:	b081      	sub	sp, #4
 80004f6:	4780      	blx	r0
 80004f8:	b001      	add	sp, #4
 80004fa:	bd00      	pop	{pc}

080004fc <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 80004fc:	e7fe      	b.n	80004fc <SVC_Handler>

080004fe <SVC_Handler_Veneer>:
 80004fe:	f8df 0634 	ldr.w	r0, [pc, #1588]	; 8000b34 <AllowPLLInitByStartup+0x1a>
 8000502:	b500      	push	{lr}
 8000504:	b081      	sub	sp, #4
 8000506:	4780      	blx	r0
 8000508:	b001      	add	sp, #4
 800050a:	bd00      	pop	{pc}

0800050c <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 800050c:	e7fe      	b.n	800050c <DebugMon_Handler>

0800050e <DebugMon_Handler_Veneer>:
 800050e:	f8df 0628 	ldr.w	r0, [pc, #1576]	; 8000b38 <AllowPLLInitByStartup+0x1e>
 8000512:	b500      	push	{lr}
 8000514:	b081      	sub	sp, #4
 8000516:	4780      	blx	r0
 8000518:	b001      	add	sp, #4
 800051a:	bd00      	pop	{pc}

0800051c <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 800051c:	e7fe      	b.n	800051c <PendSV_Handler>

0800051e <PendSV_Handler_Veneer>:
 800051e:	f8df 061c 	ldr.w	r0, [pc, #1564]	; 8000b3c <AllowPLLInitByStartup+0x22>
 8000522:	b500      	push	{lr}
 8000524:	b081      	sub	sp, #4
 8000526:	4780      	blx	r0
 8000528:	b001      	add	sp, #4
 800052a:	bd00      	pop	{pc}

0800052c <SysTick_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 800052c:	e7fe      	b.n	800052c <SysTick_Handler>

0800052e <SysTick_Handler_Veneer>:
 800052e:	f8df 0610 	ldr.w	r0, [pc, #1552]	; 8000b40 <AllowPLLInitByStartup+0x26>
 8000532:	b500      	push	{lr}
 8000534:	b081      	sub	sp, #4
 8000536:	4780      	blx	r0
 8000538:	b001      	add	sp, #4
 800053a:	bd00      	pop	{pc}

0800053c <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 800053c:	e7fe      	b.n	800053c <SCU_0_IRQHandler>

0800053e <SCU_0_IRQHandler_Veneer>:
 800053e:	f8df 0604 	ldr.w	r0, [pc, #1540]	; 8000b44 <AllowPLLInitByStartup+0x2a>
 8000542:	b500      	push	{lr}
 8000544:	b081      	sub	sp, #4
 8000546:	4780      	blx	r0
 8000548:	b001      	add	sp, #4
 800054a:	bd00      	pop	{pc}

0800054c <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 800054c:	e7fe      	b.n	800054c <ERU0_0_IRQHandler>

0800054e <ERU0_0_IRQHandler_Veneer>:
 800054e:	f8df 05f8 	ldr.w	r0, [pc, #1528]	; 8000b48 <AllowPLLInitByStartup+0x2e>
 8000552:	b500      	push	{lr}
 8000554:	b081      	sub	sp, #4
 8000556:	4780      	blx	r0
 8000558:	b001      	add	sp, #4
 800055a:	bd00      	pop	{pc}

0800055c <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 800055c:	e7fe      	b.n	800055c <ERU0_1_IRQHandler>

0800055e <ERU0_1_IRQHandler_Veneer>:
 800055e:	f8df 05ec 	ldr.w	r0, [pc, #1516]	; 8000b4c <AllowPLLInitByStartup+0x32>
 8000562:	b500      	push	{lr}
 8000564:	b081      	sub	sp, #4
 8000566:	4780      	blx	r0
 8000568:	b001      	add	sp, #4
 800056a:	bd00      	pop	{pc}

0800056c <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 800056c:	e7fe      	b.n	800056c <ERU0_2_IRQHandler>

0800056e <ERU0_2_IRQHandler_Veneer>:
 800056e:	f8df 05e0 	ldr.w	r0, [pc, #1504]	; 8000b50 <AllowPLLInitByStartup+0x36>
 8000572:	b500      	push	{lr}
 8000574:	b081      	sub	sp, #4
 8000576:	4780      	blx	r0
 8000578:	b001      	add	sp, #4
 800057a:	bd00      	pop	{pc}

0800057c <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 800057c:	e7fe      	b.n	800057c <ERU0_3_IRQHandler>

0800057e <ERU0_3_IRQHandler_Veneer>:
 800057e:	f8df 05d4 	ldr.w	r0, [pc, #1492]	; 8000b54 <AllowPLLInitByStartup+0x3a>
 8000582:	b500      	push	{lr}
 8000584:	b081      	sub	sp, #4
 8000586:	4780      	blx	r0
 8000588:	b001      	add	sp, #4
 800058a:	bd00      	pop	{pc}

0800058c <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 800058c:	e7fe      	b.n	800058c <ERU1_0_IRQHandler>

0800058e <ERU1_0_IRQHandler_Veneer>:
 800058e:	f8df 05c8 	ldr.w	r0, [pc, #1480]	; 8000b58 <AllowPLLInitByStartup+0x3e>
 8000592:	b500      	push	{lr}
 8000594:	b081      	sub	sp, #4
 8000596:	4780      	blx	r0
 8000598:	b001      	add	sp, #4
 800059a:	bd00      	pop	{pc}

0800059c <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 800059c:	e7fe      	b.n	800059c <ERU1_1_IRQHandler>

0800059e <ERU1_1_IRQHandler_Veneer>:
 800059e:	f8df 05bc 	ldr.w	r0, [pc, #1468]	; 8000b5c <AllowPLLInitByStartup+0x42>
 80005a2:	b500      	push	{lr}
 80005a4:	b081      	sub	sp, #4
 80005a6:	4780      	blx	r0
 80005a8:	b001      	add	sp, #4
 80005aa:	bd00      	pop	{pc}

080005ac <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80005ac:	e7fe      	b.n	80005ac <ERU1_2_IRQHandler>

080005ae <ERU1_2_IRQHandler_Veneer>:
 80005ae:	f8df 05b0 	ldr.w	r0, [pc, #1456]	; 8000b60 <AllowPLLInitByStartup+0x46>
 80005b2:	b500      	push	{lr}
 80005b4:	b081      	sub	sp, #4
 80005b6:	4780      	blx	r0
 80005b8:	b001      	add	sp, #4
 80005ba:	bd00      	pop	{pc}

080005bc <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80005bc:	e7fe      	b.n	80005bc <ERU1_3_IRQHandler>

080005be <ERU1_3_IRQHandler_Veneer>:
 80005be:	f8df 05a4 	ldr.w	r0, [pc, #1444]	; 8000b64 <AllowPLLInitByStartup+0x4a>
 80005c2:	b500      	push	{lr}
 80005c4:	b081      	sub	sp, #4
 80005c6:	4780      	blx	r0
 80005c8:	b001      	add	sp, #4
 80005ca:	bd00      	pop	{pc}

080005cc <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80005cc:	e7fe      	b.n	80005cc <PMU0_0_IRQHandler>

080005ce <PMU0_0_IRQHandler_Veneer>:
 80005ce:	f8df 0598 	ldr.w	r0, [pc, #1432]	; 8000b68 <AllowPLLInitByStartup+0x4e>
 80005d2:	b500      	push	{lr}
 80005d4:	b081      	sub	sp, #4
 80005d6:	4780      	blx	r0
 80005d8:	b001      	add	sp, #4
 80005da:	bd00      	pop	{pc}

080005dc <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80005dc:	e7fe      	b.n	80005dc <VADC0_C0_0_IRQHandler>

080005de <VADC0_C0_0_IRQHandler_Veneer>:
 80005de:	f8df 058c 	ldr.w	r0, [pc, #1420]	; 8000b6c <AllowPLLInitByStartup+0x52>
 80005e2:	b500      	push	{lr}
 80005e4:	b081      	sub	sp, #4
 80005e6:	4780      	blx	r0
 80005e8:	b001      	add	sp, #4
 80005ea:	bd00      	pop	{pc}

080005ec <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 80005ec:	e7fe      	b.n	80005ec <VADC0_C0_1_IRQHandler>

080005ee <VADC0_C0_1_IRQHandler_Veneer>:
 80005ee:	f8df 0580 	ldr.w	r0, [pc, #1408]	; 8000b70 <AllowPLLInitByStartup+0x56>
 80005f2:	b500      	push	{lr}
 80005f4:	b081      	sub	sp, #4
 80005f6:	4780      	blx	r0
 80005f8:	b001      	add	sp, #4
 80005fa:	bd00      	pop	{pc}

080005fc <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 80005fc:	e7fe      	b.n	80005fc <VADC0_C0_2_IRQHandler>

080005fe <VADC0_C0_2_IRQHandler_Veneer>:
 80005fe:	f8df 0574 	ldr.w	r0, [pc, #1396]	; 8000b74 <AllowPLLInitByStartup+0x5a>
 8000602:	b500      	push	{lr}
 8000604:	b081      	sub	sp, #4
 8000606:	4780      	blx	r0
 8000608:	b001      	add	sp, #4
 800060a:	bd00      	pop	{pc}

0800060c <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 800060c:	e7fe      	b.n	800060c <VADC0_C0_3_IRQHandler>

0800060e <VADC0_C0_3_IRQHandler_Veneer>:
 800060e:	f8df 0568 	ldr.w	r0, [pc, #1384]	; 8000b78 <AllowPLLInitByStartup+0x5e>
 8000612:	b500      	push	{lr}
 8000614:	b081      	sub	sp, #4
 8000616:	4780      	blx	r0
 8000618:	b001      	add	sp, #4
 800061a:	bd00      	pop	{pc}

0800061c <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 800061c:	e7fe      	b.n	800061c <VADC0_G0_0_IRQHandler>

0800061e <VADC0_G0_0_IRQHandler_Veneer>:
 800061e:	f8df 055c 	ldr.w	r0, [pc, #1372]	; 8000b7c <AllowPLLInitByStartup+0x62>
 8000622:	b500      	push	{lr}
 8000624:	b081      	sub	sp, #4
 8000626:	4780      	blx	r0
 8000628:	b001      	add	sp, #4
 800062a:	bd00      	pop	{pc}

0800062c <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 800062c:	e7fe      	b.n	800062c <VADC0_G0_1_IRQHandler>

0800062e <VADC0_G0_1_IRQHandler_Veneer>:
 800062e:	f8df 0550 	ldr.w	r0, [pc, #1360]	; 8000b80 <AllowPLLInitByStartup+0x66>
 8000632:	b500      	push	{lr}
 8000634:	b081      	sub	sp, #4
 8000636:	4780      	blx	r0
 8000638:	b001      	add	sp, #4
 800063a:	bd00      	pop	{pc}

0800063c <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 800063c:	e7fe      	b.n	800063c <VADC0_G0_2_IRQHandler>

0800063e <VADC0_G0_2_IRQHandler_Veneer>:
 800063e:	f8df 0544 	ldr.w	r0, [pc, #1348]	; 8000b84 <AllowPLLInitByStartup+0x6a>
 8000642:	b500      	push	{lr}
 8000644:	b081      	sub	sp, #4
 8000646:	4780      	blx	r0
 8000648:	b001      	add	sp, #4
 800064a:	bd00      	pop	{pc}

0800064c <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 800064c:	e7fe      	b.n	800064c <VADC0_G0_3_IRQHandler>

0800064e <VADC0_G0_3_IRQHandler_Veneer>:
 800064e:	f8df 0538 	ldr.w	r0, [pc, #1336]	; 8000b88 <AllowPLLInitByStartup+0x6e>
 8000652:	b500      	push	{lr}
 8000654:	b081      	sub	sp, #4
 8000656:	4780      	blx	r0
 8000658:	b001      	add	sp, #4
 800065a:	bd00      	pop	{pc}

0800065c <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 800065c:	e7fe      	b.n	800065c <VADC0_G1_0_IRQHandler>

0800065e <VADC0_G1_0_IRQHandler_Veneer>:
 800065e:	f8df 052c 	ldr.w	r0, [pc, #1324]	; 8000b8c <AllowPLLInitByStartup+0x72>
 8000662:	b500      	push	{lr}
 8000664:	b081      	sub	sp, #4
 8000666:	4780      	blx	r0
 8000668:	b001      	add	sp, #4
 800066a:	bd00      	pop	{pc}

0800066c <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 800066c:	e7fe      	b.n	800066c <VADC0_G1_1_IRQHandler>

0800066e <VADC0_G1_1_IRQHandler_Veneer>:
 800066e:	f8df 0520 	ldr.w	r0, [pc, #1312]	; 8000b90 <AllowPLLInitByStartup+0x76>
 8000672:	b500      	push	{lr}
 8000674:	b081      	sub	sp, #4
 8000676:	4780      	blx	r0
 8000678:	b001      	add	sp, #4
 800067a:	bd00      	pop	{pc}

0800067c <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 800067c:	e7fe      	b.n	800067c <VADC0_G1_2_IRQHandler>

0800067e <VADC0_G1_2_IRQHandler_Veneer>:
 800067e:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 8000b94 <AllowPLLInitByStartup+0x7a>
 8000682:	b500      	push	{lr}
 8000684:	b081      	sub	sp, #4
 8000686:	4780      	blx	r0
 8000688:	b001      	add	sp, #4
 800068a:	bd00      	pop	{pc}

0800068c <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 800068c:	e7fe      	b.n	800068c <VADC0_G1_3_IRQHandler>

0800068e <VADC0_G1_3_IRQHandler_Veneer>:
 800068e:	f8df 0508 	ldr.w	r0, [pc, #1288]	; 8000b98 <AllowPLLInitByStartup+0x7e>
 8000692:	b500      	push	{lr}
 8000694:	b081      	sub	sp, #4
 8000696:	4780      	blx	r0
 8000698:	b001      	add	sp, #4
 800069a:	bd00      	pop	{pc}

0800069c <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 800069c:	e7fe      	b.n	800069c <VADC0_G2_0_IRQHandler>

0800069e <VADC0_G2_0_IRQHandler_Veneer>:
 800069e:	f8df 04fc 	ldr.w	r0, [pc, #1276]	; 8000b9c <AllowPLLInitByStartup+0x82>
 80006a2:	b500      	push	{lr}
 80006a4:	b081      	sub	sp, #4
 80006a6:	4780      	blx	r0
 80006a8:	b001      	add	sp, #4
 80006aa:	bd00      	pop	{pc}

080006ac <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 80006ac:	e7fe      	b.n	80006ac <VADC0_G2_1_IRQHandler>

080006ae <VADC0_G2_1_IRQHandler_Veneer>:
 80006ae:	f8df 04f0 	ldr.w	r0, [pc, #1264]	; 8000ba0 <AllowPLLInitByStartup+0x86>
 80006b2:	b500      	push	{lr}
 80006b4:	b081      	sub	sp, #4
 80006b6:	4780      	blx	r0
 80006b8:	b001      	add	sp, #4
 80006ba:	bd00      	pop	{pc}

080006bc <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 80006bc:	e7fe      	b.n	80006bc <VADC0_G2_2_IRQHandler>

080006be <VADC0_G2_2_IRQHandler_Veneer>:
 80006be:	f8df 04e4 	ldr.w	r0, [pc, #1252]	; 8000ba4 <AllowPLLInitByStartup+0x8a>
 80006c2:	b500      	push	{lr}
 80006c4:	b081      	sub	sp, #4
 80006c6:	4780      	blx	r0
 80006c8:	b001      	add	sp, #4
 80006ca:	bd00      	pop	{pc}

080006cc <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 80006cc:	e7fe      	b.n	80006cc <VADC0_G2_3_IRQHandler>

080006ce <VADC0_G2_3_IRQHandler_Veneer>:
 80006ce:	f8df 04d8 	ldr.w	r0, [pc, #1240]	; 8000ba8 <AllowPLLInitByStartup+0x8e>
 80006d2:	b500      	push	{lr}
 80006d4:	b081      	sub	sp, #4
 80006d6:	4780      	blx	r0
 80006d8:	b001      	add	sp, #4
 80006da:	bd00      	pop	{pc}

080006dc <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 80006dc:	e7fe      	b.n	80006dc <VADC0_G3_0_IRQHandler>

080006de <VADC0_G3_0_IRQHandler_Veneer>:
 80006de:	f8df 04cc 	ldr.w	r0, [pc, #1228]	; 8000bac <AllowPLLInitByStartup+0x92>
 80006e2:	b500      	push	{lr}
 80006e4:	b081      	sub	sp, #4
 80006e6:	4780      	blx	r0
 80006e8:	b001      	add	sp, #4
 80006ea:	bd00      	pop	{pc}

080006ec <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 80006ec:	e7fe      	b.n	80006ec <VADC0_G3_1_IRQHandler>

080006ee <VADC0_G3_1_IRQHandler_Veneer>:
 80006ee:	f8df 04c0 	ldr.w	r0, [pc, #1216]	; 8000bb0 <AllowPLLInitByStartup+0x96>
 80006f2:	b500      	push	{lr}
 80006f4:	b081      	sub	sp, #4
 80006f6:	4780      	blx	r0
 80006f8:	b001      	add	sp, #4
 80006fa:	bd00      	pop	{pc}

080006fc <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 80006fc:	e7fe      	b.n	80006fc <VADC0_G3_2_IRQHandler>

080006fe <VADC0_G3_2_IRQHandler_Veneer>:
 80006fe:	f8df 04b4 	ldr.w	r0, [pc, #1204]	; 8000bb4 <AllowPLLInitByStartup+0x9a>
 8000702:	b500      	push	{lr}
 8000704:	b081      	sub	sp, #4
 8000706:	4780      	blx	r0
 8000708:	b001      	add	sp, #4
 800070a:	bd00      	pop	{pc}

0800070c <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 800070c:	e7fe      	b.n	800070c <VADC0_G3_3_IRQHandler>

0800070e <VADC0_G3_3_IRQHandler_Veneer>:
 800070e:	f8df 04a8 	ldr.w	r0, [pc, #1192]	; 8000bb8 <AllowPLLInitByStartup+0x9e>
 8000712:	b500      	push	{lr}
 8000714:	b081      	sub	sp, #4
 8000716:	4780      	blx	r0
 8000718:	b001      	add	sp, #4
 800071a:	bd00      	pop	{pc}

0800071c <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 800071c:	e7fe      	b.n	800071c <DSD0_0_IRQHandler>

0800071e <DSD0_0_IRQHandler_Veneer>:
 800071e:	f8df 049c 	ldr.w	r0, [pc, #1180]	; 8000bbc <AllowPLLInitByStartup+0xa2>
 8000722:	b500      	push	{lr}
 8000724:	b081      	sub	sp, #4
 8000726:	4780      	blx	r0
 8000728:	b001      	add	sp, #4
 800072a:	bd00      	pop	{pc}

0800072c <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 800072c:	e7fe      	b.n	800072c <DSD0_1_IRQHandler>

0800072e <DSD0_1_IRQHandler_Veneer>:
 800072e:	f8df 0490 	ldr.w	r0, [pc, #1168]	; 8000bc0 <AllowPLLInitByStartup+0xa6>
 8000732:	b500      	push	{lr}
 8000734:	b081      	sub	sp, #4
 8000736:	4780      	blx	r0
 8000738:	b001      	add	sp, #4
 800073a:	bd00      	pop	{pc}

0800073c <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 800073c:	e7fe      	b.n	800073c <DSD0_2_IRQHandler>

0800073e <DSD0_2_IRQHandler_Veneer>:
 800073e:	f8df 0484 	ldr.w	r0, [pc, #1156]	; 8000bc4 <AllowPLLInitByStartup+0xaa>
 8000742:	b500      	push	{lr}
 8000744:	b081      	sub	sp, #4
 8000746:	4780      	blx	r0
 8000748:	b001      	add	sp, #4
 800074a:	bd00      	pop	{pc}

0800074c <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 800074c:	e7fe      	b.n	800074c <DSD0_3_IRQHandler>

0800074e <DSD0_3_IRQHandler_Veneer>:
 800074e:	f8df 0478 	ldr.w	r0, [pc, #1144]	; 8000bc8 <AllowPLLInitByStartup+0xae>
 8000752:	b500      	push	{lr}
 8000754:	b081      	sub	sp, #4
 8000756:	4780      	blx	r0
 8000758:	b001      	add	sp, #4
 800075a:	bd00      	pop	{pc}

0800075c <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 800075c:	e7fe      	b.n	800075c <DSD0_4_IRQHandler>

0800075e <DSD0_4_IRQHandler_Veneer>:
 800075e:	f8df 046c 	ldr.w	r0, [pc, #1132]	; 8000bcc <AllowPLLInitByStartup+0xb2>
 8000762:	b500      	push	{lr}
 8000764:	b081      	sub	sp, #4
 8000766:	4780      	blx	r0
 8000768:	b001      	add	sp, #4
 800076a:	bd00      	pop	{pc}

0800076c <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 800076c:	e7fe      	b.n	800076c <DSD0_5_IRQHandler>

0800076e <DSD0_5_IRQHandler_Veneer>:
 800076e:	f8df 0460 	ldr.w	r0, [pc, #1120]	; 8000bd0 <AllowPLLInitByStartup+0xb6>
 8000772:	b500      	push	{lr}
 8000774:	b081      	sub	sp, #4
 8000776:	4780      	blx	r0
 8000778:	b001      	add	sp, #4
 800077a:	bd00      	pop	{pc}

0800077c <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 800077c:	e7fe      	b.n	800077c <DSD0_6_IRQHandler>

0800077e <DSD0_6_IRQHandler_Veneer>:
 800077e:	f8df 0454 	ldr.w	r0, [pc, #1108]	; 8000bd4 <AllowPLLInitByStartup+0xba>
 8000782:	b500      	push	{lr}
 8000784:	b081      	sub	sp, #4
 8000786:	4780      	blx	r0
 8000788:	b001      	add	sp, #4
 800078a:	bd00      	pop	{pc}

0800078c <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 800078c:	e7fe      	b.n	800078c <DSD0_7_IRQHandler>

0800078e <DSD0_7_IRQHandler_Veneer>:
 800078e:	f8df 0448 	ldr.w	r0, [pc, #1096]	; 8000bd8 <AllowPLLInitByStartup+0xbe>
 8000792:	b500      	push	{lr}
 8000794:	b081      	sub	sp, #4
 8000796:	4780      	blx	r0
 8000798:	b001      	add	sp, #4
 800079a:	bd00      	pop	{pc}

0800079c <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 800079c:	e7fe      	b.n	800079c <DAC0_0_IRQHandler>

0800079e <DAC0_0_IRQHandler_Veneer>:
 800079e:	f8df 043c 	ldr.w	r0, [pc, #1084]	; 8000bdc <AllowPLLInitByStartup+0xc2>
 80007a2:	b500      	push	{lr}
 80007a4:	b081      	sub	sp, #4
 80007a6:	4780      	blx	r0
 80007a8:	b001      	add	sp, #4
 80007aa:	bd00      	pop	{pc}

080007ac <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 80007ac:	e7fe      	b.n	80007ac <DAC0_1_IRQHandler>

080007ae <DAC0_1_IRQHandler_Veneer>:
 80007ae:	f8df 0430 	ldr.w	r0, [pc, #1072]	; 8000be0 <AllowPLLInitByStartup+0xc6>
 80007b2:	b500      	push	{lr}
 80007b4:	b081      	sub	sp, #4
 80007b6:	4780      	blx	r0
 80007b8:	b001      	add	sp, #4
 80007ba:	bd00      	pop	{pc}

080007bc <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 80007bc:	e7fe      	b.n	80007bc <CCU40_0_IRQHandler>

080007be <CCU40_0_IRQHandler_Veneer>:
 80007be:	f8df 0424 	ldr.w	r0, [pc, #1060]	; 8000be4 <AllowPLLInitByStartup+0xca>
 80007c2:	b500      	push	{lr}
 80007c4:	b081      	sub	sp, #4
 80007c6:	4780      	blx	r0
 80007c8:	b001      	add	sp, #4
 80007ca:	bd00      	pop	{pc}

080007cc <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 80007cc:	e7fe      	b.n	80007cc <CCU40_1_IRQHandler>

080007ce <CCU40_1_IRQHandler_Veneer>:
 80007ce:	f8df 0418 	ldr.w	r0, [pc, #1048]	; 8000be8 <AllowPLLInitByStartup+0xce>
 80007d2:	b500      	push	{lr}
 80007d4:	b081      	sub	sp, #4
 80007d6:	4780      	blx	r0
 80007d8:	b001      	add	sp, #4
 80007da:	bd00      	pop	{pc}

080007dc <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 80007dc:	e7fe      	b.n	80007dc <CCU40_2_IRQHandler>

080007de <CCU40_2_IRQHandler_Veneer>:
 80007de:	f8df 040c 	ldr.w	r0, [pc, #1036]	; 8000bec <AllowPLLInitByStartup+0xd2>
 80007e2:	b500      	push	{lr}
 80007e4:	b081      	sub	sp, #4
 80007e6:	4780      	blx	r0
 80007e8:	b001      	add	sp, #4
 80007ea:	bd00      	pop	{pc}

080007ec <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 80007ec:	e7fe      	b.n	80007ec <CCU40_3_IRQHandler>

080007ee <CCU40_3_IRQHandler_Veneer>:
 80007ee:	f8df 0400 	ldr.w	r0, [pc, #1024]	; 8000bf0 <AllowPLLInitByStartup+0xd6>
 80007f2:	b500      	push	{lr}
 80007f4:	b081      	sub	sp, #4
 80007f6:	4780      	blx	r0
 80007f8:	b001      	add	sp, #4
 80007fa:	bd00      	pop	{pc}

080007fc <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 80007fc:	e7fe      	b.n	80007fc <CCU41_0_IRQHandler>

080007fe <CCU41_0_IRQHandler_Veneer>:
 80007fe:	48fd      	ldr	r0, [pc, #1012]	; (8000bf4 <AllowPLLInitByStartup+0xda>)
 8000800:	b500      	push	{lr}
 8000802:	b081      	sub	sp, #4
 8000804:	4780      	blx	r0
 8000806:	b001      	add	sp, #4
 8000808:	bd00      	pop	{pc}

0800080a <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 800080a:	e7fe      	b.n	800080a <CCU41_1_IRQHandler>

0800080c <CCU41_1_IRQHandler_Veneer>:
 800080c:	48fa      	ldr	r0, [pc, #1000]	; (8000bf8 <AllowPLLInitByStartup+0xde>)
 800080e:	b500      	push	{lr}
 8000810:	b081      	sub	sp, #4
 8000812:	4780      	blx	r0
 8000814:	b001      	add	sp, #4
 8000816:	bd00      	pop	{pc}

08000818 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000818:	e7fe      	b.n	8000818 <CCU41_2_IRQHandler>

0800081a <CCU41_2_IRQHandler_Veneer>:
 800081a:	48f8      	ldr	r0, [pc, #992]	; (8000bfc <AllowPLLInitByStartup+0xe2>)
 800081c:	b500      	push	{lr}
 800081e:	b081      	sub	sp, #4
 8000820:	4780      	blx	r0
 8000822:	b001      	add	sp, #4
 8000824:	bd00      	pop	{pc}

08000826 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000826:	e7fe      	b.n	8000826 <CCU41_3_IRQHandler>

08000828 <CCU41_3_IRQHandler_Veneer>:
 8000828:	48f5      	ldr	r0, [pc, #980]	; (8000c00 <AllowPLLInitByStartup+0xe6>)
 800082a:	b500      	push	{lr}
 800082c:	b081      	sub	sp, #4
 800082e:	4780      	blx	r0
 8000830:	b001      	add	sp, #4
 8000832:	bd00      	pop	{pc}

08000834 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000834:	e7fe      	b.n	8000834 <CCU42_0_IRQHandler>

08000836 <CCU42_0_IRQHandler_Veneer>:
 8000836:	48f3      	ldr	r0, [pc, #972]	; (8000c04 <AllowPLLInitByStartup+0xea>)
 8000838:	b500      	push	{lr}
 800083a:	b081      	sub	sp, #4
 800083c:	4780      	blx	r0
 800083e:	b001      	add	sp, #4
 8000840:	bd00      	pop	{pc}

08000842 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000842:	e7fe      	b.n	8000842 <CCU42_1_IRQHandler>

08000844 <CCU42_1_IRQHandler_Veneer>:
 8000844:	48f0      	ldr	r0, [pc, #960]	; (8000c08 <AllowPLLInitByStartup+0xee>)
 8000846:	b500      	push	{lr}
 8000848:	b081      	sub	sp, #4
 800084a:	4780      	blx	r0
 800084c:	b001      	add	sp, #4
 800084e:	bd00      	pop	{pc}

08000850 <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000850:	e7fe      	b.n	8000850 <CCU42_2_IRQHandler>

08000852 <CCU42_2_IRQHandler_Veneer>:
 8000852:	48ee      	ldr	r0, [pc, #952]	; (8000c0c <AllowPLLInitByStartup+0xf2>)
 8000854:	b500      	push	{lr}
 8000856:	b081      	sub	sp, #4
 8000858:	4780      	blx	r0
 800085a:	b001      	add	sp, #4
 800085c:	bd00      	pop	{pc}

0800085e <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 800085e:	e7fe      	b.n	800085e <CCU42_3_IRQHandler>

08000860 <CCU42_3_IRQHandler_Veneer>:
 8000860:	48eb      	ldr	r0, [pc, #940]	; (8000c10 <AllowPLLInitByStartup+0xf6>)
 8000862:	b500      	push	{lr}
 8000864:	b081      	sub	sp, #4
 8000866:	4780      	blx	r0
 8000868:	b001      	add	sp, #4
 800086a:	bd00      	pop	{pc}

0800086c <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 800086c:	e7fe      	b.n	800086c <CCU43_0_IRQHandler>

0800086e <CCU43_0_IRQHandler_Veneer>:
 800086e:	48e9      	ldr	r0, [pc, #932]	; (8000c14 <AllowPLLInitByStartup+0xfa>)
 8000870:	b500      	push	{lr}
 8000872:	b081      	sub	sp, #4
 8000874:	4780      	blx	r0
 8000876:	b001      	add	sp, #4
 8000878:	bd00      	pop	{pc}

0800087a <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 800087a:	e7fe      	b.n	800087a <CCU43_1_IRQHandler>

0800087c <CCU43_1_IRQHandler_Veneer>:
 800087c:	48e6      	ldr	r0, [pc, #920]	; (8000c18 <AllowPLLInitByStartup+0xfe>)
 800087e:	b500      	push	{lr}
 8000880:	b081      	sub	sp, #4
 8000882:	4780      	blx	r0
 8000884:	b001      	add	sp, #4
 8000886:	bd00      	pop	{pc}

08000888 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000888:	e7fe      	b.n	8000888 <CCU43_2_IRQHandler>

0800088a <CCU43_2_IRQHandler_Veneer>:
 800088a:	48e4      	ldr	r0, [pc, #912]	; (8000c1c <AllowPLLInitByStartup+0x102>)
 800088c:	b500      	push	{lr}
 800088e:	b081      	sub	sp, #4
 8000890:	4780      	blx	r0
 8000892:	b001      	add	sp, #4
 8000894:	bd00      	pop	{pc}

08000896 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000896:	e7fe      	b.n	8000896 <CCU43_3_IRQHandler>

08000898 <CCU43_3_IRQHandler_Veneer>:
 8000898:	48e1      	ldr	r0, [pc, #900]	; (8000c20 <AllowPLLInitByStartup+0x106>)
 800089a:	b500      	push	{lr}
 800089c:	b081      	sub	sp, #4
 800089e:	4780      	blx	r0
 80008a0:	b001      	add	sp, #4
 80008a2:	bd00      	pop	{pc}

080008a4 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 80008a4:	e7fe      	b.n	80008a4 <CCU80_0_IRQHandler>

080008a6 <CCU80_0_IRQHandler_Veneer>:
 80008a6:	48df      	ldr	r0, [pc, #892]	; (8000c24 <AllowPLLInitByStartup+0x10a>)
 80008a8:	b500      	push	{lr}
 80008aa:	b081      	sub	sp, #4
 80008ac:	4780      	blx	r0
 80008ae:	b001      	add	sp, #4
 80008b0:	bd00      	pop	{pc}

080008b2 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 80008b2:	e7fe      	b.n	80008b2 <CCU80_1_IRQHandler>

080008b4 <CCU80_1_IRQHandler_Veneer>:
 80008b4:	48dc      	ldr	r0, [pc, #880]	; (8000c28 <AllowPLLInitByStartup+0x10e>)
 80008b6:	b500      	push	{lr}
 80008b8:	b081      	sub	sp, #4
 80008ba:	4780      	blx	r0
 80008bc:	b001      	add	sp, #4
 80008be:	bd00      	pop	{pc}

080008c0 <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 80008c0:	e7fe      	b.n	80008c0 <CCU80_2_IRQHandler>

080008c2 <CCU80_2_IRQHandler_Veneer>:
 80008c2:	48da      	ldr	r0, [pc, #872]	; (8000c2c <AllowPLLInitByStartup+0x112>)
 80008c4:	b500      	push	{lr}
 80008c6:	b081      	sub	sp, #4
 80008c8:	4780      	blx	r0
 80008ca:	b001      	add	sp, #4
 80008cc:	bd00      	pop	{pc}

080008ce <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 80008ce:	e7fe      	b.n	80008ce <CCU80_3_IRQHandler>

080008d0 <CCU80_3_IRQHandler_Veneer>:
 80008d0:	48d7      	ldr	r0, [pc, #860]	; (8000c30 <AllowPLLInitByStartup+0x116>)
 80008d2:	b500      	push	{lr}
 80008d4:	b081      	sub	sp, #4
 80008d6:	4780      	blx	r0
 80008d8:	b001      	add	sp, #4
 80008da:	bd00      	pop	{pc}

080008dc <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 80008dc:	e7fe      	b.n	80008dc <CCU81_0_IRQHandler>

080008de <CCU81_0_IRQHandler_Veneer>:
 80008de:	48d5      	ldr	r0, [pc, #852]	; (8000c34 <AllowPLLInitByStartup+0x11a>)
 80008e0:	b500      	push	{lr}
 80008e2:	b081      	sub	sp, #4
 80008e4:	4780      	blx	r0
 80008e6:	b001      	add	sp, #4
 80008e8:	bd00      	pop	{pc}

080008ea <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 80008ea:	e7fe      	b.n	80008ea <CCU81_1_IRQHandler>

080008ec <CCU81_1_IRQHandler_Veneer>:
 80008ec:	48d2      	ldr	r0, [pc, #840]	; (8000c38 <AllowPLLInitByStartup+0x11e>)
 80008ee:	b500      	push	{lr}
 80008f0:	b081      	sub	sp, #4
 80008f2:	4780      	blx	r0
 80008f4:	b001      	add	sp, #4
 80008f6:	bd00      	pop	{pc}

080008f8 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 80008f8:	e7fe      	b.n	80008f8 <CCU81_2_IRQHandler>

080008fa <CCU81_2_IRQHandler_Veneer>:
 80008fa:	48d0      	ldr	r0, [pc, #832]	; (8000c3c <AllowPLLInitByStartup+0x122>)
 80008fc:	b500      	push	{lr}
 80008fe:	b081      	sub	sp, #4
 8000900:	4780      	blx	r0
 8000902:	b001      	add	sp, #4
 8000904:	bd00      	pop	{pc}

08000906 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000906:	e7fe      	b.n	8000906 <CCU81_3_IRQHandler>

08000908 <CCU81_3_IRQHandler_Veneer>:
 8000908:	48cd      	ldr	r0, [pc, #820]	; (8000c40 <AllowPLLInitByStartup+0x126>)
 800090a:	b500      	push	{lr}
 800090c:	b081      	sub	sp, #4
 800090e:	4780      	blx	r0
 8000910:	b001      	add	sp, #4
 8000912:	bd00      	pop	{pc}

08000914 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000914:	e7fe      	b.n	8000914 <POSIF0_0_IRQHandler>

08000916 <POSIF0_0_IRQHandler_Veneer>:
 8000916:	48cb      	ldr	r0, [pc, #812]	; (8000c44 <AllowPLLInitByStartup+0x12a>)
 8000918:	b500      	push	{lr}
 800091a:	b081      	sub	sp, #4
 800091c:	4780      	blx	r0
 800091e:	b001      	add	sp, #4
 8000920:	bd00      	pop	{pc}

08000922 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000922:	e7fe      	b.n	8000922 <POSIF0_1_IRQHandler>

08000924 <POSIF0_1_IRQHandler_Veneer>:
 8000924:	48c8      	ldr	r0, [pc, #800]	; (8000c48 <AllowPLLInitByStartup+0x12e>)
 8000926:	b500      	push	{lr}
 8000928:	b081      	sub	sp, #4
 800092a:	4780      	blx	r0
 800092c:	b001      	add	sp, #4
 800092e:	bd00      	pop	{pc}

08000930 <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000930:	e7fe      	b.n	8000930 <POSIF1_0_IRQHandler>

08000932 <POSIF1_0_IRQHandler_Veneer>:
 8000932:	48c6      	ldr	r0, [pc, #792]	; (8000c4c <AllowPLLInitByStartup+0x132>)
 8000934:	b500      	push	{lr}
 8000936:	b081      	sub	sp, #4
 8000938:	4780      	blx	r0
 800093a:	b001      	add	sp, #4
 800093c:	bd00      	pop	{pc}

0800093e <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 800093e:	e7fe      	b.n	800093e <POSIF1_1_IRQHandler>

08000940 <POSIF1_1_IRQHandler_Veneer>:
 8000940:	48c3      	ldr	r0, [pc, #780]	; (8000c50 <AllowPLLInitByStartup+0x136>)
 8000942:	b500      	push	{lr}
 8000944:	b081      	sub	sp, #4
 8000946:	4780      	blx	r0
 8000948:	b001      	add	sp, #4
 800094a:	bd00      	pop	{pc}

0800094c <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 800094c:	e7fe      	b.n	800094c <CAN0_0_IRQHandler>

0800094e <CAN0_0_IRQHandler_Veneer>:
 800094e:	48c1      	ldr	r0, [pc, #772]	; (8000c54 <AllowPLLInitByStartup+0x13a>)
 8000950:	b500      	push	{lr}
 8000952:	b081      	sub	sp, #4
 8000954:	4780      	blx	r0
 8000956:	b001      	add	sp, #4
 8000958:	bd00      	pop	{pc}

0800095a <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 800095a:	e7fe      	b.n	800095a <CAN0_1_IRQHandler>

0800095c <CAN0_1_IRQHandler_Veneer>:
 800095c:	48be      	ldr	r0, [pc, #760]	; (8000c58 <AllowPLLInitByStartup+0x13e>)
 800095e:	b500      	push	{lr}
 8000960:	b081      	sub	sp, #4
 8000962:	4780      	blx	r0
 8000964:	b001      	add	sp, #4
 8000966:	bd00      	pop	{pc}

08000968 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000968:	e7fe      	b.n	8000968 <CAN0_2_IRQHandler>

0800096a <CAN0_2_IRQHandler_Veneer>:
 800096a:	48bc      	ldr	r0, [pc, #752]	; (8000c5c <AllowPLLInitByStartup+0x142>)
 800096c:	b500      	push	{lr}
 800096e:	b081      	sub	sp, #4
 8000970:	4780      	blx	r0
 8000972:	b001      	add	sp, #4
 8000974:	bd00      	pop	{pc}

08000976 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000976:	e7fe      	b.n	8000976 <CAN0_3_IRQHandler>

08000978 <CAN0_3_IRQHandler_Veneer>:
 8000978:	48b9      	ldr	r0, [pc, #740]	; (8000c60 <AllowPLLInitByStartup+0x146>)
 800097a:	b500      	push	{lr}
 800097c:	b081      	sub	sp, #4
 800097e:	4780      	blx	r0
 8000980:	b001      	add	sp, #4
 8000982:	bd00      	pop	{pc}

08000984 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000984:	e7fe      	b.n	8000984 <CAN0_4_IRQHandler>

08000986 <CAN0_4_IRQHandler_Veneer>:
 8000986:	48b7      	ldr	r0, [pc, #732]	; (8000c64 <AllowPLLInitByStartup+0x14a>)
 8000988:	b500      	push	{lr}
 800098a:	b081      	sub	sp, #4
 800098c:	4780      	blx	r0
 800098e:	b001      	add	sp, #4
 8000990:	bd00      	pop	{pc}

08000992 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000992:	e7fe      	b.n	8000992 <CAN0_5_IRQHandler>

08000994 <CAN0_5_IRQHandler_Veneer>:
 8000994:	48b4      	ldr	r0, [pc, #720]	; (8000c68 <AllowPLLInitByStartup+0x14e>)
 8000996:	b500      	push	{lr}
 8000998:	b081      	sub	sp, #4
 800099a:	4780      	blx	r0
 800099c:	b001      	add	sp, #4
 800099e:	bd00      	pop	{pc}

080009a0 <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 80009a0:	e7fe      	b.n	80009a0 <CAN0_6_IRQHandler>

080009a2 <CAN0_6_IRQHandler_Veneer>:
 80009a2:	48b2      	ldr	r0, [pc, #712]	; (8000c6c <AllowPLLInitByStartup+0x152>)
 80009a4:	b500      	push	{lr}
 80009a6:	b081      	sub	sp, #4
 80009a8:	4780      	blx	r0
 80009aa:	b001      	add	sp, #4
 80009ac:	bd00      	pop	{pc}

080009ae <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 80009ae:	e7fe      	b.n	80009ae <CAN0_7_IRQHandler>

080009b0 <CAN0_7_IRQHandler_Veneer>:
 80009b0:	48af      	ldr	r0, [pc, #700]	; (8000c70 <AllowPLLInitByStartup+0x156>)
 80009b2:	b500      	push	{lr}
 80009b4:	b081      	sub	sp, #4
 80009b6:	4780      	blx	r0
 80009b8:	b001      	add	sp, #4
 80009ba:	bd00      	pop	{pc}

080009bc <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 80009bc:	e7fe      	b.n	80009bc <USIC0_0_IRQHandler>

080009be <USIC0_0_IRQHandler_Veneer>:
 80009be:	48ad      	ldr	r0, [pc, #692]	; (8000c74 <AllowPLLInitByStartup+0x15a>)
 80009c0:	b500      	push	{lr}
 80009c2:	b081      	sub	sp, #4
 80009c4:	4780      	blx	r0
 80009c6:	b001      	add	sp, #4
 80009c8:	bd00      	pop	{pc}

080009ca <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 80009ca:	e7fe      	b.n	80009ca <USIC0_1_IRQHandler>

080009cc <USIC0_1_IRQHandler_Veneer>:
 80009cc:	48aa      	ldr	r0, [pc, #680]	; (8000c78 <AllowPLLInitByStartup+0x15e>)
 80009ce:	b500      	push	{lr}
 80009d0:	b081      	sub	sp, #4
 80009d2:	4780      	blx	r0
 80009d4:	b001      	add	sp, #4
 80009d6:	bd00      	pop	{pc}

080009d8 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 80009d8:	e7fe      	b.n	80009d8 <USIC0_2_IRQHandler>

080009da <USIC0_2_IRQHandler_Veneer>:
 80009da:	48a8      	ldr	r0, [pc, #672]	; (8000c7c <AllowPLLInitByStartup+0x162>)
 80009dc:	b500      	push	{lr}
 80009de:	b081      	sub	sp, #4
 80009e0:	4780      	blx	r0
 80009e2:	b001      	add	sp, #4
 80009e4:	bd00      	pop	{pc}

080009e6 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 80009e6:	e7fe      	b.n	80009e6 <USIC0_3_IRQHandler>

080009e8 <USIC0_3_IRQHandler_Veneer>:
 80009e8:	48a5      	ldr	r0, [pc, #660]	; (8000c80 <AllowPLLInitByStartup+0x166>)
 80009ea:	b500      	push	{lr}
 80009ec:	b081      	sub	sp, #4
 80009ee:	4780      	blx	r0
 80009f0:	b001      	add	sp, #4
 80009f2:	bd00      	pop	{pc}

080009f4 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 80009f4:	e7fe      	b.n	80009f4 <USIC0_4_IRQHandler>

080009f6 <USIC0_4_IRQHandler_Veneer>:
 80009f6:	48a3      	ldr	r0, [pc, #652]	; (8000c84 <AllowPLLInitByStartup+0x16a>)
 80009f8:	b500      	push	{lr}
 80009fa:	b081      	sub	sp, #4
 80009fc:	4780      	blx	r0
 80009fe:	b001      	add	sp, #4
 8000a00:	bd00      	pop	{pc}

08000a02 <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000a02:	e7fe      	b.n	8000a02 <USIC0_5_IRQHandler>

08000a04 <USIC0_5_IRQHandler_Veneer>:
 8000a04:	48a0      	ldr	r0, [pc, #640]	; (8000c88 <AllowPLLInitByStartup+0x16e>)
 8000a06:	b500      	push	{lr}
 8000a08:	b081      	sub	sp, #4
 8000a0a:	4780      	blx	r0
 8000a0c:	b001      	add	sp, #4
 8000a0e:	bd00      	pop	{pc}

08000a10 <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000a10:	e7fe      	b.n	8000a10 <USIC1_0_IRQHandler>

08000a12 <USIC1_0_IRQHandler_Veneer>:
 8000a12:	489e      	ldr	r0, [pc, #632]	; (8000c8c <AllowPLLInitByStartup+0x172>)
 8000a14:	b500      	push	{lr}
 8000a16:	b081      	sub	sp, #4
 8000a18:	4780      	blx	r0
 8000a1a:	b001      	add	sp, #4
 8000a1c:	bd00      	pop	{pc}

08000a1e <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000a1e:	e7fe      	b.n	8000a1e <USIC1_1_IRQHandler>

08000a20 <USIC1_1_IRQHandler_Veneer>:
 8000a20:	489b      	ldr	r0, [pc, #620]	; (8000c90 <AllowPLLInitByStartup+0x176>)
 8000a22:	b500      	push	{lr}
 8000a24:	b081      	sub	sp, #4
 8000a26:	4780      	blx	r0
 8000a28:	b001      	add	sp, #4
 8000a2a:	bd00      	pop	{pc}

08000a2c <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000a2c:	e7fe      	b.n	8000a2c <USIC1_2_IRQHandler>

08000a2e <USIC1_2_IRQHandler_Veneer>:
 8000a2e:	4899      	ldr	r0, [pc, #612]	; (8000c94 <AllowPLLInitByStartup+0x17a>)
 8000a30:	b500      	push	{lr}
 8000a32:	b081      	sub	sp, #4
 8000a34:	4780      	blx	r0
 8000a36:	b001      	add	sp, #4
 8000a38:	bd00      	pop	{pc}

08000a3a <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000a3a:	e7fe      	b.n	8000a3a <USIC1_3_IRQHandler>

08000a3c <USIC1_3_IRQHandler_Veneer>:
 8000a3c:	4896      	ldr	r0, [pc, #600]	; (8000c98 <AllowPLLInitByStartup+0x17e>)
 8000a3e:	b500      	push	{lr}
 8000a40:	b081      	sub	sp, #4
 8000a42:	4780      	blx	r0
 8000a44:	b001      	add	sp, #4
 8000a46:	bd00      	pop	{pc}

08000a48 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000a48:	e7fe      	b.n	8000a48 <USIC1_4_IRQHandler>

08000a4a <USIC1_4_IRQHandler_Veneer>:
 8000a4a:	4894      	ldr	r0, [pc, #592]	; (8000c9c <AllowPLLInitByStartup+0x182>)
 8000a4c:	b500      	push	{lr}
 8000a4e:	b081      	sub	sp, #4
 8000a50:	4780      	blx	r0
 8000a52:	b001      	add	sp, #4
 8000a54:	bd00      	pop	{pc}

08000a56 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000a56:	e7fe      	b.n	8000a56 <USIC1_5_IRQHandler>

08000a58 <USIC1_5_IRQHandler_Veneer>:
 8000a58:	4891      	ldr	r0, [pc, #580]	; (8000ca0 <AllowPLLInitByStartup+0x186>)
 8000a5a:	b500      	push	{lr}
 8000a5c:	b081      	sub	sp, #4
 8000a5e:	4780      	blx	r0
 8000a60:	b001      	add	sp, #4
 8000a62:	bd00      	pop	{pc}

08000a64 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000a64:	e7fe      	b.n	8000a64 <USIC2_0_IRQHandler>

08000a66 <USIC2_0_IRQHandler_Veneer>:
 8000a66:	488f      	ldr	r0, [pc, #572]	; (8000ca4 <AllowPLLInitByStartup+0x18a>)
 8000a68:	b500      	push	{lr}
 8000a6a:	b081      	sub	sp, #4
 8000a6c:	4780      	blx	r0
 8000a6e:	b001      	add	sp, #4
 8000a70:	bd00      	pop	{pc}

08000a72 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000a72:	e7fe      	b.n	8000a72 <USIC2_1_IRQHandler>

08000a74 <USIC2_1_IRQHandler_Veneer>:
 8000a74:	488c      	ldr	r0, [pc, #560]	; (8000ca8 <AllowPLLInitByStartup+0x18e>)
 8000a76:	b500      	push	{lr}
 8000a78:	b081      	sub	sp, #4
 8000a7a:	4780      	blx	r0
 8000a7c:	b001      	add	sp, #4
 8000a7e:	bd00      	pop	{pc}

08000a80 <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000a80:	e7fe      	b.n	8000a80 <USIC2_2_IRQHandler>

08000a82 <USIC2_2_IRQHandler_Veneer>:
 8000a82:	488a      	ldr	r0, [pc, #552]	; (8000cac <AllowPLLInitByStartup+0x192>)
 8000a84:	b500      	push	{lr}
 8000a86:	b081      	sub	sp, #4
 8000a88:	4780      	blx	r0
 8000a8a:	b001      	add	sp, #4
 8000a8c:	bd00      	pop	{pc}

08000a8e <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000a8e:	e7fe      	b.n	8000a8e <USIC2_3_IRQHandler>

08000a90 <USIC2_3_IRQHandler_Veneer>:
 8000a90:	4887      	ldr	r0, [pc, #540]	; (8000cb0 <AllowPLLInitByStartup+0x196>)
 8000a92:	b500      	push	{lr}
 8000a94:	b081      	sub	sp, #4
 8000a96:	4780      	blx	r0
 8000a98:	b001      	add	sp, #4
 8000a9a:	bd00      	pop	{pc}

08000a9c <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000a9c:	e7fe      	b.n	8000a9c <USIC2_4_IRQHandler>

08000a9e <USIC2_4_IRQHandler_Veneer>:
 8000a9e:	4885      	ldr	r0, [pc, #532]	; (8000cb4 <AllowPLLInitByStartup+0x19a>)
 8000aa0:	b500      	push	{lr}
 8000aa2:	b081      	sub	sp, #4
 8000aa4:	4780      	blx	r0
 8000aa6:	b001      	add	sp, #4
 8000aa8:	bd00      	pop	{pc}

08000aaa <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000aaa:	e7fe      	b.n	8000aaa <USIC2_5_IRQHandler>

08000aac <USIC2_5_IRQHandler_Veneer>:
 8000aac:	4882      	ldr	r0, [pc, #520]	; (8000cb8 <AllowPLLInitByStartup+0x19e>)
 8000aae:	b500      	push	{lr}
 8000ab0:	b081      	sub	sp, #4
 8000ab2:	4780      	blx	r0
 8000ab4:	b001      	add	sp, #4
 8000ab6:	bd00      	pop	{pc}

08000ab8 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000ab8:	e7fe      	b.n	8000ab8 <LEDTS0_0_IRQHandler>

08000aba <LEDTS0_0_IRQHandler_Veneer>:
 8000aba:	4880      	ldr	r0, [pc, #512]	; (8000cbc <AllowPLLInitByStartup+0x1a2>)
 8000abc:	b500      	push	{lr}
 8000abe:	b081      	sub	sp, #4
 8000ac0:	4780      	blx	r0
 8000ac2:	b001      	add	sp, #4
 8000ac4:	bd00      	pop	{pc}

08000ac6 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000ac6:	e7fe      	b.n	8000ac6 <FCE0_0_IRQHandler>

08000ac8 <FCE0_0_IRQHandler_Veneer>:
 8000ac8:	487d      	ldr	r0, [pc, #500]	; (8000cc0 <AllowPLLInitByStartup+0x1a6>)
 8000aca:	b500      	push	{lr}
 8000acc:	b081      	sub	sp, #4
 8000ace:	4780      	blx	r0
 8000ad0:	b001      	add	sp, #4
 8000ad2:	bd00      	pop	{pc}

08000ad4 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000ad4:	e7fe      	b.n	8000ad4 <GPDMA0_0_IRQHandler>

08000ad6 <GPDMA0_0_IRQHandler_Veneer>:
 8000ad6:	487b      	ldr	r0, [pc, #492]	; (8000cc4 <AllowPLLInitByStartup+0x1aa>)
 8000ad8:	b500      	push	{lr}
 8000ada:	b081      	sub	sp, #4
 8000adc:	4780      	blx	r0
 8000ade:	b001      	add	sp, #4
 8000ae0:	bd00      	pop	{pc}

08000ae2 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000ae2:	e7fe      	b.n	8000ae2 <SDMMC0_0_IRQHandler>

08000ae4 <SDMMC0_0_IRQHandler_Veneer>:
 8000ae4:	4878      	ldr	r0, [pc, #480]	; (8000cc8 <AllowPLLInitByStartup+0x1ae>)
 8000ae6:	b500      	push	{lr}
 8000ae8:	b081      	sub	sp, #4
 8000aea:	4780      	blx	r0
 8000aec:	b001      	add	sp, #4
 8000aee:	bd00      	pop	{pc}

08000af0 <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000af0:	e7fe      	b.n	8000af0 <USB0_0_IRQHandler>

08000af2 <USB0_0_IRQHandler_Veneer>:
 8000af2:	4876      	ldr	r0, [pc, #472]	; (8000ccc <AllowPLLInitByStartup+0x1b2>)
 8000af4:	b500      	push	{lr}
 8000af6:	b081      	sub	sp, #4
 8000af8:	4780      	blx	r0
 8000afa:	b001      	add	sp, #4
 8000afc:	bd00      	pop	{pc}

08000afe <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000afe:	e7fe      	b.n	8000afe <ETH0_0_IRQHandler>

08000b00 <ETH0_0_IRQHandler_Veneer>:
 8000b00:	4873      	ldr	r0, [pc, #460]	; (8000cd0 <AllowPLLInitByStartup+0x1b6>)
 8000b02:	b500      	push	{lr}
 8000b04:	b081      	sub	sp, #4
 8000b06:	4780      	blx	r0
 8000b08:	b001      	add	sp, #4
 8000b0a:	bd00      	pop	{pc}

08000b0c <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000b0c:	e7fe      	b.n	8000b0c <GPDMA1_0_IRQHandler>

08000b0e <GPDMA1_0_IRQHandler_Veneer>:
 8000b0e:	4871      	ldr	r0, [pc, #452]	; (8000cd4 <AllowPLLInitByStartup+0x1ba>)
 8000b10:	b500      	push	{lr}
 8000b12:	b081      	sub	sp, #4
 8000b14:	4780      	blx	r0
 8000b16:	b001      	add	sp, #4
 8000b18:	bd00      	pop	{pc}

08000b1a <AllowPLLInitByStartup>:
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8000b1a:	f04f 0001 	mov.w	r0, #1
    BX LR
 8000b1e:	4770      	bx	lr
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8000b20:	080004ad 	.word	0x080004ad
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8000b24:	080004bd 	.word	0x080004bd
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8000b28:	080004cd 	.word	0x080004cd
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8000b2c:	080004dd 	.word	0x080004dd
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8000b30:	080004ed 	.word	0x080004ed
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8000b34:	080004fd 	.word	0x080004fd
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8000b38:	0800050d 	.word	0x0800050d
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8000b3c:	0800051d 	.word	0x0800051d
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8000b40:	0800052d 	.word	0x0800052d
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8000b44:	0800053d 	.word	0x0800053d
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8000b48:	0800054d 	.word	0x0800054d
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8000b4c:	0800055d 	.word	0x0800055d
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8000b50:	0800056d 	.word	0x0800056d
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8000b54:	0800057d 	.word	0x0800057d
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8000b58:	0800058d 	.word	0x0800058d
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8000b5c:	0800059d 	.word	0x0800059d
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8000b60:	080005ad 	.word	0x080005ad
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8000b64:	080005bd 	.word	0x080005bd
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8000b68:	080005cd 	.word	0x080005cd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8000b6c:	080005dd 	.word	0x080005dd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8000b70:	080005ed 	.word	0x080005ed
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8000b74:	080005fd 	.word	0x080005fd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8000b78:	0800060d 	.word	0x0800060d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8000b7c:	0800061d 	.word	0x0800061d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8000b80:	0800062d 	.word	0x0800062d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8000b84:	0800063d 	.word	0x0800063d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8000b88:	0800064d 	.word	0x0800064d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8000b8c:	0800065d 	.word	0x0800065d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000b90:	0800066d 	.word	0x0800066d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000b94:	0800067d 	.word	0x0800067d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000b98:	0800068d 	.word	0x0800068d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000b9c:	0800069d 	.word	0x0800069d
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000ba0:	080006ad 	.word	0x080006ad
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8000ba4:	080006bd 	.word	0x080006bd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8000ba8:	080006cd 	.word	0x080006cd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8000bac:	080006dd 	.word	0x080006dd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000bb0:	080006ed 	.word	0x080006ed
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000bb4:	080006fd 	.word	0x080006fd
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000bb8:	0800070d 	.word	0x0800070d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000bbc:	0800071d 	.word	0x0800071d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000bc0:	0800072d 	.word	0x0800072d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8000bc4:	0800073d 	.word	0x0800073d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8000bc8:	0800074d 	.word	0x0800074d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8000bcc:	0800075d 	.word	0x0800075d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000bd0:	0800076d 	.word	0x0800076d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000bd4:	0800077d 	.word	0x0800077d
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000bd8:	0800078d 	.word	0x0800078d
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000bdc:	0800079d 	.word	0x0800079d
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000be0:	080007ad 	.word	0x080007ad
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8000be4:	080007bd 	.word	0x080007bd
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8000be8:	080007cd 	.word	0x080007cd
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8000bec:	080007dd 	.word	0x080007dd
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000bf0:	080007ed 	.word	0x080007ed
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000bf4:	080007fd 	.word	0x080007fd
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000bf8:	0800080b 	.word	0x0800080b
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000bfc:	08000819 	.word	0x08000819
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000c00:	08000827 	.word	0x08000827
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8000c04:	08000835 	.word	0x08000835
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8000c08:	08000843 	.word	0x08000843
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8000c0c:	08000851 	.word	0x08000851
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000c10:	0800085f 	.word	0x0800085f
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000c14:	0800086d 	.word	0x0800086d
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000c18:	0800087b 	.word	0x0800087b
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000c1c:	08000889 	.word	0x08000889
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000c20:	08000897 	.word	0x08000897
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8000c24:	080008a5 	.word	0x080008a5
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8000c28:	080008b3 	.word	0x080008b3
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8000c2c:	080008c1 	.word	0x080008c1
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000c30:	080008cf 	.word	0x080008cf
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000c34:	080008dd 	.word	0x080008dd
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000c38:	080008eb 	.word	0x080008eb
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000c3c:	080008f9 	.word	0x080008f9
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000c40:	08000907 	.word	0x08000907
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8000c44:	08000915 	.word	0x08000915
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8000c48:	08000923 	.word	0x08000923
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8000c4c:	08000931 	.word	0x08000931
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000c50:	0800093f 	.word	0x0800093f
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000c54:	0800094d 	.word	0x0800094d
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000c58:	0800095b 	.word	0x0800095b
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000c5c:	08000969 	.word	0x08000969
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000c60:	08000977 	.word	0x08000977
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8000c64:	08000985 	.word	0x08000985
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8000c68:	08000993 	.word	0x08000993
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8000c6c:	080009a1 	.word	0x080009a1
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000c70:	080009af 	.word	0x080009af
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000c74:	080009bd 	.word	0x080009bd
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000c78:	080009cb 	.word	0x080009cb
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000c7c:	080009d9 	.word	0x080009d9
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000c80:	080009e7 	.word	0x080009e7
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8000c84:	080009f5 	.word	0x080009f5
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8000c88:	08000a03 	.word	0x08000a03
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8000c8c:	08000a11 	.word	0x08000a11
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000c90:	08000a1f 	.word	0x08000a1f
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000c94:	08000a2d 	.word	0x08000a2d
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000c98:	08000a3b 	.word	0x08000a3b
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000c9c:	08000a49 	.word	0x08000a49
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000ca0:	08000a57 	.word	0x08000a57
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8000ca4:	08000a65 	.word	0x08000a65
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8000ca8:	08000a73 	.word	0x08000a73
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8000cac:	08000a81 	.word	0x08000a81
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000cb0:	08000a8f 	.word	0x08000a8f
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000cb4:	08000a9d 	.word	0x08000a9d
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000cb8:	08000aab 	.word	0x08000aab
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000cbc:	08000ab9 	.word	0x08000ab9
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000cc0:	08000ac7 	.word	0x08000ac7
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8000cc4:	08000ad5 	.word	0x08000ad5
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8000cc8:	08000ae3 	.word	0x08000ae3
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8000ccc:	08000af1 	.word	0x08000af1
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8000cd0:	08000aff 	.word	0x08000aff
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8000cd4:	08000b0d 	.word	0x08000b0d

08000cd8 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8000cde:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000ce2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000ce6:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000cea:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000cee:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8000cf2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000cf6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8000cfa:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000cfe:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000d02:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8000d06:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000d0a:	6952      	ldr	r2, [r2, #20]
 8000d0c:	f022 0208 	bic.w	r2, r2, #8
 8000d10:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8000d12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d16:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d1a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000d1e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000d22:	6852      	ldr	r2, [r2, #4]
 8000d24:	f022 0201 	bic.w	r2, r2, #1
 8000d28:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8000d2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d2e:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000d32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000d36:	f103 0314 	add.w	r3, r3, #20
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	f023 030f 	bic.w	r3, r3, #15
 8000d44:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	f043 0303 	orr.w	r3, r3, #3
 8000d4c:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000d4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d52:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000d5c:	f103 0314 	add.w	r3, r3, #20
 8000d60:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000d62:	f000 f8ab 	bl	8000ebc <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8000d66:	f000 f805 	bl	8000d74 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8000d6a:	f107 0708 	add.w	r7, r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop

08000d74 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8000d7a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000d7e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d82:	68db      	ldr	r3, [r3, #12]
 8000d84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d88:	f040 8089 	bne.w	8000e9e <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000d8c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000d90:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f003 0304 	and.w	r3, r3, #4
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	f000 8088 	beq.w	8000eb0 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000da0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000da4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000dae:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000db2:	f103 0301 	add.w	r3, r3, #1
 8000db6:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8000db8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dbc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000dc6:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000dca:	f103 0301 	add.w	r3, r3, #1
 8000dce:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8000dd0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dd4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000dde:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000de2:	f103 0301 	add.w	r3, r3, #1
 8000de6:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8000de8:	f244 7310 	movw	r3, #18192	; 0x4710
 8000dec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000df0:	68db      	ldr	r3, [r3, #12]
 8000df2:	f003 0301 	and.w	r3, r3, #1
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d028      	beq.n	8000e4c <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8000dfa:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8000dfe:	f2c0 136e 	movt	r3, #366	; 0x16e
 8000e02:	68fa      	ldr	r2, [r7, #12]
 8000e04:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e08:	68ba      	ldr	r2, [r7, #8]
 8000e0a:	fb02 f303 	mul.w	r3, r2, r3
 8000e0e:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000e10:	683a      	ldr	r2, [r7, #0]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e18:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8000e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e20:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000e22:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8000e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e34:	68db      	ldr	r3, [r3, #12]
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	f103 0301 	add.w	r3, r3, #1
 8000e3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e40:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8000e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	e031      	b.n	8000eb0 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000e4c:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000e50:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000e54:	68fa      	ldr	r2, [r7, #12]
 8000e56:	fbb3 f3f2 	udiv	r3, r3, r2
 8000e5a:	68ba      	ldr	r2, [r7, #8]
 8000e5c:	fb02 f303 	mul.w	r3, r2, r3
 8000e60:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000e62:	683a      	ldr	r2, [r7, #0]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e6a:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8000e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e72:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000e74:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8000e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000e82:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	f103 0301 	add.w	r3, r3, #1
 8000e8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000e92:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8000e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	e008      	b.n	8000eb0 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000e9e:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8000ea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ea6:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 8000eaa:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000eae:	601a      	str	r2, [r3, #0]
}


}
 8000eb0:	f107 0714 	add.w	r7, r7, #20
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bc80      	pop	{r7}
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000ec2:	f7ff fe2a 	bl	8000b1a <AllowPLLInitByStartup>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	f000 8255 	beq.w	8001378 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 8000ece:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ed2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000ed6:	685a      	ldr	r2, [r3, #4]
 8000ed8:	f04f 0302 	mov.w	r3, #2
 8000edc:	f2c0 0301 	movt	r3, #1
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d00d      	beq.n	8000f02 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000ee6:	f244 7310 	movw	r3, #18192	; 0x4710
 8000eea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000eee:	f244 7210 	movw	r2, #18192	; 0x4710
 8000ef2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000ef6:	6852      	ldr	r2, [r2, #4]
 8000ef8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000efc:	f022 0202 	bic.w	r2, r2, #2
 8000f00:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 8000f02:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000f06:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d072      	beq.n	8000ffa <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 8000f14:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000f18:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f1c:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000f20:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f24:	6852      	ldr	r2, [r2, #4]
 8000f26:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000f2a:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000f2c:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000f30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f34:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8000f38:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f3c:	6852      	ldr	r2, [r2, #4]
 8000f3e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000f42:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000f44:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f48:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f4c:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f50:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f54:	68d2      	ldr	r2, [r2, #12]
 8000f56:	f022 0201 	bic.w	r2, r2, #1
 8000f5a:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000f5c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000f60:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000f64:	f244 7210 	movw	r2, #18192	; 0x4710
 8000f68:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000f6c:	6852      	ldr	r2, [r2, #4]
 8000f6e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000f72:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000f74:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f78:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f7c:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000f80:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000f84:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000f86:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f8e:	f04f 0200 	mov.w	r2, #0
 8000f92:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f94:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000f98:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000f9c:	f04f 0205 	mov.w	r2, #5
 8000fa0:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000fa2:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fa6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000fb0:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000fb4:	d008      	beq.n	8000fc8 <SystemClockSetup+0x10c>
 8000fb6:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000fba:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000fbe:	689a      	ldr	r2, [r3, #8]
 8000fc0:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d8ec      	bhi.n	8000fa2 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000fc8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000fcc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000fd0:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000fd4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000fd8:	6812      	ldr	r2, [r2, #0]
 8000fda:	f022 0201 	bic.w	r2, r2, #1
 8000fde:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8000fe0:	f244 7310 	movw	r3, #18192	; 0x4710
 8000fe4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000fee:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000ff2:	d002      	beq.n	8000ffa <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 8000ff4:	f04f 0300 	mov.w	r3, #0
 8000ff8:	e1c0      	b.n	800137c <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 8000ffa:	f244 7310 	movw	r3, #18192	; 0x4710
 8000ffe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f003 0304 	and.w	r3, r3, #4
 8001008:	2b00      	cmp	r3, #0
 800100a:	f040 81b5 	bne.w	8001378 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 800100e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001012:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800101c:	2b00      	cmp	r3, #0
 800101e:	d00b      	beq.n	8001038 <SystemClockSetup+0x17c>
 8001020:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001024:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001028:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800102c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001030:	68d2      	ldr	r2, [r2, #12]
 8001032:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001036:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001038:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800103c:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8001040:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	f649 7381 	movw	r3, #40833	; 0x9f81
 8001048:	f2c1 635e 	movt	r3, #5726	; 0x165e
 800104c:	fba3 1302 	umull	r1, r3, r3, r2
 8001050:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8001054:	f103 33ff 	add.w	r3, r3, #4294967295
 8001058:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 800105a:	f244 7310 	movw	r3, #18192	; 0x4710
 800105e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001062:	f244 7210 	movw	r2, #18192	; 0x4710
 8001066:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800106a:	6852      	ldr	r2, [r2, #4]
 800106c:	f042 0201 	orr.w	r2, r2, #1
 8001070:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8001072:	f244 7310 	movw	r3, #18192	; 0x4710
 8001076:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800107a:	f244 7210 	movw	r2, #18192	; 0x4710
 800107e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001082:	6852      	ldr	r2, [r2, #4]
 8001084:	f042 0210 	orr.w	r2, r2, #16
 8001088:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800108a:	f244 7210 	movw	r2, #18192	; 0x4710
 800108e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001098:	f644 7301 	movw	r3, #20225	; 0x4f01
 800109c:	f2c0 1300 	movt	r3, #256	; 0x100
 80010a0:	430b      	orrs	r3, r1
 80010a2:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80010a4:	f244 7310 	movw	r3, #18192	; 0x4710
 80010a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010ac:	f244 7210 	movw	r2, #18192	; 0x4710
 80010b0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010b4:	6852      	ldr	r2, [r2, #4]
 80010b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80010ba:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 80010bc:	f244 7310 	movw	r3, #18192	; 0x4710
 80010c0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010c4:	f244 7210 	movw	r2, #18192	; 0x4710
 80010c8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010cc:	6852      	ldr	r2, [r2, #4]
 80010ce:	f022 0210 	bic.w	r2, r2, #16
 80010d2:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80010d4:	f244 7310 	movw	r3, #18192	; 0x4710
 80010d8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80010dc:	f244 7210 	movw	r2, #18192	; 0x4710
 80010e0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80010e4:	6852      	ldr	r2, [r2, #4]
 80010e6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80010ea:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80010ec:	f24e 0310 	movw	r3, #57360	; 0xe010
 80010f0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80010f4:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 80010f8:	f2c0 024c 	movt	r2, #76	; 0x4c
 80010fc:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80010fe:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001102:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001106:	f04f 0200 	mov.w	r2, #0
 800110a:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800110c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001110:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001114:	f04f 0205 	mov.w	r2, #5
 8001118:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 800111a:	bf00      	nop
 800111c:	f244 7310 	movw	r3, #18192	; 0x4710
 8001120:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 0304 	and.w	r3, r3, #4
 800112a:	2b00      	cmp	r3, #0
 800112c:	d108      	bne.n	8001140 <SystemClockSetup+0x284>
 800112e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001132:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001136:	689a      	ldr	r2, [r3, #8]
 8001138:	f240 13f3 	movw	r3, #499	; 0x1f3
 800113c:	429a      	cmp	r2, r3
 800113e:	d8ed      	bhi.n	800111c <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001140:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001144:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001148:	f24e 0210 	movw	r2, #57360	; 0xe010
 800114c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001150:	6812      	ldr	r2, [r2, #0]
 8001152:	f022 0201 	bic.w	r2, r2, #1
 8001156:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8001158:	f244 7310 	movw	r3, #18192	; 0x4710
 800115c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0304 	and.w	r3, r3, #4
 8001166:	2b00      	cmp	r3, #0
 8001168:	d04e      	beq.n	8001208 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800116a:	f244 7310 	movw	r3, #18192	; 0x4710
 800116e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001172:	f244 7210 	movw	r2, #18192	; 0x4710
 8001176:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800117a:	6852      	ldr	r2, [r2, #4]
 800117c:	f022 0201 	bic.w	r2, r2, #1
 8001180:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8001182:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001186:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800118a:	f04f 0200 	mov.w	r2, #0
 800118e:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8001190:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8001194:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001198:	f04f 0200 	mov.w	r2, #0
 800119c:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 800119e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80011a2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80011a6:	f04f 0200 	mov.w	r2, #0
 80011aa:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 80011ac:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80011b0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80011b4:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 80011b8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80011bc:	68d2      	ldr	r2, [r2, #12]
 80011be:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80011c2:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80011c4:	f244 7310 	movw	r3, #18192	; 0x4710
 80011c8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80011cc:	f244 7210 	movw	r2, #18192	; 0x4710
 80011d0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80011d4:	6852      	ldr	r2, [r2, #4]
 80011d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80011da:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80011dc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011e0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011e4:	f240 5245 	movw	r2, #1349	; 0x545
 80011e8:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80011ea:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011ee:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011f8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80011fc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001200:	f04f 0205 	mov.w	r2, #5
 8001204:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001206:	e002      	b.n	800120e <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 8001208:	f04f 0300 	mov.w	r3, #0
 800120c:	e0b6      	b.n	800137c <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800120e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001212:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	2b63      	cmp	r3, #99	; 0x63
 800121a:	d8f8      	bhi.n	800120e <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800121c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001220:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001224:	f24e 0210 	movw	r2, #57360	; 0xe010
 8001228:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800122c:	6812      	ldr	r2, [r2, #0]
 800122e:	f022 0201 	bic.w	r2, r2, #1
 8001232:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8001234:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001238:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 800123c:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8001244:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8001248:	f2c0 131e 	movt	r3, #286	; 0x11e
 800124c:	fba3 1302 	umull	r1, r3, r3, r2
 8001250:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8001254:	f103 33ff 	add.w	r3, r3, #4294967295
 8001258:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800125a:	f244 7210 	movw	r2, #18192	; 0x4710
 800125e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8001268:	f644 7301 	movw	r3, #20225	; 0x4f01
 800126c:	f2c0 1300 	movt	r3, #256	; 0x100
 8001270:	430b      	orrs	r3, r1
 8001272:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001274:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001278:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800127c:	f640 421b 	movw	r2, #3099	; 0xc1b
 8001280:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001282:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001286:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800128a:	f04f 0200 	mov.w	r2, #0
 800128e:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001290:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001294:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001298:	f04f 0205 	mov.w	r2, #5
 800129c:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800129e:	bf00      	nop
 80012a0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80012a4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	2b63      	cmp	r3, #99	; 0x63
 80012ac:	d8f8      	bhi.n	80012a0 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80012ae:	f24e 0310 	movw	r3, #57360	; 0xe010
 80012b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80012b6:	f24e 0210 	movw	r2, #57360	; 0xe010
 80012ba:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80012be:	6812      	ldr	r2, [r2, #0]
 80012c0:	f022 0201 	bic.w	r2, r2, #1
 80012c4:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80012c6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80012ca:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80012ce:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80012d6:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80012da:	f2c0 03be 	movt	r3, #190	; 0xbe
 80012de:	fba3 1302 	umull	r1, r3, r3, r2
 80012e2:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80012e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80012ea:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80012ec:	f244 7210 	movw	r2, #18192	; 0x4710
 80012f0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80012fa:	f644 7301 	movw	r3, #20225	; 0x4f01
 80012fe:	f2c0 1300 	movt	r3, #256	; 0x100
 8001302:	430b      	orrs	r3, r1
 8001304:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8001306:	f24e 0310 	movw	r3, #57360	; 0xe010
 800130a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800130e:	f241 3223 	movw	r2, #4899	; 0x1323
 8001312:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8001314:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001318:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800131c:	f04f 0200 	mov.w	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001322:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001326:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800132a:	f04f 0205 	mov.w	r2, #5
 800132e:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8001330:	bf00      	nop
 8001332:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001336:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	2b63      	cmp	r3, #99	; 0x63
 800133e:	d8f8      	bhi.n	8001332 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8001340:	f24e 0310 	movw	r3, #57360	; 0xe010
 8001344:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8001348:	f24e 0210 	movw	r2, #57360	; 0xe010
 800134c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8001350:	6812      	ldr	r2, [r2, #0]
 8001352:	f022 0201 	bic.w	r2, r2, #1
 8001356:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8001358:	f244 7310 	movw	r3, #18192	; 0x4710
 800135c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001360:	f644 7201 	movw	r2, #20225	; 0x4f01
 8001364:	f2c0 1203 	movt	r2, #259	; 0x103
 8001368:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 800136a:	f244 1360 	movw	r3, #16736	; 0x4160
 800136e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8001372:	f04f 0205 	mov.w	r2, #5
 8001376:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8001378:	f04f 0301 	mov.w	r3, #1

}
 800137c:	4618      	mov	r0, r3
 800137e:	f107 0708 	add.w	r7, r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop

08001388 <arm_snr_f32>:
 * The function Caluclates signal to noise ratio for the reference output 
 * and test output 
 */

float arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08a      	sub	sp, #40	; 0x28
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
  float EnergySignal = 0.0, EnergyError = 0.0;
 8001394:	f04f 0300 	mov.w	r3, #0
 8001398:	627b      	str	r3, [r7, #36]	; 0x24
 800139a:	f04f 0300 	mov.w	r3, #0
 800139e:	613b      	str	r3, [r7, #16]
  uint32_t i;
  float SNR;
  int temp;
  int *test;

  for (i = 0; i < buffSize; i++)
 80013a0:	f04f 0300 	mov.w	r3, #0
 80013a4:	623b      	str	r3, [r7, #32]
 80013a6:	e067      	b.n	8001478 <arm_snr_f32+0xf0>
    {
 	  /* Checking for a NAN value in pRef array */
	  test =   (int *)(&pRef[i]);
 80013a8:	6a3b      	ldr	r3, [r7, #32]
 80013aa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80013ae:	68fa      	ldr	r2, [r7, #12]
 80013b0:	18d3      	adds	r3, r2, r3
 80013b2:	61fb      	str	r3, [r7, #28]
      temp =  *test;
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	61bb      	str	r3, [r7, #24]

	  if(temp == 0x7FC00000)
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	f04f 0300 	mov.w	r3, #0
 80013c0:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d102      	bne.n	80013ce <arm_snr_f32+0x46>
	  {
	  		return(0);
 80013c8:	f04f 0300 	mov.w	r3, #0
 80013cc:	e08d      	b.n	80014ea <arm_snr_f32+0x162>
	  }

	  /* Checking for a NAN value in pTest array */
	  test =   (int *)(&pTest[i]);
 80013ce:	6a3b      	ldr	r3, [r7, #32]
 80013d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80013d4:	68ba      	ldr	r2, [r7, #8]
 80013d6:	18d3      	adds	r3, r2, r3
 80013d8:	61fb      	str	r3, [r7, #28]
      temp =  *test;
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	61bb      	str	r3, [r7, #24]

	  if(temp == 0x7FC00000)
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	f04f 0300 	mov.w	r3, #0
 80013e6:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d102      	bne.n	80013f4 <arm_snr_f32+0x6c>
	  {
	  		return(0);
 80013ee:	f04f 0300 	mov.w	r3, #0
 80013f2:	e07a      	b.n	80014ea <arm_snr_f32+0x162>
	  }
      EnergySignal += pRef[i] * pRef[i];
 80013f4:	6a3b      	ldr	r3, [r7, #32]
 80013f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	18d3      	adds	r3, r2, r3
 80013fe:	ed93 7a00 	vldr	s14, [r3]
 8001402:	6a3b      	ldr	r3, [r7, #32]
 8001404:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	18d3      	adds	r3, r2, r3
 800140c:	edd3 7a00 	vldr	s15, [r3]
 8001410:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001414:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001418:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]); 
 8001420:	6a3b      	ldr	r3, [r7, #32]
 8001422:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001426:	68fa      	ldr	r2, [r7, #12]
 8001428:	18d3      	adds	r3, r2, r3
 800142a:	ed93 7a00 	vldr	s14, [r3]
 800142e:	6a3b      	ldr	r3, [r7, #32]
 8001430:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001434:	68ba      	ldr	r2, [r7, #8]
 8001436:	18d3      	adds	r3, r2, r3
 8001438:	edd3 7a00 	vldr	s15, [r3]
 800143c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001440:	6a3b      	ldr	r3, [r7, #32]
 8001442:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001446:	68fa      	ldr	r2, [r7, #12]
 8001448:	18d3      	adds	r3, r2, r3
 800144a:	edd3 6a00 	vldr	s13, [r3]
 800144e:	6a3b      	ldr	r3, [r7, #32]
 8001450:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001454:	68ba      	ldr	r2, [r7, #8]
 8001456:	18d3      	adds	r3, r2, r3
 8001458:	edd3 7a00 	vldr	s15, [r3]
 800145c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001460:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001464:	edd7 7a04 	vldr	s15, [r7, #16]
 8001468:	ee77 7a27 	vadd.f32	s15, s14, s15
 800146c:	edc7 7a04 	vstr	s15, [r7, #16]
  uint32_t i;
  float SNR;
  int temp;
  int *test;

  for (i = 0; i < buffSize; i++)
 8001470:	6a3b      	ldr	r3, [r7, #32]
 8001472:	f103 0301 	add.w	r3, r3, #1
 8001476:	623b      	str	r3, [r7, #32]
 8001478:	6a3a      	ldr	r2, [r7, #32]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	429a      	cmp	r2, r3
 800147e:	d393      	bcc.n	80013a8 <arm_snr_f32+0x20>
      EnergySignal += pRef[i] * pRef[i];
      EnergyError += (pRef[i] - pTest[i]) * (pRef[i] - pTest[i]); 
    }

	/* Checking for a NAN value in EnergyError */
	test =   (int *)(&EnergyError);
 8001480:	f107 0310 	add.w	r3, r7, #16
 8001484:	61fb      	str	r3, [r7, #28]
    temp =  *test;
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	61bb      	str	r3, [r7, #24]

    if(temp == 0x7FC00000)
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	f04f 0300 	mov.w	r3, #0
 8001492:	f6c7 73c0 	movt	r3, #32704	; 0x7fc0
 8001496:	429a      	cmp	r2, r3
 8001498:	d102      	bne.n	80014a0 <arm_snr_f32+0x118>
    {
  		return(0);
 800149a:	f04f 0300 	mov.w	r3, #0
 800149e:	e024      	b.n	80014ea <arm_snr_f32+0x162>
    }
	

  SNR = 10 * log10 (EnergySignal / EnergyError);
 80014a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80014a4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80014a8:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80014ac:	ee17 0a90 	vmov	r0, s15
 80014b0:	f001 fd3a 	bl	8002f28 <__aeabi_f2d>
 80014b4:	4602      	mov	r2, r0
 80014b6:	460b      	mov	r3, r1
 80014b8:	4610      	mov	r0, r2
 80014ba:	4619      	mov	r1, r3
 80014bc:	f001 f892 	bl	80025e4 <log10>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4610      	mov	r0, r2
 80014c6:	4619      	mov	r1, r3
 80014c8:	f04f 0200 	mov.w	r2, #0
 80014cc:	f04f 0300 	mov.w	r3, #0
 80014d0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80014d4:	f001 fd7c 	bl	8002fd0 <__aeabi_dmul>
 80014d8:	4602      	mov	r2, r0
 80014da:	460b      	mov	r3, r1
 80014dc:	4610      	mov	r0, r2
 80014de:	4619      	mov	r1, r3
 80014e0:	f002 f838 	bl	8003554 <__aeabi_d2f>
 80014e4:	4603      	mov	r3, r0
 80014e6:	617b      	str	r3, [r7, #20]

  return (SNR);
 80014e8:	697b      	ldr	r3, [r7, #20]

}
 80014ea:	4618      	mov	r0, r3
 80014ec:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <arm_provide_guard_bits_q15>:
 * to avoid overflow 
 */

void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
                            uint32_t guard_bits)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b087      	sub	sp, #28
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	60f8      	str	r0, [r7, #12]
 80014fc:	60b9      	str	r1, [r7, #8]
 80014fe:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001500:	f04f 0300 	mov.w	r3, #0
 8001504:	617b      	str	r3, [r7, #20]
 8001506:	e014      	b.n	8001532 <arm_provide_guard_bits_q15+0x3e>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800150e:	68fa      	ldr	r2, [r7, #12]
 8001510:	18d3      	adds	r3, r2, r3
 8001512:	697a      	ldr	r2, [r7, #20]
 8001514:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8001518:	68f9      	ldr	r1, [r7, #12]
 800151a:	188a      	adds	r2, r1, r2
 800151c:	8812      	ldrh	r2, [r2, #0]
 800151e:	b211      	sxth	r1, r2
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	fa41 f202 	asr.w	r2, r1, r2
 8001526:	b292      	uxth	r2, r2
 8001528:	801a      	strh	r2, [r3, #0]
void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,
                            uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	f103 0301 	add.w	r3, r3, #1
 8001530:	617b      	str	r3, [r7, #20]
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	429a      	cmp	r2, r3
 8001538:	d3e6      	bcc.n	8001508 <arm_provide_guard_bits_q15+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 800153a:	f107 071c 	add.w	r7, r7, #28
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr

08001544 <arm_float_to_q12_20>:
 * @return none
 * The function converts floating point values to fixed point(q12.20) values 
 */

void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
{
 8001544:	b590      	push	{r4, r7, lr}
 8001546:	b087      	sub	sp, #28
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001550:	f04f 0300 	mov.w	r3, #0
 8001554:	617b      	str	r3, [r7, #20]
 8001556:	e060      	b.n	800161a <arm_float_to_q12_20+0xd6>
    {
	  /* 1048576.0f corresponds to pow(2, 20) */
      pOut[i] = (q31_t) (pIn[i] * 1048576.0f);
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800155e:	68ba      	ldr	r2, [r7, #8]
 8001560:	18d3      	adds	r3, r2, r3
 8001562:	697a      	ldr	r2, [r7, #20]
 8001564:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001568:	68f9      	ldr	r1, [r7, #12]
 800156a:	188a      	adds	r2, r1, r2
 800156c:	ed92 7a00 	vldr	s14, [r2]
 8001570:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800162c <arm_float_to_q12_20+0xe8>
 8001574:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001578:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800157c:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001586:	68ba      	ldr	r2, [r7, #8]
 8001588:	18d4      	adds	r4, r2, r3
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001590:	68ba      	ldr	r2, [r7, #8]
 8001592:	18d3      	adds	r3, r2, r3
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4618      	mov	r0, r3
 8001598:	f001 fcb4 	bl	8002f04 <__aeabi_i2d>
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	18d3      	adds	r3, r2, r3
 80015a6:	edd3 7a00 	vldr	s15, [r3]
 80015aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b2:	dd06      	ble.n	80015c2 <arm_float_to_q12_20+0x7e>
 80015b4:	f04f 0200 	mov.w	r2, #0
 80015b8:	f04f 0300 	mov.w	r3, #0
 80015bc:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80015c0:	e005      	b.n	80015ce <arm_float_to_q12_20+0x8a>
 80015c2:	f04f 0200 	mov.w	r2, #0
 80015c6:	f04f 0300 	mov.w	r3, #0
 80015ca:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 80015ce:	f001 fb4d 	bl	8002c6c <__adddf3>
 80015d2:	4602      	mov	r2, r0
 80015d4:	460b      	mov	r3, r1
 80015d6:	4610      	mov	r0, r2
 80015d8:	4619      	mov	r1, r3
 80015da:	f001 ff93 	bl	8003504 <__aeabi_d2iz>
 80015de:	4603      	mov	r3, r0
 80015e0:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 1.0)
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80015e8:	68fa      	ldr	r2, [r7, #12]
 80015ea:	18d3      	adds	r3, r2, r3
 80015ec:	ed93 7a00 	vldr	s14, [r3]
 80015f0:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80015f4:	eeb4 7a67 	vcmp.f32	s14, s15
 80015f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015fc:	d109      	bne.n	8001612 <arm_float_to_q12_20+0xce>
        {
          pOut[i] = 0x000FFFFF;
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001604:	68ba      	ldr	r2, [r7, #8]
 8001606:	18d2      	adds	r2, r2, r3
 8001608:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800160c:	f2c0 030f 	movt	r3, #15
 8001610:	6013      	str	r3, [r2, #0]

void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	f103 0301 	add.w	r3, r3, #1
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	697a      	ldr	r2, [r7, #20]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	429a      	cmp	r2, r3
 8001620:	d39a      	bcc.n	8001558 <arm_float_to_q12_20+0x14>
      if (pIn[i] == (float) 1.0)
        {
          pOut[i] = 0x000FFFFF;
        }
    }
}
 8001622:	f107 071c 	add.w	r7, r7, #28
 8001626:	46bd      	mov	sp, r7
 8001628:	bd90      	pop	{r4, r7, pc}
 800162a:	bf00      	nop
 800162c:	49800000 	.word	0x49800000

08001630 <arm_compare_fixed_q15>:
 * @param  uint32_t 	number of samples in the buffer
 * @return none 
 */

uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples)
{
 8001630:	b480      	push	{r7}
 8001632:	b089      	sub	sp, #36	; 0x24
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
 800163c:	f04f 0300 	mov.w	r3, #0
 8001640:	617b      	str	r3, [r7, #20]
  uint32_t maxDiff = 0;
 8001642:	f04f 0300 	mov.w	r3, #0
 8001646:	61bb      	str	r3, [r7, #24]

  for (i = 0; i < numSamples; i++)
 8001648:	f04f 0300 	mov.w	r3, #0
 800164c:	61fb      	str	r3, [r7, #28]
 800164e:	e01e      	b.n	800168e <arm_compare_fixed_q15+0x5e>
  {
  	diff = pIn[i] - pOut[i];
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	18d3      	adds	r3, r2, r3
 800165a:	881b      	ldrh	r3, [r3, #0]
 800165c:	b21a      	sxth	r2, r3
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001664:	68b9      	ldr	r1, [r7, #8]
 8001666:	18cb      	adds	r3, r1, r3
 8001668:	881b      	ldrh	r3, [r3, #0]
 800166a:	b21b      	sxth	r3, r3
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	613b      	str	r3, [r7, #16]
  	diffCrnt = (diff > 0) ? diff : -diff;
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	2b00      	cmp	r3, #0
 8001674:	bfb8      	it	lt
 8001676:	425b      	neglt	r3, r3
 8001678:	617b      	str	r3, [r7, #20]

	if(diffCrnt > maxDiff)
 800167a:	697a      	ldr	r2, [r7, #20]
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	429a      	cmp	r2, r3
 8001680:	d901      	bls.n	8001686 <arm_compare_fixed_q15+0x56>
	{
		maxDiff = diffCrnt;
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	61bb      	str	r3, [r7, #24]
{
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
  uint32_t maxDiff = 0;

  for (i = 0; i < numSamples; i++)
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	f103 0301 	add.w	r3, r3, #1
 800168c:	61fb      	str	r3, [r7, #28]
 800168e:	69fa      	ldr	r2, [r7, #28]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	429a      	cmp	r2, r3
 8001694:	d3dc      	bcc.n	8001650 <arm_compare_fixed_q15+0x20>
	{
		maxDiff = diffCrnt;
	}	
  }

  return(maxDiff);
 8001696:	69bb      	ldr	r3, [r7, #24]
}
 8001698:	4618      	mov	r0, r3
 800169a:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr

080016a4 <arm_compare_fixed_q31>:
 * @param  uint32_t 	number of samples in the buffer
 * @return none 
 */

uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t * pOut, uint32_t numSamples)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b089      	sub	sp, #36	; 0x24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	607a      	str	r2, [r7, #4]
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
 80016b0:	f04f 0300 	mov.w	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
  uint32_t maxDiff = 0;
 80016b6:	f04f 0300 	mov.w	r3, #0
 80016ba:	61bb      	str	r3, [r7, #24]

  for (i = 0; i < numSamples; i++)
 80016bc:	f04f 0300 	mov.w	r3, #0
 80016c0:	61fb      	str	r3, [r7, #28]
 80016c2:	e01c      	b.n	80016fe <arm_compare_fixed_q31+0x5a>
  {
  	diff = pIn[i] - pOut[i];
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80016ca:	68fa      	ldr	r2, [r7, #12]
 80016cc:	18d3      	adds	r3, r2, r3
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80016d6:	68b9      	ldr	r1, [r7, #8]
 80016d8:	18cb      	adds	r3, r1, r3
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	613b      	str	r3, [r7, #16]
  	diffCrnt = (diff > 0) ? diff : -diff;
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	bfb8      	it	lt
 80016e6:	425b      	neglt	r3, r3
 80016e8:	617b      	str	r3, [r7, #20]

	if(diffCrnt > maxDiff)
 80016ea:	697a      	ldr	r2, [r7, #20]
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d901      	bls.n	80016f6 <arm_compare_fixed_q31+0x52>
	{
		maxDiff = diffCrnt;
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	61bb      	str	r3, [r7, #24]
{
  uint32_t i; 
  int32_t diff, diffCrnt = 0;
  uint32_t maxDiff = 0;

  for (i = 0; i < numSamples; i++)
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	f103 0301 	add.w	r3, r3, #1
 80016fc:	61fb      	str	r3, [r7, #28]
 80016fe:	69fa      	ldr	r2, [r7, #28]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	429a      	cmp	r2, r3
 8001704:	d3de      	bcc.n	80016c4 <arm_compare_fixed_q31+0x20>
	{
		maxDiff = diffCrnt;
	}
  }

  return(maxDiff);
 8001706:	69bb      	ldr	r3, [r7, #24]
}
 8001708:	4618      	mov	r0, r3
 800170a:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr

08001714 <arm_provide_guard_bits_q31>:
 */

void arm_provide_guard_bits_q31 (q31_t * input_buf, 
								 uint32_t blockSize,
                                 uint32_t guard_bits)
{
 8001714:	b480      	push	{r7}
 8001716:	b087      	sub	sp, #28
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001720:	f04f 0300 	mov.w	r3, #0
 8001724:	617b      	str	r3, [r7, #20]
 8001726:	e012      	b.n	800174e <arm_provide_guard_bits_q31+0x3a>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	18d3      	adds	r3, r2, r3
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001738:	68f9      	ldr	r1, [r7, #12]
 800173a:	188a      	adds	r2, r1, r2
 800173c:	6811      	ldr	r1, [r2, #0]
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	fa41 f202 	asr.w	r2, r1, r2
 8001744:	601a      	str	r2, [r3, #0]
								 uint32_t blockSize,
                                 uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	f103 0301 	add.w	r3, r3, #1
 800174c:	617b      	str	r3, [r7, #20]
 800174e:	697a      	ldr	r2, [r7, #20]
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	429a      	cmp	r2, r3
 8001754:	d3e8      	bcc.n	8001728 <arm_provide_guard_bits_q31+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 8001756:	f107 071c 	add.w	r7, r7, #28
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr

08001760 <arm_provide_guard_bits_q7>:
 */

void arm_provide_guard_bits_q7 (q7_t * input_buf, 
								uint32_t blockSize,
                                uint32_t guard_bits)
{
 8001760:	b480      	push	{r7}
 8001762:	b087      	sub	sp, #28
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 800176c:	f04f 0300 	mov.w	r3, #0
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	e010      	b.n	8001796 <arm_provide_guard_bits_q7+0x36>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
 8001774:	68fa      	ldr	r2, [r7, #12]
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	18d3      	adds	r3, r2, r3
 800177a:	68f9      	ldr	r1, [r7, #12]
 800177c:	697a      	ldr	r2, [r7, #20]
 800177e:	188a      	adds	r2, r1, r2
 8001780:	7812      	ldrb	r2, [r2, #0]
 8001782:	b251      	sxtb	r1, r2
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	fa41 f202 	asr.w	r2, r1, r2
 800178a:	b2d2      	uxtb	r2, r2
 800178c:	701a      	strb	r2, [r3, #0]
								uint32_t blockSize,
                                uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < blockSize; i++)
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	f103 0301 	add.w	r3, r3, #1
 8001794:	617b      	str	r3, [r7, #20]
 8001796:	697a      	ldr	r2, [r7, #20]
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	429a      	cmp	r2, r3
 800179c:	d3ea      	bcc.n	8001774 <arm_provide_guard_bits_q7+0x14>
    {
      input_buf[i] = input_buf[i] >> guard_bits;
    }
}
 800179e:	f107 071c 	add.w	r7, r7, #28
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr

080017a8 <arm_calc_guard_bits>:
 * The function Caluclates the number of guard bits  
 * depending on the numtaps 
 */

uint32_t arm_calc_guard_bits (uint32_t num_adds)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  uint32_t i = 1, j = 0;
 80017b0:	f04f 0301 	mov.w	r3, #1
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	f04f 0300 	mov.w	r3, #0
 80017ba:	60bb      	str	r3, [r7, #8]

  if (num_adds == 1)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d10a      	bne.n	80017d8 <arm_calc_guard_bits+0x30>
    {
      return (0);
 80017c2:	f04f 0300 	mov.w	r3, #0
 80017c6:	e00c      	b.n	80017e2 <arm_calc_guard_bits+0x3a>
    }

  while (i < num_adds)
    {
      i = i * 2;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80017ce:	60fb      	str	r3, [r7, #12]
      j++;
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	f103 0301 	add.w	r3, r3, #1
 80017d6:	60bb      	str	r3, [r7, #8]
  if (num_adds == 1)
    {
      return (0);
    }

  while (i < num_adds)
 80017d8:	68fa      	ldr	r2, [r7, #12]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d3f3      	bcc.n	80017c8 <arm_calc_guard_bits+0x20>
    {
      i = i * 2;
      j++;
    }

  return (j);
 80017e0:	68bb      	ldr	r3, [r7, #8]
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	f107 0714 	add.w	r7, r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop

080017f0 <arm_apply_guard_bits>:
 */

void arm_apply_guard_bits (float32_t * pIn, 
						   uint32_t numSamples, 
						   uint32_t guard_bits)
{
 80017f0:	b590      	push	{r4, r7, lr}
 80017f2:	ed2d 8b02 	vpush	{d8}
 80017f6:	b087      	sub	sp, #28
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001800:	f04f 0300 	mov.w	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
 8001806:	e01b      	b.n	8001840 <arm_apply_guard_bits+0x50>
    {
      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	18d4      	adds	r4, r2, r3
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001818:	68fa      	ldr	r2, [r7, #12]
 800181a:	18d3      	adds	r3, r2, r3
 800181c:	ed93 8a00 	vldr	s16, [r3]
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f000 f817 	bl	8001854 <arm_calc_2pow>
 8001826:	4603      	mov	r3, r0
 8001828:	ee07 3a10 	vmov	s14, r3
 800182c:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8001830:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001834:	edc4 7a00 	vstr	s15, [r4]
						   uint32_t numSamples, 
						   uint32_t guard_bits)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	f103 0301 	add.w	r3, r3, #1
 800183e:	617b      	str	r3, [r7, #20]
 8001840:	697a      	ldr	r2, [r7, #20]
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	429a      	cmp	r2, r3
 8001846:	d3df      	bcc.n	8001808 <arm_apply_guard_bits+0x18>
    {
      pIn[i] = pIn[i] * arm_calc_2pow(guard_bits);
    }
}
 8001848:	f107 071c 	add.w	r7, r7, #28
 800184c:	46bd      	mov	sp, r7
 800184e:	ecbd 8b02 	vpop	{d8}
 8001852:	bd90      	pop	{r4, r7, pc}

08001854 <arm_calc_2pow>:
 * @brief  Calculates pow(2, numShifts)
 * @param  uint32_t 	number of shifts
 * @return pow(2, numShifts)
 */
uint32_t arm_calc_2pow(uint32_t numShifts)
{
 8001854:	b480      	push	{r7}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]

  uint32_t i, val = 1;
 800185c:	f04f 0301 	mov.w	r3, #1
 8001860:	60bb      	str	r3, [r7, #8]

  for (i = 0; i < numShifts; i++)
 8001862:	f04f 0300 	mov.w	r3, #0
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	e007      	b.n	800187a <arm_calc_2pow+0x26>
    {
      val = val * 2;
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001870:	60bb      	str	r3, [r7, #8]
uint32_t arm_calc_2pow(uint32_t numShifts)
{

  uint32_t i, val = 1;

  for (i = 0; i < numShifts; i++)
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	f103 0301 	add.w	r3, r3, #1
 8001878:	60fb      	str	r3, [r7, #12]
 800187a:	68fa      	ldr	r2, [r7, #12]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	429a      	cmp	r2, r3
 8001880:	d3f3      	bcc.n	800186a <arm_calc_2pow+0x16>
    {
      val = val * 2;
    }	

  return(val);
 8001882:	68bb      	ldr	r3, [r7, #8]
}
 8001884:	4618      	mov	r0, r3
 8001886:	f107 0714 	add.w	r7, r7, #20
 800188a:	46bd      	mov	sp, r7
 800188c:	bc80      	pop	{r7}
 800188e:	4770      	bx	lr

08001890 <arm_float_to_q14>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q14 (float *pIn, q15_t * pOut, 
                       uint32_t numSamples)
{
 8001890:	b590      	push	{r4, r7, lr}
 8001892:	b087      	sub	sp, #28
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 800189c:	f04f 0300 	mov.w	r3, #0
 80018a0:	617b      	str	r3, [r7, #20]
 80018a2:	e062      	b.n	800196a <arm_float_to_q14+0xda>
    {
	  /* 16384.0f corresponds to pow(2, 14) */
      pOut[i] = (q15_t) (pIn[i] * 16384.0f);
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80018aa:	68ba      	ldr	r2, [r7, #8]
 80018ac:	18d3      	adds	r3, r2, r3
 80018ae:	697a      	ldr	r2, [r7, #20]
 80018b0:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80018b4:	68f9      	ldr	r1, [r7, #12]
 80018b6:	188a      	adds	r2, r1, r2
 80018b8:	ed92 7a00 	vldr	s14, [r2]
 80018bc:	eddf 7a2f 	vldr	s15, [pc, #188]	; 800197c <arm_float_to_q14+0xec>
 80018c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018c8:	ee17 2a90 	vmov	r2, s15
 80018cc:	b292      	uxth	r2, r2
 80018ce:	801a      	strh	r2, [r3, #0]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80018d6:	68ba      	ldr	r2, [r7, #8]
 80018d8:	18d4      	adds	r4, r2, r3
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	18d3      	adds	r3, r2, r3
 80018e4:	881b      	ldrh	r3, [r3, #0]
 80018e6:	b21b      	sxth	r3, r3
 80018e8:	4618      	mov	r0, r3
 80018ea:	f001 fb0b 	bl	8002f04 <__aeabi_i2d>
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80018f4:	68fa      	ldr	r2, [r7, #12]
 80018f6:	18d3      	adds	r3, r2, r3
 80018f8:	edd3 7a00 	vldr	s15, [r3]
 80018fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001904:	dd06      	ble.n	8001914 <arm_float_to_q14+0x84>
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	f04f 0300 	mov.w	r3, #0
 800190e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001912:	e005      	b.n	8001920 <arm_float_to_q14+0x90>
 8001914:	f04f 0200 	mov.w	r2, #0
 8001918:	f04f 0300 	mov.w	r3, #0
 800191c:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001920:	f001 f9a4 	bl	8002c6c <__adddf3>
 8001924:	4602      	mov	r2, r0
 8001926:	460b      	mov	r3, r1
 8001928:	4610      	mov	r0, r2
 800192a:	4619      	mov	r1, r3
 800192c:	f001 fdea 	bl	8003504 <__aeabi_d2iz>
 8001930:	4603      	mov	r3, r0
 8001932:	b29b      	uxth	r3, r3
 8001934:	8023      	strh	r3, [r4, #0]

      if (pIn[i] == (float) 2.0)
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800193c:	68fa      	ldr	r2, [r7, #12]
 800193e:	18d3      	adds	r3, r2, r3
 8001940:	ed93 7a00 	vldr	s14, [r3]
 8001944:	eef0 7a00 	vmov.f32	s15, #0
 8001948:	eeb4 7a67 	vcmp.f32	s14, s15
 800194c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001950:	d107      	bne.n	8001962 <arm_float_to_q14+0xd2>
        {
          pOut[i] = 0x7FFF;
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001958:	68ba      	ldr	r2, [r7, #8]
 800195a:	18d3      	adds	r3, r2, r3
 800195c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001960:	801a      	strh	r2, [r3, #0]
void arm_float_to_q14 (float *pIn, q15_t * pOut, 
                       uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	f103 0301 	add.w	r3, r3, #1
 8001968:	617b      	str	r3, [r7, #20]
 800196a:	697a      	ldr	r2, [r7, #20]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	429a      	cmp	r2, r3
 8001970:	d398      	bcc.n	80018a4 <arm_float_to_q14+0x14>
          pOut[i] = 0x7FFF;
        }

    }

}
 8001972:	f107 071c 	add.w	r7, r7, #28
 8001976:	46bd      	mov	sp, r7
 8001978:	bd90      	pop	{r4, r7, pc}
 800197a:	bf00      	nop
 800197c:	46800000 	.word	0x46800000

08001980 <arm_float_to_q30>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q30 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
 8001980:	b590      	push	{r4, r7, lr}
 8001982:	b087      	sub	sp, #28
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 800198c:	f04f 0300 	mov.w	r3, #0
 8001990:	617b      	str	r3, [r7, #20]
 8001992:	e05e      	b.n	8001a52 <arm_float_to_q30+0xd2>
    {
	  /* 1073741824.0f corresponds to pow(2, 30) */
      pOut[i] = (q31_t) (pIn[i] * 1073741824.0f);
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800199a:	68ba      	ldr	r2, [r7, #8]
 800199c:	18d3      	adds	r3, r2, r3
 800199e:	697a      	ldr	r2, [r7, #20]
 80019a0:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80019a4:	68f9      	ldr	r1, [r7, #12]
 80019a6:	188a      	adds	r2, r1, r2
 80019a8:	ed92 7a00 	vldr	s14, [r2]
 80019ac:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001a64 <arm_float_to_q30+0xe4>
 80019b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019b8:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019c2:	68ba      	ldr	r2, [r7, #8]
 80019c4:	18d4      	adds	r4, r2, r3
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019cc:	68ba      	ldr	r2, [r7, #8]
 80019ce:	18d3      	adds	r3, r2, r3
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f001 fa96 	bl	8002f04 <__aeabi_i2d>
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019de:	68fa      	ldr	r2, [r7, #12]
 80019e0:	18d3      	adds	r3, r2, r3
 80019e2:	edd3 7a00 	vldr	s15, [r3]
 80019e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ee:	dd06      	ble.n	80019fe <arm_float_to_q30+0x7e>
 80019f0:	f04f 0200 	mov.w	r2, #0
 80019f4:	f04f 0300 	mov.w	r3, #0
 80019f8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80019fc:	e005      	b.n	8001a0a <arm_float_to_q30+0x8a>
 80019fe:	f04f 0200 	mov.w	r2, #0
 8001a02:	f04f 0300 	mov.w	r3, #0
 8001a06:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001a0a:	f001 f92f 	bl	8002c6c <__adddf3>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4610      	mov	r0, r2
 8001a14:	4619      	mov	r1, r3
 8001a16:	f001 fd75 	bl	8003504 <__aeabi_d2iz>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 2.0)
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a24:	68fa      	ldr	r2, [r7, #12]
 8001a26:	18d3      	adds	r3, r2, r3
 8001a28:	ed93 7a00 	vldr	s14, [r3]
 8001a2c:	eef0 7a00 	vmov.f32	s15, #0
 8001a30:	eeb4 7a67 	vcmp.f32	s14, s15
 8001a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a38:	d107      	bne.n	8001a4a <arm_float_to_q30+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a40:	68ba      	ldr	r2, [r7, #8]
 8001a42:	18d3      	adds	r3, r2, r3
 8001a44:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001a48:	601a      	str	r2, [r3, #0]
void arm_float_to_q30 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	f103 0301 	add.w	r3, r3, #1
 8001a50:	617b      	str	r3, [r7, #20]
 8001a52:	697a      	ldr	r2, [r7, #20]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d39c      	bcc.n	8001994 <arm_float_to_q30+0x14>
      if (pIn[i] == (float) 2.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 8001a5a:	f107 071c 	add.w	r7, r7, #28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd90      	pop	{r4, r7, pc}
 8001a62:	bf00      	nop
 8001a64:	4e800000 	.word	0x4e800000

08001a68 <arm_float_to_q29>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q29 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
 8001a68:	b590      	push	{r4, r7, lr}
 8001a6a:	b087      	sub	sp, #28
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	60f8      	str	r0, [r7, #12]
 8001a70:	60b9      	str	r1, [r7, #8]
 8001a72:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001a74:	f04f 0300 	mov.w	r3, #0
 8001a78:	617b      	str	r3, [r7, #20]
 8001a7a:	e05e      	b.n	8001b3a <arm_float_to_q29+0xd2>
    {
	  /* 1073741824.0f corresponds to pow(2, 30) */
      pOut[i] = (q31_t) (pIn[i] * 536870912.0f);
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001a82:	68ba      	ldr	r2, [r7, #8]
 8001a84:	18d3      	adds	r3, r2, r3
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001a8c:	68f9      	ldr	r1, [r7, #12]
 8001a8e:	188a      	adds	r2, r1, r2
 8001a90:	ed92 7a00 	vldr	s14, [r2]
 8001a94:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001b4c <arm_float_to_q29+0xe4>
 8001a98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aa0:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001aaa:	68ba      	ldr	r2, [r7, #8]
 8001aac:	18d4      	adds	r4, r2, r3
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ab4:	68ba      	ldr	r2, [r7, #8]
 8001ab6:	18d3      	adds	r3, r2, r3
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f001 fa22 	bl	8002f04 <__aeabi_i2d>
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	18d3      	adds	r3, r2, r3
 8001aca:	edd3 7a00 	vldr	s15, [r3]
 8001ace:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad6:	dd06      	ble.n	8001ae6 <arm_float_to_q29+0x7e>
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	f04f 0300 	mov.w	r3, #0
 8001ae0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001ae4:	e005      	b.n	8001af2 <arm_float_to_q29+0x8a>
 8001ae6:	f04f 0200 	mov.w	r2, #0
 8001aea:	f04f 0300 	mov.w	r3, #0
 8001aee:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001af2:	f001 f8bb 	bl	8002c6c <__adddf3>
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	4610      	mov	r0, r2
 8001afc:	4619      	mov	r1, r3
 8001afe:	f001 fd01 	bl	8003504 <__aeabi_d2iz>
 8001b02:	4603      	mov	r3, r0
 8001b04:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 4.0)
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b0c:	68fa      	ldr	r2, [r7, #12]
 8001b0e:	18d3      	adds	r3, r2, r3
 8001b10:	ed93 7a00 	vldr	s14, [r3]
 8001b14:	eef1 7a00 	vmov.f32	s15, #16
 8001b18:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b20:	d107      	bne.n	8001b32 <arm_float_to_q29+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b28:	68ba      	ldr	r2, [r7, #8]
 8001b2a:	18d3      	adds	r3, r2, r3
 8001b2c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001b30:	601a      	str	r2, [r3, #0]
void arm_float_to_q29 (float *pIn, q31_t * pOut, 
					   uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	f103 0301 	add.w	r3, r3, #1
 8001b38:	617b      	str	r3, [r7, #20]
 8001b3a:	697a      	ldr	r2, [r7, #20]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d39c      	bcc.n	8001a7c <arm_float_to_q29+0x14>
      if (pIn[i] == (float) 4.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 8001b42:	f107 071c 	add.w	r7, r7, #28
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd90      	pop	{r4, r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	4e000000 	.word	0x4e000000

08001b50 <arm_float_to_q28>:
 * The function converts floating point values to fixed point values 
 */

void arm_float_to_q28 (float *pIn, q31_t * pOut, 
                       uint32_t numSamples)
{
 8001b50:	b590      	push	{r4, r7, lr}
 8001b52:	b087      	sub	sp, #28
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001b5c:	f04f 0300 	mov.w	r3, #0
 8001b60:	617b      	str	r3, [r7, #20]
 8001b62:	e05e      	b.n	8001c22 <arm_float_to_q28+0xd2>
    {
	/* 268435456.0f corresponds to pow(2, 28) */
      pOut[i] = (q31_t) (pIn[i] * 268435456.0f);
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	18d3      	adds	r3, r2, r3
 8001b6e:	697a      	ldr	r2, [r7, #20]
 8001b70:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001b74:	68f9      	ldr	r1, [r7, #12]
 8001b76:	188a      	adds	r2, r1, r2
 8001b78:	ed92 7a00 	vldr	s14, [r2]
 8001b7c:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8001c34 <arm_float_to_q28+0xe4>
 8001b80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b88:	edc3 7a00 	vstr	s15, [r3]

      pOut[i] += pIn[i] > 0 ? 0.5 : -0.5;
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b92:	68ba      	ldr	r2, [r7, #8]
 8001b94:	18d4      	adds	r4, r2, r3
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001b9c:	68ba      	ldr	r2, [r7, #8]
 8001b9e:	18d3      	adds	r3, r2, r3
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f001 f9ae 	bl	8002f04 <__aeabi_i2d>
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	18d3      	adds	r3, r2, r3
 8001bb2:	edd3 7a00 	vldr	s15, [r3]
 8001bb6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bbe:	dd06      	ble.n	8001bce <arm_float_to_q28+0x7e>
 8001bc0:	f04f 0200 	mov.w	r2, #0
 8001bc4:	f04f 0300 	mov.w	r3, #0
 8001bc8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8001bcc:	e005      	b.n	8001bda <arm_float_to_q28+0x8a>
 8001bce:	f04f 0200 	mov.w	r2, #0
 8001bd2:	f04f 0300 	mov.w	r3, #0
 8001bd6:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
 8001bda:	f001 f847 	bl	8002c6c <__adddf3>
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	4610      	mov	r0, r2
 8001be4:	4619      	mov	r1, r3
 8001be6:	f001 fc8d 	bl	8003504 <__aeabi_d2iz>
 8001bea:	4603      	mov	r3, r0
 8001bec:	6023      	str	r3, [r4, #0]

      if (pIn[i] == (float) 8.0)
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001bf4:	68fa      	ldr	r2, [r7, #12]
 8001bf6:	18d3      	adds	r3, r2, r3
 8001bf8:	ed93 7a00 	vldr	s14, [r3]
 8001bfc:	eef2 7a00 	vmov.f32	s15, #32
 8001c00:	eeb4 7a67 	vcmp.f32	s14, s15
 8001c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c08:	d107      	bne.n	8001c1a <arm_float_to_q28+0xca>
        {
          pOut[i] = 0x7FFFFFFF;
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c10:	68ba      	ldr	r2, [r7, #8]
 8001c12:	18d3      	adds	r3, r2, r3
 8001c14:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001c18:	601a      	str	r2, [r3, #0]
void arm_float_to_q28 (float *pIn, q31_t * pOut, 
                       uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	f103 0301 	add.w	r3, r3, #1
 8001c20:	617b      	str	r3, [r7, #20]
 8001c22:	697a      	ldr	r2, [r7, #20]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d39c      	bcc.n	8001b64 <arm_float_to_q28+0x14>
      if (pIn[i] == (float) 8.0)
        {
          pOut[i] = 0x7FFFFFFF;
        }
    }
}
 8001c2a:	f107 071c 	add.w	r7, r7, #28
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd90      	pop	{r4, r7, pc}
 8001c32:	bf00      	nop
 8001c34:	4d800000 	.word	0x4d800000

08001c38 <arm_clip_f32>:
 * @return none
 * The function converts floating point values to fixed point values 
 */

void arm_clip_f32 (float *pIn, uint32_t numSamples)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	6039      	str	r1, [r7, #0]
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001c42:	f04f 0300 	mov.w	r3, #0
 8001c46:	60fb      	str	r3, [r7, #12]
 8001c48:	e032      	b.n	8001cb0 <arm_clip_f32+0x78>
    {
      if(pIn[i] > 1.0f)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	18d3      	adds	r3, r2, r3
 8001c54:	ed93 7a00 	vldr	s14, [r3]
 8001c58:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8001c5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c64:	dd08      	ble.n	8001c78 <arm_clip_f32+0x40>
	  {
	    pIn[i] = 1.0;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	18d3      	adds	r3, r2, r3
 8001c70:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	e017      	b.n	8001ca8 <arm_clip_f32+0x70>
	  }
	  else if( pIn[i] < -1.0f)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	18d3      	adds	r3, r2, r3
 8001c82:	ed93 7a00 	vldr	s14, [r3]
 8001c86:	eeff 7a00 	vmov.f32	s15, #240	; 0xf0
 8001c8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c92:	d509      	bpl.n	8001ca8 <arm_clip_f32+0x70>
	  {
	    pIn[i] = -1.0;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	18d3      	adds	r3, r2, r3
 8001c9e:	f04f 0200 	mov.w	r2, #0
 8001ca2:	f6cb 7280 	movt	r2, #49024	; 0xbf80
 8001ca6:	601a      	str	r2, [r3, #0]

void arm_clip_f32 (float *pIn, uint32_t numSamples)
{
  uint32_t i;

  for (i = 0; i < numSamples; i++)
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f103 0301 	add.w	r3, r3, #1
 8001cae:	60fb      	str	r3, [r7, #12]
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d3c8      	bcc.n	8001c4a <arm_clip_f32+0x12>
	  {
	    pIn[i] = -1.0;
	  }
	       
    }
}
 8001cb8:	f107 0714 	add.w	r7, r7, #20
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bc80      	pop	{r7}
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop

08001cc4 <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 8001cc4:	b410      	push	{r4}
  /* Assign Number of Rows */
  S->numRows = nRows;
 8001cc6:	2400      	movs	r4, #0
 8001cc8:	f361 040f 	bfi	r4, r1, #0, #16
 8001ccc:	f362 441f 	bfi	r4, r2, #16, #16
 8001cd0:	6004      	str	r4, [r0, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;

  /* Assign Data pointer */
  S->pData = pData;
 8001cd2:	6043      	str	r3, [r0, #4]
}
 8001cd4:	bc10      	pop	{r4}
 8001cd6:	4770      	bx	lr

08001cd8 <arm_mat_inverse_f32>:
 */

arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
  arm_matrix_instance_f32 * pDst)
{
 8001cd8:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}

#ifdef ARM_MATH_MATRIX_CHECK


  /* Check for matrix mismatch condition */
  if((pSrc->numRows != pSrc->numCols) || (pDst->numRows != pDst->numCols)
 8001cdc:	8843      	ldrh	r3, [r0, #2]
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
  float32_t *pInT1, *pInT2;                      /* Temporary input data matrix pointer */
  float32_t *pInT3, *pInT4;                      /* Temporary output data matrix pointer */
  float32_t *pPivotRowIn, *pPRT_in, *pPivotRowDst, *pPRT_pDst;  /* Temporary input and output data matrix pointer */
  uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 8001cde:	8807      	ldrh	r7, [r0, #0]
arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
  arm_matrix_instance_f32 * pDst)
{
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8001ce0:	684a      	ldr	r2, [r1, #4]

arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
  arm_matrix_instance_f32 * pDst)
{
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 8001ce2:	6840      	ldr	r0, [r0, #4]
 */

arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
  arm_matrix_instance_f32 * pDst)
{
 8001ce4:	b08c      	sub	sp, #48	; 0x30

#ifdef ARM_MATH_MATRIX_CHECK


  /* Check for matrix mismatch condition */
  if((pSrc->numRows != pSrc->numCols) || (pDst->numRows != pDst->numCols)
 8001ce6:	42bb      	cmp	r3, r7

arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * pSrc,
  arm_matrix_instance_f32 * pDst)
{
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 8001ce8:	9003      	str	r0, [sp, #12]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 8001cea:	9208      	str	r2, [sp, #32]

#ifdef ARM_MATH_MATRIX_CHECK


  /* Check for matrix mismatch condition */
  if((pSrc->numRows != pSrc->numCols) || (pDst->numRows != pDst->numCols)
 8001cec:	f040 826a 	bne.w	80021c4 <arm_mat_inverse_f32+0x4ec>
 8001cf0:	8808      	ldrh	r0, [r1, #0]
 8001cf2:	8849      	ldrh	r1, [r1, #2]
 8001cf4:	4281      	cmp	r1, r0
 8001cf6:	f040 8265 	bne.w	80021c4 <arm_mat_inverse_f32+0x4ec>
     || (pSrc->numRows != pDst->numRows))
 8001cfa:	428f      	cmp	r7, r1
 8001cfc:	f040 8262 	bne.w	80021c4 <arm_mat_inverse_f32+0x4ec>

    /* Loop over the number of rows */
    rowCnt = numRows;

    /* Making the destination matrix as identity matrix */
    while(rowCnt > 0u)
 8001d00:	2f00      	cmp	r7, #0
 8001d02:	f000 825d 	beq.w	80021c0 <arm_mat_inverse_f32+0x4e8>
 * of the output matrix does not match the size of the input matrix.    
 * If the input matrix is found to be singular (non-invertible), then the function returns    
 * <code>ARM_MATH_SINGULAR</code>.  Otherwise, the function returns <code>ARM_MATH_SUCCESS</code>.    
 */

arm_status arm_mat_inverse_f32(
 8001d06:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001d0a:	1e7a      	subs	r2, r7, #1
        *pInT2++ = 0.0f;
        j--;
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pInT2++ = 1.0f;
 8001d0c:	46c1      	mov	r9, r8
 8001d0e:	f04f 5a7e 	mov.w	sl, #1065353216	; 0x3f800000
 8001d12:	4615      	mov	r5, r2
 8001d14:	ea4f 0c82 	mov.w	ip, r2, lsl #2
 * of the output matrix does not match the size of the input matrix.    
 * If the input matrix is found to be singular (non-invertible), then the function returns    
 * <code>ARM_MATH_SINGULAR</code>.  Otherwise, the function returns <code>ARM_MATH_SUCCESS</code>.    
 */

arm_status arm_mat_inverse_f32(
 8001d18:	2601      	movs	r6, #1

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1u;
      while(j > 0u)
      {
        *pInT2++ = 0.0f;
 8001d1a:	2300      	movs	r3, #0
        *pInT2++ = 0.0f;
        j--;
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pInT2++ = 1.0f;
 8001d1c:	f849 ab04 	str.w	sl, [r9], #4

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1u;
      while(j > 0u)
 8001d20:	2d00      	cmp	r5, #0
 8001d22:	d037      	beq.n	8001d94 <arm_mat_inverse_f32+0xbc>
 8001d24:	1e6c      	subs	r4, r5, #1
 8001d26:	4620      	mov	r0, r4
 8001d28:	f004 0101 	and.w	r1, r4, #1
      {
        *pInT2++ = 0.0f;
 8001d2c:	f8c8 3004 	str.w	r3, [r8, #4]
 8001d30:	f109 0404 	add.w	r4, r9, #4
      /* Writing all ones in the diagonal of the destination matrix */
      *pInT2++ = 1.0f;

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1u;
      while(j > 0u)
 8001d34:	b160      	cbz	r0, 8001d50 <arm_mat_inverse_f32+0x78>
 8001d36:	b121      	cbz	r1, 8001d42 <arm_mat_inverse_f32+0x6a>
      {
        *pInT2++ = 0.0f;
 8001d38:	3404      	adds	r4, #4
      /* Writing all ones in the diagonal of the destination matrix */
      *pInT2++ = 1.0f;

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1u;
      while(j > 0u)
 8001d3a:	3801      	subs	r0, #1
      {
        *pInT2++ = 0.0f;
 8001d3c:	f8c9 3004 	str.w	r3, [r9, #4]
      /* Writing all ones in the diagonal of the destination matrix */
      *pInT2++ = 1.0f;

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1u;
      while(j > 0u)
 8001d40:	d006      	beq.n	8001d50 <arm_mat_inverse_f32+0x78>
      {
        *pInT2++ = 0.0f;
 8001d42:	4621      	mov	r1, r4
 8001d44:	f841 3b04 	str.w	r3, [r1], #4
 8001d48:	6063      	str	r3, [r4, #4]
 8001d4a:	1d0c      	adds	r4, r1, #4
      /* Writing all ones in the diagonal of the destination matrix */
      *pInT2++ = 1.0f;

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1u;
      while(j > 0u)
 8001d4c:	3802      	subs	r0, #2
 8001d4e:	d1f8      	bne.n	8001d42 <arm_mat_inverse_f32+0x6a>
 8001d50:	eb09 080c 	add.w	r8, r9, ip
    /* Making the destination matrix as identity matrix */
    while(rowCnt > 0u)
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
      while(j > 0u)
 8001d54:	b1ae      	cbz	r6, 8001d82 <arm_mat_inverse_f32+0xaa>
 8001d56:	1e71      	subs	r1, r6, #1
      {
        *pInT2++ = 0.0f;
 8001d58:	4640      	mov	r0, r8
    /* Making the destination matrix as identity matrix */
    while(rowCnt > 0u)
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
      while(j > 0u)
 8001d5a:	460c      	mov	r4, r1
      {
        *pInT2++ = 0.0f;
 8001d5c:	f840 3b04 	str.w	r3, [r0], #4
 8001d60:	f001 0101 	and.w	r1, r1, #1
    /* Making the destination matrix as identity matrix */
    while(rowCnt > 0u)
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
      while(j > 0u)
 8001d64:	b15c      	cbz	r4, 8001d7e <arm_mat_inverse_f32+0xa6>
 8001d66:	b119      	cbz	r1, 8001d70 <arm_mat_inverse_f32+0x98>
 8001d68:	3c01      	subs	r4, #1
      {
        *pInT2++ = 0.0f;
 8001d6a:	f840 3b04 	str.w	r3, [r0], #4
    /* Making the destination matrix as identity matrix */
    while(rowCnt > 0u)
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
      while(j > 0u)
 8001d6e:	d006      	beq.n	8001d7e <arm_mat_inverse_f32+0xa6>
      {
        *pInT2++ = 0.0f;
 8001d70:	4601      	mov	r1, r0
 8001d72:	f841 3b04 	str.w	r3, [r1], #4
 8001d76:	6043      	str	r3, [r0, #4]
 8001d78:	1d08      	adds	r0, r1, #4
    /* Making the destination matrix as identity matrix */
    while(rowCnt > 0u)
    {
      /* Writing all zeroes in lower triangle of the destination matrix */
      j = numRows - rowCnt;
      while(j > 0u)
 8001d7a:	3c02      	subs	r4, #2
 8001d7c:	d1f8      	bne.n	8001d70 <arm_mat_inverse_f32+0x98>
 8001d7e:	eb08 0886 	add.w	r8, r8, r6, lsl #2
        *pInT2++ = 0.0f;
        j--;
      }

      /* Writing all ones in the diagonal of the destination matrix */
      *pInT2++ = 1.0f;
 8001d82:	46c1      	mov	r9, r8
 8001d84:	3d01      	subs	r5, #1
 8001d86:	3601      	adds	r6, #1
 8001d88:	f1ac 0c04 	sub.w	ip, ip, #4
 8001d8c:	f849 ab04 	str.w	sl, [r9], #4

      /* Writing all zeroes in upper triangle of the destination matrix */
      j = rowCnt - 1u;
      while(j > 0u)
 8001d90:	2d00      	cmp	r5, #0
 8001d92:	d1c7      	bne.n	8001d24 <arm_mat_inverse_f32+0x4c>
 8001d94:	ea4f 0c87 	mov.w	ip, r7, lsl #2
        status = ARM_MATH_SINGULAR;
        break;
      }

      /* Restore pInT1  */
      pInT1 -= numRows * numCols;
 8001d98:	fb07 f607 	mul.w	r6, r7, r7
 * of the output matrix does not match the size of the input matrix.    
 * If the input matrix is found to be singular (non-invertible), then the function returns    
 * <code>ARM_MATH_SINGULAR</code>.  Otherwise, the function returns <code>ARM_MATH_SUCCESS</code>.    
 */

arm_status arm_mat_inverse_f32(
 8001d9c:	fb0c f007 	mul.w	r0, ip, r7
 8001da0:	eba0 0086 	sub.w	r0, r0, r6, lsl #2
      /* Working pointer for the destination matrix that points    
       * to the pivot element of the particular row  */
      pInT3 = pOut + (l * numCols);

      /* Temporary variable to hold the pivot value */
      in = *pInT1;
 8001da4:	9507      	str	r5, [sp, #28]
 8001da6:	9e03      	ldr	r6, [sp, #12]
 8001da8:	9205      	str	r2, [sp, #20]
 * of the output matrix does not match the size of the input matrix.    
 * If the input matrix is found to be singular (non-invertible), then the function returns    
 * <code>ARM_MATH_SINGULAR</code>.  Otherwise, the function returns <code>ARM_MATH_SUCCESS</code>.    
 */

arm_status arm_mat_inverse_f32(
 8001daa:	00fb      	lsls	r3, r7, #3
 8001dac:	f10c 0504 	add.w	r5, ip, #4
      /* Working pointer for the destination matrix that points    
       * to the pivot element of the particular row  */
      pInT3 = pOut + (l * numCols);

      /* Temporary variable to hold the pivot value */
      in = *pInT1;
 8001db0:	9a07      	ldr	r2, [sp, #28]
 * of the output matrix does not match the size of the input matrix.    
 * If the input matrix is found to be singular (non-invertible), then the function returns    
 * <code>ARM_MATH_SINGULAR</code>.  Otherwise, the function returns <code>ARM_MATH_SUCCESS</code>.    
 */

arm_status arm_mat_inverse_f32(
 8001db2:	9509      	str	r5, [sp, #36]	; 0x24
 8001db4:	1d19      	adds	r1, r3, #4
 8001db6:	9d08      	ldr	r5, [sp, #32]
 8001db8:	900b      	str	r0, [sp, #44]	; 0x2c
 8001dba:	1833      	adds	r3, r6, r0
      /* Working pointer for the destination matrix that points    
       * to the pivot element of the particular row  */
      pInT3 = pOut + (l * numCols);

      /* Temporary variable to hold the pivot value */
      in = *pInT1;
 8001dbc:	edd6 7a00 	vldr	s15, [r6]
 * of the output matrix does not match the size of the input matrix.    
 * If the input matrix is found to be singular (non-invertible), then the function returns    
 * <code>ARM_MATH_SINGULAR</code>.  Otherwise, the function returns <code>ARM_MATH_SUCCESS</code>.    
 */

arm_status arm_mat_inverse_f32(
 8001dc0:	910a      	str	r1, [sp, #40]	; 0x28
 8001dc2:	9304      	str	r3, [sp, #16]
       * If there is no non zero element to replace in the rows below,    
       * then the matrix is Singular. */

      /* Working pointer for the input matrix that points    
       * to the pivot element of the particular row  */
      pInT1 = pIn + (l * numCols);
 8001dc4:	46b0      	mov	r8, r6
      /* Working pointer for the destination matrix that points    
       * to the pivot element of the particular row  */
      pInT3 = pOut + (l * numCols);

      /* Temporary variable to hold the pivot value */
      in = *pInT1;
 8001dc6:	f8cd c008 	str.w	ip, [sp, #8]
 8001dca:	46b9      	mov	r9, r7
 8001dcc:	9201      	str	r2, [sp, #4]

     /* Grab the most significant value from column l */
      maxC = 0;
      for (i = 0; i < numRows; i++)
      {
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
 8001dce:	edd8 6a00 	vldr	s13, [r8]
      /* Working pointer for the destination matrix that points    
       * to the pivot element of the particular row  */
      pInT3 = pOut + (l * numCols);

      /* Temporary variable to hold the pivot value */
      in = *pInT1;
 8001dd2:	ed9f 7abe 	vldr	s14, [pc, #760]	; 80020cc <arm_mat_inverse_f32+0x3f4>

     /* Grab the most significant value from column l */
      maxC = 0;
      for (i = 0; i < numRows; i++)
      {
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
 8001dd6:	eef4 6ac7 	vcmpe.f32	s13, s14
 8001dda:	1e78      	subs	r0, r7, #1
 8001ddc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de0:	f000 0101 	and.w	r1, r0, #1
 8001de4:	f340 8168 	ble.w	80020b8 <arm_mat_inverse_f32+0x3e0>
 8001de8:	eef5 6a40 	vcmp.f32	s13, #0.0
 8001dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df0:	bfc8      	it	gt
 8001df2:	eeb0 7a66 	vmovgt.f32	s14, s13
      /* Destination pointer modifier */
      k = 1u;

     /* Grab the most significant value from column l */
      maxC = 0;
      for (i = 0; i < numRows; i++)
 8001df6:	2301      	movs	r3, #1
 8001df8:	429f      	cmp	r7, r3
      {
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
        pInT1 += numCols;
 8001dfa:	eb08 020c 	add.w	r2, r8, ip
      /* Destination pointer modifier */
      k = 1u;

     /* Grab the most significant value from column l */
      maxC = 0;
      for (i = 0; i < numRows; i++)
 8001dfe:	d938      	bls.n	8001e72 <arm_mat_inverse_f32+0x19a>
 8001e00:	b189      	cbz	r1, 8001e26 <arm_mat_inverse_f32+0x14e>
      {
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
 8001e02:	edd2 6a00 	vldr	s13, [r2]
 8001e06:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8001e0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e0e:	dd23      	ble.n	8001e58 <arm_mat_inverse_f32+0x180>
 8001e10:	eef4 6a47 	vcmp.f32	s13, s14
 8001e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e18:	bfc8      	it	gt
 8001e1a:	eeb0 7a66 	vmovgt.f32	s14, s13
      /* Destination pointer modifier */
      k = 1u;

     /* Grab the most significant value from column l */
      maxC = 0;
      for (i = 0; i < numRows; i++)
 8001e1e:	3301      	adds	r3, #1
 8001e20:	429f      	cmp	r7, r3
      {
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
        pInT1 += numCols;
 8001e22:	4462      	add	r2, ip
      /* Destination pointer modifier */
      k = 1u;

     /* Grab the most significant value from column l */
      maxC = 0;
      for (i = 0; i < numRows; i++)
 8001e24:	d925      	bls.n	8001e72 <arm_mat_inverse_f32+0x19a>
      {
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
 8001e26:	ed92 2a00 	vldr	s4, [r2]
 8001e2a:	eeb5 2ac0 	vcmpe.f32	s4, #0.0
 8001e2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        pInT1 += numCols;
 8001e32:	4462      	add	r2, ip

     /* Grab the most significant value from column l */
      maxC = 0;
      for (i = 0; i < numRows; i++)
      {
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
 8001e34:	bfd8      	it	le
 8001e36:	eeb1 2a42 	vnegle.f32	s4, s4
 8001e3a:	edd2 6a00 	vldr	s13, [r2]
 8001e3e:	eeb4 2a47 	vcmp.f32	s4, s14
 8001e42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e46:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8001e4a:	bfc8      	it	gt
 8001e4c:	eeb0 7a42 	vmovgt.f32	s14, s4
      /* Destination pointer modifier */
      k = 1u;

     /* Grab the most significant value from column l */
      maxC = 0;
      for (i = 0; i < numRows; i++)
 8001e50:	3301      	adds	r3, #1
      {
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
 8001e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e56:	dcdb      	bgt.n	8001e10 <arm_mat_inverse_f32+0x138>
 8001e58:	eef1 6a66 	vneg.f32	s13, s13
 8001e5c:	eef4 6a47 	vcmp.f32	s13, s14
 8001e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e64:	bfc8      	it	gt
 8001e66:	eeb0 7a66 	vmovgt.f32	s14, s13
      /* Destination pointer modifier */
      k = 1u;

     /* Grab the most significant value from column l */
      maxC = 0;
      for (i = 0; i < numRows; i++)
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	429f      	cmp	r7, r3
      {
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
        pInT1 += numCols;
 8001e6e:	4462      	add	r2, ip
      /* Destination pointer modifier */
      k = 1u;

     /* Grab the most significant value from column l */
      maxC = 0;
      for (i = 0; i < numRows; i++)
 8001e70:	d8d9      	bhi.n	8001e26 <arm_mat_inverse_f32+0x14e>
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
        pInT1 += numCols;
      }

      /* Update the status if the matrix is singular */
      if(maxC == 0.0f)
 8001e72:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8001e76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7a:	f000 818f 	beq.w	800219c <arm_mat_inverse_f32+0x4c4>

      /* Restore pInT1  */
      pInT1 -= numRows * numCols;
      
      /* Check if the pivot element is the most significant of the column */
      if( (in > 0.0f ? in : -in) != maxC)
 8001e7e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e86:	bfd4      	ite	le
 8001e88:	eef1 6a67 	vnegle.f32	s13, s15
 8001e8c:	eef0 6a67 	vmovgt.f32	s13, s15
 8001e90:	eeb4 7a66 	vcmp.f32	s14, s13
 8001e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e98:	d013      	beq.n	8001ec2 <arm_mat_inverse_f32+0x1ea>
      {
        /* Loop over the number rows present below */
        i = numRows - (l + 1u);

        while(i > 0u)
 8001e9a:	9805      	ldr	r0, [sp, #20]
 8001e9c:	b188      	cbz	r0, 8001ec2 <arm_mat_inverse_f32+0x1ea>
 8001e9e:	9904      	ldr	r1, [sp, #16]
 8001ea0:	ed91 0a00 	vldr	s0, [r1]
 8001ea4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
          pInT2 = pInT1 + (numCols * l);
          pInT4 = pInT3 + (numCols * k);

          /* Look for the most significant element to    
           * replace in the rows below */
          if((*pInT2 > 0.0f ? *pInT2: -*pInT2) == maxC)
 8001eac:	eeb1 6a40 	vneg.f32	s12, s0
 8001eb0:	bfc8      	it	gt
 8001eb2:	eeb0 6a40 	vmovgt.f32	s12, s0
 8001eb6:	eeb4 7a46 	vcmp.f32	s14, s12
 8001eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ebe:	f000 8107 	beq.w	80020d0 <arm_mat_inverse_f32+0x3f8>
          i--;
        }
      }

      /* Update the status if the matrix is singular */
      if((flag != 1u) && (in == 0.0f))
 8001ec2:	9b07      	ldr	r3, [sp, #28]
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	f000 8177 	beq.w	80021b8 <arm_mat_inverse_f32+0x4e0>
 8001eca:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ed2:	f000 8175 	beq.w	80021c0 <arm_mat_inverse_f32+0x4e8>
 8001ed6:	2400      	movs	r4, #0
 8001ed8:	eb05 000c 	add.w	r0, r5, ip
 8001edc:	9407      	str	r4, [sp, #28]
 8001ede:	9006      	str	r0, [sp, #24]

      /* Loop over number of columns    
       * to the right of the pilot element */
      j = (numCols - l);

      while(j > 0u)
 8001ee0:	f1b9 0f00 	cmp.w	r9, #0
 8001ee4:	d025      	beq.n	8001f32 <arm_mat_inverse_f32+0x25a>
      {
        /* Divide each element of the row of the input matrix    
         * by the pivot element */
        in1 = *pInT1;
 8001ee6:	edd6 0a00 	vldr	s1, [r6]
        *pInT1++ = in1 / in;
 8001eea:	ee80 1aa7 	vdiv.f32	s2, s1, s15
 8001eee:	f109 31ff 	add.w	r1, r9, #4294967295
 8001ef2:	4633      	mov	r3, r6

      /* Loop over number of columns    
       * to the right of the pilot element */
      j = (numCols - l);

      while(j > 0u)
 8001ef4:	460a      	mov	r2, r1
 8001ef6:	f001 0401 	and.w	r4, r1, #1
      {
        /* Divide each element of the row of the input matrix    
         * by the pivot element */
        in1 = *pInT1;
        *pInT1++ = in1 / in;
 8001efa:	eca3 1a01 	vstmia	r3!, {s2}

      /* Loop over number of columns    
       * to the right of the pilot element */
      j = (numCols - l);

      while(j > 0u)
 8001efe:	b1c1      	cbz	r1, 8001f32 <arm_mat_inverse_f32+0x25a>
 8001f00:	b13c      	cbz	r4, 8001f12 <arm_mat_inverse_f32+0x23a>
      {
        /* Divide each element of the row of the input matrix    
         * by the pivot element */
        in1 = *pInT1;
 8001f02:	edd3 1a00 	vldr	s3, [r3]
        *pInT1++ = in1 / in;
 8001f06:	ee81 2aa7 	vdiv.f32	s4, s3, s15

      /* Loop over number of columns    
       * to the right of the pilot element */
      j = (numCols - l);

      while(j > 0u)
 8001f0a:	1e4a      	subs	r2, r1, #1
      {
        /* Divide each element of the row of the input matrix    
         * by the pivot element */
        in1 = *pInT1;
        *pInT1++ = in1 / in;
 8001f0c:	eca3 2a01 	vstmia	r3!, {s4}

      /* Loop over number of columns    
       * to the right of the pilot element */
      j = (numCols - l);

      while(j > 0u)
 8001f10:	d00f      	beq.n	8001f32 <arm_mat_inverse_f32+0x25a>
      {
        /* Divide each element of the row of the input matrix    
         * by the pivot element */
        in1 = *pInT1;
 8001f12:	edd3 2a00 	vldr	s5, [r3]
        *pInT1++ = in1 / in;
 8001f16:	ee82 3aa7 	vdiv.f32	s6, s5, s15
 8001f1a:	4618      	mov	r0, r3

      /* Loop over number of columns    
       * to the right of the pilot element */
      j = (numCols - l);

      while(j > 0u)
 8001f1c:	3a02      	subs	r2, #2
      {
        /* Divide each element of the row of the input matrix    
         * by the pivot element */
        in1 = *pInT1;
        *pInT1++ = in1 / in;
 8001f1e:	eca0 3a01 	vstmia	r0!, {s6}

      while(j > 0u)
      {
        /* Divide each element of the row of the input matrix    
         * by the pivot element */
        in1 = *pInT1;
 8001f22:	edd3 3a01 	vldr	s7, [r3, #4]
        *pInT1++ = in1 / in;
 8001f26:	ee83 4aa7 	vdiv.f32	s8, s7, s15
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	eca3 4a01 	vstmia	r3!, {s8}

      /* Loop over number of columns    
       * to the right of the pilot element */
      j = (numCols - l);

      while(j > 0u)
 8001f30:	d1ef      	bne.n	8001f12 <arm_mat_inverse_f32+0x23a>

      while(j > 0u)
      {
        /* Divide each element of the row of the destination matrix    
         * by the pivot element */
        in1 = *pInT2;
 8001f32:	edd5 4a00 	vldr	s9, [r5]
        *pInT2++ = in1 / in;
 8001f36:	ee84 5aa7 	vdiv.f32	s10, s9, s15
 8001f3a:	1e79      	subs	r1, r7, #1
 8001f3c:	462b      	mov	r3, r5
      }

      /* Loop over number of columns of the destination matrix */
      j = numCols;

      while(j > 0u)
 8001f3e:	460a      	mov	r2, r1
 8001f40:	f001 0401 	and.w	r4, r1, #1
      {
        /* Divide each element of the row of the destination matrix    
         * by the pivot element */
        in1 = *pInT2;
        *pInT2++ = in1 / in;
 8001f44:	eca3 5a01 	vstmia	r3!, {s10}
      }

      /* Loop over number of columns of the destination matrix */
      j = numCols;

      while(j > 0u)
 8001f48:	b1c1      	cbz	r1, 8001f7c <arm_mat_inverse_f32+0x2a4>
 8001f4a:	b13c      	cbz	r4, 8001f5c <arm_mat_inverse_f32+0x284>
      {
        /* Divide each element of the row of the destination matrix    
         * by the pivot element */
        in1 = *pInT2;
 8001f4c:	edd3 5a00 	vldr	s11, [r3]
        *pInT2++ = in1 / in;
 8001f50:	ee85 7aa7 	vdiv.f32	s14, s11, s15
      }

      /* Loop over number of columns of the destination matrix */
      j = numCols;

      while(j > 0u)
 8001f54:	1e4a      	subs	r2, r1, #1
      {
        /* Divide each element of the row of the destination matrix    
         * by the pivot element */
        in1 = *pInT2;
        *pInT2++ = in1 / in;
 8001f56:	eca3 7a01 	vstmia	r3!, {s14}
      }

      /* Loop over number of columns of the destination matrix */
      j = numCols;

      while(j > 0u)
 8001f5a:	d00f      	beq.n	8001f7c <arm_mat_inverse_f32+0x2a4>
      {
        /* Divide each element of the row of the destination matrix    
         * by the pivot element */
        in1 = *pInT2;
 8001f5c:	edd3 6a00 	vldr	s13, [r3]
        *pInT2++ = in1 / in;
 8001f60:	ee86 0aa7 	vdiv.f32	s0, s13, s15
 8001f64:	4618      	mov	r0, r3
      }

      /* Loop over number of columns of the destination matrix */
      j = numCols;

      while(j > 0u)
 8001f66:	3a02      	subs	r2, #2
      {
        /* Divide each element of the row of the destination matrix    
         * by the pivot element */
        in1 = *pInT2;
        *pInT2++ = in1 / in;
 8001f68:	eca0 0a01 	vstmia	r0!, {s0}

      while(j > 0u)
      {
        /* Divide each element of the row of the destination matrix    
         * by the pivot element */
        in1 = *pInT2;
 8001f6c:	ed93 6a01 	vldr	s12, [r3, #4]
        *pInT2++ = in1 / in;
 8001f70:	eec6 0a27 	vdiv.f32	s1, s12, s15
 8001f74:	4603      	mov	r3, r0
 8001f76:	ece3 0a01 	vstmia	r3!, {s1}
      }

      /* Loop over number of columns of the destination matrix */
      j = numCols;

      while(j > 0u)
 8001f7a:	d1ef      	bne.n	8001f5c <arm_mat_inverse_f32+0x284>
 * of the output matrix does not match the size of the input matrix.    
 * If the input matrix is found to be singular (non-invertible), then the function returns    
 * <code>ARM_MATH_SINGULAR</code>.  Otherwise, the function returns <code>ARM_MATH_SUCCESS</code>.    
 */

arm_status arm_mat_inverse_f32(
 8001f7c:	9901      	ldr	r1, [sp, #4]
 8001f7e:	9c08      	ldr	r4, [sp, #32]
 8001f80:	ea4f 0881 	mov.w	r8, r1, lsl #2
 8001f84:	9903      	ldr	r1, [sp, #12]
 8001f86:	2000      	movs	r0, #0
      k = numRows;

      while(k > 0u)
      {
        /* Check for the pivot element */
        if(i == l)
 8001f88:	9b01      	ldr	r3, [sp, #4]
 8001f8a:	4298      	cmp	r0, r3
 8001f8c:	f000 8090 	beq.w	80020b0 <arm_mat_inverse_f32+0x3d8>
          pInT2 += numCols;
        }
        else
        {
          /* Element of the reference row */
          in = *pInT1;
 8001f90:	edd1 7a00 	vldr	s15, [r1]

          /* Loop over the number of columns to the right of the pivot element,    
             to replace the elements in the input matrix */
          j = (numCols - l);

          while(j > 0u)
 8001f94:	f1b9 0f00 	cmp.w	r9, #0
 8001f98:	d036      	beq.n	8002008 <arm_mat_inverse_f32+0x330>
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT1;
            *pInT1++ = in1 - (in * *pPRT_in++);
 8001f9a:	ed96 1a00 	vldr	s2, [r6]
 8001f9e:	eef0 1a67 	vmov.f32	s3, s15
 8001fa2:	ee47 1ac1 	vmls.f32	s3, s15, s2
 8001fa6:	f109 3aff 	add.w	sl, r9, #4294967295
 8001faa:	460b      	mov	r3, r1

          /* Loop over the number of columns to the right of the pivot element,    
             to replace the elements in the input matrix */
          j = (numCols - l);

          while(j > 0u)
 8001fac:	4652      	mov	r2, sl
 8001fae:	46b3      	mov	fp, r6
 8001fb0:	f00a 0a01 	and.w	sl, sl, #1
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT1;
            *pInT1++ = in1 - (in * *pPRT_in++);
 8001fb4:	ece3 1a01 	vstmia	r3!, {s3}

          /* Loop over the number of columns to the right of the pivot element,    
             to replace the elements in the input matrix */
          j = (numCols - l);

          while(j > 0u)
 8001fb8:	b322      	cbz	r2, 8002004 <arm_mat_inverse_f32+0x32c>
 8001fba:	f1ba 0f00 	cmp.w	sl, #0
 8001fbe:	d00b      	beq.n	8001fd8 <arm_mat_inverse_f32+0x300>
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT1;
 8001fc0:	edd3 2a00 	vldr	s5, [r3]
            *pInT1++ = in1 - (in * *pPRT_in++);
 8001fc4:	ed96 3a01 	vldr	s6, [r6, #4]
 8001fc8:	ee47 2ac3 	vmls.f32	s5, s15, s6

          /* Loop over the number of columns to the right of the pivot element,    
             to replace the elements in the input matrix */
          j = (numCols - l);

          while(j > 0u)
 8001fcc:	3a01      	subs	r2, #1
 8001fce:	f106 0b04 	add.w	fp, r6, #4
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT1;
            *pInT1++ = in1 - (in * *pPRT_in++);
 8001fd2:	ece3 2a01 	vstmia	r3!, {s5}

          /* Loop over the number of columns to the right of the pivot element,    
             to replace the elements in the input matrix */
          j = (numCols - l);

          while(j > 0u)
 8001fd6:	d015      	beq.n	8002004 <arm_mat_inverse_f32+0x32c>
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT1;
 8001fd8:	edd3 3a00 	vldr	s7, [r3]
            *pInT1++ = in1 - (in * *pPRT_in++);
 8001fdc:	ed9b 4a01 	vldr	s8, [fp, #4]
 8001fe0:	ee47 3ac4 	vmls.f32	s7, s15, s8
 8001fe4:	469a      	mov	sl, r3
 8001fe6:	ecea 3a01 	vstmia	sl!, {s7}
 8001fea:	ed9b 5a02 	vldr	s10, [fp, #8]

          while(j > 0u)
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT1;
 8001fee:	edd3 4a01 	vldr	s9, [r3, #4]
            *pInT1++ = in1 - (in * *pPRT_in++);
 8001ff2:	ee47 4ac5 	vmls.f32	s9, s15, s10
 8001ff6:	4653      	mov	r3, sl

          /* Loop over the number of columns to the right of the pivot element,    
             to replace the elements in the input matrix */
          j = (numCols - l);

          while(j > 0u)
 8001ff8:	3a02      	subs	r2, #2
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT1;
            *pInT1++ = in1 - (in * *pPRT_in++);
 8001ffa:	ece3 4a01 	vstmia	r3!, {s9}
 8001ffe:	f10b 0b08 	add.w	fp, fp, #8

          /* Loop over the number of columns to the right of the pivot element,    
             to replace the elements in the input matrix */
          j = (numCols - l);

          while(j > 0u)
 8002002:	d1e9      	bne.n	8001fd8 <arm_mat_inverse_f32+0x300>
 8002004:	9b02      	ldr	r3, [sp, #8]
 8002006:	18c9      	adds	r1, r1, r3

          while(j > 0u)
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT2;
 8002008:	edd4 5a00 	vldr	s11, [r4]
            *pInT2++ = in1 - (in * *pPRT_pDst++);
 800200c:	ed95 7a00 	vldr	s14, [r5]
 8002010:	ee47 5ac7 	vmls.f32	s11, s15, s14
 8002014:	f107 3bff 	add.w	fp, r7, #4294967295
 8002018:	4623      	mov	r3, r4

          /* Loop over the number of columns to    
             replace the elements in the destination matrix */
          j = numCols;

          while(j > 0u)
 800201a:	465a      	mov	r2, fp
 800201c:	f00b 0a01 	and.w	sl, fp, #1
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT2;
            *pInT2++ = in1 - (in * *pPRT_pDst++);
 8002020:	ece3 5a01 	vstmia	r3!, {s11}
 8002024:	46ab      	mov	fp, r5

          /* Loop over the number of columns to    
             replace the elements in the destination matrix */
          j = numCols;

          while(j > 0u)
 8002026:	b322      	cbz	r2, 8002072 <arm_mat_inverse_f32+0x39a>
 8002028:	f1ba 0f00 	cmp.w	sl, #0
 800202c:	d00b      	beq.n	8002046 <arm_mat_inverse_f32+0x36e>
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT2;
 800202e:	ed93 0a00 	vldr	s0, [r3]
            *pInT2++ = in1 - (in * *pPRT_pDst++);
 8002032:	edd5 6a01 	vldr	s13, [r5, #4]
 8002036:	ee07 0ae6 	vmls.f32	s0, s15, s13

          /* Loop over the number of columns to    
             replace the elements in the destination matrix */
          j = numCols;

          while(j > 0u)
 800203a:	3a01      	subs	r2, #1
 800203c:	f105 0b04 	add.w	fp, r5, #4
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT2;
            *pInT2++ = in1 - (in * *pPRT_pDst++);
 8002040:	eca3 0a01 	vstmia	r3!, {s0}

          /* Loop over the number of columns to    
             replace the elements in the destination matrix */
          j = numCols;

          while(j > 0u)
 8002044:	d015      	beq.n	8002072 <arm_mat_inverse_f32+0x39a>
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT2;
 8002046:	ed93 6a00 	vldr	s12, [r3]
            *pInT2++ = in1 - (in * *pPRT_pDst++);
 800204a:	eddb 0a01 	vldr	s1, [fp, #4]
 800204e:	ee07 6ae0 	vmls.f32	s12, s15, s1
 8002052:	469a      	mov	sl, r3
 8002054:	ecaa 6a01 	vstmia	sl!, {s12}
 8002058:	eddb 1a02 	vldr	s3, [fp, #8]

          while(j > 0u)
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT2;
 800205c:	ed93 1a01 	vldr	s2, [r3, #4]
            *pInT2++ = in1 - (in * *pPRT_pDst++);
 8002060:	ee07 1ae1 	vmls.f32	s2, s15, s3
 8002064:	4653      	mov	r3, sl

          /* Loop over the number of columns to    
             replace the elements in the destination matrix */
          j = numCols;

          while(j > 0u)
 8002066:	3a02      	subs	r2, #2
          {
            /* Replace the element by the sum of that row    
               and a multiple of the reference row  */
            in1 = *pInT2;
            *pInT2++ = in1 - (in * *pPRT_pDst++);
 8002068:	eca3 1a01 	vstmia	r3!, {s2}
 800206c:	f10b 0b08 	add.w	fp, fp, #8

          /* Loop over the number of columns to    
             replace the elements in the destination matrix */
          j = numCols;

          while(j > 0u)
 8002070:	d1e9      	bne.n	8002046 <arm_mat_inverse_f32+0x36e>
 8002072:	4464      	add	r4, ip

        /* Decrement the loop counter */
        k--;

        /* Increment the pivot index */
        i++;
 8002074:	3001      	adds	r0, #1

      /* Loop over number of rows */
      /*  to be replaced by the sum of that row and a multiple of row i */
      k = numRows;

      while(k > 0u)
 8002076:	4287      	cmp	r7, r0
          }

        }

        /* Increment the temporary input pointer */
        pInT1 = pInT1 + l;
 8002078:	4441      	add	r1, r8

      /* Loop over number of rows */
      /*  to be replaced by the sum of that row and a multiple of row i */
      k = numRows;

      while(k > 0u)
 800207a:	d185      	bne.n	8001f88 <arm_mat_inverse_f32+0x2b0>
        /* Increment the pivot index */
        i++;
      }

      /* Increment the input pointer */
      pIn++;
 800207c:	9d03      	ldr	r5, [sp, #12]

      /* Decrement the loop counter */
      loopCnt--;

      /* Increment the index modifier */
      l++;
 800207e:	9b01      	ldr	r3, [sp, #4]
 8002080:	9909      	ldr	r1, [sp, #36]	; 0x24
        /* Increment the pivot index */
        i++;
      }

      /* Increment the input pointer */
      pIn++;
 8002082:	1d2a      	adds	r2, r5, #4

      /* Decrement the loop counter */
      loopCnt--;

      /* Increment the index modifier */
      l++;
 8002084:	1c58      	adds	r0, r3, #1
        /* Increment the pivot index */
        i++;
      }

      /* Increment the input pointer */
      pIn++;
 8002086:	9203      	str	r2, [sp, #12]
 8002088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800208a:	9a04      	ldr	r2, [sp, #16]

      /* Decrement the loop counter */
      loopCnt--;

      /* Increment the index modifier */
      l++;
 800208c:	9001      	str	r0, [sp, #4]
 800208e:	1876      	adds	r6, r6, r1
 8002090:	18d0      	adds	r0, r2, r3
 8002092:	9905      	ldr	r1, [sp, #20]
 8002094:	9b02      	ldr	r3, [sp, #8]
 8002096:	9004      	str	r0, [sp, #16]
 8002098:	1e4a      	subs	r2, r1, #1
 800209a:	1f18      	subs	r0, r3, #4
    loopCnt = numCols;

    /* Index modifier to navigate through the columns */
    l = 0u;

    while(loopCnt > 0u)
 800209c:	f1b9 0901 	subs.w	r9, r9, #1
 80020a0:	9d06      	ldr	r5, [sp, #24]
 80020a2:	9205      	str	r2, [sp, #20]
 80020a4:	9002      	str	r0, [sp, #8]
 80020a6:	d079      	beq.n	800219c <arm_mat_inverse_f32+0x4c4>
       * If there is no non zero element to replace in the rows below,    
       * then the matrix is Singular. */

      /* Working pointer for the input matrix that points    
       * to the pivot element of the particular row  */
      pInT1 = pIn + (l * numCols);
 80020a8:	46b0      	mov	r8, r6
      /* Working pointer for the destination matrix that points    
       * to the pivot element of the particular row  */
      pInT3 = pOut + (l * numCols);

      /* Temporary variable to hold the pivot value */
      in = *pInT1;
 80020aa:	edd6 7a00 	vldr	s15, [r6]
 80020ae:	e68e      	b.n	8001dce <arm_mat_inverse_f32+0xf6>
        /* Check for the pivot element */
        if(i == l)
        {
          /* If the processing element is the pivot element,    
             only the columns to the right are to be processed */
          pInT1 += numCols - l;
 80020b0:	9b02      	ldr	r3, [sp, #8]

          pInT2 += numCols;
 80020b2:	4464      	add	r4, ip
        /* Check for the pivot element */
        if(i == l)
        {
          /* If the processing element is the pivot element,    
             only the columns to the right are to be processed */
          pInT1 += numCols - l;
 80020b4:	18c9      	adds	r1, r1, r3
 80020b6:	e7dd      	b.n	8002074 <arm_mat_inverse_f32+0x39c>

     /* Grab the most significant value from column l */
      maxC = 0;
      for (i = 0; i < numRows; i++)
      {
        maxC = *pInT1 > 0 ? (*pInT1 > maxC ? *pInT1 : maxC) : (-*pInT1 > maxC ? -*pInT1 : maxC);
 80020b8:	eef1 6a66 	vneg.f32	s13, s13
 80020bc:	eef5 6a40 	vcmp.f32	s13, #0.0
 80020c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c4:	bfc8      	it	gt
 80020c6:	eeb0 7a66 	vmovgt.f32	s14, s13
 80020ca:	e694      	b.n	8001df6 <arm_mat_inverse_f32+0x11e>
 80020cc:	00000000 	.word	0x00000000
          {
            /* Loop over number of columns    
             * to the right of the pilot element */
            j = numCols - l;

            while(j > 0u)
 80020d0:	f1b9 0f00 	cmp.w	r9, #0
 80020d4:	d02e      	beq.n	8002134 <arm_mat_inverse_f32+0x45c>
 * of the output matrix does not match the size of the input matrix.    
 * If the input matrix is found to be singular (non-invertible), then the function returns    
 * <code>ARM_MATH_SINGULAR</code>.  Otherwise, the function returns <code>ARM_MATH_SUCCESS</code>.    
 */

arm_status arm_mat_inverse_f32(
 80020d6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80020d8:	9b04      	ldr	r3, [sp, #16]
 80020da:	1931      	adds	r1, r6, r4
 80020dc:	f109 30ff 	add.w	r0, r9, #4294967295

            while(j > 0u)
            {
              /* Exchange the row elements of the input matrix */
              Xchg = *pInT2;
              *pInT2++ = *pInT1;
 80020e0:	f8d1 a000 	ldr.w	sl, [r1]
 80020e4:	460a      	mov	r2, r1
          {
            /* Loop over number of columns    
             * to the right of the pilot element */
            j = numCols - l;

            while(j > 0u)
 80020e6:	4604      	mov	r4, r0
            {
              /* Exchange the row elements of the input matrix */
              Xchg = *pInT2;
              *pInT2++ = *pInT1;
 80020e8:	f843 ab04 	str.w	sl, [r3], #4
 80020ec:	f000 0001 	and.w	r0, r0, #1
              *pInT1++ = Xchg;
 80020f0:	eca2 0a01 	vstmia	r2!, {s0}
          {
            /* Loop over number of columns    
             * to the right of the pilot element */
            j = numCols - l;

            while(j > 0u)
 80020f4:	b1f4      	cbz	r4, 8002134 <arm_mat_inverse_f32+0x45c>
 80020f6:	b138      	cbz	r0, 8002108 <arm_mat_inverse_f32+0x430>
            {
              /* Exchange the row elements of the input matrix */
              Xchg = *pInT2;
 80020f8:	6818      	ldr	r0, [r3, #0]
              *pInT2++ = *pInT1;
 80020fa:	6849      	ldr	r1, [r1, #4]
          {
            /* Loop over number of columns    
             * to the right of the pilot element */
            j = numCols - l;

            while(j > 0u)
 80020fc:	3c01      	subs	r4, #1
            {
              /* Exchange the row elements of the input matrix */
              Xchg = *pInT2;
              *pInT2++ = *pInT1;
 80020fe:	f843 1b04 	str.w	r1, [r3], #4
              *pInT1++ = Xchg;
 8002102:	f842 0b04 	str.w	r0, [r2], #4
          {
            /* Loop over number of columns    
             * to the right of the pilot element */
            j = numCols - l;

            while(j > 0u)
 8002106:	d015      	beq.n	8002134 <arm_mat_inverse_f32+0x45c>
            {
              /* Exchange the row elements of the input matrix */
              Xchg = *pInT2;
 8002108:	f8d3 a000 	ldr.w	sl, [r3]
              *pInT2++ = *pInT1;
 800210c:	f8d2 b000 	ldr.w	fp, [r2]
 8002110:	4618      	mov	r0, r3
 8002112:	4611      	mov	r1, r2
 8002114:	f840 bb04 	str.w	fp, [r0], #4
              *pInT1++ = Xchg;
 8002118:	f841 ab04 	str.w	sl, [r1], #4
            j = numCols - l;

            while(j > 0u)
            {
              /* Exchange the row elements of the input matrix */
              Xchg = *pInT2;
 800211c:	f8d3 b004 	ldr.w	fp, [r3, #4]
              *pInT2++ = *pInT1;
 8002120:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8002124:	4603      	mov	r3, r0
 8002126:	460a      	mov	r2, r1
          {
            /* Loop over number of columns    
             * to the right of the pilot element */
            j = numCols - l;

            while(j > 0u)
 8002128:	3c02      	subs	r4, #2
            {
              /* Exchange the row elements of the input matrix */
              Xchg = *pInT2;
              *pInT2++ = *pInT1;
 800212a:	f843 ab04 	str.w	sl, [r3], #4
              *pInT1++ = Xchg;
 800212e:	f842 bb04 	str.w	fp, [r2], #4
          {
            /* Loop over number of columns    
             * to the right of the pilot element */
            j = numCols - l;

            while(j > 0u)
 8002132:	d1e9      	bne.n	8002108 <arm_mat_inverse_f32+0x430>
 * of the output matrix does not match the size of the input matrix.    
 * If the input matrix is found to be singular (non-invertible), then the function returns    
 * <code>ARM_MATH_SINGULAR</code>.  Otherwise, the function returns <code>ARM_MATH_SUCCESS</code>.    
 */

arm_status arm_mat_inverse_f32(
 8002134:	eb05 020c 	add.w	r2, r5, ip
 8002138:	1e78      	subs	r0, r7, #1
            j = numCols;

            while(j > 0u)
            {
              /* Exchange the row elements of the destination matrix */
              Xchg = *pInT4;
 800213a:	6814      	ldr	r4, [r2, #0]
              *pInT4++ = *pInT3;
 800213c:	f8d5 a000 	ldr.w	sl, [r5]
 * of the output matrix does not match the size of the input matrix.    
 * If the input matrix is found to be singular (non-invertible), then the function returns    
 * <code>ARM_MATH_SINGULAR</code>.  Otherwise, the function returns <code>ARM_MATH_SUCCESS</code>.    
 */

arm_status arm_mat_inverse_f32(
 8002140:	9206      	str	r2, [sp, #24]
 8002142:	462b      	mov	r3, r5
            }

            /* Loop over number of columns of the destination matrix */
            j = numCols;

            while(j > 0u)
 8002144:	4601      	mov	r1, r0
            {
              /* Exchange the row elements of the destination matrix */
              Xchg = *pInT4;
              *pInT4++ = *pInT3;
 8002146:	f842 ab04 	str.w	sl, [r2], #4
 800214a:	f000 0001 	and.w	r0, r0, #1
              *pInT3++ = Xchg;
 800214e:	f843 4b04 	str.w	r4, [r3], #4
            }

            /* Loop over number of columns of the destination matrix */
            j = numCols;

            while(j > 0u)
 8002152:	b1f1      	cbz	r1, 8002192 <arm_mat_inverse_f32+0x4ba>
 8002154:	b138      	cbz	r0, 8002166 <arm_mat_inverse_f32+0x48e>
            {
              /* Exchange the row elements of the destination matrix */
              Xchg = *pInT4;
 8002156:	6810      	ldr	r0, [r2, #0]
              *pInT4++ = *pInT3;
 8002158:	681c      	ldr	r4, [r3, #0]
            }

            /* Loop over number of columns of the destination matrix */
            j = numCols;

            while(j > 0u)
 800215a:	3901      	subs	r1, #1
            {
              /* Exchange the row elements of the destination matrix */
              Xchg = *pInT4;
              *pInT4++ = *pInT3;
 800215c:	f842 4b04 	str.w	r4, [r2], #4
              *pInT3++ = Xchg;
 8002160:	f843 0b04 	str.w	r0, [r3], #4
            }

            /* Loop over number of columns of the destination matrix */
            j = numCols;

            while(j > 0u)
 8002164:	d015      	beq.n	8002192 <arm_mat_inverse_f32+0x4ba>
            {
              /* Exchange the row elements of the destination matrix */
              Xchg = *pInT4;
 8002166:	f8d2 a000 	ldr.w	sl, [r2]
              *pInT4++ = *pInT3;
 800216a:	f8d3 b000 	ldr.w	fp, [r3]
 800216e:	4614      	mov	r4, r2
 8002170:	4618      	mov	r0, r3
 8002172:	f844 bb04 	str.w	fp, [r4], #4
              *pInT3++ = Xchg;
 8002176:	f840 ab04 	str.w	sl, [r0], #4
            j = numCols;

            while(j > 0u)
            {
              /* Exchange the row elements of the destination matrix */
              Xchg = *pInT4;
 800217a:	f8d2 a004 	ldr.w	sl, [r2, #4]
              *pInT4++ = *pInT3;
 800217e:	f8d3 b004 	ldr.w	fp, [r3, #4]
 8002182:	4622      	mov	r2, r4
 8002184:	4603      	mov	r3, r0
            }

            /* Loop over number of columns of the destination matrix */
            j = numCols;

            while(j > 0u)
 8002186:	3902      	subs	r1, #2
            {
              /* Exchange the row elements of the destination matrix */
              Xchg = *pInT4;
              *pInT4++ = *pInT3;
 8002188:	f842 bb04 	str.w	fp, [r2], #4
              *pInT3++ = Xchg;
 800218c:	f843 ab04 	str.w	sl, [r3], #4
            }

            /* Loop over number of columns of the destination matrix */
            j = numCols;

            while(j > 0u)
 8002190:	d1e9      	bne.n	8002166 <arm_mat_inverse_f32+0x48e>
              /* Decrement the loop counter */
              j--;
            }

            /* Flag to indicate whether exchange is done or not */
            flag = 1u;
 8002192:	2201      	movs	r2, #1
 8002194:	edd8 7a00 	vldr	s15, [r8]
 8002198:	9207      	str	r2, [sp, #28]
 800219a:	e6a1      	b.n	8001ee0 <arm_mat_inverse_f32+0x208>
#endif /* #ifndef ARM_MATH_CM0_FAMILY */

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;

    if((flag != 1u) && (in == 0.0f))
 800219c:	9907      	ldr	r1, [sp, #28]
 800219e:	2901      	cmp	r1, #1
 80021a0:	d004      	beq.n	80021ac <arm_mat_inverse_f32+0x4d4>
 80021a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021aa:	d009      	beq.n	80021c0 <arm_mat_inverse_f32+0x4e8>


#endif /* #ifndef ARM_MATH_CM0_FAMILY */

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 80021ac:	2200      	movs	r2, #0
    {
      status = ARM_MATH_SINGULAR;
    }
  }
  /* Return to application */
  return (status);
 80021ae:	b250      	sxtb	r0, r2
}
 80021b0:	b00c      	add	sp, #48	; 0x30
 80021b2:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80021b6:	4770      	bx	lr
 80021b8:	eb05 010c 	add.w	r1, r5, ip
 80021bc:	9106      	str	r1, [sp, #24]
 80021be:	e68f      	b.n	8001ee0 <arm_mat_inverse_f32+0x208>
    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;

    if((flag != 1u) && (in == 0.0f))
    {
      status = ARM_MATH_SINGULAR;
 80021c0:	22fb      	movs	r2, #251	; 0xfb
 80021c2:	e7f4      	b.n	80021ae <arm_mat_inverse_f32+0x4d6>
  /* Check for matrix mismatch condition */
  if((pSrc->numRows != pSrc->numCols) || (pDst->numRows != pDst->numCols)
     || (pSrc->numRows != pDst->numRows))
  {
    /* Set status as ARM_MATH_SIZE_MISMATCH */
    status = ARM_MATH_SIZE_MISMATCH;
 80021c4:	22fd      	movs	r2, #253	; 0xfd
 80021c6:	e7f2      	b.n	80021ae <arm_mat_inverse_f32+0x4d6>

080021c8 <arm_mat_mult_f32>:

arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst)
{
 80021c8:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A  */
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 80021cc:	6853      	ldr	r3, [r2, #4]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A */
  uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
  uint16_t numColsA = pSrcA->numCols;            /* number of columns of input matrix A */
 80021ce:	8844      	ldrh	r4, [r0, #2]

#ifdef ARM_MATH_MATRIX_CHECK


  /* Check for matrix mismatch condition */
  if((pSrcA->numCols != pSrcB->numRows) ||
 80021d0:	880f      	ldrh	r7, [r1, #0]
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst)
{
  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A  */
 80021d2:	f8d0 9004 	ldr.w	r9, [r0, #4]

arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst)
{
 80021d6:	b08c      	sub	sp, #48	; 0x30

#ifdef ARM_MATH_MATRIX_CHECK


  /* Check for matrix mismatch condition */
  if((pSrcA->numCols != pSrcB->numRows) ||
 80021d8:	42a7      	cmp	r7, r4
  arm_matrix_instance_f32 * pDst)
{
  float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
  float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A  */
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 80021da:	9309      	str	r3, [sp, #36]	; 0x24
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A */
 80021dc:	8803      	ldrh	r3, [r0, #0]
  uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
 80021de:	8848      	ldrh	r0, [r1, #2]
 80021e0:	9004      	str	r0, [sp, #16]

#ifdef ARM_MATH_MATRIX_CHECK


  /* Check for matrix mismatch condition */
  if((pSrcA->numCols != pSrcB->numRows) ||
 80021e2:	f040 811f 	bne.w	8002424 <arm_mat_mult_f32+0x25c>
 80021e6:	8814      	ldrh	r4, [r2, #0]
 80021e8:	429c      	cmp	r4, r3
 80021ea:	f040 811b 	bne.w	8002424 <arm_mat_mult_f32+0x25c>
     (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
 80021ee:	8852      	ldrh	r2, [r2, #2]
 80021f0:	4282      	cmp	r2, r0
 80021f2:	f040 8117 	bne.w	8002424 <arm_mat_mult_f32+0x25c>
 80021f6:	08bd      	lsrs	r5, r7, #2
 80021f8:	6849      	ldr	r1, [r1, #4]
 80021fa:	9501      	str	r5, [sp, #4]
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 80021fc:	1e6e      	subs	r6, r5, #1
 80021fe:	b2b2      	uxth	r2, r6
 8002200:	0085      	lsls	r5, r0, #2
 8002202:	9103      	str	r1, [sp, #12]
 8002204:	00c0      	lsls	r0, r0, #3
 8002206:	f007 0103 	and.w	r1, r7, #3
 800220a:	0113      	lsls	r3, r2, #4
 800220c:	00bf      	lsls	r7, r7, #2
 800220e:	eb00 0645 	add.w	r6, r0, r5, lsl #1
 8002212:	9102      	str	r1, [sp, #8]
 8002214:	9904      	ldr	r1, [sp, #16]
 8002216:	970a      	str	r7, [sp, #40]	; 0x28
 8002218:	fb02 6206 	mla	r2, r2, r6, r6
 800221c:	2700      	movs	r7, #0
 800221e:	3310      	adds	r3, #16

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 8002220:	ed9f 6a81 	vldr	s12, [pc, #516]	; 8002428 <arm_mat_mult_f32+0x260>
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 8002224:	ea4f 1a01 	mov.w	sl, r1, lsl #4
 8002228:	9206      	str	r2, [sp, #24]
 800222a:	9407      	str	r4, [sp, #28]
 800222c:	9708      	str	r7, [sp, #32]
 800222e:	930b      	str	r3, [sp, #44]	; 0x2c
 8002230:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of the row being processed */
      px = pOut + i;
 8002232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002234:	9908      	ldr	r1, [sp, #32]
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 8002236:	eb09 0702 	add.w	r7, r9, r2
 800223a:	9705      	str	r7, [sp, #20]
      /* For every row wise process, the column loop counter is to be initiated */
      col = numColsB;

      /* For every row wise process, the pIn2 pointer is set    
       ** to the starting address of the pSrcB data */
      pIn2 = pSrcB->pData;
 800223c:	9f03      	ldr	r7, [sp, #12]
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of the row being processed */
      px = pOut + i;
 800223e:	eb03 0881 	add.w	r8, r3, r1, lsl #2

      /* For every row wise process, the pIn2 pointer is set    
       ** to the starting address of the pSrcB data */
      pIn2 = pSrcB->pData;

      j = 0u;
 8002242:	f04f 0c00 	mov.w	ip, #0

        /* Apply loop unrolling and compute 4 MACs simultaneously. */
        colCnt = numColsA >> 2u;

        /* matrix multiplication        */
        while(colCnt > 0u)
 8002246:	9b01      	ldr	r3, [sp, #4]
 8002248:	2b00      	cmp	r3, #0
 800224a:	f000 80e7 	beq.w	800241c <arm_mat_mult_f32+0x254>
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
 800224e:	edd7 7a00 	vldr	s15, [r7]
 8002252:	ed99 7a00 	vldr	s14, [r9]
 8002256:	eef0 6a46 	vmov.f32	s13, s12
 800225a:	ee47 6a27 	vmla.f32	s13, s14, s15
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 800225e:	197a      	adds	r2, r7, r5
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8002260:	edd2 0a00 	vldr	s1, [r2]
 8002264:	ed99 0a01 	vldr	s0, [r9, #4]
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
 8002268:	eef0 7a66 	vmov.f32	s15, s13
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;

          in3 = *pIn2;
 800226c:	1839      	adds	r1, r7, r0
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 800226e:	ee40 7a20 	vmla.f32	s15, s0, s1

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 8002272:	edd1 1a00 	vldr	s3, [r1]
 8002276:	ed99 1a02 	vldr	s2, [r9, #8]
 800227a:	461c      	mov	r4, r3
 800227c:	ee41 7a21 	vmla.f32	s15, s2, s3
          in4 = *pIn2;
 8002280:	1813      	adds	r3, r2, r0
 8002282:	f104 3bff 	add.w	fp, r4, #4294967295
          pIn2 += numColsB;
          sum += in2 * in4;
 8002286:	edd3 2a00 	vldr	s5, [r3]
 800228a:	ed99 2a03 	vldr	s4, [r9, #12]
          pIn1 += 4u;

          /* Decrement the loop count */
          colCnt--;
 800228e:	fa1f f48b 	uxth.w	r4, fp
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 8002292:	eb07 010a 	add.w	r1, r7, sl
 8002296:	f00b 0b01 	and.w	fp, fp, #1
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 800229a:	ee42 7a22 	vmla.f32	s15, s4, s5
          pIn1 += 4u;
 800229e:	f109 0310 	add.w	r3, r9, #16
 80022a2:	1992      	adds	r2, r2, r6

        /* Apply loop unrolling and compute 4 MACs simultaneously. */
        colCnt = numColsA >> 2u;

        /* matrix multiplication        */
        while(colCnt > 0u)
 80022a4:	2c00      	cmp	r4, #0
 80022a6:	d066      	beq.n	8002376 <arm_mat_mult_f32+0x1ae>
 80022a8:	f1bb 0f00 	cmp.w	fp, #0
 80022ac:	d022      	beq.n	80022f4 <arm_mat_mult_f32+0x12c>
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
 80022ae:	ed93 3a00 	vldr	s6, [r3]
 80022b2:	edd1 3a00 	vldr	s7, [r1]
 80022b6:	ee43 7a23 	vmla.f32	s15, s6, s7
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 80022ba:	ed93 4a01 	vldr	s8, [r3, #4]
 80022be:	edd2 4a00 	vldr	s9, [r2]

          in3 = *pIn2;
 80022c2:	eb01 0b00 	add.w	fp, r1, r0
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 80022c6:	ee44 7a24 	vmla.f32	s15, s8, s9

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 80022ca:	ed93 5a02 	vldr	s10, [r3, #8]
 80022ce:	eddb 5a00 	vldr	s11, [fp]
          in4 = *pIn2;
 80022d2:	eb02 0b00 	add.w	fp, r2, r0

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 80022d6:	ee45 7a25 	vmla.f32	s15, s10, s11
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 80022da:	edd3 6a03 	vldr	s13, [r3, #12]
 80022de:	ed9b 7a00 	vldr	s14, [fp]
          pIn1 += 4u;

          /* Decrement the loop count */
          colCnt--;
 80022e2:	3c01      	subs	r4, #1
 80022e4:	b2a4      	uxth	r4, r4
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 80022e6:	4451      	add	r1, sl
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 80022e8:	ee46 7a87 	vmla.f32	s15, s13, s14
          pIn1 += 4u;
 80022ec:	3310      	adds	r3, #16
 80022ee:	1992      	adds	r2, r2, r6

        /* Apply loop unrolling and compute 4 MACs simultaneously. */
        colCnt = numColsA >> 2u;

        /* matrix multiplication        */
        while(colCnt > 0u)
 80022f0:	2c00      	cmp	r4, #0
 80022f2:	d040      	beq.n	8002376 <arm_mat_mult_f32+0x1ae>
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
 80022f4:	ed93 0a00 	vldr	s0, [r3]
 80022f8:	edd1 0a00 	vldr	s1, [r1]
 80022fc:	ee40 7a20 	vmla.f32	s15, s0, s1
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8002300:	ed93 1a01 	vldr	s2, [r3, #4]
 8002304:	edd2 1a00 	vldr	s3, [r2]

          in3 = *pIn2;
 8002308:	eb01 0b00 	add.w	fp, r1, r0
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 800230c:	ee41 7a21 	vmla.f32	s15, s2, s3

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 8002310:	ed93 2a02 	vldr	s4, [r3, #8]
 8002314:	eddb 2a00 	vldr	s5, [fp]
          in4 = *pIn2;
 8002318:	eb02 0b00 	add.w	fp, r2, r0

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 800231c:	ee42 7a22 	vmla.f32	s15, s4, s5
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8002320:	ed93 3a03 	vldr	s6, [r3, #12]
 8002324:	eddb 3a00 	vldr	s7, [fp]
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 8002328:	4451      	add	r1, sl
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 800232a:	ee43 7a23 	vmla.f32	s15, s6, s7
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
 800232e:	ed93 4a04 	vldr	s8, [r3, #16]
 8002332:	edd1 4a00 	vldr	s9, [r1]
 8002336:	1992      	adds	r2, r2, r6
 8002338:	ee44 7a24 	vmla.f32	s15, s8, s9
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 800233c:	ed93 5a05 	vldr	s10, [r3, #20]
 8002340:	edd2 5a00 	vldr	s11, [r2]

          in3 = *pIn2;
 8002344:	eb01 0b00 	add.w	fp, r1, r0
          in1 = pIn1[0];
          in2 = pIn1[1];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 8002348:	ee45 7a25 	vmla.f32	s15, s10, s11

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 800234c:	edd3 6a06 	vldr	s13, [r3, #24]
 8002350:	ed9b 7a00 	vldr	s14, [fp]
          in4 = *pIn2;
 8002354:	eb02 0b00 	add.w	fp, r2, r0

          in3 = *pIn2;
          pIn2 += numColsB;
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
 8002358:	ee46 7a87 	vmla.f32	s15, s13, s14
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 800235c:	ed93 0a07 	vldr	s0, [r3, #28]
 8002360:	eddb 0a00 	vldr	s1, [fp]
          pIn1 += 4u;

          /* Decrement the loop count */
          colCnt--;
 8002364:	3c02      	subs	r4, #2
 8002366:	b2a4      	uxth	r4, r4
 * @param[out]      *pDst points to output matrix structure    
 * @return     		The function returns either    
 * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
 */

arm_status arm_mat_mult_f32(
 8002368:	4451      	add	r1, sl
          in1 = pIn1[2];
          in2 = pIn1[3];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
 800236a:	ee40 7a20 	vmla.f32	s15, s0, s1
          pIn1 += 4u;
 800236e:	3320      	adds	r3, #32
 8002370:	1992      	adds	r2, r2, r6

        /* Apply loop unrolling and compute 4 MACs simultaneously. */
        colCnt = numColsA >> 2u;

        /* matrix multiplication        */
        while(colCnt > 0u)
 8002372:	2c00      	cmp	r4, #0
 8002374:	d1be      	bne.n	80022f4 <arm_mat_mult_f32+0x12c>
 8002376:	9b06      	ldr	r3, [sp, #24]
 8002378:	18ff      	adds	r7, r7, r3
          in2 = pIn1[3];
          sum += in1 * in3;
          in4 = *pIn2;
          pIn2 += numColsB;
          sum += in2 * in4;
          pIn1 += 4u;
 800237a:	9b05      	ldr	r3, [sp, #20]

        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.    
         ** No loop unrolling is used. */
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
 800237c:	9902      	ldr	r1, [sp, #8]
 800237e:	b351      	cbz	r1, 80023d6 <arm_mat_mult_f32+0x20e>
 8002380:	3901      	subs	r1, #1
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 8002382:	edd7 1a00 	vldr	s3, [r7]
 8002386:	ecb3 1a01 	vldmia	r3!, {s2}
          pIn2 += numColsB;

          /* Decrement the loop counter */
          colCnt--;
 800238a:	b28a      	uxth	r2, r1
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 800238c:	ee41 7a21 	vmla.f32	s15, s2, s3
 8002390:	f001 0101 	and.w	r1, r1, #1
          pIn2 += numColsB;
 8002394:	197f      	adds	r7, r7, r5

        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.    
         ** No loop unrolling is used. */
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
 8002396:	b1f2      	cbz	r2, 80023d6 <arm_mat_mult_f32+0x20e>
 8002398:	b149      	cbz	r1, 80023ae <arm_mat_mult_f32+0x1e6>
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 800239a:	ed97 2a00 	vldr	s4, [r7]
 800239e:	ecf3 2a01 	vldmia	r3!, {s5}
          pIn2 += numColsB;

          /* Decrement the loop counter */
          colCnt--;
 80023a2:	3a01      	subs	r2, #1
 80023a4:	b292      	uxth	r2, r2
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 80023a6:	ee42 7a82 	vmla.f32	s15, s5, s4
          pIn2 += numColsB;
 80023aa:	197f      	adds	r7, r7, r5

        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.    
         ** No loop unrolling is used. */
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
 80023ac:	b19a      	cbz	r2, 80023d6 <arm_mat_mult_f32+0x20e>
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 80023ae:	4619      	mov	r1, r3
 80023b0:	ecb1 3a01 	vldmia	r1!, {s6}
 80023b4:	edd7 3a00 	vldr	s7, [r7]
          pIn2 += numColsB;
 80023b8:	197f      	adds	r7, r7, r5
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 80023ba:	ee43 7a23 	vmla.f32	s15, s6, s7
 80023be:	ed93 4a01 	vldr	s8, [r3, #4]
 80023c2:	edd7 4a00 	vldr	s9, [r7]
          pIn2 += numColsB;

          /* Decrement the loop counter */
          colCnt--;
 80023c6:	1e93      	subs	r3, r2, #2
 80023c8:	b29a      	uxth	r2, r3
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
        {
          /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
          sum += *pIn1++ * (*pIn2);
 80023ca:	ee44 7a24 	vmla.f32	s15, s8, s9
 80023ce:	1d0b      	adds	r3, r1, #4
          pIn2 += numColsB;
 80023d0:	197f      	adds	r7, r7, r5

        /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.    
         ** No loop unrolling is used. */
        colCnt = numColsA % 0x4u;

        while(colCnt > 0u)
 80023d2:	2a00      	cmp	r2, #0
 80023d4:	d1eb      	bne.n	80023ae <arm_mat_mult_f32+0x1e6>

        /* Store the result in the destination buffer */
        *px++ = sum;

        /* Update the pointer pIn2 to point to the  starting address of the next column */
        j++;
 80023d6:	f10c 0c01 	add.w	ip, ip, #1
        pIn2 = pSrcB->pData + j;

        /* Decrement the column loop counter */
        col--;

      } while(col > 0u);
 80023da:	9904      	ldr	r1, [sp, #16]
        /* Store the result in the destination buffer */
        *px++ = sum;

        /* Update the pointer pIn2 to point to the  starting address of the next column */
        j++;
        pIn2 = pSrcB->pData + j;
 80023dc:	9a03      	ldr	r2, [sp, #12]

        /* Store the result in the destination buffer */
        *px++ = sum;

        /* Update the pointer pIn2 to point to the  starting address of the next column */
        j++;
 80023de:	fa1f fc8c 	uxth.w	ip, ip
        pIn2 = pSrcB->pData + j;

        /* Decrement the column loop counter */
        col--;

      } while(col > 0u);
 80023e2:	458c      	cmp	ip, r1
          /* Decrement the loop counter */
          colCnt--;
        }

        /* Store the result in the destination buffer */
        *px++ = sum;
 80023e4:	ece8 7a01 	vstmia	r8!, {s15}

        /* Update the pointer pIn2 to point to the  starting address of the next column */
        j++;
        pIn2 = pSrcB->pData + j;
 80023e8:	eb02 078c 	add.w	r7, r2, ip, lsl #2

        /* Decrement the column loop counter */
        col--;

      } while(col > 0u);
 80023ec:	f47f af2b 	bne.w	8002246 <arm_mat_mult_f32+0x7e>
      /* Update the pointer pInA to point to the  starting address of the next row */
      i = i + numColsB;
      pInA = pInA + numColsA;

      /* Decrement the row loop counter */
      row--;
 80023f0:	9b07      	ldr	r3, [sp, #28]
      } while(col > 0u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

      /* Update the pointer pInA to point to the  starting address of the next row */
      i = i + numColsB;
 80023f2:	9a08      	ldr	r2, [sp, #32]
      pInA = pInA + numColsA;

      /* Decrement the row loop counter */
      row--;
 80023f4:	1e59      	subs	r1, r3, #1
 80023f6:	b28b      	uxth	r3, r1
 80023f8:	9307      	str	r3, [sp, #28]
      } while(col > 0u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

      /* Update the pointer pInA to point to the  starting address of the next row */
      i = i + numColsB;
 80023fa:	4494      	add	ip, r2
      pInA = pInA + numColsA;
 80023fc:	990a      	ldr	r1, [sp, #40]	; 0x28

      /* Decrement the row loop counter */
      row--;

    } while(row > 0u);
 80023fe:	9a07      	ldr	r2, [sp, #28]
      } while(col > 0u);

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

      /* Update the pointer pInA to point to the  starting address of the next row */
      i = i + numColsB;
 8002400:	fa1f fc8c 	uxth.w	ip, ip
 8002404:	f8cd c020 	str.w	ip, [sp, #32]
      pInA = pInA + numColsA;
 8002408:	4489      	add	r9, r1

      /* Decrement the row loop counter */
      row--;

    } while(row > 0u);
 800240a:	2a00      	cmp	r2, #0
 800240c:	f47f af10 	bne.w	8002230 <arm_mat_mult_f32+0x68>
    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 8002410:	4610      	mov	r0, r2
  }

  /* Return to application */
  return (status);
}
 8002412:	b240      	sxtb	r0, r0
 8002414:	b00c      	add	sp, #48	; 0x30
 8002416:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800241a:	4770      	bx	lr

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 800241c:	eddf 7a02 	vldr	s15, [pc, #8]	; 8002428 <arm_mat_mult_f32+0x260>

        /* Initiate the pointer pIn1 to point to the starting address of the column being processed */
        pIn1 = pInA;
 8002420:	464b      	mov	r3, r9
 8002422:	e7ab      	b.n	800237c <arm_mat_mult_f32+0x1b4>
  if((pSrcA->numCols != pSrcB->numRows) ||
     (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
  {

    /* Set status as ARM_MATH_SIZE_MISMATCH */
    status = ARM_MATH_SIZE_MISMATCH;
 8002424:	20fd      	movs	r0, #253	; 0xfd
 8002426:	e7f4      	b.n	8002412 <arm_mat_mult_f32+0x24a>
 8002428:	00000000 	.word	0x00000000

0800242c <arm_mat_trans_f32>:


arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
  arm_matrix_instance_f32 * pDst)
{
 800242c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 8002430:	8802      	ldrh	r2, [r0, #0]

#ifdef ARM_MATH_MATRIX_CHECK


  /* Check for matrix mismatch condition */
  if((pSrc->numRows != pDst->numCols) || (pSrc->numCols != pDst->numRows))
 8002432:	884b      	ldrh	r3, [r1, #2]

arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
  arm_matrix_instance_f32 * pDst)
{
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 8002434:	f8d0 c004 	ldr.w	ip, [r0, #4]


arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
  arm_matrix_instance_f32 * pDst)
{
 8002438:	b088      	sub	sp, #32
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
 800243a:	9203      	str	r2, [sp, #12]
arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
  arm_matrix_instance_f32 * pDst)
{
  float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800243c:	684a      	ldr	r2, [r1, #4]
 800243e:	9204      	str	r2, [sp, #16]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  uint16_t nRows = pSrc->numRows;                /* number of rows */
  uint16_t nColumns = pSrc->numCols;             /* number of columns */
 8002440:	8842      	ldrh	r2, [r0, #2]

#ifdef ARM_MATH_MATRIX_CHECK


  /* Check for matrix mismatch condition */
  if((pSrc->numRows != pDst->numCols) || (pSrc->numCols != pDst->numRows))
 8002442:	9803      	ldr	r0, [sp, #12]
 8002444:	4283      	cmp	r3, r0
 8002446:	f040 80cb 	bne.w	80025e0 <arm_mat_trans_f32+0x1b4>
 800244a:	8809      	ldrh	r1, [r1, #0]
 800244c:	4291      	cmp	r1, r2
 800244e:	f040 80c7 	bne.w	80025e0 <arm_mat_trans_f32+0x1b4>
 8002452:	f001 0503 	and.w	r5, r1, #3
 8002456:	9501      	str	r5, [sp, #4]
 8002458:	ea4f 0a91 	mov.w	sl, r1, lsr #2
  * @return 	The function returns either  <code>ARM_MATH_SIZE_MISMATCH</code>    
  * or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
  */


arm_status arm_mat_trans_f32(
 800245c:	9f01      	ldr	r7, [sp, #4]
 800245e:	f8cd a008 	str.w	sl, [sp, #8]
 8002462:	f10a 36ff 	add.w	r6, sl, #4294967295
 8002466:	1e7a      	subs	r2, r7, #1
 8002468:	0085      	lsls	r5, r0, #2
 800246a:	b2b3      	uxth	r3, r6
 800246c:	00c0      	lsls	r0, r0, #3
 800246e:	b291      	uxth	r1, r2
 8002470:	3301      	adds	r3, #1
 8002472:	eb00 0645 	add.w	r6, r0, r5, lsl #1
 8002476:	1c4a      	adds	r2, r1, #1
 8002478:	9f03      	ldr	r7, [sp, #12]
 800247a:	0119      	lsls	r1, r3, #4
 800247c:	fb06 f303 	mul.w	r3, r6, r3
 8002480:	9307      	str	r3, [sp, #28]
 8002482:	0093      	lsls	r3, r2, #2
 8002484:	013f      	lsls	r7, r7, #4
 8002486:	9106      	str	r1, [sp, #24]
 8002488:	9305      	str	r3, [sp, #20]
 800248a:	f04f 0900 	mov.w	r9, #0
    {
      /* Loop Unrolling */
      blkCnt = nColumns >> 2;

      /* The pointer px is set to starting address of the column being processed */
      px = pOut + i;
 800248e:	9a04      	ldr	r2, [sp, #16]

      /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
       ** a second loop below computes the remaining 1 to 3 samples. */
      while(blkCnt > 0u)        /* column loop */
 8002490:	9902      	ldr	r1, [sp, #8]
    {
      /* Loop Unrolling */
      blkCnt = nColumns >> 2;

      /* The pointer px is set to starting address of the column being processed */
      px = pOut + i;
 8002492:	eb02 0889 	add.w	r8, r2, r9, lsl #2

      /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
       ** a second loop below computes the remaining 1 to 3 samples. */
      while(blkCnt > 0u)        /* column loop */
 8002496:	2900      	cmp	r1, #0
 8002498:	d06d      	beq.n	8002576 <arm_mat_trans_f32+0x14a>
      {
        /* Read and store the input element in the destination */
        *px = *pIn++;
 800249a:	f8dc 4000 	ldr.w	r4, [ip]
 800249e:	f8c8 4000 	str.w	r4, [r8]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 80024a2:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80024a6:	9c02      	ldr	r4, [sp, #8]
  * @return 	The function returns either  <code>ARM_MATH_SIZE_MISMATCH</code>    
  * or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
  */


arm_status arm_mat_trans_f32(
 80024a8:	eb08 0a05 	add.w	sl, r8, r5

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 80024ac:	eb08 0100 	add.w	r1, r8, r0

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 80024b0:	f8ca 3000 	str.w	r3, [sl]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 80024b4:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80024b8:	600a      	str	r2, [r1, #0]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 80024ba:	eb0a 0300 	add.w	r3, sl, r0
 80024be:	f104 3bff 	add.w	fp, r4, #4294967295
 80024c2:	f8dc 200c 	ldr.w	r2, [ip, #12]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Decrement the column loop counter */
        blkCnt--;
 80024c6:	fa1f f48b 	uxth.w	r4, fp

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	f00b 0b01 	and.w	fp, fp, #1
  * @return 	The function returns either  <code>ARM_MATH_SIZE_MISMATCH</code>    
  * or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
  */


arm_status arm_mat_trans_f32(
 80024d0:	f10c 0310 	add.w	r3, ip, #16
 80024d4:	eb08 0207 	add.w	r2, r8, r7
 80024d8:	44b2      	add	sl, r6
      /* The pointer px is set to starting address of the column being processed */
      px = pOut + i;

      /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
       ** a second loop below computes the remaining 1 to 3 samples. */
      while(blkCnt > 0u)        /* column loop */
 80024da:	2c00      	cmp	r4, #0
 80024dc:	d047      	beq.n	800256e <arm_mat_trans_f32+0x142>
 80024de:	f1bb 0f00 	cmp.w	fp, #0
 80024e2:	d016      	beq.n	8002512 <arm_mat_trans_f32+0xe6>
      {
        /* Read and store the input element in the destination */
        *px = *pIn++;
 80024e4:	6819      	ldr	r1, [r3, #0]
 80024e6:	6011      	str	r1, [r2, #0]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 80024e8:	f8d3 b004 	ldr.w	fp, [r3, #4]
 80024ec:	f8ca b000 	str.w	fp, [sl]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 80024f0:	edd3 7a02 	vldr	s15, [r3, #8]
 80024f4:	1811      	adds	r1, r2, r0
 80024f6:	edc1 7a00 	vstr	s15, [r1]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Decrement the column loop counter */
        blkCnt--;
 80024fa:	3c01      	subs	r4, #1

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 80024fc:	ed93 0a03 	vldr	s0, [r3, #12]
 8002500:	eb0a 0100 	add.w	r1, sl, r0

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Decrement the column loop counter */
        blkCnt--;
 8002504:	b2a4      	uxth	r4, r4

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 8002506:	ed81 0a00 	vstr	s0, [r1]
  * @return 	The function returns either  <code>ARM_MATH_SIZE_MISMATCH</code>    
  * or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
  */


arm_status arm_mat_trans_f32(
 800250a:	3310      	adds	r3, #16
 800250c:	19d2      	adds	r2, r2, r7
 800250e:	44b2      	add	sl, r6
      /* The pointer px is set to starting address of the column being processed */
      px = pOut + i;

      /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
       ** a second loop below computes the remaining 1 to 3 samples. */
      while(blkCnt > 0u)        /* column loop */
 8002510:	b36c      	cbz	r4, 800256e <arm_mat_trans_f32+0x142>
      {
        /* Read and store the input element in the destination */
        *px = *pIn++;
 8002512:	f8d3 b000 	ldr.w	fp, [r3]
 8002516:	f8c2 b000 	str.w	fp, [r2]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 800251a:	6859      	ldr	r1, [r3, #4]
 800251c:	f8ca 1000 	str.w	r1, [sl]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 8002520:	edd3 0a02 	vldr	s1, [r3, #8]
 8002524:	1811      	adds	r1, r2, r0
 8002526:	edc1 0a00 	vstr	s1, [r1]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 800252a:	ed93 1a03 	vldr	s2, [r3, #12]
 800252e:	eb0a 0100 	add.w	r1, sl, r0
 8002532:	ed81 1a00 	vstr	s2, [r1]
  * @return 	The function returns either  <code>ARM_MATH_SIZE_MISMATCH</code>    
  * or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
  */


arm_status arm_mat_trans_f32(
 8002536:	19d2      	adds	r2, r2, r7
      /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
       ** a second loop below computes the remaining 1 to 3 samples. */
      while(blkCnt > 0u)        /* column loop */
      {
        /* Read and store the input element in the destination */
        *px = *pIn++;
 8002538:	f8d3 b010 	ldr.w	fp, [r3, #16]
 800253c:	f8c2 b000 	str.w	fp, [r2]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 8002540:	f8d3 b014 	ldr.w	fp, [r3, #20]
 8002544:	44b2      	add	sl, r6

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 8002546:	1811      	adds	r1, r2, r0

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 8002548:	f8ca b000 	str.w	fp, [sl]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 800254c:	edd3 1a06 	vldr	s3, [r3, #24]
 8002550:	edc1 1a00 	vstr	s3, [r1]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Decrement the column loop counter */
        blkCnt--;
 8002554:	3c02      	subs	r4, #2

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 8002556:	ed93 2a07 	vldr	s4, [r3, #28]
 800255a:	eb0a 0100 	add.w	r1, sl, r0

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Decrement the column loop counter */
        blkCnt--;
 800255e:	b2a4      	uxth	r4, r4

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Read and store the input element in the destination */
        *px = *pIn++;
 8002560:	ed81 2a00 	vstr	s4, [r1]
  * @return 	The function returns either  <code>ARM_MATH_SIZE_MISMATCH</code>    
  * or <code>ARM_MATH_SUCCESS</code> based on the outcome of size checking.    
  */


arm_status arm_mat_trans_f32(
 8002564:	3320      	adds	r3, #32
 8002566:	19d2      	adds	r2, r2, r7
 8002568:	44b2      	add	sl, r6
      /* The pointer px is set to starting address of the column being processed */
      px = pOut + i;

      /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
       ** a second loop below computes the remaining 1 to 3 samples. */
      while(blkCnt > 0u)        /* column loop */
 800256a:	2c00      	cmp	r4, #0
 800256c:	d1d1      	bne.n	8002512 <arm_mat_trans_f32+0xe6>
 800256e:	9b06      	ldr	r3, [sp, #24]
 8002570:	9a07      	ldr	r2, [sp, #28]
 8002572:	449c      	add	ip, r3
 8002574:	4490      	add	r8, r2
      }

      /* Perform matrix transpose for last 3 samples here. */
      blkCnt = nColumns % 0x4u;

      while(blkCnt > 0u)
 8002576:	9901      	ldr	r1, [sp, #4]
 8002578:	b321      	cbz	r1, 80025c4 <arm_mat_trans_f32+0x198>
      {
        /* Read and store the input element in the destination */
        *px = *pIn++;
 800257a:	4663      	mov	r3, ip
 800257c:	3901      	subs	r1, #1
 800257e:	f853 4b04 	ldr.w	r4, [r3], #4

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Decrement the column loop counter */
        blkCnt--;
 8002582:	b28a      	uxth	r2, r1
      blkCnt = nColumns % 0x4u;

      while(blkCnt > 0u)
      {
        /* Read and store the input element in the destination */
        *px = *pIn++;
 8002584:	f8c8 4000 	str.w	r4, [r8]
 8002588:	f001 0101 	and.w	r1, r1, #1

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;
 800258c:	44a8      	add	r8, r5
      }

      /* Perform matrix transpose for last 3 samples here. */
      blkCnt = nColumns % 0x4u;

      while(blkCnt > 0u)
 800258e:	b1ba      	cbz	r2, 80025c0 <arm_mat_trans_f32+0x194>
 8002590:	b139      	cbz	r1, 80025a2 <arm_mat_trans_f32+0x176>
      {
        /* Read and store the input element in the destination */
        *px = *pIn++;
 8002592:	f853 1b04 	ldr.w	r1, [r3], #4

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Decrement the column loop counter */
        blkCnt--;
 8002596:	3a01      	subs	r2, #1
 8002598:	b292      	uxth	r2, r2
      blkCnt = nColumns % 0x4u;

      while(blkCnt > 0u)
      {
        /* Read and store the input element in the destination */
        *px = *pIn++;
 800259a:	f8c8 1000 	str.w	r1, [r8]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;
 800259e:	44a8      	add	r8, r5
      }

      /* Perform matrix transpose for last 3 samples here. */
      blkCnt = nColumns % 0x4u;

      while(blkCnt > 0u)
 80025a0:	b172      	cbz	r2, 80025c0 <arm_mat_trans_f32+0x194>
      {
        /* Read and store the input element in the destination */
        *px = *pIn++;
 80025a2:	4619      	mov	r1, r3

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;

        /* Decrement the column loop counter */
        blkCnt--;
 80025a4:	3a02      	subs	r2, #2
      blkCnt = nColumns % 0x4u;

      while(blkCnt > 0u)
      {
        /* Read and store the input element in the destination */
        *px = *pIn++;
 80025a6:	f851 4b04 	ldr.w	r4, [r1], #4
 80025aa:	f8c8 4000 	str.w	r4, [r8]
 80025ae:	685b      	ldr	r3, [r3, #4]

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;
 80025b0:	44a8      	add	r8, r5

        /* Decrement the column loop counter */
        blkCnt--;
 80025b2:	b292      	uxth	r2, r2
      blkCnt = nColumns % 0x4u;

      while(blkCnt > 0u)
      {
        /* Read and store the input element in the destination */
        *px = *pIn++;
 80025b4:	f8c8 3000 	str.w	r3, [r8]
 80025b8:	1d0b      	adds	r3, r1, #4

        /* Update the pointer px to point to the next row of the transposed matrix */
        px += nRows;
 80025ba:	44a8      	add	r8, r5
      }

      /* Perform matrix transpose for last 3 samples here. */
      blkCnt = nColumns % 0x4u;

      while(blkCnt > 0u)
 80025bc:	2a00      	cmp	r2, #0
 80025be:	d1f0      	bne.n	80025a2 <arm_mat_trans_f32+0x176>
 80025c0:	9905      	ldr	r1, [sp, #20]
 80025c2:	448c      	add	ip, r1
        col--;
      }

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

      i++;
 80025c4:	f109 0901 	add.w	r9, r9, #1

      /* Decrement the row loop counter */
      row--;

    } while(row > 0u);          /* row loop end  */
 80025c8:	9a03      	ldr	r2, [sp, #12]
        col--;
      }

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

      i++;
 80025ca:	fa1f f989 	uxth.w	r9, r9

      /* Decrement the row loop counter */
      row--;

    } while(row > 0u);          /* row loop end  */
 80025ce:	4591      	cmp	r9, r2
 80025d0:	f47f af5d 	bne.w	800248e <arm_mat_trans_f32+0x62>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 80025d4:	2000      	movs	r0, #0
  }

  /* Return to application */
  return (status);
}
 80025d6:	b240      	sxtb	r0, r0
 80025d8:	b008      	add	sp, #32
 80025da:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80025de:	4770      	bx	lr

  /* Check for matrix mismatch condition */
  if((pSrc->numRows != pDst->numCols) || (pSrc->numCols != pDst->numRows))
  {
    /* Set status as ARM_MATH_SIZE_MISMATCH */
    status = ARM_MATH_SIZE_MISMATCH;
 80025e0:	20fd      	movs	r0, #253	; 0xfd
 80025e2:	e7f8      	b.n	80025d6 <arm_mat_trans_f32+0x1aa>

080025e4 <log10>:
 80025e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025e8:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 80026c4 <log10+0xe0>
 80025ec:	b08a      	sub	sp, #40	; 0x28
 80025ee:	4604      	mov	r4, r0
 80025f0:	460d      	mov	r5, r1
 80025f2:	f000 f869 	bl	80026c8 <__ieee754_log10>
 80025f6:	f998 3000 	ldrsb.w	r3, [r8]
 80025fa:	3301      	adds	r3, #1
 80025fc:	4606      	mov	r6, r0
 80025fe:	460f      	mov	r7, r1
 8002600:	d00b      	beq.n	800261a <log10+0x36>
 8002602:	4620      	mov	r0, r4
 8002604:	4629      	mov	r1, r5
 8002606:	f000 f8f3 	bl	80027f0 <__fpclassifyd>
 800260a:	b130      	cbz	r0, 800261a <log10+0x36>
 800260c:	4620      	mov	r0, r4
 800260e:	4629      	mov	r1, r5
 8002610:	2200      	movs	r2, #0
 8002612:	2300      	movs	r3, #0
 8002614:	f000 ff58 	bl	80034c8 <__aeabi_dcmple>
 8002618:	b920      	cbnz	r0, 8002624 <log10+0x40>
 800261a:	4630      	mov	r0, r6
 800261c:	4639      	mov	r1, r7
 800261e:	b00a      	add	sp, #40	; 0x28
 8002620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002624:	4825      	ldr	r0, [pc, #148]	; (80026bc <log10+0xd8>)
 8002626:	f898 6000 	ldrb.w	r6, [r8]
 800262a:	9001      	str	r0, [sp, #4]
 800262c:	2100      	movs	r1, #0
 800262e:	9108      	str	r1, [sp, #32]
 8002630:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002634:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8002638:	bb4e      	cbnz	r6, 800268e <log10+0xaa>
 800263a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800263e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002642:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
 8002646:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800264a:	4620      	mov	r0, r4
 800264c:	4629      	mov	r1, r5
 800264e:	2200      	movs	r2, #0
 8002650:	2300      	movs	r3, #0
 8002652:	f000 ff25 	bl	80034a0 <__aeabi_dcmpeq>
 8002656:	b160      	cbz	r0, 8002672 <log10+0x8e>
 8002658:	2302      	movs	r3, #2
 800265a:	429e      	cmp	r6, r3
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	d022      	beq.n	80026a6 <log10+0xc2>
 8002660:	4668      	mov	r0, sp
 8002662:	f000 f8f9 	bl	8002858 <matherr>
 8002666:	b1f0      	cbz	r0, 80026a6 <log10+0xc2>
 8002668:	9808      	ldr	r0, [sp, #32]
 800266a:	bb08      	cbnz	r0, 80026b0 <log10+0xcc>
 800266c:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8002670:	e7d3      	b.n	800261a <log10+0x36>
 8002672:	2201      	movs	r2, #1
 8002674:	2e02      	cmp	r6, #2
 8002676:	9200      	str	r2, [sp, #0]
 8002678:	d010      	beq.n	800269c <log10+0xb8>
 800267a:	4668      	mov	r0, sp
 800267c:	f000 f8ec 	bl	8002858 <matherr>
 8002680:	b160      	cbz	r0, 800269c <log10+0xb8>
 8002682:	480f      	ldr	r0, [pc, #60]	; (80026c0 <log10+0xdc>)
 8002684:	f000 f8ea 	bl	800285c <nan>
 8002688:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800268c:	e7ec      	b.n	8002668 <log10+0x84>
 800268e:	2300      	movs	r3, #0
 8002690:	2200      	movs	r2, #0
 8002692:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
 8002696:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800269a:	e7d6      	b.n	800264a <log10+0x66>
 800269c:	f000 ffaa 	bl	80035f4 <__errno>
 80026a0:	2721      	movs	r7, #33	; 0x21
 80026a2:	6007      	str	r7, [r0, #0]
 80026a4:	e7ed      	b.n	8002682 <log10+0x9e>
 80026a6:	f000 ffa5 	bl	80035f4 <__errno>
 80026aa:	2622      	movs	r6, #34	; 0x22
 80026ac:	6006      	str	r6, [r0, #0]
 80026ae:	e7db      	b.n	8002668 <log10+0x84>
 80026b0:	f000 ffa0 	bl	80035f4 <__errno>
 80026b4:	9908      	ldr	r1, [sp, #32]
 80026b6:	6001      	str	r1, [r0, #0]
 80026b8:	e7d8      	b.n	800266c <log10+0x88>
 80026ba:	bf00      	nop
 80026bc:	08003928 	.word	0x08003928
 80026c0:	08003930 	.word	0x08003930
 80026c4:	200008e4 	.word	0x200008e4

080026c8 <__ieee754_log10>:
 80026c8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80026cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80026d0:	460a      	mov	r2, r1
 80026d2:	4606      	mov	r6, r0
 80026d4:	460f      	mov	r7, r1
 80026d6:	4604      	mov	r4, r0
 80026d8:	460d      	mov	r5, r1
 80026da:	da1e      	bge.n	800271a <__ieee754_log10+0x52>
 80026dc:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80026e0:	4302      	orrs	r2, r0
 80026e2:	d063      	beq.n	80027ac <__ieee754_log10+0xe4>
 80026e4:	2900      	cmp	r1, #0
 80026e6:	db6b      	blt.n	80027c0 <__ieee754_log10+0xf8>
 80026e8:	2300      	movs	r3, #0
 80026ea:	2200      	movs	r2, #0
 80026ec:	f2c4 3350 	movt	r3, #17232	; 0x4350
 80026f0:	f000 fc6e 	bl	8002fd0 <__aeabi_dmul>
 80026f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026f8:	460a      	mov	r2, r1
 80026fa:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
 80026fe:	429a      	cmp	r2, r3
 8002700:	460f      	mov	r7, r1
 8002702:	4606      	mov	r6, r0
 8002704:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8002708:	dd0e      	ble.n	8002728 <__ieee754_log10+0x60>
 800270a:	4630      	mov	r0, r6
 800270c:	4639      	mov	r1, r7
 800270e:	4632      	mov	r2, r6
 8002710:	463b      	mov	r3, r7
 8002712:	f000 faab 	bl	8002c6c <__adddf3>
 8002716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800271a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800271e:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
 8002722:	2100      	movs	r1, #0
 8002724:	429a      	cmp	r2, r3
 8002726:	dcf0      	bgt.n	800270a <__ieee754_log10+0x42>
 8002728:	1513      	asrs	r3, r2, #20
 800272a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800272e:	1858      	adds	r0, r3, r1
 8002730:	ea4f 78d0 	mov.w	r8, r0, lsr #31
 8002734:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002738:	4440      	add	r0, r8
 800273a:	f422 0970 	bic.w	r9, r2, #15728640	; 0xf00000
 800273e:	f5c8 787f 	rsb	r8, r8, #1020	; 0x3fc
 8002742:	f000 fbdf 	bl	8002f04 <__aeabi_i2d>
 8002746:	f108 0803 	add.w	r8, r8, #3
 800274a:	ea49 5708 	orr.w	r7, r9, r8, lsl #20
 800274e:	4604      	mov	r4, r0
 8002750:	460d      	mov	r5, r1
 8002752:	4630      	mov	r0, r6
 8002754:	4639      	mov	r1, r7
 8002756:	f000 f887 	bl	8002868 <__ieee754_log>
 800275a:	a31f      	add	r3, pc, #124	; (adr r3, 80027d8 <__ieee754_log10+0x110>)
 800275c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002760:	4680      	mov	r8, r0
 8002762:	4689      	mov	r9, r1
 8002764:	4620      	mov	r0, r4
 8002766:	4629      	mov	r1, r5
 8002768:	f000 fc32 	bl	8002fd0 <__aeabi_dmul>
 800276c:	a31c      	add	r3, pc, #112	; (adr r3, 80027e0 <__ieee754_log10+0x118>)
 800276e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002772:	4606      	mov	r6, r0
 8002774:	460f      	mov	r7, r1
 8002776:	4620      	mov	r0, r4
 8002778:	4629      	mov	r1, r5
 800277a:	f000 fc29 	bl	8002fd0 <__aeabi_dmul>
 800277e:	a31a      	add	r3, pc, #104	; (adr r3, 80027e8 <__ieee754_log10+0x120>)
 8002780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002784:	4604      	mov	r4, r0
 8002786:	460d      	mov	r5, r1
 8002788:	4640      	mov	r0, r8
 800278a:	4649      	mov	r1, r9
 800278c:	f000 fc20 	bl	8002fd0 <__aeabi_dmul>
 8002790:	4602      	mov	r2, r0
 8002792:	460b      	mov	r3, r1
 8002794:	4620      	mov	r0, r4
 8002796:	4629      	mov	r1, r5
 8002798:	f000 fa68 	bl	8002c6c <__adddf3>
 800279c:	4602      	mov	r2, r0
 800279e:	460b      	mov	r3, r1
 80027a0:	4630      	mov	r0, r6
 80027a2:	4639      	mov	r1, r7
 80027a4:	f000 fa62 	bl	8002c6c <__adddf3>
 80027a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027ac:	2100      	movs	r1, #0
 80027ae:	2000      	movs	r0, #0
 80027b0:	2200      	movs	r2, #0
 80027b2:	2300      	movs	r3, #0
 80027b4:	f2cc 3150 	movt	r1, #50000	; 0xc350
 80027b8:	f000 fd34 	bl	8003224 <__aeabi_ddiv>
 80027bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027c0:	4602      	mov	r2, r0
 80027c2:	460b      	mov	r3, r1
 80027c4:	f000 fa50 	bl	8002c68 <__aeabi_dsub>
 80027c8:	2200      	movs	r2, #0
 80027ca:	2300      	movs	r3, #0
 80027cc:	f000 fd2a 	bl	8003224 <__aeabi_ddiv>
 80027d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027d4:	f3af 8000 	nop.w
 80027d8:	509f6000 	.word	0x509f6000
 80027dc:	3fd34413 	.word	0x3fd34413
 80027e0:	11f12b36 	.word	0x11f12b36
 80027e4:	3d59fef3 	.word	0x3d59fef3
 80027e8:	1526e50e 	.word	0x1526e50e
 80027ec:	3fdbcb7b 	.word	0x3fdbcb7b

080027f0 <__fpclassifyd>:
 80027f0:	460b      	mov	r3, r1
 80027f2:	b161      	cbz	r1, 800280e <__fpclassifyd+0x1e>
 80027f4:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80027f8:	d009      	beq.n	800280e <__fpclassifyd+0x1e>
 80027fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027fe:	f5a3 1180 	sub.w	r1, r3, #1048576	; 0x100000
 8002802:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8002806:	4291      	cmp	r1, r2
 8002808:	d805      	bhi.n	8002816 <__fpclassifyd+0x26>
 800280a:	2004      	movs	r0, #4
 800280c:	4770      	bx	lr
 800280e:	2800      	cmp	r0, #0
 8002810:	d1f3      	bne.n	80027fa <__fpclassifyd+0xa>
 8002812:	2002      	movs	r0, #2
 8002814:	4770      	bx	lr
 8002816:	f103 41ff 	add.w	r1, r3, #2139095040	; 0x7f800000
 800281a:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
 800281e:	4291      	cmp	r1, r2
 8002820:	d9f3      	bls.n	800280a <__fpclassifyd+0x1a>
 8002822:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002826:	f2c0 020f 	movt	r2, #15
 800282a:	4293      	cmp	r3, r2
 800282c:	d801      	bhi.n	8002832 <__fpclassifyd+0x42>
 800282e:	2003      	movs	r0, #3
 8002830:	4770      	bx	lr
 8002832:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8002836:	4291      	cmp	r1, r2
 8002838:	d9f9      	bls.n	800282e <__fpclassifyd+0x3e>
 800283a:	2200      	movs	r2, #0
 800283c:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8002840:	4293      	cmp	r3, r2
 8002842:	d004      	beq.n	800284e <__fpclassifyd+0x5e>
 8002844:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8002848:	d001      	beq.n	800284e <__fpclassifyd+0x5e>
 800284a:	2000      	movs	r0, #0
 800284c:	4770      	bx	lr
 800284e:	f1d0 0001 	rsbs	r0, r0, #1
 8002852:	bf38      	it	cc
 8002854:	2000      	movcc	r0, #0
 8002856:	4770      	bx	lr

08002858 <matherr>:
 8002858:	2000      	movs	r0, #0
 800285a:	4770      	bx	lr

0800285c <nan>:
 800285c:	2100      	movs	r1, #0
 800285e:	2000      	movs	r0, #0
 8002860:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop

08002868 <__ieee754_log>:
 8002868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800286c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8002870:	b087      	sub	sp, #28
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	4604      	mov	r4, r0
 8002878:	460d      	mov	r5, r1
 800287a:	460e      	mov	r6, r1
 800287c:	da64      	bge.n	8002948 <__ieee754_log+0xe0>
 800287e:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 8002882:	4305      	orrs	r5, r0
 8002884:	f000 8100 	beq.w	8002a88 <__ieee754_log+0x220>
 8002888:	2900      	cmp	r1, #0
 800288a:	f2c0 817f 	blt.w	8002b8c <__ieee754_log+0x324>
 800288e:	2300      	movs	r3, #0
 8002890:	2200      	movs	r2, #0
 8002892:	f2c4 3350 	movt	r3, #17232	; 0x4350
 8002896:	f000 fb9b 	bl	8002fd0 <__aeabi_dmul>
 800289a:	4602      	mov	r2, r0
 800289c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80028a0:	460d      	mov	r5, r1
 80028a2:	f6c7 70ef 	movt	r0, #32751	; 0x7fef
 80028a6:	4285      	cmp	r5, r0
 80028a8:	460b      	mov	r3, r1
 80028aa:	f06f 0735 	mvn.w	r7, #53	; 0x35
 80028ae:	dc52      	bgt.n	8002956 <__ieee754_log+0xee>
 80028b0:	f025 467f 	bic.w	r6, r5, #4278190080	; 0xff000000
 80028b4:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
 80028b8:	f506 2415 	add.w	r4, r6, #610304	; 0x95000
 80028bc:	f604 7364 	addw	r3, r4, #3940	; 0xf64
 80028c0:	f403 1480 	and.w	r4, r3, #1048576	; 0x100000
 80028c4:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 80028c8:	f481 1040 	eor.w	r0, r1, #3145728	; 0x300000
 80028cc:	ea40 0306 	orr.w	r3, r0, r6
 80028d0:	4619      	mov	r1, r3
 80028d2:	2300      	movs	r3, #0
 80028d4:	4610      	mov	r0, r2
 80028d6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 80028da:	2200      	movs	r2, #0
 80028dc:	f000 f9c4 	bl	8002c68 <__aeabi_dsub>
 80028e0:	ea4f 5825 	mov.w	r8, r5, asr #20
 80028e4:	1cb2      	adds	r2, r6, #2
 80028e6:	f2a8 3aff 	subw	sl, r8, #1023	; 0x3ff
 80028ea:	f422 0370 	bic.w	r3, r2, #15728640	; 0xf00000
 80028ee:	eb0a 0b07 	add.w	fp, sl, r7
 80028f2:	2200      	movs	r2, #0
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	eb0b 5814 	add.w	r8, fp, r4, lsr #20
 80028fa:	4682      	mov	sl, r0
 80028fc:	468b      	mov	fp, r1
 80028fe:	dc31      	bgt.n	8002964 <__ieee754_log+0xfc>
 8002900:	2300      	movs	r3, #0
 8002902:	f000 fdcd 	bl	80034a0 <__aeabi_dcmpeq>
 8002906:	2800      	cmp	r0, #0
 8002908:	f000 80c7 	beq.w	8002a9a <__ieee754_log+0x232>
 800290c:	f1b8 0f00 	cmp.w	r8, #0
 8002910:	f000 8143 	beq.w	8002b9a <__ieee754_log+0x332>
 8002914:	4640      	mov	r0, r8
 8002916:	f000 faf5 	bl	8002f04 <__aeabi_i2d>
 800291a:	a3a1      	add	r3, pc, #644	; (adr r3, 8002ba0 <__ieee754_log+0x338>)
 800291c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002920:	4606      	mov	r6, r0
 8002922:	460f      	mov	r7, r1
 8002924:	f000 fb54 	bl	8002fd0 <__aeabi_dmul>
 8002928:	a39f      	add	r3, pc, #636	; (adr r3, 8002ba8 <__ieee754_log+0x340>)
 800292a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800292e:	4604      	mov	r4, r0
 8002930:	460d      	mov	r5, r1
 8002932:	4630      	mov	r0, r6
 8002934:	4639      	mov	r1, r7
 8002936:	f000 fb4b 	bl	8002fd0 <__aeabi_dmul>
 800293a:	4602      	mov	r2, r0
 800293c:	460b      	mov	r3, r1
 800293e:	4620      	mov	r0, r4
 8002940:	4629      	mov	r1, r5
 8002942:	f000 f993 	bl	8002c6c <__adddf3>
 8002946:	e00a      	b.n	800295e <__ieee754_log+0xf6>
 8002948:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800294c:	f6c7 70ef 	movt	r0, #32751	; 0x7fef
 8002950:	2700      	movs	r7, #0
 8002952:	4285      	cmp	r5, r0
 8002954:	ddac      	ble.n	80028b0 <__ieee754_log+0x48>
 8002956:	4610      	mov	r0, r2
 8002958:	4619      	mov	r1, r3
 800295a:	f000 f987 	bl	8002c6c <__adddf3>
 800295e:	b007      	add	sp, #28
 8002960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002964:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002968:	f000 f980 	bl	8002c6c <__adddf3>
 800296c:	4602      	mov	r2, r0
 800296e:	460b      	mov	r3, r1
 8002970:	4650      	mov	r0, sl
 8002972:	4659      	mov	r1, fp
 8002974:	f000 fc56 	bl	8003224 <__aeabi_ddiv>
 8002978:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800297c:	4640      	mov	r0, r8
 800297e:	f000 fac1 	bl	8002f04 <__aeabi_i2d>
 8002982:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002986:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800298a:	4602      	mov	r2, r0
 800298c:	460b      	mov	r3, r1
 800298e:	f000 fb1f 	bl	8002fd0 <__aeabi_dmul>
 8002992:	4602      	mov	r2, r0
 8002994:	460b      	mov	r3, r1
 8002996:	e9cd 0100 	strd	r0, r1, [sp]
 800299a:	f000 fb19 	bl	8002fd0 <__aeabi_dmul>
 800299e:	a384      	add	r3, pc, #528	; (adr r3, 8002bb0 <__ieee754_log+0x348>)
 80029a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029a4:	4604      	mov	r4, r0
 80029a6:	460d      	mov	r5, r1
 80029a8:	f000 fb12 	bl	8002fd0 <__aeabi_dmul>
 80029ac:	a382      	add	r3, pc, #520	; (adr r3, 8002bb8 <__ieee754_log+0x350>)
 80029ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b2:	f000 f95b 	bl	8002c6c <__adddf3>
 80029b6:	4622      	mov	r2, r4
 80029b8:	462b      	mov	r3, r5
 80029ba:	f000 fb09 	bl	8002fd0 <__aeabi_dmul>
 80029be:	a380      	add	r3, pc, #512	; (adr r3, 8002bc0 <__ieee754_log+0x358>)
 80029c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c4:	f000 f952 	bl	8002c6c <__adddf3>
 80029c8:	4622      	mov	r2, r4
 80029ca:	462b      	mov	r3, r5
 80029cc:	f000 fb00 	bl	8002fd0 <__aeabi_dmul>
 80029d0:	a37d      	add	r3, pc, #500	; (adr r3, 8002bc8 <__ieee754_log+0x360>)
 80029d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d6:	f000 f949 	bl	8002c6c <__adddf3>
 80029da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80029de:	f000 faf7 	bl	8002fd0 <__aeabi_dmul>
 80029e2:	a37b      	add	r3, pc, #492	; (adr r3, 8002bd0 <__ieee754_log+0x368>)
 80029e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e8:	e9cd 0100 	strd	r0, r1, [sp]
 80029ec:	4620      	mov	r0, r4
 80029ee:	4629      	mov	r1, r5
 80029f0:	f000 faee 	bl	8002fd0 <__aeabi_dmul>
 80029f4:	a378      	add	r3, pc, #480	; (adr r3, 8002bd8 <__ieee754_log+0x370>)
 80029f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029fa:	f000 f937 	bl	8002c6c <__adddf3>
 80029fe:	4622      	mov	r2, r4
 8002a00:	462b      	mov	r3, r5
 8002a02:	f000 fae5 	bl	8002fd0 <__aeabi_dmul>
 8002a06:	a376      	add	r3, pc, #472	; (adr r3, 8002be0 <__ieee754_log+0x378>)
 8002a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a0c:	f000 f92e 	bl	8002c6c <__adddf3>
 8002a10:	4622      	mov	r2, r4
 8002a12:	462b      	mov	r3, r5
 8002a14:	f000 fadc 	bl	8002fd0 <__aeabi_dmul>
 8002a18:	f5a6 27c2 	sub.w	r7, r6, #397312	; 0x61000
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	460b      	mov	r3, r1
 8002a20:	f5c6 26d7 	rsb	r6, r6, #440320	; 0x6b800
 8002a24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002a28:	f000 f920 	bl	8002c6c <__adddf3>
 8002a2c:	3651      	adds	r6, #81	; 0x51
 8002a2e:	f2a7 477a 	subw	r7, r7, #1146	; 0x47a
 8002a32:	4337      	orrs	r7, r6
 8002a34:	2f00      	cmp	r7, #0
 8002a36:	4604      	mov	r4, r0
 8002a38:	460d      	mov	r5, r1
 8002a3a:	dd58      	ble.n	8002aee <__ieee754_log+0x286>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8002a44:	4650      	mov	r0, sl
 8002a46:	4659      	mov	r1, fp
 8002a48:	f000 fac2 	bl	8002fd0 <__aeabi_dmul>
 8002a4c:	4652      	mov	r2, sl
 8002a4e:	465b      	mov	r3, fp
 8002a50:	f000 fabe 	bl	8002fd0 <__aeabi_dmul>
 8002a54:	4606      	mov	r6, r0
 8002a56:	460f      	mov	r7, r1
 8002a58:	f1b8 0f00 	cmp.w	r8, #0
 8002a5c:	d163      	bne.n	8002b26 <__ieee754_log+0x2be>
 8002a5e:	4622      	mov	r2, r4
 8002a60:	462b      	mov	r3, r5
 8002a62:	f000 f903 	bl	8002c6c <__adddf3>
 8002a66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002a6a:	f000 fab1 	bl	8002fd0 <__aeabi_dmul>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	460b      	mov	r3, r1
 8002a72:	4630      	mov	r0, r6
 8002a74:	4639      	mov	r1, r7
 8002a76:	f000 f8f7 	bl	8002c68 <__aeabi_dsub>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	4650      	mov	r0, sl
 8002a80:	4659      	mov	r1, fp
 8002a82:	f000 f8f1 	bl	8002c68 <__aeabi_dsub>
 8002a86:	e76a      	b.n	800295e <__ieee754_log+0xf6>
 8002a88:	2100      	movs	r1, #0
 8002a8a:	2000      	movs	r0, #0
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	2300      	movs	r3, #0
 8002a90:	f2cc 3150 	movt	r1, #50000	; 0xc350
 8002a94:	f000 fbc6 	bl	8003224 <__aeabi_ddiv>
 8002a98:	e761      	b.n	800295e <__ieee754_log+0xf6>
 8002a9a:	4652      	mov	r2, sl
 8002a9c:	465b      	mov	r3, fp
 8002a9e:	4650      	mov	r0, sl
 8002aa0:	4659      	mov	r1, fp
 8002aa2:	f000 fa95 	bl	8002fd0 <__aeabi_dmul>
 8002aa6:	a350      	add	r3, pc, #320	; (adr r3, 8002be8 <__ieee754_log+0x380>)
 8002aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aac:	4604      	mov	r4, r0
 8002aae:	460d      	mov	r5, r1
 8002ab0:	4650      	mov	r0, sl
 8002ab2:	4659      	mov	r1, fp
 8002ab4:	f000 fa8c 	bl	8002fd0 <__aeabi_dmul>
 8002ab8:	460b      	mov	r3, r1
 8002aba:	2100      	movs	r1, #0
 8002abc:	4602      	mov	r2, r0
 8002abe:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8002ac2:	2000      	movs	r0, #0
 8002ac4:	f000 f8d0 	bl	8002c68 <__aeabi_dsub>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	460b      	mov	r3, r1
 8002acc:	4620      	mov	r0, r4
 8002ace:	4629      	mov	r1, r5
 8002ad0:	f000 fa7e 	bl	8002fd0 <__aeabi_dmul>
 8002ad4:	4604      	mov	r4, r0
 8002ad6:	460d      	mov	r5, r1
 8002ad8:	f1b8 0f00 	cmp.w	r8, #0
 8002adc:	f040 8088 	bne.w	8002bf0 <__ieee754_log+0x388>
 8002ae0:	4650      	mov	r0, sl
 8002ae2:	4659      	mov	r1, fp
 8002ae4:	4622      	mov	r2, r4
 8002ae6:	462b      	mov	r3, r5
 8002ae8:	f000 f8be 	bl	8002c68 <__aeabi_dsub>
 8002aec:	e737      	b.n	800295e <__ieee754_log+0xf6>
 8002aee:	f1b8 0f00 	cmp.w	r8, #0
 8002af2:	f000 80a1 	beq.w	8002c38 <__ieee754_log+0x3d0>
 8002af6:	a32a      	add	r3, pc, #168	; (adr r3, 8002ba0 <__ieee754_log+0x338>)
 8002af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002afc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002b00:	f000 fa66 	bl	8002fd0 <__aeabi_dmul>
 8002b04:	4622      	mov	r2, r4
 8002b06:	462b      	mov	r3, r5
 8002b08:	4606      	mov	r6, r0
 8002b0a:	460f      	mov	r7, r1
 8002b0c:	4650      	mov	r0, sl
 8002b0e:	4659      	mov	r1, fp
 8002b10:	f000 f8aa 	bl	8002c68 <__aeabi_dsub>
 8002b14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002b18:	f000 fa5a 	bl	8002fd0 <__aeabi_dmul>
 8002b1c:	4604      	mov	r4, r0
 8002b1e:	460d      	mov	r5, r1
 8002b20:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002b24:	e072      	b.n	8002c0c <__ieee754_log+0x3a4>
 8002b26:	a31e      	add	r3, pc, #120	; (adr r3, 8002ba0 <__ieee754_log+0x338>)
 8002b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002b30:	f000 fa4e 	bl	8002fd0 <__aeabi_dmul>
 8002b34:	4622      	mov	r2, r4
 8002b36:	4680      	mov	r8, r0
 8002b38:	4689      	mov	r9, r1
 8002b3a:	462b      	mov	r3, r5
 8002b3c:	4630      	mov	r0, r6
 8002b3e:	4639      	mov	r1, r7
 8002b40:	f000 f894 	bl	8002c6c <__adddf3>
 8002b44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002b48:	f000 fa42 	bl	8002fd0 <__aeabi_dmul>
 8002b4c:	a316      	add	r3, pc, #88	; (adr r3, 8002ba8 <__ieee754_log+0x340>)
 8002b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b52:	4604      	mov	r4, r0
 8002b54:	460d      	mov	r5, r1
 8002b56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002b5a:	f000 fa39 	bl	8002fd0 <__aeabi_dmul>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	460b      	mov	r3, r1
 8002b62:	4620      	mov	r0, r4
 8002b64:	4629      	mov	r1, r5
 8002b66:	f000 f881 	bl	8002c6c <__adddf3>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	4630      	mov	r0, r6
 8002b70:	4639      	mov	r1, r7
 8002b72:	f000 f879 	bl	8002c68 <__aeabi_dsub>
 8002b76:	4652      	mov	r2, sl
 8002b78:	465b      	mov	r3, fp
 8002b7a:	f000 f875 	bl	8002c68 <__aeabi_dsub>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	460b      	mov	r3, r1
 8002b82:	4640      	mov	r0, r8
 8002b84:	4649      	mov	r1, r9
 8002b86:	f000 f86f 	bl	8002c68 <__aeabi_dsub>
 8002b8a:	e6e8      	b.n	800295e <__ieee754_log+0xf6>
 8002b8c:	f000 f86c 	bl	8002c68 <__aeabi_dsub>
 8002b90:	2200      	movs	r2, #0
 8002b92:	2300      	movs	r3, #0
 8002b94:	f000 fb46 	bl	8003224 <__aeabi_ddiv>
 8002b98:	e6e1      	b.n	800295e <__ieee754_log+0xf6>
 8002b9a:	2000      	movs	r0, #0
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	e6de      	b.n	800295e <__ieee754_log+0xf6>
 8002ba0:	fee00000 	.word	0xfee00000
 8002ba4:	3fe62e42 	.word	0x3fe62e42
 8002ba8:	35793c76 	.word	0x35793c76
 8002bac:	3dea39ef 	.word	0x3dea39ef
 8002bb0:	df3e5244 	.word	0xdf3e5244
 8002bb4:	3fc2f112 	.word	0x3fc2f112
 8002bb8:	96cb03de 	.word	0x96cb03de
 8002bbc:	3fc74664 	.word	0x3fc74664
 8002bc0:	94229359 	.word	0x94229359
 8002bc4:	3fd24924 	.word	0x3fd24924
 8002bc8:	55555593 	.word	0x55555593
 8002bcc:	3fe55555 	.word	0x3fe55555
 8002bd0:	d078c69f 	.word	0xd078c69f
 8002bd4:	3fc39a09 	.word	0x3fc39a09
 8002bd8:	1d8e78af 	.word	0x1d8e78af
 8002bdc:	3fcc71c5 	.word	0x3fcc71c5
 8002be0:	9997fa04 	.word	0x9997fa04
 8002be4:	3fd99999 	.word	0x3fd99999
 8002be8:	55555555 	.word	0x55555555
 8002bec:	3fd55555 	.word	0x3fd55555
 8002bf0:	4640      	mov	r0, r8
 8002bf2:	f000 f987 	bl	8002f04 <__aeabi_i2d>
 8002bf6:	a316      	add	r3, pc, #88	; (adr r3, 8002c50 <__ieee754_log+0x3e8>)
 8002bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfc:	4680      	mov	r8, r0
 8002bfe:	4689      	mov	r9, r1
 8002c00:	f000 f9e6 	bl	8002fd0 <__aeabi_dmul>
 8002c04:	4606      	mov	r6, r0
 8002c06:	460f      	mov	r7, r1
 8002c08:	4640      	mov	r0, r8
 8002c0a:	4649      	mov	r1, r9
 8002c0c:	a312      	add	r3, pc, #72	; (adr r3, 8002c58 <__ieee754_log+0x3f0>)
 8002c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c12:	f000 f9dd 	bl	8002fd0 <__aeabi_dmul>
 8002c16:	4602      	mov	r2, r0
 8002c18:	460b      	mov	r3, r1
 8002c1a:	4620      	mov	r0, r4
 8002c1c:	4629      	mov	r1, r5
 8002c1e:	f000 f823 	bl	8002c68 <__aeabi_dsub>
 8002c22:	4652      	mov	r2, sl
 8002c24:	465b      	mov	r3, fp
 8002c26:	f000 f81f 	bl	8002c68 <__aeabi_dsub>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	4630      	mov	r0, r6
 8002c30:	4639      	mov	r1, r7
 8002c32:	f000 f819 	bl	8002c68 <__aeabi_dsub>
 8002c36:	e692      	b.n	800295e <__ieee754_log+0xf6>
 8002c38:	4622      	mov	r2, r4
 8002c3a:	462b      	mov	r3, r5
 8002c3c:	4650      	mov	r0, sl
 8002c3e:	4659      	mov	r1, fp
 8002c40:	f000 f812 	bl	8002c68 <__aeabi_dsub>
 8002c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002c48:	f000 f9c2 	bl	8002fd0 <__aeabi_dmul>
 8002c4c:	e715      	b.n	8002a7a <__ieee754_log+0x212>
 8002c4e:	bf00      	nop
 8002c50:	fee00000 	.word	0xfee00000
 8002c54:	3fe62e42 	.word	0x3fe62e42
 8002c58:	35793c76 	.word	0x35793c76
 8002c5c:	3dea39ef 	.word	0x3dea39ef

08002c60 <__aeabi_drsub>:
 8002c60:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8002c64:	e002      	b.n	8002c6c <__adddf3>
 8002c66:	bf00      	nop

08002c68 <__aeabi_dsub>:
 8002c68:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08002c6c <__adddf3>:
 8002c6c:	b530      	push	{r4, r5, lr}
 8002c6e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8002c72:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8002c76:	ea94 0f05 	teq	r4, r5
 8002c7a:	bf08      	it	eq
 8002c7c:	ea90 0f02 	teqeq	r0, r2
 8002c80:	bf1f      	itttt	ne
 8002c82:	ea54 0c00 	orrsne.w	ip, r4, r0
 8002c86:	ea55 0c02 	orrsne.w	ip, r5, r2
 8002c8a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8002c8e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8002c92:	f000 80e2 	beq.w	8002e5a <__adddf3+0x1ee>
 8002c96:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8002c9a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8002c9e:	bfb8      	it	lt
 8002ca0:	426d      	neglt	r5, r5
 8002ca2:	dd0c      	ble.n	8002cbe <__adddf3+0x52>
 8002ca4:	442c      	add	r4, r5
 8002ca6:	ea80 0202 	eor.w	r2, r0, r2
 8002caa:	ea81 0303 	eor.w	r3, r1, r3
 8002cae:	ea82 0000 	eor.w	r0, r2, r0
 8002cb2:	ea83 0101 	eor.w	r1, r3, r1
 8002cb6:	ea80 0202 	eor.w	r2, r0, r2
 8002cba:	ea81 0303 	eor.w	r3, r1, r3
 8002cbe:	2d36      	cmp	r5, #54	; 0x36
 8002cc0:	bf88      	it	hi
 8002cc2:	bd30      	pophi	{r4, r5, pc}
 8002cc4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8002cc8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8002ccc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8002cd0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8002cd4:	d002      	beq.n	8002cdc <__adddf3+0x70>
 8002cd6:	4240      	negs	r0, r0
 8002cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002cdc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8002ce0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8002ce4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8002ce8:	d002      	beq.n	8002cf0 <__adddf3+0x84>
 8002cea:	4252      	negs	r2, r2
 8002cec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8002cf0:	ea94 0f05 	teq	r4, r5
 8002cf4:	f000 80a7 	beq.w	8002e46 <__adddf3+0x1da>
 8002cf8:	f1a4 0401 	sub.w	r4, r4, #1
 8002cfc:	f1d5 0e20 	rsbs	lr, r5, #32
 8002d00:	db0d      	blt.n	8002d1e <__adddf3+0xb2>
 8002d02:	fa02 fc0e 	lsl.w	ip, r2, lr
 8002d06:	fa22 f205 	lsr.w	r2, r2, r5
 8002d0a:	1880      	adds	r0, r0, r2
 8002d0c:	f141 0100 	adc.w	r1, r1, #0
 8002d10:	fa03 f20e 	lsl.w	r2, r3, lr
 8002d14:	1880      	adds	r0, r0, r2
 8002d16:	fa43 f305 	asr.w	r3, r3, r5
 8002d1a:	4159      	adcs	r1, r3
 8002d1c:	e00e      	b.n	8002d3c <__adddf3+0xd0>
 8002d1e:	f1a5 0520 	sub.w	r5, r5, #32
 8002d22:	f10e 0e20 	add.w	lr, lr, #32
 8002d26:	2a01      	cmp	r2, #1
 8002d28:	fa03 fc0e 	lsl.w	ip, r3, lr
 8002d2c:	bf28      	it	cs
 8002d2e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8002d32:	fa43 f305 	asr.w	r3, r3, r5
 8002d36:	18c0      	adds	r0, r0, r3
 8002d38:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8002d3c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8002d40:	d507      	bpl.n	8002d52 <__adddf3+0xe6>
 8002d42:	f04f 0e00 	mov.w	lr, #0
 8002d46:	f1dc 0c00 	rsbs	ip, ip, #0
 8002d4a:	eb7e 0000 	sbcs.w	r0, lr, r0
 8002d4e:	eb6e 0101 	sbc.w	r1, lr, r1
 8002d52:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8002d56:	d31b      	bcc.n	8002d90 <__adddf3+0x124>
 8002d58:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8002d5c:	d30c      	bcc.n	8002d78 <__adddf3+0x10c>
 8002d5e:	0849      	lsrs	r1, r1, #1
 8002d60:	ea5f 0030 	movs.w	r0, r0, rrx
 8002d64:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8002d68:	f104 0401 	add.w	r4, r4, #1
 8002d6c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8002d70:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8002d74:	f080 809a 	bcs.w	8002eac <__adddf3+0x240>
 8002d78:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8002d7c:	bf08      	it	eq
 8002d7e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8002d82:	f150 0000 	adcs.w	r0, r0, #0
 8002d86:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8002d8a:	ea41 0105 	orr.w	r1, r1, r5
 8002d8e:	bd30      	pop	{r4, r5, pc}
 8002d90:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8002d94:	4140      	adcs	r0, r0
 8002d96:	eb41 0101 	adc.w	r1, r1, r1
 8002d9a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8002d9e:	f1a4 0401 	sub.w	r4, r4, #1
 8002da2:	d1e9      	bne.n	8002d78 <__adddf3+0x10c>
 8002da4:	f091 0f00 	teq	r1, #0
 8002da8:	bf04      	itt	eq
 8002daa:	4601      	moveq	r1, r0
 8002dac:	2000      	moveq	r0, #0
 8002dae:	fab1 f381 	clz	r3, r1
 8002db2:	bf08      	it	eq
 8002db4:	3320      	addeq	r3, #32
 8002db6:	f1a3 030b 	sub.w	r3, r3, #11
 8002dba:	f1b3 0220 	subs.w	r2, r3, #32
 8002dbe:	da0c      	bge.n	8002dda <__adddf3+0x16e>
 8002dc0:	320c      	adds	r2, #12
 8002dc2:	dd08      	ble.n	8002dd6 <__adddf3+0x16a>
 8002dc4:	f102 0c14 	add.w	ip, r2, #20
 8002dc8:	f1c2 020c 	rsb	r2, r2, #12
 8002dcc:	fa01 f00c 	lsl.w	r0, r1, ip
 8002dd0:	fa21 f102 	lsr.w	r1, r1, r2
 8002dd4:	e00c      	b.n	8002df0 <__adddf3+0x184>
 8002dd6:	f102 0214 	add.w	r2, r2, #20
 8002dda:	bfd8      	it	le
 8002ddc:	f1c2 0c20 	rsble	ip, r2, #32
 8002de0:	fa01 f102 	lsl.w	r1, r1, r2
 8002de4:	fa20 fc0c 	lsr.w	ip, r0, ip
 8002de8:	bfdc      	itt	le
 8002dea:	ea41 010c 	orrle.w	r1, r1, ip
 8002dee:	4090      	lslle	r0, r2
 8002df0:	1ae4      	subs	r4, r4, r3
 8002df2:	bfa2      	ittt	ge
 8002df4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8002df8:	4329      	orrge	r1, r5
 8002dfa:	bd30      	popge	{r4, r5, pc}
 8002dfc:	ea6f 0404 	mvn.w	r4, r4
 8002e00:	3c1f      	subs	r4, #31
 8002e02:	da1c      	bge.n	8002e3e <__adddf3+0x1d2>
 8002e04:	340c      	adds	r4, #12
 8002e06:	dc0e      	bgt.n	8002e26 <__adddf3+0x1ba>
 8002e08:	f104 0414 	add.w	r4, r4, #20
 8002e0c:	f1c4 0220 	rsb	r2, r4, #32
 8002e10:	fa20 f004 	lsr.w	r0, r0, r4
 8002e14:	fa01 f302 	lsl.w	r3, r1, r2
 8002e18:	ea40 0003 	orr.w	r0, r0, r3
 8002e1c:	fa21 f304 	lsr.w	r3, r1, r4
 8002e20:	ea45 0103 	orr.w	r1, r5, r3
 8002e24:	bd30      	pop	{r4, r5, pc}
 8002e26:	f1c4 040c 	rsb	r4, r4, #12
 8002e2a:	f1c4 0220 	rsb	r2, r4, #32
 8002e2e:	fa20 f002 	lsr.w	r0, r0, r2
 8002e32:	fa01 f304 	lsl.w	r3, r1, r4
 8002e36:	ea40 0003 	orr.w	r0, r0, r3
 8002e3a:	4629      	mov	r1, r5
 8002e3c:	bd30      	pop	{r4, r5, pc}
 8002e3e:	fa21 f004 	lsr.w	r0, r1, r4
 8002e42:	4629      	mov	r1, r5
 8002e44:	bd30      	pop	{r4, r5, pc}
 8002e46:	f094 0f00 	teq	r4, #0
 8002e4a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8002e4e:	bf06      	itte	eq
 8002e50:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8002e54:	3401      	addeq	r4, #1
 8002e56:	3d01      	subne	r5, #1
 8002e58:	e74e      	b.n	8002cf8 <__adddf3+0x8c>
 8002e5a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8002e5e:	bf18      	it	ne
 8002e60:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8002e64:	d029      	beq.n	8002eba <__adddf3+0x24e>
 8002e66:	ea94 0f05 	teq	r4, r5
 8002e6a:	bf08      	it	eq
 8002e6c:	ea90 0f02 	teqeq	r0, r2
 8002e70:	d005      	beq.n	8002e7e <__adddf3+0x212>
 8002e72:	ea54 0c00 	orrs.w	ip, r4, r0
 8002e76:	bf04      	itt	eq
 8002e78:	4619      	moveq	r1, r3
 8002e7a:	4610      	moveq	r0, r2
 8002e7c:	bd30      	pop	{r4, r5, pc}
 8002e7e:	ea91 0f03 	teq	r1, r3
 8002e82:	bf1e      	ittt	ne
 8002e84:	2100      	movne	r1, #0
 8002e86:	2000      	movne	r0, #0
 8002e88:	bd30      	popne	{r4, r5, pc}
 8002e8a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8002e8e:	d105      	bne.n	8002e9c <__adddf3+0x230>
 8002e90:	0040      	lsls	r0, r0, #1
 8002e92:	4149      	adcs	r1, r1
 8002e94:	bf28      	it	cs
 8002e96:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8002e9a:	bd30      	pop	{r4, r5, pc}
 8002e9c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8002ea0:	bf3c      	itt	cc
 8002ea2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8002ea6:	bd30      	popcc	{r4, r5, pc}
 8002ea8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8002eac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8002eb0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002eb4:	f04f 0000 	mov.w	r0, #0
 8002eb8:	bd30      	pop	{r4, r5, pc}
 8002eba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8002ebe:	bf1a      	itte	ne
 8002ec0:	4619      	movne	r1, r3
 8002ec2:	4610      	movne	r0, r2
 8002ec4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8002ec8:	bf1c      	itt	ne
 8002eca:	460b      	movne	r3, r1
 8002ecc:	4602      	movne	r2, r0
 8002ece:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8002ed2:	bf06      	itte	eq
 8002ed4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8002ed8:	ea91 0f03 	teqeq	r1, r3
 8002edc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8002ee0:	bd30      	pop	{r4, r5, pc}
 8002ee2:	bf00      	nop

08002ee4 <__aeabi_ui2d>:
 8002ee4:	f090 0f00 	teq	r0, #0
 8002ee8:	bf04      	itt	eq
 8002eea:	2100      	moveq	r1, #0
 8002eec:	4770      	bxeq	lr
 8002eee:	b530      	push	{r4, r5, lr}
 8002ef0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002ef4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8002ef8:	f04f 0500 	mov.w	r5, #0
 8002efc:	f04f 0100 	mov.w	r1, #0
 8002f00:	e750      	b.n	8002da4 <__adddf3+0x138>
 8002f02:	bf00      	nop

08002f04 <__aeabi_i2d>:
 8002f04:	f090 0f00 	teq	r0, #0
 8002f08:	bf04      	itt	eq
 8002f0a:	2100      	moveq	r1, #0
 8002f0c:	4770      	bxeq	lr
 8002f0e:	b530      	push	{r4, r5, lr}
 8002f10:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002f14:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8002f18:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8002f1c:	bf48      	it	mi
 8002f1e:	4240      	negmi	r0, r0
 8002f20:	f04f 0100 	mov.w	r1, #0
 8002f24:	e73e      	b.n	8002da4 <__adddf3+0x138>
 8002f26:	bf00      	nop

08002f28 <__aeabi_f2d>:
 8002f28:	0042      	lsls	r2, r0, #1
 8002f2a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8002f2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8002f32:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8002f36:	bf1f      	itttt	ne
 8002f38:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8002f3c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8002f40:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8002f44:	4770      	bxne	lr
 8002f46:	f092 0f00 	teq	r2, #0
 8002f4a:	bf14      	ite	ne
 8002f4c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8002f50:	4770      	bxeq	lr
 8002f52:	b530      	push	{r4, r5, lr}
 8002f54:	f44f 7460 	mov.w	r4, #896	; 0x380
 8002f58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8002f5c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8002f60:	e720      	b.n	8002da4 <__adddf3+0x138>
 8002f62:	bf00      	nop

08002f64 <__aeabi_ul2d>:
 8002f64:	ea50 0201 	orrs.w	r2, r0, r1
 8002f68:	bf08      	it	eq
 8002f6a:	4770      	bxeq	lr
 8002f6c:	b530      	push	{r4, r5, lr}
 8002f6e:	f04f 0500 	mov.w	r5, #0
 8002f72:	e00a      	b.n	8002f8a <__aeabi_l2d+0x16>

08002f74 <__aeabi_l2d>:
 8002f74:	ea50 0201 	orrs.w	r2, r0, r1
 8002f78:	bf08      	it	eq
 8002f7a:	4770      	bxeq	lr
 8002f7c:	b530      	push	{r4, r5, lr}
 8002f7e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8002f82:	d502      	bpl.n	8002f8a <__aeabi_l2d+0x16>
 8002f84:	4240      	negs	r0, r0
 8002f86:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002f8a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8002f8e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8002f92:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8002f96:	f43f aedc 	beq.w	8002d52 <__adddf3+0xe6>
 8002f9a:	f04f 0203 	mov.w	r2, #3
 8002f9e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8002fa2:	bf18      	it	ne
 8002fa4:	3203      	addne	r2, #3
 8002fa6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8002faa:	bf18      	it	ne
 8002fac:	3203      	addne	r2, #3
 8002fae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8002fb2:	f1c2 0320 	rsb	r3, r2, #32
 8002fb6:	fa00 fc03 	lsl.w	ip, r0, r3
 8002fba:	fa20 f002 	lsr.w	r0, r0, r2
 8002fbe:	fa01 fe03 	lsl.w	lr, r1, r3
 8002fc2:	ea40 000e 	orr.w	r0, r0, lr
 8002fc6:	fa21 f102 	lsr.w	r1, r1, r2
 8002fca:	4414      	add	r4, r2
 8002fcc:	e6c1      	b.n	8002d52 <__adddf3+0xe6>
 8002fce:	bf00      	nop

08002fd0 <__aeabi_dmul>:
 8002fd0:	b570      	push	{r4, r5, r6, lr}
 8002fd2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8002fd6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8002fda:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8002fde:	bf1d      	ittte	ne
 8002fe0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8002fe4:	ea94 0f0c 	teqne	r4, ip
 8002fe8:	ea95 0f0c 	teqne	r5, ip
 8002fec:	f000 f8de 	bleq	80031ac <__aeabi_dmul+0x1dc>
 8002ff0:	442c      	add	r4, r5
 8002ff2:	ea81 0603 	eor.w	r6, r1, r3
 8002ff6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8002ffa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8002ffe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8003002:	bf18      	it	ne
 8003004:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8003008:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800300c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003010:	d038      	beq.n	8003084 <__aeabi_dmul+0xb4>
 8003012:	fba0 ce02 	umull	ip, lr, r0, r2
 8003016:	f04f 0500 	mov.w	r5, #0
 800301a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800301e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8003022:	fbe0 e503 	umlal	lr, r5, r0, r3
 8003026:	f04f 0600 	mov.w	r6, #0
 800302a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800302e:	f09c 0f00 	teq	ip, #0
 8003032:	bf18      	it	ne
 8003034:	f04e 0e01 	orrne.w	lr, lr, #1
 8003038:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800303c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8003040:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8003044:	d204      	bcs.n	8003050 <__aeabi_dmul+0x80>
 8003046:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800304a:	416d      	adcs	r5, r5
 800304c:	eb46 0606 	adc.w	r6, r6, r6
 8003050:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8003054:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8003058:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800305c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8003060:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8003064:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003068:	bf88      	it	hi
 800306a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800306e:	d81e      	bhi.n	80030ae <__aeabi_dmul+0xde>
 8003070:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8003074:	bf08      	it	eq
 8003076:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800307a:	f150 0000 	adcs.w	r0, r0, #0
 800307e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003082:	bd70      	pop	{r4, r5, r6, pc}
 8003084:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8003088:	ea46 0101 	orr.w	r1, r6, r1
 800308c:	ea40 0002 	orr.w	r0, r0, r2
 8003090:	ea81 0103 	eor.w	r1, r1, r3
 8003094:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8003098:	bfc2      	ittt	gt
 800309a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800309e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80030a2:	bd70      	popgt	{r4, r5, r6, pc}
 80030a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80030a8:	f04f 0e00 	mov.w	lr, #0
 80030ac:	3c01      	subs	r4, #1
 80030ae:	f300 80ab 	bgt.w	8003208 <__aeabi_dmul+0x238>
 80030b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80030b6:	bfde      	ittt	le
 80030b8:	2000      	movle	r0, #0
 80030ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80030be:	bd70      	pople	{r4, r5, r6, pc}
 80030c0:	f1c4 0400 	rsb	r4, r4, #0
 80030c4:	3c20      	subs	r4, #32
 80030c6:	da35      	bge.n	8003134 <__aeabi_dmul+0x164>
 80030c8:	340c      	adds	r4, #12
 80030ca:	dc1b      	bgt.n	8003104 <__aeabi_dmul+0x134>
 80030cc:	f104 0414 	add.w	r4, r4, #20
 80030d0:	f1c4 0520 	rsb	r5, r4, #32
 80030d4:	fa00 f305 	lsl.w	r3, r0, r5
 80030d8:	fa20 f004 	lsr.w	r0, r0, r4
 80030dc:	fa01 f205 	lsl.w	r2, r1, r5
 80030e0:	ea40 0002 	orr.w	r0, r0, r2
 80030e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80030e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80030ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80030f0:	fa21 f604 	lsr.w	r6, r1, r4
 80030f4:	eb42 0106 	adc.w	r1, r2, r6
 80030f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80030fc:	bf08      	it	eq
 80030fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003102:	bd70      	pop	{r4, r5, r6, pc}
 8003104:	f1c4 040c 	rsb	r4, r4, #12
 8003108:	f1c4 0520 	rsb	r5, r4, #32
 800310c:	fa00 f304 	lsl.w	r3, r0, r4
 8003110:	fa20 f005 	lsr.w	r0, r0, r5
 8003114:	fa01 f204 	lsl.w	r2, r1, r4
 8003118:	ea40 0002 	orr.w	r0, r0, r2
 800311c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003120:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8003124:	f141 0100 	adc.w	r1, r1, #0
 8003128:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800312c:	bf08      	it	eq
 800312e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8003132:	bd70      	pop	{r4, r5, r6, pc}
 8003134:	f1c4 0520 	rsb	r5, r4, #32
 8003138:	fa00 f205 	lsl.w	r2, r0, r5
 800313c:	ea4e 0e02 	orr.w	lr, lr, r2
 8003140:	fa20 f304 	lsr.w	r3, r0, r4
 8003144:	fa01 f205 	lsl.w	r2, r1, r5
 8003148:	ea43 0302 	orr.w	r3, r3, r2
 800314c:	fa21 f004 	lsr.w	r0, r1, r4
 8003150:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8003154:	fa21 f204 	lsr.w	r2, r1, r4
 8003158:	ea20 0002 	bic.w	r0, r0, r2
 800315c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8003160:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8003164:	bf08      	it	eq
 8003166:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800316a:	bd70      	pop	{r4, r5, r6, pc}
 800316c:	f094 0f00 	teq	r4, #0
 8003170:	d10f      	bne.n	8003192 <__aeabi_dmul+0x1c2>
 8003172:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8003176:	0040      	lsls	r0, r0, #1
 8003178:	eb41 0101 	adc.w	r1, r1, r1
 800317c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003180:	bf08      	it	eq
 8003182:	3c01      	subeq	r4, #1
 8003184:	d0f7      	beq.n	8003176 <__aeabi_dmul+0x1a6>
 8003186:	ea41 0106 	orr.w	r1, r1, r6
 800318a:	f095 0f00 	teq	r5, #0
 800318e:	bf18      	it	ne
 8003190:	4770      	bxne	lr
 8003192:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8003196:	0052      	lsls	r2, r2, #1
 8003198:	eb43 0303 	adc.w	r3, r3, r3
 800319c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80031a0:	bf08      	it	eq
 80031a2:	3d01      	subeq	r5, #1
 80031a4:	d0f7      	beq.n	8003196 <__aeabi_dmul+0x1c6>
 80031a6:	ea43 0306 	orr.w	r3, r3, r6
 80031aa:	4770      	bx	lr
 80031ac:	ea94 0f0c 	teq	r4, ip
 80031b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80031b4:	bf18      	it	ne
 80031b6:	ea95 0f0c 	teqne	r5, ip
 80031ba:	d00c      	beq.n	80031d6 <__aeabi_dmul+0x206>
 80031bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80031c0:	bf18      	it	ne
 80031c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80031c6:	d1d1      	bne.n	800316c <__aeabi_dmul+0x19c>
 80031c8:	ea81 0103 	eor.w	r1, r1, r3
 80031cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80031d0:	f04f 0000 	mov.w	r0, #0
 80031d4:	bd70      	pop	{r4, r5, r6, pc}
 80031d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80031da:	bf06      	itte	eq
 80031dc:	4610      	moveq	r0, r2
 80031de:	4619      	moveq	r1, r3
 80031e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80031e4:	d019      	beq.n	800321a <__aeabi_dmul+0x24a>
 80031e6:	ea94 0f0c 	teq	r4, ip
 80031ea:	d102      	bne.n	80031f2 <__aeabi_dmul+0x222>
 80031ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80031f0:	d113      	bne.n	800321a <__aeabi_dmul+0x24a>
 80031f2:	ea95 0f0c 	teq	r5, ip
 80031f6:	d105      	bne.n	8003204 <__aeabi_dmul+0x234>
 80031f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80031fc:	bf1c      	itt	ne
 80031fe:	4610      	movne	r0, r2
 8003200:	4619      	movne	r1, r3
 8003202:	d10a      	bne.n	800321a <__aeabi_dmul+0x24a>
 8003204:	ea81 0103 	eor.w	r1, r1, r3
 8003208:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800320c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8003210:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003214:	f04f 0000 	mov.w	r0, #0
 8003218:	bd70      	pop	{r4, r5, r6, pc}
 800321a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800321e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8003222:	bd70      	pop	{r4, r5, r6, pc}

08003224 <__aeabi_ddiv>:
 8003224:	b570      	push	{r4, r5, r6, lr}
 8003226:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800322a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800322e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8003232:	bf1d      	ittte	ne
 8003234:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8003238:	ea94 0f0c 	teqne	r4, ip
 800323c:	ea95 0f0c 	teqne	r5, ip
 8003240:	f000 f8a7 	bleq	8003392 <__aeabi_ddiv+0x16e>
 8003244:	eba4 0405 	sub.w	r4, r4, r5
 8003248:	ea81 0e03 	eor.w	lr, r1, r3
 800324c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8003250:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8003254:	f000 8088 	beq.w	8003368 <__aeabi_ddiv+0x144>
 8003258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800325c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8003260:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8003264:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8003268:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800326c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8003270:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8003274:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8003278:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800327c:	429d      	cmp	r5, r3
 800327e:	bf08      	it	eq
 8003280:	4296      	cmpeq	r6, r2
 8003282:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8003286:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800328a:	d202      	bcs.n	8003292 <__aeabi_ddiv+0x6e>
 800328c:	085b      	lsrs	r3, r3, #1
 800328e:	ea4f 0232 	mov.w	r2, r2, rrx
 8003292:	1ab6      	subs	r6, r6, r2
 8003294:	eb65 0503 	sbc.w	r5, r5, r3
 8003298:	085b      	lsrs	r3, r3, #1
 800329a:	ea4f 0232 	mov.w	r2, r2, rrx
 800329e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80032a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80032a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80032aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80032ae:	bf22      	ittt	cs
 80032b0:	1ab6      	subcs	r6, r6, r2
 80032b2:	4675      	movcs	r5, lr
 80032b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80032b8:	085b      	lsrs	r3, r3, #1
 80032ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80032be:	ebb6 0e02 	subs.w	lr, r6, r2
 80032c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80032c6:	bf22      	ittt	cs
 80032c8:	1ab6      	subcs	r6, r6, r2
 80032ca:	4675      	movcs	r5, lr
 80032cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80032d0:	085b      	lsrs	r3, r3, #1
 80032d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80032d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80032da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80032de:	bf22      	ittt	cs
 80032e0:	1ab6      	subcs	r6, r6, r2
 80032e2:	4675      	movcs	r5, lr
 80032e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80032e8:	085b      	lsrs	r3, r3, #1
 80032ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80032ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80032f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80032f6:	bf22      	ittt	cs
 80032f8:	1ab6      	subcs	r6, r6, r2
 80032fa:	4675      	movcs	r5, lr
 80032fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8003300:	ea55 0e06 	orrs.w	lr, r5, r6
 8003304:	d018      	beq.n	8003338 <__aeabi_ddiv+0x114>
 8003306:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800330a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800330e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8003312:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8003316:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800331a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800331e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8003322:	d1c0      	bne.n	80032a6 <__aeabi_ddiv+0x82>
 8003324:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8003328:	d10b      	bne.n	8003342 <__aeabi_ddiv+0x11e>
 800332a:	ea41 0100 	orr.w	r1, r1, r0
 800332e:	f04f 0000 	mov.w	r0, #0
 8003332:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8003336:	e7b6      	b.n	80032a6 <__aeabi_ddiv+0x82>
 8003338:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800333c:	bf04      	itt	eq
 800333e:	4301      	orreq	r1, r0
 8003340:	2000      	moveq	r0, #0
 8003342:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8003346:	bf88      	it	hi
 8003348:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800334c:	f63f aeaf 	bhi.w	80030ae <__aeabi_dmul+0xde>
 8003350:	ebb5 0c03 	subs.w	ip, r5, r3
 8003354:	bf04      	itt	eq
 8003356:	ebb6 0c02 	subseq.w	ip, r6, r2
 800335a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800335e:	f150 0000 	adcs.w	r0, r0, #0
 8003362:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8003366:	bd70      	pop	{r4, r5, r6, pc}
 8003368:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800336c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8003370:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8003374:	bfc2      	ittt	gt
 8003376:	ebd4 050c 	rsbsgt	r5, r4, ip
 800337a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800337e:	bd70      	popgt	{r4, r5, r6, pc}
 8003380:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003384:	f04f 0e00 	mov.w	lr, #0
 8003388:	3c01      	subs	r4, #1
 800338a:	e690      	b.n	80030ae <__aeabi_dmul+0xde>
 800338c:	ea45 0e06 	orr.w	lr, r5, r6
 8003390:	e68d      	b.n	80030ae <__aeabi_dmul+0xde>
 8003392:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8003396:	ea94 0f0c 	teq	r4, ip
 800339a:	bf08      	it	eq
 800339c:	ea95 0f0c 	teqeq	r5, ip
 80033a0:	f43f af3b 	beq.w	800321a <__aeabi_dmul+0x24a>
 80033a4:	ea94 0f0c 	teq	r4, ip
 80033a8:	d10a      	bne.n	80033c0 <__aeabi_ddiv+0x19c>
 80033aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80033ae:	f47f af34 	bne.w	800321a <__aeabi_dmul+0x24a>
 80033b2:	ea95 0f0c 	teq	r5, ip
 80033b6:	f47f af25 	bne.w	8003204 <__aeabi_dmul+0x234>
 80033ba:	4610      	mov	r0, r2
 80033bc:	4619      	mov	r1, r3
 80033be:	e72c      	b.n	800321a <__aeabi_dmul+0x24a>
 80033c0:	ea95 0f0c 	teq	r5, ip
 80033c4:	d106      	bne.n	80033d4 <__aeabi_ddiv+0x1b0>
 80033c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80033ca:	f43f aefd 	beq.w	80031c8 <__aeabi_dmul+0x1f8>
 80033ce:	4610      	mov	r0, r2
 80033d0:	4619      	mov	r1, r3
 80033d2:	e722      	b.n	800321a <__aeabi_dmul+0x24a>
 80033d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80033d8:	bf18      	it	ne
 80033da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80033de:	f47f aec5 	bne.w	800316c <__aeabi_dmul+0x19c>
 80033e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80033e6:	f47f af0d 	bne.w	8003204 <__aeabi_dmul+0x234>
 80033ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80033ee:	f47f aeeb 	bne.w	80031c8 <__aeabi_dmul+0x1f8>
 80033f2:	e712      	b.n	800321a <__aeabi_dmul+0x24a>

080033f4 <__gedf2>:
 80033f4:	f04f 3cff 	mov.w	ip, #4294967295
 80033f8:	e006      	b.n	8003408 <__cmpdf2+0x4>
 80033fa:	bf00      	nop

080033fc <__ledf2>:
 80033fc:	f04f 0c01 	mov.w	ip, #1
 8003400:	e002      	b.n	8003408 <__cmpdf2+0x4>
 8003402:	bf00      	nop

08003404 <__cmpdf2>:
 8003404:	f04f 0c01 	mov.w	ip, #1
 8003408:	f84d cd04 	str.w	ip, [sp, #-4]!
 800340c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8003410:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003414:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8003418:	bf18      	it	ne
 800341a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800341e:	d01b      	beq.n	8003458 <__cmpdf2+0x54>
 8003420:	b001      	add	sp, #4
 8003422:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8003426:	bf0c      	ite	eq
 8003428:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800342c:	ea91 0f03 	teqne	r1, r3
 8003430:	bf02      	ittt	eq
 8003432:	ea90 0f02 	teqeq	r0, r2
 8003436:	2000      	moveq	r0, #0
 8003438:	4770      	bxeq	lr
 800343a:	f110 0f00 	cmn.w	r0, #0
 800343e:	ea91 0f03 	teq	r1, r3
 8003442:	bf58      	it	pl
 8003444:	4299      	cmppl	r1, r3
 8003446:	bf08      	it	eq
 8003448:	4290      	cmpeq	r0, r2
 800344a:	bf2c      	ite	cs
 800344c:	17d8      	asrcs	r0, r3, #31
 800344e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8003452:	f040 0001 	orr.w	r0, r0, #1
 8003456:	4770      	bx	lr
 8003458:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800345c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003460:	d102      	bne.n	8003468 <__cmpdf2+0x64>
 8003462:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8003466:	d107      	bne.n	8003478 <__cmpdf2+0x74>
 8003468:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800346c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8003470:	d1d6      	bne.n	8003420 <__cmpdf2+0x1c>
 8003472:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8003476:	d0d3      	beq.n	8003420 <__cmpdf2+0x1c>
 8003478:	f85d 0b04 	ldr.w	r0, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop

08003480 <__aeabi_cdrcmple>:
 8003480:	4684      	mov	ip, r0
 8003482:	4610      	mov	r0, r2
 8003484:	4662      	mov	r2, ip
 8003486:	468c      	mov	ip, r1
 8003488:	4619      	mov	r1, r3
 800348a:	4663      	mov	r3, ip
 800348c:	e000      	b.n	8003490 <__aeabi_cdcmpeq>
 800348e:	bf00      	nop

08003490 <__aeabi_cdcmpeq>:
 8003490:	b501      	push	{r0, lr}
 8003492:	f7ff ffb7 	bl	8003404 <__cmpdf2>
 8003496:	2800      	cmp	r0, #0
 8003498:	bf48      	it	mi
 800349a:	f110 0f00 	cmnmi.w	r0, #0
 800349e:	bd01      	pop	{r0, pc}

080034a0 <__aeabi_dcmpeq>:
 80034a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80034a4:	f7ff fff4 	bl	8003490 <__aeabi_cdcmpeq>
 80034a8:	bf0c      	ite	eq
 80034aa:	2001      	moveq	r0, #1
 80034ac:	2000      	movne	r0, #0
 80034ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80034b2:	bf00      	nop

080034b4 <__aeabi_dcmplt>:
 80034b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80034b8:	f7ff ffea 	bl	8003490 <__aeabi_cdcmpeq>
 80034bc:	bf34      	ite	cc
 80034be:	2001      	movcc	r0, #1
 80034c0:	2000      	movcs	r0, #0
 80034c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80034c6:	bf00      	nop

080034c8 <__aeabi_dcmple>:
 80034c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80034cc:	f7ff ffe0 	bl	8003490 <__aeabi_cdcmpeq>
 80034d0:	bf94      	ite	ls
 80034d2:	2001      	movls	r0, #1
 80034d4:	2000      	movhi	r0, #0
 80034d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80034da:	bf00      	nop

080034dc <__aeabi_dcmpge>:
 80034dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80034e0:	f7ff ffce 	bl	8003480 <__aeabi_cdrcmple>
 80034e4:	bf94      	ite	ls
 80034e6:	2001      	movls	r0, #1
 80034e8:	2000      	movhi	r0, #0
 80034ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80034ee:	bf00      	nop

080034f0 <__aeabi_dcmpgt>:
 80034f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80034f4:	f7ff ffc4 	bl	8003480 <__aeabi_cdrcmple>
 80034f8:	bf34      	ite	cc
 80034fa:	2001      	movcc	r0, #1
 80034fc:	2000      	movcs	r0, #0
 80034fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8003502:	bf00      	nop

08003504 <__aeabi_d2iz>:
 8003504:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8003508:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800350c:	d215      	bcs.n	800353a <__aeabi_d2iz+0x36>
 800350e:	d511      	bpl.n	8003534 <__aeabi_d2iz+0x30>
 8003510:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8003514:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8003518:	d912      	bls.n	8003540 <__aeabi_d2iz+0x3c>
 800351a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800351e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003522:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8003526:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800352a:	fa23 f002 	lsr.w	r0, r3, r2
 800352e:	bf18      	it	ne
 8003530:	4240      	negne	r0, r0
 8003532:	4770      	bx	lr
 8003534:	f04f 0000 	mov.w	r0, #0
 8003538:	4770      	bx	lr
 800353a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800353e:	d105      	bne.n	800354c <__aeabi_d2iz+0x48>
 8003540:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8003544:	bf08      	it	eq
 8003546:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800354a:	4770      	bx	lr
 800354c:	f04f 0000 	mov.w	r0, #0
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop

08003554 <__aeabi_d2f>:
 8003554:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8003558:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800355c:	bf24      	itt	cs
 800355e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8003562:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8003566:	d90d      	bls.n	8003584 <__aeabi_d2f+0x30>
 8003568:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800356c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8003570:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8003574:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8003578:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800357c:	bf08      	it	eq
 800357e:	f020 0001 	biceq.w	r0, r0, #1
 8003582:	4770      	bx	lr
 8003584:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8003588:	d121      	bne.n	80035ce <__aeabi_d2f+0x7a>
 800358a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800358e:	bfbc      	itt	lt
 8003590:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8003594:	4770      	bxlt	lr
 8003596:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800359a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800359e:	f1c2 0218 	rsb	r2, r2, #24
 80035a2:	f1c2 0c20 	rsb	ip, r2, #32
 80035a6:	fa10 f30c 	lsls.w	r3, r0, ip
 80035aa:	fa20 f002 	lsr.w	r0, r0, r2
 80035ae:	bf18      	it	ne
 80035b0:	f040 0001 	orrne.w	r0, r0, #1
 80035b4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80035b8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80035bc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80035c0:	ea40 000c 	orr.w	r0, r0, ip
 80035c4:	fa23 f302 	lsr.w	r3, r3, r2
 80035c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80035cc:	e7cc      	b.n	8003568 <__aeabi_d2f+0x14>
 80035ce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80035d2:	d107      	bne.n	80035e4 <__aeabi_d2f+0x90>
 80035d4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80035d8:	bf1e      	ittt	ne
 80035da:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80035de:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80035e2:	4770      	bxne	lr
 80035e4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80035e8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80035ec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80035f0:	4770      	bx	lr
 80035f2:	bf00      	nop

080035f4 <__errno>:
 80035f4:	f640 5310 	movw	r3, #3344	; 0xd10
 80035f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035fc:	6818      	ldr	r0, [r3, #0]
 80035fe:	4770      	bx	lr

08003600 <__libc_init_array>:
 8003600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003602:	4f20      	ldr	r7, [pc, #128]	; (8003684 <__libc_init_array+0x84>)
 8003604:	4c20      	ldr	r4, [pc, #128]	; (8003688 <__libc_init_array+0x88>)
 8003606:	1b38      	subs	r0, r7, r4
 8003608:	1087      	asrs	r7, r0, #2
 800360a:	d017      	beq.n	800363c <__libc_init_array+0x3c>
 800360c:	1e7a      	subs	r2, r7, #1
 800360e:	6823      	ldr	r3, [r4, #0]
 8003610:	2501      	movs	r5, #1
 8003612:	f002 0601 	and.w	r6, r2, #1
 8003616:	4798      	blx	r3
 8003618:	42af      	cmp	r7, r5
 800361a:	d00f      	beq.n	800363c <__libc_init_array+0x3c>
 800361c:	b12e      	cbz	r6, 800362a <__libc_init_array+0x2a>
 800361e:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8003622:	2502      	movs	r5, #2
 8003624:	4788      	blx	r1
 8003626:	42af      	cmp	r7, r5
 8003628:	d008      	beq.n	800363c <__libc_init_array+0x3c>
 800362a:	6860      	ldr	r0, [r4, #4]
 800362c:	4780      	blx	r0
 800362e:	3502      	adds	r5, #2
 8003630:	68a2      	ldr	r2, [r4, #8]
 8003632:	1d26      	adds	r6, r4, #4
 8003634:	4790      	blx	r2
 8003636:	3408      	adds	r4, #8
 8003638:	42af      	cmp	r7, r5
 800363a:	d1f6      	bne.n	800362a <__libc_init_array+0x2a>
 800363c:	4f13      	ldr	r7, [pc, #76]	; (800368c <__libc_init_array+0x8c>)
 800363e:	4c14      	ldr	r4, [pc, #80]	; (8003690 <__libc_init_array+0x90>)
 8003640:	f000 f928 	bl	8003894 <_init>
 8003644:	1b3b      	subs	r3, r7, r4
 8003646:	109f      	asrs	r7, r3, #2
 8003648:	d018      	beq.n	800367c <__libc_init_array+0x7c>
 800364a:	1e7d      	subs	r5, r7, #1
 800364c:	6821      	ldr	r1, [r4, #0]
 800364e:	f005 0601 	and.w	r6, r5, #1
 8003652:	2501      	movs	r5, #1
 8003654:	4788      	blx	r1
 8003656:	42af      	cmp	r7, r5
 8003658:	d011      	beq.n	800367e <__libc_init_array+0x7e>
 800365a:	b12e      	cbz	r6, 8003668 <__libc_init_array+0x68>
 800365c:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8003660:	2502      	movs	r5, #2
 8003662:	4780      	blx	r0
 8003664:	42af      	cmp	r7, r5
 8003666:	d00b      	beq.n	8003680 <__libc_init_array+0x80>
 8003668:	6862      	ldr	r2, [r4, #4]
 800366a:	4790      	blx	r2
 800366c:	3502      	adds	r5, #2
 800366e:	68a3      	ldr	r3, [r4, #8]
 8003670:	1d26      	adds	r6, r4, #4
 8003672:	4798      	blx	r3
 8003674:	3408      	adds	r4, #8
 8003676:	42af      	cmp	r7, r5
 8003678:	d1f6      	bne.n	8003668 <__libc_init_array+0x68>
 800367a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800367c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800367e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003682:	bf00      	nop
 8003684:	080038b8 	.word	0x080038b8
 8003688:	080038b8 	.word	0x080038b8
 800368c:	080038b8 	.word	0x080038b8
 8003690:	080038b8 	.word	0x080038b8

08003694 <_open>:
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	607a      	str	r2, [r7, #4]
 80036a0:	f04f 33ff 	mov.w	r3, #4294967295
 80036a4:	4618      	mov	r0, r3
 80036a6:	f107 0714 	add.w	r7, r7, #20
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bc80      	pop	{r7}
 80036ae:	4770      	bx	lr

080036b0 <_lseek>:
 80036b0:	b480      	push	{r7}
 80036b2:	b085      	sub	sp, #20
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	60f8      	str	r0, [r7, #12]
 80036b8:	60b9      	str	r1, [r7, #8]
 80036ba:	607a      	str	r2, [r7, #4]
 80036bc:	f04f 33ff 	mov.w	r3, #4294967295
 80036c0:	4618      	mov	r0, r3
 80036c2:	f107 0714 	add.w	r7, r7, #20
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bc80      	pop	{r7}
 80036ca:	4770      	bx	lr

080036cc <_read>:
 80036cc:	b480      	push	{r7}
 80036ce:	b085      	sub	sp, #20
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	607a      	str	r2, [r7, #4]
 80036d8:	f04f 0300 	mov.w	r3, #0
 80036dc:	4618      	mov	r0, r3
 80036de:	f107 0714 	add.w	r7, r7, #20
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bc80      	pop	{r7}
 80036e6:	4770      	bx	lr

080036e8 <_write>:
 80036e8:	b480      	push	{r7}
 80036ea:	b085      	sub	sp, #20
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
 80036f4:	f04f 33ff 	mov.w	r3, #4294967295
 80036f8:	4618      	mov	r0, r3
 80036fa:	f107 0714 	add.w	r7, r7, #20
 80036fe:	46bd      	mov	sp, r7
 8003700:	bc80      	pop	{r7}
 8003702:	4770      	bx	lr

08003704 <_close>:
 8003704:	b480      	push	{r7}
 8003706:	af00      	add	r7, sp, #0
 8003708:	f04f 33ff 	mov.w	r3, #4294967295
 800370c:	4618      	mov	r0, r3
 800370e:	46bd      	mov	sp, r7
 8003710:	bc80      	pop	{r7}
 8003712:	4770      	bx	lr

08003714 <_fstat>:
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d002      	beq.n	800372a <_fstat+0x16>
 8003724:	f04f 33ff 	mov.w	r3, #4294967295
 8003728:	e001      	b.n	800372e <_fstat+0x1a>
 800372a:	f06f 0301 	mvn.w	r3, #1
 800372e:	4618      	mov	r0, r3
 8003730:	f107 070c 	add.w	r7, r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	bc80      	pop	{r7}
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop

0800373c <_link>:
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	429a      	cmp	r2, r3
 800374c:	d102      	bne.n	8003754 <_link+0x18>
 800374e:	f04f 33ff 	mov.w	r3, #4294967295
 8003752:	e001      	b.n	8003758 <_link+0x1c>
 8003754:	f06f 0301 	mvn.w	r3, #1
 8003758:	4618      	mov	r0, r3
 800375a:	f107 070c 	add.w	r7, r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	bc80      	pop	{r7}
 8003762:	4770      	bx	lr

08003764 <_unlink>:
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	f04f 33ff 	mov.w	r3, #4294967295
 8003770:	4618      	mov	r0, r3
 8003772:	f107 070c 	add.w	r7, r7, #12
 8003776:	46bd      	mov	sp, r7
 8003778:	bc80      	pop	{r7}
 800377a:	4770      	bx	lr

0800377c <_sbrk>:
 800377c:	b480      	push	{r7}
 800377e:	b087      	sub	sp, #28
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	f24f 23e8 	movw	r3, #62184	; 0xf2e8
 8003788:	f2c0 0300 	movt	r3, #0
 800378c:	617b      	str	r3, [r7, #20]
 800378e:	f640 0304 	movw	r3, #2052	; 0x804
 8003792:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d114      	bne.n	80037c6 <_sbrk+0x4a>
 800379c:	f640 0304 	movw	r3, #2052	; 0x804
 80037a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037a4:	f640 5218 	movw	r2, #3352	; 0xd18
 80037a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	f640 0304 	movw	r3, #2052	; 0x804
 80037b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	18d2      	adds	r2, r2, r3
 80037bc:	f640 0308 	movw	r3, #2056	; 0x808
 80037c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	f640 0304 	movw	r3, #2052	; 0x804
 80037ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	613b      	str	r3, [r7, #16]
 80037d2:	f640 0304 	movw	r3, #2052	; 0x804
 80037d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	461a      	mov	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	18d3      	adds	r3, r2, r3
 80037e2:	f103 0307 	add.w	r3, r3, #7
 80037e6:	f023 0307 	bic.w	r3, r3, #7
 80037ea:	60fb      	str	r3, [r7, #12]
 80037ec:	f640 0308 	movw	r3, #2056	; 0x808
 80037f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	68fa      	ldr	r2, [r7, #12]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d302      	bcc.n	8003802 <_sbrk+0x86>
 80037fc:	f04f 0300 	mov.w	r3, #0
 8003800:	e006      	b.n	8003810 <_sbrk+0x94>
 8003802:	f640 0304 	movw	r3, #2052	; 0x804
 8003806:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	601a      	str	r2, [r3, #0]
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	4618      	mov	r0, r3
 8003812:	f107 071c 	add.w	r7, r7, #28
 8003816:	46bd      	mov	sp, r7
 8003818:	bc80      	pop	{r7}
 800381a:	4770      	bx	lr

0800381c <_times>:
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	f04f 33ff 	mov.w	r3, #4294967295
 8003828:	4618      	mov	r0, r3
 800382a:	f107 070c 	add.w	r7, r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	bc80      	pop	{r7}
 8003832:	4770      	bx	lr

08003834 <_wait>:
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	f04f 33ff 	mov.w	r3, #4294967295
 8003840:	4618      	mov	r0, r3
 8003842:	f107 070c 	add.w	r7, r7, #12
 8003846:	46bd      	mov	sp, r7
 8003848:	bc80      	pop	{r7}
 800384a:	4770      	bx	lr

0800384c <_kill>:
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
 8003856:	f04f 33ff 	mov.w	r3, #4294967295
 800385a:	4618      	mov	r0, r3
 800385c:	f107 070c 	add.w	r7, r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	bc80      	pop	{r7}
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop

08003868 <_fork>:
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
 800386c:	f04f 33ff 	mov.w	r3, #4294967295
 8003870:	4618      	mov	r0, r3
 8003872:	46bd      	mov	sp, r7
 8003874:	bc80      	pop	{r7}
 8003876:	4770      	bx	lr

08003878 <_getpid>:
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
 800387c:	f04f 33ff 	mov.w	r3, #4294967295
 8003880:	4618      	mov	r0, r3
 8003882:	46bd      	mov	sp, r7
 8003884:	bc80      	pop	{r7}
 8003886:	4770      	bx	lr

08003888 <_exit>:
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	e7fe      	b.n	8003890 <_exit+0x8>
 8003892:	bf00      	nop

08003894 <_init>:
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0
 8003898:	46bd      	mov	sp, r7
 800389a:	bc80      	pop	{r7}
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop

080038a0 <_isatty>:
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	f04f 33ff 	mov.w	r3, #4294967295
 80038ac:	4618      	mov	r0, r3
 80038ae:	f107 070c 	add.w	r7, r7, #12
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bc80      	pop	{r7}
 80038b6:	4770      	bx	lr
