# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.0 Build 132 02/25/2009 SJ Web Edition
# Date created = 03:56:24  January 01, 2010
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		reaction_time_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY Cyclone
set_global_assignment -name DEVICE EP1C3T144C8
set_global_assignment -name TOP_LEVEL_ENTITY top_control
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "03:56:24  JANUARY 01, 2010"
set_global_assignment -name LAST_QUARTUS_VERSION 9.0
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 144
set_global_assignment -name VERILOG_FILE ../rtl/top_control.v
set_global_assignment -name VERILOG_FILE ../rtl/bcd_to_segment.v
set_global_assignment -name VERILOG_FILE ../rtl/count.v
set_global_assignment -name VERILOG_FILE ../rtl/delay.v
set_global_assignment -name VERILOG_FILE ../rtl/display.v
set_global_assignment -name VERILOG_FILE ../rtl/random.v
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name MISC_FILE "G:/reaction_time_test/par/reaction_time_test.dpf"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_98 -to acom
set_location_assignment PIN_16 -to clk
set_location_assignment PIN_42 -to de[1]
set_location_assignment PIN_41 -to de[0]
set_location_assignment PIN_1 -to earlyLed
set_location_assignment PIN_2 -to overflowLed
set_location_assignment PIN_3 -to readyLed
set_location_assignment PIN_56 -to response
set_location_assignment PIN_55 -to start
set_location_assignment PIN_28 -to testLed
set_location_assignment PIN_33 -to seg[6]
set_location_assignment PIN_34 -to seg[5]
set_location_assignment PIN_35 -to seg[4]
set_location_assignment PIN_36 -to seg[3]
set_location_assignment PIN_37 -to seg[2]
set_location_assignment PIN_38 -to seg[1]
set_location_assignment PIN_39 -to seg[0]