{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 08:41:06 2011 " "Info: Processing started: Mon Nov 28 08:41:06 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DS18B20 -c DS18B20 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DS18B20 -c DS18B20" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "top.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { { 272 -32 136 288 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst1\|clk_out " "Info: Detected ripple clock \"clk_div:inst1\|clk_out\" as buffer" {  } { { "clk_div.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/clk_div.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst1\|clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DS18B20:inst2\|CountRstStep\[9\] register DS18B20:inst2\|CountRstStep\[8\] 79.46 MHz 12.585 ns Internal " "Info: Clock \"clk\" has Internal fmax of 79.46 MHz between source register \"DS18B20:inst2\|CountRstStep\[9\]\" and destination register \"DS18B20:inst2\|CountRstStep\[8\]\" (period= 12.585 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.876 ns + Longest register register " "Info: + Longest register to register delay is 11.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DS18B20:inst2\|CountRstStep\[9\] 1 REG LC_X2_Y4_N8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N8; Fanout = 7; REG Node = 'DS18B20:inst2\|CountRstStep\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DS18B20:inst2|CountRstStep[9] } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.321 ns) + CELL(0.511 ns) 3.832 ns DS18B20:inst2\|LessThan1~133 2 COMB LC_X3_Y2_N7 1 " "Info: 2: + IC(3.321 ns) + CELL(0.511 ns) = 3.832 ns; Loc. = LC_X3_Y2_N7; Fanout = 1; COMB Node = 'DS18B20:inst2\|LessThan1~133'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.832 ns" { DS18B20:inst2|CountRstStep[9] DS18B20:inst2|LessThan1~133 } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.511 ns) 5.112 ns DS18B20:inst2\|LessThan1~135 3 COMB LC_X3_Y2_N4 3 " "Info: 3: + IC(0.769 ns) + CELL(0.511 ns) = 5.112 ns; Loc. = LC_X3_Y2_N4; Fanout = 3; COMB Node = 'DS18B20:inst2\|LessThan1~135'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { DS18B20:inst2|LessThan1~133 DS18B20:inst2|LessThan1~135 } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.740 ns) 6.982 ns DS18B20:inst2\|CountRstStep\[7\]~466 4 COMB LC_X2_Y2_N5 1 " "Info: 4: + IC(1.130 ns) + CELL(0.740 ns) = 6.982 ns; Loc. = LC_X2_Y2_N5; Fanout = 1; COMB Node = 'DS18B20:inst2\|CountRstStep\[7\]~466'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { DS18B20:inst2|LessThan1~135 DS18B20:inst2|CountRstStep[7]~466 } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.511 ns) 8.266 ns DS18B20:inst2\|CountRstStep\[7\]~467 5 COMB LC_X2_Y2_N0 10 " "Info: 5: + IC(0.773 ns) + CELL(0.511 ns) = 8.266 ns; Loc. = LC_X2_Y2_N0; Fanout = 10; COMB Node = 'DS18B20:inst2\|CountRstStep\[7\]~467'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { DS18B20:inst2|CountRstStep[7]~466 DS18B20:inst2|CountRstStep[7]~467 } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(1.760 ns) 11.876 ns DS18B20:inst2\|CountRstStep\[8\] 6 REG LC_X2_Y4_N7 7 " "Info: 6: + IC(1.850 ns) + CELL(1.760 ns) = 11.876 ns; Loc. = LC_X2_Y4_N7; Fanout = 7; REG Node = 'DS18B20:inst2\|CountRstStep\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.610 ns" { DS18B20:inst2|CountRstStep[7]~467 DS18B20:inst2|CountRstStep[8] } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.033 ns ( 33.96 % ) " "Info: Total cell delay = 4.033 ns ( 33.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 66.04 % ) " "Info: Total interconnect delay = 7.843 ns ( 66.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.876 ns" { DS18B20:inst2|CountRstStep[9] DS18B20:inst2|LessThan1~133 DS18B20:inst2|LessThan1~135 DS18B20:inst2|CountRstStep[7]~466 DS18B20:inst2|CountRstStep[7]~467 DS18B20:inst2|CountRstStep[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.876 ns" { DS18B20:inst2|CountRstStep[9] {} DS18B20:inst2|LessThan1~133 {} DS18B20:inst2|LessThan1~135 {} DS18B20:inst2|CountRstStep[7]~466 {} DS18B20:inst2|CountRstStep[7]~467 {} DS18B20:inst2|CountRstStep[8] {} } { 0.000ns 3.321ns 0.769ns 1.130ns 0.773ns 1.850ns } { 0.000ns 0.511ns 0.511ns 0.740ns 0.511ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.533 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { { 272 -32 136 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.448 ns) + CELL(1.294 ns) 6.874 ns clk_div:inst1\|clk_out 2 REG LC_X2_Y3_N8 131 " "Info: 2: + IC(4.448 ns) + CELL(1.294 ns) = 6.874 ns; Loc. = LC_X2_Y3_N8; Fanout = 131; REG Node = 'clk_div:inst1\|clk_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { clk clk_div:inst1|clk_out } "NODE_NAME" } } { "clk_div.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/clk_div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.741 ns) + CELL(0.918 ns) 10.533 ns DS18B20:inst2\|CountRstStep\[8\] 3 REG LC_X2_Y4_N7 7 " "Info: 3: + IC(2.741 ns) + CELL(0.918 ns) = 10.533 ns; Loc. = LC_X2_Y4_N7; Fanout = 7; REG Node = 'DS18B20:inst2\|CountRstStep\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { clk_div:inst1|clk_out DS18B20:inst2|CountRstStep[8] } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 31.75 % ) " "Info: Total cell delay = 3.344 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.189 ns ( 68.25 % ) " "Info: Total interconnect delay = 7.189 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.533 ns" { clk clk_div:inst1|clk_out DS18B20:inst2|CountRstStep[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.533 ns" { clk {} clk~combout {} clk_div:inst1|clk_out {} DS18B20:inst2|CountRstStep[8] {} } { 0.000ns 0.000ns 4.448ns 2.741ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.533 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { { 272 -32 136 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.448 ns) + CELL(1.294 ns) 6.874 ns clk_div:inst1\|clk_out 2 REG LC_X2_Y3_N8 131 " "Info: 2: + IC(4.448 ns) + CELL(1.294 ns) = 6.874 ns; Loc. = LC_X2_Y3_N8; Fanout = 131; REG Node = 'clk_div:inst1\|clk_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { clk clk_div:inst1|clk_out } "NODE_NAME" } } { "clk_div.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/clk_div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.741 ns) + CELL(0.918 ns) 10.533 ns DS18B20:inst2\|CountRstStep\[9\] 3 REG LC_X2_Y4_N8 7 " "Info: 3: + IC(2.741 ns) + CELL(0.918 ns) = 10.533 ns; Loc. = LC_X2_Y4_N8; Fanout = 7; REG Node = 'DS18B20:inst2\|CountRstStep\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { clk_div:inst1|clk_out DS18B20:inst2|CountRstStep[9] } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 31.75 % ) " "Info: Total cell delay = 3.344 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.189 ns ( 68.25 % ) " "Info: Total interconnect delay = 7.189 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.533 ns" { clk clk_div:inst1|clk_out DS18B20:inst2|CountRstStep[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.533 ns" { clk {} clk~combout {} clk_div:inst1|clk_out {} DS18B20:inst2|CountRstStep[9] {} } { 0.000ns 0.000ns 4.448ns 2.741ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.533 ns" { clk clk_div:inst1|clk_out DS18B20:inst2|CountRstStep[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.533 ns" { clk {} clk~combout {} clk_div:inst1|clk_out {} DS18B20:inst2|CountRstStep[8] {} } { 0.000ns 0.000ns 4.448ns 2.741ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.533 ns" { clk clk_div:inst1|clk_out DS18B20:inst2|CountRstStep[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.533 ns" { clk {} clk~combout {} clk_div:inst1|clk_out {} DS18B20:inst2|CountRstStep[9] {} } { 0.000ns 0.000ns 4.448ns 2.741ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.876 ns" { DS18B20:inst2|CountRstStep[9] DS18B20:inst2|LessThan1~133 DS18B20:inst2|LessThan1~135 DS18B20:inst2|CountRstStep[7]~466 DS18B20:inst2|CountRstStep[7]~467 DS18B20:inst2|CountRstStep[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.876 ns" { DS18B20:inst2|CountRstStep[9] {} DS18B20:inst2|LessThan1~133 {} DS18B20:inst2|LessThan1~135 {} DS18B20:inst2|CountRstStep[7]~466 {} DS18B20:inst2|CountRstStep[7]~467 {} DS18B20:inst2|CountRstStep[8] {} } { 0.000ns 3.321ns 0.769ns 1.130ns 0.773ns 1.850ns } { 0.000ns 0.511ns 0.511ns 0.740ns 0.511ns 1.760ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.533 ns" { clk clk_div:inst1|clk_out DS18B20:inst2|CountRstStep[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.533 ns" { clk {} clk~combout {} clk_div:inst1|clk_out {} DS18B20:inst2|CountRstStep[8] {} } { 0.000ns 0.000ns 4.448ns 2.741ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.533 ns" { clk clk_div:inst1|clk_out DS18B20:inst2|CountRstStep[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.533 ns" { clk {} clk~combout {} clk_div:inst1|clk_out {} DS18B20:inst2|CountRstStep[9] {} } { 0.000ns 0.000ns 4.448ns 2.741ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "DS18B20:inst2\|CountRstStep\[8\] DS18B20_DAT clk 0.913 ns register " "Info: tsu for register \"DS18B20:inst2\|CountRstStep\[8\]\" (data pin = \"DS18B20_DAT\", clock pin = \"clk\") is 0.913 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.113 ns + Longest pin register " "Info: + Longest pin to register delay is 11.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DS18B20_DAT 1 PIN PIN_68 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_68; Fanout = 1; PIN Node = 'DS18B20_DAT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DS18B20_DAT } "NODE_NAME" } } { "top.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { { 296 576 752 312 "DS18B20_DAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns DS18B20_DAT~0 2 COMB IOC_X8_Y3_N1 5 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X8_Y3_N1; Fanout = 5; COMB Node = 'DS18B20_DAT~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { DS18B20_DAT DS18B20_DAT~0 } "NODE_NAME" } } { "top.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { { 296 576 752 312 "DS18B20_DAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.244 ns) + CELL(0.200 ns) 6.576 ns DS18B20:inst2\|CountRstStep\[7\]~465 3 COMB LC_X2_Y2_N1 1 " "Info: 3: + IC(5.244 ns) + CELL(0.200 ns) = 6.576 ns; Loc. = LC_X2_Y2_N1; Fanout = 1; COMB Node = 'DS18B20:inst2\|CountRstStep\[7\]~465'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.444 ns" { DS18B20_DAT~0 DS18B20:inst2|CountRstStep[7]~465 } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.200 ns) 7.503 ns DS18B20:inst2\|CountRstStep\[7\]~467 4 COMB LC_X2_Y2_N0 10 " "Info: 4: + IC(0.727 ns) + CELL(0.200 ns) = 7.503 ns; Loc. = LC_X2_Y2_N0; Fanout = 10; COMB Node = 'DS18B20:inst2\|CountRstStep\[7\]~467'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { DS18B20:inst2|CountRstStep[7]~465 DS18B20:inst2|CountRstStep[7]~467 } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(1.760 ns) 11.113 ns DS18B20:inst2\|CountRstStep\[8\] 5 REG LC_X2_Y4_N7 7 " "Info: 5: + IC(1.850 ns) + CELL(1.760 ns) = 11.113 ns; Loc. = LC_X2_Y4_N7; Fanout = 7; REG Node = 'DS18B20:inst2\|CountRstStep\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.610 ns" { DS18B20:inst2|CountRstStep[7]~467 DS18B20:inst2|CountRstStep[8] } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.292 ns ( 29.62 % ) " "Info: Total cell delay = 3.292 ns ( 29.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.821 ns ( 70.38 % ) " "Info: Total interconnect delay = 7.821 ns ( 70.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { DS18B20_DAT DS18B20_DAT~0 DS18B20:inst2|CountRstStep[7]~465 DS18B20:inst2|CountRstStep[7]~467 DS18B20:inst2|CountRstStep[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { DS18B20_DAT {} DS18B20_DAT~0 {} DS18B20:inst2|CountRstStep[7]~465 {} DS18B20:inst2|CountRstStep[7]~467 {} DS18B20:inst2|CountRstStep[8] {} } { 0.000ns 0.000ns 5.244ns 0.727ns 1.850ns } { 0.000ns 1.132ns 0.200ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.533 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { { 272 -32 136 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.448 ns) + CELL(1.294 ns) 6.874 ns clk_div:inst1\|clk_out 2 REG LC_X2_Y3_N8 131 " "Info: 2: + IC(4.448 ns) + CELL(1.294 ns) = 6.874 ns; Loc. = LC_X2_Y3_N8; Fanout = 131; REG Node = 'clk_div:inst1\|clk_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { clk clk_div:inst1|clk_out } "NODE_NAME" } } { "clk_div.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/clk_div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.741 ns) + CELL(0.918 ns) 10.533 ns DS18B20:inst2\|CountRstStep\[8\] 3 REG LC_X2_Y4_N7 7 " "Info: 3: + IC(2.741 ns) + CELL(0.918 ns) = 10.533 ns; Loc. = LC_X2_Y4_N7; Fanout = 7; REG Node = 'DS18B20:inst2\|CountRstStep\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { clk_div:inst1|clk_out DS18B20:inst2|CountRstStep[8] } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 31.75 % ) " "Info: Total cell delay = 3.344 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.189 ns ( 68.25 % ) " "Info: Total interconnect delay = 7.189 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.533 ns" { clk clk_div:inst1|clk_out DS18B20:inst2|CountRstStep[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.533 ns" { clk {} clk~combout {} clk_div:inst1|clk_out {} DS18B20:inst2|CountRstStep[8] {} } { 0.000ns 0.000ns 4.448ns 2.741ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.113 ns" { DS18B20_DAT DS18B20_DAT~0 DS18B20:inst2|CountRstStep[7]~465 DS18B20:inst2|CountRstStep[7]~467 DS18B20:inst2|CountRstStep[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.113 ns" { DS18B20_DAT {} DS18B20_DAT~0 {} DS18B20:inst2|CountRstStep[7]~465 {} DS18B20:inst2|CountRstStep[7]~467 {} DS18B20:inst2|CountRstStep[8] {} } { 0.000ns 0.000ns 5.244ns 0.727ns 1.850ns } { 0.000ns 1.132ns 0.200ns 0.200ns 1.760ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.533 ns" { clk clk_div:inst1|clk_out DS18B20:inst2|CountRstStep[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.533 ns" { clk {} clk~combout {} clk_div:inst1|clk_out {} DS18B20:inst2|CountRstStep[8] {} } { 0.000ns 0.000ns 4.448ns 2.741ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led\[4\] DS18B20:inst2\|Result\[4\] 15.679 ns register " "Info: tco from clock \"clk\" to destination pin \"led\[4\]\" through register \"DS18B20:inst2\|Result\[4\]\" is 15.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.533 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { { 272 -32 136 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.448 ns) + CELL(1.294 ns) 6.874 ns clk_div:inst1\|clk_out 2 REG LC_X2_Y3_N8 131 " "Info: 2: + IC(4.448 ns) + CELL(1.294 ns) = 6.874 ns; Loc. = LC_X2_Y3_N8; Fanout = 131; REG Node = 'clk_div:inst1\|clk_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { clk clk_div:inst1|clk_out } "NODE_NAME" } } { "clk_div.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/clk_div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.741 ns) + CELL(0.918 ns) 10.533 ns DS18B20:inst2\|Result\[4\] 3 REG LC_X6_Y3_N8 1 " "Info: 3: + IC(2.741 ns) + CELL(0.918 ns) = 10.533 ns; Loc. = LC_X6_Y3_N8; Fanout = 1; REG Node = 'DS18B20:inst2\|Result\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { clk_div:inst1|clk_out DS18B20:inst2|Result[4] } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 31.75 % ) " "Info: Total cell delay = 3.344 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.189 ns ( 68.25 % ) " "Info: Total interconnect delay = 7.189 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.533 ns" { clk clk_div:inst1|clk_out DS18B20:inst2|Result[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.533 ns" { clk {} clk~combout {} clk_div:inst1|clk_out {} DS18B20:inst2|Result[4] {} } { 0.000ns 0.000ns 4.448ns 2.741ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.770 ns + Longest register pin " "Info: + Longest register to pin delay is 4.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DS18B20:inst2\|Result\[4\] 1 REG LC_X6_Y3_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N8; Fanout = 1; REG Node = 'DS18B20:inst2\|Result\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DS18B20:inst2|Result[4] } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.448 ns) + CELL(2.322 ns) 4.770 ns led\[4\] 2 PIN PIN_50 0 " "Info: 2: + IC(2.448 ns) + CELL(2.322 ns) = 4.770 ns; Loc. = PIN_50; Fanout = 0; PIN Node = 'led\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.770 ns" { DS18B20:inst2|Result[4] led[4] } "NODE_NAME" } } { "top.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { { 208 648 824 224 "led\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 48.68 % ) " "Info: Total cell delay = 2.322 ns ( 48.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.448 ns ( 51.32 % ) " "Info: Total interconnect delay = 2.448 ns ( 51.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.770 ns" { DS18B20:inst2|Result[4] led[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.770 ns" { DS18B20:inst2|Result[4] {} led[4] {} } { 0.000ns 2.448ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.533 ns" { clk clk_div:inst1|clk_out DS18B20:inst2|Result[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.533 ns" { clk {} clk~combout {} clk_div:inst1|clk_out {} DS18B20:inst2|Result[4] {} } { 0.000ns 0.000ns 4.448ns 2.741ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.770 ns" { DS18B20:inst2|Result[4] led[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.770 ns" { DS18B20:inst2|Result[4] {} led[4] {} } { 0.000ns 2.448ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "DS18B20:inst2\|temp DS18B20_DAT clk 4.394 ns register " "Info: th for register \"DS18B20:inst2\|temp\" (data pin = \"DS18B20_DAT\", clock pin = \"clk\") is 4.394 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.533 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 26 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 26; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { { 272 -32 136 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.448 ns) + CELL(1.294 ns) 6.874 ns clk_div:inst1\|clk_out 2 REG LC_X2_Y3_N8 131 " "Info: 2: + IC(4.448 ns) + CELL(1.294 ns) = 6.874 ns; Loc. = LC_X2_Y3_N8; Fanout = 131; REG Node = 'clk_div:inst1\|clk_out'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.742 ns" { clk clk_div:inst1|clk_out } "NODE_NAME" } } { "clk_div.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/clk_div.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.741 ns) + CELL(0.918 ns) 10.533 ns DS18B20:inst2\|temp 3 REG LC_X3_Y3_N6 5 " "Info: 3: + IC(2.741 ns) + CELL(0.918 ns) = 10.533 ns; Loc. = LC_X3_Y3_N6; Fanout = 5; REG Node = 'DS18B20:inst2\|temp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.659 ns" { clk_div:inst1|clk_out DS18B20:inst2|temp } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 31.75 % ) " "Info: Total cell delay = 3.344 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.189 ns ( 68.25 % ) " "Info: Total interconnect delay = 7.189 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.533 ns" { clk clk_div:inst1|clk_out DS18B20:inst2|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.533 ns" { clk {} clk~combout {} clk_div:inst1|clk_out {} DS18B20:inst2|temp {} } { 0.000ns 0.000ns 4.448ns 2.741ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 354 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.360 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DS18B20_DAT 1 PIN PIN_68 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_68; Fanout = 1; PIN Node = 'DS18B20_DAT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DS18B20_DAT } "NODE_NAME" } } { "top.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { { 296 576 752 312 "DS18B20_DAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns DS18B20_DAT~0 2 COMB IOC_X8_Y3_N1 5 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X8_Y3_N1; Fanout = 5; COMB Node = 'DS18B20_DAT~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { DS18B20_DAT DS18B20_DAT~0 } "NODE_NAME" } } { "top.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { { 296 576 752 312 "DS18B20_DAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.167 ns) + CELL(1.061 ns) 6.360 ns DS18B20:inst2\|temp 3 REG LC_X3_Y3_N6 5 " "Info: 3: + IC(4.167 ns) + CELL(1.061 ns) = 6.360 ns; Loc. = LC_X3_Y3_N6; Fanout = 5; REG Node = 'DS18B20:inst2\|temp'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { DS18B20_DAT~0 DS18B20:inst2|temp } "NODE_NAME" } } { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 34.48 % ) " "Info: Total cell delay = 2.193 ns ( 34.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.167 ns ( 65.52 % ) " "Info: Total interconnect delay = 4.167 ns ( 65.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.360 ns" { DS18B20_DAT DS18B20_DAT~0 DS18B20:inst2|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.360 ns" { DS18B20_DAT {} DS18B20_DAT~0 {} DS18B20:inst2|temp {} } { 0.000ns 0.000ns 4.167ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.533 ns" { clk clk_div:inst1|clk_out DS18B20:inst2|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.533 ns" { clk {} clk~combout {} clk_div:inst1|clk_out {} DS18B20:inst2|temp {} } { 0.000ns 0.000ns 4.448ns 2.741ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.360 ns" { DS18B20_DAT DS18B20_DAT~0 DS18B20:inst2|temp } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.360 ns" { DS18B20_DAT {} DS18B20_DAT~0 {} DS18B20:inst2|temp {} } { 0.000ns 0.000ns 4.167ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 08:41:08 2011 " "Info: Processing ended: Mon Nov 28 08:41:08 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
