#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x141e64c10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x141e77eb0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x141eae670 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x148050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x141eb78f0_0 .net "in", 31 0, o0x148050010;  0 drivers
v0x141ec28e0_0 .var "out", 31 0;
S_0x141ead420 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1480500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x141ec29a0_0 .net "clk", 0 0, o0x1480500d0;  0 drivers
o0x148050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x141ec2a40_0 .net "data_address", 31 0, o0x148050100;  0 drivers
o0x148050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x141ec2af0_0 .net "data_read", 0 0, o0x148050130;  0 drivers
v0x141ec2ba0_0 .var "data_readdata", 31 0;
o0x148050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x141ec2c50_0 .net "data_write", 0 0, o0x148050190;  0 drivers
o0x1480501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x141ec2d30_0 .net "data_writedata", 31 0, o0x1480501c0;  0 drivers
S_0x141e99130 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x148050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x141ec2e70_0 .net "clk", 0 0, o0x148050310;  0 drivers
v0x141ec2f20_0 .var "curr_addr", 31 0;
o0x148050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x141ec2fd0_0 .net "enable", 0 0, o0x148050370;  0 drivers
o0x1480503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x141ec3080_0 .net "next_addr", 31 0, o0x1480503a0;  0 drivers
o0x1480503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x141ec3130_0 .net "reset", 0 0, o0x1480503d0;  0 drivers
E_0x141eb8090 .event posedge, v0x141ec2e70_0;
S_0x141eac6b0 .scope module, "sltui_tb" "sltui_tb" 7 1;
 .timescale 0 0;
v0x141ecfba0_0 .net "active", 0 0, L_0x141ed8490;  1 drivers
v0x141ecfc50_0 .var "clk", 0 0;
v0x141ecfd60_0 .var "clk_enable", 0 0;
v0x141ecfdf0_0 .net "data_address", 31 0, v0x141ecdb80_0;  1 drivers
v0x141ecfe80_0 .net "data_read", 0 0, L_0x141ed7ad0;  1 drivers
v0x141ecff10_0 .var "data_readdata", 31 0;
v0x141ecffa0_0 .net "data_write", 0 0, L_0x141ed7560;  1 drivers
v0x141ed0030_0 .net "data_writedata", 31 0, v0x141ec6990_0;  1 drivers
v0x141ed0100_0 .net "instr_address", 31 0, L_0x141ed85c0;  1 drivers
v0x141ed0210_0 .var "instr_readdata", 31 0;
v0x141ed02a0_0 .net "register_v0", 31 0, L_0x141ed5e10;  1 drivers
v0x141ed0370_0 .var "reset", 0 0;
S_0x141ec3290 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x141eac6b0;
 .timescale 0 0;
v0x141ec3460_0 .var "ex_imm", 31 0;
v0x141ec3520_0 .var "expected", 31 0;
v0x141ec35d0_0 .var "i", 4 0;
v0x141ec3690_0 .var "imm", 15 0;
v0x141ec3740_0 .var "imm_instr", 31 0;
v0x141ec3830_0 .var "opcode", 5 0;
v0x141ec38e0_0 .var "rs", 4 0;
v0x141ec3990_0 .var "rt", 4 0;
v0x141ec3a40_0 .var "test", 31 0;
v0x141ec3b50_0 .var "test_imm", 15 0;
E_0x141e935e0 .event posedge, v0x141ec6ca0_0;
S_0x141ec3c00 .scope module, "dut" "mips_cpu_harvard" 7 136, 8 1 0, S_0x141eac6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x141ed0fd0 .functor OR 1, L_0x141ed0c80, L_0x141ed0e90, C4<0>, C4<0>;
L_0x141ed10c0 .functor BUFZ 1, L_0x141ed0770, C4<0>, C4<0>, C4<0>;
L_0x141ed14f0 .functor AND 1, L_0x141ed0770, L_0x141ed1640, C4<1>, C4<1>;
L_0x141ed17c0 .functor OR 1, L_0x141ed14f0, L_0x141ed1560, C4<0>, C4<0>;
L_0x141ed18f0 .functor OR 1, L_0x141ed17c0, L_0x141ed1370, C4<0>, C4<0>;
L_0x141ed1a10 .functor OR 1, L_0x141ed18f0, L_0x141ed2cb0, C4<0>, C4<0>;
L_0x141ed1ac0 .functor OR 1, L_0x141ed1a10, L_0x141ed2740, C4<0>, C4<0>;
L_0x141ed2650 .functor AND 1, L_0x141ed2160, L_0x141ed2280, C4<1>, C4<1>;
L_0x141ed2740 .functor OR 1, L_0x141ed1f00, L_0x141ed2650, C4<0>, C4<0>;
L_0x141ed2cb0 .functor AND 1, L_0x141ed2430, L_0x141ed2960, C4<1>, C4<1>;
L_0x141ed3210 .functor OR 1, L_0x141ed2b50, L_0x141ed2e80, C4<0>, C4<0>;
L_0x141ed1290 .functor OR 1, L_0x141ed3600, L_0x141ed38b0, C4<0>, C4<0>;
L_0x141ed3be0 .functor AND 1, L_0x141ed30d0, L_0x141ed1290, C4<1>, C4<1>;
L_0x141ed3de0 .functor OR 1, L_0x141ed3a70, L_0x141ed3f20, C4<0>, C4<0>;
L_0x141ed4270 .functor OR 1, L_0x141ed3de0, L_0x141ed4150, C4<0>, C4<0>;
L_0x141ed3cd0 .functor AND 1, L_0x141ed0770, L_0x141ed4270, C4<1>, C4<1>;
L_0x141ed4000 .functor AND 1, L_0x141ed0770, L_0x141ed4460, C4<1>, C4<1>;
L_0x141ed4320 .functor AND 1, L_0x141ed0770, L_0x141ed2530, C4<1>, C4<1>;
L_0x141ed4f20 .functor AND 1, v0x141ecda60_0, v0x141ecf8a0_0, C4<1>, C4<1>;
L_0x141ed4f90 .functor AND 1, L_0x141ed4f20, L_0x141ed1ac0, C4<1>, C4<1>;
L_0x141ed50c0 .functor OR 1, L_0x141ed2740, L_0x141ed2cb0, C4<0>, C4<0>;
L_0x141ed5e80 .functor BUFZ 32, L_0x141ed5a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x141ed5f70 .functor BUFZ 32, L_0x141ed5d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x141ed6ee0 .functor AND 1, v0x141ecfd60_0, L_0x141ed3cd0, C4<1>, C4<1>;
L_0x141ed6f50 .functor AND 1, L_0x141ed6ee0, v0x141ecda60_0, C4<1>, C4<1>;
L_0x141ed5790 .functor AND 1, L_0x141ed6f50, L_0x141ed7130, C4<1>, C4<1>;
L_0x141ed7410 .functor AND 1, v0x141ecda60_0, v0x141ecf8a0_0, C4<1>, C4<1>;
L_0x141ed7560 .functor AND 1, L_0x141ed7410, L_0x141ed1c90, C4<1>, C4<1>;
L_0x141ed71d0 .functor OR 1, L_0x141ed7610, L_0x141ed76b0, C4<0>, C4<0>;
L_0x141ed7a60 .functor AND 1, L_0x141ed71d0, L_0x141ed72c0, C4<1>, C4<1>;
L_0x141ed7ad0 .functor OR 1, L_0x141ed1370, L_0x141ed7a60, C4<0>, C4<0>;
L_0x141ed8490 .functor BUFZ 1, v0x141ecda60_0, C4<0>, C4<0>, C4<0>;
L_0x141ed85c0 .functor BUFZ 32, v0x141ecdaf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141ec8d30_0 .net *"_ivl_100", 31 0, L_0x141ed28c0;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ec8dc0_0 .net *"_ivl_103", 25 0, L_0x1480884d8;  1 drivers
L_0x148088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ec8e50_0 .net/2u *"_ivl_104", 31 0, L_0x148088520;  1 drivers
v0x141ec8ee0_0 .net *"_ivl_106", 0 0, L_0x141ed2430;  1 drivers
v0x141ec8f70_0 .net *"_ivl_109", 5 0, L_0x141ed2ab0;  1 drivers
L_0x148088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x141ec9010_0 .net/2u *"_ivl_110", 5 0, L_0x148088568;  1 drivers
v0x141ec90c0_0 .net *"_ivl_112", 0 0, L_0x141ed2960;  1 drivers
v0x141ec9160_0 .net *"_ivl_116", 31 0, L_0x141ed2de0;  1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ec9210_0 .net *"_ivl_119", 25 0, L_0x1480885b0;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x141ec9320_0 .net/2u *"_ivl_12", 5 0, L_0x1480880a0;  1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x141ec93d0_0 .net/2u *"_ivl_120", 31 0, L_0x1480885f8;  1 drivers
v0x141ec9480_0 .net *"_ivl_122", 0 0, L_0x141ed2b50;  1 drivers
v0x141ec9520_0 .net *"_ivl_124", 31 0, L_0x141ed2ff0;  1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ec95d0_0 .net *"_ivl_127", 25 0, L_0x148088640;  1 drivers
L_0x148088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x141ec9680_0 .net/2u *"_ivl_128", 31 0, L_0x148088688;  1 drivers
v0x141ec9730_0 .net *"_ivl_130", 0 0, L_0x141ed2e80;  1 drivers
v0x141ec97d0_0 .net *"_ivl_134", 31 0, L_0x141ed3360;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ec9960_0 .net *"_ivl_137", 25 0, L_0x1480886d0;  1 drivers
L_0x148088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ec99f0_0 .net/2u *"_ivl_138", 31 0, L_0x148088718;  1 drivers
v0x141ec9aa0_0 .net *"_ivl_140", 0 0, L_0x141ed30d0;  1 drivers
v0x141ec9b40_0 .net *"_ivl_143", 5 0, L_0x141ed3710;  1 drivers
L_0x148088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x141ec9bf0_0 .net/2u *"_ivl_144", 5 0, L_0x148088760;  1 drivers
v0x141ec9ca0_0 .net *"_ivl_146", 0 0, L_0x141ed3600;  1 drivers
v0x141ec9d40_0 .net *"_ivl_149", 5 0, L_0x141ed39d0;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x141ec9df0_0 .net/2u *"_ivl_150", 5 0, L_0x1480887a8;  1 drivers
v0x141ec9ea0_0 .net *"_ivl_152", 0 0, L_0x141ed38b0;  1 drivers
v0x141ec9f40_0 .net *"_ivl_155", 0 0, L_0x141ed1290;  1 drivers
v0x141ec9fe0_0 .net *"_ivl_159", 1 0, L_0x141ed3d40;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x141eca090_0 .net/2u *"_ivl_16", 5 0, L_0x1480880e8;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x141eca140_0 .net/2u *"_ivl_160", 1 0, L_0x1480887f0;  1 drivers
v0x141eca1f0_0 .net *"_ivl_162", 0 0, L_0x141ed3a70;  1 drivers
L_0x148088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x141eca290_0 .net/2u *"_ivl_164", 5 0, L_0x148088838;  1 drivers
v0x141eca340_0 .net *"_ivl_166", 0 0, L_0x141ed3f20;  1 drivers
v0x141ec9870_0 .net *"_ivl_169", 0 0, L_0x141ed3de0;  1 drivers
L_0x148088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x141eca5d0_0 .net/2u *"_ivl_170", 5 0, L_0x148088880;  1 drivers
v0x141eca660_0 .net *"_ivl_172", 0 0, L_0x141ed4150;  1 drivers
v0x141eca6f0_0 .net *"_ivl_175", 0 0, L_0x141ed4270;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x141eca780_0 .net/2u *"_ivl_178", 5 0, L_0x1480888c8;  1 drivers
v0x141eca820_0 .net *"_ivl_180", 0 0, L_0x141ed4460;  1 drivers
L_0x148088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x141eca8c0_0 .net/2u *"_ivl_184", 5 0, L_0x148088910;  1 drivers
v0x141eca970_0 .net *"_ivl_186", 0 0, L_0x141ed2530;  1 drivers
L_0x148088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x141ecaa10_0 .net/2u *"_ivl_194", 4 0, L_0x148088958;  1 drivers
v0x141ecaac0_0 .net *"_ivl_197", 4 0, L_0x141ed4b50;  1 drivers
v0x141ecab70_0 .net *"_ivl_199", 4 0, L_0x141ed49e0;  1 drivers
v0x141ecac20_0 .net *"_ivl_20", 31 0, L_0x141ed0ae0;  1 drivers
v0x141ecacd0_0 .net *"_ivl_200", 4 0, L_0x141ed4a80;  1 drivers
v0x141ecad80_0 .net *"_ivl_205", 0 0, L_0x141ed4f20;  1 drivers
v0x141ecae20_0 .net *"_ivl_209", 0 0, L_0x141ed50c0;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x141ecaec0_0 .net/2u *"_ivl_210", 31 0, L_0x1480889a0;  1 drivers
v0x141ecaf70_0 .net *"_ivl_212", 31 0, L_0x141ed40b0;  1 drivers
v0x141ecb020_0 .net *"_ivl_214", 31 0, L_0x141ed4bf0;  1 drivers
v0x141ecb0d0_0 .net *"_ivl_216", 31 0, L_0x141ed5460;  1 drivers
v0x141ecb180_0 .net *"_ivl_218", 31 0, L_0x141ed5320;  1 drivers
v0x141ecb230_0 .net *"_ivl_227", 0 0, L_0x141ed6ee0;  1 drivers
v0x141ecb2d0_0 .net *"_ivl_229", 0 0, L_0x141ed6f50;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ecb370_0 .net *"_ivl_23", 25 0, L_0x148088130;  1 drivers
v0x141ecb420_0 .net *"_ivl_230", 31 0, L_0x141ed7090;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ecb4d0_0 .net *"_ivl_233", 30 0, L_0x148088ac0;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x141ecb580_0 .net/2u *"_ivl_234", 31 0, L_0x148088b08;  1 drivers
v0x141ecb630_0 .net *"_ivl_236", 0 0, L_0x141ed7130;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x141ecb6d0_0 .net/2u *"_ivl_24", 31 0, L_0x148088178;  1 drivers
v0x141ecb780_0 .net *"_ivl_241", 0 0, L_0x141ed7410;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x141ecb820_0 .net/2u *"_ivl_244", 5 0, L_0x148088b50;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x141ecb8d0_0 .net/2u *"_ivl_248", 5 0, L_0x148088b98;  1 drivers
v0x141ecb980_0 .net *"_ivl_255", 0 0, L_0x141ed72c0;  1 drivers
v0x141eca3e0_0 .net *"_ivl_257", 0 0, L_0x141ed7a60;  1 drivers
v0x141eca480_0 .net *"_ivl_26", 0 0, L_0x141ed0c80;  1 drivers
v0x141eca520_0 .net *"_ivl_261", 15 0, L_0x141ed7f00;  1 drivers
v0x141ecba10_0 .net *"_ivl_262", 17 0, L_0x141ed7790;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x141ecbac0_0 .net *"_ivl_265", 1 0, L_0x148088c28;  1 drivers
v0x141ecbb70_0 .net *"_ivl_268", 15 0, L_0x141ed81b0;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x141ecbc20_0 .net *"_ivl_270", 1 0, L_0x148088c70;  1 drivers
v0x141ecbcd0_0 .net *"_ivl_273", 0 0, L_0x141ed80e0;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x141ecbd80_0 .net/2u *"_ivl_274", 13 0, L_0x148088cb8;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ecbe30_0 .net/2u *"_ivl_276", 13 0, L_0x148088d00;  1 drivers
v0x141ecbee0_0 .net *"_ivl_278", 13 0, L_0x141ed8250;  1 drivers
v0x141ecbf90_0 .net *"_ivl_28", 31 0, L_0x141ed0da0;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ecc040_0 .net *"_ivl_31", 25 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x141ecc0f0_0 .net/2u *"_ivl_32", 31 0, L_0x148088208;  1 drivers
v0x141ecc1a0_0 .net *"_ivl_34", 0 0, L_0x141ed0e90;  1 drivers
v0x141ecc240_0 .net *"_ivl_4", 31 0, L_0x141ed0640;  1 drivers
v0x141ecc2f0_0 .net *"_ivl_41", 2 0, L_0x141ed1170;  1 drivers
L_0x148088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x141ecc3a0_0 .net/2u *"_ivl_42", 2 0, L_0x148088250;  1 drivers
v0x141ecc450_0 .net *"_ivl_47", 2 0, L_0x141ed1450;  1 drivers
L_0x148088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x141ecc500_0 .net/2u *"_ivl_48", 2 0, L_0x148088298;  1 drivers
v0x141ecc5b0_0 .net *"_ivl_53", 0 0, L_0x141ed1640;  1 drivers
v0x141ecc650_0 .net *"_ivl_55", 0 0, L_0x141ed14f0;  1 drivers
v0x141ecc6f0_0 .net *"_ivl_57", 0 0, L_0x141ed17c0;  1 drivers
v0x141ecc790_0 .net *"_ivl_59", 0 0, L_0x141ed18f0;  1 drivers
v0x141ecc830_0 .net *"_ivl_61", 0 0, L_0x141ed1a10;  1 drivers
v0x141ecc8d0_0 .net *"_ivl_65", 2 0, L_0x141ed1bd0;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x141ecc980_0 .net/2u *"_ivl_66", 2 0, L_0x1480882e0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ecca30_0 .net *"_ivl_7", 25 0, L_0x148088010;  1 drivers
v0x141eccae0_0 .net *"_ivl_70", 31 0, L_0x141ed1e60;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141eccb90_0 .net *"_ivl_73", 25 0, L_0x148088328;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x141eccc40_0 .net/2u *"_ivl_74", 31 0, L_0x148088370;  1 drivers
v0x141ecccf0_0 .net *"_ivl_76", 0 0, L_0x141ed1f00;  1 drivers
v0x141eccd90_0 .net *"_ivl_78", 31 0, L_0x141ed20c0;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ecce40_0 .net/2u *"_ivl_8", 31 0, L_0x148088058;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141eccef0_0 .net *"_ivl_81", 25 0, L_0x1480883b8;  1 drivers
L_0x148088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x141eccfa0_0 .net/2u *"_ivl_82", 31 0, L_0x148088400;  1 drivers
v0x141ecd050_0 .net *"_ivl_84", 0 0, L_0x141ed2160;  1 drivers
v0x141ecd0f0_0 .net *"_ivl_87", 0 0, L_0x141ed2020;  1 drivers
v0x141ecd1a0_0 .net *"_ivl_88", 31 0, L_0x141ed2330;  1 drivers
L_0x148088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ecd250_0 .net *"_ivl_91", 30 0, L_0x148088448;  1 drivers
L_0x148088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x141ecd300_0 .net/2u *"_ivl_92", 31 0, L_0x148088490;  1 drivers
v0x141ecd3b0_0 .net *"_ivl_94", 0 0, L_0x141ed2280;  1 drivers
v0x141ecd450_0 .net *"_ivl_97", 0 0, L_0x141ed2650;  1 drivers
v0x141ecd4f0_0 .net "active", 0 0, L_0x141ed8490;  alias, 1 drivers
v0x141ecd590_0 .net "alu_op1", 31 0, L_0x141ed5e80;  1 drivers
v0x141ecd630_0 .net "alu_op2", 31 0, L_0x141ed5f70;  1 drivers
v0x141ecd6d0_0 .net "alui_instr", 0 0, L_0x141ed1560;  1 drivers
v0x141ecd770_0 .net "b_flag", 0 0, v0x141ec4850_0;  1 drivers
v0x141ecd820_0 .net "b_imm", 17 0, L_0x141ed7fc0;  1 drivers
v0x141ecd8b0_0 .net "b_offset", 31 0, L_0x141ed83b0;  1 drivers
v0x141ecd940_0 .net "clk", 0 0, v0x141ecfc50_0;  1 drivers
v0x141ecd9d0_0 .net "clk_enable", 0 0, v0x141ecfd60_0;  1 drivers
v0x141ecda60_0 .var "cpu_active", 0 0;
v0x141ecdaf0_0 .var "curr_addr", 31 0;
v0x141ecdb80_0 .var "data_address", 31 0;
v0x141ecdc20_0 .net "data_read", 0 0, L_0x141ed7ad0;  alias, 1 drivers
v0x141ecdcc0_0 .net "data_readdata", 31 0, v0x141ecff10_0;  1 drivers
v0x141ecdda0_0 .net "data_write", 0 0, L_0x141ed7560;  alias, 1 drivers
v0x141ecde40_0 .net "data_writedata", 31 0, v0x141ec6990_0;  alias, 1 drivers
v0x141ecdee0_0 .var "delay_slot", 31 0;
v0x141ecdf80_0 .net "effective_addr", 31 0, v0x141ec4c10_0;  1 drivers
v0x141ece020_0 .net "funct_code", 5 0, L_0x141ed05a0;  1 drivers
v0x141ece0d0_0 .net "hi_out", 31 0, v0x141ec6d50_0;  1 drivers
v0x141ece190_0 .net "hl_reg_enable", 0 0, L_0x141ed5790;  1 drivers
v0x141ece260_0 .net "instr_address", 31 0, L_0x141ed85c0;  alias, 1 drivers
v0x141ece300_0 .net "instr_opcode", 5 0, L_0x141ed0480;  1 drivers
v0x141ece3a0_0 .net "instr_readdata", 31 0, v0x141ed0210_0;  1 drivers
v0x141ece470_0 .net "j_imm", 0 0, L_0x141ed3210;  1 drivers
v0x141ece510_0 .net "j_reg", 0 0, L_0x141ed3be0;  1 drivers
v0x141ece5b0_0 .net "link_const", 0 0, L_0x141ed2740;  1 drivers
v0x141ece650_0 .net "link_reg", 0 0, L_0x141ed2cb0;  1 drivers
v0x141ece6f0_0 .net "lo_out", 31 0, v0x141ec7480_0;  1 drivers
v0x141ece790_0 .net "load_data", 31 0, v0x141ec5d00_0;  1 drivers
v0x141ece840_0 .net "load_instr", 0 0, L_0x141ed1370;  1 drivers
v0x141ece8d0_0 .net "lw", 0 0, L_0x141ed0890;  1 drivers
v0x141ece970_0 .net "mfhi", 0 0, L_0x141ed4000;  1 drivers
v0x141ecea10_0 .net "mflo", 0 0, L_0x141ed4320;  1 drivers
v0x141eceab0_0 .net "movefrom", 0 0, L_0x141ed0fd0;  1 drivers
v0x141eceb50_0 .net "muldiv", 0 0, L_0x141ed3cd0;  1 drivers
v0x141ecebf0_0 .var "next_delay_slot", 31 0;
v0x141ececa0_0 .net "partial_store", 0 0, L_0x141ed71d0;  1 drivers
v0x141eced40_0 .net "r_format", 0 0, L_0x141ed0770;  1 drivers
v0x141ecede0_0 .net "reg_a_read_data", 31 0, L_0x141ed5a70;  1 drivers
v0x141eceea0_0 .net "reg_a_read_index", 4 0, L_0x141ed4900;  1 drivers
v0x141ecef50_0 .net "reg_b_read_data", 31 0, L_0x141ed5d20;  1 drivers
v0x141ecefe0_0 .net "reg_b_read_index", 4 0, L_0x141ed4540;  1 drivers
v0x141ecf0a0_0 .net "reg_dst", 0 0, L_0x141ed10c0;  1 drivers
v0x141ecf130_0 .net "reg_write", 0 0, L_0x141ed1ac0;  1 drivers
v0x141ecf1d0_0 .net "reg_write_data", 31 0, L_0x141ed56f0;  1 drivers
v0x141ecf290_0 .net "reg_write_enable", 0 0, L_0x141ed4f90;  1 drivers
v0x141ecf340_0 .net "reg_write_index", 4 0, L_0x141ed4dc0;  1 drivers
v0x141ecf3f0_0 .net "register_v0", 31 0, L_0x141ed5e10;  alias, 1 drivers
v0x141ecf4a0_0 .net "reset", 0 0, v0x141ed0370_0;  1 drivers
v0x141ecf530_0 .net "result", 31 0, v0x141ec5060_0;  1 drivers
v0x141ecf5e0_0 .net "result_hi", 31 0, v0x141ec4a00_0;  1 drivers
v0x141ecf6b0_0 .net "result_lo", 31 0, v0x141ec4b60_0;  1 drivers
v0x141ecf780_0 .net "sb", 0 0, L_0x141ed7610;  1 drivers
v0x141ecf810_0 .net "sh", 0 0, L_0x141ed76b0;  1 drivers
v0x141ecf8a0_0 .var "state", 0 0;
v0x141ecf940_0 .net "store_instr", 0 0, L_0x141ed1c90;  1 drivers
v0x141ecf9e0_0 .net "sw", 0 0, L_0x141ed0a00;  1 drivers
E_0x141ec37d0/0 .event edge, v0x141ec4850_0, v0x141ecdee0_0, v0x141ecd8b0_0, v0x141ece470_0;
E_0x141ec37d0/1 .event edge, v0x141ec4ab0_0, v0x141ece510_0, v0x141ec8140_0;
E_0x141ec37d0 .event/or E_0x141ec37d0/0, E_0x141ec37d0/1;
E_0x141ec3f90 .event edge, v0x141ec6670_0, v0x141ec4c10_0;
L_0x141ed0480 .part v0x141ed0210_0, 26, 6;
L_0x141ed05a0 .part v0x141ed0210_0, 0, 6;
L_0x141ed0640 .concat [ 6 26 0 0], L_0x141ed0480, L_0x148088010;
L_0x141ed0770 .cmp/eq 32, L_0x141ed0640, L_0x148088058;
L_0x141ed0890 .cmp/eq 6, L_0x141ed0480, L_0x1480880a0;
L_0x141ed0a00 .cmp/eq 6, L_0x141ed0480, L_0x1480880e8;
L_0x141ed0ae0 .concat [ 6 26 0 0], L_0x141ed0480, L_0x148088130;
L_0x141ed0c80 .cmp/eq 32, L_0x141ed0ae0, L_0x148088178;
L_0x141ed0da0 .concat [ 6 26 0 0], L_0x141ed0480, L_0x1480881c0;
L_0x141ed0e90 .cmp/eq 32, L_0x141ed0da0, L_0x148088208;
L_0x141ed1170 .part L_0x141ed0480, 3, 3;
L_0x141ed1370 .cmp/eq 3, L_0x141ed1170, L_0x148088250;
L_0x141ed1450 .part L_0x141ed0480, 3, 3;
L_0x141ed1560 .cmp/eq 3, L_0x141ed1450, L_0x148088298;
L_0x141ed1640 .reduce/nor L_0x141ed3cd0;
L_0x141ed1bd0 .part L_0x141ed0480, 3, 3;
L_0x141ed1c90 .cmp/eq 3, L_0x141ed1bd0, L_0x1480882e0;
L_0x141ed1e60 .concat [ 6 26 0 0], L_0x141ed0480, L_0x148088328;
L_0x141ed1f00 .cmp/eq 32, L_0x141ed1e60, L_0x148088370;
L_0x141ed20c0 .concat [ 6 26 0 0], L_0x141ed0480, L_0x1480883b8;
L_0x141ed2160 .cmp/eq 32, L_0x141ed20c0, L_0x148088400;
L_0x141ed2020 .part v0x141ed0210_0, 20, 1;
L_0x141ed2330 .concat [ 1 31 0 0], L_0x141ed2020, L_0x148088448;
L_0x141ed2280 .cmp/eq 32, L_0x141ed2330, L_0x148088490;
L_0x141ed28c0 .concat [ 6 26 0 0], L_0x141ed0480, L_0x1480884d8;
L_0x141ed2430 .cmp/eq 32, L_0x141ed28c0, L_0x148088520;
L_0x141ed2ab0 .part v0x141ed0210_0, 0, 6;
L_0x141ed2960 .cmp/eq 6, L_0x141ed2ab0, L_0x148088568;
L_0x141ed2de0 .concat [ 6 26 0 0], L_0x141ed0480, L_0x1480885b0;
L_0x141ed2b50 .cmp/eq 32, L_0x141ed2de0, L_0x1480885f8;
L_0x141ed2ff0 .concat [ 6 26 0 0], L_0x141ed0480, L_0x148088640;
L_0x141ed2e80 .cmp/eq 32, L_0x141ed2ff0, L_0x148088688;
L_0x141ed3360 .concat [ 6 26 0 0], L_0x141ed0480, L_0x1480886d0;
L_0x141ed30d0 .cmp/eq 32, L_0x141ed3360, L_0x148088718;
L_0x141ed3710 .part v0x141ed0210_0, 0, 6;
L_0x141ed3600 .cmp/eq 6, L_0x141ed3710, L_0x148088760;
L_0x141ed39d0 .part v0x141ed0210_0, 0, 6;
L_0x141ed38b0 .cmp/eq 6, L_0x141ed39d0, L_0x1480887a8;
L_0x141ed3d40 .part L_0x141ed05a0, 3, 2;
L_0x141ed3a70 .cmp/eq 2, L_0x141ed3d40, L_0x1480887f0;
L_0x141ed3f20 .cmp/eq 6, L_0x141ed05a0, L_0x148088838;
L_0x141ed4150 .cmp/eq 6, L_0x141ed05a0, L_0x148088880;
L_0x141ed4460 .cmp/eq 6, L_0x141ed05a0, L_0x1480888c8;
L_0x141ed2530 .cmp/eq 6, L_0x141ed05a0, L_0x148088910;
L_0x141ed4900 .part v0x141ed0210_0, 21, 5;
L_0x141ed4540 .part v0x141ed0210_0, 16, 5;
L_0x141ed4b50 .part v0x141ed0210_0, 11, 5;
L_0x141ed49e0 .part v0x141ed0210_0, 16, 5;
L_0x141ed4a80 .functor MUXZ 5, L_0x141ed49e0, L_0x141ed4b50, L_0x141ed10c0, C4<>;
L_0x141ed4dc0 .functor MUXZ 5, L_0x141ed4a80, L_0x148088958, L_0x141ed2740, C4<>;
L_0x141ed40b0 .arith/sum 32, v0x141ecdee0_0, L_0x1480889a0;
L_0x141ed4bf0 .functor MUXZ 32, v0x141ec5060_0, v0x141ec5d00_0, L_0x141ed1370, C4<>;
L_0x141ed5460 .functor MUXZ 32, L_0x141ed4bf0, v0x141ec7480_0, L_0x141ed4320, C4<>;
L_0x141ed5320 .functor MUXZ 32, L_0x141ed5460, v0x141ec6d50_0, L_0x141ed4000, C4<>;
L_0x141ed56f0 .functor MUXZ 32, L_0x141ed5320, L_0x141ed40b0, L_0x141ed50c0, C4<>;
L_0x141ed7090 .concat [ 1 31 0 0], v0x141ecf8a0_0, L_0x148088ac0;
L_0x141ed7130 .cmp/eq 32, L_0x141ed7090, L_0x148088b08;
L_0x141ed7610 .cmp/eq 6, L_0x141ed0480, L_0x148088b50;
L_0x141ed76b0 .cmp/eq 6, L_0x141ed0480, L_0x148088b98;
L_0x141ed72c0 .reduce/nor v0x141ecf8a0_0;
L_0x141ed7f00 .part v0x141ed0210_0, 0, 16;
L_0x141ed7790 .concat [ 16 2 0 0], L_0x141ed7f00, L_0x148088c28;
L_0x141ed81b0 .part L_0x141ed7790, 0, 16;
L_0x141ed7fc0 .concat [ 2 16 0 0], L_0x148088c70, L_0x141ed81b0;
L_0x141ed80e0 .part L_0x141ed7fc0, 17, 1;
L_0x141ed8250 .functor MUXZ 14, L_0x148088d00, L_0x148088cb8, L_0x141ed80e0, C4<>;
L_0x141ed83b0 .concat [ 18 14 0 0], L_0x141ed7fc0, L_0x141ed8250;
S_0x141ec3fc0 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x141ec3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x141ec4320_0 .net *"_ivl_10", 15 0, L_0x141ed6870;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x141ec43e0_0 .net/2u *"_ivl_14", 15 0, L_0x148088a78;  1 drivers
v0x141ec4490_0 .net *"_ivl_17", 15 0, L_0x141ed69b0;  1 drivers
v0x141ec4550_0 .net *"_ivl_5", 0 0, L_0x141ed61c0;  1 drivers
v0x141ec4600_0 .net *"_ivl_6", 15 0, L_0x141ed37b0;  1 drivers
v0x141ec46f0_0 .net *"_ivl_9", 15 0, L_0x141ed6570;  1 drivers
v0x141ec47a0_0 .net "addr_rt", 4 0, L_0x141ed6c20;  1 drivers
v0x141ec4850_0 .var "b_flag", 0 0;
v0x141ec48f0_0 .net "funct", 5 0, L_0x141ed51b0;  1 drivers
v0x141ec4a00_0 .var "hi", 31 0;
v0x141ec4ab0_0 .net "instructionword", 31 0, v0x141ed0210_0;  alias, 1 drivers
v0x141ec4b60_0 .var "lo", 31 0;
v0x141ec4c10_0 .var "memaddroffset", 31 0;
v0x141ec4cc0_0 .var "multresult", 63 0;
v0x141ec4d70_0 .net "op1", 31 0, L_0x141ed5e80;  alias, 1 drivers
v0x141ec4e20_0 .net "op2", 31 0, L_0x141ed5f70;  alias, 1 drivers
v0x141ec4ed0_0 .net "opcode", 5 0, L_0x141ed6120;  1 drivers
v0x141ec5060_0 .var "result", 31 0;
v0x141ec50f0_0 .net "shamt", 4 0, L_0x141ed6b80;  1 drivers
v0x141ec51a0_0 .net/s "sign_op1", 31 0, L_0x141ed5e80;  alias, 1 drivers
v0x141ec5260_0 .net/s "sign_op2", 31 0, L_0x141ed5f70;  alias, 1 drivers
v0x141ec52f0_0 .net "simmediatedata", 31 0, L_0x141ed6910;  1 drivers
v0x141ec5380_0 .net "simmediatedatas", 31 0, L_0x141ed6910;  alias, 1 drivers
v0x141ec5410_0 .net "uimmediatedata", 31 0, L_0x141ed6a50;  1 drivers
v0x141ec54a0_0 .net "unsign_op1", 31 0, L_0x141ed5e80;  alias, 1 drivers
v0x141ec5570_0 .net "unsign_op2", 31 0, L_0x141ed5f70;  alias, 1 drivers
v0x141ec5650_0 .var "unsigned_result", 31 0;
E_0x141ec4290/0 .event edge, v0x141ec4ed0_0, v0x141ec4d70_0, v0x141ec52f0_0, v0x141ec48f0_0;
E_0x141ec4290/1 .event edge, v0x141ec4e20_0, v0x141ec50f0_0, v0x141ec4cc0_0, v0x141ec47a0_0;
E_0x141ec4290/2 .event edge, v0x141ec5410_0, v0x141ec5650_0;
E_0x141ec4290 .event/or E_0x141ec4290/0, E_0x141ec4290/1, E_0x141ec4290/2;
L_0x141ed6120 .part v0x141ed0210_0, 26, 6;
L_0x141ed51b0 .part v0x141ed0210_0, 0, 6;
L_0x141ed61c0 .part v0x141ed0210_0, 15, 1;
LS_0x141ed37b0_0_0 .concat [ 1 1 1 1], L_0x141ed61c0, L_0x141ed61c0, L_0x141ed61c0, L_0x141ed61c0;
LS_0x141ed37b0_0_4 .concat [ 1 1 1 1], L_0x141ed61c0, L_0x141ed61c0, L_0x141ed61c0, L_0x141ed61c0;
LS_0x141ed37b0_0_8 .concat [ 1 1 1 1], L_0x141ed61c0, L_0x141ed61c0, L_0x141ed61c0, L_0x141ed61c0;
LS_0x141ed37b0_0_12 .concat [ 1 1 1 1], L_0x141ed61c0, L_0x141ed61c0, L_0x141ed61c0, L_0x141ed61c0;
L_0x141ed37b0 .concat [ 4 4 4 4], LS_0x141ed37b0_0_0, LS_0x141ed37b0_0_4, LS_0x141ed37b0_0_8, LS_0x141ed37b0_0_12;
L_0x141ed6570 .part v0x141ed0210_0, 0, 16;
L_0x141ed6870 .concat [ 16 0 0 0], L_0x141ed6570;
L_0x141ed6910 .concat [ 16 16 0 0], L_0x141ed6870, L_0x141ed37b0;
L_0x141ed69b0 .part v0x141ed0210_0, 0, 16;
L_0x141ed6a50 .concat [ 16 16 0 0], L_0x141ed69b0, L_0x148088a78;
L_0x141ed6b80 .part v0x141ed0210_0, 6, 5;
L_0x141ed6c20 .part v0x141ed0210_0, 16, 5;
S_0x141ec57a0 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x141ec3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x141ec5a40_0 .net "address", 31 0, v0x141ec4c10_0;  alias, 1 drivers
v0x141ec5af0_0 .net "datafromMem", 31 0, v0x141ecff10_0;  alias, 1 drivers
v0x141ec5b90_0 .net "instr_word", 31 0, v0x141ed0210_0;  alias, 1 drivers
v0x141ec5c60_0 .net "opcode", 5 0, L_0x141ed6d20;  1 drivers
v0x141ec5d00_0 .var "out_transformed", 31 0;
v0x141ec5df0_0 .net "regword", 31 0, L_0x141ed5d20;  alias, 1 drivers
v0x141ec5ea0_0 .net "whichbyte", 1 0, L_0x141ed6dc0;  1 drivers
E_0x141ec59e0/0 .event edge, v0x141ec5c60_0, v0x141ec5af0_0, v0x141ec5ea0_0, v0x141ec4ab0_0;
E_0x141ec59e0/1 .event edge, v0x141ec5df0_0;
E_0x141ec59e0 .event/or E_0x141ec59e0/0, E_0x141ec59e0/1;
L_0x141ed6d20 .part v0x141ed0210_0, 26, 6;
L_0x141ed6dc0 .part v0x141ec4c10_0, 0, 2;
S_0x141ec5fd0 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x141ec3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x141ec6270_0 .net *"_ivl_1", 1 0, L_0x141ed7cc0;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x141ec6330_0 .net *"_ivl_5", 0 0, L_0x148088be0;  1 drivers
v0x141ec63e0_0 .net "bytenum", 2 0, L_0x141ed7970;  1 drivers
v0x141ec64a0_0 .net "dataword", 31 0, v0x141ecff10_0;  alias, 1 drivers
v0x141ec6560_0 .net "eff_addr", 31 0, v0x141ec4c10_0;  alias, 1 drivers
v0x141ec6670_0 .net "opcode", 5 0, L_0x141ed0480;  alias, 1 drivers
v0x141ec6700_0 .net "regbyte", 7 0, L_0x141ed7da0;  1 drivers
v0x141ec67b0_0 .net "reghalfword", 15 0, L_0x141ed7e40;  1 drivers
v0x141ec6860_0 .net "regword", 31 0, L_0x141ed5d20;  alias, 1 drivers
v0x141ec6990_0 .var "storedata", 31 0;
E_0x141ec6210/0 .event edge, v0x141ec6670_0, v0x141ec5df0_0, v0x141ec63e0_0, v0x141ec6700_0;
E_0x141ec6210/1 .event edge, v0x141ec5af0_0, v0x141ec67b0_0;
E_0x141ec6210 .event/or E_0x141ec6210/0, E_0x141ec6210/1;
L_0x141ed7cc0 .part v0x141ec4c10_0, 0, 2;
L_0x141ed7970 .concat [ 2 1 0 0], L_0x141ed7cc0, L_0x148088be0;
L_0x141ed7da0 .part L_0x141ed5d20, 0, 8;
L_0x141ed7e40 .part L_0x141ed5d20, 0, 16;
S_0x141ec6a60 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x141ec3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x141ec6ca0_0 .net "clk", 0 0, v0x141ecfc50_0;  alias, 1 drivers
v0x141ec6d50_0 .var "data", 31 0;
v0x141ec6e00_0 .net "data_in", 31 0, v0x141ec4a00_0;  alias, 1 drivers
v0x141ec6ed0_0 .net "data_out", 31 0, v0x141ec6d50_0;  alias, 1 drivers
v0x141ec6f70_0 .net "enable", 0 0, L_0x141ed5790;  alias, 1 drivers
v0x141ec7050_0 .net "reset", 0 0, v0x141ed0370_0;  alias, 1 drivers
S_0x141ec7170 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x141ec3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x141ec73f0_0 .net "clk", 0 0, v0x141ecfc50_0;  alias, 1 drivers
v0x141ec7480_0 .var "data", 31 0;
v0x141ec7510_0 .net "data_in", 31 0, v0x141ec4b60_0;  alias, 1 drivers
v0x141ec75e0_0 .net "data_out", 31 0, v0x141ec7480_0;  alias, 1 drivers
v0x141ec7680_0 .net "enable", 0 0, L_0x141ed5790;  alias, 1 drivers
v0x141ec7750_0 .net "reset", 0 0, v0x141ed0370_0;  alias, 1 drivers
S_0x141ec7860 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x141ec3c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x141ed5a70 .functor BUFZ 32, L_0x141ed5600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x141ed5d20 .functor BUFZ 32, L_0x141ed5b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141ec84f0_2 .array/port v0x141ec84f0, 2;
L_0x141ed5e10 .functor BUFZ 32, v0x141ec84f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141ec7b90_0 .net *"_ivl_0", 31 0, L_0x141ed5600;  1 drivers
v0x141ec7c50_0 .net *"_ivl_10", 6 0, L_0x141ed5c00;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x141ec7cf0_0 .net *"_ivl_13", 1 0, L_0x148088a30;  1 drivers
v0x141ec7d90_0 .net *"_ivl_2", 6 0, L_0x141ed5950;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x141ec7e40_0 .net *"_ivl_5", 1 0, L_0x1480889e8;  1 drivers
v0x141ec7f30_0 .net *"_ivl_8", 31 0, L_0x141ed5b60;  1 drivers
v0x141ec7fe0_0 .net "r_clk", 0 0, v0x141ecfc50_0;  alias, 1 drivers
v0x141ec80b0_0 .net "r_clk_enable", 0 0, v0x141ecfd60_0;  alias, 1 drivers
v0x141ec8140_0 .net "read_data1", 31 0, L_0x141ed5a70;  alias, 1 drivers
v0x141ec8250_0 .net "read_data2", 31 0, L_0x141ed5d20;  alias, 1 drivers
v0x141ec82e0_0 .net "read_reg1", 4 0, L_0x141ed4900;  alias, 1 drivers
v0x141ec8390_0 .net "read_reg2", 4 0, L_0x141ed4540;  alias, 1 drivers
v0x141ec8440_0 .net "register_v0", 31 0, L_0x141ed5e10;  alias, 1 drivers
v0x141ec84f0 .array "registers", 0 31, 31 0;
v0x141ec8890_0 .net "reset", 0 0, v0x141ed0370_0;  alias, 1 drivers
v0x141ec8960_0 .net "write_control", 0 0, L_0x141ed4f90;  alias, 1 drivers
v0x141ec89f0_0 .net "write_data", 31 0, L_0x141ed56f0;  alias, 1 drivers
v0x141ec8b80_0 .net "write_reg", 4 0, L_0x141ed4dc0;  alias, 1 drivers
L_0x141ed5600 .array/port v0x141ec84f0, L_0x141ed5950;
L_0x141ed5950 .concat [ 5 2 0 0], L_0x141ed4900, L_0x1480889e8;
L_0x141ed5b60 .array/port v0x141ec84f0, L_0x141ed5c00;
L_0x141ed5c00 .concat [ 5 2 0 0], L_0x141ed4540, L_0x148088a30;
    .scope S_0x141e99130;
T_0 ;
    %wait E_0x141eb8090;
    %load/vec4 v0x141ec3130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x141ec2f20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x141ec2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x141ec3080_0;
    %assign/vec4 v0x141ec2f20_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x141ec7860;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x141ec84f0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x141ec7860;
T_2 ;
    %wait E_0x141e935e0;
    %load/vec4 v0x141ec8890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x141ec80b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x141ec8960_0;
    %load/vec4 v0x141ec8b80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x141ec89f0_0;
    %load/vec4 v0x141ec8b80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x141ec84f0, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x141ec3fc0;
T_3 ;
    %wait E_0x141ec4290;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
    %load/vec4 v0x141ec4ed0_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x141ec51a0_0;
    %load/vec4 v0x141ec52f0_0;
    %add;
    %store/vec4 v0x141ec4c10_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x141ec4ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0x141ec48f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.17 ;
    %load/vec4 v0x141ec5260_0;
    %ix/getv 4, v0x141ec50f0_0;
    %shiftl 4;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.18 ;
    %load/vec4 v0x141ec5260_0;
    %ix/getv 4, v0x141ec50f0_0;
    %shiftr 4;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.19 ;
    %load/vec4 v0x141ec5260_0;
    %ix/getv 4, v0x141ec50f0_0;
    %shiftr/s 4;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.20 ;
    %load/vec4 v0x141ec5260_0;
    %load/vec4 v0x141ec54a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.21 ;
    %load/vec4 v0x141ec5260_0;
    %load/vec4 v0x141ec54a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.22 ;
    %load/vec4 v0x141ec5260_0;
    %load/vec4 v0x141ec54a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.23 ;
    %load/vec4 v0x141ec51a0_0;
    %pad/s 64;
    %load/vec4 v0x141ec5260_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x141ec4cc0_0, 0, 64;
    %load/vec4 v0x141ec4cc0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x141ec4a00_0, 0, 32;
    %load/vec4 v0x141ec4cc0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x141ec4b60_0, 0, 32;
    %jmp T_3.38;
T_3.24 ;
    %load/vec4 v0x141ec54a0_0;
    %pad/u 64;
    %load/vec4 v0x141ec5570_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x141ec4cc0_0, 0, 64;
    %load/vec4 v0x141ec4cc0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x141ec4a00_0, 0, 32;
    %load/vec4 v0x141ec4cc0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x141ec4b60_0, 0, 32;
    %jmp T_3.38;
T_3.25 ;
    %load/vec4 v0x141ec51a0_0;
    %load/vec4 v0x141ec5260_0;
    %mod/s;
    %store/vec4 v0x141ec4a00_0, 0, 32;
    %load/vec4 v0x141ec51a0_0;
    %load/vec4 v0x141ec5260_0;
    %div/s;
    %store/vec4 v0x141ec4b60_0, 0, 32;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec5570_0;
    %mod;
    %store/vec4 v0x141ec4a00_0, 0, 32;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec5570_0;
    %div;
    %store/vec4 v0x141ec4b60_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x141ec4d70_0;
    %store/vec4 v0x141ec4a00_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x141ec4d70_0;
    %store/vec4 v0x141ec4b60_0, 0, 32;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x141ec51a0_0;
    %load/vec4 v0x141ec5260_0;
    %add;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec5570_0;
    %add;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.31 ;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec5570_0;
    %sub;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.32 ;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec5570_0;
    %and;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec5570_0;
    %or;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec5570_0;
    %xor;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec5570_0;
    %or;
    %inv;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x141ec51a0_0;
    %load/vec4 v0x141ec5260_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec5570_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0x141ec47a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %jmp T_3.47;
T_3.43 ;
    %load/vec4 v0x141ec51a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
T_3.49 ;
    %jmp T_3.47;
T_3.44 ;
    %load/vec4 v0x141ec51a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
T_3.51 ;
    %jmp T_3.47;
T_3.45 ;
    %load/vec4 v0x141ec51a0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
T_3.53 ;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x141ec51a0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
T_3.55 ;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0x141ec51a0_0;
    %load/vec4 v0x141ec5260_0;
    %cmp/e;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
T_3.57 ;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0x141ec51a0_0;
    %load/vec4 v0x141ec4e20_0;
    %cmp/ne;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
T_3.59 ;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0x141ec51a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
T_3.61 ;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0x141ec51a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141ec4850_0, 0, 1;
T_3.63 ;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0x141ec51a0_0;
    %load/vec4 v0x141ec52f0_0;
    %add;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec52f0_0;
    %add;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x141ec51a0_0;
    %load/vec4 v0x141ec52f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec5380_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.67, 8;
T_3.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.67, 8;
 ; End of false expr.
    %blend;
T_3.67;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec5410_0;
    %and;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec5410_0;
    %or;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x141ec54a0_0;
    %load/vec4 v0x141ec5410_0;
    %xor;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x141ec5410_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x141ec5650_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0x141ec5650_0;
    %store/vec4 v0x141ec5060_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x141ec57a0;
T_4 ;
    %wait E_0x141ec59e0;
    %load/vec4 v0x141ec5c60_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x141ec5ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x141ec5ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x141ec5ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x141ec5ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x141ec5b90_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x141ec5ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x141ec5df0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x141ec5df0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x141ec5df0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x141ec5ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec5df0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec5df0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x141ec5af0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x141ec5df0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec5d00_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x141ec7170;
T_5 ;
    %wait E_0x141e935e0;
    %load/vec4 v0x141ec7750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141ec7480_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x141ec7680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x141ec7510_0;
    %assign/vec4 v0x141ec7480_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x141ec6a60;
T_6 ;
    %wait E_0x141e935e0;
    %load/vec4 v0x141ec7050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x141ec6d50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x141ec6f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x141ec6e00_0;
    %assign/vec4 v0x141ec6d50_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x141ec5fd0;
T_7 ;
    %wait E_0x141ec6210;
    %load/vec4 v0x141ec6670_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x141ec6860_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x141ec6990_0, 4, 8;
    %load/vec4 v0x141ec6860_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x141ec6990_0, 4, 8;
    %load/vec4 v0x141ec6860_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x141ec6990_0, 4, 8;
    %load/vec4 v0x141ec6860_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x141ec6990_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x141ec6670_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x141ec63e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x141ec6700_0;
    %load/vec4 v0x141ec64a0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec6990_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x141ec64a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x141ec6700_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec64a0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x141ec6990_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x141ec64a0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x141ec6700_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec64a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec6990_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x141ec64a0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x141ec6700_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec6990_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x141ec6670_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x141ec63e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x141ec67b0_0;
    %load/vec4 v0x141ec64a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec6990_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x141ec64a0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x141ec67b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec6990_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x141ec3c00;
T_8 ;
    %wait E_0x141ec3f90;
    %load/vec4 v0x141ece300_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x141ecdf80_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x141ecdb80_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x141ec3c00;
T_9 ;
    %wait E_0x141ec37d0;
    %load/vec4 v0x141ecd770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x141ecdee0_0;
    %load/vec4 v0x141ecd8b0_0;
    %add;
    %store/vec4 v0x141ecebf0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x141ece470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x141ecdee0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x141ece3a0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x141ecebf0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x141ece510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x141ecede0_0;
    %store/vec4 v0x141ecebf0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x141ecdee0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x141ecebf0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x141ec3c00;
T_10 ;
    %wait E_0x141e935e0;
    %load/vec4 v0x141ecd9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x141ecf4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x141ecdaf0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x141ecdee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x141ecda60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x141ecf8a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x141ecda60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x141ecf8a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x141ecf8a0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x141ecf8a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x141ecf8a0_0, 0;
    %load/vec4 v0x141ecdee0_0;
    %assign/vec4 v0x141ecdaf0_0, 0;
    %load/vec4 v0x141ecebf0_0;
    %assign/vec4 v0x141ecdee0_0, 0;
    %load/vec4 v0x141ecdaf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x141ecda60_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x141ec3c00;
T_11 ;
    %wait E_0x141e935e0;
    %vpi_call/w 8 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 8 272 "$display", "reset=%h, clk_enable=%h", v0x141ecf4a0_0, v0x141ecd9d0_0 {0 0 0};
    %vpi_call/w 8 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x141ece3a0_0, v0x141ecd4f0_0, v0x141ecf290_0 {0 0 0};
    %vpi_call/w 8 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x141eceea0_0, v0x141ecefe0_0 {0 0 0};
    %vpi_call/w 8 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x141ecede0_0, v0x141ecef50_0 {0 0 0};
    %vpi_call/w 8 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x141ecf1d0_0, v0x141ecf530_0, v0x141ecf340_0, v0x141ece840_0 {0 0 0};
    %vpi_call/w 8 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x141eceb50_0, v0x141ecf6b0_0, v0x141ecf5e0_0, v0x141ece6f0_0, v0x141ece0d0_0 {0 0 0};
    %vpi_call/w 8 278 "$display", "b_flag=%h, b_offset=%h", v0x141ecd770_0, v0x141ecd8b0_0 {0 0 0};
    %vpi_call/w 8 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x141ecdaf0_0, v0x141ecf8a0_0, v0x141ecdee0_0, v0x141ecebf0_0, v0x141ece510_0 {0 0 0};
    %vpi_call/w 8 280 "$display", "instr_address=%h", v0x141ece260_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x141eac6b0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141ecfc50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x141ecfc50_0;
    %inv;
    %store/vec4 v0x141ecfc50_0, 0, 1;
    %delay 4, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x141eac6b0;
T_13 ;
    %fork t_1, S_0x141ec3290;
    %jmp t_0;
    .scope S_0x141ec3290;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141ed0370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x141ecfd60_0, 0, 1;
    %wait E_0x141e935e0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x141ed0370_0, 0, 1;
    %wait E_0x141e935e0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x141ec35d0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x141ecff10_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x141ec3830_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x141ec38e0_0, 0, 5;
    %load/vec4 v0x141ec35d0_0;
    %store/vec4 v0x141ec3990_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141ec3690_0, 0, 16;
    %load/vec4 v0x141ec3830_0;
    %load/vec4 v0x141ec38e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec3990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec3690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec3740_0, 0, 32;
    %load/vec4 v0x141ec3740_0;
    %store/vec4 v0x141ed0210_0, 0, 32;
    %load/vec4 v0x141ecff10_0;
    %load/vec4 v0x141ec35d0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x141ecff10_0, 0, 32;
    %wait E_0x141e935e0;
    %delay 2, 0;
    %load/vec4 v0x141ecffa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 7 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_13.3 ;
    %load/vec4 v0x141ecfe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 7 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_13.5 ;
    %load/vec4 v0x141ec35d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x141ec35d0_0, 0, 5;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x141ec35d0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_13.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.7, 5;
    %jmp/1 T_13.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x141ec3830_0, 0, 6;
    %load/vec4 v0x141ec35d0_0;
    %store/vec4 v0x141ec38e0_0, 0, 5;
    %load/vec4 v0x141ec35d0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x141ec3990_0, 0, 5;
    %load/vec4 v0x141ec35d0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x141ec3690_0, 0, 16;
    %load/vec4 v0x141ec3830_0;
    %load/vec4 v0x141ec38e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec3990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec3690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec3740_0, 0, 32;
    %load/vec4 v0x141ec3740_0;
    %store/vec4 v0x141ed0210_0, 0, 32;
    %wait E_0x141e935e0;
    %delay 2, 0;
    %load/vec4 v0x141ec35d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x141ec35d0_0, 0, 5;
    %jmp T_13.6;
T_13.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x141ec35d0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x141ec3a40_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.9, 5;
    %jmp/1 T_13.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x141ec3830_0, 0, 6;
    %load/vec4 v0x141ec35d0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x141ec38e0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x141ec3990_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x141ec3690_0, 0, 16;
    %load/vec4 v0x141ec3830_0;
    %load/vec4 v0x141ec38e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec3990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x141ec3690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec3740_0, 0, 32;
    %load/vec4 v0x141ec3740_0;
    %store/vec4 v0x141ed0210_0, 0, 32;
    %wait E_0x141e935e0;
    %delay 2, 0;
    %load/vec4 v0x141ec35d0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x141ec3b50_0, 0, 16;
    %load/vec4 v0x141ec3b50_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %load/vec4 v0x141ec3b50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x141ec3460_0, 0, 32;
    %vpi_call/w 7 127 "$display", "%b", v0x141ec3460_0 {0 0 0};
    %load/vec4 v0x141ec3a40_0;
    %load/vec4 v0x141ec35d0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x141ec3a40_0, 0, 32;
    %load/vec4 v0x141ec3a40_0;
    %load/vec4 v0x141ec3460_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x141ec3520_0, 0, 32;
    %load/vec4 v0x141ed02a0_0;
    %load/vec4 v0x141ec3520_0;
    %cmp/e;
    %jmp/0xz  T_13.12, 4;
    %jmp T_13.13;
T_13.12 ;
    %vpi_call/w 7 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x141ec3520_0, v0x141ed02a0_0 {0 0 0};
T_13.13 ;
    %load/vec4 v0x141ec35d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x141ec35d0_0, 0, 5;
    %jmp T_13.8;
T_13.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x141eac6b0;
t_0 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/slti_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
