#pragma once

#include "Xenon/Base/TypeDefs.h"

struct XenosRegisters
{
	u16 BIOS_0_SCRATCH;
	u16 BIOS_1_SCRATCH;
	u16 BIOS_2_SCRATCH;
	u16 BIOS_3_SCRATCH;
	u16 BIOS_4_SCRATCH;
	u16 BIOS_5_SCRATCH;
	u16 BIOS_6_SCRATCH;
	u16 BIOS_7_SCRATCH;
	u16 CONFIG_CNTL;
	u16 CONFIG_XSTRAP;
	u32 CONFIG_XSTRAP2;
	u32 RBBM_CNTL;

};

enum XenosRegistersa
{
	CONFIG_CNTL,
	CONFIG_XSTRAP,
	CONFIG_XSTRAP2,
	RBBM_CNTL,
	RBBM_SOFT_RESET,
	RBBM_SKEW_CNTL,
	BIF_PERFCOUNTER0_SELECT,
	BIF_PERFCOUNTER0_HI,
	BIF_PERFCOUNTER0_LOW,
	ROM_PAR_DATA_REG,
	ROM_BAD_PIPE_DISABLE_REGISTER,
	ROM_PAR_ADDR_REG,
	ROM_CLK_REG,
	ROM_BAD_PIPE_FUSE_REG,
	DBG_CNTL1_REG,
	ROM_SIMD_PIPE_DISABLE_REGISTER,
	DBG_READ_REG,
	ROM_PADS_REG,
	SOFT_STRAP_CNTL,
	CONFIG_XSTRAP3,
	EXTERN_TRIG_CNTL,
	ROM_STATUS_REG,
	ROM_PORT_REG,
	SCLK_PWRMGT_CNTL1_REG,
	SCLK_PWRMGT_CNTL2_REG,
	SCLK_PWRMGT_CNTL3_REG,
	FSB_STOP_CLK_REG,
	STOP_SCLK_REG,
	SPLL_CNTL_REG,
	CG_SCRATCH1,
	RCLK_PWRMGT_CNTL_REG,
	PSRO_REG,
	RPLL_CNTL_REG,
	FPLL_CNTL_REG,
	CG_INT_MASK_REG,
	CG_INT_STAT_REG,
	CG_INT_ACK_REG,
	MCLK_CNTL1_REG,
	MPLL_CNTL_REG,
	YCLK_CNTL1_REG,
	MDLL_CNTL1_REG,
	MCLK_PWRMGT_CNTL_REG,
	MCLK_TEST_CNTL1_REG,
	CGM_MC0_IO_CNTL,
	CGM_CAL_CNTL_REG,
	CGM_DRAM_CNTL_REG,
	CGM_MC1_IO_CNTL,
	PCLK_SOFT_RESET,
	DCCG_SCLK_R_DISP_CNTL,
	SCLK_G_SCL1_CNTL,
	SCLK_SOFT_RESET,
	DCCG_CLK_CNTL,
	TEST_COUNT_CNTL,
	DCCG_TEST_CLK_SEL,
	DVOACLK_CNTL,
	DCCG_ONE_SHOT_CLOCKING_CNTL,
	DCCG_ONE_SHOT_STOP_CLOCKS_CNTL,
	DCCG_ONE_SHOT_RUN_CLOCKS_CNTL,
	DCCG_ONE_SHOT_RUN_CLOCKS_COUNT,
	DCCG_DEBUG,
	SCLK_G_DCP_CNTL,
	CP_RB_BASE,
	CP_RB_CNTL,
	CP_RB_RPTR_ADDR,
	CP_RB_RPTR,
	CP_RB_WPTR,
	CP_RB_WPTR_DELAY,
	CP_RB_RPTR_WR,
	CP_DMA_SRC_ADDR,
	CP_DMA_DST_ADDR,
	CP_DMA_COMMAND,
	CP_IB1_BASE,
	CP_IB1_BUFSZ,
	CP_IB2_BASE,
	CP_IB2_BUFSZ,
	CP_RT_BASE,
	CP_RT_BUFSZ,
	CP_RT_ST_BASE,
	CP_RT_ST_BUFSZ,
	CP_QUEUE_THRESHOLDS,
	CP_MEQ_THRESHOLDS,
	CP_CSQ_AVAIL,
	CP_STQ_AVAIL,
	CP_MEQ_AVAIL,
	CP_CMD_INDEX,
	CP_CMD_DATA,
	SCRATCH_UMSK,
	SCRATCH_ADDR,
	SCRATCH_CMP_HI,
	SCRATCH_CMP_LO,
	CP_DMA_TABLE_ADDR,
	CP_DMA_SRC_ADDR_STAT,
	CP_DMA_DST_ADDR_STAT,
	CP_DMA_COMMAND_STAT,
	CP_DMA_STAT,
	CP_DMA_ACT_DSCR_STAT,
	CP_PERFCOUNTER_SELECT,
	CP_PERFCOUNTER_LO,
	CP_PERFCOUNTER_HI,
	SCRATCH_CMP_CNTL,
	CP_ME_RDADDR,
	CP_STATE_DEBUG_INDEX,
	CP_STATE_DEBUG_DATA,
	CP_NV_FLAGS_0,
	CP_NV_FLAGS_1,
	CP_NV_FLAGS_2,
	CP_NV_FLAGS_3,
	CP_INT_CNTL,
	CP_INT_STATUS,
	CP_INT_ACK,
	CP_PERFMON_CNTL,
	CP_ME_CNTL,
	CP_ME_STATUS,
	CP_ME_RAM_WADDR,
	CP_ME_RAM_RADDR,
	CP_ME_RAM_DATA,
	CP_SNOOP_CNTL,
	CP_DEBUG,
	CP_CSQ_RB_STAT,
	CP_CSQ_IB1_STAT,
	CP_CSQ_IB2_STAT,
	NQWAIT_UNTIL,
	RBBM_PERFCOUNTER1_SELECT,
	RBBM_PERFCOUNTER2_SELECT,
	RBBM_PERFCOUNTER1_LO, 
	RBBM_PERFCOUNTER1_HI,
	RBBM_PERFCOUNTER2_LO,
	RBBM_PERFCOUNTER2_HI,
	RBBM_DEBUG,
	RBBM_STATUS2,
	RBBM_CRC32,
	RBBM_WAIT_IDLE_CLOCKS,
	RBBM_READ_ERROR,
	RBBM_INT_CNTL,
	RBBM_INT_STATUS,
	RBBM_INT_ACK,
	MASTER_INT_SIGNAL,
	CP_NON_PREFETCH_CNTRS,
	CP_STQ_RT_STAT,
	CP_STQ_ST_STAT,
	CP_STQ_RT_ST_STAT,
	CP_RT_DMA_SRC_ADDR,
	CP_RT_DMA_DST_ADDR,
	CP_RT_DMA_COMMAND,
	CP_RT_ME_RAM_WADDR,
	CP_RT_ME_RAM_RADDR,
	CP_RT_ME_RAM_DATA,
	CP_PROG_COUNTER,
	CP_RT_ME_RDADDR,
	CP_ST_BASE,
	CP_ST_BUFSZ,
	CP_MEQ_STAT,
	CP_MIU_TAG_STAT0,
	CP_MIU_TAG_STAT1,
	CP_BIN_MASK_LO,
	CP_BIN_MASK_HI,
	CP_BIN_SELECT_LO,
	CP_BIN_SELECT_HI,
	CP_RT_BIN_MASK_LO,
	CP_RT_BIN_MASK_HI,
	CP_RT_BIN_SELECT_LO,
	CP_RT_BIN_SELECT_HI,
	CP_CPU_INT_CNTL,
	CP_CPU_INT_STATUS,
	CP_CPU_INT_ACK,
	CP_PFP_UCODE_ADDR,
	CP_PFP_UCODE_DATA,
	CP_PFP_RT_UCODE_ADDR,
	CP_PFP_RT_UCODE_DATA,
	CP_RT_STAT,
	CP_STAT,
	CP_RT0_COMMAND,
	CP_RT0_POLL_ADDRESS,
	CP_RT0_REFERENCE,
	CP_RT0_MASK,
	CP_RT0_BADR,
	CP_RT0_SIZE,
	CP_RT1_COMMAND,
	CP_RT1_POLL_ADDRESS,
	CP_RT1_REFERENCE,
	CP_RT1_MASK,
	CP_RT1_BADR,
	CP_RT1_SIZE,
	CP_RT2_COMMAND,
	CP_RT2_POLL_ADDRESS,
	CP_RT2_REFERENCE,
	CP_RT2_MASK,
	CP_RT2_BADR,
	CP_RT2_SIZE,
	CP_RT3_COMMAND,
	CP_RT3_POLL_ADDRESS,
	CP_RT3_REFERENCE,
	CP_RT3_MASK,
	CP_RT3_BADR,
	CP_RT3_SIZE,
	CP_RT4_COMMAND,
	CP_RT4_POLL_ADDRESS,
	CP_RT4_REFERENCE,
	CP_RT4_MASK,
	CP_RT4_BADR,
	CP_RT4_SIZE,
	CP_RT5_COMMAND,
	CP_RT5_POLL_ADDRESS,
	CP_RT5_REFERENCE,
	CP_RT5_MASK,
	CP_RT5_BADR,
	CP_RT5_SIZE,
	CP_RT6_COMMAND,
	CP_RT6_POLL_ADDRESS,
	CP_RT6_REFERENCE,
	CP_RT6_MASK,
	CP_RT6_BADR,
	CP_RT6_SIZE,
	CP_RT7_COMMAND,
	CP_RT7_POLL_ADDRESS,
	CP_RT7_REFERENCE,
	CP_RT7_MASK,
	CP_RT7_BADR,
	CP_RT7_SIZE,
	CP_RT8_COMMAND,
	CP_RT8_POLL_ADDRESS,
	CP_RT8_REFERENCE,
	CP_RT8_MASK,
	CP_RT8_BADR,
	CP_RT8_SIZE,
	CP_RT9_COMMAND,
	CP_RT9_POLL_ADDRESS,
	CP_RT9_REFERENCE,
	CP_RT9_MASK,
	CP_RT9_BADR,
	CP_RT9_SIZE,
	CP_RT10_COMMAND,
	CP_RT10_POLL_ADDRESS,
	CP_RT10_REFERENCE,
	CP_RT10_MASK,
	CP_RT10_BADR,
	CP_RT10_SIZE,
	CP_RT11_COMMAND,
	CP_RT11_POLL_ADDRESS,
	CP_RT11_REFERENCE,
	CP_RT11_MASK,
	CP_RT11_BADR,
	CP_RT11_SIZE,
	CP_RT12_COMMAND,
	CP_RT12_POLL_ADDRESS,
	CP_RT12_REFERENCE,
	CP_RT12_MASK,
	CP_RT12_BADR,
	CP_RT12_SIZE,
	CP_RT13_COMMAND,
	CP_RT13_POLL_ADDRESS,
	CP_RT13_REFERENCE,
	CP_RT13_MASK,
	CP_RT13_BADR,
	CP_RT13_SIZE,
	CP_RT14_COMMAND,
	CP_RT14_POLL_ADDRESS,
	CP_RT14_REFERENCE,
	CP_RT14_MASK,
	CP_RT14_BADR,
	CP_RT14_SIZE,
	CP_RT15_COMMAND,
	CP_RT15_POLL_ADDRESS,
	CP_RT15_REFERENCE,
	CP_RT15_MASK,
	CP_RT15_BADR,
	CP_RT15_SIZE,
	CP_RT_POLL_INTERVAL,
	CP_VIP_EOL_EOF_COUNTER,
	CP_D1_EOL_SOF_COUNTER,
	CP_D2_EOL_SOF_COUNTER,
	SCRATCH_REG0,
	SCRATCH_REG1,
	SCRATCH_REG2,
	SCRATCH_REG3,
	SCRATCH_REG4,
	SCRATCH_REG5,
	SCRATCH_REG6,
	SCRATCH_REG7,
	BIOS_8_SCRATCH,
	BIOS_9_SCRATCH,
	BIOS_10_SCRATCH,
	BIOS_11_SCRATCH,
	BIOS_12_SCRATCH,
	BIOS_13_SCRATCH,
	BIOS_14_SCRATCH,
	BIOS_15_SCRATCH,
	WAIT_UNTIL,
	RBBM_ISYNC_CNTL,
	RBBM_STATUS,
	CP_IB2D_BASE,
	CP_IB2D_BUFSZ,
	CP_DEFAULT_PITCH_OFFSET,
	CP_DEFAULT2_PITCH_OFFSET,
	CP_DEFAULT_SC_BOTTOM_RIGHT,
	CP_DEFAULT2_SC_BOTTOM_RIGHT,
	CP_2D_BRUSH_BASE,
	CP_2D_PALETTE_BASE,
	CP_2D_IMMD_BASE,
	CP_2D_BOOLEANS,
	CP_ME_VS_EVENT_SRC,
	CP_ME_VS_EVENT_ADDR,
	CP_ME_VS_EVENT_DATA,
	CP_ME_VS_EVENT_ADDR_SWM,
	CP_ME_VS_EVENT_DATA_SWM,
	CP_ME_PS_EVENT_SRC,
	CP_ME_PS_EVENT_ADDR,
	CP_ME_PS_EVENT_DATA,
	CP_ME_PS_EVENT_ADDR_SWM,
	CP_ME_PS_EVENT_DATA_SWM,
	CP_ME_CF_EVENT_SRC,
	CP_ME_CF_EVENT_ADDR,
	CP_ME_CF_EVENT_DATA,
	CP_ME_NRT_ADDR,
	CP_ME_NRT_DATA,
	CP_ME_RT_ADDR,
	CP_ME_RT_DATA,
	CP_ME_SCREEN_EXT_RPT_ADDR,
	CP_ME_VS_FETCH_DONE_SRC,
	CP_ME_VS_FETCH_DONE_ADDR,
	CP_ME_VS_FETCH_DONE_DATA,
	MC0_CNTL,
	MC0_DRAM_CONFIG,
	MC0_BSB_SNOOPED_TIMER_CNTL,
	MC0_TUNING_0,
	MC0_TUNING_1,
	MC0_RD_BUFFER_CNTL_0,
	MC0_ARBITRATION_CNTL,
	MC0_TIMING_CNTL_0,
	MC0_TIMING_CNTL_1,
	MC0_TIMING_CNTL_2,
	MC0_PAD_CAL_CNTL,
	MC0_DRAM_CMD,
	MC0_DRAM_DATA,
	MC0_POINTER,
	MC0_RDBUF_DATA,
	MC0_DRAM_DQ,
	MC0_STATUS_0,
	MC0_STATUS_1,
	MC0_CRC_CNTL,
	MC0_DEBUG,
	MC0_CRC_READ,
	MC0_PERFCOUNTER0_CNTL,
	MC0_PERFCOUNTER0_HI,
	MC0_PERFCOUNTER0_LOW,
	MC0_PERFCOUNTER1_CNTL,
	MC0_PERFCOUNTER1_HI,
	MC0_PERFCOUNTER1_LOW,
	MC0_INTERRUPT_MASK,
	MC0_INTERRUPT_STATUS,
	MC0_INTERRUPT_ACK,
	MC0_SECURE_MEMORY_APERTURE_LOG_MH,
	MC0_SECURE_MEMORY_APERTURE_LOG_BIU,
	MC0_WR_STR_DLL_0,
	MC0_WR_STR_DLL_1,
	MC0_DLL_MASTER_ADJ_0,
	MC0_DLL_MASTER_ADJ_1,
	MC0_TERM_CNTL,
	MC0_WR_DATA_DLY_0,
	MC0_TIMING_CNTL_3,
	MC0_WR_DATA_DLY_1,
	MC0_RD_STR_DLY_0,
	MC0_RD_STR_DLY_1,
	MC0_WR_STR_DLY,
	MC0_PAD_CAL_STATUS,
	MC0_RD_DATA_DLY,
	MC0_RD_STR_DLY_CNTL,
	MC0_PAD_IF_CNTL,
	MC0_PAD_IF_CNTL_2,
	MC0_RD_BUFFER_CNTL_1,
	MC1_CNTL,
	MC1_DRAM_CONFIG,
	MC1_BSB_SNOOPED_TIMER_CNTL,
	MC1_TUNING_0,
	MC1_TUNING_1,
	MC1_RD_BUFFER_CNTL_0,
	MC1_ARBITRATION_CNTL,
	MC1_TIMING_CNTL_0,
	MC1_TIMING_CNTL_1,
	MC1_TIMING_CNTL_2,
	MC1_PAD_CAL_CNTL,
	MC1_DRAM_CMD,
	MC1_DRAM_DATA,
	MC1_POINTER,
	MC1_RDBUF_DATA,
	MC1_DRAM_DQ,
	MC1_STATUS_0,
	MC1_STATUS_1,
	MC1_CRC_CNTL,
	MC1_DEBUG,
	MC1_CRC_READ,
	MC1_PERFCOUNTER0_CNTL,
	MC1_PERFCOUNTER0_HI,
	MC1_PERFCOUNTER0_LOW,
	MC1_PERFCOUNTER1_CNTL,
	MC1_PERFCOUNTER1_HI,
	MC1_PERFCOUNTER1_LOW,
	MC1_INTERRUPT_MASK,
	MC1_INTERRUPT_STATUS,
	MC1_INTERRUPT_ACK,
	MC1_SECURE_MEMORY_APERTURE_LOG_MH,
	MC1_SECURE_MEMORY_APERTURE_LOG_BIU,
	MC1_WR_STR_DLL_0,
	MC1_WR_STR_DLL_1,
	MC1_DLL_MASTER_ADJ_0,
	MC1_DLL_MASTER_ADJ_1,
	MC1_TERM_CNTL,
	MC1_WR_DATA_DLY_0,
	MC1_TIMING_CNTL_3,
	MC1_WR_DATA_DLY_1,
	MC1_RD_STR_DLY_0,
	MC1_RD_STR_DLY_1,
	MC1_WR_STR_DLY,
	MC1_PAD_CAL_STATUS,
	MC1_RD_DATA_DLY,
	MC1_RD_STR_DLY_CNTL,
	MC1_PAD_IF_CNTL,
	MC1_PAD_IF_CNTL_2,
	MC1_RD_BUFFER_CNTL_1,
	FB_START,
	FB_SIZE,
	PG_START,
	PG_SIZE,
	WRITEBACK_START,
	WRITEBACK_SIZE,
	MH_CNTL,
	MH_STATUS,
	MH_INT_MASK,
	MH_INT_STATUS,
	MH_INT_CLEAR,
	MH_INT_SIGNAL,
	PGL_CTL0,
	PGL_CTL1,
	DC_SURFACE_0_BASE,
	DC_SURFACE_0_EXTENT,
	DC_SURFACE_0_INFO,
	DC_SURFACE_2_BASE,
	DC_SURFACE_2_EXTENT,
	DC_SURFACE_2_INFO,
	MH_PERFMON_PERFCOUNTER0_SELECT,
	MH_PERFMON_PERFCOUNTER0_HI,
	MH_PERFMON_PERFCOUNTER0_LOW,
	MH_PERFMON_PERFCOUNTER1_SELECT,
	MH_PERFMON_PERFCOUNTER1_HI,
	MH_PERFMON_PERFCOUNTER1_LOW,
	MH_PERFMON_PERFCOUNTER2_SELECT,
	MH_PERFMON_PERFCOUNTER2_HI,
	MH_PERFMON_PERFCOUNTER2_LOW,
	DC_SURFACE_1_BASE,
	DC_SURFACE_1_EXTENT,
	DC_SURFACE_1_INFO,
	COHER_SIZE_PM4,
	COHER_BASE_PM4,
	COHER_STATUS_PM4,
	COHER_SIZE_RT,
	COHER_BASE_RT,
	COHER_STATUS_RT,
	COHER_SIZE_HOST,
	COHER_BASE_HOST,
	COHER_STATUS_HOST,
	MH_DEBUG_INDEX,
	MH_DEBUG_DATA,
	RTS_INITIATOR,
	RTS_BOUNDBOX_START,
	RTS_BOUNDBOX_END,
	RTS_BARYC_REF_VTX_X,
	RTS_BARYC_REF_VTX_Y,
	RTS_I_W_DX,
	RTS_J_W_DY,
	RTS_INV_W_REF,
	RTS_INV_W_DX,
	RTS_INV_W_DY,
	RTS_I_W_REF,
	RTS_I_W_DY,
	RTS_J_W_REF,
	RTS_J_W_DX,
	RTS_Z_REF,
	RTS_Z_DX_MSBS,
	RTS_Z_DY_MSBS,
	RTS_Z_DX_DY_LSBS,
	RTS_Z_MIN,
	RTS_Z_MAX,
	RTS_EDGE_0_DIST_LSBS,
	RTS_EDGE_1_DIST_LSBS,
	RTS_EDGE_2_DIST_LSBS,
	RTS_EDGE_DIST_MSBS,
	RTS_WD_EDGE_0_DIST_LSBS,
	RTS_WD_EDGE_1_DIST_LSBS,
	RTS_WD_EDGE_2_DIST_LSBS,
	RTS_WD_EDGE_DIST_MSBS,
	RTS_EDGE_0_DX,
	RTS_EDGE_0_DY,
	RTS_EDGE_1_DX,
	RTS_EDGE_1_DY,
	RTS_EDGE_2_DX,
	RTS_EDGE_2_DY,
	RTS_MISC,
	GT_VTX_VECT_EJECT_REG,
	VGT_DMA_DATA_FIFO_DEPTH,
	VGT_DMA_REQ_FIFO_DEPTH,
	VGT_DRAW_INIT_FIFO_DEPTH,
	VGT_LAST_COPY_STATE,
	VGT_DEBUG_CNTL,
	VGT_DEBUG_DATA,
	VGT_CRC_SQ_DATA,
	VGT_CRC_SQ_CTRL,
	VGT_CNTL_STATUS,
	PA_SC_LINE_STIPPLE_STATE,
	PA_SC_MULTI_CHIP_CNTL,
	PA_SC_VIZ_QUERY_STATUS_0,
	PA_SC_VIZ_QUERY_STATUS_1,
	VGT_PERFCOUNTER0_SELECT,
	VGT_PERFCOUNTER1_SELECT,
	VGT_PERFCOUNTER2_SELECT,
	VGT_PERFCOUNTER3_SELECT,
	VGT_PERFCOUNTER0_LOW,
	VGT_PERFCOUNTER0_HI,
	VGT_PERFCOUNTER1_LOW,
	VGT_PERFCOUNTER1_HI,
	VGT_PERFCOUNTER2_LOW,
	VGT_PERFCOUNTER2_HI,
	VGT_PERFCOUNTER3_LOW,
	VGT_PERFCOUNTER3_HI,
	PA_SU_DEBUG_CNTL,
	PA_SU_DEBUG_DATA,
	PA_SC_DEBUG_CNTL,
	PA_SC_DEBUG_DATA,
	PA_CL_CNTL_STATUS,
	PA_CL_ENHANCE,
	PA_SU_PERFCOUNTER0_SELECT,
	PA_SU_PERFCOUNTER1_SELECT,
	PA_SU_PERFCOUNTER2_SELECT,
	PA_SU_PERFCOUNTER3_SELECT,
	PA_SU_PERFCOUNTER0_LOW,
	PA_SU_PERFCOUNTER0_HI,
	PA_SU_PERFCOUNTER1_LOW,
	PA_SU_PERFCOUNTER1_HI,
	PA_SU_PERFCOUNTER2_LOW,
	PA_SU_PERFCOUNTER2_HI,
	PA_SU_PERFCOUNTER3_LOW,
	PA_SU_PERFCOUNTER3_HI,
	PA_SU_CNTL_STATUS,
	PA_SC_PERFCOUNTER0_SELECT,
	PA_SC_PERFCOUNTER1_SELECT,
	PA_SC_PERFCOUNTER2_SELECT,
	PA_SC_PERFCOUNTER3_SELECT,
	PA_SC_PERFCOUNTER0_LOW,
	PA_SC_PERFCOUNTER0_HI,
	PA_SC_PERFCOUNTER1_LOW,
	PA_SC_PERFCOUNTER1_HI,
	PA_SC_PERFCOUNTER2_LOW,
	PA_SC_PERFCOUNTER2_HI,
	PA_SC_PERFCOUNTER3_LOW,
	PA_SC_PERFCOUNTER3_HI,
	PA_SC_CNTL_STATUS,
	PA_SC_ENHANCE,
	PA_SC_FIFO_SIZE,
	SQ_GPR_MANAGEMENT,
	SQ_FLOW_CONTROL,
	SQ_INST_STORE_MANAGMENT,
	SQ_RESOURCE_MANAGMENT,
	SQ_EO_RT,
	SQ_DEBUG_MISC,
	SQ_ACTIVITY_METER_CNTL,
	SQ_ACTIVITY_METER_STATUS,
	SQ_INPUT_ARB_PRIORITY,
	SQ_THREAD_ARB_PRIORITY,
	SQ_PERFCOUNTER0_SELECT,
	SQ_PERFCOUNTER1_SELECT,
	SQ_PERFCOUNTER2_SELECT,
	SQ_PERFCOUNTER3_SELECT,
	SQ_PERFCOUNTER0_LOW,
	SQ_PERFCOUNTER0_HI,
	SQ_PERFCOUNTER1_LOW,
	SQ_PERFCOUNTER1_HI,
	SQ_PERFCOUNTER2_LOW,
	SQ_PERFCOUNTER2_HI,
	SQ_PERFCOUNTER3_LOW,
	SQ_PERFCOUNTER3_HI,
	SX_PERFCOUNTER0_SELECT,
	SX_PERFCOUNTER1_SELECT,
	SX_PERFCOUNTER2_SELECT,
	SX_PERFCOUNTER3_SELECT,
	SX_PERFCOUNTER0_LOW,
	SX_PERFCOUNTER0_HI,
	SX_PERFCOUNTER1_LOW,
	SX_PERFCOUNTER1_HI,
	SX_PERFCOUNTER2_LOW,
	SX_PERFCOUNTER2_HI,
	SX_PERFCOUNTER3_LOW,
	SX_PERFCOUNTER3_HI,
	TC_CNTL_STATUS,
	TP_DEBUG0,
	TCR_CHICKEN,
	TCF_CHICKEN,
	TCM_CHICKEN,
	TCR_PERFCOUNTER0_SELECT,
	TCR_PERFCOUNTER0_HI,
	TCR_PERFCOUNTER0_LOW,
	TCR_PERFCOUNTER1_SELECT,
	TCR_PERFCOUNTER1_HI,
	TCR_PERFCOUNTER1_LOW,
	TP_TC_CLKGATE_CNTL,
	TPC_CNTL_STATUS,
	TPC_DEBUG0,
	TPC_DEBUG1,
	TPC_CHICKEN,
	TP0_CNTL_STATUS,
	TP0_DEBUG,
	TP0_CHICKEN,
	TP0_PERFCOUNTER0_SELECT,
	TP0_PERFCOUNTER0_HI,
	TP0_PERFCOUNTER0_LOW,
	TP0_PERFCOUNTER1_SELECT,
	TP0_PERFCOUNTER1_HI,
	TP0_PERFCOUNTER1_LOW,
	TP1_CNTL_STATUS,
	TP1_DEBUG,
	TP1_CHICKEN,
	TP1_PERFCOUNTER0_SELECT,
	TP1_PERFCOUNTER0_HI,
	TP1_PERFCOUNTER0_LOW,
	TP1_PERFCOUNTER1_SELECT,
	TP1_PERFCOUNTER1_HI,
	TP1_PERFCOUNTER1_LOW,
	TP2_CNTL_STATUS,
	TP2_DEBUG,
	TP2_CHICKEN,
	TP2_PERFCOUNTER0_SELECT,
	TP2_PERFCOUNTER0_HI,
	TP2_PERFCOUNTER0_LOW,
	TP2_PERFCOUNTER1_SELECT,
	TP2_PERFCOUNTER1_HI,
	TP2_PERFCOUNTER1_LOW,
	TP3_CNTL_STATUS,
	TP3_DEBUG,
	TP3_CHICKEN,
	TP3_PERFCOUNTER0_SELECT,
	TP3_PERFCOUNTER0_HI,
	TP3_PERFCOUNTER0_LOW,
	TP3_PERFCOUNTER1_SELECT,
	TP3_PERFCOUNTER1_HI,
	TP3_PERFCOUNTER1_LOW,
	VC_CNTL,
	VC_CNTL_STATUS,
	VC_FIFO_DEPTHS,
	VC_DEBUG_CNTL,
	VC_DEBUG_DATA,
	VC_ENHANCE,
	VC_PERFCOUNTER0_SELECT,
	VC_PERFCOUNTER0_HI,
	VC_PERFCOUNTER0_LOW,
	VC_PERFCOUNTER1_SELECT,
	VC_PERFCOUNTER1_HI,
	VC_PERFCOUNTER1_LOW,
	VC_PERFCOUNTER2_SELECT,
	VC_PERFCOUNTER2_HI,
	VC_PERFCOUNTER2_LOW,
	VC_PERFCOUNTER3_SELECT,
	VC_PERFCOUNTER3_HI,
	VC_PERFCOUNTER3_LOW,
	TCM_PERFCOUNTER0_SELECT,
	TCM_PERFCOUNTER0_HI,
	TCM_PERFCOUNTER0_LOW,
	TCM_PERFCOUNTER1_SELECT,
	TCM_PERFCOUNTER1_HI,
	TCM_PERFCOUNTER1_LOW,
	TCF_PERFCOUNTER0_SELECT,
	TCF_PERFCOUNTER0_HI,
	TCF_PERFCOUNTER0_LOW,
	TCF_PERFCOUNTER1_SELECT,
	TCF_PERFCOUNTER1_HI,
	TCF_PERFCOUNTER1_LOW,
	TCF_PERFCOUNTER2_SELECT,
	TCF_PERFCOUNTER2_HI,
	TCF_PERFCOUNTER2_LOW,
	TCF_PERFCOUNTER3_SELECT,
	TCF_PERFCOUNTER3_HI,
	TCF_PERFCOUNTER3_LOW,
	TCF_PERFCOUNTER4_SELECT,
	TCF_PERFCOUNTER4_HI,
	TCF_PERFCOUNTER4_LOW,
	TCF_PERFCOUNTER5_SELECT,
	TCF_PERFCOUNTER5_HI,
	TCF_PERFCOUNTER5_LOW,
	TCF_PERFCOUNTER6_SELECT,
	TCF_PERFCOUNTER6_HI,
	TCF_PERFCOUNTER6_LOW,
	TCF_PERFCOUNTER7_SELECT,
	TCF_PERFCOUNTER7_HI,
	TCF_PERFCOUNTER7_LOW,
	TCF_PERFCOUNTER8_SELECT,
	TCF_PERFCOUNTER8_HI,
	TCF_PERFCOUNTER8_LOW,
	TCF_PERFCOUNTER9_SELECT,
	TCF_PERFCOUNTER9_HI,
	TCF_PERFCOUNTER9_LOW,
	TCF_PERFCOUNTER10_SELECT,
	TCF_PERFCOUNTER10_HI,
	TCF_PERFCOUNTER10_LOW,
	TCF_PERFCOUNTER11_SELECT,
	TCF_PERFCOUNTER11_HI,
	TCF_PERFCOUNTER11_LOW,
	TP0_CHECKSUM_PIXEL_0,
	TP0_CHECKSUM_PIXEL_1,
	TP0_CHECKSUM_PIXEL_2,
	TP0_CHECKSUM_PIXEL_3,
	TP1_CHECKSUM_PIXEL_0,
	TP1_CHECKSUM_PIXEL_1,
	TP1_CHECKSUM_PIXEL_2,
	TP1_CHECKSUM_PIXEL_3,
	TP2_CHECKSUM_PIXEL_0,
	TP2_CHECKSUM_PIXEL_1,
	TP2_CHECKSUM_PIXEL_2,
	TP2_CHECKSUM_PIXEL_3,
	TP3_CHECKSUM_PIXEL_0,
	TP3_CHECKSUM_PIXEL_1,
	TP3_CHECKSUM_PIXEL_2,
	TP3_CHECKSUM_PIXEL_3,
	TCF_DEBUG,
	TCA_FIFO_DEBUG,
	TCA_PROBE_DEBUG,
	TCA_TPC_DEBUG,
	TCB_CORE_DEBUG,
	TCB_TAG0_DEBUG,
	TCB_TAG1_DEBUG,
	TCB_TAG2_DEBUG,
	TCB_TAG3_DEBUG,
	TCB_FETCH_GEN_SECTOR_WALKER0_DEBUG,
	TCB_FETCH_GEN_SECTOR_WALKER1_DEBUG,
	TCB_FETCH_GEN_WALKER_DEBUG,
	TCB_FETCH_GEN_PIPE0_DEBUG,
	TCB_FETCH_GEN_PIPE1_DEBUG,
	TCD_INPUT0_DEBUG,
	TCD_INPUT1_DEBUG,
	TCD_INPUT2_DEBUG,
	TCD_INPUT3_DEBUG,
	TCD_DEGAMMA_DEBUG,
	TCD_DXTMUX_SCTARB_DEBUG,
	TCD_DXTC_ARB_DEBUG,
	TCD_STALLS_DEBUG,
	TCO_STALLS_DEBUG,
	TCO_QUAD0_DEBUG0,
	TCO_QUAD0_DEBUG1,
	TCO_QUAD1_DEBUG0,
	TCO_QUAD1_DEBUG1,
	TCO_QUAD2_DEBUG0,
	TCO_QUAD2_DEBUG1,
	TCO_QUAD3_DEBUG0,
	TCO_QUAD3_DEBUG1,
	RB_EDRAM_TIMING,
	RB_BC_CONTROL,
	RB_PERFCOUNTER0_SELECT,
	RB_PERFCOUNTER1_SELECT,
	RB_PERFCOUNTER2_SELECT,
	RB_PERFCOUNTER3_SELECT,
	RB_PERFCOUNTER0_LOW,
	RB_PERFCOUNTER0_HI,
	RB_PERFCOUNTER1_LOW,
	RB_PERFCOUNTER1_HI,
	RB_PERFCOUNTER2_LOW,
	RB_PERFCOUNTER2_HI,
	RB_PERFCOUNTER3_LOW,
	RB_PERFCOUNTER3_HI,
	RB_SIDEBAND_WR_ADDR,
	RB_SIDEBAND_RD_ADDR,
	RB_SIDEBAND_DATA,
	RB_SIDEBAND_BUSY,
	BC_DUMMY_CRAYRB_ENUMS,
	RB_HSIO_CALIBRATE,
	RB_HSIO_OE_OVERRIDE,
	RB_HSIO_PHASE_SELECT,
	RB_HSIO_PHASE_INIT,
	RB_HSIO_PHASE_DETECT,
	RB_HSIO_PHASE_OUT,
	RB_HSIO_SYNC_ENABLE,
	RB_HSIO_PHASE_CAPTURE,
	RB_HSIO_FIND_WORD_START,
	RB_HSIO_DLL_ADJ0,
	RB_HSIO_DLL_ADJ1,
	RB_HSIO_INTERFACE_ALIGNER,
	RB_HSIO_DLL_ADJ2,
	RB_HSIO_DLL_ADJ3,
	RB_HSIO_DLL_ADJ4,
	RB_HSIO_DLL_ADJ6,
	RB_HSIO_DLL_ADJ7,
	RB_HSIO_DLL_ADJ8,
	RB_HSIO_DLL_ADJ9,
	RB_HSIO_DLL_INIT,
	RB_HSIO_ROUNDTRIP_LATENCY,
	RB_DEBUG_0,
	RB_BC_AZ0_CRC,
	RB_BC_AZ1_CRC,
	RB_AZ0_BC_CRC,
	RB_AZ1_BC_CRC,
	RB_BC_AZ_CRC_MASK,
	RB_AZ_BC_CRC_MASK,
	RB_HSIO_INTERFACE_ALIGNER_VALUE,
	RB_DEBUG_1,
	HZ_TEST_REG0,
	HZ_TEST_REG1,
	HZ_TEST_REG2,
	HZ_TEST_REG3,
	HZ_PERFCOUNTER0_SELECT,
	HZ_PERFCOUNTER0_HI,
	HZ_PERFCOUNTER0_LOW,
	HZ_PERFCOUNTER1_SELECT,
	HZ_PERFCOUNTER1_HI,
	HZ_PERFCOUNTER1_LOW,
	D1CRTC_H_TOTAL = 0x6000,
	D1CRTC_H_BLANK_START_END,
	D1CRTC_H_SYNC_A

































































































































};

// Xenos Registers Types
enum XeRegType
{
	xeRegTypeU32,
	xeRegTypeU16,
	xeRegTypeFloat
};

// Xenos Register Definition
struct XeReg
{
	u32 regIndex;
	std::string regName;
	XeRegType regType;
};

// Xenos Register Set
struct XeRegSet
{
	
};