# do processor_p1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /home/quartus/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {processor_p1_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:32 on Apr 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." processor_p1_7_1200mv_100c_slow.vo 
# -- Compiling module processor_p1
# -- Compiling module hard_block
# 
# Top level modules:
# 	processor_p1
# End time: 16:43:32 on Apr 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/export/home/016/a0169654/SIMPLE/processor_p1/simulation/modelsim {/export/home/016/a0169654/SIMPLE/processor_p1/simulation/modelsim/processor_p1_test1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:33 on Apr 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0169654/SIMPLE/processor_p1/simulation/modelsim" /export/home/016/a0169654/SIMPLE/processor_p1/simulation/modelsim/processor_p1_test1.vt 
# -- Compiling module processor_p1_vlg_tst
# 
# Top level modules:
# 	processor_p1_vlg_tst
# End time: 16:43:33 on Apr 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test1
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test1 
# Start time: 16:43:33 on Apr 27,2018
# ** Error: (vsim-3170) Could not find 'test1'.
#         Searched libraries:
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/altera
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/cycloneive
#             /export/home/016/a0169654/SIMPLE/processor_p1/simulation/modelsim/gate_work
#             /export/home/016/a0169654/SIMPLE/processor_p1/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./processor_p1_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+/export/home/016/a0169654/SIMPLE/processor_p1/simulation/modelsim /export/home/016/a0169654/SIMPLE/processor_p1/simulation/modelsim/processor_p1_test1.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:43 on Apr 27,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0169654/SIMPLE/processor_p1/simulation/modelsim" /export/home/016/a0169654/SIMPLE/processor_p1/simulation/modelsim/processor_p1_test1.vt 
# -- Compiling module processor_p1_vlg_tst
# 
# Top level modules:
# 	processor_p1_vlg_tst
# End time: 16:43:43 on Apr 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.processor_p1_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.processor_p1_vlg_tst 
# Start time: 16:43:33 on Apr 27,2018
# Loading work.processor_p1_vlg_tst
# Loading work.processor_p1
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from processor_p1_7_1200mv_100c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from processor_p1_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /processor_p1_vlg_tst File: /export/home/016/a0169654/SIMPLE/processor_p1/simulation/modelsim/processor_p1_test1.vt
add wave -position end  sim:/processor_p1_vlg_tst/clock
add wave -position end  sim:/processor_p1_vlg_tst/exec
add wave -position end  sim:/processor_p1_vlg_tst/reset
add wave -position end  sim:/processor_p1_vlg_tst/clock_out
add wave -position end  sim:/processor_p1_vlg_tst/PC_check
add wave -position end  sim:/processor_p1_vlg_tst/phase1
add wave -position end  sim:/processor_p1_vlg_tst/phase2
add wave -position end  sim:/processor_p1_vlg_tst/phase3
add wave -position end  sim:/processor_p1_vlg_tst/phase4
add wave -position end  sim:/processor_p1_vlg_tst/phase5
add wave -position end  sim:/processor_p1_vlg_tst/selecter
run
# Running testbench
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 16:51:02 on Apr 27,2018, Elapsed time: 0:07:29
# Errors: 1, Warnings: 0
