(pcb C:\Users\mi201326\Documents\ROBOCON\ROBOCON2023\2023_KYOROBO\2023_Kyorobo_Circuit\2023_Kyorobo_Circuit.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  200660 -125730  50800 -125730  50800 -25400  200660 -25400
            200660 -125730)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Connector_JST:JST_XH_S3B-XH-A-1_1x03_P2.50mm_Horizontal"
      (place UpDown1 60325 -90805 front 270 (PN Conn_01x03_Male))
      (place servo1 191770 -38735 front 90 (PN Conn_01x03_Male))
      (place Roll1 112395 -116840 front 0 (PN Conn_01x03_Male))
      (place M4 191770 -53340 front 90 (PN Conn_01x03_Male))
      (place M3 191770 -68580 front 90 (PN Conn_01x03_Male))
      (place M2 191770 -83185 front 90 (PN Conn_01x03_Male))
      (place M1 191770 -100330 front 90 (PN Conn_01x03_Male))
      (place Cup1 159385 -116840 front 0 (PN Conn_01x03_Male))
      (place Arm2 135890 -116840 front 0 (PN Conn_01x03_Male))
      (place Arm1 191770 -116205 front 90 (PN Conn_01x03_Male))
    )
    (component xbee:xbee_pro_s1
      (place U2 75565 -59690 front 0 (PN xbeepros1))
    )
    (component Regulator:NJM7805FA
      (place U1 69215 -41910 front 90 (PN L7806))
    )
    (component "Connector_JST:JST_XH_S2B-XH-A-1_1x02_P2.50mm_Horizontal"
      (place Limit2 59690 -74295 front 270 (PN Conn_01x02_Male))
      (place Limit1 59690 -58420 front 270 (PN Conn_01x02_Male))
    )
    (component Connector_T:Connector_T_Female
      (place J2 55245 -30480 front 0 (PN Conn_01x02_Female))
    )
    (component Connector_T:Connector_T_Male
      (place J1 73660 -31115 front 0 (PN Conn_01x02_Male))
    )
    (component "Connector_JST:JST_XH_S5B-XH-A-1_1x05_P2.50mm_Horizontal"
      (place Encoder1 60325 -107315 front 270 (PN Conn_01x05_Male))
    )
    (component Capacitor_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
      (place C2 81280 -48260 front 90 (PN C))
    )
    (component Capacitor_THT:CP_Radial_D7.5mm_P2.50mm
      (place C1 57785 -41275 front 270 (PN CP))
    )
    (component NUCLEO:Nucleof446re
      (place Board1 102870 -102870 front 0 (PN Nucleo_f446RE))
    )
  )
  (library
    (image "Connector_JST:JST_XH_S3B-XH-A-1_1x03_P2.50mm_Horizontal"
      (outline (path signal 50  -2950 4400  -2950 -8100))
      (outline (path signal 50  -2950 -8100  7950 -8100))
      (outline (path signal 50  7950 -8100  7950 4400))
      (outline (path signal 50  7950 4400  -2950 4400))
      (outline (path signal 120  2500 -7710  -2560 -7710))
      (outline (path signal 120  -2560 -7710  -2560 4010))
      (outline (path signal 120  -2560 4010  -1140 4010))
      (outline (path signal 120  -1140 4010  -1140 -490))
      (outline (path signal 120  2500 -7710  7560 -7710))
      (outline (path signal 120  7560 -7710  7560 4010))
      (outline (path signal 120  7560 4010  6140 4010))
      (outline (path signal 120  6140 4010  6140 -490))
      (outline (path signal 100  2500 -7600  -2450 -7600))
      (outline (path signal 100  -2450 -7600  -2450 3900))
      (outline (path signal 100  -2450 3900  -1250 3900))
      (outline (path signal 100  -1250 3900  -1250 -600))
      (outline (path signal 100  -1250 -600  2500 -600))
      (outline (path signal 100  2500 -7600  7450 -7600))
      (outline (path signal 100  7450 -7600  7450 3900))
      (outline (path signal 100  7450 3900  6250 3900))
      (outline (path signal 100  6250 3900  6250 -600))
      (outline (path signal 100  6250 -600  2500 -600))
      (outline (path signal 120  -250 -1600  -250 -7100))
      (outline (path signal 120  -250 -7100  250 -7100))
      (outline (path signal 120  250 -7100  250 -1600))
      (outline (path signal 120  250 -1600  -250 -1600))
      (outline (path signal 120  2250 -1600  2250 -7100))
      (outline (path signal 120  2250 -7100  2750 -7100))
      (outline (path signal 120  2750 -7100  2750 -1600))
      (outline (path signal 120  2750 -1600  2250 -1600))
      (outline (path signal 120  4750 -1600  4750 -7100))
      (outline (path signal 120  4750 -7100  5250 -7100))
      (outline (path signal 120  5250 -7100  5250 -1600))
      (outline (path signal 120  5250 -1600  4750 -1600))
      (outline (path signal 120  0 1500  -300 2100))
      (outline (path signal 120  -300 2100  300 2100))
      (outline (path signal 120  300 2100  0 1500))
      (outline (path signal 100  -625 -600  0 400))
      (outline (path signal 100  0 400  625 -600))
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
    )
    (image xbee:xbee_pro_s1
      (outline (path signal 120  19050 3810  19050 -29210))
      (outline (path signal 120  19050 -29210  -8890 -29210))
      (outline (path signal 120  -8890 -29210  -8890 3810))
      (outline (path signal 120  -8890 3810  19050 3810))
      (outline (path signal 120  -1270 2540  11430 2540))
      (outline (path signal 120  11430 2540  17780 -3810))
      (outline (path signal 120  17780 -3810  17780 -27940))
      (outline (path signal 120  17780 -27940  -7620 -27940))
      (outline (path signal 120  -7620 -27940  -7620 -3810))
      (outline (path signal 120  -7620 -3810  -1270 2540))
      (pin Round[A]Pad_1524_um 22 11430 -1270)
      (pin Round[A]Pad_1524_um 21 11430 -3810)
      (pin Round[A]Pad_1524_um 20 11430 -6350)
      (pin Round[A]Pad_1524_um 19 11430 -8890)
      (pin Round[A]Pad_1524_um 18 11430 -11430)
      (pin Round[A]Pad_1524_um 17 11430 -13970)
      (pin Round[A]Pad_1524_um 16 11430 -16510)
      (pin Round[A]Pad_1524_um 15 11430 -19050)
      (pin Round[A]Pad_1524_um 14 11430 -21590)
      (pin Round[A]Pad_1524_um 13 11430 -24130)
      (pin Round[A]Pad_1524_um 12 11430 -26670)
      (pin Round[A]Pad_1524_um 11 -1270 -26670)
      (pin Round[A]Pad_1524_um 10 -1270 -24130)
      (pin Round[A]Pad_1524_um 9 -1270 -21590)
      (pin Round[A]Pad_1524_um 8 -1270 -19050)
      (pin Round[A]Pad_1524_um 7 -1270 -16510)
      (pin Round[A]Pad_1524_um 6 -1270 -13970)
      (pin Round[A]Pad_1524_um 5 -1270 -11430)
      (pin Round[A]Pad_1524_um 4 -1270 -8890)
      (pin Round[A]Pad_1524_um 3 -1270 -6350)
      (pin Round[A]Pad_1524_um 2 -1270 -3810)
      (pin Round[A]Pad_1524_um 1 -1270 -1270)
    )
    (image Regulator:NJM7805FA
      (outline (path signal 120  -7540 -20800  2460 -20800))
      (outline (path signal 120  2460 -20800  2460 1800))
      (outline (path signal 120  2460 1800  -7540 1800))
      (outline (path signal 120  -7540 1800  -7540 -20800))
      (outline (path signal 120  -940 -18000  -1018.31 -18494.4  -1245.57 -18940.5  -1599.54 -19294.4
            -2045.57 -19521.7  -2540 -19600  -3034.43 -19521.7  -3480.46 -19294.4
            -3834.43 -18940.5  -4061.69 -18494.4  -4140 -18000  -4061.69 -17505.6
            -3834.43 -17059.5  -3480.46 -16705.6  -3034.43 -16478.3  -2540 -16400
            -2045.57 -16478.3  -1599.54 -16705.6  -1245.57 -17059.5  -1018.31 -17505.6
            -940 -18000))
      (pin Round[A]Pad_1800_um 3 -5080 0)
      (pin Round[A]Pad_1800_um 2 -2540 0)
      (pin Round[A]Pad_1800_um 1 0 0)
    )
    (image "Connector_JST:JST_XH_S2B-XH-A-1_1x02_P2.50mm_Horizontal"
      (outline (path signal 50  -2950 4400  -2950 -8100))
      (outline (path signal 50  -2950 -8100  5450 -8100))
      (outline (path signal 50  5450 -8100  5450 4400))
      (outline (path signal 50  5450 4400  -2950 4400))
      (outline (path signal 120  1250 -7710  -2560 -7710))
      (outline (path signal 120  -2560 -7710  -2560 4010))
      (outline (path signal 120  -2560 4010  -1140 4010))
      (outline (path signal 120  -1140 4010  -1140 -490))
      (outline (path signal 120  1250 -7710  5060 -7710))
      (outline (path signal 120  5060 -7710  5060 4010))
      (outline (path signal 120  5060 4010  3640 4010))
      (outline (path signal 120  3640 4010  3640 -490))
      (outline (path signal 100  1250 -7600  -2450 -7600))
      (outline (path signal 100  -2450 -7600  -2450 3900))
      (outline (path signal 100  -2450 3900  -1250 3900))
      (outline (path signal 100  -1250 3900  -1250 -600))
      (outline (path signal 100  -1250 -600  1250 -600))
      (outline (path signal 100  1250 -7600  4950 -7600))
      (outline (path signal 100  4950 -7600  4950 3900))
      (outline (path signal 100  4950 3900  3750 3900))
      (outline (path signal 100  3750 3900  3750 -600))
      (outline (path signal 100  3750 -600  1250 -600))
      (outline (path signal 120  -250 -1600  -250 -7100))
      (outline (path signal 120  -250 -7100  250 -7100))
      (outline (path signal 120  250 -7100  250 -1600))
      (outline (path signal 120  250 -1600  -250 -1600))
      (outline (path signal 120  2250 -1600  2250 -7100))
      (outline (path signal 120  2250 -7100  2750 -7100))
      (outline (path signal 120  2750 -7100  2750 -1600))
      (outline (path signal 120  2750 -1600  2250 -1600))
      (outline (path signal 120  0 1500  -300 2100))
      (outline (path signal 120  -300 2100  300 2100))
      (outline (path signal 120  300 2100  0 1500))
      (outline (path signal 100  -625 -600  0 400))
      (outline (path signal 100  0 400  625 -600))
      (pin Oval[A]Pad_1700x2000_um 2 2500 0)
      (pin RoundRect[A]Pad_1700x2000_250.951_um 1 0 0)
    )
    (image Connector_T:Connector_T_Female
      (outline (path signal 120  -1950 3850  3625 3850))
      (outline (path signal 120  4350 3125  3625 3850))
      (outline (path signal 120  4350 3125  11550 3125))
      (outline (path signal 120  11550 3125  11550 -3125))
      (outline (path signal 120  4350 -3125  11550 -3125))
      (outline (path signal 120  4350 -3125  3625 -3850))
      (outline (path signal 120  -1950 -3850  3625 -3850))
      (outline (path signal 120  -1950 -3850  -1950 3850))
      (pin Oval[A]Pad_7100x2900_um 2 7350 -1375)
      (pin Oval[A]Pad_2900x7100_um 1 350 0)
    )
    (image Connector_T:Connector_T_Male
      (outline (path signal 120  -1950 -3850  -1950 3850))
      (outline (path signal 120  -1950 -3850  3625 -3850))
      (outline (path signal 120  4350 -3125  3625 -3850))
      (outline (path signal 120  4350 -3125  11550 -3125))
      (outline (path signal 120  11550 3125  11550 -3125))
      (outline (path signal 120  4350 3125  11550 3125))
      (outline (path signal 120  4350 3125  3625 3850))
      (outline (path signal 120  -1950 3850  3625 3850))
      (pin Oval[A]Pad_2900x6500_um 1 1500 0)
      (pin Oval[A]Pad_6500x2900_um 2 7400 1175)
    )
    (image "Connector_JST:JST_XH_S5B-XH-A-1_1x05_P2.50mm_Horizontal"
      (outline (path signal 50  -2950 4400  -2950 -8100))
      (outline (path signal 50  -2950 -8100  12950 -8100))
      (outline (path signal 50  12950 -8100  12950 4400))
      (outline (path signal 50  12950 4400  -2950 4400))
      (outline (path signal 120  5000 -7710  -2560 -7710))
      (outline (path signal 120  -2560 -7710  -2560 4010))
      (outline (path signal 120  -2560 4010  -1140 4010))
      (outline (path signal 120  -1140 4010  -1140 -490))
      (outline (path signal 120  5000 -7710  12560 -7710))
      (outline (path signal 120  12560 -7710  12560 4010))
      (outline (path signal 120  12560 4010  11140 4010))
      (outline (path signal 120  11140 4010  11140 -490))
      (outline (path signal 100  5000 -7600  -2450 -7600))
      (outline (path signal 100  -2450 -7600  -2450 3900))
      (outline (path signal 100  -2450 3900  -1250 3900))
      (outline (path signal 100  -1250 3900  -1250 -600))
      (outline (path signal 100  -1250 -600  5000 -600))
      (outline (path signal 100  5000 -7600  12450 -7600))
      (outline (path signal 100  12450 -7600  12450 3900))
      (outline (path signal 100  12450 3900  11250 3900))
      (outline (path signal 100  11250 3900  11250 -600))
      (outline (path signal 100  11250 -600  5000 -600))
      (outline (path signal 120  -250 -1600  -250 -7100))
      (outline (path signal 120  -250 -7100  250 -7100))
      (outline (path signal 120  250 -7100  250 -1600))
      (outline (path signal 120  250 -1600  -250 -1600))
      (outline (path signal 120  2250 -1600  2250 -7100))
      (outline (path signal 120  2250 -7100  2750 -7100))
      (outline (path signal 120  2750 -7100  2750 -1600))
      (outline (path signal 120  2750 -1600  2250 -1600))
      (outline (path signal 120  4750 -1600  4750 -7100))
      (outline (path signal 120  4750 -7100  5250 -7100))
      (outline (path signal 120  5250 -7100  5250 -1600))
      (outline (path signal 120  5250 -1600  4750 -1600))
      (outline (path signal 120  7250 -1600  7250 -7100))
      (outline (path signal 120  7250 -7100  7750 -7100))
      (outline (path signal 120  7750 -7100  7750 -1600))
      (outline (path signal 120  7750 -1600  7250 -1600))
      (outline (path signal 120  9750 -1600  9750 -7100))
      (outline (path signal 120  9750 -7100  10250 -7100))
      (outline (path signal 120  10250 -7100  10250 -1600))
      (outline (path signal 120  10250 -1600  9750 -1600))
      (outline (path signal 120  0 1500  -300 2100))
      (outline (path signal 120  -300 2100  300 2100))
      (outline (path signal 120  300 2100  0 1500))
      (outline (path signal 100  -625 -600  0 400))
      (outline (path signal 100  0 400  625 -600))
      (pin Oval[A]Pad_1700x1950_um 5 10000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin RoundRect[A]Pad_1700x1950_250.951_um 1 0 0)
    )
    (image Capacitor_THT:C_Axial_L3.8mm_D2.6mm_P7.50mm_Horizontal
      (outline (path signal 100  1850 1300  1850 -1300))
      (outline (path signal 100  1850 -1300  5650 -1300))
      (outline (path signal 100  5650 -1300  5650 1300))
      (outline (path signal 100  5650 1300  1850 1300))
      (outline (path signal 100  0 0  1850 0))
      (outline (path signal 100  7500 0  5650 0))
      (outline (path signal 120  1730 1420  1730 -1420))
      (outline (path signal 120  1730 -1420  5770 -1420))
      (outline (path signal 120  5770 -1420  5770 1420))
      (outline (path signal 120  5770 1420  1730 1420))
      (outline (path signal 120  1040 0  1730 0))
      (outline (path signal 120  6460 0  5770 0))
      (outline (path signal 50  -1050 1550  -1050 -1550))
      (outline (path signal 50  -1050 -1550  8550 -1550))
      (outline (path signal 50  8550 -1550  8550 1550))
      (outline (path signal 50  8550 1550  -1050 1550))
      (pin Oval[A]Pad_1600x1600_um 2 7500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D7.5mm_P2.50mm
      (outline (path signal 100  5000 0  4918.05 -779.669  4675.8 -1525.26  4283.81 -2204.2
            3759.24 -2786.79  3125 -3247.59  2408.81 -3566.46  1641.98 -3729.46
            858.018 -3729.46  91.186 -3566.46  -625 -3247.59  -1259.24 -2786.79
            -1783.81 -2204.2  -2175.8 -1525.26  -2418.05 -779.669  -2500 0
            -2418.05 779.669  -2175.8 1525.26  -1783.81 2204.2  -1259.24 2786.79
            -625 3247.59  91.186 3566.46  858.018 3729.46  1641.98 3729.46
            2408.81 3566.46  3125 3247.59  3759.24 2786.79  4283.81 2204.2
            4675.8 1525.26  4918.05 779.669  5000 0))
      (outline (path signal 120  5120 0  5040.78 -779.025  4806.37 -1526.16  4426.35 -2210.81
            3916.3 -2804.95  3297.09 -3284.25  2594.07 -3629.1  1836.03 -3825.37
            1053.99 -3865.03  279.975 -3746.46  -454.325 -3474.5  -1118.85 -3060.3
            -1686.39 -2520.81  -2133.72 -1878.12  -2442.52 -1158.54  -2600.14 -391.521
            -2600.14 391.521  -2442.52 1158.54  -2133.72 1878.12  -1686.39 2520.81
            -1118.85 3060.3  -454.325 3474.5  279.975 3746.46  1053.99 3865.03
            1836.03 3825.37  2594.07 3629.1  3297.09 3284.25  3916.3 2804.95
            4426.35 2210.81  4806.37 1526.16  5040.78 779.025  5120 0))
      (outline (path signal 50  5250 0  5168.12 -805.194  4925.83 -1577.42  4533.05 -2285.07
            4005.87 -2899.17  3365.86 -3394.58  2639.22 -3751.01  1855.71 -3953.87
            1047.4 -3994.87  247.39 -3872.31  -511.577 -3591.22  -1198.42 -3163.1
            -1785.03 -2605.49  -2247.39 -1941.21  -2566.56 -1197.45  -2729.48 -404.673
            -2729.48 404.673  -2566.56 1197.45  -2247.39 1941.21  -1785.03 2605.49
            -1198.42 3163.1  -511.577 3591.22  247.39 3872.31  1047.4 3994.87
            1855.71 3953.87  2639.22 3751.01  3365.86 3394.58  4005.87 2899.17
            4533.05 2285.07  4925.83 1577.42  5168.12 805.194  5250 0))
      (outline (path signal 100  -1961.23 1637.5  -1211.23 1637.5))
      (outline (path signal 100  -1586.23 2012.5  -1586.23 1262.5))
      (outline (path signal 120  1250 3830  1250 -3830))
      (outline (path signal 120  1290 3830  1290 -3830))
      (outline (path signal 120  1330 3830  1330 -3830))
      (outline (path signal 120  1370 3829  1370 -3829))
      (outline (path signal 120  1410 3827  1410 -3827))
      (outline (path signal 120  1450 3825  1450 -3825))
      (outline (path signal 120  1490 3823  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -3823))
      (outline (path signal 120  1530 3820  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -3820))
      (outline (path signal 120  1570 3817  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -3817))
      (outline (path signal 120  1610 3814  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -3814))
      (outline (path signal 120  1650 3810  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -3810))
      (outline (path signal 120  1690 3805  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -3805))
      (outline (path signal 120  1730 3801  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -3801))
      (outline (path signal 120  1770 3795  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -3795))
      (outline (path signal 120  1810 3790  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -3790))
      (outline (path signal 120  1850 3784  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -3784))
      (outline (path signal 120  1890 3777  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -3777))
      (outline (path signal 120  1930 3770  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -3770))
      (outline (path signal 120  1971 3763  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -3763))
      (outline (path signal 120  2011 3755  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -3755))
      (outline (path signal 120  2051 3747  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -3747))
      (outline (path signal 120  2091 3738  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -3738))
      (outline (path signal 120  2131 3729  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -3729))
      (outline (path signal 120  2171 3720  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -3720))
      (outline (path signal 120  2211 3710  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -3710))
      (outline (path signal 120  2251 3699  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -3699))
      (outline (path signal 120  2291 3688  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -3688))
      (outline (path signal 120  2331 3677  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -3677))
      (outline (path signal 120  2371 3665  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -3665))
      (outline (path signal 120  2411 3653  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -3653))
      (outline (path signal 120  2451 3640  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -3640))
      (outline (path signal 120  2491 3626  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -3626))
      (outline (path signal 120  2531 3613  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -3613))
      (outline (path signal 120  2571 3598  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -3598))
      (outline (path signal 120  2611 3584  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -3584))
      (outline (path signal 120  2651 3568  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -3568))
      (outline (path signal 120  2691 3553  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -3553))
      (outline (path signal 120  2731 3536  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -3536))
      (outline (path signal 120  2771 3520  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -3520))
      (outline (path signal 120  2811 3502  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -3502))
      (outline (path signal 120  2851 3484  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -3484))
      (outline (path signal 120  2891 3466  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -3466))
      (outline (path signal 120  2931 3447  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -3447))
      (outline (path signal 120  2971 3427  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -3427))
      (outline (path signal 120  3011 3407  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -3407))
      (outline (path signal 120  3051 3386  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -3386))
      (outline (path signal 120  3091 3365  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -3365))
      (outline (path signal 120  3131 3343  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -3343))
      (outline (path signal 120  3171 3321  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -3321))
      (outline (path signal 120  3211 3297  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -3297))
      (outline (path signal 120  3251 3274  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -3274))
      (outline (path signal 120  3291 3249  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -3249))
      (outline (path signal 120  3331 3224  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -3224))
      (outline (path signal 120  3371 3198  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -3198))
      (outline (path signal 120  3411 3172  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -3172))
      (outline (path signal 120  3451 3144  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -3144))
      (outline (path signal 120  3491 3116  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -3116))
      (outline (path signal 120  3531 3088  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -3088))
      (outline (path signal 120  3571 3058  3571 -3058))
      (outline (path signal 120  3611 3028  3611 -3028))
      (outline (path signal 120  3651 2996  3651 -2996))
      (outline (path signal 120  3691 2964  3691 -2964))
      (outline (path signal 120  3731 2931  3731 -2931))
      (outline (path signal 120  3771 2898  3771 -2898))
      (outline (path signal 120  3811 2863  3811 -2863))
      (outline (path signal 120  3851 2827  3851 -2827))
      (outline (path signal 120  3891 2790  3891 -2790))
      (outline (path signal 120  3931 2752  3931 -2752))
      (outline (path signal 120  3971 2713  3971 -2713))
      (outline (path signal 120  4011 2673  4011 -2673))
      (outline (path signal 120  4051 2632  4051 -2632))
      (outline (path signal 120  4091 2589  4091 -2589))
      (outline (path signal 120  4131 2546  4131 -2546))
      (outline (path signal 120  4171 2500  4171 -2500))
      (outline (path signal 120  4211 2454  4211 -2454))
      (outline (path signal 120  4251 2405  4251 -2405))
      (outline (path signal 120  4291 2355  4291 -2355))
      (outline (path signal 120  4331 2304  4331 -2304))
      (outline (path signal 120  4371 2250  4371 -2250))
      (outline (path signal 120  4411 2195  4411 -2195))
      (outline (path signal 120  4451 2137  4451 -2137))
      (outline (path signal 120  4491 2077  4491 -2077))
      (outline (path signal 120  4531 2014  4531 -2014))
      (outline (path signal 120  4571 1949  4571 -1949))
      (outline (path signal 120  4611 1881  4611 -1881))
      (outline (path signal 120  4651 1809  4651 -1809))
      (outline (path signal 120  4691 1733  4691 -1733))
      (outline (path signal 120  4731 1654  4731 -1654))
      (outline (path signal 120  4771 1569  4771 -1569))
      (outline (path signal 120  4811 1478  4811 -1478))
      (outline (path signal 120  4851 1381  4851 -1381))
      (outline (path signal 120  4891 1275  4891 -1275))
      (outline (path signal 120  4931 1158  4931 -1158))
      (outline (path signal 120  4971 1028  4971 -1028))
      (outline (path signal 120  5011 877  5011 -877))
      (outline (path signal 120  5051 693  5051 -693))
      (outline (path signal 120  5091 441  5091 -441))
      (outline (path signal 120  -2892.21 2175  -2142.21 2175))
      (outline (path signal 120  -2517.21 2550  -2517.21 1800))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image NUCLEO:Nucleof446re
      (outline (path signal 120  -3350 76450  66850 76450))
      (outline (path signal 120  66850 76450  66850 -6350))
      (outline (path signal 120  -3350 -6350  66850 -6350))
      (outline (path signal 120  -3350 -6350  -3350 76450))
      (outline (path signal 120  47750 68750  39850 68750))
      (outline (path signal 120  39850 77950  39850 68750))
      (outline (path signal 120  39850 77950  47750 77950))
      (outline (path signal 120  47750 77950  47750 68750))
      (pin Round[A]Pad_1524_um 76 63500 0)
      (pin Round[A]Pad_1524_um 75 60960 0)
      (pin Round[A]Pad_1524_um 74 63500 2540)
      (pin Round[A]Pad_1524_um 73 60960 2540)
      (pin Round[A]Pad_1524_um 72 63500 5080)
      (pin Round[A]Pad_1524_um 71 60960 5080)
      (pin Round[A]Pad_1524_um 70 63500 7620)
      (pin Round[A]Pad_1524_um 69 60960 7620)
      (pin Round[A]Pad_1524_um 68 63500 10160)
      (pin Round[A]Pad_1524_um 67 60960 10160)
      (pin Round[A]Pad_1524_um 66 63500 12700)
      (pin Round[A]Pad_1524_um 65 60960 12700)
      (pin Round[A]Pad_1524_um 64 63500 15240)
      (pin Round[A]Pad_1524_um 63 60960 15240)
      (pin Round[A]Pad_1524_um 62 63500 17780)
      (pin Round[A]Pad_1524_um 61 60960 17780)
      (pin Round[A]Pad_1524_um 60 63500 20320)
      (pin Round[A]Pad_1524_um 59 60960 20320)
      (pin Round[A]Pad_1524_um 58 63500 22860)
      (pin Round[A]Pad_1524_um 57 60960 22860)
      (pin Round[A]Pad_1524_um 56 63500 25400)
      (pin Round[A]Pad_1524_um 55 60960 25400)
      (pin Round[A]Pad_1524_um 54 63500 27940)
      (pin Round[A]Pad_1524_um 53 60960 27940)
      (pin Round[A]Pad_1524_um 52 63500 30480)
      (pin Round[A]Pad_1524_um 51 60960 30480)
      (pin Round[A]Pad_1524_um 50 63500 33020)
      (pin Round[A]Pad_1524_um 49 60960 33020)
      (pin Round[A]Pad_1524_um 48 63500 35560)
      (pin Round[A]Pad_1524_um 47 60960 35560)
      (pin Round[A]Pad_1524_um 46 63500 38100)
      (pin Round[A]Pad_1524_um 45 60960 38100)
      (pin Round[A]Pad_1524_um 44 63500 40640)
      (pin Round[A]Pad_1524_um 43 60960 40640)
      (pin Round[A]Pad_1524_um 42 63500 43180)
      (pin Round[A]Pad_1524_um 41 60960 43180)
      (pin Round[A]Pad_1524_um 40 63500 45720)
      (pin Round[A]Pad_1524_um 39 60960 45720)
      (pin Round[A]Pad_1524_um 38 2540 0)
      (pin Round[A]Pad_1524_um 37 0 0)
      (pin Round[A]Pad_1524_um 36 2540 2540)
      (pin Round[A]Pad_1524_um 35 0 2540)
      (pin Round[A]Pad_1524_um 34 2540 5080)
      (pin Round[A]Pad_1524_um 33 0 5080)
      (pin Round[A]Pad_1524_um 32 2540 7620)
      (pin Round[A]Pad_1524_um 31 0 7620)
      (pin Round[A]Pad_1524_um 30 2540 10160)
      (pin Round[A]Pad_1524_um 29 0 10160)
      (pin Round[A]Pad_1524_um 28 2540 12700)
      (pin Round[A]Pad_1524_um 27 0 12700)
      (pin Round[A]Pad_1524_um 26 2540 15240)
      (pin Round[A]Pad_1524_um 25 0 15240)
      (pin Round[A]Pad_1524_um 24 2540 17780)
      (pin Round[A]Pad_1524_um 23 0 17780)
      (pin Round[A]Pad_1524_um 22 2540 20320)
      (pin Round[A]Pad_1524_um 21 0 20320)
      (pin Round[A]Pad_1524_um 20 2540 22860)
      (pin Round[A]Pad_1524_um 19 0 22860)
      (pin Round[A]Pad_1524_um 18 2540 25400)
      (pin Round[A]Pad_1524_um 17 0 25400)
      (pin Round[A]Pad_1524_um 16 2540 27940)
      (pin Round[A]Pad_1524_um 15 0 27940)
      (pin Round[A]Pad_1524_um 14 2540 30480)
      (pin Round[A]Pad_1524_um 13 0 30480)
      (pin Round[A]Pad_1524_um 12 2540 33020)
      (pin Round[A]Pad_1524_um 11 0 33020)
      (pin Round[A]Pad_1524_um 10 2540 35560)
      (pin Round[A]Pad_1524_um 9 0 35560)
      (pin Round[A]Pad_1524_um 8 2540 38100)
      (pin Round[A]Pad_1524_um 7 0 38100)
      (pin Round[A]Pad_1524_um 6 2540 40640)
      (pin Round[A]Pad_1524_um 5 0 40640)
      (pin Round[A]Pad_1524_um 4 2540 43180)
      (pin Round[A]Pad_1524_um 3 0 43180)
      (pin Round[A]Pad_1524_um 2 2540 45720)
      (pin Round[A]Pad_1524_um 1 0 45720)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1950_um
      (shape (path F.Cu 1700  0 -125  0 125))
      (shape (path B.Cu 1700  0 -125  0 125))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x2000_um
      (shape (path F.Cu 1700  0 -150  0 150))
      (shape (path B.Cu 1700  0 -150  0 150))
      (attach off)
    )
    (padstack Oval[A]Pad_6500x2900_um
      (shape (path F.Cu 2900  -1800 0  1800 0))
      (shape (path B.Cu 2900  -1800 0  1800 0))
      (attach off)
    )
    (padstack Oval[A]Pad_7100x2900_um
      (shape (path F.Cu 2900  -2100 0  2100 0))
      (shape (path B.Cu 2900  -2100 0  2100 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2900x6500_um
      (shape (path F.Cu 2900  0 -1800  0 1800))
      (shape (path B.Cu 2900  0 -1800  0 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_2900x7100_um
      (shape (path F.Cu 2900  0 -2100  0 2100))
      (shape (path B.Cu 2900  0 -2100  0 2100))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1950_250.951_um
      (shape (polygon F.Cu 0  643.577 972.138  685.83 960.817  725.475 942.33  761.308 917.24
            792.24 886.308  817.33 850.476  835.817 810.83  847.138 768.577
            850.951 725  850.951 -725  847.138 -768.577  835.817 -810.83
            817.33 -850.475  792.24 -886.308  761.308 -917.24  725.476 -942.33
            685.83 -960.817  643.577 -972.138  600 -975.951  -600 -975.951
            -643.577 -972.138  -685.83 -960.817  -725.475 -942.33  -761.308 -917.24
            -792.24 -886.308  -817.33 -850.476  -835.817 -810.83  -847.138 -768.577
            -850.951 -725  -850.951 725  -847.138 768.577  -835.817 810.83
            -817.33 850.475  -792.24 886.308  -761.308 917.24  -725.476 942.33
            -685.83 960.817  -643.577 972.138  -600 975.951  600 975.951
            643.577 972.138))
      (shape (polygon B.Cu 0  643.577 972.138  685.83 960.817  725.475 942.33  761.308 917.24
            792.24 886.308  817.33 850.476  835.817 810.83  847.138 768.577
            850.951 725  850.951 -725  847.138 -768.577  835.817 -810.83
            817.33 -850.475  792.24 -886.308  761.308 -917.24  725.476 -942.33
            685.83 -960.817  643.577 -972.138  600 -975.951  -600 -975.951
            -643.577 -972.138  -685.83 -960.817  -725.475 -942.33  -761.308 -917.24
            -792.24 -886.308  -817.33 -850.476  -835.817 -810.83  -847.138 -768.577
            -850.951 -725  -850.951 725  -847.138 768.577  -835.817 810.83
            -817.33 850.475  -792.24 886.308  -761.308 917.24  -725.476 942.33
            -685.83 960.817  -643.577 972.138  -600 975.951  600 975.951
            643.577 972.138))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x2000_250.951_um
      (shape (polygon F.Cu 0  643.577 997.138  685.83 985.817  725.475 967.33  761.308 942.24
            792.24 911.308  817.33 875.476  835.817 835.83  847.138 793.577
            850.951 750  850.951 -750  847.138 -793.577  835.817 -835.83
            817.33 -875.475  792.24 -911.308  761.308 -942.24  725.476 -967.33
            685.83 -985.817  643.577 -997.138  600 -1000.95  -600 -1000.95
            -643.577 -997.138  -685.83 -985.817  -725.475 -967.33  -761.308 -942.24
            -792.24 -911.308  -817.33 -875.476  -835.817 -835.83  -847.138 -793.577
            -850.951 -750  -850.951 750  -847.138 793.577  -835.817 835.83
            -817.33 875.475  -792.24 911.308  -761.308 942.24  -725.476 967.33
            -685.83 985.817  -643.577 997.138  -600 1000.95  600 1000.95
            643.577 997.138))
      (shape (polygon B.Cu 0  643.577 997.138  685.83 985.817  725.475 967.33  761.308 942.24
            792.24 911.308  817.33 875.476  835.817 835.83  847.138 793.577
            850.951 750  850.951 -750  847.138 -793.577  835.817 -835.83
            817.33 -875.475  792.24 -911.308  761.308 -942.24  725.476 -967.33
            685.83 -985.817  643.577 -997.138  600 -1000.95  -600 -1000.95
            -643.577 -997.138  -685.83 -985.817  -725.475 -967.33  -761.308 -942.24
            -792.24 -911.308  -817.33 -875.476  -835.817 -835.83  -847.138 -793.577
            -850.951 -750  -850.951 750  -847.138 793.577  -835.817 835.83
            -817.33 875.475  -792.24 911.308  -761.308 942.24  -725.476 967.33
            -685.83 985.817  -643.577 997.138  -600 1000.95  600 1000.95
            643.577 997.138))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins UpDown1-3 U2-1 U1-2 servo1-3 Roll1-3 M4-3 M3-3 M2-3 M1-3 Limit2-2 Limit1-2
        J2-2 J1-2 Encoder1-5 Cup1-3 C2-2 C1-2 Board1-20 Arm2-3 Arm1-3)
    )
    (net Arm1_P
      (pins Board1-55 Arm1-2)
    )
    (net Arm1_D
      (pins Board1-53 Arm1-1)
    )
    (net Arm2_P
      (pins Board1-61 Arm2-2)
    )
    (net Arm2_D
      (pins Board1-59 Arm2-1)
    )
    (net "Net-(Board1-Pad76)"
      (pins Board1-76)
    )
    (net "Net-(Board1-Pad75)"
      (pins Board1-75)
    )
    (net "Net-(Board1-Pad74)"
      (pins Board1-74)
    )
    (net "Net-(Board1-Pad73)"
      (pins Board1-73)
    )
    (net Cup_D
      (pins Cup1-1 Board1-72)
    )
    (net "Net-(Board1-Pad71)"
      (pins Board1-71)
    )
    (net "Net-(Board1-Pad70)"
      (pins Board1-70)
    )
    (net "Net-(Board1-Pad69)"
      (pins Board1-69)
    )
    (net "Net-(Board1-Pad68)"
      (pins Board1-68)
    )
    (net M2_P
      (pins M2-2 Board1-67)
    )
    (net "Net-(Board1-Pad66)"
      (pins Board1-66)
    )
    (net Servo
      (pins servo1-2 Board1-65)
    )
    (net "Net-(Board1-Pad64)"
      (pins Board1-64)
    )
    (net "Net-(Board1-Pad63)"
      (pins Board1-63)
    )
    (net "Net-(Board1-Pad62)"
      (pins Board1-62)
    )
    (net Cup_P
      (pins Cup1-2 Board1-60)
    )
    (net "Net-(Board1-Pad58)"
      (pins Board1-58)
    )
    (net Roll_P
      (pins Roll1-2 Board1-57)
    )
    (net "Net-(Board1-Pad56)"
      (pins Board1-56)
    )
    (net M2_D
      (pins M2-1 Board1-54)
    )
    (net "Net-(Board1-Pad52)"
      (pins Board1-52)
    )
    (net "Net-(Board1-Pad51)"
      (pins Board1-51)
    )
    (net "Net-(Board1-Pad50)"
      (pins Board1-50)
    )
    (net "Net-(Board1-Pad49)"
      (pins Board1-49)
    )
    (net "Net-(Board1-Pad48)"
      (pins Board1-48)
    )
    (net "Net-(Board1-Pad47)"
      (pins Board1-47)
    )
    (net "Net-(Board1-Pad46)"
      (pins Board1-46)
    )
    (net "Net-(Board1-Pad45)"
      (pins Board1-45)
    )
    (net M1_D
      (pins M1-1 Board1-44)
    )
    (net M3_D
      (pins M3-1 Board1-43)
    )
    (net M1_P
      (pins M1-2 Board1-42)
    )
    (net M4_D
      (pins M4-1 Board1-41)
    )
    (net M3_P
      (pins M3-2 Board1-40)
    )
    (net M4_P
      (pins M4-2 Board1-39)
    )
    (net Roll_D
      (pins Roll1-1 Board1-38)
    )
    (net "Net-(Board1-Pad37)"
      (pins Board1-37)
    )
    (net "Net-(Board1-Pad36)"
      (pins Board1-36)
    )
    (net UpDown_D
      (pins UpDown1-1 Board1-35)
    )
    (net "Net-(Board1-Pad34)"
      (pins Board1-34)
    )
    (net "Net-(Board1-Pad33)"
      (pins Board1-33)
    )
    (net "Net-(Board1-Pad32)"
      (pins Board1-32)
    )
    (net "Net-(Board1-Pad31)"
      (pins Board1-31)
    )
    (net b1
      (pins Encoder1-1 Board1-30)
    )
    (net "Net-(Board1-Pad29)"
      (pins Board1-29)
    )
    (net a1
      (pins Encoder1-3 Board1-28)
    )
    (net "Net-(Board1-Pad27)"
      (pins Board1-27)
    )
    (net "Net-(Board1-Pad26)"
      (pins Board1-26)
    )
    (net Limit2
      (pins Limit2-1 Board1-25)
    )
    (net "Net-(Board1-Pad24)"
      (pins Board1-24)
    )
    (net Limit1
      (pins Limit1-1 Board1-23)
    )
    (net "Net-(Board1-Pad22)"
      (pins Board1-22)
    )
    (net UpDown_P
      (pins UpDown1-2 Board1-21)
    )
    (net "Net-(Board1-Pad19)"
      (pins Board1-19)
    )
    (net 5vout
      (pins Encoder1-2 Board1-18)
    )
    (net "Net-(Board1-Pad17)"
      (pins Board1-17)
    )
    (net 3vout
      (pins U2-2 Board1-16)
    )
    (net "Net-(Board1-Pad15)"
      (pins Board1-15)
    )
    (net "Net-(Board1-Pad14)"
      (pins Board1-14)
    )
    (net "Net-(Board1-Pad13)"
      (pins Board1-13)
    )
    (net "Net-(Board1-Pad12)"
      (pins Board1-12)
    )
    (net "Net-(Board1-Pad11)"
      (pins Board1-11)
    )
    (net "Net-(Board1-Pad10)"
      (pins Board1-10)
    )
    (net "Net-(Board1-Pad9)"
      (pins Board1-9)
    )
    (net "Net-(Board1-Pad8)"
      (pins Board1-8)
    )
    (net "Net-(Board1-Pad7)"
      (pins Board1-7)
    )
    (net "Net-(Board1-Pad6)"
      (pins Board1-6)
    )
    (net "Net-(Board1-Pad5)"
      (pins Board1-5)
    )
    (net "Net-(Board1-Pad4)"
      (pins Board1-4)
    )
    (net "Net-(Board1-Pad3)"
      (pins Board1-3)
    )
    (net uart1_rx
      (pins U2-3 Board1-2)
    )
    (net uart1_tx
      (pins U2-4 Board1-1)
    )
    (net +BATT
      (pins U1-1 J2-1 J1-1 C1-1)
    )
    (net +6V
      (pins U1-3 servo1-1 C2-1)
    )
    (net "Net-(Encoder1-Pad4)"
      (pins Encoder1-4)
    )
    (net "Net-(U2-Pad22)"
      (pins U2-22)
    )
    (net "Net-(U2-Pad21)"
      (pins U2-21)
    )
    (net "Net-(U2-Pad20)"
      (pins U2-20)
    )
    (net "Net-(U2-Pad19)"
      (pins U2-19)
    )
    (net "Net-(U2-Pad18)"
      (pins U2-18)
    )
    (net "Net-(U2-Pad17)"
      (pins U2-17)
    )
    (net "Net-(U2-Pad16)"
      (pins U2-16)
    )
    (net "Net-(U2-Pad15)"
      (pins U2-15)
    )
    (net "Net-(U2-Pad14)"
      (pins U2-14)
    )
    (net "Net-(U2-Pad13)"
      (pins U2-13)
    )
    (net "Net-(U2-Pad12)"
      (pins U2-12)
    )
    (net "Net-(U2-Pad11)"
      (pins U2-11)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10)
    )
    (net "Net-(U2-Pad9)"
      (pins U2-9)
    )
    (net "Net-(U2-Pad8)"
      (pins U2-8)
    )
    (net "Net-(U2-Pad7)"
      (pins U2-7)
    )
    (net "Net-(U2-Pad6)"
      (pins U2-6)
    )
    (net "Net-(U2-Pad5)"
      (pins U2-5)
    )
    (class kicad_default "" +6V +BATT 3vout 5vout Arm1_D Arm1_P Arm2_D Arm2_P
      Cup_D Cup_P GND Limit1 Limit2 M1_D M1_P M2_D M2_P M3_D M3_P M4_D M4_P
      "Net-(Board1-Pad10)" "Net-(Board1-Pad11)" "Net-(Board1-Pad12)" "Net-(Board1-Pad13)"
      "Net-(Board1-Pad14)" "Net-(Board1-Pad15)" "Net-(Board1-Pad17)" "Net-(Board1-Pad19)"
      "Net-(Board1-Pad22)" "Net-(Board1-Pad24)" "Net-(Board1-Pad26)" "Net-(Board1-Pad27)"
      "Net-(Board1-Pad29)" "Net-(Board1-Pad3)" "Net-(Board1-Pad31)" "Net-(Board1-Pad32)"
      "Net-(Board1-Pad33)" "Net-(Board1-Pad34)" "Net-(Board1-Pad36)" "Net-(Board1-Pad37)"
      "Net-(Board1-Pad4)" "Net-(Board1-Pad45)" "Net-(Board1-Pad46)" "Net-(Board1-Pad47)"
      "Net-(Board1-Pad48)" "Net-(Board1-Pad49)" "Net-(Board1-Pad5)" "Net-(Board1-Pad50)"
      "Net-(Board1-Pad51)" "Net-(Board1-Pad52)" "Net-(Board1-Pad56)" "Net-(Board1-Pad58)"
      "Net-(Board1-Pad6)" "Net-(Board1-Pad62)" "Net-(Board1-Pad63)" "Net-(Board1-Pad64)"
      "Net-(Board1-Pad66)" "Net-(Board1-Pad68)" "Net-(Board1-Pad69)" "Net-(Board1-Pad7)"
      "Net-(Board1-Pad70)" "Net-(Board1-Pad71)" "Net-(Board1-Pad73)" "Net-(Board1-Pad74)"
      "Net-(Board1-Pad75)" "Net-(Board1-Pad76)" "Net-(Board1-Pad8)" "Net-(Board1-Pad9)"
      "Net-(Encoder1-Pad4)" "Net-(U2-Pad10)" "Net-(U2-Pad11)" "Net-(U2-Pad12)"
      "Net-(U2-Pad13)" "Net-(U2-Pad14)" "Net-(U2-Pad15)" "Net-(U2-Pad16)"
      "Net-(U2-Pad17)" "Net-(U2-Pad18)" "Net-(U2-Pad19)" "Net-(U2-Pad20)"
      "Net-(U2-Pad21)" "Net-(U2-Pad22)" "Net-(U2-Pad5)" "Net-(U2-Pad6)" "Net-(U2-Pad7)"
      "Net-(U2-Pad8)" "Net-(U2-Pad9)" Roll_D Roll_P Servo UpDown_D UpDown_P
      a1 b1 uart1_rx uart1_tx
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
