

VCCU Ÿ
rstn_sys~FFU Ÿ
rstn_pixel~FFY è
r_ddr_unlock~FFç C
r_reset_pixen_n~FFV ¥

LUT__27593V ¥
DR0/dff_5/i947_rst_5~FFP 
r_csi_rx_vsync0_i[0]~FFh ¸
rc_csi_rx_vsync0_f[0]~FFi Ü

LUT__27596i Ü
r_csi_rx_vsync0_in[0]~FFÉ C
PHmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/lp_clk_cnt[8]~FF’ ì

LUT__27603’ ì
led_o[4]~FF§ 

add_147/i6§ 
r_csi_fv_o[4]~FF§ 

add_147/i5§ 
r_csi_fv_o[3]~FF§ 

add_147/i4§ 
r_csi_fv_o[2]~FF§ 

add_147/i3§ 
r_csi_fv_o[1]~FF§ 


add_147/i2§ 

r_csi_fv_o[0]~FF§ 	

add_147/i1§ 	
rd_en~FFm Ú

LUT__27607m Ú
pixel_cnt[0]~FFj Ò

LUT__27609j Ò
92u_afifo_w32r8_reshape/u_efx_fifo_top/rd_rst_int~FFh ê
r_XYCrop_frame_vsync~FFd ]
 r_XYCrop_frame_Gray[0]~FFx Ñ
r_XYCrop_frame_href~FFd a
r_XYCrop_frame_de~FFd d
$ori_bayer2rgb/matrix_p21[0]~FFi 1

LUT__27617i 1
$ori_bayer2rgb/matrix_p33[0]~FF^ /

LUT__27619^ /
"ori_bayer2rgb/line_cnt[0]~FFo K

LUT__27624o K
$ori_bayer2rgb/matrix_p32[0]~FF\ 0

LUT__27626\ 0
$ori_bayer2rgb/matrix_p31[0]~FF\ ,

LUT__27627\ ,
DR0/dff_5/i947_rst_6~FFP ~
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[0]~FF k

LUT__27635 k
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[0]~FFØ m

LUT__27645Ø m
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[0]~FFØ r

LUT__27659Ø r
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[0]~FFv +
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_en~FFØ w

LUT__27661Ø w
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[0]~FF® P

LUT__27667® P
QJddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_en~FFÜ :

LUT__27674Ü :
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[0]~FF¢ P

LUT__27666¢ P
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_i_aburst[0]~FFå U

LUT__27676å U
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_i_aburst[0]~FF≤ R

LUT__27681≤ R
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[0]~FFõ 6

LUT__27724õ 6
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_state[0]~FFü G

LUT__27728ü G
SLddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_sample~FF® L

LUT__27729® L
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_sample_rd_en~FF® K

LUT__27726® K
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wready~FFç F

LUT__27673ç F
RKddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wvalid~FFÜ K
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_awaddr_fifo_rd_en~FFÜ L

LUT__27733Ü L
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[0]~FF¢ £

LUT__27738¢ £
SLddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_awvalid~FFç H

LUT__27668ç H
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[0]~FFÜ N

LUT__27739Ü N
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[0]~FF© P

LUT__27745© P
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_flag~FFÖ S

LUT__27751Ö S
WOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[0]~FFò ©

LUT__27762ò ©
RKddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_empty[0]~FFÜ P
DR0/dff_5/i947_rst_7~FFP }
DR0/dff_5/i955_rst_7~FFO É
DR0/dff_5/i963_rst_7~FFO ã
DR0/dff_5/i971_rst_7~FFF É
DR0/dff_5/i979_rst_7~FF@ Ñ
DR0/dff_5/i987_rst_7~FFD ä
DR0/dff_5/i995_rst_7~FF< ã
DR0/dff_5/i1003_rst_7~FFF ç
DR0/dff_5/i1011_rst_7~FFO â
DR0/dff_5/i1019_rst_7~FFF ì
DR0/dff_5/i1027_rst_7~FFK å
DR0/dff_5/i1035_rst_7~FFO ó
DR0/dff_5/i1043_rst_7~FFP ñ
DR0/dff_5/i1051_rst_7~FFN ò
DR0/dff_5/i1059_rst_7~FFE õ
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[1]~FFÖ t

LUT__27765Ö t
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[2]~FF l

LUT__27768 l
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[3]~FF q

LUT__27771 q
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[4]~FFÖ q

LUT__27774Ö q
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[5]~FF o

LUT__27777 o
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[6]~FFà |

LUT__27780à |
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[7]~FFÅ t

LUT__27783Å t
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[8]~FFÅ ~

LUT__27786Å ~
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[9]~FFÖ x

LUT__27789Ö x
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[10]~FF }

LUT__27792 }
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[11]~FF ~

LUT__27795 ~
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[12]~FFÅ Ñ

LUT__27798Å Ñ
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[13]~FFÅ Ä

LUT__27801Å Ä
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[14]~FF Å

LUT__27804 Å
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[15]~FF à

LUT__27807 à
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[16]~FFÅ É

LUT__27810Å É
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[17]~FFà ç

LUT__27813à ç
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[18]~FFà Ö

LUT__27816à Ö
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[19]~FF~ â

LUT__27819~ â
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[20]~FF á

LUT__27822 á
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[21]~FF~ ã

LUT__27825~ ã
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[22]~FF Ñ

LUT__27828 Ñ
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[23]~FFà è

LUT__27831à è
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[24]~FFà ã

LUT__27834à ã
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[25]~FF å

LUT__27837 å
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[26]~FFà ê

LUT__27840à ê
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[27]~FF~ ê

LUT__27843~ ê
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_addr[28]~FF è

LUT__27846 è
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[1]~FF≤ q

LUT__27858≤ q
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[2]~FF≤ u

LUT__27861≤ u
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[3]~FF≤ n

LUT__27864≤ n
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[4]~FF± v

LUT__27867± v
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[5]~FFØ x

LUT__27870Ø x
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[6]~FFØ t

LUT__27873Ø t
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[7]~FF≤ v

LUT__27876≤ v
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[8]~FF≤ {

LUT__27879≤ {
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[9]~FF∑ |

LUT__27882∑ |
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[10]~FFØ }

LUT__27885Ø }
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[11]~FFØ 

LUT__27888Ø 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[12]~FF≤ 

LUT__27891≤ 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[13]~FF± {

LUT__27894± {
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[14]~FFπ |

LUT__27897π |
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[15]~FF≤ á

LUT__27900≤ á
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[16]~FFµ Ö

LUT__27903µ Ö
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[17]~FFµ â

LUT__27906µ â
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[18]~FFÆ â

LUT__27909Æ â
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[19]~FFÆ Ü

LUT__27912Æ Ü
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[20]~FFµ á

LUT__27915µ á
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[21]~FF≤ à

LUT__27918≤ à
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[22]~FF≤ ã

LUT__27921≤ ã
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[23]~FF∑ è

LUT__27924∑ è
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[24]~FFµ è

LUT__27927µ è
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[25]~FF≤ í

LUT__27930≤ í
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[26]~FFµ ë

LUT__27933µ ë
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[27]~FFÆ î

LUT__27936Æ î
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr[28]~FF∑ ì

LUT__27939∑ ì
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[1]~FF≤ p

LUT__27949≤ p
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[2]~FF± u

LUT__27950± u
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[3]~FFØ o

LUT__27951Ø o
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[4]~FF≤ y

LUT__27952≤ y
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[5]~FFØ s

LUT__27953Ø s
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[6]~FF± w

LUT__27954± w
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[7]~FF≤ z

LUT__27955≤ z
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[8]~FFÆ ~

LUT__27956Æ ~
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[9]~FFØ y

LUT__27957Ø y
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[10]~FFØ |

LUT__27958Ø |
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[11]~FFØ É

LUT__27959Ø É
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[12]~FF≤ ~

LUT__27960≤ ~
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[13]~FF≤ Ç

LUT__27961≤ Ç
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[14]~FFπ ~

LUT__27962π ~
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[15]~FF¨ Ö

LUT__27963¨ Ö
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[16]~FFµ à

LUT__27964µ à
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[17]~FF≤ Ü

LUT__27965≤ Ü
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[18]~FFÆ ã

LUT__27966Æ ã
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[19]~FFÆ Ö

LUT__27967Æ Ö
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[20]~FFØ ä

LUT__27968Ø ä
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[21]~FF¨ à

LUT__27969¨ à
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[22]~FF¨ â

LUT__27970¨ â
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[23]~FF≤ å

LUT__27971≤ å
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[24]~FF≤ ë

LUT__27972≤ ë
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[25]~FFØ ë

LUT__27973Ø ë
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[26]~FFµ ê

LUT__27974µ ê
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[27]~FF¨ ë

LUT__27975¨ ë
ZRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_rd_addr_p[28]~FFµ ç

LUT__27976µ ç
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[1]~FFÉ 0
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[2]~FFÜ +
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[3]~FFi ,
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[4]~FFv 6
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[5]~FFv 1
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[6]~FFv 3
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[7]~FFÉ 9
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[8]~FFs  
UOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[9]~FFs 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[10]~FFs 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[11]~FFê 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[12]~FFs 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[13]~FFh 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[14]~FFh 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[15]~FFh 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[16]~FFs 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[17]~FFv 0
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[18]~FFÉ 1
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[19]~FFÜ 2
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[20]~FFi *
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[21]~FFd +
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[22]~FFd ,
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[23]~FFl -
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[24]~FFs )
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[25]~FFw "
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[26]~FFh 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[27]~FFl 2
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[28]~FFê 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[29]~FFó 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[30]~FFë 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[31]~FFó 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[32]~FFë $
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[33]~FFÉ +
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[34]~FFç ,
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[35]~FFç *
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[36]~FFv 5
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[37]~FFÉ 4
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[38]~FFÉ @
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[39]~FFÜ 5
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[40]~FFë 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[41]~FFs 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[42]~FFë 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[43]~FFë 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[44]~FFh 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[45]~FFh 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[46]~FFh 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[47]~FFh 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[48]~FFê 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[49]~FFë 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[50]~FFÜ *
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[51]~FFê (
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[52]~FFs !
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[53]~FFs "
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[54]~FFs #
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[55]~FFs &
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[56]~FFv *
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[57]~FFë  
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[58]~FFs 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[59]~FFv -
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[60]~FFó 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[61]~FFê 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[62]~FFó 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[63]~FFó 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[64]~FFç 3
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[65]~FFç 2
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[66]~FFç 5
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[67]~FFÉ 7
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[68]~FFÉ 3
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[69]~FFÉ 8
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[70]~FFÉ ?
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[71]~FFÉ <
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[72]~FFs %
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[73]~FFÉ ,
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[74]~FFç +
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[75]~FFë (
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[76]~FFs 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[77]~FFh &
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[78]~FFh '
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[79]~FFh  
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[80]~FFÉ -
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[81]~FFÉ :
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[82]~FFÉ ;
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[83]~FFÉ *
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[84]~FFh 
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[85]~FFl 3
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[86]~FFl 6
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[87]~FFl <
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[88]~FFl 0
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[89]~FFw %
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[90]~FFv 2
VPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[91]~FFv .
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[92]~FFê !
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[93]~FFë !
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[94]~FFë 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[95]~FFë 
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[96]~FFÜ 4
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[97]~FFÉ 5
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[98]~FFÉ 6
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[99]~FFç -
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[100]~FFÉ >
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[101]~FFÉ =
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[102]~FFv 9
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[103]~FFv 8
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[104]~FFê 
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[105]~FFh 
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[106]~FFh "
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[107]~FFh 
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[108]~FFh 
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[109]~FFh #
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[110]~FFh !
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[111]~FFh $
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[112]~FFl ,
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[113]~FFÉ /
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[114]~FFl *
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[115]~FFv 7
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[116]~FFh 
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[117]~FFa ,
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[118]~FF^ *
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[119]~FFa -
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[120]~FFs '
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[121]~FFh )
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[122]~FFa +
WQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[123]~FFa 3
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[124]~FFë 
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[125]~FFë 
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[126]~FFë 
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_i_wr_data[127]~FFë #
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[1]~FFØ V

LUT__27979Ø V
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[2]~FF® N

LUT__27982® N
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[3]~FF® S

LUT__27985® S
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[4]~FF® R

LUT__27988® R
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[5]~FF£ U

LUT__27991£ U
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[6]~FFØ X

LUT__27994Ø X
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[7]~FF£ W

LUT__27997£ W
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[8]~FFØ \

LUT__27998Ø \
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[9]~FFØ Y

LUT__27999Ø Y
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[10]~FF± Y

LUT__28000± Y
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[11]~FF± [

LUT__28001± [
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[12]~FF± X

LUT__28002± X
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[13]~FFØ ]

LUT__28003Ø ]
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[14]~FF± ^

LUT__28004± ^
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt[15]~FFØ _

LUT__28005Ø _
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[1]~FF¢ I

LUT__27978¢ I
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[2]~FFö Q

LUT__27981ö Q
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[3]~FFõ P

LUT__27984õ P
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[4]~FF£ K

LUT__27987£ K
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[5]~FFü O

LUT__27990ü O
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[6]~FF£ R

LUT__27993£ R
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_alen[7]~FFü Q

LUT__27996ü Q
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_i_aburst[1]~FFç Q

LUT__28007ç Q
XQddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rd_i_aburst[1]~FF± R

LUT__28010± R
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[1]~FF¢ :

LUT__28012¢ :
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[2]~FFö ;

LUT__28013ö ;
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[3]~FFö :

LUT__28014ö :
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[4]~FF¢ =

LUT__28015¢ =
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[5]~FF¢ >

LUT__28016¢ >
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[6]~FFö ?

LUT__28017ö ?
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[7]~FFö =

LUT__28018ö =
WPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_wr_b_count[8]~FFõ =

LUT__28019õ =
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_state[1]~FF¢ E

LUT__28020¢ E
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_ar_state[2]~FFü F

LUT__28021ü F
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[1]~FFü ¢

LUT__28023ü ¢
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[2]~FF§ ≥

LUT__28025§ ≥
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[3]~FFõ ™

LUT__28027õ ™
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[4]~FFõ Æ

LUT__28029õ Æ
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[5]~FFõ ∞

LUT__28031õ ∞
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[6]~FFõ ¨

LUT__28033õ ¨
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arlen_rlast_fifo[7]~FF¢ ∫

LUT__28035¢ ∫
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[1]~FFÖ U

LUT__28036Ö U
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[2]~FFÅ U

LUT__28037Å U
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[3]~FFÅ R

LUT__28038Å R
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[4]~FFÅ T

LUT__28039Å T
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[5]~FFÅ Y

LUT__28040Å Y
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[6]~FFÖ Z

LUT__28041Ö Z
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[7]~FFÅ [

LUT__28042Å [
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[8]~FFÅ X

LUT__28043Å X
YRddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[9]~FFÖ ]

LUT__28044Ö ]
YSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[10]~FF ^

LUT__28045 ^
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[11]~FFÖ [

LUT__28046Ö [
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[12]~FFÅ ]

LUT__28047Å ]
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[13]~FFÖ ^

LUT__28048Ö ^
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[14]~FFÖ b

LUT__28049Ö b
YSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_aw_valid_cnt[15]~FF a

LUT__28050 a
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[1]~FF© O

LUT__28051© O
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[2]~FF® M

LUT__28052® M
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[3]~FF® T

LUT__28053® T
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[4]~FF© Q

LUT__28054© Q
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[5]~FF¶ U

LUT__28055¶ U
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[6]~FF¶ R

LUT__28056¶ R
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[7]~FF£ V

LUT__28057£ V
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[8]~FF© W

LUT__28058© W
ZSddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[9]~FF® Y

LUT__28059® Y
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[10]~FF£ Y

LUT__28060£ Y
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[11]~FF© Y

LUT__28061© Y
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[12]~FF£ X

LUT__28062£ X
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[13]~FF© X

LUT__28063© X
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[14]~FF© T

LUT__28064© T
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_arvalid_cnt_p[15]~FF® X

LUT__28065® X
VOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_arburst_full~FF± L

LUT__28070± L
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[0]~FF© E

LUT__28073© E
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[1]~FF≤ D

LUT__28075≤ D
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[2]~FF© F

LUT__28076© F
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[3]~FFØ M

LUT__28077Ø M
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[4]~FFØ O

LUT__28078Ø O
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Data_Num[5]~FF© N

LUT__28079© N
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_araddr_full~FFØ R

LUT__28096Ø R
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[0]~FF© G

LUT__28099© G
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[1]~FF≤ K

LUT__28101≤ K
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[2]~FF≤ I

LUT__28102≤ I
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[3]~FF≤ H

LUT__28103≤ H
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[4]~FF© I

LUT__28104© I
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/Data_Num[5]~FF© J

LUT__28105© J
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_awaddr_full~FFê R

LUT__28129ê R
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[0]~FFê G

LUT__28132ê G
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[1]~FFë H

LUT__28134ë H
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[2]~FFê I

LUT__28135ê I
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[3]~FFç J

LUT__28136ç J
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[4]~FFë K

LUT__28137ë K
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/Data_Num[5]~FFç L

LUT__28138ç L
SLddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_awid_full~FFî H

LUT__28140î H
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[0]~FFê <

LUT__28146ê <
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[1]~FFç =

LUT__28148ç =
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[2]~FFê B

LUT__28149ê B
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[3]~FFã B

LUT__28150ã B
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[4]~FFç @

LUT__28151ç @
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/Data_Num[5]~FFê ?

LUT__28152ê ?
RLddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_arid_full~FF~ R

LUT__28154~ R
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[0]~FFÉ N

LUT__28158É N
a[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[1]~FF R

LUT__28160 R
a[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[2]~FF S

LUT__28161 S
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[3]~FFÉ O

LUT__28162É O
a[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[4]~FF~ S

LUT__28163~ S
b[ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/Data_Num[5]~FFÉ Q

LUT__28164É Q
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Wr_Full~FFë ;

LUT__28166ë ;
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[0]~FFë 2

LUT__28172ë 2
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[1]~FFë 1

LUT__28174ë 1
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[2]~FFë 4

LUT__28175ë 4
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[3]~FFë 3

LUT__28176ë 3
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[4]~FFê 6

LUT__28177ê 6
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/Data_Num[5]~FFê 5

LUT__28178ê 5
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_arlen_full~FFó I

LUT__28182ó I
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[0]~FFô O

LUT__28185ô O
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[1]~FFô H

LUT__28187ô H
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[2]~FFô I

LUT__28188ô I
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[3]~FFñ J

LUT__28189ñ J
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[4]~FFñ K

LUT__28190ñ K
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/Data_Num[5]~FFñ L

LUT__28191ñ L
bZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Wr_Full~FF¢ π

LUT__28196¢ π
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[0]~FFü ≤

LUT__28199ü ≤
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[1]~FFõ ≤

LUT__28202õ ≤
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[2]~FFõ ∂

LUT__28203õ ∂
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[3]~FFü ¥

LUT__28204ü ¥
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[4]~FFü µ

LUT__28205ü µ
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Data_Num[5]~FFü ∂

LUT__28206ü ∂
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_awlen_full~FFî A

LUT__28211î A
haddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[0]~FFñ @

LUT__28214ñ @
haddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[1]~FFñ B

LUT__28216ñ B
haddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[2]~FFô C

LUT__28217ô C
haddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[3]~FFñ D

LUT__28218ñ D
haddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[4]~FFô D

LUT__28219ô D
haddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Data_Num[5]~FFñ E

LUT__28220ñ E
aYddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FFÇ ’

LUT__28221Ç ’
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_state[0]~FF¢ .

LUT__28250¢ .
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/loop_cnt[0]~FFô 2

LUT__28283ô 2
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_start_p0~FFù %
^Wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_run~FFô &
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[0]~FF} .

LUT__28291} .
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[0]~FFá e

LUT__28294á e
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_en~FFÜ /

LUT__28298Ü /
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[0]~FF© v

LUT__28299© v
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_en~FF£ 5

LUT__28304£ 5
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/inc_addr_p[0]~FFö 4

LUT__28306ö 4
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[0]~FFó '

LUT__28309ó '
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[0]~FFã 9

LUT__28312ã 9
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_cal_end~FFü +
_Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_cnt[0]~FFS 1

LUT__28314S 1
[Tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/bFail~FFô )
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_shift_ena~FFü ,

LUT__28400ü ,
' ddr3_ctl_axi/cal_shift_val[0]~FF§ )

LUT__28409§ )
&ddr3_ctl_axi/cal_fail_log[0]~FF† '

LUT__28412† '
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass[0]~FF© "

LUT__28415© "
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_last_pass[0]~FF§ !

LUT__28423§ !
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass_round[0]~FF® "

LUT__28426® "
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_last_pass_round[0]~FF© #

LUT__28432© #
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val_round[0]~FF© )

LUT__28437© )
w_ddr3_cal_done~FFñ 0
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val[0]~FF£ '

LUT__28439£ '
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_read~FF¢ 3

LUT__28440¢ 3
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_mux_sel~FF§ 
dsi_resetn_o~FFŒ à
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FFº .
†òddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[2].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FFy Ó
†òddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[2].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FFy Ì
†òddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF∑ ,
†òddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FFº 0
†òddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FFº /
†òddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF§ R
†òddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF§ V
†òddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF§ U
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FFü U
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/clk_rstn~FF~ ò
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF] 
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF] 
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FFa 
hbddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FFa 
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF@ $
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF@ #
üòddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF@ "

addr[0]~FFØ 3

LUT__28482Ø 3
cs~FFØ ,

LUT__28483Ø ,
ras~FFæ /

LUT__28484æ /
cas~FFΩ 2

LUT__28485Ω 2
we~FFΩ 3

LUT__28486Ω 3
cke~FFØ .

LUT__28487Ø .
ba[0]~FFó -

LUT__28488ó -
odt~FFó 0

LUT__28489ó 0
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re~FFØ -
hbddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF@ 
reset~FFº 3

LUT__28490º 3
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[0]~FF® Ä
{sddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]~FF° é
umddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[0]~FF° á
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]~FF¢ Ü

LUT__28491¢ Ü
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[1]~FFù Ü

LUT__28493ù Ü
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[0]~FFû â
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[1]~FFù Ñ

LUT__28529ù Ñ
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[2]~FFû å

LUT__28531û å
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[3]~FFù ë

LUT__28532ù ë
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[4]~FFù è

LUT__28534ù è
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[5]~FFù é

LUT__28535ù é
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtr[6]~FFö è

LUT__28536ö è
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[4]~FF¢ é
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[3]~FFõ ä
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[2]~FFß á
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[0]~FF£ ä
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[1]~FFù å
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[0]~FF£ â
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[5]~FFû à
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FFù ä
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[1]~FFù ã
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FFß Ü
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[3]~FFõ â
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[4]~FF¢ ç
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[5]~FFû á
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FFù â
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[4]~FF¶ â
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[3]~FFü à
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[2]~FF¢ ë
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[0]~FF° ä
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[1]~FF† ç
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FF° â
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[5]~FF¢ î
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc_io_dataOut[6]~FFü ê
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF† å
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF¢ ê
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FFü á
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF¶ à
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[5]~FF¢ ì
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[6]~FFü è
{sddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FFõ å

LUT__28553õ å
{sddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FFù ê

LUT__28554ù ê
{sddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FFü å

LUT__28555ü å
{sddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF° à

LUT__28556° à
{sddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[5]~FF¢ ò

LUT__28557¢ ò
umddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[1]~FFù Ö

LUT__28492ù Ö
umddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[2]~FF° Ñ

LUT__28449° Ñ
umddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[3]~FFò é

LUT__28558ò é
umddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[4]~FFò ç

LUT__28559ò ç
umddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[5]~FFò å

LUT__28455ò å
umddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FFò â

LUT__28560ò â
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[3]~FFõ é

LUT__28561õ é
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[4]~FFù ç

LUT__28562ù ç
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[5]~FFô á

LUT__28563ô á
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[0]~FFî Ä
{sddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[0]~FFí â
umddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[0]~FFó Å
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FFë }

LUT__28570ë }
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[1]~FFï Ç

LUT__28572ï Ç
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[0]~FFí |
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[1]~FFõ Ñ

LUT__28610õ Ñ
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[2]~FFç á

LUT__28612ç á
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[3]~FFç à

LUT__28613ç à
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[4]~FFç ä

LUT__28615ç ä
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[5]~FFî é

LUT__28616î é
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FFï ë

LUT__28617ï ë
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[4]~FFñ à
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[3]~FFè Ä
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[2]~FFë y
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[0]~FFó }
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[1]~FFï ~
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[0]~FFó |
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[5]~FFô Ç
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc_io_dataOut[6]~FFî É
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[1]~FFï }
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FFë x
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FFè 
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FFñ á
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[5]~FFô Å
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FFî Ç
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[4]~FFë Ç
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[3]~FFê à
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[2]~FFó Ñ
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[0]~FFó ä
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[1]~FFò Ü
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[0]~FFó â
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[5]~FFè é
ãÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc_io_dataOut[6]~FFï ç
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[1]~FFò Ö
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FFó É
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FFê á
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[4]~FFë Å
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FFè ç
äÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FFï å
{sddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[1]~FFò ä

LUT__28634ò ä
{sddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FFí É

LUT__28635í É
{sddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[3]~FFã á

LUT__28636ã á
{sddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[4]~FFå Å

LUT__28637å Å
{sddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]~FFè í

LUT__28638è í
umddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[1]~FFï É

LUT__28571ï É
umddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[2]~FFï Å

LUT__28502ï Å
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[3]~FFë ~

LUT__28639ë ~
umddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[4]~FFï Ü

LUT__28640ï Ü
umddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[5]~FFï Ö

LUT__28508ï Ö
umddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[6]~FFè Ç

LUT__28641è Ç
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[3]~FFè Ñ

LUT__28642è Ñ
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FFë á

LUT__28643ë á
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[5]~FFî Å

LUT__28644î Å
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[0]~FFs 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FFz 
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[0]~FFt 
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FFj 

LUT__28667j 
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FFt 

LUT__28669t 
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FFp 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[1]~FFs 

LUT__28676s 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[2]~FFw 

LUT__28678w 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[3]~FFw 

LUT__28679w 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[4]~FFw 

LUT__28681w 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[5]~FFs 

LUT__28682s 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FFp )

LUT__28683p )
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[4]~FFw !
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[3]~FFá 
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[2]~FFo 
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[0]~FFp 
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[1]~FFy 
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FFp 
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[5]~FFy !
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc_io_dataOut[6]~FFj 
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FFy 
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FFo 
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FFá 
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FFw  
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FFy  
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FFj 
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[4]~FF} 
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF} 
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FFn %
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FFz 
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FFv 
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FFz 
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FFx 
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FFp %
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FFv 
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FFn $
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF} 
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF} 
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FFx 
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FFp $
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FFq 

LUT__28700q 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FFn 

LUT__28701n 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FFx 

LUT__28702x 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF} 

LUT__28703} 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FFs 

LUT__28704s 
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[1]~FFt 

LUT__28668t 
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[2]~FFo 

LUT__28581o 
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[3]~FFt 

LUT__28705t 
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[4]~FFo 

LUT__28706o 
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[5]~FFt 

LUT__28587t 
smddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FFj 

LUT__28707j 
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FFÇ 

LUT__28708Ç 
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FFr  

LUT__28709r  
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FFy %

LUT__28710y %
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[2]~FF_ B
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[3]~FFi Y
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FFc W
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[1]~FFp W
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[0]~FFc X
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[2]~FFq T
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[3]~FFg F
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[4]~FFa r
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FFg E
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FFo [
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[0]~FFX ?
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[4]~FFZ =
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FFw R

LUT__28800w R
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[5]~FFa U

LUT__28801a U
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[4]~FFa S

LUT__28802a S
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[3]~FFX C

LUT__28803X C
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[2]~FFX G

LUT__28804X G
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[1]~FFX B

LUT__28805X B
çÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FFÄ }
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FFq S
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FFX 5
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[0]~FF| ]
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FFZ <
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FFp V
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF^ W
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[6]~FFo \
éÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc_io_dataOut[5]~FFÄ ~
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[0]~FFX 1
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[1]~FFX A
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FFX 0
éÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[5]~FFÖ Y
çÜddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc_io_dataOut[6]~FF| S
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FFX @
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF_ A
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FFi X
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FFa q
çÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FFÖ X
åÖddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF| R
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FFS @

LUT__28822S @
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FFZ A

LUT__28823Z A
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FFd X

LUT__28824d X
}wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF\ q

LUT__28825\ q
~wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FFÄ X

LUT__28826Ä X
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[1]~FF| Z

LUT__28827| Z
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[2]~FFi V

LUT__28829i V
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[3]~FFi R

LUT__28830i R
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[4]~FFi _

LUT__28832i _
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[5]~FFi ^

LUT__28833i ^
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FFj [

LUT__28834j [
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FFk V

LUT__28835k V
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FFl S

LUT__28836l S
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FFg J

LUT__28837g J
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF_ <

LUT__28838_ <
}uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FFÄ Ç

LUT__28839Ä Ç
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[2]~FF> $
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i2> $
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[1]~FF> #
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i1> #
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[0]~FFM 2
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[0]~FFN 4
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FFM 0

LUT__28848M 0
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FFN A

LUT__28857N A
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FFL E

LUT__28858L E
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF= D

LUT__28859= D
SMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/w_o_rd_valid~FFN ;
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[3]~FF> %
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i3> %
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[4]~FF> &
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i4> &
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[5]~FF> '
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i5> '
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[6]~FF> (
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i6> (
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[7]~FF> )
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i7> )
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/waddr[8]~FF> *
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i8> *
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/waddr_cntr[9]~FF> +
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_84/i9> +
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[1]~FFF D
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i1F D
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[2]~FFF E
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i2F E
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[3]~FFF F
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i3F F
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[4]~FFF G
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i4F G
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[5]~FFF H
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i5F H
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[6]~FFF I
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i6F I
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[7]~FFF J
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i7F J
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/raddr[8]~FFF K
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i8F K
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/raddr_cntr[9]~FFF L
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/add_86/i9F L
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FFM 1

LUT__28847M 1
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FFM 3

LUT__28846M 3
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FFM 4

LUT__28845M 4
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FFM 5

LUT__28844M 5
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FFK 5

LUT__28843K 5
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FFK 6

LUT__28842K 6
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FFK 7

LUT__28841K 7
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FFK 8

LUT__28840K 8
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FFK -
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FFN B

LUT__28856N B
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FFN >

LUT__28855N >
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FFN ?

LUT__28854N ?
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FFL ?

LUT__28853L ?
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FFL B

LUT__28852L B
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FFN G

LUT__28851N G
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FFN H

LUT__28850N H
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FFN I

LUT__28849N I
õîddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FFN K
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FFO H

LUT__28875O H
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FFN 2

LUT__28876N 2
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FFL 4

LUT__28877L 4
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FFN 3

LUT__28878N 3
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FFF 4

LUT__28879F 4
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FFN 1

LUT__28880N 1
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF< 1

LUT__28881< 1
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FFF B

LUT__28882F B
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FFF C
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FFK C

LUT__28883K C
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FFM =

LUT__28884M =
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FFK @

LUT__28885K @
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF= -

LUT__28886= -
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FFN &

LUT__28887N &
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FFK A

LUT__28888K A
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FFO E

LUT__28889O E
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FFJ E

LUT__28890J E
éáddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FFJ F
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[4]~FFµ  
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[6]~FFü 
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[0]~FF¿ 7
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[2]~FF± )
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[3]~FFü 
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[4]~FF≈ ,
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FFß 

LUT__28893ß 
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[5]~FF° 
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[1]~FF™ #
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FF≈ +
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[0]~FF° 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[5]~FF° 

LUT__28913° 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[4]~FF°  

LUT__28914°  
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[3]~FF° 

LUT__28915° 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[2]~FF° 

LUT__28916° 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[1]~FF° 

LUT__28917° 
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FFü 
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[6]~FFü 
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]~FF∂ >
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[0]~FF± *
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[2]~FF± (
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[5]~FF° 
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF¿ ;
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF¿ 6
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc_io_dataOut[1]~FF™ $
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[3]~FF– !
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[2]~FF° 
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[0]~FFª ?
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[1]~FF§ 
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FFª >
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[5]~FFß 
ãÉddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc_io_dataOut[6]~FFß 
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FF§ 
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[2]~FF° 
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF–  
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[4]~FFµ 
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FFß 
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FFß 
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]~FFü 

LUT__28918ü 
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[2]~FF° 

LUT__28919° 
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FFÀ  

LUT__28920À  
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[4]~FF∞ 

LUT__28921∞ 
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]~FF¢ 

LUT__28922¢ 
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[1]~FFØ (

LUT__28923Ø (
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[2]~FF± +

LUT__28924± +
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[3]~FF£ 

LUT__28925£ 
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[4]~FFØ 

LUT__28926Ø 
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[5]~FFù 

LUT__28867ù 
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtr[6]~FFö 

LUT__28927ö 
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[1]~FF™ (

LUT__28928™ (
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[2]~FF± -

LUT__28929± -
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[3]~FFö 

LUT__28930ö 
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]~FF¿ +

LUT__28931¿ +
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[5]~FF° 

LUT__28932° 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[0]~FFπ 1
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FFÆ 4
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FFØ ?
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FFØ @

LUT__28933Ø @
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF¨ 9

LUT__28936¨ 9
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF≤ 6
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[1]~FFÆ 5

LUT__28937Æ 5
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[2]~FF™ 3

LUT__28939™ 3
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[3]~FF™ 0

LUT__28940™ 0
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[4]~FF∂ E

LUT__28942∂ E
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[5]~FF™ 9

LUT__28943™ 9
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FFs Z

LUT__28944s Z
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[4]~FF¨ >
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[3]~FF¨ 7
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[2]~FF™ A
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[0]~FF∑ 7
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[1]~FF¨ 5
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF∑ 6
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[5]~FFÆ <
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc_io_dataOut[6]~FFµ 0
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF¨ 4
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF™ @
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF¨ 6
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF¨ =
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FFÆ ;
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FFµ /
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[4]~FFº 2
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[3]~FFØ K
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[2]~FFñ  
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[0]~FF≥ 5
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]~FF≥ 7
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF≥ 4
äÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[5]~FF© <
âÇddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FFx [
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF≥ 6
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FFñ 
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FFØ J
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FFº 1
âÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF© ;
àÅddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FFx Z
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FFÆ 6

LUT__28945Æ 6
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FFñ $

LUT__28946ñ $
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF™ J

LUT__28947™ J
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF∑ 1

LUT__28948∑ 1
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF§ ;

LUT__28949§ ;
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FFØ =

LUT__28934Ø =
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[2]~FFØ >

LUT__28935Ø >
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[3]~FFØ :

LUT__28950Ø :
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FFØ 0

LUT__28951Ø 0
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[5]~FFØ 6

LUT__28906Ø 6
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF∞ /

LUT__28952∞ /
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FFß 6

LUT__28953ß 6
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FFß =

LUT__28954ß =
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FFÆ @

LUT__28955Æ @

addr[1]~FF≥ -

LUT__28956≥ -

addr[2]~FFº 4

LUT__28957º 4

addr[3]~FFó +

LUT__28958ó +

addr[4]~FFæ *

LUT__28959æ *

addr[5]~FF∑ +

LUT__28960∑ +

addr[6]~FFæ ,

LUT__28961æ ,

addr[7]~FFΩ -

LUT__28962Ω -

addr[8]~FF≥ /

LUT__28963≥ /

addr[9]~FFæ 0

LUT__28964æ 0
addr[10]~FFØ 1

LUT__28965Ø 1
addr[11]~FF∑ -

LUT__28966∑ -
addr[12]~FFº *

LUT__28967º *
addr[13]~FFº +

LUT__28968º +
addr[14]~FFΩ ,

LUT__28969Ω ,
addr[15]~FFØ *

LUT__28970Ø *
ba[1]~FFó 2

LUT__28971ó 2
ba[2]~FF© 4

LUT__28972© 4
rkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_ref~FFè \
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_1~FFR !
	GNDR  
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_0~FFR  
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[1]~FFd 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[2]~FFv 
o_dq_lo[1]~FFz 

LUT__28983z 
o_dq_lo[2]~FF 


LUT__28986 

o_dq_lo[3]~FF| 

LUT__28989| 
o_dq_lo[4]~FFv 

LUT__28992v 
o_dq_lo[5]~FF} 

LUT__28995} 
o_dq_lo[6]~FFt 

LUT__28998t 
o_dq_lo[7]~FF} 

LUT__29001} 
o_dq_lo[8]~FF_ 

LUT__29004_ 
o_dq_lo[9]~FF_ 

LUT__29007_ 
o_dq_lo[10]~FFe 

LUT__29010e 
o_dq_lo[11]~FFj 

LUT__29013j 
o_dq_lo[12]~FFS 

LUT__29016S 
o_dq_lo[13]~FFa 

LUT__29019a 
o_dq_lo[14]~FF_ 

LUT__29022_ 
o_dq_lo[15]~FFS 

LUT__29025S 
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FFk 

LUT__28982k 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe_p0[15]~FFe 
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_shift_cnt[1]~FFa 

LUT__29026a 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[1]~FFk 

LUT__29027k 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[2]~FFk 

LUT__29028k 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[3]~FFk 

LUT__29030k 
o_dq_hi[1]~FFq 


LUT__29034q 

o_dq_hi[2]~FF| 


LUT__29037| 

o_dq_hi[3]~FF 

LUT__29040 
o_dq_hi[4]~FF 

LUT__29043 
o_dq_hi[5]~FF 	

LUT__29046 	
o_dq_hi[6]~FF 

LUT__29049 
o_dq_hi[7]~FFv 


LUT__29052v 

o_dq_hi[8]~FFa 

LUT__29055a 
o_dq_hi[9]~FFe 


LUT__29058e 

o_dq_hi[10]~FFS 


LUT__29061S 

o_dq_hi[11]~FFj 

LUT__29064j 
o_dq_hi[12]~FFS 

LUT__29067S 
o_dq_hi[13]~FFS 

LUT__29070S 
o_dq_hi[14]~FFS 

LUT__29073S 
o_dq_hi[15]~FFa 

LUT__29076a 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[0]~FFv 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[1]~FFv 
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_wr_fifo_rd_en~FFv 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[3]~FFv 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[4]~FFv 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[5]~FFv 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[6]~FFv 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[7]~FFv 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_pipe_ap[8]~FFv 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][82]~FFá 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][83]~FFz 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][84]~FF| 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][85]~FFr 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][86]~FFx 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][87]~FF} 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][88]~FFj 	
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][89]~FFe 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][90]~FFc 	
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][91]~FFr 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][92]~FFj 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][93]~FFe 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][94]~FFc 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][95]~FFc 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][96]~FFv 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][97]~FFq 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][98]~FFr 

Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][99]~FF~ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][100]~FF} 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][101]~FF} 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][102]~FF~ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][103]~FF| 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][104]~FF_ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][105]~FF_ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][106]~FFZ 

Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][107]~FFc 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][108]~FFS 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][109]~FF_ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][110]~FFS 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][111]~FFa 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][112]~FFo 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][113]~FFi 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][114]~FFo 	
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][115]~FFl 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][116]~FF] 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][117]~FFc 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][118]~FFt 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][119]~FF} 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][120]~FF] 	
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][121]~FF_ 	
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][122]~FFe 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][123]~FF_ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][124]~FFe 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][125]~FFe 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][126]~FFd 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][127]~FFa 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][1]~FFk 
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][2]~FFÅ 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][3]~FFl 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][4]~FF 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][5]~FFk 
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][6]~FFá 	
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][7]~FFl 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][8]~FF| 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][9]~FFt 

Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][10]~FF} 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][11]~FFt 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][12]~FFá 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][13]~FFq 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][14]~FF} 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][15]~FF~ 
' u_axi4_ctrl/dff_138/i10_rst_0~FFá c
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_rst_3~FFG )
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_rst_2~FFM -
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_rst_1~FFM ,
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_rst_0~FFR $
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_en~FFG (

LUT__29078G (
o_dm_lo[1]~FFa 

LUT__29081a 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][97]~FFk 


LUT__29082k 

Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][98]~FFl 


LUT__29083l 

Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][99]~FFx 

LUT__29084x 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][100]~FF} 

LUT__29085} 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][101]~FFx 

LUT__29086x 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][102]~FF~ 

LUT__29087~ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][103]~FF| 

LUT__29088| 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][104]~FF_ 

LUT__29089_ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][105]~FFZ 

LUT__29090Z 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][106]~FFZ 

LUT__29091Z 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][107]~FFc 

LUT__29092c 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][108]~FFS 

LUT__29093S 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][109]~FF] 

LUT__29094] 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][110]~FFZ 

LUT__29095Z 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][111]~FFZ 

LUT__29096Z 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][112]~FF] 

LUT__29097] 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][113]~FFc 

LUT__29098c 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][114]~FFo 

LUT__29099o 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][115]~FFZ 

LUT__29100Z 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][116]~FF] 

LUT__29101] 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][117]~FFc 

LUT__29102c 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][118]~FFl 

LUT__29103l 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][119]~FFr 

LUT__29104r 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][120]~FF] 


LUT__29105] 

Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][121]~FF_ 


LUT__29106_ 

Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][122]~FFe 

LUT__29107e 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][123]~FF_ 

LUT__29108_ 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][124]~FFo 

LUT__29109o 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][125]~FFe 

LUT__29110e 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][126]~FFk 

LUT__29111k 
Å{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][127]~FFa 	

LUT__29112a 	
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][1]~FFk 

LUT__29113k 
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][2]~FFÅ 

LUT__29114Å 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][3]~FFl 

LUT__29115l 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][4]~FF 

LUT__29116 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][5]~FFr 

LUT__29117r 
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][6]~FFá 


LUT__29118á 

yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][7]~FFr 

LUT__29119r 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][8]~FF| 

LUT__29120| 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][9]~FFx 


LUT__29121x 

Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][10]~FFÅ 

LUT__29122Å 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][11]~FFt 

LUT__29123t 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][12]~FFá 

LUT__29124á 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][13]~FFr 

LUT__29125r 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][14]~FFÅ 

LUT__29126Å 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][15]~FF~ 


LUT__29127~ 

yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][1]~FF] 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][2]~FF]  
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][3]~FFi 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][4]~FFl 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][5]~FF} 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][6]~FFo !
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][7]~FF} 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][8]~FF_ 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][9]~FF] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][10]~FF] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][11]~FFj 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][12]~FFZ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][13]~FFS 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][14]~FFZ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][15]~FFZ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][16]~FFx 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][17]~FFo 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][18]~FF~ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][19]~FFj 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][20]~FFt 	
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][21]~FFx 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][22]~FFr 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][23]~FF~ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][24]~FFi 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][25]~FFe 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][26]~FFo 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][27]~FFj 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][28]~FFa 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][29]~FFZ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][30]~FFv 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][31]~FFS 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][32]~FFk 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][33]~FFk 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][34]~FFx 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][35]~FFx 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][36]~FFz 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][37]~FF 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][38]~FFÅ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][39]~FF} 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][40]~FFj 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][41]~FFj 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][42]~FF_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][43]~FFo 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][44]~FFi 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][45]~FF] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][46]~FFo 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][47]~FFa 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][48]~FFá 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][49]~FF| 	
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][50]~FFç 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][51]~FF| 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][52]~FF~ 	
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][53]~FF} 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][54]~FF} 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][55]~FFÅ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][56]~FFk 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][57]~FFe 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][58]~FF} 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][59]~FFt 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][60]~FFl 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][61]~FFa 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][62]~FFá 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][63]~FFj 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][64]~FF~ 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][65]~FFÅ 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][66]~FFÅ 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][67]~FFá 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][68]~FF 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][69]~FFç 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][70]~FFÅ 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][71]~FFá 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][72]~FFi 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][73]~FFi 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][74]~FF~ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][75]~FF| 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][76]~FFZ 	
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][77]~FFj 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][78]~FF_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][79]~FFa 

Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][80]~FF| 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][81]~FFá 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][0]~FFZ 

LUT__29128Z 
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][0]~FFÅ 

LUT__29129Å 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][1]~FF] 

LUT__29130] 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][2]~FF] !

LUT__29131] !
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][3]~FFZ "

LUT__29132Z "
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][4]~FFl 

LUT__29133l 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][5]~FF} 

LUT__29134} 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][6]~FFo "

LUT__29135o "
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][7]~FF_ 

LUT__29136_ 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][8]~FFc 

LUT__29137c 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][9]~FF] 

LUT__29138] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][10]~FF] 

LUT__29139] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][11]~FFj 

LUT__29140j 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][12]~FFZ 

LUT__29141Z 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][13]~FFS 

LUT__29142S 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][14]~FFZ 

LUT__29143Z 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][15]~FFZ 

LUT__29144Z 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][16]~FFi 

LUT__29145i 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][17]~FFc 

LUT__29146c 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][18]~FFi 

LUT__29147i 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][19]~FFc 

LUT__29148c 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][20]~FFt 

LUT__29149t 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][21]~FFl 

LUT__29150l 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][22]~FFi 

LUT__29151i 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][23]~FF~ 

LUT__29152~ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][24]~FFi 

LUT__29153i 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][25]~FFe 

LUT__29154e 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][26]~FFo 

LUT__29155o 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][27]~FFi 

LUT__29156i 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][28]~FFa 

LUT__29157a 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][29]~FFZ 

LUT__29158Z 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][30]~FFv 	

LUT__29159v 	
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][31]~FFZ 

LUT__29160Z 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][32]~FFl 

LUT__29161l 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][33]~FFl  

LUT__29162l  
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][34]~FFx !

LUT__29163x !
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][35]~FFx 

LUT__29164x 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][36]~FF~ 

LUT__29165~ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][37]~FFx 

LUT__29166x 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][38]~FFÅ 

LUT__29167Å 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][39]~FF} 

LUT__29168} 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][40]~FFl 

LUT__29169l 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][41]~FFj 

LUT__29170j 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][42]~FF_ 

LUT__29171_ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][43]~FFo 

LUT__29172o 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][44]~FFi 

LUT__29173i 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][45]~FFl 

LUT__29174l 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][46]~FFo 

LUT__29175o 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][47]~FFi 

LUT__29176i 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][48]~FFá 

LUT__29177á 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][49]~FF| 

LUT__29178| 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][50]~FFç 

LUT__29179ç 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][51]~FFá 

LUT__29180á 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][52]~FFç 

LUT__29181ç 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][53]~FFç 

LUT__29182ç 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][54]~FF} 

LUT__29183} 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][55]~FFÅ 	

LUT__29184Å 	
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][56]~FFk 

LUT__29185k 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][57]~FFj 

LUT__29186j 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][58]~FF~ 

LUT__29187~ 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][59]~FFÅ 

LUT__29188Å 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][60]~FFq 

LUT__29189q 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][61]~FFj 

LUT__29190j 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][62]~FFá 

LUT__29191á 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][63]~FFç 

LUT__29192ç 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][64]~FF~ 

LUT__29193~ 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][65]~FFÅ 

LUT__29194Å 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][66]~FFÅ !

LUT__29195Å !
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][67]~FFá 

LUT__29196á 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][68]~FFç #

LUT__29197ç #
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][69]~FFç 

LUT__29198ç 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][70]~FFÅ 

LUT__29199Å 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][71]~FFá 

LUT__29200á 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][72]~FFi 

LUT__29201i 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][73]~FFÅ #

LUT__29202Å #
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][74]~FF~ 

LUT__29203~ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][75]~FF| 

LUT__29204| 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][76]~FF] 

LUT__29205] 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][77]~FFo 

LUT__29206o 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][78]~FF~ 

LUT__29207~ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][79]~FFa 

LUT__29208a 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][80]~FFÅ 

LUT__29209Å 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][81]~FFá 

LUT__29210á 
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][82]~FFá 

LUT__29211á 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][83]~FF~ 

LUT__29212~ 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][84]~FF| 

LUT__29213| 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][85]~FFx 

LUT__29214x 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][86]~FFx 

LUT__29215x 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][87]~FF} 


LUT__29216} 

Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][88]~FFj 


LUT__29217j 

Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][89]~FFl 

LUT__29218l 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][90]~FFc 


LUT__29219c 

Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][91]~FFr 

LUT__29220r 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][92]~FFj 

LUT__29221j 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][93]~FFe 

LUT__29222e 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][94]~FFc 

LUT__29223c 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][95]~FFc 

LUT__29224c 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][96]~FFv 

LUT__29225v 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][0]~FF_ 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][0]~FF 
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_3~FFR #
' u_axi4_ctrl/dff_138/i10_rst_1~FFá b
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FFÆ 

LUT__29228Æ 
o_dm_lo[0]~FF} 	

LUT__29231} 	
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[3]~FF¶ 

LUT__29232¶ 
o_dq_hi[0]~FFq 

LUT__29235q 
o_dq_lo[0]~FF| 

LUT__29238| 
{uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_shift_cnt[0]~FFq 

LUT__29239q 
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[0]~FFk 	
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_2~FFR "
o_dqs_oe[1]~FF∑ 2

LUT__29241∑ 2
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[1]~FFæ 5

LUT__29242æ 5
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[2]~FFæ 6

LUT__29245æ 6
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[3]~FFΩ 6

LUT__29248Ω 6
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[4]~FFº 7

LUT__29250º 7
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[5]~FFæ 8

LUT__29252æ 8
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[6]~FFæ <

LUT__29254æ <
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[7]~FFΩ :

LUT__29256Ω :
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[8]~FFΩ >

LUT__29258Ω >
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[9]~FFº <

LUT__29260º <
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[10]~FFΩ B

LUT__29262Ω B
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[11]~FFº D

LUT__29264º D
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[12]~FFæ ?

LUT__29266æ ?
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[13]~FFº @

LUT__29268º @
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[14]~FFΩ E

LUT__29270Ω E
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[15]~FFæ B

LUT__29272æ B
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]~FF∑ 3

LUT__29273∑ 3
Ç{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF∂ 5
Ç{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[2]~FF∂ ;
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FFd 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[1]~FF® 

LUT__29274® 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[2]~FF¶ 

LUT__29275¶ 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[0]~FFæ 4

LUT__29276æ 4
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF∑ 4

LUT__29283∑ 4
Ç{ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF∂ 4
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[0]~FF¶ 

LUT__29284¶ 
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[0]~FF∑ :
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[0]~FF¶ 
Ö~ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dqs_p_IN_HI_p[0]~FFÆ 
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[0]~FFJ 4
}vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FFº %
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_ref_rst~FFè [

LUT__29289è [
DR0/dff_5/i1067_rst_7~FFP ö
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[9]~FF@ 

LUT__29292@ 
DR0/dff_5/i321_rst_3~FFF f
DR0/dff_5/i585_rst_7~FF2 †
o_dm_hi[0]~FF 

LUT__29295 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[5]~FF® 

LUT__29296® 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[6]~FFÆ 

LUT__29297Æ 
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[7]~FFÆ 


LUT__29298Æ 

uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[8]~FF> 

LUT__29299> 
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FFï [

LUT__29513ï [
xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[0]~FFè U

LUT__29515è U
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_rdwr~FFó Z

LUT__29526ó Z
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FFî Z

LUT__29519î Z
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[0]~FF∑ $
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FFé Y

LUT__29528é Y
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_p~FF∑ )
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF∂ 9
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF_ 
~wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[0]~FFö \

LUT__29532ö \
tmddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/odt_out~FF≥ N
bZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF≤ é
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_start_count~FF¿ 9
}uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/lat_start_count~FF≤ ù
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][0]~FF§ x

LUT__29541§ x
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][0]~FF§ w
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[0]~FF» 2
qjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FFë W
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[0]~FF» ,

LUT__29554» ,
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[0]~FF¶ w
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[0]~FFü y
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p0[0]~FF§ ]
zrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[0]~FF° Ä
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[0]~FF§ p
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p0[0]~FF† c
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[0]~FF¶ v
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[0]~FF° z
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p1[0]~FF§ ^
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[0]~FF° 
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[0]~FF§ y
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p1[0]~FFß _
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[0]~FF™ 6

LUT__29555™ 6
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_addr_re~FFô \

LUT__29557ô \
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_addr_re~FFë ]

LUT__29559ë ]
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_push~FF™ /
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_cs~FFπ 9
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ras~FFπ :
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_cas~FF∂ <
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_we~FFπ ;
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_cke~FFπ I

LUT__29560π I
mfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[0]~FF≥ 2

LUT__29561≥ 2
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[0]~FFß V

LUT__29562ß V
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_odt~FF≥ 3
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cs~FF™ 4
leddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_rstn~FFπ *
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ras~FF™ C
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cas~FF≥ A
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_we~FF≥ E
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_cke~FF™ I

LUT__29568™ I
mfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[0]~FFß ]

LUT__29569ß ]
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[0]~FF™ 7
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_odt_p0~FF∂ O

LUT__29570∂ O
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_odt_p1~FF≥ G
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_cs_p~FFπ @
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_ras_p~FFπ C
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_cas_p~FF∂ =
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_we_p~FFπ <
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_ba_p[0]~FF∂ B
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[0]~FFß W

LUT__29575ß W
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_cs_p~FF™ B
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ras_p~FF™ K
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_cas_p~FF≥ P
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_we_p~FF≥ F
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[0]~FFß ^

LUT__29577ß ^
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[0]~FFµ `

LUT__29578µ `
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[0]~FFw }
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[10]~FF" 

LUT__29579" 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[11]~FF@ 	

LUT__29580@ 	
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[12]~FF# 	

LUT__29581# 	
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[13]~FF# 

LUT__29582# 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[14]~FF# 

LUT__29583# 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[15]~FF" 

LUT__29584" 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[16]~FF¶ 

LUT__29585¶ 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[17]~FF® 

LUT__29586® 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[18]~FFÆ 

LUT__29587Æ 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF¶ 


LUT__29588¶ 

wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[20]~FFÆ 

LUT__29589Æ 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[21]~FF® 

LUT__29590® 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[22]~FFÆ 

LUT__29591Æ 
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[23]~FF® 


LUT__29592® 

vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[24]~FF@ 

LUT__29593@ 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[25]~FF> 

LUT__29594> 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[26]~FF" 

LUT__29595" 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[27]~FF@ 

LUT__29596@ 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[28]~FF" 


LUT__29597" 

vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[29]~FF# 

LUT__29598# 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[30]~FF" 

LUT__29599" 
vpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[31]~FF# 

LUT__29600# 
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF∑ ;
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF∑ <
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF∑ =
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF∑ >
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF∑ ?
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF∑ @
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF∑ A
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[1]~FF® 
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[2]~FF± 
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[3]~FF¶ 	
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[4]~FFÆ 
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[5]~FF® 	
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[6]~FFÆ 
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[7]~FFÆ 
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[8]~FF> 
Ç|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[9]~FF> 
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[10]~FF" 
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[11]~FF@ 
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[12]~FF# 

É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[13]~FF# 
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[14]~FF# 
É}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dq_IN_HI_p0[15]~FF" 
Ñ~ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/phy_ddr_dqs_p_IN_HI_p[1]~FF" 
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[1]~FFK 3
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[2]~FFP 6
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[3]~FFM 7
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[4]~FFP 9
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[5]~FFP >
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[6]~FFM ;
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[7]~FFM >
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[8]~FFP *
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[9]~FFM +
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[10]~FFP ,
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[11]~FFJ -
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[12]~FFP -
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[13]~FFK 0
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[14]~FFP 1
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[15]~FFP 2
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[16]~FF> 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[17]~FF= *
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[18]~FF= 4
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[19]~FF= /
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[20]~FF" %
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[21]~FF= 8
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[22]~FF= 0
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[23]~FF= 1
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[24]~FF> 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[25]~FF> 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[26]~FFG 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[27]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[28]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[29]~FF@ &
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[30]~FF> 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[31]~FF> 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[32]~FFK .
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[33]~FFP 0
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[34]~FFP 3
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[35]~FFP 7
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[36]~FFP :
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[37]~FFP ?
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[38]~FFM @
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[39]~FFM B
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[40]~FFP +
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[41]~FFJ +
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[42]~FFM 6
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[43]~FFM .
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[44]~FFP 4
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[45]~FFM 8
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[46]~FFM 9
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[47]~FFP ;
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[48]~FF= 6
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[49]~FF= :
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[50]~FF= >
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[51]~FF= ?
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[52]~FF" (
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[53]~FFK >
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[54]~FF= 3
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[55]~FF= ;
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[56]~FF>  
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[57]~FF> !
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[58]~FFG 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[59]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[60]~FF@ 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[61]~FFG &
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[62]~FF@ %
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[63]~FF@ '
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[64]~FF@ (
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[65]~FFK ,
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[66]~FFG 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[67]~FFG 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[68]~FFR 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[69]~FFM *
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[70]~FFK =
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[71]~FFM C
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[72]~FFG 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[73]~FFG 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[74]~FFK /
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[75]~FFG !
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[76]~FFP 5
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[77]~FFJ 9
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[78]~FFJ 8
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[79]~FFM :
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[80]~FF= 7
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[81]~FF= 9
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[82]~FF= =
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[83]~FF= @
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[84]~FF" )
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[85]~FFM ?
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[86]~FFG '
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[87]~FF= +
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[88]~FFG  
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[89]~FF@ !
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[90]~FFG "
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[91]~FFG $
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[92]~FF@  
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[93]~FF; ,
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[94]~FFG %
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[95]~FF@ )
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[96]~FFG 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[97]~FFR 	
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[98]~FFG 
qkddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[99]~FFG 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[100]~FFR 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[101]~FFG 

rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[102]~FFR 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[103]~FFG 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[104]~FF> 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[105]~FFG 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[106]~FFG 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[107]~FFG 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[108]~FF@ 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[109]~FF# )
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[110]~FF@ 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[111]~FF" 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[112]~FF@ 

rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[113]~FF> 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[114]~FF> 8
slddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[115]~FF¶ 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[116]~FF> 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[117]~FFM <
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[118]~FFG 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[119]~FF@ 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[120]~FF@ 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[121]~FF> 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[122]~FF@ 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[123]~FF@ 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[124]~FF> "
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[125]~FF> 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[126]~FF@ 
rlddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[127]~FF= ,
}vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[1]~FFº &
|vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[2]~FFX +
o_dm_hi[1]~FFi 


LUT__29603i 

yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FFô Z

LUT__29615ô Z
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FFó ]

LUT__29624ó ]
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[3]~FFñ \

LUT__29631ñ \
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[4]~FF† V

LUT__29639† V
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[5]~FFû X

LUT__29646û X
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[6]~FFô U

LUT__29651ô U
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FFö U

LUT__29660ö U
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[8]~FFü W

LUT__29664ü W
xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[1]~FFè W

LUT__29665è W
xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FFè X

LUT__29666è X
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF∑ %
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/odt_cnt[1]~FF∂ J

LUT__29667∂ J
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/odt_cnt[2]~FF∂ I

LUT__29668∂ I
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/odt_cnt[3]~FF∂ N

LUT__29669∂ N
~wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[1]~FFö ]

LUT__29671ö ]
~wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[2]~FFû `

LUT__29674û `
~wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[3]~FFü \

LUT__29676ü \
~wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[4]~FF† _

LUT__29679† _
~wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[5]~FF† ^

LUT__29681† ^
~wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[6]~FFö `

LUT__29683ö `
~wddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/bank_activated[7]~FF† ]

LUT__29684† ]
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][1]~FFô n

LUT__29685ô n
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][2]~FFë e

LUT__29686ë e
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][3]~FFë t

LUT__29687ë t
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][4]~FFï {

LUT__29688ï {
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][5]~FF¶ f

LUT__29689¶ f
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][6]~FF¢ w

LUT__29690¢ w
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][7]~FFò {

LUT__29691ò {
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][8]~FFô y

LUT__29692ô y
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][9]~FFë n

LUT__29693ë n
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][10]~FF¨ u

LUT__29694¨ u
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][11]~FF¨ n

LUT__29695¨ n
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][12]~FF™ k

LUT__29696™ k
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][13]~FFë b

LUT__29697ë b
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][14]~FF¨ g

LUT__29698¨ g
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][15]~FFö f

LUT__29699ö f
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][0]~FFü u
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][1]~FFñ i
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][2]~FFë g
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][3]~FFë q
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][4]~FFé x
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][5]~FFû e
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][6]~FF¢ t
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][7]~FFô v
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][8]~FFö s
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][9]~FFé m
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][10]~FF™ o
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][11]~FF® p
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][12]~FF© m
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][13]~FFè f
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][14]~FFß f
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[6][15]~FFñ g
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][0]~FF† y
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][1]~FFò k
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][2]~FFé f
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][3]~FFè t
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][4]~FFè x
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][5]~FF§ e
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][6]~FF§ u
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][7]~FFö y
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][8]~FFô t
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][9]~FFé j
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][10]~FFß q
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][11]~FFß o
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][12]~FFß j
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][13]~FFè d
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][14]~FFß h
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][15]~FFò e
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][0]~FF¶ t
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][1]~FFó i
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][2]~FFé d
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][3]~FFé u
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][4]~FFï x
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][5]~FFû d
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][6]~FFü x
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][7]~FFò x
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][8]~FFô u
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][9]~FFé k
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][10]~FF¨ t
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][11]~FF¨ r
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][12]~FF¶ n
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][13]~FFë f
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][14]~FF¶ h
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[4][15]~FFï h
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][0]~FF§ t
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][1]~FFñ m
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][2]~FFë h
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][3]~FFè r
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][4]~FFî v
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][5]~FF† k
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][6]~FF¢ v
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][7]~FFñ v
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][8]~FFò t
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][9]~FFè i
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][10]~FF™ s
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][11]~FF® q
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][12]~FF© j
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][13]~FFè b
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][14]~FF® g
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][15]~FFò f
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][0]~FF† w
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][1]~FFó m
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][2]~FFé g
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][3]~FFè o
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][4]~FFë v
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][5]~FF† h
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][6]~FF† u
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][7]~FFó w
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][8]~FFó s
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][9]~FFè k
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][10]~FF® s
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][11]~FF® u
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][12]~FF® l
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][13]~FFç d
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][14]~FFß d
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[2][15]~FFó d
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][0]~FFü t
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][1]~FFñ k
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][2]~FFë i
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][3]~FFè u
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][4]~FFé w
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][5]~FFü d
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][6]~FFû v
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][7]~FFó v
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][8]~FFñ p
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][9]~FFè m
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][10]~FFß u
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][11]~FFß r
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][12]~FF¶ l
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][13]~FFé b
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][14]~FF¶ c
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[1][15]~FFô f
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][0]~FF† v
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][1]~FFî k
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][2]~FFè g
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][3]~FFé o
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][4]~FFî u
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][5]~FF¢ c
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][6]~FFû t
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][7]~FFñ w
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][8]~FFó r
Äyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][9]~FFî o
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][10]~FF© r
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][11]~FF© s
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][12]~FF® n
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][13]~FFç c
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][14]~FF® h
Åzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][15]~FFñ f
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][1]~FFô m
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][2]~FFë d
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][3]~FFë s
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][4]~FFï w
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][5]~FF¶ e
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][6]~FF¢ r
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][7]~FFò z
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][8]~FFî s
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][9]~FFë j
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][10]~FF¨ p
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][11]~FF® m
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][12]~FFß k
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][13]~FFë a
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][14]~FF¨ h
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][15]~FFö e
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][0]~FFü v
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][1]~FFñ h
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][2]~FFë c
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][3]~FFë r
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][4]~FFé y
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][5]~FFû f
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][6]~FF¢ s
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][7]~FFô w
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][8]~FFö r
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][9]~FFç m
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][10]~FF§ o
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][11]~FF® o
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][12]~FF© l
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][13]~FFè e
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][14]~FFß e
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[6][15]~FFï k
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][0]~FF† x
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][1]~FFò j
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][2]~FFé e
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][3]~FFè s
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][4]~FFè w
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][5]~FF¢ e
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][6]~FF§ v
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][7]~FFö x
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][8]~FFô s
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][9]~FFé i
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][10]~FFß p
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][11]~FFß n
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][12]~FF¶ j
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][13]~FFè c
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][14]~FF¢ h
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[5][15]~FFò d
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][0]~FF¶ s
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][1]~FFó k
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][2]~FFé c
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][3]~FFé t
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][4]~FFï y
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][5]~FFû c
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][6]~FFü w
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][7]~FFò w
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][8]~FFô r
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][9]~FFç l
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][10]~FF¨ o
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][11]~FF¨ q
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][12]~FF¶ m
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][13]~FFî c
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][14]~FF¶ d
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[4][15]~FFï i
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][0]~FF§ s
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][1]~FFñ n
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][2]~FFé h
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][3]~FFè q
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][4]~FFï v
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][5]~FF† j
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][6]~FF¢ u
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][7]~FFñ u
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][8]~FFó t
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][9]~FFè j
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][10]~FFß s
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][11]~FF† l
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][12]~FF© k
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][13]~FFè a
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][14]~FF¶ g
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][15]~FFò g
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][0]~FF† r
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][1]~FFó l
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][2]~FFé l
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][3]~FFè p
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][4]~FFë u
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][5]~FF† i
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][6]~FF† t
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][7]~FFó x
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][8]~FFó n
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][9]~FFè n
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][10]~FF® r
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][11]~FF® t
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][12]~FF® k
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][13]~FFè ^
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][14]~FF† d
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[2][15]~FFó e
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][0]~FFü s
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][1]~FFñ l
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][2]~FFë k
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][3]~FFè v
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][4]~FFé v
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][5]~FFü e
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][6]~FFû u
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][7]~FFó u
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][8]~FFñ o
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][9]~FFè l
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][10]~FFß v
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][11]~FF§ m
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][12]~FF¶ k
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][13]~FFé a
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][14]~FF¶ b
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[1][15]~FFô g
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][0]~FF† q
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][1]~FFî l
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][2]~FFè h
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][3]~FFé n
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][4]~FFî t
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][5]~FF¢ b
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][6]~FFû p
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][7]~FFñ x
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][8]~FFó q
É|ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][9]~FFî n
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][10]~FF© q
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][11]~FF© t
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][12]~FF® j
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][13]~FFç b
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][14]~FF§ h
Ñ}ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][15]~FFó f
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[1]~FF¿ .

LUT__29707¿ .
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[2]~FFπ -

LUT__29708π -
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[3]~FFπ .

LUT__29709π .
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[4]~FFπ /

LUT__29710π /
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[5]~FF∂ +

LUT__29711∂ +
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[6]~FFπ ,

LUT__29712π ,
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[7]~FF∂ 2

LUT__29713∂ 2
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[8]~FFπ 3

LUT__29714π 3
wpddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[9]~FF∂ 3

LUT__29715∂ 3
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[10]~FF∂ 8

LUT__29716∂ 8
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[11]~FFπ 6

LUT__29717π 6
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[12]~FFπ 7

LUT__29718π 7
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[13]~FFπ 8

LUT__29719π 8
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[14]~FFπ 5

LUT__29720π 5
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/counter[15]~FF∂ 7

LUT__29721∂ 7
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[1]~FF» 1

LUT__29722» 1
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[2]~FF» -

LUT__29723» -
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[3]~FF» .

LUT__29724» .
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[4]~FF» /

LUT__29725» /
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[5]~FF» 0

LUT__29726» 0
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[6]~FF≈ 1

LUT__29727≈ 1
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[7]~FF≈ 2

LUT__29728≈ 2
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[8]~FF≈ 4

LUT__29729≈ 4
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[9]~FF» 4

LUT__29730» 4
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[10]~FF» 5

LUT__29731» 5
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[11]~FF» 3

LUT__29732» 3
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[12]~FF≈ 7

LUT__29733≈ 7
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[13]~FF» 8

LUT__29734» 8
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[14]~FF» 7

LUT__29735» 7
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/us_counter[15]~FF» 6

LUT__29736» 6
Äxddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[1]~FFØ ú

LUT__29737Ø ú
Äxddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[2]~FF≤ ú

LUT__29738≤ ú
Äxddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[3]~FFØ ù

LUT__29739Ø ù
Äxddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[4]~FFØ û

LUT__29740Ø û
Äxddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[5]~FFØ ü

LUT__29741Ø ü
Äxddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[6]~FFØ †

LUT__29742Ø †
Äxddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[7]~FFØ °

LUT__29743Ø °
Äxddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[8]~FF≤ ¢

LUT__29744≤ ¢
Äxddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[9]~FF≤ £

LUT__29745≤ £
Åyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[10]~FF≤ §

LUT__29746≤ §
Åyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[11]~FF≤ •

LUT__29747≤ •
Åyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[12]~FF≤ ¶

LUT__29748≤ ¶
Åyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[13]~FF≤ ß

LUT__29749≤ ß
Åyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[14]~FF≤ ®

LUT__29750≤ ®
Åyddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/Latency_counter[15]~FF≤ ©

LUT__29751≤ ©
zrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[1]~FFò É
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[2]~FFü ~
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[3]~FFó y
zrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[4]~FFò Ç
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[5]~FF¢ o
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[6]~FF§ g
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[7]~FF® x
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[8]~FF¶ r
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p0[9]~FF® b
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[1]~FFô j
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[2]~FFî i
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[3]~FFé q
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[4]~FFî y
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[5]~FFö d
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[6]~FF¢ y
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[7]~FFò |
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[8]~FFò v
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[9]~FFë o
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[10]~FF¨ x
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[11]~FF¨ y
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[12]~FF™ j
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[13]~FFî h
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[14]~FF¢ k
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p0[15]~FFó h
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p0[1]~FF§ \
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p0[2]~FF§ _
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[1]~FF° }
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[2]~FFô x
zrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[3]~FF° Å
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[4]~FFü z
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[5]~FF™ v
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[6]~FF© o
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[7]~FF¢ x
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[8]~FF© d
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p0[9]~FF† g
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[1]~FFô k
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[2]~FFö h
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[3]~FFî p
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[4]~FFï |
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[5]~FF© h
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[6]~FF¶ u
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[7]~FFû w
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[8]~FFö t
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[9]~FFë p
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[10]~FF¨ v
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[11]~FF¨ l
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[12]~FF® i
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[13]~FFî d
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[14]~FF¨ b
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[15]~FFü f
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p0[1]~FFß i
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p0[2]~FF® `
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[1]~FFò ~
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[2]~FFü }
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[3]~FFñ y
zrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[4]~FFò Å
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[5]~FF¢ n
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[6]~FF© g
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[7]~FF® w
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[8]~FF® f
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_col_p1[9]~FF® a
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[1]~FFô i
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[2]~FFñ c
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[3]~FFî r
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[4]~FFò 
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[5]~FF† a
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[6]~FF¢ ~
zrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[7]~FF¢ Ä
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[8]~FFò u
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[9]~FFë m
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[10]~FF¨ w
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[11]~FF¨ k
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[12]~FF™ d
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[13]~FFî g
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[14]~FF¨ e
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_row_p1[15]~FF¶ ^
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p1[1]~FFß \
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_bank_p1[2]~FF® c
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[1]~FF° |
zrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[2]~FFü É
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[3]~FFù ~
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[4]~FFü {
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[5]~FF™ n
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[6]~FF© n
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[7]~FFß x
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[8]~FF® d
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_col_p1[9]~FF§ f
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[1]~FFô h
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[2]~FFö c
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[3]~FFî q
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[4]~FFò }
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[5]~FF§ b
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[6]~FF¶ y
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[7]~FF° {
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[8]~FFû y
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[9]~FFë l
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[10]~FF¨ m
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[11]~FF¨ i
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[12]~FF¨ f
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[13]~FFî e
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[14]~FF¨ c
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p1[15]~FF† b
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p1[1]~FFß b
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_bank_p1[2]~FF® _
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[1]~FF™ :

LUT__29752™ :
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[2]~FF≥ B

LUT__29753≥ B
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[3]~FF≥ <

LUT__29754≥ <
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[4]~FF∂ 6

LUT__29755∂ 6
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[5]~FF™ <

LUT__29756™ <
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[6]~FFπ >

LUT__29757π >
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[7]~FF∂ F

LUT__29758∂ F
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[8]~FF∂ ?

LUT__29759∂ ?
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[9]~FF∂ C

LUT__29760∂ C
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[10]~FFπ ?

LUT__29761π ?
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[11]~FFπ F

LUT__29762π F
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[12]~FF∂ -

LUT__29763∂ -
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[13]~FF∂ 0

LUT__29764∂ 0
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[14]~FF» E

LUT__29765» E
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[15]~FFµ R

LUT__29766µ R
mfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[1]~FFÆ =

LUT__29767Æ =
mfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_ba[2]~FF∂ .

LUT__29768∂ .
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[1]~FF¢ S

LUT__29769¢ S
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[2]~FF§ S

LUT__29770§ S
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[3]~FF¢ T

LUT__29771¢ T
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[4]~FF¢ _

LUT__29772¢ _
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[5]~FF§ T

LUT__29773§ T
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[6]~FF¶ Y

LUT__29774¶ Y
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[7]~FF® [

LUT__29775® [
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[8]~FF™ >

LUT__29776™ >
ohddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[9]~FFß Y

LUT__29777ß Y
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[10]~FF™ 8

LUT__29778™ 8
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[11]~FF¨ U

LUT__29779¨ U
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[12]~FF® W

LUT__29780® W
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[13]~FF¶ _

LUT__29781¶ _
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[14]~FF¨ V

LUT__29782¨ V
piddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[15]~FF¶ S

LUT__29783¶ S
mfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[1]~FFß Z

LUT__29784ß Z
mfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_ba[2]~FF¢ Y

LUT__29785¢ Y
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[1]~FF™ ;
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[2]~FF≥ C
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[3]~FF≥ =
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[4]~FF∂ A
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[5]~FF™ =
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[6]~FFπ G
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[7]~FF∂ G
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[8]~FF∂ @
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[9]~FF∂ D
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[10]~FFπ E
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[11]~FFπ L
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[12]~FF∂ ,
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[13]~FF∂ 1
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[14]~FF» F
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_addr_p[15]~FF∂ P
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_ba_p[1]~FF≥ >
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrA_ba_p[2]~FF∂ /
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[1]~FF¢ X

LUT__29788¢ X
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[2]~FF§ Z

LUT__29791§ Z
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[3]~FF¢ [

LUT__29794¢ [
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[4]~FF¢ `

LUT__29797¢ `
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[5]~FF§ Y

LUT__29800§ Y
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[6]~FF¶ Z

LUT__29803¶ Z
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[7]~FF® \

LUT__29806® \
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[8]~FF® ]

LUT__29809® ]
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[9]~FFß `

LUT__29812ß `
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[10]~FF™ c

LUT__29814™ c
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[11]~FF¨ a

LUT__29816¨ a
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[12]~FF¨ ]

LUT__29818¨ ]
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[13]~FF¶ `

LUT__29820¶ `
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[14]~FF¨ \

LUT__29822¨ \
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_addr_p[15]~FF¶ \

LUT__29824¶ \
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[1]~FFß [

LUT__29825ß [
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ddrB_ba_p[2]~FF® ^

LUT__29826® ^
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[1]~FFµ ^

LUT__29827µ ^
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[2]~FFµ a

LUT__29829µ a
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[3]~FFµ _

LUT__29830µ _
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[4]~FF≤ _

LUT__29831≤ _
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[5]~FFµ [

LUT__29833µ [
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[6]~FFµ V

LUT__29834µ V
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[7]~FFµ W

LUT__29836µ W
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]~FF≤ U

LUT__29837≤ U
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[9]~FFµ X

LUT__29839µ X
}vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[10]~FF≤ ^

LUT__29843≤ ^
}vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[11]~FF≤ [

LUT__29844≤ [
}vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[12]~FF∂ ]

LUT__29846∂ ]
}vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[13]~FF∂ [

LUT__29847∂ [
}vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[14]~FF∂ \

LUT__29849∂ \
}vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[15]~FF∂ W

LUT__29850∂ W
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[1]~FFw {

LUT__29851w {
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[2]~FFw 

LUT__29852w 
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[3]~FFw Ä

LUT__29853w Ä
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[4]~FFw Å

LUT__29854w Å
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[5]~FFw |

LUT__29855w |
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[6]~FFw É

LUT__29856w É
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[7]~FFw Ñ

LUT__29857w Ñ
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[8]~FFw Ö

LUT__29858w Ö
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[9]~FFw Ü

LUT__29859w Ü
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[10]~FFw ç

LUT__29860w ç
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[11]~FFw à

LUT__29861w à
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[12]~FFw â

LUT__29862w â
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[13]~FFw ä

LUT__29863w ä
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[14]~FFw ã

LUT__29864w ã
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ref_counter[15]~FFw å

LUT__29865w å
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_start~FFù $

LUT__29866ù $
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter[0]~FFØ "

LUT__29867Ø "
shift_ena~FFØ 

LUT__29869Ø 
shift[0]~FF§ '

LUT__29870§ '
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_shift_busy~FF¢ +
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/ena_p~FF® ,
leddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter_start~FFØ %
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter[1]~FFØ #

LUT__29873Ø #
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter[2]~FFØ $

LUT__29874Ø $
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/phase_u0/counter[3]~FFØ 

LUT__29875Ø 
shift[1]~FF§ #

LUT__29876§ #
shift[2]~FF§ %

LUT__29877§ %
DR0/dff_5/i1075_rst_7~FFR †
DR0/dff_5/i1083_rst_7~FFA ¥
DR0/dff_5/i1091_rst_7~FF> ¿
DR0/dff_5/i1099_rst_7~FF@ ™
DR0/dff_5/i1107_rst_7~FF> Æ
DR0/dff_5/i1115_rst_7~FF> ∞
DR0/dff_5/i1123_rst_7~FF@ ¥
DR0/dff_5/i1131_rst_7~FFA ∂
DR0/dff_5/i1139_rst_7~FFD ∏
DR0/dff_5/i1147_rst_7~FFD ß
DR0/dff_5/i1155_rst_7~FFP Ø
DR0/dff_5/i1163_rst_7~FFT ≤
DR0/dff_5/i1171_rst_7~FFP ≥
DR0/dff_5/i1179_rst_7~FFP ´
DR0/dff_5/i1187_rst_7~FFS °
DR0/dff_5/i1195_rst_7~FFT £
DR0/dff_5/i1203_rst_7~FFS ö
DR0/dff_5/i321_rst_4~FFF e
DR0/dff_5/i593_rst_7~FFA §
DR0/dff_5/i321_rst_5~FFF d
DR0/dff_5/i601_rst_7~FF4 ≠
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_state[1]~FFü 1

LUT__29879ü 1
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_state[2]~FFü 2

LUT__29881ü 2
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/test_state[3]~FFü 0

LUT__29885ü 0
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/loop_cnt[1]~FFô /

LUT__29890ô /
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[1]~FFÇ )
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[2]~FFà +
c]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[5]~FF} +
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[84]~FFÇ ,

LUT__29891Ç ,
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[85]~FFÜ ,
d^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[88]~FF} -
d^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_data[90]~FF} ,

LUT__29892} ,
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[1]~FFá o

LUT__29893á o
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[2]~FFá k

LUT__29894á k
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[3]~FFá q

LUT__29895á q
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[4]~FFá m

LUT__29896á m
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[5]~FFá w

LUT__29897á w
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[6]~FFá t

LUT__29898á t
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[7]~FFá p

LUT__29899á p
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[8]~FFà {

LUT__29900à {
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[9]~FFá r

LUT__29901á r
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[10]~FFá y

LUT__29902á y
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[11]~FFà }

LUT__29903à }
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[12]~FFç Ä

LUT__29905ç Ä
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[13]~FFà 

LUT__29906à 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[14]~FFá 

LUT__29907á 
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[15]~FFà ~

LUT__29908à ~
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[16]~FFà Ä

LUT__29909à Ä
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[17]~FFç 

LUT__29910ç 
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[18]~FFç Å

LUT__29911ç Å
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[19]~FFà Å

LUT__29912à Å
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[20]~FFà Ç

LUT__29913à Ç
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[21]~FFç É

LUT__29914ç É
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[22]~FFç Ñ

LUT__29915ç Ñ
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[23]~FFà à

LUT__29916à à
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[24]~FFà Ü

LUT__29917à Ü
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[25]~FFà á

LUT__29918à á
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[26]~FFà â

LUT__29919à â
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[27]~FFà Ñ

LUT__29920à Ñ
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[28]~FFà ä

LUT__29921à ä
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[29]~FFç ã

LUT__29922ç ã
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[30]~FFá ã

LUT__29923á ã
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_wr_addr[31]~FFç â

LUT__29924ç â
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[1]~FF¨ z

LUT__29925¨ z
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[2]~FF® {

LUT__29926® {
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[3]~FF® |

LUT__29927® |
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[4]~FF® }

LUT__29928® }
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[5]~FF™ {

LUT__29929™ {
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[6]~FF™ |

LUT__29930™ |
e]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[7]~FF™ Ä

LUT__29931™ Ä
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[8]~FF™ ~

LUT__29932™ ~
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[9]~FF® 

LUT__29933® 
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[10]~FF® Ç

LUT__29934® Ç
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[11]~FF™ Å

LUT__29935™ Å
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[12]~FF® É

LUT__29936® É
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[13]~FF™ É

LUT__29937™ É
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[14]~FF® Ñ

LUT__29938® Ñ
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[15]~FF™ Ö

LUT__29939™ Ö
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[16]~FF® Ö

LUT__29940® Ö
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[17]~FF™ á

LUT__29941™ á
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[18]~FF® à

LUT__29942® à
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[19]~FF® â

LUT__29943® â
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[20]~FF™ ä

LUT__29944™ ä
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[21]~FF™ â

LUT__29945™ â
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[22]~FF® ã

LUT__29946® ã
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[23]~FF™ ç

LUT__29947™ ç
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[24]~FF™ é

LUT__29948™ é
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[25]~FF® ä

LUT__29949® ä
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[26]~FF™ ê

LUT__29950™ ê
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[27]~FF™ ë

LUT__29951™ ë
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[28]~FF™ í

LUT__29952™ í
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[29]~FF¨ ì

LUT__29953¨ ì
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[30]~FF™ î

LUT__29954™ î
f^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_rd_addr[31]~FF™ ï

LUT__29955™ ï
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[1]~FFó &

LUT__29956ó &
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[2]~FFê "

LUT__29958ê "
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[3]~FFë "

LUT__29959ë "
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[4]~FFô #

LUT__29961ô #
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[5]~FFô !

LUT__29963ô !
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[6]~FF§ 

LUT__29967§ 
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[7]~FF§ 

LUT__29968§ 
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[8]~FF§ 

LUT__29970§ 
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[9]~FF§ 

LUT__29971§ 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[10]~FF£ 

LUT__29973£ 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[11]~FF£ 

LUT__29974£ 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[12]~FFù 

LUT__29978ù 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[13]~FFù 

LUT__29980ù 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[14]~FFù #

LUT__29981ù #
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[15]~FFô 

LUT__29984ô 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[16]~FFó 

LUT__29985ó 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[17]~FFó %

LUT__29987ó %
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[18]~FFê 

LUT__29989ê 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[19]~FFë 

LUT__29990ë 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[20]~FFó !

LUT__29992ó !
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[21]~FFó  

LUT__29993ó  
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[22]~FFó 

LUT__29995ó 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[23]~FFô 

LUT__29997ô 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[24]~FFô 

LUT__29999ô 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[25]~FFô 

LUT__30000ô 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[26]~FFë 

LUT__30002ë 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[27]~FFë 

LUT__30003ë 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[28]~FFê 

LUT__30005ê 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[29]~FFó 

LUT__30007ó 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[30]~FFê 

LUT__30008ê 
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/ack_cnt[31]~FFó 

LUT__30010ó 
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[1]~FFà 5

LUT__30012à 5
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[2]~FFà 8

LUT__30013à 8
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[3]~FFê 4

LUT__30015ê 4
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[4]~FFñ -

LUT__30017ñ -
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[5]~FFñ +

LUT__30018ñ +
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[6]~FFñ 1

LUT__30020ñ 1
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[7]~FFê 1

LUT__30022ê 1
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[8]~FFã 4

LUT__30024ã 4
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[9]~FFÜ 6

LUT__30026Ü 6
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[10]~FFã 5

LUT__30028ã 5
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[11]~FFÜ 3

LUT__30029Ü 3
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[12]~FFê .

LUT__30034ê .
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[13]~FFã .

LUT__30035ã .
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[14]~FFã /

LUT__30038ã /
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[15]~FFê ,

LUT__30040ê ,
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[16]~FFê -

LUT__30041ê -
d^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[17]~FF} 1

LUT__30044} 1
d^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[18]~FF} /

LUT__30045} /
d^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[19]~FF} 4

LUT__30047} 4
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[20]~FFà 1

LUT__30050à 1
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[21]~FFà 0

LUT__30051à 0
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[22]~FFà .

LUT__30053à .
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[23]~FFÜ -

LUT__30054Ü -
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[24]~FFë )

LUT__30057ë )
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[25]~FFë '

LUT__30058ë '
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[26]~FFà *

LUT__30060à *
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[27]~FFã *

LUT__30062ã *
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[28]~FFã -

LUT__30064ã -
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[29]~FFÇ &

LUT__30066Ç &
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[30]~FFë &

LUT__30068ë &
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_sub_cnt[31]~FFê &

LUT__30069ê &
_Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cmp_cnt[1]~FFS 7

LUT__30070S 7
' ddr3_ctl_axi/cal_shift_val[1]~FF£ )

LUT__30072£ )
' ddr3_ctl_axi/cal_shift_val[2]~FFü *

LUT__30074ü *
&ddr3_ctl_axi/cal_fail_log[1]~FF£ &

LUT__30076£ &
&ddr3_ctl_axi/cal_fail_log[2]~FF§ &

LUT__30077§ &
&ddr3_ctl_axi/cal_fail_log[3]~FF§ $

LUT__30078§ $
&ddr3_ctl_axi/cal_fail_log[4]~FF† $

LUT__30079† $
&ddr3_ctl_axi/cal_fail_log[5]~FF£ #

LUT__30080£ #
&ddr3_ctl_axi/cal_fail_log[6]~FF† #

LUT__30081† #
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/Fail_log[7]~FF† %

LUT__30082† %
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass[1]~FF§ "

LUT__30083§ "
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass[2]~FF© '

LUT__28419© '
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_last_pass[1]~FF§ 

LUT__30084§ 
d]ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_last_pass[2]~FF® )
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass_round[1]~FF£ 

LUT__30086£ 
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass_round[2]~FF®  

LUT__28427®  
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_first_pass_round[3]~FF§ 
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_last_pass_round[1]~FF® !

LUT__30088® !
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/r_last_pass_round[2]~FF® 
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val_round[1]~FF£ ,

LUT__30090£ ,
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val_round[2]~FF® +

LUT__30093® +
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val_round[3]~FF® *

LUT__30095® *
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val[1]~FF¢ *

LUT__30097¢ *
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val[2]~FF® '

LUT__30100® '
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/cal_val[3]~FF® (

LUT__30101® (
DR0/dff_5/i1211_rst_7~FFR ó
DR0/dff_5/i609_rst_7~FF2 ∏
DR0/dff_5/i321_rst_6~FFF c
DR0/dff_5/i1219_rst_7~FFT ®
DR0/dff_5/i617_rst_7~FF@ Ø
DR0/dff_5/i321_rst_7~FFF b
DR0/dff_5/i1227_rst_7~FFS ë
DR0/dff_5/i625_rst_7~FFA ì
DR0/dff_5/i329_rst_7~FFI j
DR0/dff_5/i112_rst_7~FF. X
DR0/dff_5/i120_rst_7~FF, Z
DR0/dff_5/i1235_rst_7~FFS ã
DR0/dff_5/i634_rst_2~FFE î
DR0/dff_5/i337_rst_7~FFE h
DR0/dff_5/i128_rst_7~FF* Y
DR0/dff_5/i136_rst_7~FF. Z
DR0/dff_5/i1243_rst_7~FFR ë
DR0/dff_5/i634_rst_3~FF@ õ
DR0/dff_5/i1251_rst_7~FFR ç
DR0/dff_5/i345_rst_7~FFZ y
DR0/dff_5/i1260_rst_2~FFR ì
DR0/dff_5/i1260_rst_3~FFR î
DR0/dff_5/i1260_rst_4~FFR ï
DR0/dff_5/i1260_rst_5~FFR ñ
DR0/dff_5/i1260_rst_6~FFS ò
DR0/dff_5/i1260_rst_7~FFS ó
DR0/dff_5/i1268_rst_7~FFS î
DR0/dff_5/i1276_rst_7~FFX É
ùïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FFñ 3
ùïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FFô *
ûïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF± ü
ûïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FFõ œ
ûïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FFõ –
ûïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FFá ÷
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_0~FFo 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_1~FFo 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_2~FFo 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_3~FFo 
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_4~FFk 
DR0/dff_5/i144_rst_7~FF+ a
DR0/dff_5/i152_rst_7~FF/ ]
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_5~FFk 
DR0/dff_5/i634_rst_4~FFF õ
DR0/dff_5/i353_rst_7~FFZ q
DR0/dff_5/i160_rst_7~FF/ g
DR0/dff_5/i168_rst_7~FF, g
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6~FFl 
DR0/dff_5/i634_rst_5~FFF ö
DR0/dff_5/i361_rst_7~FFS }
DR0/dff_5/i176_rst_7~FF. `
DR0/dff_5/i184_rst_7~FF2 g
Äzddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7~FFl 
DR0/dff_5/i634_rst_6~FFF ô
DR0/dff_5/i369_rst_7~FFI x
DR0/dff_5/i192_rst_7~FF. g
DR0/dff_5/i200_rst_7~FF+ j
DR0/dff_5/i634_rst_7~FFF ò
DR0/dff_5/i377_rst_7~FFF x
DR0/dff_5/i208_rst_7~FF+ k
DR0/dff_5/i216_rst_7~FF* o
DR0/dff_5/i642_rst_7~FFE ù
DR0/dff_5/i385_rst_7~FF@ }
DR0/dff_5/i224_rst_7~FF/ n
DR0/dff_5/i232_rst_7~FF2 o
DR0/dff_5/i650_rst_7~FFA ú
DR0/dff_5/i393_rst_7~FF9 Ä
DR0/dff_5/i240_rst_7~FF+ r
DR0/dff_5/i248_rst_7~FF* q
DR0/dff_5/i658_rst_7~FFA †
DR0/dff_5/i401_rst_7~FF5 Ä
DR0/dff_5/i256_rst_7~FF+ v
DR0/dff_5/i264_rst_7~FF/ v
DR0/dff_5/i666_rst_7~FF@ ¢
DR0/dff_5/i409_rst_7~FF3 É
DR0/dff_5/i272_rst_7~FF, m
DR0/dff_5/i280_rst_7~FF- n
DR0/dff_5/i674_rst_7~FF> ¢
DR0/dff_5/i417_rst_7~FF( |
DR0/dff_5/i288_rst_7~FF< Å
DR0/dff_5/i296_rst_7~FF8 |
DR0/dff_5/i682_rst_7~FF8 ü
DR0/dff_5/i425_rst_7~FF" y
DR0/dff_5/i304_rst_7~FFA |
DR0/dff_5/i312_rst_7~FFF p
DR0/dff_5/i433_rst_7~FF) É
DR0/dff_5/i690_rst_7~FF7 õ
DR0/dff_5/i441_rst_7~FF) á
DR0/dff_5/i698_rst_7~FF5 ñ
DR0/dff_5/i449_rst_7~FF( á
DR0/dff_5/i706_rst_7~FF8 ó
DR0/dff_5/i457_rst_7~FF& á
DR0/dff_5/i714_rst_7~FF< ë
DR0/dff_5/i465_rst_7~FF( ê
DR0/dff_5/i722_rst_7~FF9 ö
DR0/dff_5/i473_rst_7~FF( ì
DR0/dff_5/i730_rst_7~FFD ó
DR0/dff_5/i481_rst_7~FF) ñ
DR0/dff_5/i738_rst_7~FFA ô
DR0/dff_5/i489_rst_7~FF) ö
DR0/dff_5/i746_rst_7~FF< î
DR0/dff_5/i497_rst_7~FF( ü
DR0/dff_5/i754_rst_7~FF7 è
DR0/dff_5/i505_rst_7~FF& ü
DR0/dff_5/i762_rst_7~FF7 ä
DR0/dff_5/i513_rst_7~FF2 ´
DR0/dff_5/i770_rst_7~FF3 ñ
DR0/dff_5/i521_rst_7~FF4 ®
DR0/dff_5/i778_rst_7~FF8 ã
DR0/dff_5/i529_rst_7~FF+ Æ
DR0/dff_5/i786_rst_7~FF4 í
DR0/dff_5/i537_rst_7~FF2 õ
DR0/dff_5/i794_rst_7~FF2 é
DR0/dff_5/i545_rst_7~FF3 †
DR0/dff_5/i802_rst_7~FF3 å
DR0/dff_5/i810_rst_7~FF3 Ü
DR0/dff_5/i818_rst_7~FF4 á
DR0/dff_5/i826_rst_7~FF5 Ü
DR0/dff_5/i834_rst_7~FF< Ç
DR0/dff_5/i842_rst_7~FF/ s
DR0/dff_5/i850_rst_7~FF5 ~
DR0/dff_5/i858_rst_7~FF) Ä
DR0/dff_5/i866_rst_7~FF3 {
DR0/dff_5/i874_rst_7~FF4 É
DR0/dff_5/i882_rst_7~FF: z
DR0/dff_5/i890_rst_7~FF8 {
DR0/dff_5/i898_rst_7~FF7 }
DR0/dff_5/i906_rst_7~FFA à
DR0/dff_5/i914_rst_7~FFD Å
DR0/dff_5/i922_rst_7~FFF Ä
DR0/dff_5/i930_rst_7~FFO 
WOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[1]~FFò ®

LUT__30102ò ®
WOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[2]~FFò ¨

LUT__30103ò ¨
WOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[3]~FFò ´

LUT__30104ò ´
WOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[4]~FFò ≤

LUT__30105ò ≤
WOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[5]~FFò ≠

LUT__30106ò ≠
WOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[6]~FFò •

LUT__30107ò •
WOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[7]~FFò Ø

LUT__30108ò Ø
WOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[8]~FFò ∞

LUT__30109ò ∞
WOddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[9]~FFò ±

LUT__30110ò ±
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[10]~FFò ≥

LUT__30111ò ≥
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[11]~FFò ¥

LUT__30112ò ¥
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[12]~FFõ ¥

LUT__30113õ ¥
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[13]~FFõ µ

LUT__30114õ µ
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[14]~FFò µ

LUT__30115ò µ
XPddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/r_rlast_cnt[15]~FFò ∑

LUT__30116ò ∑
!axi4_awar_mux/rs_req[0]~FFê E

LUT__30120ê E
w_ddr3_awready~FFã S
w_ddr3_avalid~FFê C

LUT__30121ê C
w_ddr3_atype~FFæ  
w_ddr3_arready~FFã R
!axi4_awar_mux/rs_req[1]~FFë E

LUT__30123ë E
-&u_i2c_timing_ctrl_16bit/clk_cnt[11]~FF> Æ

LUT__30139> Æ
-&u_i2c_timing_ctrl_16bit/clk_cnt[10]~FFA ≠

LUT__30140A ≠
,%u_i2c_timing_ctrl_16bit/clk_cnt[9]~FFA ¨

LUT__30141A ¨
,%u_i2c_timing_ctrl_16bit/clk_cnt[8]~FFA ´

LUT__30142A ´
,%u_i2c_timing_ctrl_16bit/clk_cnt[0]~FF> §

LUT__30143> §
,%u_i2c_timing_ctrl_16bit/clk_cnt[7]~FFA ®

LUT__30144A ®
,%u_i2c_timing_ctrl_16bit/clk_cnt[6]~FFA ©

LUT__30145A ©
2+u_i2c_timing_ctrl_16bit/current_state[0]~FFK ∫

LUT__30159K ∫
.'u_i2c_timing_ctrl_16bit/i2c_ctrl_clk~FFA Ø

LUT__30169A Ø
1*u_i2c_timing_ctrl_16bit/i2c_transfer_en~FFA ∂

LUT__30172A ∂
0)u_i2c_timing_ctrl_16bit/i2c_capture_en~FF> ≥

LUT__30174> ≥
,%u_i2c_timing_ctrl_16bit/clk_cnt[5]~FF> ®

LUT__30175> ®
,%u_i2c_timing_ctrl_16bit/clk_cnt[4]~FFA ß

LUT__30176A ß
#sc130_i2c_config_index[0]~FFK ∂

LUT__30177K ∂
,%u_i2c_timing_ctrl_16bit/clk_cnt[3]~FFA ¶

LUT__30181A ¶
,%u_i2c_timing_ctrl_16bit/clk_cnt[2]~FFA •

LUT__30182A •
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[0]~FFJ ∞

LUT__30185J ∞
QJu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/rd_rst_int~FFP Ø
,%u_i2c_timing_ctrl_16bit/clk_cnt[1]~FFA §

LUT__30189A §
,%u_i2c_timing_ctrl_16bit/afifo_renb~FFP ∏

LUT__30190P ∏
-&u_i2c_timing_ctrl_16bit/clk_cnt[15]~FFA Æ

LUT__30191A Æ
-&u_i2c_timing_ctrl_16bit/clk_cnt[14]~FFA ∞

LUT__30192A ∞
-&u_i2c_timing_ctrl_16bit/clk_cnt[13]~FF> ∞

LUT__30193> ∞
-&u_i2c_timing_ctrl_16bit/clk_cnt[12]~FFA ™

LUT__30194A ™
3,u_i2c_timing_ctrl_16bit/i2c_stream_cnt[0]~FFG º

LUT__30204G º
.'u_i2c_timing_ctrl_16bit/i2c_wdata[0]~FFG ±

LUT__30207G ±
*#u_i2c_timing_ctrl_16bit/i2c_ack3~FF> ∫

LUT__30211> ∫
*#u_i2c_timing_ctrl_16bit/i2c_ack2~FF> µ

LUT__30213> µ
*#u_i2c_timing_ctrl_16bit/i2c_ack1~FF> ∏

LUT__30215> ∏
)"u_i2c_timing_ctrl_16bit/i2c_ack~FF> ¥

LUT__30217> ¥
.'u_i2c_timing_ctrl_16bit/delay_cnt[1]~FFO ö
)"u_i2c_timing_ctrl_16bit/add_215/i1O ö
.'u_i2c_timing_ctrl_16bit/delay_cnt[0]~FFP ú
csi_sda_o~FFG ∫

LUT__30225G ∫
2+u_i2c_timing_ctrl_16bit/current_state[1]~FFA ∏

LUT__30197A ∏
2+u_i2c_timing_ctrl_16bit/current_state[2]~FFA ∑

LUT__30201A ∑
2+u_i2c_timing_ctrl_16bit/current_state[3]~FFA ª

LUT__30200A ª
#sc130_i2c_config_index[1]~FFP ∂

LUT__30227P ∂
#sc130_i2c_config_index[2]~FFO ∑

LUT__30228O ∑
#sc130_i2c_config_index[3]~FFO ∏

LUT__30229O ∏
#sc130_i2c_config_index[4]~FFO π

LUT__30230O π
#sc130_i2c_config_index[5]~FFO ∫

LUT__30231O ∫
#sc130_i2c_config_index[6]~FFO ª

LUT__30232O ª
#sc130_i2c_config_index[7]~FFO º

LUT__30233O º
5.u_i2c_timing_ctrl_16bit/i2c_config_index[8]~FFP ∫

LUT__30234P ∫
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[1]~FFO ¥

LUT__30236O ¥
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[2]~FFO ±

LUT__30238O ±
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[3]~FFK ¥

LUT__30240K ¥
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[4]~FFK ∑

LUT__30242K ∑
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[5]~FFP ∑

LUT__30243P ∑
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[8]~FFK ∞

LUT__30244K ∞
81u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[9]~FFJ ≥

LUT__30246J ≥
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[10]~FFP ∞

LUT__30247P ∞
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[11]~FFO ≤

LUT__30248O ≤
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[12]~FFO ≥

LUT__30250O ≥
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[13]~FFO µ

LUT__30252O µ
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[14]~FFK µ

LUT__30254K µ
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[15]~FFK ≤

LUT__30256K ≤
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[16]~FFK ±

LUT__30257K ±
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[17]~FFJ µ

LUT__30259J µ
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[18]~FFJ ≤

LUT__30261J ≤
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[19]~FFP ¥

LUT__30263P ¥
92u_i2c_timing_ctrl_16bit/i2c_config_data_tmp[21]~FFJ ∂

LUT__30264J ∂
¢öu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FFP Æ
DR0/dff_5/i938_rst_7~FFS Ä
DR0/dff_5/i553_rst_7~FF3 ò
b[u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FFV π
[Tu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/add_29/i1V π
xu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[0]~FFZ ∏

LUT__30268Z ∏
b[u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FFV ∫
[Tu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/add_29/i2V ∫
b[u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FFV ª
[Tu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/add_29/i3V ª
b[u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FFV º
[Tu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/add_29/i4V º
b[u_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FFV Ω
[Tu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/add_29/i5V Ω
xu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[1]~FFZ π

LUT__30267Z π
xu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[2]~FFZ ∫

LUT__30266Z ∫
xu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[3]~FFV ≥

LUT__30265V ≥
xu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[4]~FFV ∂
unu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FFZ µ
~wu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FFO Ω
~wu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FFO Ø
~wu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FFZ ∂
~wu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FFZ Ω
unu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FFO ∞
unu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FFO æ
unu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FFZ ∑
~wu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FFZ ¥
unu_i2c_timing_ctrl_16bit/u_afifo_w24d16_r24d16/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FFZ æ
3,u_i2c_timing_ctrl_16bit/i2c_stream_cnt[1]~FFJ π

LUT__30269J π
3,u_i2c_timing_ctrl_16bit/i2c_stream_cnt[2]~FFJ ∫

LUT__30271J ∫
3,u_i2c_timing_ctrl_16bit/i2c_stream_cnt[3]~FFJ ª

LUT__30272J ª
.'u_i2c_timing_ctrl_16bit/i2c_wdata[1]~FFJ ¥

LUT__30275J ¥
.'u_i2c_timing_ctrl_16bit/i2c_wdata[2]~FFJ ±

LUT__30277J ±
.'u_i2c_timing_ctrl_16bit/i2c_wdata[3]~FFG ≤

LUT__30279G ≤
.'u_i2c_timing_ctrl_16bit/i2c_wdata[4]~FFA ±

LUT__30281A ±
.'u_i2c_timing_ctrl_16bit/i2c_wdata[5]~FFG ∑

LUT__30283G ∑
.'u_i2c_timing_ctrl_16bit/i2c_wdata[6]~FFG µ

LUT__30284G µ
.'u_i2c_timing_ctrl_16bit/i2c_wdata[7]~FFA ≥

LUT__30285A ≥
.'u_i2c_timing_ctrl_16bit/delay_cnt[2]~FFO õ
)"u_i2c_timing_ctrl_16bit/add_215/i2O õ
.'u_i2c_timing_ctrl_16bit/delay_cnt[3]~FFO ú
)"u_i2c_timing_ctrl_16bit/add_215/i3O ú
.'u_i2c_timing_ctrl_16bit/delay_cnt[4]~FFO ù
)"u_i2c_timing_ctrl_16bit/add_215/i4O ù
.'u_i2c_timing_ctrl_16bit/delay_cnt[5]~FFO û
)"u_i2c_timing_ctrl_16bit/add_215/i5O û
.'u_i2c_timing_ctrl_16bit/delay_cnt[6]~FFO ü
)"u_i2c_timing_ctrl_16bit/add_215/i6O ü
.'u_i2c_timing_ctrl_16bit/delay_cnt[7]~FFO †
)"u_i2c_timing_ctrl_16bit/add_215/i7O †
.'u_i2c_timing_ctrl_16bit/delay_cnt[8]~FFO °
)"u_i2c_timing_ctrl_16bit/add_215/i8O °
.'u_i2c_timing_ctrl_16bit/delay_cnt[9]~FFO ¢
)"u_i2c_timing_ctrl_16bit/add_215/i9O ¢
/(u_i2c_timing_ctrl_16bit/delay_cnt[10]~FFO £
*#u_i2c_timing_ctrl_16bit/add_215/i10O £
/(u_i2c_timing_ctrl_16bit/delay_cnt[11]~FFO §
*#u_i2c_timing_ctrl_16bit/add_215/i11O §
/(u_i2c_timing_ctrl_16bit/delay_cnt[12]~FFO •
*#u_i2c_timing_ctrl_16bit/add_215/i12O •
/(u_i2c_timing_ctrl_16bit/delay_cnt[13]~FFO ¶
*#u_i2c_timing_ctrl_16bit/add_215/i13O ¶
/(u_i2c_timing_ctrl_16bit/delay_cnt[14]~FFO ß
*#u_i2c_timing_ctrl_16bit/add_215/i14O ß
/(u_i2c_timing_ctrl_16bit/delay_cnt[15]~FFO ®
*#u_i2c_timing_ctrl_16bit/add_215/i15O ®
/(u_i2c_timing_ctrl_16bit/delay_cnt[16]~FFO ©
*#u_i2c_timing_ctrl_16bit/add_215/i16O ©
/(u_i2c_timing_ctrl_16bit/delay_cnt[17]~FFO ™
*#u_i2c_timing_ctrl_16bit/add_215/i17O ™
/(u_i2c_timing_ctrl_16bit/delay_cnt[18]~FFO ´
*#u_i2c_timing_ctrl_16bit/add_215/i18O ´
/(u_i2c_timing_ctrl_16bit/delay_cnt[19]~FFO ¨
*#u_i2c_timing_ctrl_16bit/add_215/i19O ¨
dsi_pwm/rc_pwm[0]~FF> ¡
dsi_pwm_o~FFG ¡

LUT__30421G ¡
dsi_pwm/rc_pwm[1]~FFA º
dsi_pwm/add_11/i1A º
dsi_pwm/rc_pwm[2]~FFA Ω
dsi_pwm/add_11/i2A Ω
dsi_pwm/rc_pwm[3]~FFA æ
dsi_pwm/add_11/i3A æ
dsi_pwm/rc_pwm[4]~FFA ø
dsi_pwm/add_11/i4A ø
dsi_pwm/rc_pwm[5]~FFA ¿
dsi_pwm/add_11/i5A ¿
dsi_pwm/rc_pwm[6]~FFA ¡
dsi_pwm/add_11/i6A ¡
r_csi_rx_vsync0_i[1]~FFm Ä
rc_csi_rx_vsync0_f[1]~FFi Å

LUT__30422i Å
rc_csi_rx_vsync0_f[2]~FFi Ç

LUT__30423i Ç
rc_csi_rx_vsync0_f[3]~FFi á

LUT__30424i á
r_csi_rx_vsync0_in[1]~FFë 
QImipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/Rx_LP_CLK_N_2P~FF’ Ö
SKmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/RX_HS_enable_int~FF’ ä

LUT__30435’ ä
PHmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/lp_clk_cnt[7]~FF’ í

LUT__30436’ í
PHmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/lp_clk_cnt[0]~FF’ ê

LUT__30437’ ê
QImipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/Rx_LP_CLK_N_1P~FF’ Ü
QImipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/Rx_LP_CLK_P_2P~FF’ â
SKmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/current_state[0]~FF’ ã

LUT__30431’ ã
PHmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/lp_clk_cnt[6]~FF’ ñ

LUT__30438’ ñ
PHmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/lp_clk_cnt[5]~FFÿ ê

LUT__30439ÿ ê
PHmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/lp_clk_cnt[4]~FF’ è

LUT__30440’ è
PHmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/lp_clk_cnt[3]~FF’ ë

LUT__30441’ ë
PHmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/lp_clk_cnt[2]~FF’ ç

LUT__30442’ ç
PHmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/lp_clk_cnt[1]~FF’ å

LUT__30443’ å
SKmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/current_state[2]~FF— ç

LUT__30446— ç
SKmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/current_state[1]~FF’ à

LUT__30449’ à
PHmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/lp_clk_cnt[9]~FF’ î

LUT__30450’ î
QImipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/Rx_LP_CLK_P_1P~FF’ é
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/current_state[0]~FF” ú

LUT__30478” ú
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/Rx_LP_D_P_2P~FF” †
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/Rx_LP_D_N_1P~FF’ ó
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/Rx_LP_D_N_2P~FF’ ò
\Tmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_clkSample_1p~FFŒ ò

LUT__30455Œ ò
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[0]~FFŒ é

LUT__30507Œ é
 csi_rxd0_hs_term_en_o~FF’ ï
csi_rxd0_hs_en_o~FFŒ å

LUT__30513Œ å
1)mipi_rx_0/u_efx_csi2_rx/RxStopState[0]~FF¶ Ó
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/current_state[3]~FF— ó

LUT__30487— ó
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[0]~FF’ ô

LUT__30524’ ô
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/current_state[2]~FFŒ ô

LUT__30504Œ ô
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/current_state[1]~FFŒ ó

LUT__30498Œ ó
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/Rx_LP_D_P_1P~FF◊ ù
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[1]~FFŒ ê

LUT__30525Œ ê
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[2]~FFŒ ë

LUT__30526Œ ë
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[3]~FFŒ ï

LUT__30527Œ ï
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[4]~FFŒ î

LUT__30528Œ î
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[5]~FFŒ ì

LUT__30529Œ ì
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[6]~FFŒ í

LUT__30530Œ í
ZRmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/rx_lp_data[7]~FFŒ ñ

LUT__30531Œ ñ
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[1]~FFÿ ô

LUT__30532ÿ ô
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[2]~FF◊ õ

LUT__30533◊ õ
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[3]~FF◊ ú

LUT__30534◊ ú
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[4]~FFÿ ò

LUT__30535ÿ ò
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[5]~FF◊ û

LUT__30536◊ û
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[6]~FF◊ ü

LUT__30537◊ ü
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[7]~FF◊ †

LUT__30538◊ †
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[8]~FF◊ °

LUT__30539◊ °
XPmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[9]~FF◊ ¢

LUT__30540◊ ¢
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[10]~FF◊ £

LUT__30541◊ £
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[11]~FF◊ §

LUT__30542◊ §
YQmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/lp_d_cnt[12]~FF◊ •

LUT__30543◊ •
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[3]~FFº ˚
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[2]~FF≥ Ò
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[1]~FFº Ú
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[7]~FFº Ù
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[6]~FFº ı
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[5]~FF≥ Ì
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[4]~FFº Ä
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[3]~FFº ¸
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[2]~FFº ˙
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxHS_settle_2P~FF™ Ô
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[0]~FF™ È
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxStopState_2P~FFû ﬁ
\Tmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_3P[0]~FF™ ‡
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxStopState_3P~FFû ›
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxStopState_4P~FFû ‹
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxStopState_5P~FFû €
[Smipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxValidHS_2P~FFû ’
_Wmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_start_1P~FF™ ⁄

LUT__30552™ ⁄
_Wmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_start_2P~FFû ◊
_Wmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_start_3P~FFû ‘
1)mipi_rx_0/u_efx_csi2_rx/RxSkewCalHS[0]~FFü “

LUT__30560ü “
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[1]~FFº å
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[0]~FF≥ ‚
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_3_1P[0]~FF≥ ﬂ
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_4_1P[0]~FF≥ ‡
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_5_1P[0]~FF¨ ﬂ
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_6_1P[0]~FF¨ ‹
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_1P[0]~FF¨ ﬁ
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_1P[0]~FF™ Í
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[0]~FF™ ﬂ
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[0]~FF™ Õ
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[0]~FF™ œ
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[0]~FF™ Ÿ

LUT__30592™ Ÿ
\Tmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_1P[7]~FF≥ Í
\Tmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_1P[6]~FF≥ Ë
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[7]~FFº Û
_Wmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/shift_pattern[0]~FF™ ‹

LUT__30598™ ‹
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[6]~FF≥ È
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[5]~FF≥ Ï
`Xmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_int_2P[4]~FFº ˇ
WOmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/shift_en~FF¨ ⁄
[Smipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxValidHS_1P~FFü ◊
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxHS_settle_1P~FFº á
]Umipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/RxStopState_1P~FFû ﬂ
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[1]~FF™ ﬁ
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[2]~FF™ Â
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[3]~FF≥ ·
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[4]~FF≥ „
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[5]~FF≥ Ê
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[6]~FF≥ ‰
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_2_1P[7]~FF≥ Â
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[1]~FF¨ €
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[2]~FFû ⁄
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[3]~FF™ “
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[4]~FF™ €
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[5]~FF™ „
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[6]~FF™ ›
^Vmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/d_shift_7_2P[7]~FF™ ‚
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[1]~FFü œ
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[2]~FFü Õ
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[3]~FFü  
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[4]~FFü —
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[5]~FFî …
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[6]~FFû —
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_1P[7]~FFû “
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[1]~FFû œ
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[2]~FFü À
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[3]~FFü Œ
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[4]~FFü –
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[5]~FFû  
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[6]~FFû Œ
bZmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/Rx_HS_D_shift_2P[7]~FFû Õ
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[1]~FF™ ◊

LUT__30614™ ◊
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[2]~FFü ÿ

LUT__30619ü ÿ
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[3]~FFü ’

LUT__30624ü ’
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[4]~FFü €

LUT__30629ü €
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[5]~FFü ‹

LUT__30634ü ‹
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[6]~FFû ÿ

LUT__30639û ÿ
0(mipi_rx_0/u_efx_csi2_rx/RxDataHS_0[7]~FF™ ’

LUT__30644™ ’
_Wmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/shift_pattern[1]~FF¨ ÿ

LUT__30645¨ ÿ
_Wmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dword_align_inst/shift_pattern[2]~FF¨ ’
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/ready_to_rcv~FF§ …
MEmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/syncreg_2/async_reg[0][0]~FF¶ È
G?mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_sync[0]~FF¶ Í
MEmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/syncreg_1/async_reg[0][0]~FF© …
E=mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/ready_to_rcv_sync~FF©  
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[0]~FFû ‰
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[15]~FFõ Ë
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i15õ Ë
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[14]~FFõ Á
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i14õ Á
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[13]~FFõ Ê
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i13õ Ê
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[12]~FFõ Â
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i12õ Â
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[11]~FFõ ‰
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i11õ ‰
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[10]~FFõ „
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i10õ „
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[9]~FFõ ‚
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i9õ ‚
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[8]~FFõ ·
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i8õ ·
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[7]~FFõ ‡
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i7õ ‡
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[6]~FFõ ﬂ
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i6õ ﬂ
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[5]~FFõ ﬁ
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i5õ ﬁ
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[4]~FFõ ›
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i4õ ›
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[3]~FFõ ‹
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i3õ ‹
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[2]~FFõ €
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i2õ €
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[1]~FFõ ⁄
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i1õ ⁄
?7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[0]~FFõ ÿ
UNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/current_state[0]~FFx ≥

LUT__30674x ≥
KDmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/cnt[2]~FFw ú

LUT__30679w ú
KDmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/cnt[1]~FFw ü

LUT__30680w ü
KDmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/cnt[0]~FFw û

LUT__30681w û
PImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[0]~FF} ÷

LUT__30687} ÷
[Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/trigger_extra_byte_reg~FFx ∫

LUT__30692x ∫
B;mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/vsync_vc_int[0]~FF} ≥

LUT__30697} ≥
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_4~FFR (
:2mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW6_r~FFÖ  
>7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[0]~FF} ≠

LUT__30710} ≠
:2mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW7_r~FFá Ω
:2mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW8_r~FFÅ º
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW10_r~FFÅ ¡
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW12_r~FFÄ Ã
:3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW14_r~FF …
:3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW16_r~FFy ƒ
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW20_r~FFÅ ø
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW24_r~FFÖ π
;3mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RAW28_r~FFÄ ∫
;4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RGB444_r~FFz ∆
;4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RGB555_r~FFs ø
;4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RGB565_r~FF} ¡
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RGB888_r~FFá ∆
>7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/YUV_422_8_r~FFy ±
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/YUV_422_10_r~FF~ Ω
E>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/YUV_420_8_legacy_r~FF} ∫
>7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/YUV_420_8_r~FFq º
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/YUV_420_10_r~FFÇ ≈
E>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/user_define_8bit_r~FFy ø
A:mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/gen_long_pkt_r~FFz ª
HAmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/embed_8bit_nonvideo_r~FFq ∫
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[0]~FF} ®
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_5~FFR '
UNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/current_state[1]~FFx ¨

LUT__30743x ¨
UNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/current_state[2]~FFx µ

LUT__30748x µ
PImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[1]~FF} Ÿ

LUT__30750} Ÿ
PImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[2]~FF~ ﬁ

LUT__30752~ ﬁ
PImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[3]~FF} ﬂ

LUT__30754} ﬂ
PImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[4]~FF} ⁄

LUT__30756} ⁄
PImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[5]~FF~ ·

LUT__30758~ ·
PImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[6]~FF} ‡

LUT__30760} ‡
PImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[7]~FF} ﬁ

LUT__30762} ﬁ
PImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[8]~FF} ‰

LUT__30764} ‰
PImipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[9]~FF~ Â

LUT__30766~ Â
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[10]~FF~ Á

LUT__30768~ Á
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[11]~FF} Á

LUT__30770} Á
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[12]~FF} „

LUT__30772} „
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[13]~FF} È

LUT__30774} È
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[14]~FF} Í

LUT__30776} Í
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/data_cnt[15]~FF~ Î

LUT__30778~ Î
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_6~FFR &
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_rst_7~FFR %
' u_axi4_ctrl/dff_138/i10_rst_2~FFã X
' u_axi4_ctrl/dff_138/i10_rst_3~FFã W
' u_axi4_ctrl/dff_138/i10_rst_4~FFá T
' u_axi4_ctrl/dff_138/i10_rst_5~FFã T
' u_axi4_ctrl/dff_138/i10_rst_6~FFã U
' u_axi4_ctrl/dff_138/i10_rst_7~FFã V
>7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[1]~FF~ Æ

LUT__30786~ Æ
>7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[2]~FF~ •

LUT__30788~ •
>7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[3]~FFx ®

LUT__30790x ®
>7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[4]~FF} Æ

LUT__30792} Æ
>7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[5]~FF~ ß

LUT__30794~ ß
>7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[6]~FFx Æ

LUT__30796x Æ
>7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[7]~FFx ≠

LUT__30798x ≠
>7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[8]~FFo ¶

LUT__30803o ¶
>7mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[9]~FFq ¢

LUT__30805q ¢
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[10]~FFq ¶

LUT__30807q ¶
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[11]~FFq £

LUT__30809q £
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[12]~FFq ß

LUT__30811q ß
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[13]~FFo £

LUT__30813o £
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[14]~FFq ®

LUT__30815q ®
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[15]~FFq ™

LUT__30817q ™
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[16]~FFw é

LUT__30821w é
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[17]~FFk §

LUT__30823k §
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[18]~FFh ¶

LUT__30825h ¶
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[19]~FFd ´

LUT__30827d ´
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[20]~FFk ©

LUT__30829k ©
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[21]~FFd §

LUT__30831d §
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[22]~FFj ©

LUT__30833j ©
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[23]~FFh ®

LUT__30835h ®
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[24]~FFh ¢

LUT__30840h ¢
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[25]~FFh £

LUT__30842h £
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[26]~FFj §

LUT__30844j §
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[27]~FFj ™

LUT__30846j ™
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[28]~FFj £

LUT__30848j £
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[29]~FFj •

LUT__30850j •
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[30]~FFj ´

LUT__30852j ´
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[31]~FFh ™

LUT__30854h ™
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[32]~FFk ™

LUT__30858k ™
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[33]~FFq Æ

LUT__30860q Æ
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[34]~FFo ¥

LUT__30862o ¥
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[35]~FFq ≥

LUT__30864q ≥
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[36]~FFq Ø

LUT__30866q Ø
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[37]~FFq ≠

LUT__30868q ≠
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[38]~FFq ≤

LUT__30870q ≤
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[39]~FFq ¥

LUT__30872q ¥
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[40]~FFk Æ

LUT__30876k Æ
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[41]~FFj ∑

LUT__30878j ∑
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[42]~FFk ≥

LUT__30880k ≥
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[43]~FFj ∂

LUT__30882j ∂
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[44]~FF\ ±

LUT__30884\ ±
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[45]~FFd ≤

LUT__30886d ≤
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[46]~FF\ Ø

LUT__30888\ Ø
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[47]~FF\ ∂

LUT__30890\ ∂
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[48]~FF\ ≠

LUT__30895\ ≠
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[49]~FFd ∂

LUT__30897d ∂
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[50]~FFd µ

LUT__30899d µ
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[51]~FF\ ∑

LUT__30901\ ∑
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[52]~FF\ ≥

LUT__30903\ ≥
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[53]~FF\ ß

LUT__30905\ ß
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[54]~FF\ ™

LUT__30907\ ™
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[55]~FF\ £

LUT__30909\ £
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[56]~FF\ ¢

LUT__30912\ ¢
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[57]~FFo ¢

LUT__30913o ¢
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[58]~FFd ¶

LUT__30914d ¶
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[59]~FFh ß

LUT__30915h ß
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[60]~FF\ ¶

LUT__30916\ ¶
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[61]~FFd £

LUT__30917d £
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[62]~FFd ™

LUT__30918d ™
?8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/pkt_data[63]~FF\ ©

LUT__30919\ ©
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[1]~FF ®
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[2]~FF~ ™
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[3]~FF Ø
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[4]~FF~ ¨
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[5]~FF ¨
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[6]~FF~ ¶
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[7]~FF £
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[8]~FF~ §
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[9]~FF~ ®
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[10]~FF ™
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[11]~FFÉ ß
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[12]~FF ß
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[13]~FF ¶
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[14]~FF •
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[15]~FFÉ ¶
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[16]~FF~ ´
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[17]~FF~ ≠
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[18]~FFx ß
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[19]~FF ¢
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[20]~FF~ ©
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[21]~FF~ £
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[22]~FF ©
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[23]~FFÉ £
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[24]~FF} ´
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[25]~FFx ™
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[26]~FFx ¶
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[27]~FF~ ¢
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[28]~FFx ©
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[29]~FFx £
SLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[30]~FFx Ø
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/pkt_header[31]~FFÉ §
data_typer[1]~FF ∞

LUT__30947 ∞
mipi_rx_0/vc[1]~FFÉ ≠

LUT__30953É ≠
mipi_rx_0/vc[0]~FF} Ø

LUT__30957} Ø
data_typer[0]~FFÇ ≠

LUT__30959Ç ≠
"mipi_rx_0/word_count[0]~FFá ©

LUT__30962á ©
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/vld_pkt_header~FFÉ ∞

LUT__30948É ∞
data_typer[2]~FF~ ∞

LUT__30964~ ∞
data_typer[3]~FF ±

LUT__30965 ±
data_typer[4]~FFÅ ∞

LUT__30966Å ∞
data_typer[5]~FF~ Ø

LUT__30967~ Ø
"mipi_rx_0/word_count[1]~FFÇ Æ

LUT__30969Ç Æ
"mipi_rx_0/word_count[2]~FFá Æ

LUT__30972á Æ
"mipi_rx_0/word_count[3]~FFÉ Ø

LUT__30973É Ø
!mipi_rx_0/word_count[4]~FF ≠

LUT__30974 ≠
"mipi_rx_0/word_count[5]~FFÇ ¨

LUT__30976Ç ¨
"mipi_rx_0/word_count[6]~FFá ß

LUT__30977á ß
"mipi_rx_0/word_count[7]~FFÉ ™

LUT__30978É ™
"mipi_rx_0/word_count[8]~FFÉ ´

LUT__30980É ´
"mipi_rx_0/word_count[9]~FFá Ø

LUT__30981á Ø
#mipi_rx_0/word_count[10]~FFÖ Æ

LUT__30982Ö Æ
#mipi_rx_0/word_count[11]~FFÖ ¶

LUT__30984Ö ¶
#mipi_rx_0/word_count[12]~FFá ™

LUT__30985á ™
#mipi_rx_0/word_count[13]~FFÇ ®

LUT__30986Ç ®
#mipi_rx_0/word_count[14]~FFá ´

LUT__30987á ´
#mipi_rx_0/word_count[15]~FFá •

LUT__30988á •
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/sync_detected[0]~FFû ”

LUT__30990û ”
nfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.a_rst~FFî ∆
≥™mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/genblk2.efx_resetsync_a_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FFî ≈
|tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr[4]~FFî ±

LUT__30994î ±
iamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[3]~FFî µ

LUT__30995î µ
iamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[2]~FFá ∂

LUT__30996á ∂
iamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[0]~FFî ¿
~vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr_r[0]~FFî ø
|tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[0]~FFî ∑
ummipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_40/i1î ∑
iamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/waddr[1]~FFî ≤

LUT__30997î ≤
~vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr_r[1]~FFî ¥
~vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr_r[2]~FFá ∑
~vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr_r[3]~FFî ∂
~vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/waddr_cntr_r[4]~FFî º
|tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[1]~FFî ∏
ummipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_40/i2î ∏
|tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[2]~FFî π
ummipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_40/i3î π
|tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[3]~FFî ∫
ummipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_40/i4î ∫
|tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FFî ª
ummipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ctl/add_40/i5î ª
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[1]~FFû „
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[2]~FFû ‚
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[3]~FFû Ÿ
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[4]~FFû ÷
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[5]~FFû Ã
F>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[6]~FFû À
E>mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/RxStopState_reg[7]~FF} ≤
DR0/dff_5/i947_rst_2~FFP Ç
DR0/dff_5/i561_rst_7~FF4 º
DR0/dff_5/i321_rst_2~FFF g
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW6_sync~FFÖ »

LUT__31014Ö »
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW7_sync~FFå √

LUT__31015å √
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW8_sync~FFÜ ∆

LUT__31016Ü ∆
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW10_sync~FFÜ √

LUT__31017Ü √
UNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW12_sync~FFy Õ

LUT__31018y Õ
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW14_sync~FFÇ …

LUT__31019Ç …
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW20_sync~FFÇ ∆

LUT__31020Ç ∆
VOmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB444_sync~FFt Ã

LUT__31021t Ã
VOmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB555_sync~FFt Œ

LUT__31022t Œ
VOmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB565_sync~FF ¬

LUT__31023 ¬
WOmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB888_sync~FFÇ »

LUT__31024Ç »
YRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_422_8_sync~FF ¡

LUT__31025 ¡
[Smipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_422_10_sync~FFÜ æ

LUT__31026Ü æ
aYmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_8_legacy_sync~FFÇ ƒ

LUT__31027Ç ƒ
YRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_8_sync~FFy ¬

LUT__31028y ¬
[Smipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_10_sync~FFÇ √

LUT__31029Ç √
\Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/gen_long_pkt_sync~FFy ¿

LUT__31030y ¿
`Ymipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/user_define_8bit_sync~FFy æ

LUT__31031y æ
c\mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/embed_8bit_nonvideo_sync~FFy «

LUT__31032y «
UNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW16_sync~FFt …

LUT__31033t …
UNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW24_sync~FFy √

LUT__31034y √
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW28_sync~FFÖ ¬

LUT__31035Ö ¬
[Smipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/start_fifo_read~FFá ‘

LUT__31012á ‘
\Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/prog_empty_o_reg~FFÇ ‘

LUT__31011Ç ‘
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW6_int~FFÖ ∆
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_0/async_reg[0][0]~FFÖ ≈
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW7_int~FFå æ
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_1/async_reg[0][0]~FFå Ω
TLmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW8_int~FFÜ Ω
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_2/async_reg[0][0]~FFÜ º
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW10_int~FFÜ ¬
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_3/async_reg[0][0]~FFÜ ¡
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW12_int~FFÖ Õ
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_4/async_reg[0][0]~FFÖ Ã
TMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW14_int~FF ≈
d]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_5/async_reg[0][0]~FF ƒ
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW20_int~FFÜ ¿
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_6/async_reg[0][0]~FFÜ ø
UNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB444_int~FF «
d]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_7/async_reg[0][0]~FF ∆
UNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB555_int~FFx ¿
d]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_8/async_reg[0][0]~FFx ø
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB565_int~FFÇ ¬
e]mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_9/async_reg[0][0]~FFÇ ¡
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RGB888_int~FFå «
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_10/async_reg[0][0]~FFå ∆
XQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_422_8_int~FF~ ≤
e^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_11/async_reg[0][0]~FF~ ±
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_422_10_int~FFÉ æ
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_12/async_reg[0][0]~FFÉ Ω
`Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_8_legacy_int~FFÇ ª
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_13/async_reg[0][0]~FFÇ ∫
XQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_8_int~FFv Ω
e^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_14/async_reg[0][0]~FFv º
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/YUV_420_10_int~FFÇ æ
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_15/async_reg[0][0]~FFÇ Ω
[Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/gen_long_pkt_int~FF º
e^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_16/async_reg[0][0]~FF ª
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/user_define_8bit_int~FFy ª
e^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_17/async_reg[0][0]~FFy ∫
b[mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/embed_8bit_nonvideo_int~FFv ª
e^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_18/async_reg[0][0]~FFv ∫
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][0]~FFÇ Ø
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/vc_sync[0]~FFÇ ∞
VNmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/vc_sync[1]~FFà Æ
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_20/async_reg[0][1]~FFà ≠
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_23/async_reg[0][0]~FFÇ ≥
w_csi_rx_vsync0~FFÇ ¥
TMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW16_int~FFt ≈
e^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_24/async_reg[0][0]~FFt ƒ
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW24_int~FFÖ µ
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_25/async_reg[0][0]~FFÖ ¥
UMmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/RAW28_int~FFÖ ª
f^mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/syncreg_26/async_reg[0][0]~FFÖ ∫
DR0/dff_5/i947_rst_3~FFP Å
DR0/dff_5/i947_rst_4~FFP Ä
DR0/dff_5/i569_rst_7~FF2 ¿
DR0/dff_5/i577_rst_7~FF2 ©
tlmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/valid_depack_p1~FFÅ —

LUT__31047Å —
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/valid_once~FF √

LUT__31042 √
bZmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_valid_40bit~FFá  

LUT__31058á  
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[1]~FFá ’

LUT__31060á ’
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[0]~FFÖ œ

LUT__31062Ö œ
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[0]~FFa Ô

LUT__31076a Ô
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/next_state[0]~FFÖ “
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[8]~FFa 
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[9]~FFP ≈
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[16]~FF\ Ó
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[17]~FFD »
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[24]~FF\ Ì
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[25]~FFP œ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[32]~FF[ Ë
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[33]~FFP »
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[40]~FF\ 
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_data_i_p1[41]~FFP  
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/fsm_state[2]~FFá œ

LUT__31077á œ
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[1]~FFP ∆

LUT__31083P ∆
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[2]~FFy ⁄

LUT__31088y ⁄
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[3]~FF\ ”

LUT__31093\ ”
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[4]~FFU „

LUT__31098U „
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[5]~FFe ∆

LUT__31103e ∆
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[6]~FFj Ì

LUT__31108j Ì
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[7]~FFe ø

LUT__31113e ø
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[8]~FFc Í

LUT__31118c Í
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[9]~FFP ƒ

LUT__31123P ƒ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[10]~FFt ‹

LUT__31128t ‹
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[11]~FFd ”

LUT__31133d ”
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[12]~FFU Ë

LUT__31138U Ë
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[13]~FFc ¡

LUT__31143c ¡
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[14]~FFl Î

LUT__31148l Î
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[15]~FFl º

LUT__31153l º
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[16]~FFc ﬂ

LUT__31158c ﬂ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[17]~FFU œ

LUT__31163U œ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[18]~FFv „

LUT__31168v „
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[19]~FFS Õ

LUT__31173S Õ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[20]~FFc Â

LUT__31178c Â
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[21]~FFo “

LUT__31183o “
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[22]~FFh Í

LUT__31188h Í
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[23]~FFt ¿

LUT__31193t ¿
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[24]~FF\ ﬁ

LUT__31198\ ﬁ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[25]~FFD ¿

LUT__31203D ¿
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[26]~FFy Ê

LUT__31208y Ê
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[27]~FFV »

LUT__31213V »
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[28]~FFa Á

LUT__31218a Á
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[29]~FFo À

LUT__31223o À
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[30]~FFj Í

LUT__31228j Í
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/pixel_64b_remap[31]~FFt Ω

LUT__31233t Ω
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/next_state[1]~FFá “
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk2.depack40bit_inst/next_state[2]~FFá –
tlmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/valid_depack_p1~FFÅ “

LUT__31236Å “
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/valid_once~FFy –

LUT__31235y –
bZmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_valid_48bit~FFÅ –

LUT__31244Å –
pimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[0]~FFy ‘

LUT__31246y ‘
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[0]~FF\ Ê

LUT__31252\ Ê
qjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/next_state[0]~FFo Œ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[18]~FFy ’
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[19]~FFl ‘
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[28]~FFP Á
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[29]~FFl Œ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[34]~FFt ·
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[35]~FFj Ã
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[36]~FFP È
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[37]~FFt À
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[38]~FFo Ó
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[39]~FFq ≈
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[44]~FF[ Ê
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[45]~FFh ◊
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[50]~FFy ·
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[51]~FFj Œ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[52]~FFS Â
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[53]~FFj Õ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[54]~FFj Ë
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[55]~FFl æ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[60]~FFP ‚
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_data_i_p1[61]~FFc ∫
pimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/fsm_state[1]~FFy À

LUT__31253y À
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[1]~FFS ÷

LUT__31256S ÷
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[2]~FFp ‰

LUT__31259p ‰
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[3]~FFj œ

LUT__31262j œ
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[4]~FFP ‡

LUT__31265P ‡
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[5]~FFc –

LUT__31268c –
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[6]~FFo Á

LUT__31271o Á
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[7]~FFj  

LUT__31274j  
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[8]~FFS ‰

LUT__31277S ‰
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[9]~FFP ‘

LUT__31280P ‘
CutToMuxOpt_0/Lut_1t ›
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[10]~FFt ›
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[11]~FF[ Œ

LUT__31286[ Œ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[12]~FFa ‚

LUT__31289a ‚
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[13]~FF^ ÷

LUT__31292^ ÷
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[14]~FFp Ê

LUT__31295p Ê
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[15]~FFj À

LUT__31298j À
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[16]~FFU ‰

LUT__31301U ‰
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[17]~FFS ”

LUT__31304S ”
CutToMuxOpt_1/Lut_1t ‡
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[18]~FFt ‡
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[19]~FFh Ã

LUT__31310h Ã
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[20]~FFS Ê

LUT__31312S Ê
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[21]~FFd À

LUT__31315d À
CutToMuxOpt_2/Lut_1l Ë
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[22]~FFl Ë
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[23]~FFh  

LUT__31321h  
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[24]~FFS ﬂ

LUT__31323S ﬂ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[25]~FFS Ÿ

LUT__31326S Ÿ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[26]~FFo ‰

LUT__31329o ‰
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[27]~FFP “

LUT__31332P “
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[28]~FFP ‰

LUT__31335P ‰
CutToMuxOpt_3/Lut_1d ÿ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[29]~FFd ÿ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[30]~FFt Ë

LUT__31341t Ë
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[31]~FFc À

LUT__31343c À
CutToMuxOpt_4/Lut_1S ‡
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[32]~FFS ‡
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[33]~FFS “
CutToMuxOpt_5/Lut_1S “
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[34]~FFo Ë

LUT__31351o Ë
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[35]~FFj ‘

LUT__31353j ‘
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[36]~FF[ ﬂ

LUT__31356[ ﬂ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[37]~FFa “

LUT__31359a “
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[38]~FFp È

LUT__31362p È
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[39]~FFc  

LUT__31364c  
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[40]~FFS €

LUT__31367S €
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[41]~FFP ◊

LUT__31369P ◊
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[42]~FFo ·

LUT__31372o ·
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[43]~FFP …

LUT__31375P …
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[44]~FF[ ‹

LUT__31377[ ‹
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[45]~FF\ Ÿ

LUT__31379\ Ÿ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[46]~FFl Â

LUT__31382l Â
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/pixel_64b_remap[47]~FFc ∆

LUT__31385c ∆
qjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk3.depack48bit_inst/next_state[1]~FFl  
tlmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/valid_depack_p1~FFá ”

LUT__31387á ”
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/valid_once~FF¶ ﬁ

LUT__31386¶ ﬁ
bZmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_valid_56bit~FFá ◊

LUT__31395á ◊
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[0]~FFÅ  

LUT__31397Å  
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[0]~FF[ Ì

LUT__31410[ Ì
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/next_state[0]~FFÇ «
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[10]~FFy ﬂ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[11]~FFo –
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[12]~FFP ﬁ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[13]~FFl ∫
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[14]~FFt Ì
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[15]~FFc Ω
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[20]~FFS „
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[21]~FFp  
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[22]~FFo Ô
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[23]~FFq ƒ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[26]~FFt Ÿ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[27]~FF\ Œ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[30]~FFp 
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[31]~FFt æ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[42]~FFt ◊
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[43]~FFS À
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[46]~FFl Í
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[47]~FFl Ω
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[48]~FFP ﬂ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[49]~FFP √
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[56]~FFS ›
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[57]~FFP ¡
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[58]~FFp Ÿ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[59]~FFS  
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[62]~FFh ‰
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_data_i_p1[63]~FFc º
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[1]~FFÇ Ã

LUT__31412Ç Ã
qimipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/fsm_state[2]~FFÖ À

LUT__31413Ö À
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[1]~FFP ¬

LUT__31419P ¬
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[2]~FFv Ÿ

LUT__31424v Ÿ
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[3]~FFl Ã

LUT__31429l Ã
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[4]~FF[ „

LUT__31434[ „
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[5]~FFl ≈

LUT__31439l ≈
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[6]~FFl Ô

LUT__31444l Ô
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[7]~FFc æ

LUT__31449c æ
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[8]~FF^ Ó

LUT__31454^ Ó
vomipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[9]~FFP À

LUT__31459P À
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[10]~FFt ’

LUT__31464t ’
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[11]~FFl –

LUT__31469l –
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[12]~FFP Ï

LUT__31474P Ï
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[13]~FFt «

LUT__31479t «
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[14]~FFo Ï

LUT__31484o Ï
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[15]~FFl ¿

LUT__31489l ¿
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[16]~FF\ Ô

LUT__31494\ Ô
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[17]~FFP Õ

LUT__31499P Õ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[18]~FFt €

LUT__31504t €
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[19]~FFi Õ

LUT__31509i Õ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[20]~FFS Í

LUT__31514S Í
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[21]~FFt Õ

LUT__31519t Õ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[22]~FFp Ó

LUT__31524p Ó
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[23]~FFq ¬

LUT__31529q ¬
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[24]~FFS Ó

LUT__31534S Ó
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[25]~FFP ø

LUT__31539P ø
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[26]~FFy ﬁ

LUT__31544y ﬁ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[27]~FFU Ã

LUT__31549U Ã
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[28]~FFU Ì

LUT__31554U Ì
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[29]~FFy »

LUT__31559y »
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[32]~FF[ Ò

LUT__31564[ Ò
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[33]~FFV ¬

LUT__31569V ¬
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[34]~FFy ‚

LUT__31574y ‚
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[35]~FF^ –

LUT__31579^ –
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[36]~FFP Â

LUT__31584P Â
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[37]~FFa ◊

LUT__31589a ◊
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[38]~FFh 

LUT__31594h 
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[39]~FFq æ

LUT__31599q æ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[40]~FFS ﬁ

LUT__31604S ﬁ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[41]~FFP –

LUT__31609P –
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[42]~FFo ‹

LUT__31614o ‹
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[43]~FF\  

LUT__31619\  
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[44]~FF^ Ë

LUT__31624^ Ë
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[45]~FFp “

LUT__31629p “
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[48]~FF^ €

LUT__31634^ €
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[49]~FFV ø

LUT__31639V ø
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[50]~FFt Ê

LUT__31644t Ê
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[51]~FFq …

LUT__31649q …
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[54]~FFh ﬁ

LUT__31654h ﬁ
wpmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/pixel_64b_remap[55]~FFc ø

LUT__31659c ø
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/next_state[1]~FFÅ À
rjmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/genblk4.depack56bit_inst/next_state[2]~FFÅ Ã
^Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[8]~FFh €

LUT__31671h €
^Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[7]~FFZ ¡

LUT__31677Z ¡
^Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[6]~FFj €

LUT__31679j €
^Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[5]~FFh ÷

LUT__31681h ÷
^Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[4]~FFl ÿ

LUT__31685l ÿ
^Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[3]~FFl ÷

LUT__31687l ÷
^Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[2]~FFl Ÿ

LUT__31689l Ÿ
^Wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[9]~FF\ Ã

LUT__31691\ Ã
bZmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_valid_64bit~FFá Ã

LUT__31675á Ã
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[12]~FF[ Ÿ

LUT__31693[ Ÿ
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[13]~FFj ”

LUT__31695j ”
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[14]~FFh À

LUT__31697h À
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[15]~FFd  

LUT__31699d  
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[16]~FFa  

LUT__31701a  
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[17]~FFh ”

LUT__31703h ”
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[18]~FFj ◊

LUT__31705j ◊
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[19]~FFe ¬

LUT__31707e ¬
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[22]~FFj ÿ

LUT__31709j ÿ
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[23]~FFl “

LUT__31711l “
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[24]~FFd €

LUT__31713d €
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[25]~FFc ’

LUT__31715c ’
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[26]~FFi Ÿ

LUT__31717i Ÿ
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[27]~FFZ ƒ

LUT__31719Z ƒ
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[28]~FFe ƒ

LUT__31721e ƒ
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[29]~FFt ∆

LUT__31723t ∆
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[32]~FFc ◊

LUT__31725c ◊
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[33]~FF[ ÿ

LUT__31727[ ÿ
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[34]~FFj ⁄

LUT__31729j ⁄
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[35]~FFq «

LUT__31731q «
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[36]~FFc ƒ

LUT__31733c ƒ
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[37]~FFo ’

LUT__31735o ’
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[38]~FFp Œ

LUT__31737p Œ
_Xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_data_64bit[39]~FFp À

LUT__31739p À
]Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/rd_rst_int~FFA ∞
Æ¶mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FFA Ø
]Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/wr_rst_int~FFd Ø
Æ¶mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FFd Æ
[Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[7]~FFj ≤
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i7j ≤
[Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[6]~FFj ±
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i6j ±
[Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[2]~FFj ≠
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i2j ≠
[Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[1]~FFj ¨
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i1j ¨
[Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[5]~FFj ∞
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i5j ∞
[Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[4]~FFj Ø
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i4j Ø
[Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[3]~FFj Æ
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i3j Æ
[Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[0]~FF\ ´
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[1]~FFc ∞
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i2c ∞
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[0]~FFc Ø
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i1c Ø
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[0]~FFh Ø

LUT__31752h Ø
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[3]~FF_ ≠

LUT__31759_ ≠
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[2]~FFT ±

LUT__31760T ±
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[1]~FFT ¥

LUT__31761T ¥
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[0]~FFT ∞

LUT__31762T ∞
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[0]~FFY ¶

LUT__31763Y ¶
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF; ≤

LUT__31764; ≤
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FFM ¥

LUT__31765M ¥
[Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[8]~FFj ≥
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i8j ≥
[Tmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/waddr[9]~FFj ¥
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i9j ¥
ohmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/waddr_cntr[10]~FFj µ
hamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_71/i10j µ
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[2]~FFc ±
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i3c ±
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[3]~FFc ≤
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i4c ≤
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[4]~FFc ≥
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i5c ≥
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[5]~FFc ¥
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i6c ¥
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[6]~FFc µ
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i7c µ
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[7]~FFc ∂
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i8c ∂
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[8]~FFc ∑
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i9c ∑
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[9]~FFc ∏
hamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i10c ∏
ohmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/raddr_cntr[10]~FFc π
hamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/add_44/i11c π
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[1]~FFh ∞

LUT__31798h ∞
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[2]~FFh ±

LUT__31751h ±
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[3]~FFh ≤

LUT__31750h ≤
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[4]~FFh ≥

LUT__31749h ≥
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[5]~FFh ¥

LUT__31748h ¥
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[6]~FFh µ

LUT__31747h µ
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[7]~FFh ∏

LUT__31746h ∏
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[8]~FFh π

LUT__31745h π
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[9]~FFh ∫

LUT__31744h ∫
çÖmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[10]~FFj ∫
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[4]~FF_ Æ

LUT__31758_ Æ
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[5]~FF_ Ø

LUT__31757_ Ø
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[6]~FF_ ∞

LUT__31756_ ∞
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[7]~FF_ ±

LUT__31755_ ±
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[8]~FF_ º

LUT__31754_ º
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[9]~FF_ ∏

LUT__31753_ ∏
çÖmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[10]~FF_ ∂
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[1]~FFc ≠

LUT__31799c ≠
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FFZ ´

LUT__31800Z ´
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FFb ∫

LUT__31801b ∫
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FF[ º

LUT__31802[ º
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FF9 §

LUT__318039 §
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FFc ´

LUT__31804c ´
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF^ µ

LUT__31805^ µ
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FF^ ∏

LUT__31806^ ∏
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FFZ ∫

LUT__31807Z ∫
xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FFY æ
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF_ æ

LUT__31808_ æ
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FFY ¨

LUT__31809Y ¨
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FFc ú

LUT__31810c ú
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FFO ∂

LUT__31811O ∂
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FFo ∑

LUT__31812o ∑
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]~FFm ≤

LUT__31813m ≤
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FF[ «

LUT__31814[ «
~wmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]~FFh ∂

LUT__31815h ∂
xmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[10]~FF_ ∑
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FF9 ü
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FF[ ∑
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FFg ∫
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][0]~FF^ ¶
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF_ ´
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF^ ∞
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FF^ ≥
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FFU ∫
çÖmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF^ æ
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[1]~FFh Æ
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF_ ¨
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FFg ª
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FF[ ∏
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FF9 †
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FFh ¨
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[0]~FF^ ß
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][1]~FFh ≠
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[7]~FF^ ±
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[8]~FF^ ¥
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[9]~FFU ª
Ç{mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[10]~FF^ ø
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FFh ´
ãÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FFT ∂
ãÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FFh ú
ãÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FF^ ¨
ãÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FFM Ø
ãÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF_ π
ãÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FFm ≠
ãÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF[ ¬
ãÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FFm ∂
åÑmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][10]~FF_ ≤
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF@ ≥
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF_ ∫
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FF^ ≠
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FFh ù
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FFT ∑
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FFt ∏
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FFM ∞
ãÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF@ ≤
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[7]~FFm Æ
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[8]~FF[ √
Åzmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[9]~FFm ∑
Ç{mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[10]~FF_ ≥
ãÉmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FFt ∑
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[3]~FFá ⁄

LUT__31819á ⁄
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[4]~FFá ﬂ

LUT__31830á ﬂ
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[5]~FFÇ ·

LUT__31833Ç ·
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[6]~FFá ‰

LUT__31840á ‰
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[7]~FFÅ ‹

LUT__31845Å ‹
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[8]~FFÇ Ë

LUT__31849Ç Ë
]Umipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[9]~FFá Î

LUT__31853á Î
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[10]~FFá È

LUT__31857á È
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[11]~FFÅ Î

LUT__31861Å Î
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[12]~FFÖ Î

LUT__31865Ö Î
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[13]~FFá Ì

LUT__31869á Ì
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[14]~FFÖ 

LUT__31873Ö 
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[15]~FFá Ò

LUT__31877á Ò
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[16]~FFÇ Ó

LUT__31881Ç Ó
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[17]~FFá Ï

LUT__31885á Ï
^Vmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/pixel_bits_cnt[18]~FFá 

LUT__31889á 
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[16]~FFõ È
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i16õ È
@8mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/init_cnt[17]~FFõ Í
<4mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/add_109/i17õ Í
pixel_cnt[1]~FFm Û

LUT__31891m Û
pixel_cnt[2]~FFm Ù

LUT__31892m Ù
pixel_cnt[3]~FFm ı

LUT__31893m ı
pixel_cnt[4]~FFm ˆ

LUT__31894m ˆ
pixel_cnt[5]~FFm ˚

LUT__31895m ˚
pixel_cnt[6]~FFm ¯

LUT__31896m ¯
pixel_cnt[7]~FFm ˘

LUT__31897m ˘
pixel_cnt[8]~FFm ˙

LUT__31898m ˙
pixel_cnt[9]~FFh ˆ

LUT__31899h ˆ
pixel_cnt[10]~FFm ¸

LUT__31900m ¸
äÇu_afifo_w32r8_reshape/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FFh è
92u_afifo_w32r8_reshape/u_efx_fifo_top/wr_rst_int~FFi Ä
äÇu_afifo_w32r8_reshape/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FFi ˇ
A:u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/n165~FFy Î
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FFh Û
g`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[0]~FFb Û

LUT__32079b Û
ZSu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FF^ ˜

LUT__32080^ ˜
70u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[0]~FFh Ò
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FFh Ù
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FFh Ú
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FFd ˙
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FFd ˘
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FFh ˜
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FFc ˆ
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[7]~FFh Å
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FFb ˛
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FFd ˝
KDu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FFc Ä
KDu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FFb É
KDu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[12]~FFd Ä
KDu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[13]~FFb Ö
g`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[1]~FFb Ù

LUT__32081b Ù
g`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[2]~FFb ı

LUT__32078b ı
g`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[3]~FFb ˆ

LUT__32077b ˆ
g`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[4]~FFb ˜

LUT__32076b ˜
g`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[5]~FFb ¯

LUT__32075b ¯
g`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[6]~FFb ˘

LUT__32074b ˘
g`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[7]~FFh ˙

LUT__32073h ˙
g`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[8]~FFh ˚

LUT__32072h ˚
ZSu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FFd ¸

LUT__32082d ¸
ZSu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FFZ Ú

LUT__32083Z Ú
ZSu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF^ ˘

LUT__32084^ ˘
ZSu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FF_ â

LUT__32085_ â
ZSu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FF\ ¯

LUT__32086\ ¯
ZSu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FFb è

LUT__32087b è
ZSu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]~FFc ˇ

LUT__32088c ˇ
ZSu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FFb ˇ

LUT__32089b ˇ
ZSu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]~FF_ ı

LUT__32090_ ı
[Tu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[10]~FF] ¸

LUT__32091] ¸
[Tu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[11]~FFc ˝

LUT__32092c ˝
[Tu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[12]~FF_ ˛
f_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FFa ¯
f_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FFd â
f_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FFc ˘
f_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FFc ˜
f_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FF_ Ú
f_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FFh ˇ
f_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FFg ˇ
f_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FFd ı
g`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][10]~FFb ¸
g`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][11]~FFh ˝
g`u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][12]~FFd ˛
]Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FFd ¯
]Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FF_ Û
]Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FFc ˙
]Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FFd ä
]Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FFa ˘
]Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FFg ê
]Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FFc ¯
f_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FFd ˜
]Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[7]~FFh Ä
]Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[8]~FFg Ä
]Vu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[9]~FFd ˆ
^Wu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[10]~FFb ˝
^Wu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[11]~FFh ˛
^Wu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[12]~FFd ˇ
f_u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FFg è
70u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[1]~FFi Ú
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i1i Ú
70u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[2]~FFi Û
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i2i Û
70u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[3]~FFi Ù
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i3i Ù
70u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[4]~FFi ı
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i4i ı
70u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[5]~FFi ˆ
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i5i ˆ
70u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[6]~FFi ˜
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i6i ˜
70u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[7]~FFi ¯
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i7i ¯
70u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[8]~FFi ˘
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i8i ˘
70u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[9]~FFi ˙
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i9i ˙
81u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[10]~FFi ˚
D=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i10i ˚
81u_afifo_w32r8_reshape/u_efx_fifo_top/waddr[11]~FFi ¸
D=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i11i ¸
KDu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[12]~FFi ˝
D=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_47/i12i ˝
DR0/dff_5/i16_rst_0~FF" j
DR0/dff_5/i16_rst_1~FF" l
DR0/dff_5/i16_rst_2~FF" m
DR0/dff_5/i16_rst_3~FF m
DR0/dff_5/i16_rst_6~FF j
DR0/dff_5/i16_rst_4~FF l
DR0/dff_5/i16_rst_5~FF k
DR0/dff_5/i24_rst_6~FF p
DR0/dff_5/i24_rst_5~FF o
DR0/dff_5/i24_rst_4~FF i
DR0/dff_5/i24_rst_3~FF h
DR0/dff_5/i24_rst_2~FF g
DR0/dff_5/i24_rst_1~FF f
DR0/dff_5/i24_rst_0~FF# i
DR0/dff_5/i32_rst_6~FF" g
DR0/dff_5/i32_rst_5~FF# l
DR0/dff_5/i32_rst_4~FF# m
DR0/dff_5/i32_rst_3~FF# n
DR0/dff_5/i32_rst_2~FF# o
DR0/dff_5/i32_rst_1~FF" o
DR0/dff_5/i32_rst_0~FF" n
DR0/dff_5/i40_rst_6~FF b
DR0/dff_5/i40_rst_5~FF" b
DR0/dff_5/i40_rst_4~FF" c
DR0/dff_5/i40_rst_3~FF" h
DR0/dff_5/i40_rst_2~FF" i
DR0/dff_5/i40_rst_1~FF" d
DR0/dff_5/i40_rst_0~FF" e
DR0/dff_5/i48_rst_6~FF \
DR0/dff_5/i48_rst_5~FF ]
DR0/dff_5/i48_rst_4~FF ^
DR0/dff_5/i48_rst_3~FF _
DR0/dff_5/i48_rst_2~FF `
DR0/dff_5/i48_rst_1~FF a
DR0/dff_5/i48_rst_0~FF d
DR0/dff_5/i56_rst_6~FF" `
DR0/dff_5/i56_rst_5~FF" a
DR0/dff_5/i56_rst_4~FF# d
DR0/dff_5/i56_rst_3~FF# c
DR0/dff_5/i56_rst_2~FF# b
DR0/dff_5/i56_rst_1~FF# a
DR0/dff_5/i56_rst_0~FF Z
DR0/dff_5/i64_rst_6~FF" \
DR0/dff_5/i64_rst_5~FF" [
DR0/dff_5/i64_rst_4~FF" T
DR0/dff_5/i64_rst_3~FF" U
DR0/dff_5/i64_rst_2~FF" V
DR0/dff_5/i64_rst_1~FF" W
DR0/dff_5/i64_rst_0~FF" X
DR0/dff_5/i72_rst_6~FF- ^
DR0/dff_5/i72_rst_5~FF- _
DR0/dff_5/i72_rst_4~FF- `
DR0/dff_5/i72_rst_3~FF, `
DR0/dff_5/i72_rst_2~FF# `
DR0/dff_5/i72_rst_1~FF# ^
DR0/dff_5/i72_rst_0~FF" ^
DR0/dff_5/i80_rst_6~FF/ T
DR0/dff_5/i80_rst_5~FF/ U
DR0/dff_5/i80_rst_4~FF- X
DR0/dff_5/i80_rst_3~FF- Y
DR0/dff_5/i80_rst_2~FF- Z
DR0/dff_5/i80_rst_1~FF- [
DR0/dff_5/i80_rst_0~FF- \
DR0/dff_5/i88_rst_6~FF* S
DR0/dff_5/i88_rst_5~FF* R
DR0/dff_5/i88_rst_4~FF, R
DR0/dff_5/i88_rst_3~FF, S
DR0/dff_5/i88_rst_2~FF, T
DR0/dff_5/i88_rst_1~FF, U
DR0/dff_5/i88_rst_0~FFK U
DR0/dff_5/i96_rst_6~FF+ U
DR0/dff_5/i96_rst_5~FF+ T
DR0/dff_5/i96_rst_4~FF+ S
DR0/dff_5/i96_rst_3~FF" S
DR0/dff_5/i96_rst_2~FF U
DR0/dff_5/i96_rst_1~FF V
DR0/dff_5/i96_rst_0~FF W
DR0/dff_5/i104_rst_6~FF/ Z
DR0/dff_5/i104_rst_5~FF/ [
DR0/dff_5/i104_rst_4~FF* _
DR0/dff_5/i104_rst_3~FF* ^
DR0/dff_5/i104_rst_2~FF* ]
DR0/dff_5/i104_rst_1~FF* V
DR0/dff_5/i104_rst_0~FF. V
DR0/dff_5/i112_rst_6~FF* X
DR0/dff_5/i112_rst_5~FF* W
DR0/dff_5/i112_rst_4~FF+ W
DR0/dff_5/i112_rst_3~FF+ V
DR0/dff_5/i112_rst_2~FF+ Y
DR0/dff_5/i112_rst_1~FF+ X
DR0/dff_5/i112_rst_0~FF/ X
DR0/dff_5/i120_rst_6~FF, Y
DR0/dff_5/i120_rst_5~FF, X
DR0/dff_5/i120_rst_4~FF, W
DR0/dff_5/i120_rst_3~FF, V
DR0/dff_5/i120_rst_2~FF- V
DR0/dff_5/i120_rst_1~FF- W
DR0/dff_5/i120_rst_0~FF. W
DR0/dff_5/i128_rst_6~FF" Y
DR0/dff_5/i128_rst_5~FF" Z
DR0/dff_5/i128_rst_4~FF, \
DR0/dff_5/i128_rst_3~FF, ]
DR0/dff_5/i128_rst_2~FF, ^
DR0/dff_5/i128_rst_1~FF, _
DR0/dff_5/i128_rst_0~FF, [
DR0/dff_5/i136_rst_6~FF. ^
DR0/dff_5/i136_rst_5~FF. ]
DR0/dff_5/i136_rst_4~FF* a
DR0/dff_5/i136_rst_3~FF* `
DR0/dff_5/i136_rst_2~FF* \
DR0/dff_5/i136_rst_1~FF* [
DR0/dff_5/i136_rst_0~FF* Z
DR0/dff_5/i144_rst_6~FF+ `
DR0/dff_5/i144_rst_5~FF+ _
DR0/dff_5/i144_rst_4~FF+ ^
DR0/dff_5/i144_rst_3~FF+ ]
DR0/dff_5/i144_rst_2~FF+ \
DR0/dff_5/i144_rst_1~FF+ [
DR0/dff_5/i144_rst_0~FF. [
DR0/dff_5/i152_rst_6~FF/ ^
DR0/dff_5/i152_rst_5~FF/ _
DR0/dff_5/i152_rst_4~FF/ `
DR0/dff_5/i152_rst_3~FF- c
DR0/dff_5/i152_rst_2~FF- b
DR0/dff_5/i152_rst_1~FF- a
DR0/dff_5/i152_rst_0~FF, a
DR0/dff_5/i160_rst_6~FF/ h
DR0/dff_5/i160_rst_5~FF/ i
DR0/dff_5/i160_rst_4~FF/ j
DR0/dff_5/i160_rst_3~FF/ d
DR0/dff_5/i160_rst_2~FF/ c
DR0/dff_5/i160_rst_1~FF/ b
DR0/dff_5/i160_rst_0~FF/ \
DR0/dff_5/i168_rst_6~FF, b
DR0/dff_5/i168_rst_5~FF, c
DR0/dff_5/i168_rst_4~FF, d
DR0/dff_5/i168_rst_3~FF, e
DR0/dff_5/i168_rst_2~FF* e
DR0/dff_5/i168_rst_1~FF* f
DR0/dff_5/i168_rst_0~FF* g
DR0/dff_5/i176_rst_6~FF. _
DR0/dff_5/i176_rst_5~FF2 _
DR0/dff_5/i176_rst_4~FF2 `
DR0/dff_5/i176_rst_3~FF2 a
DR0/dff_5/i176_rst_2~FF2 b
DR0/dff_5/i176_rst_1~FF2 c
DR0/dff_5/i176_rst_0~FF, f
DR0/dff_5/i184_rst_6~FF2 h
DR0/dff_5/i184_rst_5~FF2 i
DR0/dff_5/i184_rst_4~FF2 j
DR0/dff_5/i184_rst_3~FF. d
DR0/dff_5/i184_rst_2~FF. c
DR0/dff_5/i184_rst_1~FF. b
DR0/dff_5/i184_rst_0~FF. a
DR0/dff_5/i192_rst_6~FF. h
DR0/dff_5/i192_rst_5~FF+ h
DR0/dff_5/i192_rst_4~FF+ d
DR0/dff_5/i192_rst_3~FFE d
DR0/dff_5/i192_rst_2~FFE e
DR0/dff_5/i192_rst_1~FF2 e
DR0/dff_5/i192_rst_0~FF2 f
DR0/dff_5/i200_rst_6~FF+ g
DR0/dff_5/i200_rst_5~FF+ f
DR0/dff_5/i200_rst_4~FF+ e
DR0/dff_5/i200_rst_3~FF- d
DR0/dff_5/i200_rst_2~FF- e
DR0/dff_5/i200_rst_1~FF- f
DR0/dff_5/i200_rst_0~FF- g
DR0/dff_5/i208_rst_6~FF+ l
DR0/dff_5/i208_rst_5~FF+ i
DR0/dff_5/i208_rst_4~FF, i
DR0/dff_5/i208_rst_3~FF, h
DR0/dff_5/i208_rst_2~FF- h
DR0/dff_5/i208_rst_1~FF- i
DR0/dff_5/i208_rst_0~FF- j
DR0/dff_5/i216_rst_6~FF* n
DR0/dff_5/i216_rst_5~FF* m
DR0/dff_5/i216_rst_4~FF* l
DR0/dff_5/i216_rst_3~FF* k
DR0/dff_5/i216_rst_2~FF* j
DR0/dff_5/i216_rst_1~FF* i
DR0/dff_5/i216_rst_0~FF# k
DR0/dff_5/i224_rst_6~FF/ m
DR0/dff_5/i224_rst_5~FF. m
DR0/dff_5/i224_rst_4~FF. l
DR0/dff_5/i224_rst_3~FF. k
DR0/dff_5/i224_rst_2~FF, k
DR0/dff_5/i224_rst_1~FF, j
DR0/dff_5/i224_rst_0~FF* p
DR0/dff_5/i232_rst_6~FF2 n
DR0/dff_5/i232_rst_5~FF. n
DR0/dff_5/i232_rst_4~FF. o
DR0/dff_5/i232_rst_3~FF/ q
DR0/dff_5/i232_rst_2~FF/ l
DR0/dff_5/i232_rst_1~FF/ k
DR0/dff_5/i232_rst_0~FF/ o
DR0/dff_5/i240_rst_6~FF+ s
DR0/dff_5/i240_rst_5~FF+ t
DR0/dff_5/i240_rst_4~FF2 t
DR0/dff_5/i240_rst_3~FF2 r
DR0/dff_5/i240_rst_2~FF2 q
DR0/dff_5/i240_rst_1~FF. q
DR0/dff_5/i240_rst_0~FF. p
DR0/dff_5/i248_rst_6~FF, q
DR0/dff_5/i248_rst_5~FF, p
DR0/dff_5/i248_rst_4~FF+ m
DR0/dff_5/i248_rst_3~FF+ n
DR0/dff_5/i248_rst_2~FF+ o
DR0/dff_5/i248_rst_1~FF+ p
DR0/dff_5/i248_rst_0~FF+ q
DR0/dff_5/i256_rst_6~FF+ u
DR0/dff_5/i256_rst_5~FF, u
DR0/dff_5/i256_rst_4~FF, t
DR0/dff_5/i256_rst_3~FF, s
DR0/dff_5/i256_rst_2~FF* t
DR0/dff_5/i256_rst_1~FF* s
DR0/dff_5/i256_rst_0~FF* r
DR0/dff_5/i264_rst_6~FF- v
DR0/dff_5/i264_rst_5~FF- u
DR0/dff_5/i264_rst_4~FF- t
DR0/dff_5/i264_rst_3~FF- w
DR0/dff_5/i264_rst_2~FF- x
DR0/dff_5/i264_rst_1~FF+ x
DR0/dff_5/i264_rst_0~FF+ w
DR0/dff_5/i272_rst_6~FF, l
DR0/dff_5/i272_rst_5~FF. r
DR0/dff_5/i272_rst_4~FF. s
DR0/dff_5/i272_rst_3~FF. t
DR0/dff_5/i272_rst_2~FF. v
DR0/dff_5/i272_rst_1~FF. u
DR0/dff_5/i272_rst_0~FF/ u
DR0/dff_5/i280_rst_6~FF- o
DR0/dff_5/i280_rst_5~FF- p
DR0/dff_5/i280_rst_4~FF- q
DR0/dff_5/i280_rst_3~FF- r
DR0/dff_5/i280_rst_2~FF, r
DR0/dff_5/i280_rst_1~FF, o
DR0/dff_5/i280_rst_0~FF, n
DR0/dff_5/i288_rst_6~FF: Å
DR0/dff_5/i288_rst_5~FF3 }
DR0/dff_5/i288_rst_4~FF3 |
DR0/dff_5/i288_rst_3~FF2 u
DR0/dff_5/i288_rst_2~FF- k
DR0/dff_5/i288_rst_1~FF- l
DR0/dff_5/i288_rst_0~FF- m
DR0/dff_5/i296_rst_6~FF2 |
DR0/dff_5/i296_rst_5~FF2 {
DR0/dff_5/i296_rst_4~FF2 }
DR0/dff_5/i296_rst_3~FF2 ~
DR0/dff_5/i296_rst_2~FF2 
DR0/dff_5/i296_rst_1~FF< 
DR0/dff_5/i296_rst_0~FF< Ä
DR0/dff_5/i304_rst_6~FF: Ç
DR0/dff_5/i304_rst_5~FF: É
DR0/dff_5/i304_rst_4~FF8 É
DR0/dff_5/i304_rst_3~FF8 â
DR0/dff_5/i304_rst_2~FF8 à
DR0/dff_5/i304_rst_1~FF8 Ç
DR0/dff_5/i304_rst_0~FF8 }
DR0/dff_5/i312_rst_6~FFF q
DR0/dff_5/i312_rst_5~FFP |
DR0/dff_5/i312_rst_4~FFP {
DR0/dff_5/i312_rst_3~FFP z
DR0/dff_5/i312_rst_2~FFR z
DR0/dff_5/i312_rst_1~FFR {
DR0/dff_5/i312_rst_0~FFA {
DR0/dff_5/i321_rst_1~FFF h
DR0/dff_5/i321_rst_0~FFF i
DR0/dff_5/i313_rst_0~FFF o
DR0/dff_5/i329_rst_6~FFI i
DR0/dff_5/i329_rst_5~FFI d
DR0/dff_5/i329_rst_4~FFI c
DR0/dff_5/i329_rst_3~FFI _
DR0/dff_5/i329_rst_2~FFI `
DR0/dff_5/i329_rst_1~FFI a
DR0/dff_5/i329_rst_0~FFF a
DR0/dff_5/i337_rst_6~FFI h
DR0/dff_5/i337_rst_5~FFI p
DR0/dff_5/i337_rst_4~FFI o
DR0/dff_5/i337_rst_3~FFI n
DR0/dff_5/i337_rst_2~FFI m
DR0/dff_5/i337_rst_1~FFI l
DR0/dff_5/i337_rst_0~FFI k
DR0/dff_5/i345_rst_6~FFX ~
DR0/dff_5/i345_rst_5~FFF t
DR0/dff_5/i345_rst_4~FFF s
DR0/dff_5/i345_rst_3~FFF m
DR0/dff_5/i345_rst_2~FFF l
DR0/dff_5/i345_rst_1~FFE f
DR0/dff_5/i345_rst_0~FFE g
DR0/dff_5/i353_rst_6~FFZ r
DR0/dff_5/i353_rst_5~FFZ s
DR0/dff_5/i353_rst_4~FFZ t
DR0/dff_5/i353_rst_3~FFZ u
DR0/dff_5/i353_rst_2~FFZ v
DR0/dff_5/i353_rst_1~FFZ w
DR0/dff_5/i353_rst_0~FFZ x
DR0/dff_5/i361_rst_6~FFS {
DR0/dff_5/i361_rst_5~FFS |
DR0/dff_5/i361_rst_4~FFR |
DR0/dff_5/i361_rst_3~FFR }
DR0/dff_5/i361_rst_2~FFR ~
DR0/dff_5/i361_rst_1~FFR 
DR0/dff_5/i361_rst_0~FFR Ä
DR0/dff_5/i369_rst_6~FFI y
DR0/dff_5/i369_rst_5~FFO z
DR0/dff_5/i369_rst_4~FFO {
DR0/dff_5/i369_rst_3~FFO |
DR0/dff_5/i369_rst_2~FFO }
DR0/dff_5/i369_rst_1~FFO ~
DR0/dff_5/i369_rst_0~FFS ~
DR0/dff_5/i377_rst_6~FFF y
DR0/dff_5/i377_rst_5~FF@ ~
DR0/dff_5/i377_rst_4~FF@ 
DR0/dff_5/i377_rst_3~FF7 
DR0/dff_5/i377_rst_2~FF7 ~
DR0/dff_5/i377_rst_1~FF, y
DR0/dff_5/i377_rst_0~FF, x
DR0/dff_5/i385_rst_6~FF@ |
DR0/dff_5/i385_rst_5~FF@ {
DR0/dff_5/i385_rst_4~FF@ z
DR0/dff_5/i385_rst_3~FFD z
DR0/dff_5/i385_rst_2~FFD {
DR0/dff_5/i385_rst_1~FFD |
DR0/dff_5/i385_rst_0~FFF w
DR0/dff_5/i393_rst_6~FF9 Å
DR0/dff_5/i393_rst_5~FF9 Ç
DR0/dff_5/i393_rst_4~FF9 É
DR0/dff_5/i393_rst_3~FF9 Ñ
DR0/dff_5/i393_rst_2~FF9 Ö
DR0/dff_5/i393_rst_1~FF@ Å
DR0/dff_5/i393_rst_0~FF@ Ä
DR0/dff_5/i401_rst_6~FF5 Å
DR0/dff_5/i401_rst_5~FF5 Ç
DR0/dff_5/i401_rst_4~FF3 Ç
DR0/dff_5/i401_rst_3~FF3 Å
DR0/dff_5/i401_rst_2~FF3 Ä
DR0/dff_5/i401_rst_1~FF3 
DR0/dff_5/i401_rst_0~FF9 
DR0/dff_5/i409_rst_6~FF3 Ñ
DR0/dff_5/i409_rst_5~FF9 á
DR0/dff_5/i409_rst_4~FF8 á
DR0/dff_5/i409_rst_3~FF8 Ü
DR0/dff_5/i409_rst_2~FF8 Å
DR0/dff_5/i409_rst_1~FF8 Ä
DR0/dff_5/i409_rst_0~FF7 Ä
DR0/dff_5/i417_rst_6~FF( }
DR0/dff_5/i417_rst_5~FF* u
DR0/dff_5/i417_rst_4~FF* v
DR0/dff_5/i417_rst_3~FF* w
DR0/dff_5/i417_rst_2~FF, v
DR0/dff_5/i417_rst_1~FF, w
DR0/dff_5/i417_rst_0~FF3 ~
DR0/dff_5/i425_rst_6~FF" s
DR0/dff_5/i425_rst_5~FF" t
DR0/dff_5/i425_rst_4~FF" u
DR0/dff_5/i425_rst_3~FF" v
DR0/dff_5/i425_rst_2~FF" w
DR0/dff_5/i425_rst_1~FF( z
DR0/dff_5/i425_rst_0~FF( {
DR0/dff_5/i433_rst_6~FF) Ñ
DR0/dff_5/i433_rst_5~FF& É
DR0/dff_5/i433_rst_4~FF& Ç
DR0/dff_5/i433_rst_3~FF& Å
DR0/dff_5/i433_rst_2~FF& Ä
DR0/dff_5/i433_rst_1~FF) |
DR0/dff_5/i433_rst_0~FF) {
DR0/dff_5/i441_rst_6~FF) Ü
DR0/dff_5/i441_rst_5~FF) Ö
DR0/dff_5/i441_rst_4~FF( 
DR0/dff_5/i441_rst_3~FF( Ä
DR0/dff_5/i441_rst_2~FF( Å
DR0/dff_5/i441_rst_1~FF( Ç
DR0/dff_5/i441_rst_0~FF) Ç
DR0/dff_5/i449_rst_6~FF( Ü
DR0/dff_5/i449_rst_5~FF( Ö
DR0/dff_5/i449_rst_4~FF( Ñ
DR0/dff_5/i449_rst_3~FF( ä
DR0/dff_5/i449_rst_2~FF) ä
DR0/dff_5/i449_rst_1~FF) â
DR0/dff_5/i449_rst_0~FF) à
DR0/dff_5/i457_rst_6~FF& Ü
DR0/dff_5/i457_rst_5~FF& à
DR0/dff_5/i457_rst_4~FF& ã
DR0/dff_5/i457_rst_3~FF& ä
DR0/dff_5/i457_rst_2~FF& â
DR0/dff_5/i457_rst_1~FF( â
DR0/dff_5/i457_rst_0~FF( à
DR0/dff_5/i465_rst_6~FF) ê
DR0/dff_5/i465_rst_5~FF) ë
DR0/dff_5/i465_rst_4~FF) ã
DR0/dff_5/i465_rst_3~FF) å
DR0/dff_5/i465_rst_2~FF) ç
DR0/dff_5/i465_rst_1~FF) é
DR0/dff_5/i465_rst_0~FF) è
DR0/dff_5/i473_rst_6~FF( í
DR0/dff_5/i473_rst_5~FF( ë
DR0/dff_5/i473_rst_4~FF( ã
DR0/dff_5/i473_rst_3~FF( å
DR0/dff_5/i473_rst_2~FF( ç
DR0/dff_5/i473_rst_1~FF( é
DR0/dff_5/i473_rst_0~FF( è
DR0/dff_5/i481_rst_6~FF) ï
DR0/dff_5/i481_rst_5~FF) î
DR0/dff_5/i481_rst_4~FF) ì
DR0/dff_5/i481_rst_3~FF) í
DR0/dff_5/i481_rst_2~FF) ò
DR0/dff_5/i481_rst_1~FF) ô
DR0/dff_5/i481_rst_0~FF& ì
DR0/dff_5/i489_rst_6~FF( ñ
DR0/dff_5/i489_rst_5~FF( ï
DR0/dff_5/i489_rst_4~FF( î
DR0/dff_5/i489_rst_3~FF( ô
DR0/dff_5/i489_rst_2~FF( ò
DR0/dff_5/i489_rst_1~FF( ó
DR0/dff_5/i489_rst_0~FF) ó
DR0/dff_5/i497_rst_6~FF( †
DR0/dff_5/i497_rst_5~FF( °
DR0/dff_5/i497_rst_4~FF( û
DR0/dff_5/i497_rst_3~FF( ù
DR0/dff_5/i497_rst_2~FF( ú
DR0/dff_5/i497_rst_1~FF( õ
DR0/dff_5/i497_rst_0~FF( ö
DR0/dff_5/i505_rst_6~FF& û
DR0/dff_5/i505_rst_5~FF& ù
DR0/dff_5/i505_rst_4~FF) õ
DR0/dff_5/i505_rst_3~FF) ú
DR0/dff_5/i505_rst_2~FF) ù
DR0/dff_5/i505_rst_1~FF) û
DR0/dff_5/i505_rst_0~FF) ü
DR0/dff_5/i513_rst_6~FF+ ¶
DR0/dff_5/i513_rst_5~FF+ ß
DR0/dff_5/i513_rst_4~FF& §
DR0/dff_5/i513_rst_3~FF& £
DR0/dff_5/i513_rst_2~FF& ¢
DR0/dff_5/i513_rst_1~FF& °
DR0/dff_5/i513_rst_0~FF& †
DR0/dff_5/i521_rst_6~FF4 ©
DR0/dff_5/i521_rst_5~FF4 ™
DR0/dff_5/i521_rst_4~FFA ´
DR0/dff_5/i521_rst_3~FFA ¨
DR0/dff_5/i521_rst_2~FFA ≠
DR0/dff_5/i521_rst_1~FF2 ≠
DR0/dff_5/i521_rst_0~FF2 ¨
DR0/dff_5/i529_rst_6~FF2 Æ
DR0/dff_5/i529_rst_5~FF4 ¶
DR0/dff_5/i529_rst_4~FF4 •
DR0/dff_5/i529_rst_3~FF4 ü
DR0/dff_5/i529_rst_2~FF4 û
DR0/dff_5/i529_rst_1~FF4 ù
DR0/dff_5/i529_rst_0~FF4 £
DR0/dff_5/i537_rst_6~FF2 ö
DR0/dff_5/i537_rst_5~FF+ ®
DR0/dff_5/i537_rst_4~FF+ ©
DR0/dff_5/i537_rst_3~FF+ ™
DR0/dff_5/i537_rst_2~FF+ ´
DR0/dff_5/i537_rst_1~FF+ ¨
DR0/dff_5/i537_rst_0~FF+ ≠
DR0/dff_5/i545_rst_6~FF3 °
DR0/dff_5/i545_rst_5~FF) †
DR0/dff_5/i545_rst_4~FF5 †
DR0/dff_5/i545_rst_3~FF5 °
DR0/dff_5/i545_rst_2~FF2 °
DR0/dff_5/i545_rst_1~FF2 ¢
DR0/dff_5/i545_rst_0~FF2 ú
DR0/dff_5/i553_rst_6~FF3 ô
DR0/dff_5/i553_rst_5~FF3 ö
DR0/dff_5/i553_rst_4~FF3 õ
DR0/dff_5/i553_rst_3~FF3 ú
DR0/dff_5/i553_rst_2~FF3 ù
DR0/dff_5/i553_rst_1~FF3 û
DR0/dff_5/i553_rst_0~FF3 ü
DR0/dff_5/i561_rst_6~FF4 ß
DR0/dff_5/i561_rst_5~FF2 û
DR0/dff_5/i561_rst_4~FF2 ô
DR0/dff_5/i561_rst_3~FF& ô
DR0/dff_5/i561_rst_2~FF& ò
DR0/dff_5/i561_rst_1~FF+ ¢
DR0/dff_5/i561_rst_0~FF+ £
DR0/dff_5/i569_rst_6~FF2 ¡
DR0/dff_5/i569_rst_5~FF2 ≈
DR0/dff_5/i569_rst_4~FF> ≈
DR0/dff_5/i569_rst_3~FF> ƒ
DR0/dff_5/i569_rst_2~FF> √
DR0/dff_5/i569_rst_1~FF> ¬
DR0/dff_5/i569_rst_0~FF> ¡
DR0/dff_5/i577_rst_6~FF2 ™
DR0/dff_5/i577_rst_5~FF2 ∂
DR0/dff_5/i577_rst_4~FF2 ∑
DR0/dff_5/i577_rst_3~FF2 º
DR0/dff_5/i577_rst_2~FF2 Ω
DR0/dff_5/i577_rst_1~FF2 æ
DR0/dff_5/i577_rst_0~FF2 ø
DR0/dff_5/i585_rst_6~FF2 ß
DR0/dff_5/i585_rst_5~FF2 ¶
DR0/dff_5/i585_rst_4~FF2 •
DR0/dff_5/i585_rst_3~FF+ •
DR0/dff_5/i585_rst_2~FF+ §
DR0/dff_5/i585_rst_1~FF4 °
DR0/dff_5/i585_rst_0~FF4 †
DR0/dff_5/i593_rst_6~FF> •
DR0/dff_5/i593_rst_5~FF> §
DR0/dff_5/i593_rst_4~FF> £
DR0/dff_5/i593_rst_3~FF: ú
DR0/dff_5/i593_rst_2~FF9 ú
DR0/dff_5/i593_rst_1~FF4 ú
DR0/dff_5/i593_rst_0~FF2 ü
DR0/dff_5/i601_rst_6~FF4 ¨
DR0/dff_5/i601_rst_5~FF4 ´
DR0/dff_5/i601_rst_4~FF7 °
DR0/dff_5/i601_rst_3~FF7 †
DR0/dff_5/i601_rst_2~FF< †
DR0/dff_5/i601_rst_1~FFA õ
DR0/dff_5/i601_rst_0~FFA ö
DR0/dff_5/i609_rst_6~FF2 π
DR0/dff_5/i609_rst_5~FF2 ∫
DR0/dff_5/i609_rst_4~FF+ π
DR0/dff_5/i609_rst_3~FF+ ∏
DR0/dff_5/i609_rst_2~FF+ ∑
DR0/dff_5/i609_rst_1~FF+ ∂
DR0/dff_5/i609_rst_0~FF4 Æ
DR0/dff_5/i617_rst_6~FF2 Ø
DR0/dff_5/i617_rst_5~FF2 ∞
DR0/dff_5/i617_rst_4~FF2 ±
DR0/dff_5/i617_rst_3~FF2 ≤
DR0/dff_5/i617_rst_2~FF2 ≥
DR0/dff_5/i617_rst_1~FF2 ¥
DR0/dff_5/i617_rst_0~FF2 µ
DR0/dff_5/i625_rst_6~FF@ ò
DR0/dff_5/i625_rst_5~FF@ ú
DR0/dff_5/i625_rst_4~FF@ ù
DR0/dff_5/i625_rst_3~FF@ £
DR0/dff_5/i625_rst_2~FF@ ®
DR0/dff_5/i625_rst_1~FF@ ¨
DR0/dff_5/i625_rst_0~FF@ ´
DR0/dff_5/i634_rst_1~FFE ì
DR0/dff_5/i634_rst_0~FFE í
DR0/dff_5/i626_rst_0~FFK ì
DR0/dff_5/i642_rst_6~FFE û
DR0/dff_5/i642_rst_5~FFE ü
DR0/dff_5/i642_rst_4~FFE †
DR0/dff_5/i642_rst_3~FFE °
DR0/dff_5/i642_rst_2~FFK °
DR0/dff_5/i642_rst_1~FFF ú
DR0/dff_5/i642_rst_0~FFF ó
DR0/dff_5/i650_rst_6~FFA ù
DR0/dff_5/i650_rst_5~FFD ù
DR0/dff_5/i650_rst_4~FFD ô
DR0/dff_5/i650_rst_3~FFD ö
DR0/dff_5/i650_rst_2~FFD õ
DR0/dff_5/i650_rst_1~FFD ú
DR0/dff_5/i650_rst_0~FFE ú
DR0/dff_5/i658_rst_6~FFA ü
DR0/dff_5/i658_rst_5~FFD ü
DR0/dff_5/i658_rst_4~FFD £
DR0/dff_5/i658_rst_3~FFD ¢
DR0/dff_5/i658_rst_2~FFD °
DR0/dff_5/i658_rst_1~FFD û
DR0/dff_5/i658_rst_0~FFA û
DR0/dff_5/i666_rst_6~FF@ §
DR0/dff_5/i666_rst_5~FF@ •
DR0/dff_5/i666_rst_4~FF@ ¶
DR0/dff_5/i666_rst_3~FF@ ß
DR0/dff_5/i666_rst_2~FFA £
DR0/dff_5/i666_rst_1~FFA ¢
DR0/dff_5/i666_rst_0~FFA °
DR0/dff_5/i674_rst_6~FF@ û
DR0/dff_5/i674_rst_5~FF@ ó
DR0/dff_5/i674_rst_4~FF@ ñ
DR0/dff_5/i674_rst_3~FF@ ö
DR0/dff_5/i674_rst_2~FF@ ü
DR0/dff_5/i674_rst_1~FF@ †
DR0/dff_5/i674_rst_0~FF@ °
DR0/dff_5/i682_rst_6~FF8 †
DR0/dff_5/i682_rst_5~FF8 °
DR0/dff_5/i682_rst_4~FF< °
DR0/dff_5/i682_rst_3~FF< ú
DR0/dff_5/i682_rst_2~FF< ù
DR0/dff_5/i682_rst_1~FF< û
DR0/dff_5/i682_rst_0~FF< ü
DR0/dff_5/i690_rst_6~FF5 õ
DR0/dff_5/i690_rst_5~FF5 ö
DR0/dff_5/i690_rst_4~FF4 ö
DR0/dff_5/i690_rst_3~FF8 ö
DR0/dff_5/i690_rst_2~FF8 õ
DR0/dff_5/i690_rst_1~FF8 ú
DR0/dff_5/i690_rst_0~FF8 ù
DR0/dff_5/i698_rst_6~FF5 ó
DR0/dff_5/i698_rst_5~FF5 ù
DR0/dff_5/i698_rst_4~FF9 ù
DR0/dff_5/i698_rst_3~FF9 û
DR0/dff_5/i698_rst_2~FF7 û
DR0/dff_5/i698_rst_1~FF7 ù
DR0/dff_5/i698_rst_0~FF7 ú
DR0/dff_5/i706_rst_6~FF8 ò
DR0/dff_5/i706_rst_5~FF8 ô
DR0/dff_5/i706_rst_4~FF4 ô
DR0/dff_5/i706_rst_3~FF4 ï
DR0/dff_5/i706_rst_2~FF4 ñ
DR0/dff_5/i706_rst_1~FF3 í
DR0/dff_5/i706_rst_0~FF3 ë
DR0/dff_5/i714_rst_6~FF< í
DR0/dff_5/i714_rst_5~FF5 î
DR0/dff_5/i714_rst_4~FF5 ì
DR0/dff_5/i714_rst_3~FF8 ì
DR0/dff_5/i714_rst_2~FF8 î
DR0/dff_5/i714_rst_1~FF8 ï
DR0/dff_5/i714_rst_0~FF8 ñ
DR0/dff_5/i722_rst_6~FF9 ô
DR0/dff_5/i722_rst_5~FF< ò
DR0/dff_5/i722_rst_4~FF< ó
DR0/dff_5/i722_rst_3~FF< ç
DR0/dff_5/i722_rst_2~FF< é
DR0/dff_5/i722_rst_1~FF< è
DR0/dff_5/i722_rst_0~FF< ê
DR0/dff_5/i730_rst_6~FFD ò
DR0/dff_5/i730_rst_5~FFD ì
DR0/dff_5/i730_rst_4~FFD í
DR0/dff_5/i730_rst_3~FF< ô
DR0/dff_5/i730_rst_2~FF< ö
DR0/dff_5/i730_rst_1~FF< õ
DR0/dff_5/i730_rst_0~FF9 õ
DR0/dff_5/i738_rst_6~FFA ò
DR0/dff_5/i738_rst_5~FFA ó
DR0/dff_5/i738_rst_4~FFA ñ
DR0/dff_5/i738_rst_3~FFA ï
DR0/dff_5/i738_rst_2~FFD ï
DR0/dff_5/i738_rst_1~FFD î
DR0/dff_5/i738_rst_0~FFD ñ
DR0/dff_5/i746_rst_6~FF< ï
DR0/dff_5/i746_rst_5~FF@ ï
DR0/dff_5/i746_rst_4~FF@ î
DR0/dff_5/i746_rst_3~FF@ ë
DR0/dff_5/i746_rst_2~FF@ í
DR0/dff_5/i746_rst_1~FF@ ì
DR0/dff_5/i746_rst_0~FF@ ô
DR0/dff_5/i754_rst_6~FF7 ì
DR0/dff_5/i754_rst_5~FF7 î
DR0/dff_5/i754_rst_4~FF7 ô
DR0/dff_5/i754_rst_3~FF7 ï
DR0/dff_5/i754_rst_2~FF7 ñ
DR0/dff_5/i754_rst_1~FF< ñ
DR0/dff_5/i754_rst_0~FF< ì
DR0/dff_5/i762_rst_6~FF7 â
DR0/dff_5/i762_rst_5~FF7 à
DR0/dff_5/i762_rst_4~FF5 à
DR0/dff_5/i762_rst_3~FF5 â
DR0/dff_5/i762_rst_2~FF7 å
DR0/dff_5/i762_rst_1~FF7 ç
DR0/dff_5/i762_rst_0~FF7 é
DR0/dff_5/i770_rst_6~FF3 ó
DR0/dff_5/i770_rst_5~FF7 ó
DR0/dff_5/i770_rst_4~FF7 ò
DR0/dff_5/i770_rst_3~FF7 í
DR0/dff_5/i770_rst_2~FF7 ë
DR0/dff_5/i770_rst_1~FF7 ê
DR0/dff_5/i770_rst_0~FF7 ã
DR0/dff_5/i778_rst_6~FF8 å
DR0/dff_5/i778_rst_5~FF8 ç
DR0/dff_5/i778_rst_4~FF8 é
DR0/dff_5/i778_rst_3~FF8 è
DR0/dff_5/i778_rst_2~FF3 è
DR0/dff_5/i778_rst_1~FF3 î
DR0/dff_5/i778_rst_0~FF3 ï
DR0/dff_5/i786_rst_6~FF4 ë
DR0/dff_5/i786_rst_5~FF4 ê
DR0/dff_5/i786_rst_4~FF4 è
DR0/dff_5/i786_rst_3~FF9 è
DR0/dff_5/i786_rst_2~FF9 é
DR0/dff_5/i786_rst_1~FF9 ç
DR0/dff_5/i786_rst_0~FF9 å
DR0/dff_5/i794_rst_6~FF2 è
DR0/dff_5/i794_rst_5~FF2 ê
DR0/dff_5/i794_rst_4~FF2 ë
DR0/dff_5/i794_rst_3~FF2 í
DR0/dff_5/i794_rst_2~FF2 ì
DR0/dff_5/i794_rst_1~FF3 ì
DR0/dff_5/i794_rst_0~FF4 ì
DR0/dff_5/i802_rst_6~FF2 á
DR0/dff_5/i802_rst_5~FF2 à
DR0/dff_5/i802_rst_4~FF2 â
DR0/dff_5/i802_rst_3~FF2 ä
DR0/dff_5/i802_rst_2~FF2 ã
DR0/dff_5/i802_rst_1~FF2 å
DR0/dff_5/i802_rst_0~FF2 ç
DR0/dff_5/i810_rst_6~FF3 à
DR0/dff_5/i810_rst_5~FF3 â
DR0/dff_5/i810_rst_4~FF5 å
DR0/dff_5/i810_rst_3~FF5 ã
DR0/dff_5/i810_rst_2~FF5 ä
DR0/dff_5/i810_rst_1~FF3 ä
DR0/dff_5/i810_rst_0~FF3 ã
DR0/dff_5/i818_rst_6~FF4 à
DR0/dff_5/i818_rst_5~FF4 ç
DR0/dff_5/i818_rst_4~FF4 å
DR0/dff_5/i818_rst_3~FF4 ã
DR0/dff_5/i818_rst_2~FF4 ä
DR0/dff_5/i818_rst_1~FF4 â
DR0/dff_5/i818_rst_0~FF3 Ö
DR0/dff_5/i826_rst_6~FF7 Ü
DR0/dff_5/i826_rst_5~FF9 Ü
DR0/dff_5/i826_rst_4~FF: Ü
DR0/dff_5/i826_rst_3~FF: Ö
DR0/dff_5/i826_rst_2~FF: Ñ
DR0/dff_5/i826_rst_1~FF8 Ñ
DR0/dff_5/i826_rst_0~FF8 Ö
DR0/dff_5/i834_rst_6~FF< Ñ
DR0/dff_5/i834_rst_5~FF< Ö
DR0/dff_5/i834_rst_4~FF< Ü
DR0/dff_5/i834_rst_3~FF< á
DR0/dff_5/i834_rst_2~FF7 á
DR0/dff_5/i834_rst_1~FF3 á
DR0/dff_5/i834_rst_0~FF5 á
DR0/dff_5/i842_rst_6~FF/ r
DR0/dff_5/i842_rst_5~FFF r
DR0/dff_5/i842_rst_4~FFF n
DR0/dff_5/i842_rst_3~FFF u
DR0/dff_5/i842_rst_2~FFF v
DR0/dff_5/i842_rst_1~FFA z
DR0/dff_5/i842_rst_0~FFA Ç
DR0/dff_5/i850_rst_6~FF5 
DR0/dff_5/i850_rst_5~FF4 Ñ
DR0/dff_5/i850_rst_4~FF4 Ö
DR0/dff_5/i850_rst_3~FF4 Ü
DR0/dff_5/i850_rst_2~FF2 Ü
DR0/dff_5/i850_rst_1~FF2 Ö
DR0/dff_5/i850_rst_0~FF/ t
DR0/dff_5/i858_rst_6~FF2 Ä
DR0/dff_5/i858_rst_5~FF2 Å
DR0/dff_5/i858_rst_4~FF2 Ç
DR0/dff_5/i858_rst_3~FF2 É
DR0/dff_5/i858_rst_2~FF2 Ñ
DR0/dff_5/i858_rst_1~FF8 
DR0/dff_5/i858_rst_0~FF8 ~
DR0/dff_5/i866_rst_6~FF5 {
DR0/dff_5/i866_rst_5~FF5 |
DR0/dff_5/i866_rst_4~FF5 z
DR0/dff_5/i866_rst_3~FF2 z
DR0/dff_5/i866_rst_2~FF2 y
DR0/dff_5/i866_rst_1~FF- y
DR0/dff_5/i866_rst_0~FF) 
DR0/dff_5/i874_rst_6~FF4 {
DR0/dff_5/i874_rst_5~FF4 |
DR0/dff_5/i874_rst_4~FF4 }
DR0/dff_5/i874_rst_3~FF4 ~
DR0/dff_5/i874_rst_2~FF4 
DR0/dff_5/i874_rst_1~FF4 z
DR0/dff_5/i874_rst_0~FF3 z
DR0/dff_5/i882_rst_6~FF: {
DR0/dff_5/i882_rst_5~FF: |
DR0/dff_5/i882_rst_4~FF9 |
DR0/dff_5/i882_rst_3~FF9 }
DR0/dff_5/i882_rst_2~FF4 Ä
DR0/dff_5/i882_rst_1~FF4 Å
DR0/dff_5/i882_rst_0~FF4 Ç
DR0/dff_5/i890_rst_6~FF8 z
DR0/dff_5/i890_rst_5~FF9 z
DR0/dff_5/i890_rst_4~FF9 ~
DR0/dff_5/i890_rst_3~FF: ~
DR0/dff_5/i890_rst_2~FF: 
DR0/dff_5/i890_rst_1~FF: Ä
DR0/dff_5/i890_rst_0~FF: }
DR0/dff_5/i898_rst_6~FF7 É
DR0/dff_5/i898_rst_5~FF7 Ñ
DR0/dff_5/i898_rst_4~FF7 Ö
DR0/dff_5/i898_rst_3~FF7 |
DR0/dff_5/i898_rst_2~FF7 {
DR0/dff_5/i898_rst_1~FF7 z
DR0/dff_5/i898_rst_0~FF9 {
DR0/dff_5/i906_rst_6~FF< à
DR0/dff_5/i906_rst_5~FF< É
DR0/dff_5/i906_rst_4~FF< ~
DR0/dff_5/i906_rst_3~FF< z
DR0/dff_5/i906_rst_2~FF< {
DR0/dff_5/i906_rst_1~FF< |
DR0/dff_5/i906_rst_0~FF< }
DR0/dff_5/i914_rst_6~FFA Ä
DR0/dff_5/i914_rst_5~FFA 
DR0/dff_5/i914_rst_4~FFA É
DR0/dff_5/i914_rst_3~FFA Ñ
DR0/dff_5/i914_rst_2~FFA Ö
DR0/dff_5/i914_rst_1~FFA Ü
DR0/dff_5/i914_rst_0~FFA á
DR0/dff_5/i922_rst_6~FFD Ç
DR0/dff_5/i922_rst_5~FFD É
DR0/dff_5/i922_rst_4~FFA }
DR0/dff_5/i922_rst_3~FFD }
DR0/dff_5/i922_rst_2~FFD ~
DR0/dff_5/i922_rst_1~FFD 
DR0/dff_5/i922_rst_0~FFD Ä
DR0/dff_5/i930_rst_6~FFF Ç
DR0/dff_5/i930_rst_5~FFF Å
DR0/dff_5/i930_rst_4~FFF {
DR0/dff_5/i930_rst_3~FFF |
DR0/dff_5/i930_rst_2~FFF }
DR0/dff_5/i930_rst_1~FFF ~
DR0/dff_5/i930_rst_0~FFF 
DR0/dff_5/i938_rst_6~FFS Ç
DR0/dff_5/i938_rst_5~FFS É
DR0/dff_5/i938_rst_4~FFS Ñ
DR0/dff_5/i938_rst_3~FFS Ö
DR0/dff_5/i938_rst_2~FFS Ü
DR0/dff_5/i938_rst_1~FFS á
DR0/dff_5/i938_rst_0~FFS 
DR0/dff_5/i947_rst_1~FFR Ç
DR0/dff_5/i947_rst_0~FFR Å
DR0/dff_5/i939_rst_0~FFS Å
DR0/dff_5/i955_rst_6~FFO Ç
DR0/dff_5/i955_rst_5~FFO Å
DR0/dff_5/i955_rst_4~FFO Ä
DR0/dff_5/i955_rst_3~FFO Ö
DR0/dff_5/i955_rst_2~FFO Ü
DR0/dff_5/i955_rst_1~FFP Ü
DR0/dff_5/i955_rst_0~FFP Ö
DR0/dff_5/i963_rst_6~FFO ä
DR0/dff_5/i963_rst_5~FFP ä
DR0/dff_5/i963_rst_4~FFP â
DR0/dff_5/i963_rst_3~FFP Ñ
DR0/dff_5/i963_rst_2~FFR Ñ
DR0/dff_5/i963_rst_1~FFR Ö
DR0/dff_5/i963_rst_0~FFO Ñ
DR0/dff_5/i971_rst_6~FFF Ñ
DR0/dff_5/i971_rst_5~FFF Ö
DR0/dff_5/i971_rst_4~FFF Ü
DR0/dff_5/i971_rst_3~FFR Ü
DR0/dff_5/i971_rst_2~FFR ä
DR0/dff_5/i971_rst_1~FFK ä
DR0/dff_5/i971_rst_0~FFK ã
DR0/dff_5/i979_rst_6~FF@ É
DR0/dff_5/i979_rst_5~FF@ Ç
DR0/dff_5/i979_rst_4~FFD à
DR0/dff_5/i979_rst_3~FFD á
DR0/dff_5/i979_rst_2~FFD Ü
DR0/dff_5/i979_rst_1~FFD Ö
DR0/dff_5/i979_rst_0~FFD Ñ
DR0/dff_5/i987_rst_6~FFD ã
DR0/dff_5/i987_rst_5~FF@ ã
DR0/dff_5/i987_rst_4~FF@ Ü
DR0/dff_5/i987_rst_3~FF@ á
DR0/dff_5/i987_rst_2~FF@ à
DR0/dff_5/i987_rst_1~FF@ â
DR0/dff_5/i987_rst_0~FF@ ä
DR0/dff_5/i995_rst_6~FF< å
DR0/dff_5/i995_rst_5~FF@ å
DR0/dff_5/i995_rst_4~FFD é
DR0/dff_5/i995_rst_3~FFD è
DR0/dff_5/i995_rst_2~FFD ê
DR0/dff_5/i995_rst_1~FFD ë
DR0/dff_5/i995_rst_0~FFD â
DR0/dff_5/i1003_rst_6~FFF é
DR0/dff_5/i1003_rst_5~FFD å
DR0/dff_5/i1003_rst_4~FFD ç
DR0/dff_5/i1003_rst_3~FF@ ê
DR0/dff_5/i1003_rst_2~FF@ è
DR0/dff_5/i1003_rst_1~FF@ é
DR0/dff_5/i1003_rst_0~FF@ ç
DR0/dff_5/i1011_rst_6~FFK â
DR0/dff_5/i1011_rst_5~FFF â
DR0/dff_5/i1011_rst_4~FFF à
DR0/dff_5/i1011_rst_3~FFF á
DR0/dff_5/i1011_rst_2~FFF ä
DR0/dff_5/i1011_rst_1~FFF ã
DR0/dff_5/i1011_rst_0~FFF å
DR0/dff_5/i1019_rst_6~FFF î
DR0/dff_5/i1019_rst_5~FFF ï
DR0/dff_5/i1019_rst_4~FFO ê
DR0/dff_5/i1019_rst_3~FFO è
DR0/dff_5/i1019_rst_2~FFO é
DR0/dff_5/i1019_rst_1~FFO ç
DR0/dff_5/i1019_rst_0~FFO å
DR0/dff_5/i1027_rst_6~FFK ç
DR0/dff_5/i1027_rst_5~FFK é
DR0/dff_5/i1027_rst_4~FFK è
DR0/dff_5/i1027_rst_3~FFK ê
DR0/dff_5/i1027_rst_2~FFF ê
DR0/dff_5/i1027_rst_1~FFF ë
DR0/dff_5/i1027_rst_0~FFF í
DR0/dff_5/i1035_rst_6~FFO ò
DR0/dff_5/i1035_rst_5~FFO ô
DR0/dff_5/i1035_rst_4~FFO í
DR0/dff_5/i1035_rst_3~FFO ë
DR0/dff_5/i1035_rst_2~FFP ë
DR0/dff_5/i1035_rst_1~FFP ê
DR0/dff_5/i1035_rst_0~FFP è
DR0/dff_5/i1043_rst_6~FFP ï
DR0/dff_5/i1043_rst_5~FFP î
DR0/dff_5/i1043_rst_4~FFP ì
DR0/dff_5/i1043_rst_3~FFO ì
DR0/dff_5/i1043_rst_2~FFO î
DR0/dff_5/i1043_rst_1~FFO ï
DR0/dff_5/i1043_rst_0~FFO ñ
DR0/dff_5/i1051_rst_6~FFN ô
DR0/dff_5/i1051_rst_5~FFN ö
DR0/dff_5/i1051_rst_4~FFN õ
DR0/dff_5/i1051_rst_3~FFO õ
DR0/dff_5/i1051_rst_2~FFO ö
DR0/dff_5/i1051_rst_1~FFP ò
DR0/dff_5/i1051_rst_0~FFP ó
DR0/dff_5/i1059_rst_6~FFK õ
DR0/dff_5/i1059_rst_5~FFK ö
DR0/dff_5/i1059_rst_4~FFK ò
DR0/dff_5/i1059_rst_3~FFN ú
DR0/dff_5/i1059_rst_2~FFN ù
DR0/dff_5/i1059_rst_1~FFN û
DR0/dff_5/i1059_rst_0~FFN ü
DR0/dff_5/i1067_rst_6~FFK ï
DR0/dff_5/i1067_rst_5~FFE ï
DR0/dff_5/i1067_rst_4~FFE ñ
DR0/dff_5/i1067_rst_3~FFE ó
DR0/dff_5/i1067_rst_2~FFE ò
DR0/dff_5/i1067_rst_1~FFE ô
DR0/dff_5/i1067_rst_0~FFE ö
DR0/dff_5/i1075_rst_6~FFR û
DR0/dff_5/i1075_rst_5~FFK û
DR0/dff_5/i1075_rst_4~FFF û
DR0/dff_5/i1075_rst_3~FFF ü
DR0/dff_5/i1075_rst_2~FFF †
DR0/dff_5/i1075_rst_1~FFK †
DR0/dff_5/i1075_rst_0~FFP õ
DR0/dff_5/i1083_rst_6~FFA ©
DR0/dff_5/i1083_rst_5~FFA ®
DR0/dff_5/i1083_rst_4~FFA •
DR0/dff_5/i1083_rst_3~FFA ¶
DR0/dff_5/i1083_rst_2~FFA ß
DR0/dff_5/i1083_rst_1~FFT •
DR0/dff_5/i1083_rst_0~FFN †
DR0/dff_5/i1091_rst_6~FF> ¥
DR0/dff_5/i1091_rst_5~FF> µ
DR0/dff_5/i1091_rst_4~FF> ∂
DR0/dff_5/i1091_rst_3~FF> ∑
DR0/dff_5/i1091_rst_2~FFA ±
DR0/dff_5/i1091_rst_1~FFA ≤
DR0/dff_5/i1091_rst_0~FFA ≥
DR0/dff_5/i1099_rst_6~FF> ≤
DR0/dff_5/i1099_rst_5~FF> ≥
DR0/dff_5/i1099_rst_4~FF> ª
DR0/dff_5/i1099_rst_3~FF> º
DR0/dff_5/i1099_rst_2~FF> Ω
DR0/dff_5/i1099_rst_1~FF> æ
DR0/dff_5/i1099_rst_0~FF> ø
DR0/dff_5/i1107_rst_6~FF@ Æ
DR0/dff_5/i1107_rst_5~FF: °
DR0/dff_5/i1107_rst_4~FF> ¶
DR0/dff_5/i1107_rst_3~FF> ß
DR0/dff_5/i1107_rst_2~FF> ®
DR0/dff_5/i1107_rst_1~FF> ©
DR0/dff_5/i1107_rst_0~FF@ ©
DR0/dff_5/i1115_rst_6~FF> ¨
DR0/dff_5/i1115_rst_5~FF> ´
DR0/dff_5/i1115_rst_4~FF> ™
DR0/dff_5/i1115_rst_3~FF4 ∞
DR0/dff_5/i1115_rst_2~FF4 ±
DR0/dff_5/i1115_rst_1~FF4 ≤
DR0/dff_5/i1115_rst_0~FF> Ø
DR0/dff_5/i1123_rst_6~FF@ µ
DR0/dff_5/i1123_rst_5~FF@ ∂
DR0/dff_5/i1123_rst_4~FF@ ∑
DR0/dff_5/i1123_rst_3~FF@ ∫
DR0/dff_5/i1123_rst_2~FF@ ª
DR0/dff_5/i1123_rst_1~FF4 ∂
DR0/dff_5/i1123_rst_0~FF> ±
DR0/dff_5/i1131_rst_6~FFA º
DR0/dff_5/i1131_rst_5~FFA Ω
DR0/dff_5/i1131_rst_4~FFA æ
DR0/dff_5/i1131_rst_3~FFA ø
DR0/dff_5/i1131_rst_2~FFA ∫
DR0/dff_5/i1131_rst_1~FFA π
DR0/dff_5/i1131_rst_0~FF@ π
DR0/dff_5/i1139_rst_6~FFD ∑
DR0/dff_5/i1139_rst_5~FFA ∑
DR0/dff_5/i1139_rst_4~FFA ∏
DR0/dff_5/i1139_rst_3~FF@ ∏
DR0/dff_5/i1139_rst_2~FF> ∏
DR0/dff_5/i1139_rst_1~FF> π
DR0/dff_5/i1139_rst_0~FFA µ
DR0/dff_5/i1147_rst_6~FFD Æ
DR0/dff_5/i1147_rst_5~FFD Ø
DR0/dff_5/i1147_rst_4~FFP π
DR0/dff_5/i1147_rst_3~FFP ∫
DR0/dff_5/i1147_rst_2~FFP ª
DR0/dff_5/i1147_rst_1~FFP º
DR0/dff_5/i1147_rst_0~FFP Ω
DR0/dff_5/i1155_rst_6~FFP ∞
DR0/dff_5/i1155_rst_5~FFP ±
DR0/dff_5/i1155_rst_4~FFP ≤
DR0/dff_5/i1155_rst_3~FFP ≠
DR0/dff_5/i1155_rst_2~FFP •
DR0/dff_5/i1155_rst_1~FFF °
DR0/dff_5/i1155_rst_0~FFD ¶
DR0/dff_5/i1163_rst_6~FFT Ø
DR0/dff_5/i1163_rst_5~FFT ´
DR0/dff_5/i1163_rst_4~FFT ¨
DR0/dff_5/i1163_rst_3~FFT ≠
DR0/dff_5/i1163_rst_2~FFT Æ
DR0/dff_5/i1163_rst_1~FFV Æ
DR0/dff_5/i1163_rst_0~FFP Æ
DR0/dff_5/i1171_rst_6~FFP ¥
DR0/dff_5/i1171_rst_5~FFP µ
DR0/dff_5/i1171_rst_4~FFP ∂
DR0/dff_5/i1171_rst_3~FFP ∑
DR0/dff_5/i1171_rst_2~FFP ∏
DR0/dff_5/i1171_rst_1~FFT ∏
DR0/dff_5/i1171_rst_0~FFT ≥
DR0/dff_5/i1179_rst_6~FFP ™
DR0/dff_5/i1179_rst_5~FFP ©
DR0/dff_5/i1179_rst_4~FFP ®
DR0/dff_5/i1179_rst_3~FFP £
DR0/dff_5/i1179_rst_2~FFP ¢
DR0/dff_5/i1179_rst_1~FFP ¶
DR0/dff_5/i1179_rst_0~FFP ß
DR0/dff_5/i1187_rst_6~FFP ü
DR0/dff_5/i1187_rst_5~FFP †
DR0/dff_5/i1187_rst_4~FFD †
DR0/dff_5/i1187_rst_3~FFD •
DR0/dff_5/i1187_rst_2~FFA ™
DR0/dff_5/i1187_rst_1~FFA Æ
DR0/dff_5/i1187_rst_0~FFP ¨
DR0/dff_5/i1195_rst_6~FFT ¢
DR0/dff_5/i1195_rst_5~FFO ú
DR0/dff_5/i1195_rst_4~FFO ù
DR0/dff_5/i1195_rst_3~FFO û
DR0/dff_5/i1195_rst_2~FFO ü
DR0/dff_5/i1195_rst_1~FFO †
DR0/dff_5/i1195_rst_0~FFO °
DR0/dff_5/i1203_rst_6~FFS õ
DR0/dff_5/i1203_rst_5~FFS ú
DR0/dff_5/i1203_rst_4~FFS ù
DR0/dff_5/i1203_rst_3~FFS û
DR0/dff_5/i1203_rst_2~FFS ü
DR0/dff_5/i1203_rst_1~FFS †
DR0/dff_5/i1203_rst_0~FFT ß
DR0/dff_5/i1211_rst_6~FFR ò
DR0/dff_5/i1211_rst_5~FFR ö
DR0/dff_5/i1211_rst_4~FFR õ
DR0/dff_5/i1211_rst_3~FFR ú
DR0/dff_5/i1211_rst_2~FFR ù
DR0/dff_5/i1211_rst_1~FFR ô
DR0/dff_5/i1211_rst_0~FFS ô
DR0/dff_5/i1219_rst_6~FFT ©
DR0/dff_5/i1219_rst_5~FFT ™
DR0/dff_5/i1219_rst_4~FFX ù
DR0/dff_5/i1219_rst_3~FFX ö
DR0/dff_5/i1219_rst_2~FFX ô
DR0/dff_5/i1219_rst_1~FFX ò
DR0/dff_5/i1219_rst_0~FFX ó
DR0/dff_5/i1227_rst_6~FFS ñ
DR0/dff_5/i1227_rst_5~FFK ñ
DR0/dff_5/i1227_rst_4~FFK ó
DR0/dff_5/i1227_rst_3~FFP ú
DR0/dff_5/i1227_rst_2~FFP ù
DR0/dff_5/i1227_rst_1~FFP û
DR0/dff_5/i1227_rst_0~FFP §
DR0/dff_5/i1235_rst_6~FFX ã
DR0/dff_5/i1235_rst_5~FFX å
DR0/dff_5/i1235_rst_4~FFS å
DR0/dff_5/i1235_rst_3~FFS ç
DR0/dff_5/i1235_rst_2~FFS é
DR0/dff_5/i1235_rst_1~FFS è
DR0/dff_5/i1235_rst_0~FFS ê
DR0/dff_5/i1243_rst_6~FFR ê
DR0/dff_5/i1243_rst_5~FFR è
DR0/dff_5/i1243_rst_4~FFR é
DR0/dff_5/i1243_rst_3~FFR â
DR0/dff_5/i1243_rst_2~FFS à
DR0/dff_5/i1243_rst_1~FFS â
DR0/dff_5/i1243_rst_0~FFS ä
DR0/dff_5/i1251_rst_6~FFR å
DR0/dff_5/i1251_rst_5~FFR ã
DR0/dff_5/i1251_rst_4~FFP ã
DR0/dff_5/i1251_rst_3~FFP å
DR0/dff_5/i1251_rst_2~FFP ç
DR0/dff_5/i1251_rst_1~FFP é
DR0/dff_5/i1251_rst_0~FFP í
DR0/dff_5/i1260_rst_1~FFR í
DR0/dff_5/i1260_rst_0~FFN í
DR0/dff_5/i1252_rst_0~FFN ë
DR0/dff_5/i1268_rst_6~FFS ì
DR0/dff_5/i1268_rst_5~FFS í
DR0/dff_5/i1268_rst_4~FFX í
DR0/dff_5/i1268_rst_3~FFX è
DR0/dff_5/i1268_rst_2~FFX ê
DR0/dff_5/i1268_rst_1~FFX ë
DR0/dff_5/i1268_rst_0~FFS ï
DR0/dff_5/i1276_rst_6~FFR à
DR0/dff_5/i1276_rst_5~FFR á
DR0/dff_5/i1276_rst_4~FFP á
DR0/dff_5/i1276_rst_3~FFO á
DR0/dff_5/i1276_rst_2~FFO à
DR0/dff_5/i1276_rst_1~FFN è
DR0/dff_5/i1276_rst_0~FFN ê
ùïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FFñ 4
ùïddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FFñ 5
DR0/dff_5/i1279_rst_2~FFc u
DR0/dff_5/i1279_rst_1~FFX Å
DR0/dff_5/i1279_rst_0~FFX Ç
delay_vsync~FFc g

LUT__32097c g
-'u_Sensor_Image_XYCrop/image_ypos[11]~FFd n

LUT__32098d n
-'u_Sensor_Image_XYCrop/image_ypos[10]~FFc l

LUT__32100c l
,&u_Sensor_Image_XYCrop/image_ypos[0]~FFd h

LUT__32101d h
XYCrop_frame_de~FFl i
XYCrop_frame_Gray[7]~FFS ‘

LUT__32102S ‘
,&u_Sensor_Image_XYCrop/image_ypos[9]~FFd l

LUT__32103d l
,&u_Sensor_Image_XYCrop/image_ypos[8]~FFd j

LUT__32104d j
XYCrop_frame_Gray[5]~FFP Ô

LUT__32105P Ô
,&u_Sensor_Image_XYCrop/image_ypos[7]~FFc n

LUT__32106c n
,&u_Sensor_Image_XYCrop/image_ypos[6]~FFc m

LUT__32107c m
,&u_Sensor_Image_XYCrop/image_xpos[0]~FFl n

LUT__32108l n
XYCrop_frame_Gray[3]~FFh ı

LUT__32109h ı
,&u_Sensor_Image_XYCrop/image_ypos[5]~FFc i

LUT__32110c i
,&u_Sensor_Image_XYCrop/image_ypos[4]~FFd k

LUT__32111d k
XYCrop_frame_Gray[4]~FFc ‘

LUT__32112c ‘
,&u_Sensor_Image_XYCrop/image_ypos[3]~FFc j

LUT__32113c j
XYCrop_frame_href~FFd m

LUT__32118d m
,&u_Sensor_Image_XYCrop/image_ypos[2]~FFd i

LUT__32119d i
XYCrop_frame_Gray[6]~FFS ◊

LUT__32120S ◊
,&u_Sensor_Image_XYCrop/image_ypos[1]~FFc h

LUT__32121c h
XYCrop_frame_Gray[2]~FFP ‹

LUT__32122P ‹
XYCrop_frame_Gray[1]~FFt ‘

LUT__32123t ‘
XYCrop_frame_Gray[0]~FFy Í

LUT__32124y Í
XYCrop_frame_vsync~FFd g
,&u_Sensor_Image_XYCrop/image_xpos[1]~FFl l

LUT__32125l l
,&u_Sensor_Image_XYCrop/image_xpos[2]~FFl q

LUT__32126l q
,&u_Sensor_Image_XYCrop/image_xpos[3]~FFl p

LUT__32127l p
,&u_Sensor_Image_XYCrop/image_xpos[4]~FFl r

LUT__32128l r
,&u_Sensor_Image_XYCrop/image_xpos[5]~FFd o

LUT__32129d o
,&u_Sensor_Image_XYCrop/image_xpos[6]~FFl u

LUT__32130l u
,&u_Sensor_Image_XYCrop/image_xpos[7]~FFl s

LUT__32131l s
,&u_Sensor_Image_XYCrop/image_xpos[8]~FFl w

LUT__32132l w
,&u_Sensor_Image_XYCrop/image_xpos[9]~FFl t

LUT__32133l t
-'u_Sensor_Image_XYCrop/image_xpos[10]~FFd p

LUT__32134d p
-'u_Sensor_Image_XYCrop/image_xpos[11]~FFd u

LUT__32135d u
r_XYCrop_frame_Gray[1]~FFd t
r_XYCrop_frame_Gray[2]~FFZ l
r_XYCrop_frame_Gray[3]~FFd y
r_XYCrop_frame_Gray[4]~FFc R
 r_XYCrop_frame_Gray[5]~FFP ô
r_XYCrop_frame_Gray[6]~FF\ P
r_XYCrop_frame_Gray[7]~FFZ m
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[7]~FFl g

LUT__32137l g
$ori_bayer2rgb/matrix_p22[0]~FFi 2

LUT__32139i 2
$ori_bayer2rgb/matrix_p23[0]~FFi 0

LUT__32140i 0
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[6]~FFd f

LUT__32141d f
$ori_bayer2rgb/matrix_p11[0]~FF\ -

LUT__32142\ -
#ori_bayer2rgb/point_cnt[0]~FFi H

LUT__32145i H
$ori_bayer2rgb/matrix_p12[0]~FF^ 0

LUT__32146^ 0
$ori_bayer2rgb/matrix_p13[0]~FF\ 1

LUT__32147\ 1
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[5]~FFl e

LUT__32148l e
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[0]~FF\ *
("ori_bayer2rgb/post_img_red_r[0]~FF^ +

LUT__32150^ +
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[0]~FF\ +
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[0]~FFi 4
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[4]~FFl d

LUT__32151l d
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[3]~FFd c

LUT__32152d c
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[0]~FF\ 3
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[2]~FFd b

LUT__32153d b
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[1]~FFd e

LUT__32154d e
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[0]~FF\ Q
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[0]~FFc c

LUT__32155c c
)#ori_bayer2rgb/matrix_frame_vsync~FFl U
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[0]~FFd M

LUT__32158d M
JDori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/per_frame_vsync_r[1]~FFd [
ICori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/per_frame_href_r[0]~FFd `

LUT__32138d `
JDori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/per_frame_vsync_r[0]~FFd \
*$ori_bayer2rgb/post_img_green_r[0]~FFj 2

LUT__32160j 2
)#ori_bayer2rgb/post_img_blue_r[0]~FFl .

LUT__32162l .
w_rgb_g[0]~FFo ,
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[0]~FFi 6
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[0]~FF\ 2
w_rgb_b[0]~FFl /
,&ori_bayer2rgb/post_frame_vsync_r[0]~FFm Q
+%ori_bayer2rgb/post_frame_href_r[0]~FFi F
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[0]~FFl b

LUT__32164l b
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[1]~FFd Z

LUT__32165d Z
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[2]~FFd Y

LUT__32166d Y
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[3]~FFl Z

LUT__32167l Z
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[4]~FFc [

LUT__32168c [
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[5]~FFc ^

LUT__32169c ^
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[6]~FFl ]

LUT__32170l ]
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[7]~FFd ^

LUT__32171d ^
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[8]~FFl _

LUT__32172l _
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[9]~FFl `

LUT__32173l `
[Uori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_raddr[10]~FFl a

LUT__32174l a
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[8]~FFl f

LUT__32175l f
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[9]~FFl c

LUT__32176l c
[Uori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/bram_waddr[10]~FFl j

LUT__32177l j
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[0]~FFl D

LUT__32179l D
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[7]~FFl K

LUT__32181l K
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[6]~FFn J

LUT__32182n J
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[5]~FFl I

LUT__32183l I
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[4]~FFm H

LUT__32184m H
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[3]~FFl G

LUT__32185l G
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[2]~FFm F

LUT__32186m F
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[1]~FFi E

LUT__32187i E
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[0]~FFm E

LUT__32188m E
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[1]~FFn D

LUT__32189n D
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[2]~FFl E

LUT__32190l E
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[3]~FFl F

LUT__32191l F
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[4]~FFm G

LUT__32192m G
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[5]~FFl H

LUT__32193l H
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[6]~FFo I

LUT__32194o I
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[7]~FFo J

LUT__32195o J
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[8]~FFo G

LUT__32196o G
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[9]~FFm L

LUT__32197m L
[Uori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_raddr[10]~FFr K

LUT__32198r K
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[8]~FFi L

LUT__32199i L
ZTori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[9]~FFl M

LUT__32200l M
[Uori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/bram_waddr[10]~FFi N

LUT__32201i N
ICori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/per_frame_href_r[1]~FFd O
("ori_bayer2rgb/matrix_frame_href~FFi J
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[1]~FF^ M

LUT__32202^ M
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[2]~FF^ K

LUT__32203^ K
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[3]~FF^ O

LUT__32204^ O
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[4]~FFa K

LUT__32205a K
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[5]~FFa L

LUT__32206a L
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[6]~FFa M

LUT__32207a M
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[7]~FFa N

LUT__32208a N
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[8]~FF_ O

LUT__32209_ O
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[9]~FF^ P

LUT__32210^ P
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[10]~FFa Q

LUT__32211a Q
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[11]~FFd R

LUT__32212d R
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[12]~FFa P

LUT__32213a P
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/pixel_cnt[13]~FFa O

LUT__32214a O
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[1]~FFa :
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[2]~FFZ 3
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[3]~FFZ 0
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[4]~FFZ 7
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[5]~FFa F
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[6]~FFa ?
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data0[7]~FFa H
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[1]~FF\ ;
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[2]~FFZ 1
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[3]~FFZ /
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[4]~FFZ 9
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[5]~FF\ F
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[6]~FF^ ?
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row1_data1[7]~FF^ E
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[1]~FFm -
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[2]~FFd :
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[3]~FFn 8
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[4]~FFl 5
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[5]~FFl 8
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[6]~FFi <
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data0[7]~FFi D
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[1]~FFm +
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[2]~FFd 9
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[3]~FFm 4
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[4]~FFm 5
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[5]~FFl :
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[6]~FFl ;
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row2_data1[7]~FFi ?
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[1]~FFa 6
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[2]~FF_ I
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[3]~FF_ :
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[4]~FFa 7
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[5]~FF\ 6
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[6]~FFd C
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data0[7]~FFa @
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[1]~FFa 4
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[2]~FF_ F
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[3]~FF_ ;
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[4]~FF^ 3
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[5]~FF\ 5
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[6]~FFd A
C=ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data1[7]~FF\ ?
$ori_bayer2rgb/matrix_p13[1]~FF\ 9

LUT__32215\ 9
$ori_bayer2rgb/matrix_p13[2]~FF\ 4

LUT__32216\ 4
$ori_bayer2rgb/matrix_p13[3]~FF_ /

LUT__32217_ /
$ori_bayer2rgb/matrix_p13[4]~FFZ :

LUT__32218Z :
$ori_bayer2rgb/matrix_p13[5]~FF\ E

LUT__32219\ E
$ori_bayer2rgb/matrix_p13[6]~FF^ @

LUT__32220^ @
$ori_bayer2rgb/matrix_p13[7]~FF^ G

LUT__32221^ G
$ori_bayer2rgb/matrix_p12[1]~FFa 8

LUT__32222a 8
$ori_bayer2rgb/matrix_p12[2]~FFZ 2

LUT__32223Z 2
$ori_bayer2rgb/matrix_p12[3]~FFZ .

LUT__32224Z .
$ori_bayer2rgb/matrix_p12[4]~FFZ 4

LUT__32225Z 4
$ori_bayer2rgb/matrix_p12[5]~FF^ F

LUT__32226^ F
$ori_bayer2rgb/matrix_p12[6]~FFd ?

LUT__32227d ?
$ori_bayer2rgb/matrix_p12[7]~FFa D

LUT__32228a D
$ori_bayer2rgb/matrix_p11[1]~FF\ :

LUT__32229\ :
$ori_bayer2rgb/matrix_p11[2]~FF^ 2

LUT__32230^ 2
$ori_bayer2rgb/matrix_p11[3]~FF_ .

LUT__32231_ .
$ori_bayer2rgb/matrix_p11[4]~FFZ 5

LUT__32232Z 5
$ori_bayer2rgb/matrix_p11[5]~FF\ D

LUT__32233\ D
$ori_bayer2rgb/matrix_p11[6]~FF^ >

LUT__32234^ >
$ori_bayer2rgb/matrix_p11[7]~FF^ C

LUT__32235^ C
$ori_bayer2rgb/matrix_p23[1]~FFm 1

LUT__32236m 1
$ori_bayer2rgb/matrix_p23[2]~FFm 8

LUT__32237m 8
$ori_bayer2rgb/matrix_p23[3]~FFl 4

LUT__32238l 4
$ori_bayer2rgb/matrix_p23[4]~FFm 6

LUT__32239m 6
$ori_bayer2rgb/matrix_p23[5]~FFl ?

LUT__32240l ?
$ori_bayer2rgb/matrix_p23[6]~FFd =

LUT__32241d =
$ori_bayer2rgb/matrix_p23[7]~FFi A

LUT__32242i A
$ori_bayer2rgb/matrix_p22[1]~FFm /

LUT__32243m /
$ori_bayer2rgb/matrix_p22[2]~FFd 6

LUT__32244d 6
$ori_bayer2rgb/matrix_p22[3]~FFo 3

LUT__32245o 3
$ori_bayer2rgb/matrix_p22[4]~FFn 5

LUT__32246n 5
$ori_bayer2rgb/matrix_p22[5]~FFl 7

LUT__32247l 7
$ori_bayer2rgb/matrix_p22[6]~FFi :

LUT__32248i :
$ori_bayer2rgb/matrix_p22[7]~FFi @

LUT__32249i @
$ori_bayer2rgb/matrix_p21[1]~FFm ,

LUT__32250m ,
$ori_bayer2rgb/matrix_p21[2]~FFd 8

LUT__32251d 8
$ori_bayer2rgb/matrix_p21[3]~FFn 4

LUT__32252n 4
$ori_bayer2rgb/matrix_p21[4]~FFo 4

LUT__32253o 4
$ori_bayer2rgb/matrix_p21[5]~FFl 9

LUT__32254l 9
$ori_bayer2rgb/matrix_p21[6]~FFi ;

LUT__32255i ;
$ori_bayer2rgb/matrix_p21[7]~FFi C

LUT__32256i C
$ori_bayer2rgb/matrix_p33[1]~FFa 5

LUT__32257a 5
$ori_bayer2rgb/matrix_p33[2]~FF_ E

LUT__32258_ E
$ori_bayer2rgb/matrix_p33[3]~FF_ =

LUT__32259_ =
$ori_bayer2rgb/matrix_p33[4]~FF^ 8

LUT__32260^ 8
$ori_bayer2rgb/matrix_p33[5]~FF_ 6

LUT__32261_ 6
$ori_bayer2rgb/matrix_p33[6]~FFa B

LUT__32262a B
$ori_bayer2rgb/matrix_p33[7]~FF\ A

LUT__32263\ A
$ori_bayer2rgb/matrix_p32[1]~FFa 1

LUT__32264a 1
$ori_bayer2rgb/matrix_p32[2]~FF_ G

LUT__32265_ G
$ori_bayer2rgb/matrix_p32[3]~FF_ 9

LUT__32266_ 9
$ori_bayer2rgb/matrix_p32[4]~FFd 4

LUT__32267d 4
$ori_bayer2rgb/matrix_p32[5]~FF\ 7

LUT__32268\ 7
$ori_bayer2rgb/matrix_p32[6]~FFd B

LUT__32269d B
$ori_bayer2rgb/matrix_p32[7]~FF^ <

LUT__32270^ <
$ori_bayer2rgb/matrix_p31[1]~FFa 2

LUT__32271a 2
$ori_bayer2rgb/matrix_p31[2]~FF_ D

LUT__32272_ D
$ori_bayer2rgb/matrix_p31[3]~FFZ ;

LUT__32273Z ;
$ori_bayer2rgb/matrix_p31[4]~FF^ 4

LUT__32274^ 4
$ori_bayer2rgb/matrix_p31[5]~FF^ :

LUT__32275^ :
$ori_bayer2rgb/matrix_p31[6]~FFa E

LUT__32276a E
$ori_bayer2rgb/matrix_p31[7]~FF\ >

LUT__32277\ >
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[1]~FFa >
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[2]~FFZ k
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[3]~FF_ >
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[4]~FFa 9
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[5]~FF\ B
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[6]~FFa G
B<ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/row3_data[7]~FFa A
"ori_bayer2rgb/line_cnt[1]~FFm I

LUT__32278m I
"ori_bayer2rgb/line_cnt[2]~FFl J

LUT__32279l J
"ori_bayer2rgb/line_cnt[3]~FFm K

LUT__32280m K
"ori_bayer2rgb/line_cnt[4]~FFo L

LUT__32281o L
"ori_bayer2rgb/line_cnt[5]~FFo M

LUT__32282o M
"ori_bayer2rgb/line_cnt[6]~FFo N

LUT__32283o N
"ori_bayer2rgb/line_cnt[7]~FFm M

LUT__32284m M
"ori_bayer2rgb/line_cnt[8]~FFl P

LUT__32285l P
"ori_bayer2rgb/line_cnt[9]~FFl O

LUT__32286l O
#ori_bayer2rgb/line_cnt[10]~FFm J

LUT__32287m J
("ori_bayer2rgb/post_img_red_r[1]~FFa *

LUT__32289a *
("ori_bayer2rgb/post_img_red_r[2]~FF_ ,

LUT__32291_ ,
("ori_bayer2rgb/post_img_red_r[3]~FFa .

LUT__32293a .
("ori_bayer2rgb/post_img_red_r[4]~FFd 1

LUT__32295d 1
("ori_bayer2rgb/post_img_red_r[5]~FF_ 5

LUT__32297_ 5
("ori_bayer2rgb/post_img_red_r[6]~FF^ 7

LUT__32299^ 7
("ori_bayer2rgb/post_img_red_r[7]~FFa <

LUT__32301a <
*$ori_bayer2rgb/post_img_green_r[1]~FFj /

LUT__32302j /
*$ori_bayer2rgb/post_img_green_r[2]~FFi /

LUT__32303i /
*$ori_bayer2rgb/post_img_green_r[3]~FFl 1

LUT__32304l 1
*$ori_bayer2rgb/post_img_green_r[4]~FFm 0

LUT__32305m 0
*$ori_bayer2rgb/post_img_green_r[5]~FFm 7

LUT__32306m 7
*$ori_bayer2rgb/post_img_green_r[6]~FFi 8

LUT__32307i 8
*$ori_bayer2rgb/post_img_green_r[7]~FFi 9

LUT__32308i 9
)#ori_bayer2rgb/post_img_blue_r[1]~FFi +

LUT__32310i +
)#ori_bayer2rgb/post_img_blue_r[2]~FFd /

LUT__32312d /
)#ori_bayer2rgb/post_img_blue_r[3]~FFo -

LUT__32314o -
)#ori_bayer2rgb/post_img_blue_r[4]~FFo 1

LUT__32316o 1
)#ori_bayer2rgb/post_img_blue_r[5]~FFj 9

LUT__32318j 9
)#ori_bayer2rgb/post_img_blue_r[6]~FFn :

LUT__32320n :
)#ori_bayer2rgb/post_img_blue_r[7]~FFl =

LUT__32322l =
w_rgb_g[1]~FFo *
w_rgb_g[2]~FFr .
w_rgb_g[3]~FFr *
w_rgb_g[4]~FFh (
w_rgb_g[5]~FFh %
w_rgb_g[6]~FFi -
w_rgb_g[7]~FFo +
w_rgb_b[1]~FFr +
w_rgb_b[2]~FFr 0
w_rgb_b[3]~FFo .
w_rgb_b[4]~FFo 2
w_rgb_b[5]~FFr 4
w_rgb_b[6]~FFr 5
w_rgb_b[7]~FFr :
w_rgb_vsync~FFo Q
led_o[3]~FFn =
w_ddr3_araddr[22]~FF~ í

LUT__32323~ í
,%u_axi4_ctrl/r_wframe_index_last[0]~FF~ ì
led_o[0]~FFà H

LUT__32331à H
led_o[1]~FFÉ H

LUT__32352É H
&u_axi4_ctrl/r_wframe_sync[0]~FFÅ S
!u_axi4_ctrl/rc_w_eof[0]~FFÉ P

LUT__32355É P
,%u_axi4_ctrl/r_wframe_index_last[1]~FF~ ñ
w_ddr3_awvalid~FFÉ F

LUT__32330É F
led_o[2]~FFã L

LUT__32357ã L
!u_axi4_ctrl/rc_burst[0]~FFç 6

LUT__32358ç 6
$u_axi4_ctrl/r_weof_pending~FFà I
"u_axi4_ctrl/r_wframe_inc~FFÉ J

LUT__32351É J
&u_axi4_ctrl/rframe_vsync_dly~FFK æ
"u_axi4_ctrl/rfifo_cnt[1]~FFK √

LUT__32362K √
"u_axi4_ctrl/rfifo_cnt[0]~FFK ≈

LUT__32364K ≈
u_axi4_ctrl/rfifo_rst~FFK «

LUT__32361K «
HBu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/rd_rst_int~FF< p
 u_axi4_ctrl/r_rfifo_rst~FFS z

LUT__32365S z
.'u_axi4_ctrl/rfifo_wr_rst_busy_dly[0]~FFX ä
!u_axi4_ctrl/rd_state[0]~FFã ^

LUT__32370ã ^
"u_axi4_ctrl/r_rframe_inc~FFx è

LUT__32371x è
w_ddr3_arvalid~FFç ]

LUT__32372ç ]
u_axi4_ctrl/r_rd_pend~FFç Z
!u_axi4_ctrl/rfifo_wenb~FFñ ó

LUT__27756ñ ó
#u_axi4_ctrl/rfifo_wdata[2]~FFL >
#u_axi4_ctrl/rfifo_wdata[1]~FFL 8
#u_axi4_ctrl/rfifo_wdata[0]~FFN 8
w_ddr3_araddr[23]~FF~ ï

LUT__32379~ ï
w_ddr3_awaddr[23]~FF~ ó

LUT__32380~ ó
w_ddr3_awaddr[22]~FF ï
u_axi4_ctrl/r_w_rst~FFÉ K
w_ddr3_awaddr[4]~FFá L

LUT__32383á L
w_ddr3_awaddr[5]~FF~ a

LUT__32384~ a
w_ddr3_awaddr[6]~FF c

LUT__32385 c
w_ddr3_awaddr[7]~FF e

LUT__32386 e
w_ddr3_awaddr[8]~FF~ Y

LUT__32387~ Y
w_ddr3_awaddr[9]~FF~ ]

LUT__32388~ ]
w_ddr3_awaddr[10]~FF~ c

LUT__32389~ c
w_ddr3_awaddr[11]~FFå x

LUT__32390å x
w_ddr3_awaddr[12]~FFå y

LUT__32391å y
w_ddr3_awaddr[13]~FF w

LUT__32393 w
w_ddr3_awaddr[14]~FFÅ u

LUT__32395Å u
w_ddr3_awaddr[15]~FF v

LUT__32397 v
w_ddr3_awaddr[16]~FFá |

LUT__32399á |
w_ddr3_awaddr[17]~FF z

LUT__32401 z
w_ddr3_awaddr[18]~FF~ n

LUT__32403~ n
w_ddr3_awaddr[19]~FFÅ x

LUT__32405Å x
w_ddr3_awaddr[20]~FF t

LUT__32407 t
w_ddr3_awaddr[21]~FFá }

LUT__32409á }
&u_axi4_ctrl/r_wframe_sync[1]~FFà K
!u_axi4_ctrl/rc_burst[1]~FFç ;

LUT__32410ç ;
!u_axi4_ctrl/rc_burst[2]~FFà <

LUT__32411à <
!u_axi4_ctrl/rc_burst[3]~FFà ;

LUT__32412à ;
!u_axi4_ctrl/rc_burst[4]~FFÜ 9

LUT__32413Ü 9
!u_axi4_ctrl/rc_burst[5]~FFÜ ?

LUT__32414Ü ?
!u_axi4_ctrl/rc_burst[6]~FFà @

LUT__32415à @
!u_axi4_ctrl/rc_burst[7]~FFã C

LUT__32416ã C
OIu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.rd_rst[1]~FFx M
OIu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.rd_rst[0]~FFx L
OIu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.wr_rst[0]~FFx I
"u_axi4_ctrl/w_wfifo_empty~FF} =
@:u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/wr_datacount_o[0]~FFm *
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[0]~FF} ?
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[0]~FFx ;
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FFo 9

LUT__32434o 9
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FFv ;

LUT__32436v ;
@:u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/wr_datacount_o[1]~FFm 9
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i1m 9
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[2]~FFm :
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i2m :
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[3]~FFm ;
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i3m ;
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[4]~FFm <
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i4m <
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[5]~FFm =
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i5m =
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[6]~FFm >
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i6m >
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[7]~FFm ?
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i7m ?
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[8]~FFm @
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i8m @
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[9]~FFm A
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i9m A
GAu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/waddr[10]~FFm B
SMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i10m B
ZTu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[11]~FFm C
SMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_81/i11m C
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[1]~FFv D
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i1v D
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[2]~FFv E
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i2v E
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[3]~FFv F
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i3v F
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[4]~FFv G
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i4v G
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[5]~FFv H
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i5v H
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[6]~FFv I
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i6v I
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[7]~FFv J
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i7v J
F@u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/raddr[8]~FFv K
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i8v K
YSu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FFv L
RLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_83/i9v L
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[1]~FFr ?
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[2]~FF} >
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[3]~FF} D
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[4]~FFv ?
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[5]~FFr =
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[6]~FF} A
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[7]~FF} E
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[8]~FF} G
[Uu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr_r[9]~FFr J
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FFo :

LUT__32433o :
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FFo ;

LUT__32432o ;
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FFn ;

LUT__32431n ;
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FFn <

LUT__32430n <
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FFn >

LUT__32429n >
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FFo >

LUT__32428o >
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FFo A

LUT__32427o A
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FFo B

LUT__32426o B
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FFm D
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FFx ?

LUT__32445x ?
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FFx @

LUT__32444x @
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF} <

LUT__32443} <
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FFv <

LUT__32442v <
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FFv =

LUT__32441v =
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FFx D

LUT__32440x D
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FFx E

LUT__32439x E
tnu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FFx F

LUT__32438x F
uou_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[10]~FFx G

LUT__32437x G
uou_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[11]~FFx H
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FFx <

LUT__32446x <
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FFx =

LUT__32447x =
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FFx >

LUT__32448x >
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FFv B

LUT__32449v B
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FFv @

LUT__32450v @
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FFx C

LUT__32451x C
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF} B

LUT__32452} B
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FFt E

LUT__32453t E
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FFr I

LUT__30600r I
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FFs 9

LUT__32454s 9
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FFo ?

LUT__32455o ?
hau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF¡ 

LUT__32456¡ 
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FFs 6

LUT__32457s 6
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FFo 6

LUT__32458o 6
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FFn B

LUT__32459n B
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FFn E

LUT__32460n E
gau_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FFn G

LUT__32461n G
hbu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[10]~FFo F

LUT__32462o F
hbu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[11]~FFo D
DR0/dff_5/i72_rst_7~FF- ]
DR0/dff_5/i64_rst_7~FF" ]
DR0/dff_5/i56_rst_7~FF" _
DR0/dff_5/i48_rst_7~FF [
DR0/dff_5/i80_rst_7~FFK T
DR0/dff_5/i32_rst_7~FF" f
DR0/dff_5/i40_rst_7~FF c
DR0/dff_5/i88_rst_7~FF X
DR0/dff_5/i96_rst_7~FF. U
DR0/dff_5/i104_rst_7~FF/ Y
DR0/dff_5/i8_rst_5~FF2 l
DR0/dff_5/i8_rst_4~FF2 m
DR0/dff_5/i8_rst_3~FF2 s
DR0/dff_5/i8_rst_2~FF2 x
DR0/dff_5/i8_rst_6~FF2 k
DR0/dff_5/i8_rst_7~FF" k
DR0/dff_5/i16_rst_7~FF# j
DR0/dff_5/i24_rst_7~FF" p
DR0/dff_5/i8_rst_0~FF7 Ç
DR0/dff_5/i8_rst_1~FF7 Å
OIu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/genblk2.wr_rst[1]~FFx J
"u_axi4_ctrl/rfifo_cnt[2]~FFK ƒ

LUT__32463K ƒ
"u_axi4_ctrl/rfifo_cnt[3]~FFK ¬

LUT__32464K ¬
"u_axi4_ctrl/rfifo_cnt[4]~FFK ∆

LUT__32465K ∆
ôíu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_rd_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FF< o
HBu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/wr_rst_int~FFN f
ôíu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/genblk2.genblk1.efx_resetsync_wr_rst/active_high.efx_resetsync_active_high/async_reg[0][0]~FFN e
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[3]~FF2 V
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i32 V
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[2]~FF2 U
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i22 U
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[1]~FF2 T
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i12 T
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[0]~FF2 d
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[0]~FF< T
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i1< T
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[0]~FF< R

LUT__32488< R
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[0]~FFG M

LUT__32489G M
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[4]~FF2 W
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i42 W
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[5]~FF2 X
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i52 X
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[6]~FF2 Y
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i62 Y
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[7]~FF2 Z
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i72 Z
F@u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/waddr[8]~FF2 [
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i82 [
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF2 \
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_72/i92 \
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[1]~FF< U
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i2< U
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[2]~FF< V
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i3< V
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[3]~FF< W
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i4< W
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[4]~FF< X
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i5< X
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[5]~FF< Y
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i6< Y
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[6]~FF< Z
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i7< Z
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[7]~FF< [
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i8< [
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[8]~FF< \
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i9< \
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF< ]
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i10< ]
ZTu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[10]~FF< ^
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i11< ^
ZTu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[11]~FF< _
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/add_46/i12< _
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[2]~FFE U

LUT__32498E U
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[3]~FFL Q

LUT__32497L Q
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[4]~FFI T

LUT__32496I T
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[5]~FFI U

LUT__32495I U
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[6]~FFI V

LUT__32494I V
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[7]~FFI W

LUT__32493I W
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[8]~FFI X

LUT__32492I X
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[9]~FFI Y

LUT__32491I Y
wqu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[10]~FFE Y

LUT__32490E Y
wqu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.raddr_cntr_sync_g2b_r[11]~FFF \
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[1]~FF< S

LUT__32487< S
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[2]~FFA Q

LUT__32486A Q
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[3]~FFA P

LUT__32485A P
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[4]~FFB T

LUT__32484B T
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[5]~FFB U

LUT__32483B U
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[6]~FFB Z

LUT__32482B Z
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[7]~FF< `

LUT__32481< `
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[8]~FF< d

LUT__32480< d
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.genblk1.waddr_cntr_sync_g2b_r[9]~FF< c
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[2]~FF ,

LUT__32499 ,
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[3]~FFG G

LUT__32500G G
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[4]~FFD Q

LUT__32501D Q
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[5]~FFB Q

LUT__32502B Q
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[6]~FFA S

LUT__32503A S
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[7]~FF@ \

LUT__32504@ \
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[8]~FFD L

LUT__32505D L
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[9]~FFB W

LUT__32506B W
jdu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[10]~FF8 W

LUT__325078 W
jdu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_r[11]~FFA X
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[1]~FF; L

LUT__32508; L
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[2]~FF< H

LUT__32509< H
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[3]~FF< M

LUT__32510< M
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[4]~FFN R

LUT__32511N R
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[5]~FFM X

LUT__32512M X
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[6]~FF= \

LUT__32513= \
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[7]~FF3 \

LUT__325143 \
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[8]~FF s

LUT__32515 s
icu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_r[9]~FF7 r
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][6]~FFF S
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][5]~FFG Q
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][4]~FFI Q
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][3]~FFL G
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][8]~FFI L
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][9]~FFG W
wqu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][10]~FF= W
wqu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][11]~FFF X
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][2]~FF -
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][3]~FFL H
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][4]~FFI R
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][5]~FFG R
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][6]~FFF T
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][7]~FF@ X
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][2]~FF ,
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][8]~FFI M
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][9]~FFG X
wqu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][10]~FF= X
wqu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[1][11]~FFF Y
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[2]~FF .
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[3]~FFL I
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[4]~FFI S
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[5]~FFG S
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[6]~FFF U
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[7]~FF@ Y
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[8]~FFI N
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[9]~FFG Y
mgu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[10]~FF= Y
mgu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.raddr_cntr_gry_sync[11]~FFF Z
vpu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.xrd2wr_addr_sync/async_reg[0][7]~FF@ W
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][6]~FFB \
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][5]~FFM S
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][4]~FFS R
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][0]~FFG H
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][3]~FFA M
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][8]~FF s
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][9]~FF< r
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][1]~FF@ M
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][2]~FFA I
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][3]~FFA N
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][4]~FFS S
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][5]~FFM T
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][6]~FFB ]
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][7]~FF8 ]
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][0]~FFG I
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][2]~FFA H
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][8]~FF t
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[1][9]~FF< s
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[1]~FF@ N
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[2]~FFA J
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[3]~FFA O
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[4]~FFS T
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[5]~FFM U
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[6]~FFB ^
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[7]~FF8 ^
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[0]~FFG J
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][1]~FF@ L
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[8]~FF u
lfu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.waddr_cntr_gry_sync[9]~FF< t
uou_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/async_clk.wr2rd_addr_sync/async_reg[0][7]~FF8 \
.'u_axi4_ctrl/rfifo_wr_rst_busy_dly[1]~FFX â
' u_axi4_ctrl/dff_138/i15_rst_4~FFá _
' u_axi4_ctrl/dff_138/i15_rst_3~FFá `
' u_axi4_ctrl/dff_138/i15_rst_2~FFá a
' u_axi4_ctrl/dff_138/i15_rst_1~FFã Z
' u_axi4_ctrl/dff_138/i15_rst_0~FFã Y
/(u_axi4_ctrl/rfifo_wr_rst_busy_dly[15]~FFá ^

LUT__32516á ^
!u_axi4_ctrl/rd_state[1]~FFç Y

LUT__32517ç Y
w_ddr3_araddr[11]~FFµ z
w_ddr3_araddr[12]~FFµ {
u_axi4_ctrl/add_337/i1µ {
w_ddr3_araddr[13]~FFµ |
u_axi4_ctrl/add_337/i2µ |
w_ddr3_araddr[14]~FFµ }
u_axi4_ctrl/add_337/i3µ }
w_ddr3_araddr[15]~FFµ ~
u_axi4_ctrl/add_337/i4µ ~
w_ddr3_araddr[16]~FFµ 
u_axi4_ctrl/add_337/i5µ 
w_ddr3_araddr[17]~FFµ Ä
u_axi4_ctrl/add_337/i6µ Ä
w_ddr3_araddr[18]~FFµ Å
u_axi4_ctrl/add_337/i7µ Å
w_ddr3_araddr[19]~FFµ Ç
u_axi4_ctrl/add_337/i8µ Ç
w_ddr3_araddr[20]~FFµ É
u_axi4_ctrl/add_337/i9µ É
w_ddr3_araddr[21]~FFµ Ñ
u_axi4_ctrl/add_337/i10µ Ñ
#u_axi4_ctrl/rfifo_wdata[3]~FFL <
#u_axi4_ctrl/rfifo_wdata[4]~FFE W
#u_axi4_ctrl/rfifo_wdata[5]~FFK V
#u_axi4_ctrl/rfifo_wdata[6]~FFE S
#u_axi4_ctrl/rfifo_wdata[7]~FFK W
#u_axi4_ctrl/rfifo_wdata[8]~FFF 3
#u_axi4_ctrl/rfifo_wdata[9]~FFN 6
$u_axi4_ctrl/rfifo_wdata[10]~FFF 0
$u_axi4_ctrl/rfifo_wdata[11]~FFN 5
$u_axi4_ctrl/rfifo_wdata[12]~FFF 1
$u_axi4_ctrl/rfifo_wdata[13]~FF< 4
$u_axi4_ctrl/rfifo_wdata[14]~FFF :
$u_axi4_ctrl/rfifo_wdata[15]~FFF 7
$u_axi4_ctrl/rfifo_wdata[16]~FF< 2
$u_axi4_ctrl/rfifo_wdata[17]~FF< B
$u_axi4_ctrl/rfifo_wdata[18]~FF< F
$u_axi4_ctrl/rfifo_wdata[19]~FF< N
$u_axi4_ctrl/rfifo_wdata[20]~FF< :
$u_axi4_ctrl/rfifo_wdata[21]~FF< 3
$u_axi4_ctrl/rfifo_wdata[22]~FF< ;
$u_axi4_ctrl/rfifo_wdata[23]~FF< *
$u_axi4_ctrl/rfifo_wdata[32]~FFZ 6
$u_axi4_ctrl/rfifo_wdata[33]~FFZ ?
$u_axi4_ctrl/rfifo_wdata[34]~FFZ @
$u_axi4_ctrl/rfifo_wdata[35]~FFN <
$u_axi4_ctrl/rfifo_wdata[36]~FFK [
$u_axi4_ctrl/rfifo_wdata[37]~FFK Z
$u_axi4_ctrl/rfifo_wdata[38]~FFN E
$u_axi4_ctrl/rfifo_wdata[39]~FFN P
$u_axi4_ctrl/rfifo_wdata[40]~FFN /
$u_axi4_ctrl/rfifo_wdata[41]~FFL :
$u_axi4_ctrl/rfifo_wdata[42]~FFF ?
$u_axi4_ctrl/rfifo_wdata[43]~FFN D
$u_axi4_ctrl/rfifo_wdata[44]~FFF 9
$u_axi4_ctrl/rfifo_wdata[45]~FFF <
$u_axi4_ctrl/rfifo_wdata[46]~FFL 7
$u_axi4_ctrl/rfifo_wdata[47]~FFN :
$u_axi4_ctrl/rfifo_wdata[48]~FF< 6
$u_axi4_ctrl/rfifo_wdata[49]~FF< K
$u_axi4_ctrl/rfifo_wdata[50]~FF- T
$u_axi4_ctrl/rfifo_wdata[51]~FF< 9
$u_axi4_ctrl/rfifo_wdata[52]~FF/ =
$u_axi4_ctrl/rfifo_wdata[53]~FF/ 9
$u_axi4_ctrl/rfifo_wdata[54]~FF2 R
$u_axi4_ctrl/rfifo_wdata[55]~FF/ ?
$u_axi4_ctrl/rfifo_wdata[64]~FF@ I
$u_axi4_ctrl/rfifo_wdata[65]~FF< 7
$u_axi4_ctrl/rfifo_wdata[66]~FF< J
$u_axi4_ctrl/rfifo_wdata[67]~FF< O
$u_axi4_ctrl/rfifo_wdata[68]~FFF P
$u_axi4_ctrl/rfifo_wdata[69]~FFN N
$u_axi4_ctrl/rfifo_wdata[70]~FFE R
$u_axi4_ctrl/rfifo_wdata[71]~FFE _
$u_axi4_ctrl/rfifo_wdata[72]~FF< Q
$u_axi4_ctrl/rfifo_wdata[73]~FFK S
$u_axi4_ctrl/rfifo_wdata[74]~FFI J
$u_axi4_ctrl/rfifo_wdata[75]~FFF Q
$u_axi4_ctrl/rfifo_wdata[76]~FFF M
$u_axi4_ctrl/rfifo_wdata[77]~FFF N
$u_axi4_ctrl/rfifo_wdata[78]~FFF A
$u_axi4_ctrl/rfifo_wdata[79]~FF@ @
$u_axi4_ctrl/rfifo_wdata[80]~FF< P
$u_axi4_ctrl/rfifo_wdata[81]~FFF O
$u_axi4_ctrl/rfifo_wdata[82]~FFE ]
$u_axi4_ctrl/rfifo_wdata[83]~FF@ F
$u_axi4_ctrl/rfifo_wdata[84]~FF/ F
$u_axi4_ctrl/rfifo_wdata[85]~FF< E
$u_axi4_ctrl/rfifo_wdata[86]~FF@ G
$u_axi4_ctrl/rfifo_wdata[87]~FF< I
$u_axi4_ctrl/rfifo_wdata[96]~FFL /
$u_axi4_ctrl/rfifo_wdata[97]~FFN ,
$u_axi4_ctrl/rfifo_wdata[98]~FFN 7
$u_axi4_ctrl/rfifo_wdata[99]~FFN -
%u_axi4_ctrl/rfifo_wdata[100]~FFL ;
%u_axi4_ctrl/rfifo_wdata[101]~FFK R
%u_axi4_ctrl/rfifo_wdata[102]~FFN 9
%u_axi4_ctrl/rfifo_wdata[103]~FFF .
%u_axi4_ctrl/rfifo_wdata[104]~FFF =
%u_axi4_ctrl/rfifo_wdata[105]~FFE V
%u_axi4_ctrl/rfifo_wdata[106]~FFN 0
%u_axi4_ctrl/rfifo_wdata[107]~FFF >
%u_axi4_ctrl/rfifo_wdata[108]~FF@ 6
%u_axi4_ctrl/rfifo_wdata[109]~FF@ :
%u_axi4_ctrl/rfifo_wdata[110]~FF< D
%u_axi4_ctrl/rfifo_wdata[111]~FF@ <
%u_axi4_ctrl/rfifo_wdata[112]~FF< >
%u_axi4_ctrl/rfifo_wdata[113]~FF@ B
%u_axi4_ctrl/rfifo_wdata[114]~FF@ >
%u_axi4_ctrl/rfifo_wdata[115]~FF< @
%u_axi4_ctrl/rfifo_wdata[116]~FF< A
%u_axi4_ctrl/rfifo_wdata[117]~FF< ?
%u_axi4_ctrl/rfifo_wdata[118]~FF< 8
%u_axi4_ctrl/rfifo_wdata[119]~FF/ 1
u_lcd_driver/vcnt[0]~FFP ˇ

LUT__32524P ˇ
	lcd_hs~FFV É

LUT__32534V É
	lcd_vs~FFJ ˛

LUT__32537J ˛
	lcd_de~FFV ˝

LUT__32548V ˝
lcd_request~FFS ˚

LUT__32550S ˚
u_lcd_driver/hcnt[0]~FFV ˇ

LUT__32553V ˇ
u_lcd_driver/vcnt[1]~FFP ˛

LUT__32554P ˛
u_lcd_driver/vcnt[2]~FFS ˇ

LUT__32555S ˇ
u_lcd_driver/vcnt[3]~FFP Ä

LUT__32556P Ä
u_lcd_driver/vcnt[4]~FFP Å

LUT__32557P Å
u_lcd_driver/vcnt[5]~FFS Ç

LUT__32558S Ç
u_lcd_driver/vcnt[6]~FFP É

LUT__32559P É
u_lcd_driver/vcnt[7]~FFS Ñ

LUT__32560S Ñ
u_lcd_driver/vcnt[8]~FFP Ö

LUT__32561P Ö
u_lcd_driver/vcnt[9]~FFP Ü

LUT__32562P Ü
u_lcd_driver/vcnt[10]~FFP Ç

LUT__32563P Ç
u_lcd_driver/vcnt[11]~FFP Ñ

LUT__32564P Ñ
u_lcd_driver/hcnt[1]~FFV ˚

LUT__32565V ˚
u_lcd_driver/hcnt[2]~FFV ¸

LUT__32566V ¸
u_lcd_driver/hcnt[3]~FFY ˝

LUT__32567Y ˝
u_lcd_driver/hcnt[4]~FFV ˛

LUT__32568V ˛
u_lcd_driver/hcnt[5]~FFY ˇ

LUT__32569Y ˇ
u_lcd_driver/hcnt[6]~FFV Ä

LUT__32570V Ä
u_lcd_driver/hcnt[7]~FFV Å

LUT__32571V Å
u_lcd_driver/hcnt[8]~FFV Ç

LUT__32572V Ç
u_lcd_driver/hcnt[9]~FFV Ö

LUT__32573V Ö
u_lcd_driver/hcnt[10]~FFV Ñ

LUT__32574V Ñ
u_lcd_driver/hcnt[11]~FFV à

LUT__32575V à
u_lcd_driver/hcnt[12]~FFV Ü

LUT__32576V Ü
u_lcd_driver/hcnt[13]~FFV á

LUT__32577V á
"inst_FrameCrop/r_de_i[0]~FFJ å
 inst_FrameCrop/rc_h[0]~FFA Ê
 inst_FrameCrop/rc_w[0]~FFP Ú
w_rgb_data_o[0]~FFV å

LUT__32580V å
w_rgb_hs_o~FFV ä
"inst_FrameCrop/r_vs_i[1]~FFB ˜
"inst_FrameCrop/r_vs_i[0]~FFB ¯
"inst_FrameCrop/r_de_i[1]~FFJ Ü
 inst_FrameCrop/rc_h[1]~FFA Á
inst_FrameCrop/add_38/i1A Á
 inst_FrameCrop/rc_h[2]~FFA Ë
inst_FrameCrop/add_38/i2A Ë
 inst_FrameCrop/rc_h[3]~FFA È
inst_FrameCrop/add_38/i3A È
 inst_FrameCrop/rc_h[4]~FFA Í
inst_FrameCrop/add_38/i4A Í
 inst_FrameCrop/rc_h[5]~FFA Î
inst_FrameCrop/add_38/i5A Î
 inst_FrameCrop/rc_h[6]~FFA Ï
inst_FrameCrop/add_38/i6A Ï
 inst_FrameCrop/rc_h[7]~FFA Ì
inst_FrameCrop/add_38/i7A Ì
 inst_FrameCrop/rc_h[8]~FFA Ó
inst_FrameCrop/add_38/i8A Ó
 inst_FrameCrop/rc_h[9]~FFA Ô
inst_FrameCrop/add_38/i9A Ô
!inst_FrameCrop/rc_h[10]~FFA 
 inst_FrameCrop/add_38/i10A 
!inst_FrameCrop/rc_h[11]~FFA Ò
 inst_FrameCrop/add_38/i11A Ò
 inst_FrameCrop/rc_w[1]~FFP Û
inst_FrameCrop/add_40/i1P Û
 inst_FrameCrop/rc_w[2]~FFP Ù
inst_FrameCrop/add_40/i2P Ù
 inst_FrameCrop/rc_w[3]~FFP ı
inst_FrameCrop/add_40/i3P ı
 inst_FrameCrop/rc_w[4]~FFP ˆ
inst_FrameCrop/add_40/i4P ˆ
 inst_FrameCrop/rc_w[5]~FFP ˜
inst_FrameCrop/add_40/i5P ˜
 inst_FrameCrop/rc_w[6]~FFP ¯
inst_FrameCrop/add_40/i6P ¯
 inst_FrameCrop/rc_w[7]~FFP ˘
inst_FrameCrop/add_40/i7P ˘
 inst_FrameCrop/rc_w[8]~FFP ˙
inst_FrameCrop/add_40/i8P ˙
 inst_FrameCrop/rc_w[9]~FFP ˚
inst_FrameCrop/add_40/i9P ˚
!inst_FrameCrop/rc_w[10]~FFP ¸
 inst_FrameCrop/add_40/i10P ¸
!inst_FrameCrop/rc_w[11]~FFP ˝
 inst_FrameCrop/add_40/i11P ˝
w_rgb_data_o[1]~FFV é

LUT__32594V é
w_rgb_data_o[2]~FFV ç

LUT__32595V ç
w_rgb_data_o[3]~FFS ç

LUT__32596S ç
w_rgb_data_o[4]~FFS í

LUT__32597S í
w_rgb_data_o[5]~FFJ è

LUT__32598J è
w_rgb_data_o[6]~FFJ é

LUT__32599J é
w_rgb_data_o[7]~FFJ ã

LUT__32600J ã
w_rgb_data_o[8]~FF8 â

LUT__326018 â
w_rgb_data_o[9]~FF8 ã

LUT__326028 ã
w_rgb_data_o[10]~FFB à

LUT__32603B à
w_rgb_data_o[11]~FF8 Ö

LUT__326048 Ö
w_rgb_data_o[12]~FFA Â

LUT__32605A Â
w_rgb_data_o[13]~FFA ‰

LUT__32606A ‰
w_rgb_data_o[14]~FFA „

LUT__32607A „
w_rgb_data_o[15]~FF8 É

LUT__326088 É
w_rgb_data_o[16]~FF8 è

LUT__326098 è
w_rgb_data_o[17]~FF8 Ç

LUT__326108 Ç
w_rgb_data_o[18]~FF8 ˛

LUT__326118 ˛
w_rgb_data_o[19]~FF8 í

LUT__326128 í
w_rgb_data_o[20]~FF8 ˆ

LUT__326138 ˆ
w_rgb_data_o[21]~FFB í

LUT__32614B í
w_rgb_data_o[22]~FFB ê

LUT__32615B ê
w_rgb_data_o[23]~FFB É

LUT__32616B É
hdmi_txd0_o[0]~FFV ã

LUT__32618V ã
 u_rgb2dvi/enc_0/acc[0]~FFZ ú
!u_rgb2dvi/enc_0/add_105/i1Z ú
hdmi_txd0_o[1]~FFV î

LUT__32621V î
hdmi_txd0_o[2]~FFV ñ

LUT__32622V ñ
hdmi_txd0_o[3]~FFS ò

LUT__32623S ò
hdmi_txd0_o[4]~FFV ó

LUT__32625V ó
hdmi_txd0_o[5]~FFZ ö

LUT__32627Z ö
hdmi_txd0_o[6]~FFY ô

LUT__32629Y ô
hdmi_txd0_o[7]~FFY ò

LUT__32631Y ò
hdmi_txd0_o[8]~FFY î

LUT__32632Y î
hdmi_txd0_o[9]~FFS å

LUT__32633S å
 u_rgb2dvi/enc_0/acc[1]~FFZ ù
!u_rgb2dvi/enc_0/add_105/i2Z ù
 u_rgb2dvi/enc_0/acc[2]~FFZ û
!u_rgb2dvi/enc_0/add_105/i3Z û
 u_rgb2dvi/enc_0/acc[3]~FFZ ü
!u_rgb2dvi/enc_0/add_105/i4Z ü
 u_rgb2dvi/enc_0/acc[4]~FFZ †
!u_rgb2dvi/enc_0/add_105/i5Z †
hdmi_txd1_o[0]~FF8 ê

LUT__326358 ê
 u_rgb2dvi/enc_1/acc[0]~FF2 å
!u_rgb2dvi/enc_1/add_105/i12 å
hdmi_txd1_o[1]~FF8 ä

LUT__326378 ä
hdmi_txd1_o[2]~FF8 å

LUT__326388 å
hdmi_txd1_o[3]~FF8 à

LUT__326398 à
hdmi_txd1_o[4]~FF8 é

LUT__326408 é
hdmi_txd1_o[5]~FF8 ç

LUT__326418 ç
hdmi_txd1_o[6]~FF8 ë

LUT__326428 ë
hdmi_txd1_o[7]~FF8 á

LUT__326438 á
hdmi_txd1_o[8]~FF8 î

LUT__303488 î
hdmi_txd1_o[9]~FF2 ó
 u_rgb2dvi/enc_1/acc[1]~FF2 ç
!u_rgb2dvi/enc_1/add_105/i22 ç
 u_rgb2dvi/enc_1/acc[2]~FF2 é
!u_rgb2dvi/enc_1/add_105/i32 é
 u_rgb2dvi/enc_1/acc[3]~FF2 è
!u_rgb2dvi/enc_1/add_105/i42 è
 u_rgb2dvi/enc_1/acc[4]~FF2 ê
!u_rgb2dvi/enc_1/add_105/i52 ê
hdmi_txd2_o[0]~FF8 ì

LUT__326458 ì
 u_rgb2dvi/enc_2/acc[0]~FFJ î
!u_rgb2dvi/enc_2/add_105/i1J î
hdmi_txd2_o[1]~FF8 ï

LUT__326478 ï
hdmi_txd2_o[2]~FF8 ò

LUT__326488 ò
hdmi_txd2_o[3]~FF8 ó

LUT__326498 ó
hdmi_txd2_o[4]~FFG ú

LUT__32651G ú
hdmi_txd2_o[5]~FFB ó

LUT__32652B ó
hdmi_txd2_o[6]~FF8 ô

LUT__326538 ô
hdmi_txd2_o[7]~FFB ô

LUT__32654B ô
hdmi_txd2_o[8]~FFB ò

LUT__30302B ò
hdmi_txd2_o[9]~FFG û
 u_rgb2dvi/enc_2/acc[1]~FFJ ï
!u_rgb2dvi/enc_2/add_105/i2J ï
 u_rgb2dvi/enc_2/acc[2]~FFJ ñ
!u_rgb2dvi/enc_2/add_105/i3J ñ
 u_rgb2dvi/enc_2/acc[3]~FFJ ó
!u_rgb2dvi/enc_2/add_105/i4J ó
 u_rgb2dvi/enc_2/acc[4]~FFJ ò
!u_rgb2dvi/enc_2/add_105/i5J ò
sys_pll_rstn_o  Æ(
clk_sys  ¢(
	clk_pixel  ü(
clk_pixel_10x  §(
sys_pll_lock  ∏(
dsi_pll_rstn_o  (
dsi_byteclk_ip  (
dsi_serclk_ik  (
dsi_txcclk_il  (
dsi_pll_lock  (
ddr_pll_rstn_o€ (
	tdqss_clkn  (
core_clk€ §(
tac_clko  (
twd_clk€ ü(
ddr_pll_lock€ (
shift[2]€ ( 
shift[1]€ (
shift[0]€ ( 
shift_sel[4]€ (
shift_sel[3]€ ( 
shift_sel[2]€ (
shift_sel[1]€ ( 
shift_sel[0]€ (
	shift_ena€ ( 
lvds_pll_rstn_o€ Æ(
clk_lvds_1x€ ¢(
clk_lvds_7x€ û(
clk_27m€ £(
lvds_pll_lock€ ∏(
addr[15]ê  (
addr[14]€ k(
addr[13]€ H( 
addr[12]€ "(
addr[11]€ =( 
addr[10]€ â( 
addr[9]€ (
addr[8]€ ( 
addr[7]€ n( 
addr[6]€ :(
addr[5]é  ( 
addr[4]€ (
addr[3]3  (
addr[2]€ E(
addr[1]€ %( 
addr[0]€ _(
ba[2]€ }( 
ba[1]Ü  ( 
ba[0]I  (
we€ ]( 
reset€ ã(
ras€ /(
cas€ 2( 
odtG  ( 
cke{  (

cs_  ( 
i_dq_hi[15]  (
i_dq_hi[14]  (
i_dq_hi[13]*  (
i_dq_hi[12]  (
i_dq_hi[11]a  (
i_dq_hi[10]  (

i_dq_hi[9]*  (

i_dq_hi[8]V  (

i_dq_hi[7]’  (

i_dq_hi[6]≥  (

i_dq_hi[5]®  (

i_dq_hi[4]÷  (

i_dq_hi[3]ù  (

i_dq_hi[2]≥  (

i_dq_hi[1]®  (

i_dq_hi[0]ù  (
i_dq_lo[15]  (
i_dq_lo[14]  (
i_dq_lo[13])  (
i_dq_lo[12]  (
i_dq_lo[11]`  (
i_dq_lo[10]  (

i_dq_lo[9])  (

i_dq_lo[8]U  (

i_dq_lo[7]‘  (

i_dq_lo[6]≤  (

i_dq_lo[5]ß  (

i_dq_lo[4]’  (

i_dq_lo[3]ú  (

i_dq_lo[2]≤  (

i_dq_lo[1]ß  (

i_dq_lo[0]ú  (
o_dq_hi[15]  (
o_dq_hi[14]  ( 
o_dq_hi[13]&  ( 
o_dq_hi[12]  (
o_dq_hi[11]\  (
o_dq_hi[10]  ( 

o_dq_hi[9](  (

o_dq_hi[8]T  (

o_dq_hi[7]—  (

o_dq_hi[6]±  (

o_dq_hi[5]§  ( 

o_dq_hi[4]‘  ( 

o_dq_hi[3]õ  (

o_dq_hi[2]Ø  ( 

o_dq_hi[1]¶  (

o_dq_hi[0]ô  ( 
o_dq_lo[15]  (
o_dq_lo[14]  (
o_dq_lo[13]%  (
o_dq_lo[12]  (
o_dq_lo[11]\  ( 
o_dq_lo[10]  (

o_dq_lo[9]'  (

o_dq_lo[8]S  (

o_dq_lo[7]—  ( 

o_dq_lo[6]∞  (

o_dq_lo[5]£  (

o_dq_lo[4]”  ( 

o_dq_lo[3]ö  (

o_dq_lo[2]Æ  (

o_dq_lo[1]•  (

o_dq_lo[0]ò  (
o_dq_oe[15]  (
o_dq_oe[14]  ( 
o_dq_oe[13])  ( 
o_dq_oe[12]  (
o_dq_oe[11]_  (
o_dq_oe[10]  ( 

o_dq_oe[9])  (

o_dq_oe[8]U  (

o_dq_oe[7]‘  (

o_dq_oe[6]≤  (

o_dq_oe[5]ß  ( 

o_dq_oe[4]’  ( 

o_dq_oe[3]ú  (

o_dq_oe[2]≤  ( 

o_dq_oe[1]ß  (

o_dq_oe[0]ú  ( 

o_dm_hi[1]R  ( 

o_dm_hi[0]É  (

o_dm_lo[1]Q  (

o_dm_lo[0]É  ( 
i_dqs_hi[1]  (
i_dqs_hi[0]æ  (
i_dqs_lo[1]  (
i_dqs_lo[0]Ω  (
o_dqs_hi[1]  (
o_dqs_hi[0]∫  (
o_dqs_lo[1]  ( 
o_dqs_lo[0]∫  ( 
o_dqs_n_hi[1]  ( 
o_dqs_n_hi[0]Ω  ( 
o_dqs_n_lo[1]  ( 
o_dqs_n_lo[0]º  ( 
o_dqs_oe[1]  (
o_dqs_oe[0]Ω  (
o_dqs_n_oe[1]  ( 
o_dqs_n_oe[0]æ  ( 
clk_p_hi€ î(
clk_p_lo€ î( 
clk_n_hi€ ó( 
clk_n_lo€ ñ( 

csi_ctl0_oÉ √(
csi_ctl0_oeÜ √(

csi_ctl1_oÜ √( 
csi_ctl1_oeá √( 
	csi_scl_oy √( 

csi_scl_oe| √( 
	csi_sda_oG √( 

csi_sda_oeJ √( 
	csi_sda_iK √(
csi_rxc_lp_p_i€ è(
csi_rxc_lp_n_i€ ê(
csi_rxc_hs_en_o€ è(
csi_rxc_hs_term_en_o€ ê(
	csi_rxc_i€ °(
csi_rxd0_rst_o€ ü( 
csi_rxd0_hs_en_o€ ú( 
csi_rxd0_hs_term_en_o€ ù( 
csi_rxd0_lp_p_i€ ú(
csi_rxd0_lp_n_i€ ú(
csi_rxd0_hs_i[7]€ ò(
csi_rxd0_hs_i[6]€ ò(
csi_rxd0_hs_i[5]€ ó(
csi_rxd0_hs_i[4]€ ó(
csi_rxd0_hs_i[3]€ ñ(
csi_rxd0_hs_i[2]€ ñ(
csi_rxd0_hs_i[1]€ ï(
csi_rxd0_hs_i[0]€ ï(
csi_rxd1_rst_o€ ≠( 
csi_rxd1_hs_en_o€ ™( 
csi_rxd1_hs_term_en_o€ ´( 
csi_rxd2_rst_o€ ¸( 
csi_rxd2_hs_en_o€ ˘( 
csi_rxd2_hs_term_en_o€ ˙( 
csi_rxd3_rst_o€ á( 
csi_rxd3_hs_en_o€ Ñ( 
csi_rxd3_hs_term_en_o€ Ö( 
	dsi_pwm_oI √(
dsi_resetn_o{ √(
dsi_txc_rst_o€ Ã(
dsi_txc_lp_p_oe€ ≈(
dsi_txc_lp_p_o€ ¬(
dsi_txc_lp_n_oe€ ∆( 
dsi_txc_lp_n_o€ ≈( 
dsi_txc_hs_oe€ «( 
dsi_txc_hs_o[7]€ ƒ(
dsi_txc_hs_o[6]€ ¬( 
dsi_txc_hs_o[5]€ ƒ( 
dsi_txc_hs_o[4]€ ¡(
dsi_txc_hs_o[3]€ √(
dsi_txc_hs_o[2]€ ¡( 
dsi_txc_hs_o[1]€ √( 
dsi_txc_hs_o[0]€ ¿(
dsi_txd0_rst_o€ Ω( 
dsi_txd0_hs_oe€ π(
dsi_txd0_hs_o[7]€ ∑( 
dsi_txd0_hs_o[6]€ ¥(
dsi_txd0_hs_o[5]€ ∂(
dsi_txd0_hs_o[4]€ ¥( 
dsi_txd0_hs_o[3]€ ∂( 
dsi_txd0_hs_o[2]€ ≥(
dsi_txd0_hs_o[1]€ µ(
dsi_txd0_hs_o[0]€ ≥( 
dsi_txd0_lp_p_oe€ ∏( 
dsi_txd0_lp_p_o€ µ( 
dsi_txd0_lp_n_oe€ ∏(
dsi_txd0_lp_n_o€ ∑(
dsi_txd1_rst_o€ Ÿ( 
dsi_txd1_lp_p_oe€ ‘( 
dsi_txd1_lp_p_o€ —( 
dsi_txd1_lp_n_oe€ ‘(
dsi_txd1_lp_n_o€ ”(
dsi_txd1_hs_oe€ ’(
dsi_txd1_hs_o[7]€ ”( 
dsi_txd1_hs_o[6]€ –(
dsi_txd1_hs_o[5]€ “(
dsi_txd1_hs_o[4]€ –( 
dsi_txd1_hs_o[3]€ “( 
dsi_txd1_hs_o[2]€ œ(
dsi_txd1_hs_o[1]€ —(
dsi_txd1_hs_o[0]€ œ( 
dsi_txd2_rst_o€ Á(
dsi_txd2_lp_p_oe€ ‚(
dsi_txd2_lp_p_o€ ﬂ(
dsi_txd2_lp_n_oe€ „( 
dsi_txd2_lp_n_o€ ‚( 
dsi_txd2_hs_oe€ ‰( 
dsi_txd2_hs_o[7]€ ·(
dsi_txd2_hs_o[6]€ ﬂ( 
dsi_txd2_hs_o[5]€ ·( 
dsi_txd2_hs_o[4]€ ﬁ(
dsi_txd2_hs_o[3]€ ‡(
dsi_txd2_hs_o[2]€ ﬁ( 
dsi_txd2_hs_o[1]€ ‡( 
dsi_txd2_hs_o[0]€ ›(
dsi_txd3_rst_o€ ±( 
dsi_txd3_lp_p_oe€ ¨( 
dsi_txd3_lp_p_o€ ©( 
dsi_txd3_lp_n_oe€ ¨(
dsi_txd3_lp_n_o€ ´(
dsi_txd3_hs_oe€ ≠(
dsi_txd3_hs_o[7]€ ´( 
dsi_txd3_hs_o[6]€ ®(
dsi_txd3_hs_o[5]€ ™(
dsi_txd3_hs_o[4]€ ®( 
dsi_txd3_hs_o[3]€ ™( 
dsi_txd3_hs_o[2]€ ß(
dsi_txd3_hs_o[1]€ ©(
dsi_txd3_hs_o[0]€ ß( 
	uart_tx_o∆ √( 
led_o[5]€ (
led_o[4]€ 
( 
led_o[3]€ (
led_o[2]€ ( 
led_o[1]€ ( 
led_o[0]€ (
	cmos_sclk  ∏( 
cmos_sdat_OUT€ ∂(
cmos_sdat_OE€ ∑( 
	cmos_pclko √(
	cmos_ctl2  ø(
	cmos_ctl3  ( 
hdmi_txc_oe5 √(
hdmi_txd0_oe÷ √( 
hdmi_txd1_oe √(
hdmi_txd2_oe* √(
hdmi_txc_rst_o9 √( 
hdmi_txd0_rst_oŸ √(
hdmi_txd1_rst_o √( 
hdmi_txd2_rst_o. √( 
hdmi_txc_o[9]3 √(
hdmi_txc_o[8]3 √( 
hdmi_txc_o[7]2 √(
hdmi_txc_o[6]2 √( 
hdmi_txc_o[5]1 √(
hdmi_txc_o[4]1 √( 
hdmi_txc_o[3]0 √(
hdmi_txc_o[2]0 √( 
hdmi_txc_o[1]/ √(
hdmi_txc_o[0]/ √( 
hdmi_txd0_o[9]‘ √( 
hdmi_txd0_o[8]” √(
hdmi_txd0_o[7]” √( 
hdmi_txd0_o[6]“ √(
hdmi_txd0_o[5]“ √( 
hdmi_txd0_o[4]— √(
hdmi_txd0_o[3]— √( 
hdmi_txd0_o[2]– √(
hdmi_txd0_o[1]– √( 
hdmi_txd0_o[0]œ √(
hdmi_txd1_o[9] √(
hdmi_txd1_o[8] √( 
hdmi_txd1_o[7] √(
hdmi_txd1_o[6] √( 
hdmi_txd1_o[5] √(
hdmi_txd1_o[4] √( 
hdmi_txd1_o[3] √(
hdmi_txd1_o[2] √( 
hdmi_txd1_o[1] √(
hdmi_txd1_o[0] √( 
hdmi_txd2_o[9]( √(
hdmi_txd2_o[8]( √( 
hdmi_txd2_o[7]' √(
hdmi_txd2_o[6]' √( 
hdmi_txd2_o[5]& √(
hdmi_txd2_o[4]& √( 
hdmi_txd2_o[3]% √(
hdmi_txd2_o[2]% √( 
hdmi_txd2_o[1]$ √(
hdmi_txd2_o[0]$ √( 
lvds_txc_oe √(
lvds_txc_o[6] √( 
lvds_txc_o[5] √(
lvds_txc_o[4] √( 
lvds_txc_o[3] √(
lvds_txc_o[2] √( 
lvds_txc_o[1] √(
lvds_txc_o[0] √( 
lvds_txc_rst_o √( 
lvds_txd0_oe® √(
lvds_txd0_o[6]• √( 
lvds_txd0_o[5]§ √(
lvds_txd0_o[4]§ √( 
lvds_txd0_o[3]£ √(
lvds_txd0_o[2]£ √( 
lvds_txd0_o[1]¢ √(
lvds_txd0_o[0]¢ √( 
lvds_txd0_rst_o¨ √( 
lvds_txd1_oeù √(
lvds_txd1_o[6]ö √( 
lvds_txd1_o[5]ô √(
lvds_txd1_o[4]ô √( 
lvds_txd1_o[3]ò √(
lvds_txd1_o[2]ò √( 
lvds_txd1_o[1]ó √(
lvds_txd1_o[0]ó √( 
lvds_txd1_rst_o° √( 
lvds_txd2_oe@ √(
lvds_txd2_o[6]= √( 
lvds_txd2_o[5]< √(
lvds_txd2_o[4]< √( 
lvds_txd2_o[3]; √(
lvds_txd2_o[2]; √( 
lvds_txd2_o[1]: √(
lvds_txd2_o[0]: √( 
lvds_txd2_rst_oD √( 
lvds_txd3_oe≥ √(
lvds_txd3_o[6]∞ √( 
lvds_txd3_o[5]Ø √(
lvds_txd3_o[4]Ø √( 
lvds_txd3_o[3]Æ √(
lvds_txd3_o[2]Æ √( 
lvds_txd3_o[1]≠ √(
lvds_txd3_o[0]≠ √( 
lvds_txd3_rst_o∑ √( 
lcd_tp_sda_o  ò(
lcd_tp_sda_oe  õ(
lcd_tp_scl_o  ñ( 
lcd_tp_scl_oe  õ( 
lcd_tp_int_o  §( 
lcd_tp_int_oe  ß( 
lcd_tp_rst_o  ¶(
	lcd_pwm_o  ç(

lcd_blen_o  ã( 
lcd_vs_o  s( 
lcd_hs_o  p(
lcd_de_o  .(
lcd_b7_0_o[7]  î(
lcd_b7_0_o[6]  í( 
lcd_b7_0_o[5]  c( 
lcd_b7_0_o[4]  `(
lcd_b7_0_o[3]  I(
lcd_b7_0_o[2]  G( 
lcd_b7_0_o[1]  –( 
lcd_b7_0_o[0]  Õ(
lcd_g7_0_o[7]  ·(
lcd_g7_0_o[6]  ﬂ( 
lcd_g7_0_o[5]  ∑( 
lcd_g7_0_o[4]  ¥(
lcd_g7_0_o[3]  √( 
lcd_g7_0_o[2]  ¿(
lcd_g7_0_o[1]  >(
lcd_g7_0_o[0]  <( 
lcd_r7_0_o[7]  Ñ(
lcd_r7_0_o[6]  Ç( 
lcd_r7_0_o[5]  ´(
lcd_r7_0_o[4]  ©( 
lcd_r7_0_o[3]  ˆ(
lcd_r7_0_o[2]  Ù( 
lcd_r7_0_o[1]  Ç(
lcd_r7_0_o[0]  Ä( 
lcd_b7_0_oe[7]  ï(
lcd_b7_0_oe[6]  ï( 
lcd_b7_0_oe[5]  d( 
lcd_b7_0_oe[4]  c(
lcd_b7_0_oe[3]  J(
lcd_b7_0_oe[2]  J( 
lcd_b7_0_oe[1]  —( 
lcd_b7_0_oe[0]  –(
lcd_g7_0_oe[7]  ‚(
lcd_g7_0_oe[6]  ‚( 
lcd_g7_0_oe[5]  ∏( 
lcd_g7_0_oe[4]  ∑(
lcd_g7_0_oe[3]  ƒ( 
lcd_g7_0_oe[2]  √(
lcd_g7_0_oe[1]  ?(
lcd_g7_0_oe[0]  ?( 
lcd_r7_0_oe[7]  Ö(
lcd_r7_0_oe[6]  Ö( 
lcd_r7_0_oe[5]  ¨(
lcd_r7_0_oe[4]  ¨( 
lcd_r7_0_oe[3]  ˜(
lcd_r7_0_oe[2]  ˜( 
lcd_r7_0_oe[1]  É(
lcd_r7_0_oe[0]  É( 
	spi_sck_o   (
	spi_ssn_o  ( 
CutToMuxOpt_5/Lut_0S —
CutToMuxOpt_4/Lut_0X ‡
CutToMuxOpt_3/Lut_0d Ÿ
CutToMuxOpt_2/Lut_0i Ë
CutToMuxOpt_1/Lut_0v ‡
CutToMuxOpt_0/Lut_0q ⁄

LUT__27586j 

LUT__27587F º
)#AUX_ADD_CO__ori_bayer2rgb/add_33/i9h 9
)#AUX_ADD_CO__ori_bayer2rgb/add_35/i8Y @
)#AUX_ADD_CO__ori_bayer2rgb/add_36/i9V >
)#AUX_ADD_CO__ori_bayer2rgb/add_38/i8k 8
qjAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i1ï 1
nhAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i1 K
ohAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i1é ;
ohAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i1è F
)#AUX_ADD_CO__ori_bayer2rgb/add_39/i8b 8
]VAUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i1| €
àÄAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i1¬ 3
ãÑAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i1P @
ohAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i1Æ D
rkAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i1≠ F
`YAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i1≠ O
`YAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i1Ü S
ãÑAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i1R 6
unAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i1ò @
skAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i1û ∞
slAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i1ö F
ÅzAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i1à X
|vAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1m 
}vAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1ñ |
~vAUX_ADD_CI__ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1§ ä

add_523/i1n Û

add_525/i9w /
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i1Ç R
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i1≥ t
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i1É t
PHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i1ñ ©
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i1ù :
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i1Ü T
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i1≠ P
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i1≠ G
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i1Ø E
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i1Æ E
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i1≤ L
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i1è G
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i1é H
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i1é <
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i1å @
b\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i1 L
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i1Ä M
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i1ï 2
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i1í 1
g`ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i1ö G
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i1õ H
g_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i1û ±
aYddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i1ù ≤
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i1ò A
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i1õ B
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i1â n
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i1≠ v
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i1R 7
rjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1§ ã
rjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2§ å
qjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i1ñ }
qjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i2ñ ~
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i1m 
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i2m 
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i1à Y
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i2à Z
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i1P A
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i1¬ 4
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i2¬ 5
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i1ø 6
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i1¡ 4
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i1s 
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i1  ,
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i1∏ -
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i1∞ ú

add_523/i2n Ù

add_523/i3n ı
)"u_i2c_timing_ctrl_16bit/add_217/i1@ §
)"u_i2c_timing_ctrl_16bit/add_220/i1R ∂
&u_rgb2dvi/enc_2/sub_79/add_2/i5B ü
&u_rgb2dvi/enc_2/sub_79/add_2/i4B û
&u_rgb2dvi/enc_2/sub_79/add_2/i3B ù
&u_rgb2dvi/enc_2/sub_52/add_2/i5F ö
&u_rgb2dvi/enc_2/sub_52/add_2/i4F ô
&u_rgb2dvi/enc_2/sub_52/add_2/i3F ò
&u_rgb2dvi/enc_2/sub_52/add_2/i2F ó
&u_rgb2dvi/enc_2/sub_50/add_2/i5G ö
&u_rgb2dvi/enc_2/sub_50/add_2/i4G ô
&u_rgb2dvi/enc_2/sub_50/add_2/i3G ò
&u_rgb2dvi/enc_2/sub_50/add_2/i2G ó
 u_rgb2dvi/enc_2/add_75/i5> ü
 u_rgb2dvi/enc_2/add_75/i4> û
 u_rgb2dvi/enc_2/add_75/i3> ù
&u_rgb2dvi/enc_1/sub_79/add_2/i51 ó
&u_rgb2dvi/enc_1/sub_79/add_2/i41 ñ
&u_rgb2dvi/enc_1/sub_79/add_2/i31 ï
&u_rgb2dvi/enc_1/sub_52/add_2/i5/ í
&u_rgb2dvi/enc_1/sub_52/add_2/i4/ ë
&u_rgb2dvi/enc_1/sub_52/add_2/i3/ ê
&u_rgb2dvi/enc_1/sub_52/add_2/i2/ è
&u_rgb2dvi/enc_1/sub_50/add_2/i51 í
&u_rgb2dvi/enc_1/sub_50/add_2/i41 ë
&u_rgb2dvi/enc_1/sub_50/add_2/i31 ê
&u_rgb2dvi/enc_1/sub_50/add_2/i21 è
 u_rgb2dvi/enc_1/add_75/i53 í
 u_rgb2dvi/enc_1/add_75/i43 ë
 u_rgb2dvi/enc_1/add_75/i33 ê
&u_rgb2dvi/enc_0/sub_79/add_2/i5] ì
&u_rgb2dvi/enc_0/sub_79/add_2/i4] í
&u_rgb2dvi/enc_0/sub_79/add_2/i3] ë
&u_rgb2dvi/enc_0/sub_52/add_2/i5^ é
&u_rgb2dvi/enc_0/sub_52/add_2/i4^ ç
&u_rgb2dvi/enc_0/sub_52/add_2/i3^ å
&u_rgb2dvi/enc_0/sub_52/add_2/i2^ ã
&u_rgb2dvi/enc_0/sub_50/add_2/i5] é
&u_rgb2dvi/enc_0/sub_50/add_2/i4] ç
&u_rgb2dvi/enc_0/sub_50/add_2/i3] å
&u_rgb2dvi/enc_0/sub_50/add_2/i2] ã
 u_rgb2dvi/enc_0/add_75/i5^ ì
 u_rgb2dvi/enc_0/add_75/i4^ í
 u_rgb2dvi/enc_0/add_75/i3^ ë
JBmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/add_103/i1Ÿ å
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i1ÿ ö

add_523/i4n ˆ
u_lcd_driver/add_75/i11O à
u_lcd_driver/add_75/i10O á

add_523/i5n ˜
u_lcd_driver/add_75/i9O Ü
u_lcd_driver/add_75/i8O Ö
u_lcd_driver/add_75/i7O Ñ
u_lcd_driver/add_75/i6O É
u_lcd_driver/add_75/i5O Ç
u_lcd_driver/add_75/i4O Å
u_lcd_driver/add_75/i3O Ä
u_lcd_driver/add_75/i2O ˇ
u_lcd_driver/add_72/i13X á
u_lcd_driver/add_72/i12X Ü
u_lcd_driver/add_72/i11X Ö
u_lcd_driver/add_72/i10X Ñ
u_lcd_driver/add_72/i9X É
u_lcd_driver/add_72/i8X Ç
u_lcd_driver/add_72/i7X Å
u_lcd_driver/add_72/i6X Ä
u_lcd_driver/add_72/i5X ˇ
u_lcd_driver/add_72/i4X ˛
u_lcd_driver/add_72/i3X ˝
u_lcd_driver/add_72/i2X ¸
YSu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i10J ^
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i9J ]
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i8J \
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i7J [
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i6J Z
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i5J Y
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i4J X
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i3J W
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i2J V

add_523/i6n ¯

add_523/i7n ˘
#u_axi4_ctrl/sub_122/add_2/i5I ∆
#u_axi4_ctrl/sub_122/add_2/i4I ≈
#u_axi4_ctrl/sub_122/add_2/i3I ƒ
#u_axi4_ctrl/sub_122/add_2/i2I √
YSu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i10z H
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i9z G
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i8z F
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i7z E
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i6z D
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i5z C
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i4z B
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i3z A
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i2z @
YSu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i11y I
YSu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i10y H
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i9y G
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i8y F
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i7y E
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i6y D
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i5y C
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i4y B
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i3y A
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i2y @

add_523/i8n ˙
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i1| ‹
u_axi4_ctrl/add_63/i8ã A
u_axi4_ctrl/add_63/i7ã @
u_axi4_ctrl/add_63/i6ã ?
u_axi4_ctrl/add_63/i5ã >
u_axi4_ctrl/add_63/i4ã =
u_axi4_ctrl/add_63/i3ã <
u_axi4_ctrl/add_63/i2ã ;
XRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i10h N
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i9h M
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i8h L
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i7h K
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i6h J
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i5h I
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i4h H
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i3h G
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i2h F
XRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i10q M
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i9q L
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i8q K
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i7q J
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i6q I
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i5q H
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i4q G
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i3q F
XRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i10i j
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i9i i
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i8i h
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i7i g
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i6i f
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i5i e
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i4i d
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i3i c
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i2i b
XRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i10g a
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i9g `
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i8g _
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i7g ^
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i6g ]
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i5g \
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i4g [
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i3g Z
>8ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i13b T
>8ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i12b S
>8ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i11b R
>8ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i10b Q
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i9b P
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i8b O
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i7b N
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i6b M
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i5b L
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i4b K
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i3b J
ori_bayer2rgb/add_39/i8b 7
ori_bayer2rgb/add_39/i7b 6
ori_bayer2rgb/add_39/i6b 5
ori_bayer2rgb/add_39/i5b 4
ori_bayer2rgb/add_39/i4b 3
ori_bayer2rgb/add_39/i3b 2
ori_bayer2rgb/add_39/i2b 1
ori_bayer2rgb/add_38/i8k 7
ori_bayer2rgb/add_38/i7k 6
ori_bayer2rgb/add_38/i6k 5
ori_bayer2rgb/add_38/i5k 4
ori_bayer2rgb/add_38/i4k 3
ori_bayer2rgb/add_38/i3k 2
ori_bayer2rgb/add_38/i2k 1
ori_bayer2rgb/add_37/i10] >
ori_bayer2rgb/add_37/i9] =
ori_bayer2rgb/add_37/i8] <
ori_bayer2rgb/add_37/i7] ;
ori_bayer2rgb/add_37/i6] :
ori_bayer2rgb/add_37/i5] 9
ori_bayer2rgb/add_37/i4] 8
ori_bayer2rgb/add_37/i3] 7
ori_bayer2rgb/add_37/i2] 6
ori_bayer2rgb/add_36/i9V =
ori_bayer2rgb/add_36/i8V <
ori_bayer2rgb/add_36/i7V ;
ori_bayer2rgb/add_36/i6V :
ori_bayer2rgb/add_36/i5V 9
ori_bayer2rgb/add_36/i4V 8
ori_bayer2rgb/add_36/i3V 7
ori_bayer2rgb/add_36/i2V 6
ori_bayer2rgb/add_35/i8Y ?
ori_bayer2rgb/add_35/i7Y >
ori_bayer2rgb/add_35/i6Y =
ori_bayer2rgb/add_35/i5Y <
ori_bayer2rgb/add_35/i4Y ;
ori_bayer2rgb/add_35/i3Y :
ori_bayer2rgb/add_35/i2Y 9
ori_bayer2rgb/add_34/i10c 9
ori_bayer2rgb/add_34/i9c 8
ori_bayer2rgb/add_34/i8c 7
ori_bayer2rgb/add_34/i7c 6
ori_bayer2rgb/add_34/i6c 5
ori_bayer2rgb/add_34/i5c 4
ori_bayer2rgb/add_34/i4c 3
ori_bayer2rgb/add_34/i3c 2
ori_bayer2rgb/add_34/i2c 1
ori_bayer2rgb/add_33/i9h 8
ori_bayer2rgb/add_33/i8h 7
ori_bayer2rgb/add_33/i7h 6
ori_bayer2rgb/add_33/i6h 5
ori_bayer2rgb/add_33/i5h 4
ori_bayer2rgb/add_33/i4h 3
ori_bayer2rgb/add_33/i3h 2
ori_bayer2rgb/add_33/i2h 1
ori_bayer2rgb/add_32/i8e 7
ori_bayer2rgb/add_32/i7e 6
ori_bayer2rgb/add_32/i6e 5
ori_bayer2rgb/add_32/i5e 4
ori_bayer2rgb/add_32/i4e 3
ori_bayer2rgb/add_32/i3e 2
ori_bayer2rgb/add_32/i2e 1
ori_bayer2rgb/add_145/i10j R
ori_bayer2rgb/add_145/i9j Q
ori_bayer2rgb/add_145/i8j P
ori_bayer2rgb/add_145/i7j O
ori_bayer2rgb/add_145/i6j N
ori_bayer2rgb/add_145/i5j M
ori_bayer2rgb/add_145/i4j L
ori_bayer2rgb/add_145/i3j K
ori_bayer2rgb/add_145/i2j J
& u_Sensor_Image_XYCrop/add_27/i12j u
& u_Sensor_Image_XYCrop/add_27/i11j t
& u_Sensor_Image_XYCrop/add_27/i10j s
%u_Sensor_Image_XYCrop/add_27/i9j r
%u_Sensor_Image_XYCrop/add_27/i8j q
%u_Sensor_Image_XYCrop/add_27/i7j p
%u_Sensor_Image_XYCrop/add_27/i6j o
%u_Sensor_Image_XYCrop/add_27/i5j n
%u_Sensor_Image_XYCrop/add_27/i4j m
%u_Sensor_Image_XYCrop/add_27/i3j l
%u_Sensor_Image_XYCrop/add_27/i2j k
& u_Sensor_Image_XYCrop/add_50/i11b r
& u_Sensor_Image_XYCrop/add_50/i10b q
%u_Sensor_Image_XYCrop/add_50/i9b p
%u_Sensor_Image_XYCrop/add_50/i8b o
%u_Sensor_Image_XYCrop/add_50/i7b n
%u_Sensor_Image_XYCrop/add_50/i6b m
%u_Sensor_Image_XYCrop/add_50/i5b l
%u_Sensor_Image_XYCrop/add_50/i4b k
%u_Sensor_Image_XYCrop/add_50/i3b j
%u_Sensor_Image_XYCrop/add_50/i2b i
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i11g ˚
JCu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i10g ˙
IBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i9g ˘
IBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i8g ¯
IBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i7g ˜
IBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i6g ˆ
IBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i5g ı
IBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i4g Ù
IBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i3g Û
IBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i2g Ú
D=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i14e ˝
D=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i13e ¸
D=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i12e ˚
D=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i11e ˙
D=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i10e ˘
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i9e ¯
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i8e ˜
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i7e ˆ
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i6e ı
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i5e Ù
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i4e Û
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i3e Ú
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i2e Ò
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i11] π
ngmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i10] ∏
mfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i9] ∑
mfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i8] ∂
mfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i7] µ
mfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i6] ¥
mfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i5] ≥
mfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i4] ≤
mfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i3] ±
mfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i2] ∞
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i13â ˜
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i12â ˆ
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i11â ı
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i10â Ù
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i9â Û
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i8â Ú
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i7â Ò
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i6â 
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i5â Ô
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i4â Ó
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i3â Ì
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i2â Ï
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i16Ü Ù
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i15Ü Û
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i14Ü Ú
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i13Ü Ò
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i12Ü 
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i11Ü Ô
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i10Ü Ó
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i9Ü Ì
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i8Ü Ï
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i7Ü Î
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i6Ü Í
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i5Ü È
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i4Ü Ë
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i3Ü Á
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i2Ü Ê
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i15à ˜
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i14à ˆ
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i13à ı
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i12à Ù
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i11à Û
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i10à Ú
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i9à Ò
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i8à 
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i7à Ô
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i6à Ó
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i5à Ì
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i4à Ï
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i3à Î
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i2à Í
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i16É Ù
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i15É Û
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i14É Ú
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i13É Ò
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i12É 
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i11É Ô
ZRmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i10É Ó
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i9É Ì
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i8É Ï
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i7É Î
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i6É Í
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i5É È
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i4É Ë
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i3É Á
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i2É Ê
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i16| Î
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i15| Í
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i14| È
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i13| Ë
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i12| Á
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i11| Ê
RKmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i10| Â
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i9| ‰
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i8| „
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i7| ‚
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i6| ·
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i5| ‡
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i4| ﬂ
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i3| ﬁ
QJmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/depacketizer_inst/sub_53/add_2/i2| ›
UMmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i12ÿ •
UMmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i11ÿ §
UMmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i10ÿ £
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i9ÿ ¢
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i8ÿ °
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i7ÿ †
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i6ÿ ü
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i5ÿ û
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i4ÿ ù
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i3ÿ ú
TLmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/genblk3[0].rx_dlane_fsm_inst/add_254/i2ÿ õ
JBmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/add_103/i9Ÿ î
JBmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/add_103/i8Ÿ ì
JBmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/add_103/i7Ÿ í
JBmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/add_103/i6Ÿ ë
JBmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/add_103/i5Ÿ ê
JBmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/add_103/i4Ÿ è
JBmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/add_103/i3Ÿ é
JBmipi_rx_0/u_efx_csi2_rx/dphy_rx_inst/rx_clane_fsm_inst0/add_103/i2Ÿ ç
)"u_i2c_timing_ctrl_16bit/add_220/i8R Ω
)"u_i2c_timing_ctrl_16bit/add_220/i7R º
)"u_i2c_timing_ctrl_16bit/add_220/i6R ª
)"u_i2c_timing_ctrl_16bit/add_220/i5R ∫
)"u_i2c_timing_ctrl_16bit/add_220/i4R π
)"u_i2c_timing_ctrl_16bit/add_220/i3R ∏
)"u_i2c_timing_ctrl_16bit/add_220/i2R ∑
*#u_i2c_timing_ctrl_16bit/add_217/i15@ ≤
*#u_i2c_timing_ctrl_16bit/add_217/i14@ ±
*#u_i2c_timing_ctrl_16bit/add_217/i13@ ∞
*#u_i2c_timing_ctrl_16bit/add_217/i12@ Ø
*#u_i2c_timing_ctrl_16bit/add_217/i11@ Æ
*#u_i2c_timing_ctrl_16bit/add_217/i10@ ≠
)"u_i2c_timing_ctrl_16bit/add_217/i9@ ¨
)"u_i2c_timing_ctrl_16bit/add_217/i8@ ´
)"u_i2c_timing_ctrl_16bit/add_217/i7@ ™
)"u_i2c_timing_ctrl_16bit/add_217/i6@ ©
)"u_i2c_timing_ctrl_16bit/add_217/i5@ ®
)"u_i2c_timing_ctrl_16bit/add_217/i4@ ß
)"u_i2c_timing_ctrl_16bit/add_217/i3@ ¶
)"u_i2c_timing_ctrl_16bit/add_217/i2@ •
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i14∞ ©
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i13∞ ®
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i12∞ ß
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i11∞ ¶
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i10∞ •
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i9∞ §
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i8∞ £
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i7∞ ¢
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i6∞ °
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i5∞ †
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i4∞ ü
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i3∞ û
vnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4199/i2∞ ù
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i14∏ :
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i13∏ 9
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i12∏ 8
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i11∏ 7
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i10∏ 6
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i9∏ 5
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i8∏ 4
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i7∏ 3
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i6∏ 2
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i5∏ 1
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i4∏ 0
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i3∏ /
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4197/i2∏ .
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i15  :
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i14  9
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i13  8
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i12  7
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i11  6
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i10  5
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i9  4
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i8  3
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i7  2
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i6  1
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i5  0
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i4  /
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i3  .
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4195/i2  -
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i14s å
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i13s ã
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i12s ä
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i11s â
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i10s à
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i9s á
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i8s Ü
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i7s Ö
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i6s Ñ
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i5s É
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i4s Ç
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i3s Å
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4145/i2s Ä
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i16¡ C
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i15¡ B
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i14¡ A
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i13¡ @
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i12¡ ?
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i11¡ >
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i10¡ =
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i9¡ <
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i8¡ ;
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i7¡ :
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i6¡ 9
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i5¡ 8
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i4¡ 7
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i3¡ 6
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_1668/i2¡ 5
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i13ø B
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i12ø A
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i11ø @
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i10ø ?
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i9ø >
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i8ø =
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i7ø <
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i6ø ;
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i5ø :
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i4ø 9
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i3ø 8
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/add_4187/i2ø 7
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i16¬ C
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i15¬ B
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i14¬ A
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i13¬ @
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i12¬ ?
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i11¬ >
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i10¬ =
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i9¬ <
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i8¬ ;
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i7¬ :
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i6¬ 9
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i5¬ 8
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i4¬ 7
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/sub_1669/add_2/i3¬ 6
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i11P K
yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i10P J
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i9P I
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i8P H
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i7P G
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i6P F
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i5P E
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i4P D
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i3P C
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_43/add_2/i2P B
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i1ã ‰
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i7à _
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i6à ^
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i5à ]
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i4à \
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/sub_46/add_2/i3à [
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i1à È
YQmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i1â Î
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i7m $
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i6m #
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i5m "
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i4m !
pjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/sub_31/add_2/i3m  
rjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i7ñ É
rjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i6ñ Ç
rjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i5ñ Å
rjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i4ñ Ä
qjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/sub_31/add_2/i3ñ 
rjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7§ ë
rjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6§ ê
rjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5§ è
rjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4§ é
rjddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3§ ç
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i6R <
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i5R ;
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i4R :
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i3R 9
~xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/sub_45/add_2/i2R 8
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i32≠ ï
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i31≠ î
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i30≠ ì
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i29≠ í
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i28≠ ë
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i27≠ ê
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i26≠ è
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i25≠ é
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i24≠ ç
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i23≠ å
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i22≠ ã
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i21≠ ä
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i20≠ â
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i19≠ à
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i18≠ á
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i17≠ Ü
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i16≠ Ö
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i15≠ Ñ
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i14≠ É
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i13≠ Ç
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i12≠ Å
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i11≠ Ä
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i10≠ 
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i9≠ ~
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i8≠ }
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i7≠ |
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i6≠ {
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i5≠ z
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i4≠ y
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i3≠ x
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_89/i2≠ w
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i32â ç
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i31â å
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i30â ã
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i29â ä
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i28â â
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i27â à
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i26â á
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i25â Ü
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i24â Ö
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i23â Ñ
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i22â É
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i21â Ç
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i20â Å
^Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i19â Ä
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i18â 
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i17â ~
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i16â }
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i15â |
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i14â {
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i13â z
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i12â y
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i11â x
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i10â w
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i9â v
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i8â u
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i7â t
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i6â s
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i5â r
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i4â q
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i3â p
\Uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/add_65/i2â o
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i5õ F
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i4õ E
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i3õ D
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/add_61/i2õ C
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i6ò F
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i5ò E
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i4ò D
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i3ò C
ibddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/sub_13/add_2/i2ò B
aYddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i5ù ∂
aYddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i4ù µ
aYddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i3ù ¥
aYddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/add_61/i2ù ≥
g_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i6û ∂
g_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i5û µ
g_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i4û ¥
g_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i3û ≥
g_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/sub_13/add_2/i2û ≤
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i5õ L
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i4õ K
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i3õ J
aZddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/add_61/i2õ I
g`ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i6ö L
g`ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i5ö K
g`ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i4ö J
g`ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i3ö I
g`ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/sub_13/add_2/i2ö H
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i5í 5
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i4í 4
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i3í 3
_Xddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/add_61/i2í 2
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i6ï 7
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i5ï 6
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i4ï 5
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i3ï 4
e^ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_fifo/sub_13/add_2/i2ï 3
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i5Ä Q
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i4Ä P
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i3Ä O
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/add_61/i2Ä N
b\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i6 Q
b\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i5 P
b\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i4 O
b\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i3 N
b\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arid_fifo/sub_13/add_2/i2 M
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i5å D
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i4å C
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i3å B
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/add_61/i2å A
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i6é A
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i5é @
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i4é ?
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i3é >
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_awid_fifo/sub_13/add_2/i2é =
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i5é L
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i4é K
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i3é J
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/add_61/i2é I
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i6è L
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i5è K
mfmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i1] Ø
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i4è J
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i3è I
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/sub_13/add_2/i2è H
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i5≤ P
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i4≤ O
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i3≤ N
]Vddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/add_61/i2≤ M
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i6Æ J
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i5Æ I
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i4Æ H
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i3Æ G
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/add_29/i1e 
IBu_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i1g Ò
%u_Sensor_Image_XYCrop/add_50/i1b h
c\ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/sub_13/add_2/i2Æ F
%u_Sensor_Image_XYCrop/add_27/i1j j
ori_bayer2rgb/add_145/i1j I
ori_bayer2rgb/add_32/i1e 0
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i5Ø I
ori_bayer2rgb/add_33/i1h 0
ori_bayer2rgb/add_34/i1c 0
ori_bayer2rgb/add_35/i1Y 8
ori_bayer2rgb/add_36/i1V 5
ori_bayer2rgb/add_37/i1] 5
ori_bayer2rgb/add_38/i1k 0
ori_bayer2rgb/add_39/i1b 0
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i2b I
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i4Ø H
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i2g Y
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i3Ø G
=7ori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/add_135/i1b H
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_32/i1g X
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/add_30/i1i a
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i2q E
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_32/i1q D
WQori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/add_30/i1h E
u_axi4_ctrl/add_63/i1ã :
`Yddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/add_61/i2Ø F
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i6≠ L
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i5≠ K
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i4≠ J
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i3≠ I
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/sub_13/add_2/i2≠ H
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i16≠ _
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i15≠ ^
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i14≠ ]
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i13≠ \
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i12≠ [
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i11≠ Z
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i10≠ Y
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i9≠ X
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i8≠ W
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i7≠ V
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i6≠ U
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i5≠ T
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i4≠ S
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i3≠ R
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_83/add_2/i2≠ Q

add_523/i9n ˚
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i16Ü c
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i15Ü b
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i14Ü a
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i13Ü `
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i12Ü _
add_523/i10n ¸
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i11Ü ^
UNddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i10Ü ]
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i9Ü \
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i8Ü [
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i7Ü Z
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i6Ü Y
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i5Ü X
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i4Ü W
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1y ?
XRu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i1z ?
#u_axi4_ctrl/sub_122/add_2/i1I ¬
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i3Ü V
TMddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/sub_65/add_2/i2Ü U
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i8ù A
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i7ù @
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i6ù ?
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i5ù >
XRu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i1J U
u_lcd_driver/add_72/i1X ˚
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i4ù =
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i3ù <
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_315/i2ù ;
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i15ñ ∑
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i14ñ ∂
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i13ñ µ
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i12ñ ¥
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i11ñ ≥
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i10ñ ≤
PHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i9ñ ±
PHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i8ñ ∞
PHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i7ñ Ø
PHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i6ñ Æ
u_lcd_driver/add_75/i1O ˛
PHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i5ñ ≠
PHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i4ñ ¨
PHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i3ñ ´
PHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_313/i2ñ ™
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i28É è
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i27É é
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i26É ç
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i25É å
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i24É ã
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i23É ä
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i22É â
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i21É à
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i20É á
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i19É Ü
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i18É Ö
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i17É Ñ
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i16É É
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i15É Ç
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i14É Å
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i13É Ä
 u_rgb2dvi/enc_0/add_75/i2^ ê
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i12É 
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i11É ~
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i10É }
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i9É |
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i8É {
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i7É z
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i6É y
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i5É x
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i4É w
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i3É v
&u_rgb2dvi/enc_0/sub_50/add_2/i1\ ê
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_309/i2É u
&u_rgb2dvi/enc_0/sub_79/add_2/i2] ê
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i28≥ è
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i27≥ é
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i26≥ ç
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i25≥ å
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i24≥ ã
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i23≥ ä
 u_rgb2dvi/enc_1/add_75/i23 è
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i22≥ â
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i21≥ à
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i20≥ á
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i19≥ Ü
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i18≥ Ö
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i17≥ Ñ
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i16≥ É
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i15≥ Ç
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i14≥ Å
&u_rgb2dvi/enc_1/sub_50/add_2/i12 à
QIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i13≥ Ä
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i12≥ 
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i11≥ ~
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i10≥ }
&u_rgb2dvi/enc_1/sub_79/add_2/i21 î
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i9≥ |
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i8≥ {
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i7≥ z
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i6≥ y
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i5≥ x
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i4≥ w
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i3≥ v
 u_rgb2dvi/enc_2/add_75/i2> ú
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_307/i2≥ u
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i15Ç `
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i14Ç _
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i13Ç ^
&u_rgb2dvi/enc_2/sub_50/add_2/i1I ï
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i12Ç ]
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i11Ç \
PIddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i10Ç [
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i9Ç Z
&u_rgb2dvi/enc_2/sub_79/add_2/i2B ú
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i8Ç Y
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i7Ç X
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i6Ç W
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i5Ç V
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i4Ç U
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i3Ç T
OHddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/add_304/i2Ç S
add_525/i16w 6
add_525/i15w 5
add_525/i14w 4
add_525/i13w 3
add_525/i12w 2
add_525/i11w 1
add_525/i10w 0
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i30_2r D
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst± H
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst® G
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst± G
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst® F
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst± F
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst® E
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst± E
xqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst® D
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst± s
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst∑ v
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst± o
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_inst∑ k
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_inst± 
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_inst± d
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_inst∑ o
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_inst± i
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[8].srl8_instÆ }
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[9].srl8_inst∑ z
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[10].srl8_inst∑ Å
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[11].srl8_instÆ É
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[12].srl8_inst∑ Ö
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[13].srl8_inst∑ â
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[14].srl8_inst± É
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[15].srl8_inst® ô
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[16].srl8_inst± à
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[17].srl8_inst± ç
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[18].srl8_instÆ ê
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[19].srl8_inst® î
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[20].srl8_inst± ë
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[21].srl8_inst∑ é
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[22].srl8_inst® ù
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[23].srl8_inst± ô
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[24].srl8_inst∑ ó
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[25].srl8_inst± ï
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[26].srl8_inst± ù
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[27].srl8_instÆ ú
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[0].U_SRL8_W[28].srl8_inst® è
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst± r
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst∑ u
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_inst± n
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_inst∑ j
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_inst± ~
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_inst± c
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_inst∑ n
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst± h
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[8].srl8_instÆ |
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[9].srl8_inst∑ y
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[10].srl8_inst∑ Ä
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[11].srl8_instÆ Ç
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[12].srl8_inst∑ Ñ
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[13].srl8_inst∑ à
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[14].srl8_inst± Ç
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[15].srl8_inst® ò
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[16].srl8_inst± á
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[17].srl8_inst± å
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[18].srl8_instÆ è
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[19].srl8_inst® ì
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[20].srl8_inst± ê
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[21].srl8_inst∑ ç
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[22].srl8_inst® ú
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[23].srl8_inst± ò
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[24].srl8_inst∑ ñ
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[25].srl8_inst± î
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[26].srl8_inst± ú
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[27].srl8_instÆ õ
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[1].U_SRL8_W[28].srl8_inst® é
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst± q
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst∑ t
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst± m
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst∑ i
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst± }
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst± b
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst∑ m
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst± g
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[8].srl8_instÆ {
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[9].srl8_inst∑ x
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[10].srl8_inst∑ 
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[11].srl8_instÆ Å
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[12].srl8_inst∑ É
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[13].srl8_inst∑ á
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[14].srl8_inst± Å
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[15].srl8_inst® ó
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[16].srl8_inst± Ü
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[17].srl8_inst± ã
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[18].srl8_instÆ é
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[19].srl8_inst® í
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[20].srl8_inst± è
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[21].srl8_inst∑ å
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[22].srl8_inst® õ
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[23].srl8_inst± ó
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[24].srl8_inst∑ ï
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[25].srl8_inst± ì
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[26].srl8_inst± õ
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[27].srl8_instÆ ö
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[2].U_SRL8_W[28].srl8_inst® ç
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst± p
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst∑ s
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst± l
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst∑ h
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst± |
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst± a
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst∑ l
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst± f
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[8].srl8_instÆ z
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[9].srl8_inst∑ w
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[10].srl8_inst∑ ~
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[11].srl8_instÆ Ä
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[12].srl8_inst∑ Ç
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[13].srl8_inst∑ Ü
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[14].srl8_inst± Ä
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[15].srl8_inst® ñ
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[16].srl8_inst± Ö
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[17].srl8_inst± ä
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[18].srl8_instÆ ç
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[19].srl8_inst® ë
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[20].srl8_inst± é
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[21].srl8_inst∑ ã
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[22].srl8_inst® ö
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[23].srl8_inst± ñ
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[24].srl8_inst∑ î
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[25].srl8_inst± í
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[26].srl8_inst± ö
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[27].srl8_instÆ ô
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_rd_addr_fifo/U_SRL8_D[3].U_SRL8_W[28].srl8_inst® å
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_instÅ m
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst~ s
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_instr h
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_inst~ i
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_instá Z
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_instÅ b
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_instç }
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_inst~ w
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[8].srl8_instÅ s
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[9].srl8_instÅ |
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[10].srl8_instá i
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[11].srl8_inst~ á
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[12].srl8_instx ~
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[13].srl8_instÅ i
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[14].srl8_inst~ |
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[15].srl8_instÅ é
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[16].srl8_inst~ É
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[17].srl8_instê õ
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[18].srl8_instê è
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[19].srl8_instÅ ô
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[20].srl8_instê ~
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[21].srl8_instÅ ä
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[22].srl8_instÅ ù
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[23].srl8_instç í
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[24].srl8_instç ó
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[25].srl8_instÅ î
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[26].srl8_instê ó
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[27].srl8_instx î
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[28].srl8_instr r
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[40].srl8_instç P
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[0].U_SRL8_W[41].srl8_instç U
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_instÅ l
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst~ r
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_instr g
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_inst~ h
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_instá Y
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_instÅ a
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_instç |
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst~ v
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[8].srl8_instÅ r
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[9].srl8_instÅ {
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[10].srl8_instá h
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[11].srl8_inst~ Ü
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[12].srl8_instx }
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[13].srl8_instÅ h
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[14].srl8_inst~ {
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[15].srl8_instÅ ç
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[16].srl8_inst~ Ç
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[17].srl8_instê ö
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[18].srl8_instê é
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[19].srl8_instÅ ò
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[20].srl8_instê }
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[21].srl8_instÅ â
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[22].srl8_instÅ ú
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[23].srl8_instç ë
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[24].srl8_instç ñ
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[25].srl8_instÅ ì
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[26].srl8_instê ñ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[27].srl8_instx ì
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[28].srl8_instr q
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[40].srl8_instç O
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[1].U_SRL8_W[41].srl8_instç T
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_instÅ k
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst~ q
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_instr f
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst~ g
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_instá X
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_instÅ `
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_instç {
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst~ u
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[8].srl8_instÅ q
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[9].srl8_instÅ z
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[10].srl8_instá g
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[11].srl8_inst~ Ö
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[12].srl8_instx |
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[13].srl8_instÅ g
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[14].srl8_inst~ z
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[15].srl8_instÅ å
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[16].srl8_inst~ Å
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[17].srl8_instê ô
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[18].srl8_instê ç
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[19].srl8_instÅ ó
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[20].srl8_instê |
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[21].srl8_instÅ à
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[22].srl8_instÅ õ
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[23].srl8_instç ê
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[24].srl8_instç ï
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[25].srl8_instÅ í
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[26].srl8_instê ï
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[27].srl8_instx í
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[28].srl8_instr p
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[40].srl8_instç N
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[2].U_SRL8_W[41].srl8_instç S
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_instÅ j
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst~ p
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_instr e
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst~ f
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_instá W
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_instÅ _
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_instç z
tnddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst~ t
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[8].srl8_instÅ p
unddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[9].srl8_instÅ y
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[10].srl8_instá f
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[11].srl8_inst~ Ñ
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[12].srl8_instx {
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[13].srl8_instÅ f
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[14].srl8_inst~ y
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[15].srl8_instÅ ã
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[16].srl8_inst~ Ä
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[17].srl8_instê ò
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[18].srl8_instê å
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[19].srl8_instÅ ñ
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[20].srl8_instê {
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[21].srl8_instÅ á
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[22].srl8_instÅ ö
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[23].srl8_instç è
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[24].srl8_instç î
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[25].srl8_instÅ ë
woddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[26].srl8_instê î
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[27].srl8_instx ë
uoddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[28].srl8_instr o
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[40].srl8_instç M
voddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/u_wr_addr_fifo/U_SRL8_D[3].U_SRL8_W[41].srl8_instç R
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst± V
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_inst¢ M
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_instê V
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_instñ Q
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_instü N
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_instê N
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_inst∑ V
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_instô M
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst± U
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_inst¢ L
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_instê U
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_instñ P
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_instü M
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_instê M
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_inst∑ U
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_instô L
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst± T
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst¢ K
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_instê T
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_instñ O
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_instü L
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_instê L
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst∑ T
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_instô K
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst± S
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst¢ J
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_instê S
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_instñ N
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_instü K
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_instê K
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst∑ S
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_brust_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_instô J
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_inst¢ ß
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_instü ®
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_inst¢ ¥
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_inst¢ ´
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_inst¢ ∞
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_instü ¨
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_instü ∞
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_inst¢ ∏
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_inst¢ ¶
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_instü ß
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_inst¢ ≥
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_inst¢ ™
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_inst¢ Ø
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_instü ´
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_instü Ø
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst¢ ∑
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst¢ •
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_instü ¶
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst¢ ≤
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst¢ ©
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst¢ Æ
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_instü ™
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_instü Æ
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst¢ ∂
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst¢ §
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_instü •
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst¢ ±
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst¢ ®
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst¢ ≠
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_instü ©
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_instü ≠
yqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst¢ µ
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[0].srl8_instô =
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[1].srl8_instü 9
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[2].srl8_instô 8
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[3].srl8_instü =
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[4].srl8_instñ >
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[5].srl8_instü B
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[6].srl8_instô B
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[0].U_SRL8_W[7].srl8_instñ :
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[0].srl8_instô <
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[1].srl8_instü 8
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[2].srl8_instô 7
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[3].srl8_instü <
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[4].srl8_instñ =
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[5].srl8_instü A
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[6].srl8_instô A
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_instñ 9
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_instô ;
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_instü 7
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_instô 6
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_instü ;
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_instñ <
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_instü @
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_instô @
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_instñ 8
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_instô :
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_instü 6
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_instô 5
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_instü :
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_instñ ;
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_instü ?
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_instô ?
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_instñ 7
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2ú f
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2ú z
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$1´ f
icddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2W 
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$1ì z
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$b12u 
jdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12f 
leddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$c12ì 
leddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$d12Ñ 
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$e12u 
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$f12W 
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1Ñ 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c120 *
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12W *
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$d12H >
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12H 
wqddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$2H *
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i20_2K 9
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$f1? *
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$12? 
f_ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ramú 
keddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/dff_9/i2_2K B
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2K E
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2T H
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2K 2
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2T 4
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i15_2K :
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i16_2K 4
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i17_2K 1
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i18_2< ,
îçddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i19_2K <
lfddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/dff_11/i2_2N M
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2B @
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2N C
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2N =
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2N @
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i15_2< -
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2N !
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i17_2N F
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2T E
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2N J
DR0/dff_5/i8_2Z C
jcddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2ú *
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12´ *
kdddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1∫ *
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i112_2Z 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i113_2] 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i114_2c 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i115_2l 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i116_2Z 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i117_2] 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i118_2c 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i119_2l 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i12_2i 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i121_2] 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i122_2Z 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i123_2] 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i124_2] 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i125_2~ 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i126_2~ 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i97_2r 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i98_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i99_2l 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i1_2Z  
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i101_2x 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i102_2r 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i103_2r 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i104_2r 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i105_2Z 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i106_2Z 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i107_2Z 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i108_2c 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i109_2Z 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i11_2] 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i111_2Z 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i10_2x 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i82_2á 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i83_2á 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i84_2~ 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i85_2x 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i86_2x 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i87_2x 	
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i88_2x 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i89_2o 

xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i9_2c 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i91_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i92_2r 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i93_2r 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i94_2l 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i95_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i96_2c 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2K *
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i67_2Å "
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_2á #
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i69_2ç $
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i7_2] '
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i71_2á  
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i72_2á '
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i73_2~ #
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i74_2Å $
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i75_2~ 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i76_2Å 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i77_2á 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i78_2x 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i79_2~ 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i8_2Z $
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i81_2Å 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2K +
 u_axi4_ctrl/dff_138/i10_2á [
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i52_2ç 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i53_2ç 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i54_2ç 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i55_2á 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i56_2á 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i57_2ç 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i58_2x 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i59_2ç 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i6_2o &
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i61_2Å 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i62_2Å 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i63_2ç 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i64_2ç 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i65_2~ 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i66_2Å 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i37_2~  
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i38_2x 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i39_2Å '
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i4_2Z #
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_2l 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i42_2l 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i43_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i44_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i45_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i46_2l 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i47_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i48_2i 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i49_2ç 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_2c %
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i51_2ç 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i22_2l 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i23_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i24_2~ 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i26_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i27_2o 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i28_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i29_2] 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i3_2] "
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i31_2l 	
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i32_2Z 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i33_2i  
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i34_2l !
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i35_2x "
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i36_2x  
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i80_2á 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i90_2l 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i100_2x 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i110_2] 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i120_2c 
ztddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i128_2i 	
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i13_2Z 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i14_2Z 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i15_2Z 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i16_2Z 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i17_2i 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i18_2c 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i19_2i 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i2_2] 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i21_2o 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_2Å 

ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i20_2c 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i30_2] 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i40_2x &
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i50_2á 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i60_2Å 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i70_2ç %
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i127_2Å 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i16_2~ 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i2_2r 
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i3_2Å 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i4_2l 
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i5_2Å 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i6_2x 
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i7_2á 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i8_2r 
xrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i9_2~ 
yrddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i1_2Å 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i11_2Å 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i12_2~ 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i13_2á 
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i14_2r 
zsddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$2ú R
|uddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$b12´ >
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$12´ R
{tddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/map_ram/ram__D$c1∫ >
ysddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_2] 
óéddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_2ç °
mult_184` 
ogmipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk2.lane_aligner_inst/genblk1[0].u1_inst/xefx_fifo_ram/ramÑ ¢
hamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$d12u ∂
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$f1W ¢
g_mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$2Ñ ∂
hamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$c12f ¢
g`mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$12u ¢
hamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$e12W ∂
hamipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ram/ram__D$b12f ∂
D<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$02Ñ ﬁ
E>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3b12W ﬁ
E>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0b12H ﬁ
E=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$012Ñ  
C<u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$32u ﬁ
E>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0c12f Ü
E>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0d12f ﬁ
E>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0e12H Ú
E>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0f12H Ü
D=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$0g1H  
D=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$312u  
E>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3c12f Ú
E>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3d12f  
E>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3e12W Ú
E>u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3f12W Ü
D=u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ram/ram__D$3g1W  
DR0/dff_5/i16_2Z D
DR0/dff_5/i24_2Z E
DR0/dff_5/i32_2Z F
DR0/dff_5/i40_2Z G
DR0/dff_5/i48_2Z H
DR0/dff_5/i56_2Z I
DR0/dff_5/i64_2Z J
DR0/dff_5/i72_2Z K
DR0/dff_5/i80_2Z L
DR0/dff_5/i88_2Z M
DR0/dff_5/i96_2Z N
DR0/dff_5/i104_2Z O
DR0/dff_5/i112_2Z P
DR0/dff_5/i120_2Z Q
DR0/dff_5/i128_2Z R
DR0/dff_5/i136_2Z S
DR0/dff_5/i144_2Z T
DR0/dff_5/i152_2Z U
DR0/dff_5/i160_2Z V
DR0/dff_5/i168_2Z W
DR0/dff_5/i176_2Z X
DR0/dff_5/i184_2Z Y
DR0/dff_5/i192_2Z Z
DR0/dff_5/i200_2Z [
DR0/dff_5/i208_2Z \
DR0/dff_5/i216_2Z ]
DR0/dff_5/i224_2Z ^
DR0/dff_5/i232_2Z _
DR0/dff_5/i240_2Z `
DR0/dff_5/i248_2Z a
DR0/dff_5/i256_2Z b
DR0/dff_5/i264_2Z c
DR0/dff_5/i272_2Z d
DR0/dff_5/i280_2Z e
DR0/dff_5/i288_2Z f
DR0/dff_5/i296_2Z g
DR0/dff_5/i304_2Z h
DR0/dff_5/i312_2Z i
DR0/dff_5/i321_2E j
DR0/dff_5/i313_2Z j
DR0/dff_5/i329_2E k
DR0/dff_5/i337_2E l
DR0/dff_5/i345_2E m
DR0/dff_5/i353_2E n
DR0/dff_5/i361_2E o
DR0/dff_5/i369_2E p
DR0/dff_5/i377_2E q
DR0/dff_5/i385_2E r
DR0/dff_5/i393_2E s
DR0/dff_5/i401_2E t
DR0/dff_5/i409_2E u
DR0/dff_5/i417_2E v
DR0/dff_5/i425_2E w
DR0/dff_5/i433_2E x
DR0/dff_5/i441_2E y
DR0/dff_5/i449_2E z
DR0/dff_5/i457_2E {
DR0/dff_5/i465_2E |
DR0/dff_5/i473_2E }
DR0/dff_5/i481_2E ~
DR0/dff_5/i489_2E 
DR0/dff_5/i497_2E Ä
DR0/dff_5/i505_2E Å
DR0/dff_5/i513_2E Ç
DR0/dff_5/i521_2E É
DR0/dff_5/i529_2E Ñ
DR0/dff_5/i537_2E Ö
DR0/dff_5/i545_2E Ü
DR0/dff_5/i553_2E á
DR0/dff_5/i561_2E à
DR0/dff_5/i569_2E â
DR0/dff_5/i577_2E ä
DR0/dff_5/i585_2E ã
DR0/dff_5/i593_2E å
DR0/dff_5/i601_2E ç
DR0/dff_5/i609_2E é
DR0/dff_5/i617_2E è
DR0/dff_5/i625_2E ê
DR0/dff_5/i634_2K _
DR0/dff_5/i626_2E ë
DR0/dff_5/i642_2K `
DR0/dff_5/i650_2K a
DR0/dff_5/i658_2K b
DR0/dff_5/i666_2K c
DR0/dff_5/i674_2K d
DR0/dff_5/i682_2K e
DR0/dff_5/i690_2K f
DR0/dff_5/i698_2K g
DR0/dff_5/i706_2K h
DR0/dff_5/i714_2K i
DR0/dff_5/i722_2K j
DR0/dff_5/i730_2K k
DR0/dff_5/i738_2K l
DR0/dff_5/i746_2K m
DR0/dff_5/i754_2K n
DR0/dff_5/i762_2K o
DR0/dff_5/i770_2K p
DR0/dff_5/i778_2K q
DR0/dff_5/i786_2K r
DR0/dff_5/i794_2K s
DR0/dff_5/i802_2K t
DR0/dff_5/i810_2K u
DR0/dff_5/i818_2K v
DR0/dff_5/i826_2K w
DR0/dff_5/i834_2K x
DR0/dff_5/i842_2K y
DR0/dff_5/i850_2K z
DR0/dff_5/i858_2K {
DR0/dff_5/i866_2K |
DR0/dff_5/i874_2K }
DR0/dff_5/i882_2K ~
DR0/dff_5/i890_2K 
DR0/dff_5/i898_2K Ä
DR0/dff_5/i906_2K Å
DR0/dff_5/i914_2K Ç
DR0/dff_5/i922_2K É
DR0/dff_5/i930_2K Ñ
DR0/dff_5/i938_2K Ö
DR0/dff_5/i947_2N g
DR0/dff_5/i939_2K Ü
DR0/dff_5/i955_2N h
DR0/dff_5/i963_2N i
DR0/dff_5/i971_2N j
DR0/dff_5/i979_2N k
DR0/dff_5/i987_2N l
DR0/dff_5/i995_2N m
DR0/dff_5/i1003_2N n
DR0/dff_5/i1011_2N o
DR0/dff_5/i1019_2N p
DR0/dff_5/i1027_2N q
DR0/dff_5/i1035_2N r
DR0/dff_5/i1043_2N s
DR0/dff_5/i1051_2N t
DR0/dff_5/i1059_2N u
DR0/dff_5/i1067_2N v
DR0/dff_5/i1075_2N w
DR0/dff_5/i1083_2N x
DR0/dff_5/i1091_2N y
DR0/dff_5/i1099_2N z
DR0/dff_5/i1107_2N {
DR0/dff_5/i1115_2N |
DR0/dff_5/i1123_2N }
DR0/dff_5/i1131_2N ~
DR0/dff_5/i1139_2N 
DR0/dff_5/i1147_2N Ä
DR0/dff_5/i1155_2N Å
DR0/dff_5/i1163_2N Ç
DR0/dff_5/i1171_2N É
DR0/dff_5/i1179_2N Ñ
DR0/dff_5/i1187_2N Ö
DR0/dff_5/i1195_2N Ü
DR0/dff_5/i1203_2N á
DR0/dff_5/i1211_2N à
DR0/dff_5/i1219_2N â
DR0/dff_5/i1227_2N ä
DR0/dff_5/i1235_2N ã
DR0/dff_5/i1243_2N å
DR0/dff_5/i1251_2N ç
DR0/dff_5/i1260_2N î
DR0/dff_5/i1252_2N é
DR0/dff_5/i1268_2N ï
DR0/dff_5/i1276_2N ñ
DR0/dff_5/i1279_2N ó
ñéddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_2® 
XRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/r_ram__D$2f f
XRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u0_Line_Shift_RAM_8Bit/i51/r_ram__D$1f R
XRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/r_ram__D$1f >
XRori_bayer2rgb/u_VIP_Matrix_Generate_3X3_8Bit/u1_Line_Shift_RAM_8Bit/i51/r_ram__D$2u >
RKu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$2ì *
SLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$12Ñ >
TMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12Ñ *
SMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12f 
TMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12ì 
SLu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$g1ú 
SMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$f12u *
SMu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$e12f *
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i34_2r G
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i21_2o 8
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i22_2r 9
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2r ;
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2x 5
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i25_2x B
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i26_2l @
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i27_2o C
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i28_2o @
mgu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i29_2o E
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i36_2x K
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i27_2x 9
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2x A
mfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i29_2∆ 
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i30_2x 7
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i31_2o =
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i32_2r B
lfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i33_2r E
ìåddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i20_2N L
mfu_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i35_2á F
QKu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$2W >
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$b12H R
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$e120 >
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$d12? R
RLu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$12H f
SMu_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ram/ram__D$c12? >
 u_axi4_ctrl/dff_138/i15_2á \

LUT__27588F Ω

LUT__27589J æ

LUT__27590Ÿ ä

LUT__27591V ⁄

LUT__27592i É

LUT__27594m Å

LUT__27595i Ö

LUT__27597ÿ ç

LUT__27598ÿ í

LUT__27599ÿ å

LUT__27600” ç

LUT__27601÷ ç

LUT__27602÷ é

LUT__27604m Ò

LUT__27605r ¯

LUT__27606o ˘

LUT__27608m ˜

LUT__27610_ K

LUT__27611_ M

LUT__27612a R

LUT__27613_ N

LUT__27614^ J

LUT__27615d N

LUT__27616h >

LUT__27618c M

LUT__27620n I

LUT__27621n O

LUT__27622m N

LUT__27623m O

LUT__27625i K

LUT__27628ë P

LUT__27629è O

LUT__27630è R

LUT__27631Ü k

LUT__27632Ü j

LUT__27633å Q

LUT__27634á P

LUT__27636à Q

LUT__27637à m

LUT__27638∆ c

LUT__27639Æ U

LUT__27640Æ T

LUT__27641∂ q

LUT__27642∂ p

LUT__27644§ F

LUT__27646© è

LUT__27647R E

LUT__27648§ H

LUT__27649§ G

LUT__27650∏ l

LUT__27651¢ Q

LUT__27652£ Q

LUT__27653§ X

LUT__27654™ Y

LUT__27655¶ Q

LUT__27656ß O

LUT__27657™ X

LUT__27658Æ `

LUT__27660« l

LUT__27662ù I

LUT__27663ò L

LUT__27664ò M

LUT__27665° P

LUT__27669m %

LUT__27670è z

LUT__27671è y

LUT__27672ç G

LUT__27675å V

LUT__27677¨ H

LUT__27678± K

LUT__27679∞ F

LUT__27680∞ I

LUT__27682ò >

LUT__27683ò 6

LUT__27684ù 7

LUT__27685ó B

LUT__27686ö A

LUT__27687ù 8

LUT__27688† :

LUT__27689† <

LUT__27690† 9

LUT__27691õ 9

LUT__27692° 6

LUT__27693° 8

LUT__27694° 7

LUT__27695ö >

LUT__27696û ?

LUT__27697û >

LUT__27698¢ ;

LUT__27699õ ;

LUT__27700° @

LUT__27701° ?

LUT__27702ö @

LUT__27703û @

LUT__27704õ >

LUT__27705° =

LUT__27706¢ 9

LUT__27707£ <

LUT__27708ö 9

LUT__27709ò 9

LUT__27710ò <

LUT__27711£ >

LUT__27712§ >

LUT__27713† ?

LUT__27714£ :

LUT__27715£ ;

LUT__27716§ =

LUT__27717ó 8

LUT__27718ª :

LUT__27719± 

LUT__27720™ 

LUT__27721∞ 

LUT__27722± 

LUT__27723õ %

LUT__27725õ 5

LUT__27727£ G

LUT__27730à ?

LUT__27731â <

LUT__27732ã F

LUT__27734ù ±

LUT__27735° µ

LUT__27736° ¥

LUT__27737§ •

LUT__27740î M

LUT__27741î L

LUT__27742î G

LUT__27743ë I

LUT__27744 V

LUT__27746© U

LUT__27747Ö a

LUT__27748â \

LUT__27749É W

LUT__27750Ö T

LUT__27752ô ≥

LUT__27753ô Æ

LUT__27754ô ≠

LUT__27755ô ¥

LUT__27757ô ±

LUT__27758ô ¨

LUT__27759ó ©

LUT__27760õ ´

LUT__27761ô ´

LUT__27763Ä o

LUT__27764Ä p

LUT__27766r a

LUT__27767v e

LUT__27769z e

LUT__27770~ e

LUT__27772à V

LUT__27773á V

LUT__27775 `

LUT__27776 d

LUT__27778é 

LUT__27779ç y

LUT__27781z u

LUT__27782z t

LUT__27784| s

LUT__27785| r

LUT__27787Ö z

LUT__27788Ö y

LUT__27790Ç g

LUT__27791Ç j

LUT__27793Ç Ö

LUT__27794Ç Ü

LUT__27796x Ç

LUT__27797x Å

LUT__27799Ä i

LUT__27800Ä h

LUT__27802z 

LUT__27803z }

LUT__27805Ä é

LUT__27806 ç

LUT__27808| Ö

LUT__27809| Ü

LUT__27811å õ

LUT__27812å ö

LUT__27814è è

LUT__27815ê ã

LUT__27817| ó

LUT__27818| ñ

LUT__27820ã |

LUT__27821ã {

LUT__27823| ä

LUT__27824| â

LUT__27826É õ

LUT__27827É ö

LUT__27829é í

LUT__27830é ë

LUT__27832à ó

LUT__27833à ñ

LUT__27835Ç î

LUT__27836Ç ì

LUT__27838é ï

LUT__27839ê ì

LUT__27841x ã

LUT__27842x ê

LUT__27844r v

LUT__27845r u

LUT__27856º r

LUT__27857∑ r

LUT__27859≥ m

LUT__27860≥ n

LUT__27862∂ k

LUT__27863∂ j

LUT__27865∂ y

LUT__27866∂ x

LUT__27868Ø i

LUT__27869Ø j

LUT__27871µ r

LUT__27872µ q

LUT__27874≤ i

LUT__27875≤ j

LUT__27877Æ x

LUT__27878∞ z

LUT__27880ª z

LUT__27881ª y

LUT__27883ª Å

LUT__27884ª Ä

LUT__27886∞ Ä

LUT__27887Ø Ñ

LUT__27889∏ Ñ

LUT__27890≤ Ñ

LUT__27892º á

LUT__27893º Ü

LUT__27895π Å

LUT__27896π Ç

LUT__27898≠ ó

LUT__27899≠ ñ

LUT__27901∂ Ü

LUT__27902∂ Ö

LUT__27904∏ ã

LUT__27905∏ ä

LUT__27907Æ í

LUT__27908Æ ä

LUT__27910¨ î

LUT__27911¨ ã

LUT__27913∂ è

LUT__27914∂ é

LUT__27916π â

LUT__27917π ä

LUT__27919≠ õ

LUT__27920¨ ò

LUT__27922≤ ó

LUT__27923≤ ñ

LUT__27925∂ ï

LUT__27926∂ î

LUT__27928≥ í

LUT__27929≥ ì

LUT__27931µ õ

LUT__27932µ ö

LUT__27934Ø ö

LUT__27935Ø ô

LUT__27937¨ è

LUT__27938¨ é

LUT__27977° M

LUT__27980ö R

LUT__27983õ Q

LUT__27986£ L

LUT__27989õ N

LUT__27992¢ R

LUT__27995û O

LUT__28006ç W

LUT__28008¨ L

LUT__28009Æ K

LUT__28011õ 8

LUT__28022† ¶

LUT__28024§ ¥

LUT__28026† ´

LUT__28028° Æ

LUT__28030§ ¨

LUT__28032† ¨

LUT__28034¶ ¥

LUT__28066∞ D

LUT__28067¨ D

LUT__28068é F

LUT__28069∞ G

LUT__28071Æ M

LUT__28072Æ L

LUT__28074Æ N

LUT__28080œ b

LUT__28081Õ e

LUT__28082µ u

LUT__28083µ y

LUT__28084µ x

LUT__28085ª }

LUT__28086∏ Ä

LUT__28087ª Ç

LUT__28088∂ Å

LUT__28089π Ä

LUT__28090∞ â

LUT__28091≤ É

LUT__28092ª ä

LUT__28093É î

LUT__28094É ë

LUT__28095Ø S

LUT__28097¨ N

LUT__28098Ø Q

LUT__28100∞ L

LUT__28106è Q

LUT__28107é N

LUT__28108á M

LUT__28109~ b

LUT__28110 b

LUT__28111 f

LUT__28112~ X

LUT__28113~ ^

LUT__28114Ç c

LUT__28115Ö s

LUT__28116Ü t

LUT__28117 {

LUT__28118É p

LUT__28119} y

LUT__28120Ç {

LUT__28121} s

LUT__28122} r

LUT__28123Å 

LUT__28124 r

LUT__28125á ~

LUT__28126} ñ

LUT__28127~ ô

LUT__28128é M

LUT__28130Ö K

LUT__28131é O

LUT__28133å L

LUT__28139è A

LUT__28141å >

LUT__28142î 3

LUT__28143ê 9

LUT__28144å ?

LUT__28145é C

LUT__28147ç >

LUT__28153~ O

LUT__28155Ç O

LUT__28156Ö O

LUT__28157Ö M

LUT__28159Ö P

LUT__28165í 6

LUT__28168í =

LUT__28169ë <

LUT__28170ê ;

LUT__28171ë 8

LUT__28173è 6

LUT__28179ö M

LUT__28180ù M

LUT__28181ó J

LUT__28183ò K

LUT__28184ò H

LUT__28186ò J

LUT__28192° ±

LUT__28193† ≥

LUT__28194û ™

LUT__28195† ±

LUT__28197° ∑

LUT__28198õ π

LUT__28200õ ∑

LUT__28201ë 

LUT__28207ñ A

LUT__28208õ A

LUT__28209î @

LUT__28210ó A

LUT__28212ï @

LUT__28213ï :

LUT__28215ï ?

LUT__28222© ~

LUT__28223© w

LUT__28224© |

LUT__28225© }

LUT__28226ß Ñ

LUT__28227© Ñ

LUT__28228© ì

LUT__28229© ç

LUT__28230© á

LUT__28231© å

LUT__28232§ Ñ

LUT__28233§ 4

LUT__28234ü (

LUT__28235ü )

LUT__28236ù )

LUT__28237â /

LUT__28238Å /

LUT__28239è &

LUT__28240ã '

LUT__28241ã &

LUT__28242í /

LUT__28243ç 4

LUT__28244ç .

LUT__28245â 2

LUT__28246ç /

LUT__28247è /

LUT__28248û /

LUT__28249¢ /

LUT__28251ö '

LUT__28252à o

LUT__28253à u

LUT__28254à w

LUT__28255à n

LUT__28256ã ã

LUT__28257Ü ä

LUT__28258ã É

LUT__28259ã ä

LUT__28260ã 

LUT__28261ã Ç

LUT__28262ã z

LUT__28263ö 1

LUT__28264ù -

LUT__28265ù ,

LUT__28266ñ 

LUT__28267í !

LUT__28268ó 

LUT__28269ï 

LUT__28270ï 

LUT__28271û 

LUT__28272ò "

LUT__28273û 

LUT__28274£ 

LUT__28275û 

LUT__28276ö !

LUT__28277¢ -

LUT__28278† -

LUT__28279ü -

LUT__28280† 1

LUT__28281ô 1

LUT__28282ò -

LUT__28284£ 1

LUT__28285® 2

LUT__28286£ 2

LUT__28287ù .

LUT__28288¢ 2

LUT__28289ù '

LUT__28290ù &

LUT__28292ö +

LUT__28293å S

LUT__28295õ )

LUT__28296õ '

LUT__28297ö ,

LUT__28300° 1

LUT__28301õ 0

LUT__28302§ 5

LUT__28303ß T

LUT__28305ö 5

LUT__28307† +

LUT__28308õ &

LUT__28310ö (

LUT__28311ñ (

LUT__28313û (

LUT__28315L 6

LUT__28316J ;

LUT__28317L 5

LUT__28318I ?

LUT__28319G 9

LUT__28320> .

LUT__28321D 4

LUT__28322C 5

LUT__28323F 5

LUT__28324; 0

LUT__283259 0

LUT__283269 1

LUT__28327; 1

LUT__28328A 1

LUT__28329C 9

LUT__28330C 8

LUT__28331@ 7

LUT__28332@ 8

LUT__28333= .

LUT__283347 -

LUT__283357 ,

LUT__28336G 0

LUT__28337@ 4

LUT__28338@ 0

LUT__28339A 0

LUT__28340A ;

LUT__28341D <

LUT__28342D ;

LUT__28343J 7

LUT__28344E 6

LUT__28345E 7

LUT__28346> :

LUT__28347E A

LUT__28348> ;

LUT__283495 9

LUT__283509 9

LUT__283515 <

LUT__28352E :

LUT__28353E ;

LUT__28354B A

LUT__28355B =

LUT__28356> 9

LUT__28357A :

LUT__28358; A

LUT__28359G 8

LUT__28360D .

LUT__28361J 3

LUT__28362D @

LUT__28363D 8

LUT__28364G @

LUT__28365G ?

LUT__28366O ;

LUT__28367O :

LUT__28368G >

LUT__28369B -

LUT__28370< <

LUT__28371C =

LUT__28372C <

LUT__28373C 4

LUT__28374; 4

LUT__28375; 5

LUT__28376: 8

LUT__283777 8

LUT__28378E /

LUT__28379G -

LUT__28380E 2

LUT__28381: @

LUT__28382: :

LUT__283837 ;

LUT__283847 :

LUT__28385C M

LUT__283865 5

LUT__28387: <

LUT__283887 9

LUT__28389A 9

LUT__28390> ,

LUT__28391G ,

LUT__28392: 3

LUT__28393> 2

LUT__28394: 2

LUT__28395J =

LUT__28396J <

LUT__28397B 2

LUT__28398A /

LUT__28399ï /

LUT__28401¢ $

LUT__28402ß %

LUT__28403ß '

LUT__28404¶ %

LUT__28405¶ &

LUT__28406¶ +

LUT__28407¶ ,

LUT__28408§ *

LUT__28410° )

LUT__28411° &

LUT__28413ß 

LUT__28414ß #

LUT__28416° #

LUT__28417° $

LUT__28418© !

LUT__28420§ +

LUT__28421© (

LUT__28422¶ !

LUT__28424ß "

LUT__28425° "

LUT__28428¶ $

LUT__28429£ !

LUT__28430£  

LUT__28431ß  

LUT__28433© $

LUT__28434¶  

LUT__28435¢  

LUT__28436™  

LUT__28438£ (

LUT__28441õ à

LUT__28442ü â

LUT__28443¢ Ö

LUT__28444ö â

LUT__28445õ Ö

LUT__28446ò Ä

LUT__28447ü Ç

LUT__28448† Ñ

LUT__28450û Ç

LUT__28451ù á

LUT__28452û ä

LUT__28453ö ä

LUT__28454õ ã

LUT__28456ö à

LUT__28457™ r

LUT__28458≠ u

LUT__28459© y

LUT__28460® z

LUT__28461™ }

LUT__28462≠ s

LUT__28463™ w

LUT__28464™ z

LUT__28465° ~

LUT__28466ß y

LUT__28467® Å

LUT__28468ß ~

LUT__28469¶ É

LUT__28470† â

LUT__28471† ã

LUT__28472¢ í

LUT__28473† è

LUT__28474† ä

LUT__28475£ z

LUT__28476£ í

LUT__28477§ ì

LUT__28478° è

LUT__28479£ ã

LUT__28480¢ å

LUT__28481£ å

LUT__28494è à

LUT__28495ñ ä

LUT__28496ë â

LUT__28497ï á

LUT__28498ñ â

LUT__28499ó ~

LUT__28500ó Ç

LUT__28501í 

LUT__28503ï Ä

LUT__28504î }

LUT__28505î 

LUT__28506í Å

LUT__28507ê Ü

LUT__28509ó Ü

LUT__28510Ö n

LUT__28511ç t

LUT__28512É o

LUT__28513É s

LUT__28514à r

LUT__28515Ü r

LUT__28516Ü {

LUT__28517Ü q

LUT__28518á x

LUT__28519ã u

LUT__28520Ü z

LUT__28521Ü ~

LUT__28522Ü Ç

LUT__28523î Ñ

LUT__28524ñ Ö

LUT__28525ñ Ñ

LUT__28526ë É

LUT__28527Ü .

LUT__28528ã Ñ

LUT__28530ü ç

LUT__28533° ë

LUT__28537™ Ç

LUT__28538¨ Å

LUT__28539¨ 

LUT__28540¨ Ñ

LUT__28541ß É

LUT__28542® Ü

LUT__28543© Ö

LUT__28544™ Ü

LUT__28545¶ á

LUT__28546ß â

LUT__28547Ø á

LUT__28548™ à

LUT__28549™ ã

LUT__28550Ø ê

LUT__28551¶ å

LUT__28552Ø å

LUT__28564ó Ä

LUT__28565í Ç

LUT__28566í Ä

LUT__28567ë {

LUT__28568í ~

LUT__28569ñ {

LUT__28573y 

LUT__28574p 

LUT__28575p 

LUT__28576p 

LUT__28577p 

LUT__28578p 

LUT__28579p 


LUT__28580p 

LUT__28582p 

LUT__28583t 

LUT__28584p 

LUT__28585t 

LUT__28586p 

LUT__28588t 

LUT__28589^ &

LUT__28590n *

LUT__28591m &

LUT__28592i (

LUT__28593n -

LUT__28594a &

LUT__28595o )

LUT__28596y -

LUT__28597n 

LUT__28598^ 

LUT__28599n 

LUT__28600d 

LUT__28601s 

LUT__28602a  

LUT__28603d 

LUT__28604c 

LUT__28605t 

LUT__28606r !

LUT__28607t 

LUT__28608w 

LUT__28609t !

LUT__28611í Ñ

LUT__28614å à

LUT__28618Ü Ä

LUT__28619á Å

LUT__28620Ö Å

LUT__28621Ö É

LUT__28622å Ö

LUT__28623é Ö

LUT__28624Ü Ü

LUT__28625Ö á

LUT__28626à É

LUT__28627å Ñ

LUT__28628Ü à

LUT__28629Ö ã

LUT__28630á å

LUT__28631á â

LUT__28632Ö â

LUT__28633Ü è

LUT__28645r "

LUT__28646r 

LUT__28647r 

LUT__28648r 

LUT__28649r 

LUT__28650q 

LUT__28651 $

LUT__28652z &

LUT__28653~ &

LUT__28654} *

LUT__28655s +

LUT__28656| )

LUT__28657~ .

LUT__28658y .

LUT__28659Ç 

LUT__28660z 

LUT__28661z 

LUT__28662â 

LUT__28663n 

LUT__28664m 

LUT__28665m 

LUT__28666j 

LUT__28670É ^

LUT__28671É ]

LUT__28672É \

LUT__28673É [

LUT__28674É Z

LUT__28675É Y

LUT__28677w 

LUT__28680w 

LUT__28684v 

LUT__28685k #

LUT__28686| $

LUT__28687k $

LUT__28688i )

LUT__28689d *

LUT__28690d 

LUT__28691l #

LUT__28692m )

LUT__28693z "

LUT__28694h 

LUT__28695l +

LUT__28696| 

LUT__28697ã 

LUT__28698â 

LUT__28699é 


LUT__28711ê 

LUT__28712é 

LUT__28713Ü 

LUT__28714ê '

LUT__28715} !

LUT__28716Ä "

LUT__28717ç 

LUT__28718Ö  

LUT__28719x *

LUT__28720ë 

LUT__28721Ö 

LUT__28722| #

LUT__28723ó 

LUT__28724ê 

LUT__28725ï 

LUT__28726ó 

LUT__28727à %

LUT__28728à &

LUT__28729 +

LUT__28730} (

LUT__28731É (

LUT__28732~ *

LUT__28733Ç .

LUT__28734Ä .

LUT__28735x %

LUT__28736Å ,

LUT__28737á +

LUT__28738â 

LUT__28739| 

LUT__28740}  

LUT__28741~ '

LUT__28742Ä  

LUT__28743É 

LUT__28744} '

LUT__28745~ ,

LUT__28746É )

LUT__28747m 

LUT__28748q *

LUT__28749q 

LUT__28750q ,

LUT__28751p +

LUT__28752w 

LUT__28753z 

LUT__28754v $

LUT__28755ã 

LUT__28756à 

LUT__28757ã 


LUT__28758ë 


LUT__28759 

LUT__28760É 

LUT__28761z $

LUT__28762Ü 

LUT__28763z ,

LUT__28764 *

LUT__28765v (

LUT__28766v '

LUT__28767p 

LUT__28768h 

LUT__28769\ 

LUT__28770b 

LUT__28771a 

LUT__28772d 

LUT__28773_ 

LUT__28774_ $

LUT__28775d '

LUT__28776z )

LUT__28777] %

LUT__28778q %

LUT__28779g 

LUT__28780[ ,

LUT__28781^ 

LUT__28782\ $

LUT__28783l '

LUT__28784a #

LUT__28785a 

LUT__28786[ 

LUT__28787å 

LUT__28788å 

LUT__28789ã 

LUT__28790å 

LUT__28791Ä W

LUT__28792R D

LUT__28793X ;

LUT__28794l W

LUT__28795R C

LUT__28796R =

LUT__28797R B

LUT__28798X D

LUT__28799] F

LUT__28806Ä `

LUT__28807r [

LUT__28808l V

LUT__28809h W

LUT__28810r Z

LUT__28811S C

LUT__28812S F

LUT__28813T J

LUT__28814S B

LUT__28815C 1

LUT__28816C -

LUT__28817C *

LUT__28818M /

LUT__28819L ,

LUT__28820C ,

LUT__28821C +

LUT__28828l Y

LUT__28831i U

LUT__28860≠ 

LUT__28861≤ 

LUT__28862± 

LUT__28863± 

LUT__28864õ 

LUT__28865¢ 

LUT__28866õ 

LUT__28868û 

LUT__28869¨ 

LUT__28870® 

LUT__28871± 

LUT__28872ª  

LUT__28873± 

LUT__28874≥ 

LUT__28891° 

LUT__28892° 

LUT__28894Æ 9

LUT__28895™ 5

LUT__28896≤ 5

LUT__28897∞ 6

LUT__28898∞ 5

LUT__28899∞ 4

LUT__28900∞ 3

LUT__28901≤ 4

LUT__28902Ø 8

LUT__28903Ø 5

LUT__28904Ø 7

LUT__28905≠ 6

LUT__28907∞ 7

LUT__28908® C

LUT__28909Æ 8

LUT__28910¨ :

LUT__28911¨ ;

LUT__28912Æ 7

LUT__28938™ 1

LUT__28941¶ 6

LUT__28973t 

LUT__28974t Å

LUT__28975t Ñ

LUT__28976t â

LUT__28977t à

LUT__28978t á

LUT__28979z 

LUT__28980z 

LUT__28981k 

LUT__28984Ö 


LUT__28985Ö 

LUT__28987z 

LUT__28988| 

LUT__28990y 

LUT__28991w 	

LUT__28993n 

LUT__28994} 

LUT__28996t 

LUT__28997t 

LUT__28999} 

LUT__29000Ç 

LUT__29002d 	

LUT__29003h 

LUT__29005_ 

LUT__29006e 

LUT__29008e 

LUT__29009q 

LUT__29011m 

LUT__29012n 

LUT__29014\ 

LUT__29015b 

LUT__29017e 

LUT__29018a 

LUT__29020d 

LUT__29021v 

LUT__29023\ 

LUT__29024S 

LUT__29029k 

LUT__29031X *

LUT__29032y 

LUT__29033k 

LUT__29035y 

LUT__29036| 

LUT__29038É 

LUT__29039y 

LUT__29041 

LUT__29042z 

LUT__29044Ç 

LUT__29045 

LUT__29047É 

LUT__29048 

LUT__29050Ç 

LUT__29051} 

LUT__29053^ 

LUT__29054d 

LUT__29056_ 

LUT__29057e 

LUT__29059^ 

LUT__29060X 

LUT__29062n 

LUT__29063j 

LUT__29065S 	

LUT__29066V 

LUT__29068U 

LUT__29069S 

LUT__29071S 

LUT__29072X 

LUT__29074a 

LUT__29075a 

LUT__29077v 

LUT__29079p 

LUT__29080g 

LUT__29226Æ 

LUT__29227≠ 

LUT__29229} 

LUT__29230É 	

LUT__29233q 

LUT__29234q 

LUT__29236| 

LUT__29237y 

LUT__29243∑ 5

LUT__29244ª 5

LUT__29246Ω ?

LUT__29247Ω 7

LUT__29249º 8

LUT__29251ª 9

LUT__29253æ =

LUT__29255Ω ;

LUT__29257Ω <

LUT__29259º =

LUT__29261Ω A

LUT__29263º E

LUT__29265æ @

LUT__29267º A

LUT__29269Ω F

LUT__29271æ C

LUT__29277¿ =

LUT__29278¿ D

LUT__29279¿ :

LUT__29280¿ 5

LUT__29281¿ 4

LUT__29285∂ :

LUT__29286ù V

LUT__29287ù N

LUT__29288ù U

LUT__29290" 

LUT__29291" 

LUT__29293 

LUT__29294 

LUT__29300† p

LUT__29301† o

LUT__29302¶ q

LUT__29303¶ p

LUT__29304¶ o

LUT__29305° w

LUT__29306° v

LUT__29307° s

LUT__29308° r

LUT__29309° m

LUT__29310ü r

LUT__29311ü q

LUT__29312ù p

LUT__29313ù o

LUT__29314ù n

LUT__29315¶ i

LUT__29316§ i

LUT__29317§ j

LUT__29318§ k

LUT__29319§ n

LUT__29320° n

LUT__29321í w

LUT__29322í v

LUT__29323í x

LUT__29324ï u

LUT__29325í u

LUT__29326õ x

LUT__29327õ w

LUT__29328ö w

LUT__29329ö v

LUT__29330ö u

LUT__29331¢ d

LUT__29332§ d

LUT__29333° d

LUT__29334° c

LUT__29335§ c

LUT__29336å c

LUT__29337í c

LUT__29338â a

LUT__29339â c

LUT__29340í d

LUT__29341ó c

LUT__29342ñ e

LUT__29343ï g

LUT__29344ò h

LUT__29345ó g

LUT__29346õ g

LUT__29347ß m

LUT__29348ß l

LUT__29349† m

LUT__29350ß t

LUT__29351ß g

LUT__29352† e

LUT__29353ù h

LUT__29354ü j

LUT__29355ü i

LUT__29356ü h

LUT__29357ö n

LUT__29358ö m

LUT__29359ô o

LUT__29360ö l

LUT__29361ö k

LUT__29362ü g

LUT__29363é s

LUT__29364é r

LUT__29365å p

LUT__29366å o

LUT__29367é p

LUT__29368ã d

LUT__29369ã c

LUT__29370ã m

LUT__29371ã l

LUT__29372í g

LUT__29373ï s

LUT__29374ï r

LUT__29375ó o

LUT__29376ó p

LUT__29377ï q

LUT__29378ç j

LUT__29379ç k

LUT__29380í o

LUT__29381í n

LUT__29382í m

LUT__29383í l

LUT__29384ó b

LUT__29385ô `

LUT__29386î `

LUT__29387¢ a

LUT__29388£ `

LUT__29389ù \

LUT__29390ï a

LUT__29391ï d

LUT__29392ö a

LUT__29393è _

LUT__29394ò b

LUT__29395ò _

LUT__29396ò `

LUT__29397ç a

LUT__29398ç `

LUT__29399ç _

LUT__29400ï ]

LUT__29401ç s

LUT__29402ç r

LUT__29403å t

LUT__29404å s

LUT__29405ç q

LUT__29406ò s

LUT__29407ò r

LUT__29408ò o

LUT__29409ò n

LUT__29410ò q

LUT__29411î x

LUT__29412î w

LUT__29413ñ t

LUT__29414ñ s

LUT__29415ñ r

LUT__29416¢ g

LUT__29417¢ f

LUT__29418ù f

LUT__29419ù e

LUT__29420ù m

LUT__29421ñ q

LUT__29422ô e

LUT__29423ô d

LUT__29424û j

LUT__29425û i

LUT__29426õ d

LUT__29427ô l

LUT__29428õ l

LUT__29429ï m

LUT__29430ï l

LUT__29431õ k

LUT__29432£ g

LUT__29433£ f

LUT__29434£ l

LUT__29435£ k

LUT__29436£ j

LUT__29437ï e

LUT__29438ï j

LUT__29439ò i

LUT__29440ó j

LUT__29441î j

LUT__29442õ j

LUT__29443ê w

LUT__29444ê v

LUT__29445ê s

LUT__29446ê r

LUT__29447ê q

LUT__29448ê d

LUT__29449ê c

LUT__29450å k

LUT__29451å l

LUT__29452ê g

LUT__29453é _

LUT__29454é `

LUT__29455å a

LUT__29456å b

LUT__29457å g

LUT__29458ç h

LUT__29459ç i

LUT__29460ê l

LUT__29461ê n

LUT__29462ê m

LUT__29463ê h

LUT__29464û x

LUT__29465û s

LUT__29466ù u

LUT__29467ù t

LUT__29468û r

LUT__29469£ p

LUT__29470£ o

LUT__29471£ s

LUT__29472£ t

LUT__29473£ u

LUT__29474§ r

LUT__29475§ q

LUT__29476õ s

LUT__29477õ r

LUT__29478õ q

LUT__29479¢ m

LUT__29480¢ l

LUT__29481° k

LUT__29482° t

LUT__29483¢ q

LUT__29484û q

LUT__29485ñ b

LUT__29486õ ]

LUT__29487ô _

LUT__29488õ _

LUT__29489û ^

LUT__29490õ ^

LUT__29491é ^

LUT__29492ê ^

LUT__29493ë _

LUT__29494ï \

LUT__29495∂ X

LUT__29496≤ Y

LUT__29497∞ Z

LUT__29498∞ a

LUT__29499∞ [

LUT__29500é ]

LUT__29501õ X

LUT__29502í X

LUT__29503û U

LUT__29504° Y

LUT__29505« ,

LUT__29506≈ /

LUT__29507≈ 0

LUT__29508« 7

LUT__29509« 6

LUT__29510≈ 8

LUT__29511≈ H

LUT__29512† [

LUT__29514è V

LUT__29516é X

LUT__29517é W

LUT__29518ê Z

LUT__29520í W

LUT__29521è Y

LUT__29522ñ Y

LUT__29523ë Z

LUT__29524ë Y

LUT__29525ñ X

LUT__29527ö X

LUT__29529î b

LUT__29530î a

LUT__29531° \

LUT__29533ü ]

LUT__29534∂ M

LUT__29535≥ M

LUT__29536± ß

LUT__29537≤ °

LUT__29538≤ ç

LUT__29539≈ 9

LUT__29540≤ c

LUT__29542ü b

LUT__29543¢ ]

LUT__29544° _

LUT__29545ù `

LUT__29546ù b

LUT__29547ƒ 9

LUT__29548ª .

LUT__29549ª -

LUT__29550µ 8

LUT__29551µ 7

LUT__29552π 2

LUT__29553¿ 2

LUT__29556ñ a

LUT__29558ë ^

LUT__29563∆ ,

LUT__29564∆ /

LUT__29565∆ 0

LUT__29566∆ 5

LUT__29567∆ 4

LUT__29571¢ \

LUT__29572¶ a

LUT__29573§ z

LUT__29574¶ z

LUT__29576£ ]

LUT__29601n 


LUT__29602g 

LUT__29604í _

LUT__29605í ^

LUT__29606ô [

LUT__29607ò R

LUT__29608ï U

LUT__29609ù _

LUT__29610ù [

LUT__29611ù Z

LUT__29612ò [

LUT__29613ò Z

LUT__29614ï W

LUT__29616î V

LUT__29617ò Q

LUT__29618î U

LUT__29619î T

LUT__29620ó _

LUT__29621ó Y

LUT__29622ó ^

LUT__29623ó V

LUT__29625õ Y

LUT__29626ñ ^

LUT__29627î Y

LUT__29628ñ U

LUT__29629ñ T

LUT__29630ñ ]

LUT__29632° Q

LUT__29633ò Y

LUT__29634† U

LUT__29635ò W

LUT__29636ë \

LUT__29637† W

LUT__29638° V

LUT__29640û T

LUT__29641ê [

LUT__29642î [

LUT__29644û Z

LUT__29645û Y

LUT__29647ù P

LUT__29648ô T

LUT__29649ô V

LUT__29650ô W

LUT__29652í `

LUT__29653í \

LUT__29654í [

LUT__29655û S

LUT__29656ë X

LUT__29657ï S

LUT__29658í Z

LUT__29659ö S

LUT__29661ù T

LUT__29662õ W

LUT__29663ü X

LUT__29670î _

LUT__29672ù c

LUT__29673ô c

LUT__29675° `

LUT__29677£ d

LUT__29678£ ^

LUT__29680£ _

LUT__29682ò c

LUT__29700õ e

LUT__29701û a

LUT__29702ü c

LUT__29703ü a

LUT__29704ù d

LUT__29705ö b

LUT__29706ù a

LUT__29786¢ |

LUT__29787û b

LUT__29789ü |

LUT__29790£ c

LUT__29792ù v

LUT__29793û k

LUT__29795ù {

LUT__29796ù 

LUT__29798™ h

LUT__29799§ a

LUT__29801© f

LUT__29802¶ x

LUT__29804® v

LUT__29805£ {

LUT__29807® e

LUT__29808£ y

LUT__29810ß a

LUT__29811° l

LUT__29813™ e

LUT__29815¨ j

LUT__29817¨ ^

LUT__29819î f

LUT__29821¨ d

LUT__29823¶ ]

LUT__29828≥ `

LUT__29832± \

LUT__29835≥ X

LUT__29838≤ W

LUT__29840ó X

LUT__29841≥ \

LUT__29842≥ ]

LUT__29845≤ ]

LUT__29848∂ Z

LUT__29868Ø 

LUT__29871Ø !

LUT__29872Ø &

LUT__29878û *

LUT__29880§ /

LUT__29882† .

LUT__29883† /

LUT__29884§ 0

LUT__29886° 0

LUT__29887ò /

LUT__29888ò 1

LUT__29889ò ,

LUT__29904å 

LUT__29957ñ #

LUT__29960ñ "

LUT__29962ô "

LUT__29964õ  

LUT__29965õ 

LUT__29966û 

LUT__29969¢ 

LUT__29972£ 

LUT__29975£ 

LUT__29976ü 

LUT__29977õ 

LUT__29979ù  

LUT__29982ü  

LUT__29983ò 

LUT__29986ò 

LUT__29988ï  

LUT__29991í #

LUT__29994ï 

LUT__29996ï 

LUT__29998ô 

LUT__30001ï 

LUT__30004ê 

LUT__30006î 

LUT__30009î 

LUT__30011à 6

LUT__30014å 3

LUT__30016ë /

LUT__30019ñ ,

LUT__30021í .

LUT__30023é 3

LUT__30025å 6

LUT__30027ã 6

LUT__30030í 0

LUT__30031å 2

LUT__30032â 3

LUT__30033å 1

LUT__30036å .

LUT__30037å -

LUT__30039å +

LUT__30042é ,

LUT__30043á ,

LUT__30046} 2

LUT__30048Ç 1

LUT__30049å ,

LUT__30052á 0

LUT__30055á 1

LUT__30056á -

LUT__30059ç '

LUT__30061â '

LUT__30063ã (

LUT__30065ã +

LUT__30067å &

LUT__30071ß )

LUT__30073¶ *

LUT__30075ü %

LUT__30085¢ 

LUT__30087™ !

LUT__30089™ %

LUT__30091≠ #

LUT__30092® 

LUT__30094® 

LUT__30096¢ "

LUT__30098® $

LUT__30099® &

LUT__30117ã I

LUT__30118ê F

LUT__30119ë D

LUT__30122ï A

LUT__30124= §

LUT__30125= •

LUT__30126= ß

LUT__30127= ¨

LUT__30128= ≠

LUT__30129S ß

LUT__30130O ≠

LUT__30131P °

LUT__30132M °

LUT__30133M ù

LUT__30134M £

LUT__30135M ¢

LUT__30136M ß

LUT__30137C Æ

LUT__30138= Æ

LUT__30146R ≤

LUT__30147M ≤

LUT__30148S º

LUT__30149M π

LUT__30150V ∑

LUT__30151X ∫

LUT__30152V ∏

LUT__30153E ª

LUT__30154K ª

LUT__30155I ª

LUT__30156I º

LUT__30157D π

LUT__30158D ∫

LUT__30160< §

LUT__30161< •

LUT__30162< ¶

LUT__30163< ß

LUT__30164< ¨

LUT__30165= Ø

LUT__30166< ´

LUT__30167< ™

LUT__30168> Ø

LUT__30170< Ø

LUT__30171> ™

LUT__30173> ´

LUT__30178F ∫

LUT__30179D º

LUT__30180K º

LUT__30183L ∞

LUT__30184N ∑

LUT__30186M ∏

LUT__30187M ∑

LUT__30188P ≤

LUT__30195F π

LUT__30196C º

LUT__30198A ∫

LUT__30199C ª

LUT__30202B ∂

LUT__30203E π

LUT__30205E º

LUT__30206G ∞

LUT__30208E ∏

LUT__30209B ∫

LUT__30210C ∑

LUT__30212D µ

LUT__30214B ∏

LUT__30216> π

LUT__30218P ß

LUT__30219P ¶

LUT__30220G ∂

LUT__30221F µ

LUT__30222I µ

LUT__30223I ¥

LUT__30224I π

LUT__30226G ª

LUT__30235N ¥

LUT__30237M ±

LUT__30239K ≥

LUT__30241L ∂

LUT__30245L ≥

LUT__30249M ≥

LUT__30251O ∂

LUT__30253N µ

LUT__30255L ≤

LUT__30258R µ

LUT__30260N ≤

LUT__30262P ≥

LUT__30270J ∏

LUT__30273E ∂

LUT__30274E ¥

LUT__30276E ±

LUT__30278F ¥

LUT__30280F ≥

LUT__30282I ∑

LUT__30286< î

LUT__30287@ ñ

LUT__30288; ì

LUT__30289> ï

LUT__30290; î

LUT__302917 ñ

LUT__30292: ï

LUT__30293= ï

LUT__30294> ò

LUT__30295; ñ

LUT__30296> ó

LUT__302979 ò

LUT__30298= ì

LUT__30299> ì

LUT__30300: ñ

LUT__30301: ò

LUT__30303@ ó

LUT__30304< ò

LUT__30305< ó

LUT__30306= ô

LUT__30307@ ô

LUT__30308@ ò

LUT__30309C ñ

LUT__30310C ó

LUT__30311C ï

LUT__30312D ñ

LUT__30313I ô

LUT__30314J ô

LUT__30315I ò

LUT__30316I ó

LUT__30317J ì

LUT__30318C ö

LUT__30319D õ

LUT__30320D ö

LUT__30321C ü

LUT__30322C ú

LUT__30323D ô

LUT__30324D ò

LUT__30325C û

LUT__30326A û

LUT__30327A ô

LUT__30328A ú

LUT__30329A ù

LUT__30330F ú

LUT__30331F ù

LUT__30332E ú

LUT__30333E ö

LUT__30334E õ

LUT__30335: ä

LUT__30336; â

LUT__30337= ã

LUT__30338; á

LUT__30339= å

LUT__30340: â

LUT__30341= á

LUT__30342= Ü

LUT__30343= Ö

LUT__30344; Ü

LUT__30345< ä

LUT__30346< à

LUT__30347< â

LUT__303499 å

LUT__30350< å

LUT__303519 á

LUT__30352> à

LUT__303539 à

LUT__303547 â

LUT__303557 å

LUT__303569 ã

LUT__303575 à

LUT__303584 â

LUT__303593 å

LUT__303604 ç

LUT__303615 ã

LUT__303623 ã

LUT__303634 à

LUT__303643 ä

LUT__30365/ ç

LUT__30366- ë

LUT__303674 í

LUT__303682 ã

LUT__303695 ä

LUT__303702 ä

LUT__30371- ê

LUT__303722 ì

LUT__303732 ë

LUT__303742 í

LUT__303753 ï

LUT__303764 ê

LUT__303773 î

LUT__30378- î

LUT__303791 ç

LUT__30380- ç

LUT__30381R í

LUT__30382U è

LUT__30383S ë

LUT__30384R é

LUT__30385T ã

LUT__30386P ê

LUT__30387T ë

LUT__30388U í

LUT__30389O ê

LUT__30390T ê

LUT__30391T è

LUT__30392U ê

LUT__30393Z ã

LUT__30394Z é

LUT__30395U é

LUT__30396V è

LUT__30397Z ç

LUT__30398[ ã

LUT__30399_ ç

LUT__30400Y ç

LUT__30401[ å

LUT__30402_ å

LUT__30403\ ã

LUT__30404^ î

LUT__30405Z ï

LUT__30406^ ñ

LUT__30407Z õ

LUT__30408Z ó

LUT__30409Z ê

LUT__30410^ ï

LUT__30411] ï

LUT__30412^ è

LUT__30413] ñ

LUT__30414[ ó

LUT__30415[ ë

LUT__30416[ ñ

LUT__30417\ î

LUT__30418\ é

LUT__30419\ ì

LUT__30420@ æ

LUT__30425ÿ ä

LUT__30426” â

LUT__30427” ä

LUT__30428‘ å

LUT__30429‘ ã

LUT__30430÷ ã

LUT__30432– ç

LUT__30433‘ â

LUT__30434‘ ä

LUT__30444— é

LUT__30445— å

LUT__30447— â

LUT__30448— à

LUT__30451Ÿ °

LUT__30452’ õ

LUT__30453’ ü

LUT__30454’ †

LUT__30456Ã ù

LUT__30457” ù

LUT__30458Ã ñ

LUT__30459œ î

LUT__30460◊ ö

LUT__30461÷ ö

LUT__30462÷ ü

LUT__30463÷ õ

LUT__30464œ õ

LUT__30465– ö

LUT__30466œ ù

LUT__30467À ù

LUT__30468À ú

LUT__30469œ ú

LUT__30470’ ö

LUT__30471– û

LUT__30472‘ û

LUT__30473’ û

LUT__30474‘ ù

LUT__30475œ £

LUT__30476œ ¢

LUT__30477œ °

LUT__30479– ó

LUT__30480– ï

LUT__30481– ñ

LUT__30482– ô

LUT__30483Œ õ

LUT__30484Œ ú

LUT__30485— °

LUT__30486— †

LUT__30488À ü

LUT__30489– £

LUT__30490– §

LUT__30491À £

LUT__30492À †

LUT__30493— û

LUT__30494Œ ü

LUT__30495Õ §

LUT__30496Õ £

LUT__30497Ã û

LUT__30499Ã ö

LUT__30500Õ û

LUT__30501Õ ö

LUT__30502Õ ô

LUT__30503Œ °

LUT__30505œ ñ

LUT__30506Õ ï

LUT__30508Ã ï

LUT__30509– í

LUT__30510œ í

LUT__30511Ã ä

LUT__30512— ï

LUT__30514Œ ã

LUT__30515À ¢

LUT__30516Õ ¢

LUT__30517Õ ü

LUT__30518Õ õ

LUT__30519— ö

LUT__30520— ô

LUT__30521– ¢

LUT__30522– ù

LUT__30523” õ

LUT__30544¨ Ÿ

LUT__30545¶ ⁄

LUT__30546™ ·

LUT__30547Æ ‚

LUT__30548≤ ·

LUT__30549Æ ﬁ

LUT__30550© ·

LUT__30551Æ ·

LUT__30553ù Œ

LUT__30554û …

LUT__30555† œ

LUT__30556ô Õ

LUT__30557ù Õ

LUT__30558û –

LUT__30559ü Ã

LUT__30561ü ”

LUT__30562± ›

LUT__30563≥ ﬁ

LUT__30564Ø ‡

LUT__30565Ø ÿ

LUT__30566Ø Ÿ

LUT__30567∞ ÿ

LUT__30568∞ ‚

LUT__30569∞ ›

LUT__30570∞ ⁄

LUT__30571® ‹

LUT__30572∞ ‡

LUT__30573∞ ‹

LUT__30574© ‹

LUT__30575Æ ›

LUT__30576¨ ‚

LUT__30577Æ ÿ

LUT__30578¨ ›

LUT__30579≠ €

LUT__30580≠ ⁄

LUT__30581© ›

LUT__30582® ‡

LUT__30583£ ⁄

LUT__30584≠ ‡

LUT__30585∞ ’

LUT__30586≠ ﬂ

LUT__30587£ €

LUT__30588© €

LUT__30589± ﬁ

LUT__30590Æ ◊

LUT__30591Æ ‹

LUT__30593≠ ‹

LUT__30594Ø ‹

LUT__30595Ø ﬁ

LUT__30596Ø ÷

LUT__30597¨ ÷

LUT__30599≠ ◊

LUT__30601} H

LUT__30602} C

LUT__30603} @

LUT__30604w =

LUT__30605v A

LUT__30606| D

LUT__30607 >

LUT__30608w ?

LUT__30609ß ‹

LUT__30610ß ⁄

LUT__30611® €

LUT__30612ß ﬁ

LUT__30613ß ›

LUT__30615£ ›

LUT__30616¶ ﬂ

LUT__30617£ ﬂ

LUT__30618£ ﬁ

LUT__30620¢ €

LUT__30621¶ ‡

LUT__30622¢ Ÿ

LUT__30623¢ ⁄

LUT__30625° ﬁ

LUT__30626§ ‡

LUT__30627¢ ﬂ

LUT__30628¢ ﬁ

LUT__30630° ›

LUT__30631¶ Ÿ

LUT__30632¶ ÿ

LUT__30633° ‹

LUT__30635§ ›

LUT__30636§ ÿ

LUT__30637§ Ÿ

LUT__30638§ ‹

LUT__30640® ﬂ

LUT__30641® ÿ

LUT__30642® ◊

LUT__30643® ﬁ

LUT__30646ö Á

LUT__30647õ Î

LUT__30648ö Â

LUT__30649ö Ê

LUT__30650ö ﬁ

LUT__30651ô ‹

LUT__30652õ Ÿ

LUT__30653ñ Ÿ

LUT__30654õ ◊

LUT__30655~ È

LUT__30656 ‰

LUT__30657 ‡

LUT__30658 ﬂ

LUT__30659| Ÿ

LUT__30660s ü

LUT__30661x ≤

LUT__30662 µ

LUT__30663~ ¥

LUT__30664 ¥

LUT__30665r ü

LUT__30666} µ

LUT__30667} ∂

LUT__30668| ∂

LUT__30669| µ

LUT__30670ë ª

LUT__30671ë ∏

LUT__30672ë ∑

LUT__30673x ¥

LUT__30675v †

LUT__30676w £

LUT__30677y ∏

LUT__30678w †

LUT__30682v ±

LUT__30683z ÷

LUT__30684x ¢

LUT__30685} ∞

LUT__30686ç ÷

LUT__30688w ∑

LUT__30689| ÷

LUT__30690~ ÿ

LUT__30691t °

LUT__30693x π

LUT__30694Å ≤

LUT__30695Å ≥

LUT__30696Å µ

LUT__30698Ç ≤

LUT__30699Ä ¥

LUT__30700Ç ∂

LUT__30701} ∏

LUT__30702Ö ∏

LUT__30703t ∞

LUT__30704v °

LUT__30705t §

LUT__30706t •

LUT__30707v ∞

LUT__30708t ´

LUT__30709t ¶

LUT__30711Ç π

LUT__30712É ª

LUT__30713Å ∏

LUT__30714Ä π

LUT__30715Å ª

LUT__30716Ç ∑

LUT__30717Ä æ

LUT__30718 æ

LUT__30719Ä ∑

LUT__30720 Ω

LUT__30721Ö º

LUT__30722Å π

LUT__30723Ö Ω

LUT__30724Ä Ω

LUT__30725~ π

LUT__30726~ æ

LUT__30727| ø

LUT__30728} ª

LUT__30729Ç ø

LUT__30730 ∂

LUT__30731~ ∫

LUT__30732É ∫

LUT__30733 ∫

LUT__30734} º

LUT__30735Ç º

LUT__30736~ ∂

LUT__30737~ ∏

LUT__30738Ä ≥

LUT__30739Ä ∏

LUT__30740| π

LUT__30741w ≤

LUT__30742w ±

LUT__30744x ∂

LUT__30745v û

LUT__30746w Ø

LUT__30747w µ

LUT__30749Ç Ÿ

LUT__30751ã ﬁ

LUT__30753Å ﬂ

LUT__30755Ö ⁄

LUT__30757Ç ‚

LUT__30759ç ‡

LUT__30761à ﬁ

LUT__30763} Â

LUT__30765å Â

LUT__30767ã Á

LUT__30769ñ Á

LUT__30771ë „

LUT__30773ê È

LUT__30775å Í

LUT__30777é Ë

LUT__30780í ∏

LUT__30781ê ∑

LUT__30782ê ∏

LUT__30783ù “

LUT__30784ò  

LUT__30785t ©

LUT__30787v •

LUT__30789v ®

LUT__30791s ß

LUT__30793v ß

LUT__30795s ©

LUT__30797t ™

LUT__30799s †

LUT__30800s •

LUT__30801p •

LUT__30802o ß

LUT__30804m •

LUT__30806l ¶

LUT__30808l ´

LUT__30810m ß

LUT__30812o ®

LUT__30814n ´

LUT__30816l ¨

LUT__30818n §

LUT__30819k ¢

LUT__30820g ¢

LUT__30822k £

LUT__30824h °

LUT__30826d ®

LUT__30828k ®

LUT__30830e §

LUT__30832e ©

LUT__30834c ®

LUT__30836r °

LUT__30837m ¢

LUT__30838n ©

LUT__30839n ™

LUT__30841m ©

LUT__30843o ±

LUT__30845p ±

LUT__30847n Ø

LUT__30849p ¨

LUT__30851o ∞

LUT__30853p ∞

LUT__30855p §

LUT__30856s ≠

LUT__30857k ≠

LUT__30859t ¥

LUT__30861o ≥

LUT__30863t ≥

LUT__30865b Ø

LUT__30867i ≤

LUT__30869b ≥

LUT__30871b ¥

LUT__30873l •

LUT__30874k Ø

LUT__30875] ≠

LUT__30877i ¥

LUT__30879e ≥

LUT__30881a ¥

LUT__30883\ ≤

LUT__30885d ±

LUT__30887^ ´

LUT__30889] ¨

LUT__30891q ü

LUT__30892l §

LUT__30893l ¢

LUT__30894\ °

LUT__30896i ß

LUT__30898c ¶

LUT__30900a ß

LUT__30902] ß

LUT__30904b ß

LUT__30906_ ™

LUT__30908] •

LUT__30910q ù

LUT__30911q û

LUT__30920} ß

LUT__30921} £

LUT__30922Å ß

LUT__30923Ç §

LUT__30924} §

LUT__30925Ä ¢

LUT__30926Å £

LUT__30927 §

LUT__30928| ™

LUT__30929Å ¢

LUT__30930É •

LUT__30931z ©

LUT__30932Ä ™

LUT__30933Ä ©

LUT__30934É ©

LUT__30935} ™

LUT__30936Ç •

LUT__30937| •

LUT__30938} ¶

LUT__30939| ¨

LUT__30940| ¶

LUT__30941Å ™

LUT__30942 ´

LUT__30943Å ´

LUT__30944| ®

LUT__30945Ä ®

LUT__30946Ç ©

LUT__30949Å ©

LUT__30950Å ®

LUT__30951Ü ©

LUT__30952Ü ß

LUT__30954Ö ¨

LUT__30955Ö ©

LUT__30956Å Æ

LUT__30958Ü ®

LUT__30960Ö ß

LUT__30961Ö ´

LUT__30963Å ¨

LUT__30968Ü ¨

LUT__30970Ü ™

LUT__30971Ü ≠

LUT__30975Å ¶

LUT__30979Ü ´

LUT__30983Ü ¶

LUT__30989° ”

LUT__30991y ¥

LUT__30992y ≥

LUT__30993î ∞

LUT__30998à „

LUT__30999Ö Ï

LUT__31000Ç Ò

LUT__31001Ö Ô

LUT__31002Ö Ó

LUT__31003Ç ÿ

LUT__31004a ±

LUT__31005a ∫

LUT__31006b ∏

LUT__31007a ∞

LUT__31008Z Ø

LUT__31009a π

LUT__31010a ∏

LUT__31013ï Œ

LUT__31036Ü ‘

LUT__31037á À

LUT__31040Å €

LUT__31041Å ◊

LUT__31043] ∫

LUT__31044] º

LUT__31045] ª

LUT__31046Å ÷

LUT__31048Å ’

LUT__31049 Ã

LUT__31050Ö ”

LUT__31051É „

LUT__31052à ‚

LUT__31053Ö ÷

LUT__31054á —

LUT__31055É “

LUT__31056É —

LUT__31057É Œ

LUT__31059Ü “

LUT__31061Ö –

LUT__31063| —

LUT__31064} —

LUT__31065Y Î

LUT__31066~ ”

LUT__31067| ’

LUT__31068a Ó

LUT__31069 ”

LUT__31070Å ‘

LUT__31071z “

LUT__31072] Ú

LUT__31073y —

LUT__31074| –

LUT__31075c Ì

LUT__31079R ∆

LUT__31080O »

LUT__31081S ¡

LUT__31082R ≈

LUT__31084w ⁄

LUT__31085w ﬁ

LUT__31086r ⁄

LUT__31087y €

LUT__31089\ ‘

LUT__31090e ‘

LUT__31091_ œ

LUT__31092k ”

LUT__31094R Á

LUT__31095U ﬂ

LUT__31096T Î

LUT__31097R ›

LUT__31099i ƒ

LUT__31100a ∆

LUT__31101e «

LUT__31102m »

LUT__31104r Ì

LUT__31105j Ó

LUT__31106n Ì

LUT__31107j Ú

LUT__31109e ¿

LUT__31110j ø

LUT__31111k ø

LUT__31112j ¬

LUT__31114_ 

LUT__31115c Î

LUT__31116] Ï

LUT__31117] Í

LUT__31119N ƒ

LUT__31120L ƒ

LUT__31121U ƒ

LUT__31122S ƒ

LUT__31124t ‚

LUT__31125x ‘

LUT__31126z ‹

LUT__31127z ◊

LUT__31129b –

LUT__31130d “

LUT__31131d ‘

LUT__31132m ”

LUT__31134R Ë

LUT__31135Z Ê

LUT__31136U È

LUT__31137V Ë

LUT__31139m ∆

LUT__31140g ¡

LUT__31141a æ

LUT__31142d ¬

LUT__31144r Á

LUT__31145k Î

LUT__31146t Î

LUT__31147l Ï

LUT__31149l ƒ

LUT__31150m Ω

LUT__31151i º

LUT__31152k ¡

LUT__31154_ ﬂ

LUT__31155] Ë

LUT__31156c ‡

LUT__31157c ‹

LUT__31159Y œ

LUT__31160R Õ

LUT__31161N Œ

LUT__31162U –

LUT__31164v ÷

LUT__31165r „

LUT__31166w „

LUT__31167v ﬁ

LUT__31169S ≈

LUT__31170Y «

LUT__31171S Œ

LUT__31172Y  

LUT__31174[ Â

LUT__31175Z Â

LUT__31176c Ê

LUT__31177c ‰

LUT__31179o —

LUT__31180o ÷

LUT__31181m œ

LUT__31182o Õ

LUT__31184h Î

LUT__31185m Í

LUT__31186q Í

LUT__31187m È

LUT__31189t ¡

LUT__31190p ¿

LUT__31191m ¿

LUT__31192t ¬

LUT__31194\ Â

LUT__31195\ ⁄

LUT__31196] ‹

LUT__31197\ ›

LUT__31199O ¿

LUT__31200T ¿

LUT__31201L ¡

LUT__31202R »

LUT__31204z ‰

LUT__31205x ÿ

LUT__31206y Á

LUT__31207w ·

LUT__31209U »

LUT__31210V Õ

LUT__31211V …

LUT__31212Z Õ

LUT__31214b Á

LUT__31215X Á

LUT__31216b ›

LUT__31217a Ë

LUT__31219o Ã

LUT__31220o ∆

LUT__31221r À

LUT__31222i »

LUT__31224j È

LUT__31225q 

LUT__31226j Ê

LUT__31227g Ó

LUT__31229n Ω

LUT__31230o ¬

LUT__31231d Ω

LUT__31232o ƒ

LUT__31234| »

LUT__31237 –

LUT__31238y ”

LUT__31239Ö ‡

LUT__31240Ä ÿ

LUT__31242r Œ

LUT__31243} ”

LUT__31247<  

LUT__31248; ⁄

LUT__31249\ Î

LUT__31250O ”

LUT__31251\ Á

LUT__31254N «

LUT__31255O œ

LUT__31257w ◊

LUT__31258x ‚

LUT__31260k Œ

LUT__31261e —

LUT__31263O ‰

LUT__31264P Ë

LUT__31266n  

LUT__31267e Õ

LUT__31269k Ï

LUT__31270q Á

LUT__31272j ≈

LUT__31273m ƒ

LUT__31275Y È

LUT__31276X Î

LUT__31278M œ

LUT__31279P ÿ

LUT__31284[ œ

LUT__31285X Œ

LUT__31287X Ê

LUT__31288^ ‚

LUT__31290n –

LUT__31291_ ‘

LUT__31293q Î

LUT__31294r Í

LUT__31296p √

LUT__31297i ¬

LUT__31299U Â

LUT__31300O ·

LUT__31302N œ

LUT__31303O “

LUT__31308h –

LUT__31309g —

LUT__31311S Á

LUT__31313d Ã

LUT__31314k «

LUT__31319h ≈

LUT__31320h √

LUT__31322N ﬂ

LUT__31324R Ã

LUT__31325N ’

LUT__31327r ﬁ

LUT__31328s ‰

LUT__31330P ”

LUT__31331T “

LUT__31333V ‰

LUT__31334N Â

LUT__31339n È

LUT__31340t È

LUT__31342g ≈

LUT__31350q Â

LUT__31352m ÿ

LUT__31354Y ‰

LUT__31355Z ﬂ

LUT__31357a ”

LUT__31358e “

LUT__31360p Í

LUT__31361p Ë

LUT__31363c ≈

LUT__31365S ‹

LUT__31366U €

LUT__31368L —

LUT__31370r ·

LUT__31371k ‹

LUT__31373V À

LUT__31374O …

LUT__31376[ ›

LUT__31378\ ÿ

LUT__31380l Ê

LUT__31381l ‰

LUT__31383g ∆

LUT__31384c «

LUT__31388Ü ”

LUT__31389É À

LUT__31390à ‡

LUT__31391É ‘

LUT__31392Å Õ

LUT__31393Å «

LUT__31394â Õ

LUT__31396Å …

LUT__31398Ä «

LUT__31399  

LUT__31400a Ì

LUT__31401~  

LUT__31402 œ

LUT__31403[ Ï

LUT__31404~ œ

LUT__31405Å Œ

LUT__31406[ Í

LUT__31407~ À

LUT__31408É …

LUT__31409Z Ì

LUT__31411Ç Õ

LUT__31415L ≈

LUT__31416M ¬

LUT__31417N √

LUT__31418O  

LUT__31420| ⁄

LUT__31421v ﬂ

LUT__31422v ⁄

LUT__31423z Ÿ

LUT__31425k œ

LUT__31426g œ

LUT__31427e Ã

LUT__31428k –

LUT__31430R ·

LUT__31431[ ‰

LUT__31432_ „

LUT__31433V Ï

LUT__31435n ≈

LUT__31436o «

LUT__31437r √

LUT__31438l À

LUT__31440n Ô

LUT__31441l 

LUT__31442l Ò

LUT__31443p Ú

LUT__31445j æ

LUT__31446h æ

LUT__31447m æ

LUT__31448n ¬

LUT__31450^ Ì

LUT__31451^ Ô

LUT__31452^ Ò

LUT__31453[ Ó

LUT__31455M —

LUT__31456O À

LUT__31457M À

LUT__31458M »

LUT__31460x ◊

LUT__31461s ›

LUT__31462t ÷

LUT__31463v ’

LUT__31465k ‘

LUT__31466d –

LUT__31467b À

LUT__31468g –

LUT__31470N Ë

LUT__31471O È

LUT__31472P Ì

LUT__31473T Ï

LUT__31475r  

LUT__31476v «

LUT__31477w «

LUT__31478t »

LUT__31480p Ï

LUT__31481o Ì

LUT__31482t Ï

LUT__31483o Î

LUT__31485i ¿

LUT__31486s ¿

LUT__31487l ¡

LUT__31488k √

LUT__31490\ Ï

LUT__31491X Ô

LUT__31492Z 

LUT__31493Y Ô

LUT__31495P Œ

LUT__31496L Õ

LUT__31497L Ã

LUT__31498N Õ

LUT__31500z €

LUT__31501w ﬂ

LUT__31502x €

LUT__31503s ﬂ

LUT__31505i Ã

LUT__31506i Œ

LUT__31507i «

LUT__31508_ Õ

LUT__31510X Í

LUT__31511S Î

LUT__31512S È

LUT__31513N Í

LUT__31515p Ã

LUT__31516x Õ

LUT__31517t –

LUT__31518r œ

LUT__31520p Ô

LUT__31521s Ó

LUT__31522m Ó

LUT__31523k Ó

LUT__31525p ø

LUT__31526v ¡

LUT__31527q ¡

LUT__31528m ¬

LUT__31530V Ó

LUT__31531S Ô

LUT__31532R Ô

LUT__31533: Ó

LUT__31535M …

LUT__31536T ø

LUT__31537O ø

LUT__31538P æ

LUT__31540y ÷

LUT__31541x ‹

LUT__31542z –

LUT__31543x ‡

LUT__31545Z Ã

LUT__31546U À

LUT__31547X Ã

LUT__31548S Ã

LUT__31550U Ï

LUT__31551N Ì

LUT__31552R Ê

LUT__31553M Ë

LUT__31555x »

LUT__31556w √

LUT__31557p »

LUT__31558x ¬

LUT__31560Y Ò

LUT__31561b Ò

LUT__31562[ Ú

LUT__31563Y Í

LUT__31565R ¬

LUT__31566T ¡

LUT__31567V √

LUT__31568O ¬

LUT__31570y ›

LUT__31571x ›

LUT__31572y „

LUT__31573z ‚

LUT__31575^ —

LUT__31576Z À

LUT__31577Y –

LUT__31578^ ‘

LUT__31580T È

LUT__31581E Â

LUT__31582M Â

LUT__31583P Ê

LUT__31585a ÷

LUT__31586m “

LUT__31587a ÿ

LUT__31588g ◊

LUT__31590h Ô

LUT__31591j 

LUT__31592n 

LUT__31593i Ì

LUT__31595n ¡

LUT__31596n ø

LUT__31597p æ

LUT__31598v æ

LUT__31600M ﬁ

LUT__31601R ﬁ

LUT__31602U ﬁ

LUT__31603N ‚

LUT__31605M –

LUT__31606L ‘

LUT__31607R –

LUT__31608T Œ

LUT__31610s ‚

LUT__31611n ‹

LUT__31612o €

LUT__31613s Ÿ

LUT__31615\ –

LUT__31616Y ∆

LUT__31617_ «

LUT__31618\ …

LUT__31620Z Ë

LUT__31621^ Á

LUT__31622^ ·

LUT__31623^ È

LUT__31625v “

LUT__31626j “

LUT__31627n Õ

LUT__31628p ”

LUT__31630^ ‹

LUT__31631b €

LUT__31632X €

LUT__31633^ ’

LUT__31635L ø

LUT__31636R æ

LUT__31637V ¿

LUT__31638U æ

LUT__31640v Â

LUT__31641w ÿ

LUT__31642q ‚

LUT__31643v ‰

LUT__31645e …

LUT__31646v ∆

LUT__31647n …

LUT__31648k …

LUT__31650h Â

LUT__31651m ›

LUT__31652h ›

LUT__31653h ﬂ

LUT__31655c ¿

LUT__31656o ø

LUT__31657_ ø

LUT__31658d ø

LUT__31660h ª

LUT__31661l ¥

LUT__31662j π

LUT__31663h ∑

LUT__31664g ≥

LUT__31665l ≥

LUT__31666l ≤

LUT__31667w ∂

LUT__31668k —

LUT__31669n ÷

LUT__31670n €

LUT__31672y ¡

LUT__31673~ ∆

LUT__31674v …

LUT__31676b ¡

LUT__31678j ‹

LUT__31680e ÷

LUT__31682q ”

LUT__31683q ÿ

LUT__31684l ◊

LUT__31686q “

LUT__31688q ‘

LUT__31690Z Œ

LUT__31692_ Ÿ

LUT__31694k ’

LUT__31696h —

LUT__31698d …

LUT__31700Z ⁄

LUT__31702b ◊

LUT__31704n ◊

LUT__31706\ ¬

LUT__31708p ÿ

LUT__31710q »

LUT__31712d ‹

LUT__31714_ ’

LUT__31716i ⁄

LUT__31718Z ≈

LUT__31720a ƒ

LUT__31722p ∆

LUT__31724c ÿ

LUT__31726[ —

LUT__31728o ⁄

LUT__31730n ∆

LUT__31732a À

LUT__31734i ’

LUT__31736n Œ

LUT__31738p ≈

LUT__31740E ∞

LUT__31741Ö ‘

LUT__31742Ä –

LUT__31743Ä œ

LUT__31766y Œ

LUT__31767x Œ

LUT__31768q ﬂ

LUT__31769y ∆

LUT__31770i „

LUT__31771i ‚

LUT__31772e Í

LUT__31773i ·

LUT__31774q ﬁ

LUT__31775\ ·

LUT__31776_ Î

LUT__31777_ Í

LUT__31778a È

LUT__31779_ È

LUT__31780\ ‡

LUT__31781p ·

LUT__31782o „

LUT__31783s ÿ

LUT__31784g ﬁ

LUT__31785g ›

LUT__31786s ◊

LUT__31787p ‡

LUT__31788X ‚

LUT__31789d ·

LUT__31790_ €

LUT__31791a ﬁ

LUT__31792_ ⁄

LUT__31793X ·

LUT__31794Ä ”

LUT__31795à ƒ

LUT__31796| Ò

LUT__31797j ˝

LUT__31816Ö ◊

LUT__31817Ü ‹

LUT__31818Ü ›

LUT__31820Ç ◊

LUT__31821Ç ›

LUT__31822É ’

LUT__31823Ä ‘

LUT__31824É Ÿ

LUT__31825É ‡

LUT__31826á €

LUT__31827Ö €

LUT__31828Ü ﬂ

LUT__31829á ﬁ

LUT__31831Ü ·

LUT__31832â ·

LUT__31834Ö ‹

LUT__31835Ü „

LUT__31836É ‹

LUT__31837á Ê

LUT__31838Ö Ë

LUT__31839á Â

LUT__31841É €

LUT__31842à Á

LUT__31843â Â

LUT__31844â ‰

LUT__31846ç È

LUT__31847Ç Í

LUT__31848Ç È

LUT__31850ã 

LUT__31851ã Î

LUT__31852ç Î

LUT__31854ã Ë

LUT__31855Å Ê

LUT__31856â È

LUT__31858ç Ï

LUT__31859Å Ì

LUT__31860Å Ï

LUT__31862ç Ô

LUT__31863å Ó

LUT__31864ç 

LUT__31866å Û

LUT__31867ã Ô

LUT__31868å Ú

LUT__31870Å Ú

LUT__31871Å 

LUT__31872Å Û

LUT__31874Ö ¯

LUT__31875Ö ı

LUT__31876Ö Ù

LUT__31878É ı

LUT__31879É ˜

LUT__31880É ˆ

LUT__31882Ü ˆ

LUT__31883á Û

LUT__31884á Ú

LUT__31886Ç ˆ

LUT__31887Ç Ù

LUT__31888Ç ı

LUT__31890l Û

LUT__31901T ‚

LUT__31902l ‡

LUT__31903l ﬂ

LUT__31904r ‹

LUT__31905l ﬁ

LUT__31906T ·

LUT__31907p Â

LUT__31908d Ê

LUT__31909h Ê

LUT__31910p ‹

LUT__31911h Ÿ

LUT__31912g ﬂ

LUT__31913V ›

LUT__31914_ Â

LUT__31915_ ‰

LUT__31916x Ê

LUT__31917d ‡

LUT__31918Y ‡

LUT__31919n Ë

LUT__31920a ‰

LUT__31921a „

LUT__31922z Ê

LUT__31923n „

LUT__31924n Á

LUT__31925h ¯

LUT__31926j …

LUT__31927^ Ã

LUT__31928^ Õ

LUT__31929X √

LUT__31930a »

LUT__31931j »

LUT__31932Z ”

LUT__31933_ ¿

LUT__31934_ ¡

LUT__31935U ∆

LUT__31936] ∆

LUT__31937Z “

LUT__31938m Õ

LUT__31939s  

LUT__31940s –

LUT__31941U —

LUT__31942l —

LUT__31943s —

LUT__31944m Ã

LUT__31945U ’

LUT__31946[ ¿

LUT__31947[ ø

LUT__31948U ‘

LUT__31949[ ‘

LUT__31950[ ’

LUT__31951Y ÷

LUT__31952] «

LUT__31953] —

LUT__31954b ÷

LUT__31955b ’

LUT__31956Y ’

LUT__31957g Õ

LUT__31958\ ƒ

LUT__31959\ ≈

LUT__31960b “

LUT__31961b Œ

LUT__31962b Õ

LUT__31963U ⁄

LUT__31964] ¿

LUT__31965] ø

LUT__31966Y —

LUT__31967] ◊

LUT__31968] ÷

LUT__31969a œ

LUT__31970[  

LUT__31971[ …

LUT__31972[ Õ

LUT__31973[ »

LUT__31974a Œ

LUT__31975k ﬂ

LUT__31976b Ê

LUT__31977b Â

LUT__31978Y ﬁ

LUT__31979b ﬁ

LUT__31980k ﬁ

LUT__31981U ‡

LUT__31982b „

LUT__31983] ‚

LUT__31984Y ·

LUT__31985] ·

LUT__31986] ‡

LUT__31987o Â

LUT__31988m Á

LUT__31989k Á

LUT__31990g ‰

LUT__31991k Ê

LUT__31992k Â

LUT__31993Z ﬁ

LUT__31994o ﬂ

LUT__31995o ‡

LUT__31996e ‚

LUT__31997e ·

LUT__31998Z ›

LUT__31999h »

LUT__32000] √

LUT__32001] ¬

LUT__32002^ ∆

LUT__32003^ «

LUT__32004^ »

LUT__32005V ◊

LUT__32006] Œ

LUT__32007] œ

LUT__32008_ ∆

LUT__32009_ ”

LUT__32010V ÷

LUT__32011T  

LUT__32012^ ¬

LUT__32013^ ¡

LUT__32014s œ

LUT__32015^ ƒ

LUT__32016T …

LUT__32017Z ◊

LUT__32018a —

LUT__32019g ÷

LUT__32020n ’

LUT__32021g ’

LUT__32022T ‹

LUT__32023T Â

LUT__32024m „

LUT__32025m ‚

LUT__32026i Á

LUT__32027m ·

LUT__32028^ ‰

LUT__32029j ‚

LUT__32030n ·

LUT__32031n ‡

LUT__32032g Ë

LUT__32033j ‡

LUT__32034j ·

LUT__32035V „

LUT__32036d Î

LUT__32037d Ë

LUT__32038d Ï

LUT__32039d Á

LUT__32040V Á

LUT__32041s Ê

LUT__32042h Ï

LUT__32043e È

LUT__32044i È

LUT__32045s È

LUT__32046s Ë

LUT__32047X ”

LUT__32048_ Ã

LUT__32049_ À

LUT__32050d √

LUT__32051\ À

LUT__32052X “

LUT__32053b …

LUT__32054c œ

LUT__32055c Œ

LUT__32056b ƒ

LUT__32057b √

LUT__32058b »

LUT__32059T ’

LUT__32060x …

LUT__32061x Ã

LUT__32062s ƒ

LUT__32063s ≈

LUT__32064T œ

LUT__32065] …

LUT__32066w ƒ

LUT__32067w Ã

LUT__32068x ƒ

LUT__32069w À

LUT__32070X …

LUT__32071d ˚

LUT__32093J j

LUT__32094G ê

LUT__32095M Å

LUT__32096N ì

LUT__32099e h

LUT__32114a k

LUT__32115a m

LUT__32116d r

LUT__32117i r

LUT__32136k g

LUT__32143n N

LUT__32144n M

LUT__32149g .

LUT__32156c L

LUT__32157d L

LUT__32159h /

LUT__32161b ,

LUT__32163j _

LUT__32178r L

LUT__32180l L

LUT__32288h *

LUT__32290e .

LUT__32292j .

LUT__32294j 3

LUT__32296g 7

LUT__32298j ;

LUT__32300j <

LUT__32309c +

LUT__32311d -

LUT__32313b -

LUT__32315g 0

LUT__32317e 9

LUT__32319c :

LUT__32321b =

LUT__32324~ ë

LUT__32326Ü I

LUT__32328á H

LUT__32329 F

LUT__32332~ @

LUT__32333y <

LUT__32334y J

LUT__32335~ ?

LUT__32336~ >

LUT__32337~ 0

LUT__32338 0

LUT__32339| 4

LUT__32340~ 2

LUT__32341q >

LUT__32342q B

LUT__32343k B

LUT__32344p :

LUT__32345p @

LUT__32346p ?

LUT__32347p >

LUT__32348É I

LUT__32349Ö G

LUT__32350É D

LUT__32354Ü e

LUT__32356à F

LUT__32359à J

LUT__32360E √

LUT__32363K ø

LUT__32366∂ }

LUT__32367∂ É

LUT__32368∂ |

LUT__32369ã ]

LUT__32373ç \

LUT__32374ç [

LUT__32375 3

LUT__32376 4

LUT__32377 5

LUT__32378 6

LUT__32381~ î

LUT__32382 î

LUT__32392Ü x

LUT__32394 u

LUT__32396Ä u

LUT__32398Ä y

LUT__32400Ä v

LUT__32402} u

LUT__32404| v

LUT__32406 x

LUT__32408 s

LUT__32417e #

LUT__32418e $

LUT__32419e '

LUT__32420e %

LUT__32421a "

LUT__32422b #

LUT__32423a $

LUT__32424a %

LUT__32425Ö =

LUT__32435w @

LUT__32466O Z

LUT__32467G \

LUT__32468L X

LUT__32469L U

LUT__32470L V

LUT__32471L W

LUT__32472O Y

LUT__32473: R

LUT__32474B Y

LUT__32475= ]

LUT__32476B S

LUT__32477A V

LUT__32478A U

LUT__32479; U

LUT__32518µ ]

LUT__32519M ˛

LUT__32520N Ñ

LUT__32521N ˛

LUT__32522K É

LUT__32523N ˇ

LUT__32525[ ˇ

LUT__32526U ˛

LUT__32527T Ü

LUT__32528X ˙

LUT__32529T Ä

LUT__32530T ˛

LUT__32531T ˇ

LUT__32532Z ˝

LUT__32533T É

LUT__32535M Ñ

LUT__32536M É

LUT__32538R Ä

LUT__32539Y ˛

LUT__32540Y ˚

LUT__32541S ˝

LUT__32542L ˛

LUT__32543N Ç

LUT__32544K Ç

LUT__32545U Ä

LUT__32546R Å

LUT__32547R Ç

LUT__32549S ¸

LUT__32551U ˇ

LUT__32552U Å

LUT__32578A â

LUT__32579A ˜

LUT__32581C Ó

LUT__32582C Ì

LUT__32583R ı

LUT__32584R Ù

LUT__32585L ˆ

LUT__32586D Ì

LUT__32587B Ô

LUT__32588O ˆ

LUT__32589O Ù

LUT__32590O ı

LUT__32591F Ò

LUT__32592F 

LUT__32593F Ô

LUT__32617Z í

LUT__32619V ì

LUT__32620[ ì

LUT__32624R î

LUT__32626S î

LUT__32628Y ë

LUT__32630Y ê

LUT__326343 ì

LUT__326363 é

LUT__32644@ ù

LUT__32646@ õ

LUT__32650> ô

LUT__32896Ÿ Ö

LUT__32897S è

LUT__32898ø æ

LUT__32899∑ ™

LUT__32900ç ª

LUT__32901ò ∏

LUT__32902â ®

LUT__32903$ ü

LUT__32904 Ω

LUT__32905 ∑

LUT__32906 ∏

LUT__32907 ¥

LUT__32908/ £

LUT__32909. ü

LUT__32910- º

LUT__32911& ß

LUT__32912% ®

LUT__32914í D
AUX_ADD_CO__add_525/i16w 7
2+AUX_ADD_CI__u_rgb2dvi/enc_2/sub_79/add_2/i2B õ
2+AUX_ADD_CI__u_rgb2dvi/enc_2/sub_52/add_2/i2F ñ
2+AUX_ADD_CI__u_rgb2dvi/enc_2/sub_50/add_2/i2G ñ
2+AUX_ADD_CO__u_rgb2dvi/enc_2/sub_50/add_2/i1I ñ
2+AUX_ADD_CI__u_rgb2dvi/enc_2/sub_50/add_2/i1I î
2+AUX_ADD_CI__u_rgb2dvi/enc_1/sub_79/add_2/i21 ì
2+AUX_ADD_CI__u_rgb2dvi/enc_1/sub_52/add_2/i2/ é
2+AUX_ADD_CI__u_rgb2dvi/enc_1/sub_50/add_2/i21 é
2+AUX_ADD_CO__u_rgb2dvi/enc_1/sub_50/add_2/i12 â
2+AUX_ADD_CI__u_rgb2dvi/enc_1/sub_50/add_2/i12 á
2+AUX_ADD_CI__u_rgb2dvi/enc_0/sub_79/add_2/i2] è
2+AUX_ADD_CI__u_rgb2dvi/enc_0/sub_52/add_2/i2^ ä
2+AUX_ADD_CI__u_rgb2dvi/enc_0/sub_50/add_2/i2] ä
2+AUX_ADD_CO__u_rgb2dvi/enc_0/sub_50/add_2/i1\ ë
2+AUX_ADD_CI__u_rgb2dvi/enc_0/sub_50/add_2/i1\ è
d^AUX_ADD_CI__u_axi4_ctrl/Gen_RFIFO_32.u_R0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_34/add_2/i1J T
/(AUX_ADD_CI__u_axi4_ctrl/sub_122/add_2/i1I ¡
d^AUX_ADD_CI__u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_46/add_2/i1z >
d^AUX_ADD_CI__u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/sub_41/add_2/i1y >
UNAUX_ADD_CI__u_afifo_w32r8_reshape/u_efx_fifo_top/xefx_fifo_ctl/sub_20/add_2/i1g 
yrAUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/u1_inst/xefx_fifo_ctl/sub_33/add_2/i1] Æ
e]AUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_139/add_2/i1â Í
e]AUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_133/add_2/i1à Ë
e]AUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_136/add_2/i2Ü Â
e]AUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i2É Â
e]AUX_ADD_CO__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i1ã Â
e]AUX_ADD_CI__mipi_rx_0/u_efx_csi2_rx/csi2_rx_top_inst/genblk3.byte2pixel_inst/sub_130/add_2/i1ã „
)#AUX_ADD_CO__ori_bayer2rgb/add_32/i8e 8
clk_lvds_1x~CLKOUT~1~48  0(
clk_sys~CLKOUT~1~304  ∞(
cmos_pclk~CLKOUT~4~1  (
cmos_pclk~CLKOUT~4~322 √(
cmos_pclk~CLKOUT~6~1  (
 cmos_pclk~CLKOUT~10~322
 √(
tac_clk~CLKOUT~11~1  (
tac_clk~CLKOUT~12~1  (
 cmos_pclk~CLKOUT~12~322 √(
twd_clk~CLKOUT~13~1  (
twd_clk~CLKOUT~14~1  (
clk_sys~CLKOUT~18~1  (
 cmos_pclk~CLKOUT~18~322 √(
tac_clk~CLKOUT~22~1  (
tac_clk~CLKOUT~23~1  (
twd_clk~CLKOUT~24~1  (
twd_clk~CLKOUT~25~1  (
$clk_pixel_10x~CLKOUT~27~322 √(
tac_clk~CLKOUT~30~1  (
tac_clk~CLKOUT~31~1  (
 clk_pixel~CLKOUT~31~322 √(
tdqss_clk~CLKOUT~32~1   (
tdqss_clk~CLKOUT~33~1!  (
"clk_lvds_7x~CLKOUT~35~322# √(
tac_clk~CLKOUT~38~1&  (
tac_clk~CLKOUT~39~1'  (
"clk_lvds_1x~CLKOUT~39~322' √(
twd_clk~CLKOUT~40~1(  (
twd_clk~CLKOUT~41~1)  (
tdqss_clk~CLKOUT~50~12  (
$clk_pixel_10x~CLKOUT~51~3223 √(
 clk_pixel~CLKOUT~55~3227 √(
$clk_pixel_10x~CLKOUT~59~322; √(
 clk_pixel~CLKOUT~63~322? √(
"clk_lvds_7x~CLKOUT~67~322C √(
"clk_lvds_1x~CLKOUT~71~322G √(
tdqss_clk~CLKOUT~73~1I  (
tdqss_clk~CLKOUT~74~1J  (
tac_clk~CLKOUT~82~1R  (
twd_clk~CLKOUT~83~1S  (
twd_clk~CLKOUT~84~1T  (
tac_clk~CLKOUT~92~1\  (
twd_clk~CLKOUT~94~1^  (
tdqss_clk~CLKOUT~95~1_  (
tdqss_clk~CLKOUT~123~1{  (
twd_clk~CLKOUT~131~1É  (
tdqss_clk~CLKOUT~132~1Ñ  (
tdqss_clk~CLKOUT~142~1é  (
tdqss_clk~CLKOUT~143~1è  (
tac_clk~CLKOUT~148~1î  (
tac_clk~CLKOUT~149~1ï  (
twd_clk~CLKOUT~150~1ñ  (
twd_clk~CLKOUT~151~1ó  (
$clk_lvds_7x~CLKOUT~151~322ó √(
$clk_lvds_1x~CLKOUT~155~322õ √(
tac_clk~CLKOUT~156~1ú  (
tac_clk~CLKOUT~157~1ù  (
twd_clk~CLKOUT~158~1û  (
twd_clk~CLKOUT~159~1ü  (
$clk_lvds_7x~CLKOUT~159~322ü √(
$clk_lvds_1x~CLKOUT~163~322£ √(
tac_clk~CLKOUT~164~1§  (
tac_clk~CLKOUT~165~1•  (
twd_clk~CLKOUT~166~1¶  (
twd_clk~CLKOUT~167~1ß  (
$clk_lvds_7x~CLKOUT~167~322ß √(
$clk_lvds_1x~CLKOUT~171~322´ √(
tac_clk~CLKOUT~172~1¨  (
tac_clk~CLKOUT~173~1≠  (
tdqss_clk~CLKOUT~174~1Æ  (
tdqss_clk~CLKOUT~175~1Ø  (
tac_clk~CLKOUT~188~1º  (
tac_clk~CLKOUT~189~1Ω  (
twd_clk~CLKOUT~190~1æ  (
twd_clk~CLKOUT~191~1ø  (
&clk_pixel_10x~CLKOUT~191~322ø √(
"clk_pixel~CLKOUT~195~322√ √(
"cmos_pclk~CLKOUT~197~322≈ √(
 clk_sys~CLKOUT~200~322» √(
clk_sys~CLKOUT~202~1   (
core_clk~CLKOUT~203~1À  (
 clk_27m~CLKOUT~209~322— √(
"cmos_pclk~CLKOUT~212~322‘ √(
"cmos_pclk~CLKOUT~214~322÷ √(
"cmos_pclk~CLKOUT~216~322ÿ √(
 tdqss_clk~CLKOUT~218~25€ (
 tdqss_clk~CLKOUT~218~26€ (
 tdqss_clk~CLKOUT~218~35€ #(
 tdqss_clk~CLKOUT~218~36€ $(
 tdqss_clk~CLKOUT~218~48€ 0(
 tdqss_clk~CLKOUT~218~49€ 1(
 tdqss_clk~CLKOUT~218~59€ ;(
 tdqss_clk~CLKOUT~218~60€ <(
 tdqss_clk~CLKOUT~218~70€ F(
 tdqss_clk~CLKOUT~218~71€ G(
 tdqss_clk~CLKOUT~218~94€ ^(
 tdqss_clk~CLKOUT~218~95€ _(
!tdqss_clk~CLKOUT~218~109€ m(
!tdqss_clk~CLKOUT~218~110€ n(
!tdqss_clk~CLKOUT~218~126€ ~(
!tdqss_clk~CLKOUT~218~127€ (
"tdqss_clk~CLKOUT~218~138€ ä(
"tdqss_clk~CLKOUT~218~139€ ã(
"tdqss_clk~CLKOUT~218~149€ ï(
"tdqss_clk~CLKOUT~218~150€ ñ(
%dsi_serclk_i~CLKOUT~218~171€ ´(
&dsi_byteclk_i~CLKOUT~218~175€ Ø(
%dsi_serclk_i~CLKOUT~218~183€ ∑(
&dsi_byteclk_i~CLKOUT~218~187€ ª(
%dsi_txcclk_i~CLKOUT~218~196€ ƒ(
&dsi_byteclk_i~CLKOUT~218~200€ »(
%dsi_serclk_i~CLKOUT~218~211€ ”(
&dsi_byteclk_i~CLKOUT~218~215€ ◊(
%dsi_serclk_i~CLKOUT~218~226€ ‚(
&dsi_byteclk_i~CLKOUT~218~230€ Ê(