{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port qsfp0_gt -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD -left
preplace port qsfp1_gt -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD -left
preplace port qsfp1_clk -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace portBus led_green_l -pg 1 -lvl 5 -x 1280 -y 510 -defaultsOSRD
preplace portBus led_orange_l -pg 1 -lvl 5 -x 1280 -y 530 -defaultsOSRD
preplace portBus qsfp_rst_l -pg 1 -lvl 5 -x 1280 -y 630 -defaultsOSRD
preplace portBus qsfp_lp -pg 1 -lvl 5 -x 1280 -y 650 -defaultsOSRD
preplace inst pcie -pg 1 -lvl 1 -x 160 -y 220 -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 20R -pinDir pcie_mgt left -pinY pcie_mgt 0L -pinDir pcie_refclk left -pinY pcie_refclk 20L -pinDir S_AXI_B left -pinY S_AXI_B 40L -pinDir led_pcie_link_up right -pinY led_pcie_link_up 40R -pinDir axi_aclk right -pinY axi_aclk 60R -pinBusDir axi_aresetn right -pinBusY axi_aresetn 80R
preplace inst ethernet -pg 1 -lvl 3 -x 770 -y 300 -swap {22 1 2 3 4 14 6 7 19 9 10 11 12 13 5 15 16 17 18 8 20 21 28 23 24 25 26 27 0 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 61 60 63 59 62 58 64} -defaultsOSRD -pinDir qsfp1_gt left -pinY qsfp1_gt 200L -pinDir qsfp1_clk left -pinY qsfp1_clk 160L -pinDir axis_tx1 left -pinY axis_tx1 180L -pinDir qsfp0_gt left -pinY qsfp0_gt 120L -pinDir qsfp0_clk left -pinY qsfp0_clk 140L -pinDir axis_tx0 left -pinY axis_tx0 220L -pinDir S_AXI_ETH_STATUS left -pinY S_AXI_ETH_STATUS 0L -pinDir ETH0_RX right -pinY ETH0_RX 0R -pinDir ETH1_RX right -pinY ETH1_RX 20R -pinDir eth1_tx_clk right -pinY eth1_tx_clk 210R -pinDir qsfp1_up right -pinY qsfp1_up 190R -pinDir eth0_tx_clk right -pinY eth0_tx_clk 230R -pinDir qsfp0_up right -pinY qsfp0_up 170R -pinDir sys_clk left -pinY sys_clk 240L -pinDir sys_resetn right -pinY sys_resetn 80R -pinDir init_clk left -pinY init_clk 260L
preplace inst smartconnect -pg 1 -lvl 2 -x 460 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 104 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 144 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 38 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 84 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 164 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 184 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 204 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 124 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 160L -pinDir S01_AXI left -pinY S01_AXI 200L -pinDir M00_AXI right -pinY M00_AXI 140R -pinDir M01_AXI left -pinY M01_AXI 180L -pinDir M02_AXI right -pinY M02_AXI 0R -pinDir M03_AXI right -pinY M03_AXI 160R -pinDir M04_AXI right -pinY M04_AXI 180R -pinDir M05_AXI right -pinY M05_AXI 240R -pinDir M06_AXI right -pinY M06_AXI 20R -pinDir aclk left -pinY aclk 220L -pinDir aresetn left -pinY aresetn 240L
preplace inst datapath_checker -pg 1 -lvl 4 -x 1090 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 30 19 20 21 22 23 50 25 26 27 28 29 18 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 24 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 74 73} -defaultsOSRD -pinDir S_AXI_CC left -pinY S_AXI_CC 0L -pinDir eth0_rx left -pinY eth0_rx 100L -pinDir eth1_rx left -pinY eth1_rx 120L -pinDir S_AXI_MC left -pinY S_AXI_MC 20L -pinDir S_AXI_ER left -pinY S_AXI_ER 40L -pinDir clk left -pinY clk 140L -pinDir resetn left -pinY resetn 160L -pinDir sys_resetn_out left -pinY sys_resetn_out 180L -pinDir ch0_ok right -pinY ch0_ok 180R -pinDir ch1_ok right -pinY ch1_ok 160R
preplace inst qsfp_pins -pg 1 -lvl 4 -x 1090 -y 630 -defaultsOSRD -pinBusDir qsfp_rst_l right -pinBusY qsfp_rst_l 0R -pinBusDir qsfp_lp right -pinBusY qsfp_lp 20R
preplace inst status_leds -pg 1 -lvl 4 -x 1090 -y 470 -defaultsOSRD -pinDir qsfp0_up left -pinY qsfp0_up 0L -pinDir qsfp1_up left -pinY qsfp1_up 20L -pinDir chan0_ok right -pinY chan0_ok 0R -pinDir chan1_ok right -pinY chan1_ok 20R -pinBusDir led_green_l right -pinBusY led_green_l 40R -pinBusDir led_orange_l right -pinBusY led_orange_l 60R
preplace inst axi_revision -pg 1 -lvl 3 -x 770 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXI_ACLK left -pinY AXI_ACLK 40L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 20L
preplace netloc axi_resetn_1 1 3 1 N 380
preplace netloc datapath_checker_chan0_ok 1 4 1 1240 380n
preplace netloc datapath_checker_chan1_ok 1 4 1 1260 360n
preplace netloc ethernet_qsfp0_up 1 3 1 N 470
preplace netloc ethernet_qsfp1_up 1 3 1 N 490
preplace netloc init_clk_0_1 1 0 3 NJ 400 NJ 400 600J
preplace netloc pcie_axi_aclk 1 1 3 320 380 620 160 940J
preplace netloc qsfp_pins_qsfp_lp 1 4 1 NJ 650
preplace netloc qsfp_pins_qsfp_rst_l 1 4 1 NJ 630
preplace netloc source_200Mhz_resetn 1 1 3 300 360 600 180 920J
preplace netloc status_leds_led_green_l 1 4 1 NJ 510
preplace netloc status_leds_led_orange_l 1 4 1 NJ 530
preplace netloc S_AXI_ER_1 1 2 2 NJ 240 NJ
preplace netloc S_AXI_MC_1 1 2 2 NJ 220 NJ
preplace netloc cmac_usplus_0_gt_serial_port 1 0 3 N 420 N 420 N
preplace netloc eth_1_qsfp_gt 1 0 3 N 500 N 500 N
preplace netloc ethernet_ETH0_RX 1 3 1 N 300
preplace netloc ethernet_ETH1_RX 1 3 1 N 320
preplace netloc gt_ref_clk_0_1 1 0 3 N 440 N 440 N
preplace netloc pcie_refclk_1 1 0 1 NJ 240
preplace netloc qsfp_clk_0_1 1 0 3 N 460 N 460 N
preplace netloc smartconnect_0_M01_AXI 1 1 1 N 240
preplace netloc smartconnect_M00_AXI 1 2 2 NJ 200 NJ
preplace netloc smartconnect_M02_AXI 1 2 1 N 60
preplace netloc smartconnect_M05_AXI 1 2 1 N 300
preplace netloc xdma_0_M_AXI_B 1 1 1 N 220
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 220
levelinfo -pg 1 0 160 460 770 1090 1280
pagesize -pg 1 -db -bbox -sgen -130 0 1460 710
",
   "No Loops_ScaleFactor":"0.85443",
   "No Loops_TopLeft":"-126,-56",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port clk_200mhz -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace portBus clk -pg 1 -lvl 3 -x 670 -y 60 -defaultsOSRD
preplace portBus resetn -pg 1 -lvl 3 -x 670 -y 220 -defaultsOSRD
preplace inst proc_sys_reset -pg 1 -lvl 2 -x 470 -y 180 -defaultsOSRD
preplace inst clock_buffer_100MHz -pg 1 -lvl 1 -x 150 -y 60 -defaultsOSRD
preplace inst one -pg 1 -lvl 1 -x 150 -y 160 -defaultsOSRD
preplace netloc clock_buffer_100MHz_IBUF_OUT 1 1 2 280 60 NJ
preplace netloc one_dout 1 1 1 NJ 160
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 1 NJ 220
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 60
levelinfo -pg 1 0 150 470 670
pagesize -pg 1 -db -bbox -sgen -140 0 800 280
"
}
{
   "da_axi4_cnt":"7"
}
