
Headstage V2 STM32F411CEU7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b64  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08004d04  08004d04  00005d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f04  08004f04  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004f04  08004f04  00005f04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004f0c  08004f0c  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f0c  08004f0c  00005f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004f10  08004f10  00005f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004f14  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000085b0  20000068  08004f7c  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008618  08004f7c  00006618  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007feb  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bed  00000000  00000000  0000e083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f0  00000000  00000000  0000fc70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005df  00000000  00000000  00010460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016763  00000000  00000000  00010a3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a120  00000000  00000000  000271a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087d56  00000000  00000000  000312c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b9018  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000265c  00000000  00000000  000b905c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000086  00000000  00000000  000bb6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004cec 	.word	0x08004cec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004cec 	.word	0x08004cec

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <SPI_SEND_RECV>:
 *      Author: SimonTam
 */

#include "Intan_utils.h"

void SPI_SEND_RECV(SPI_HandleTypeDef *hspi, uint16_t *tx_ptr, uint16_t *rx_ptr, uint8_t size) {
 80005ac:	b480      	push	{r7}
 80005ae:	b087      	sub	sp, #28
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
 80005b8:	70fb      	strb	r3, [r7, #3]
	uint16_t Size = size;
 80005ba:	78fb      	ldrb	r3, [r7, #3]
 80005bc:	827b      	strh	r3, [r7, #18]

	/* Variable used to alternate Rx and Tx during transfer */
	uint32_t txallowed = 1U;
 80005be:	2301      	movs	r3, #1
 80005c0:	617b      	str	r3, [r7, #20]

	/* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
	if (hspi->State != HAL_SPI_STATE_BUSY_RX) {
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	2b04      	cmp	r3, #4
 80005cc:	d003      	beq.n	80005d6 <SPI_SEND_RECV+0x2a>
		hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	2205      	movs	r2, #5
 80005d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	}

	/* Set the transaction information */
	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	2200      	movs	r2, #0
 80005da:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi->pRxBuffPtr = (uint8_t *)rx_ptr;
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	687a      	ldr	r2, [r7, #4]
 80005e0:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi->RxXferCount = Size;
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	8a7a      	ldrh	r2, [r7, #18]
 80005e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
	hspi->RxXferSize = Size;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	8a7a      	ldrh	r2, [r7, #18]
 80005ec:	879a      	strh	r2, [r3, #60]	@ 0x3c
	hspi->pTxBuffPtr = (uint8_t *)tx_ptr;
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	68ba      	ldr	r2, [r7, #8]
 80005f2:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi->TxXferCount = Size;
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	8a7a      	ldrh	r2, [r7, #18]
 80005f8:	86da      	strh	r2, [r3, #54]	@ 0x36
	hspi->TxXferSize = Size;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	8a7a      	ldrh	r2, [r7, #18]
 80005fe:	869a      	strh	r2, [r3, #52]	@ 0x34

	/* Init field not used in handle to zero */
	hspi->RxISR = NULL;
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	2200      	movs	r2, #0
 8000604:	641a      	str	r2, [r3, #64]	@ 0x40
	hspi->TxISR = NULL;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	2200      	movs	r2, #0
 800060a:	645a      	str	r2, [r3, #68]	@ 0x44

	/* Check if the SPI is already enabled */
	if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000616:	2b40      	cmp	r3, #64	@ 0x40
 8000618:	d007      	beq.n	800062a <SPI_SEND_RECV+0x7e>
		/* Enable SPI peripheral */
		__HAL_SPI_ENABLE(hspi);
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	681a      	ldr	r2, [r3, #0]
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000628:	601a      	str	r2, [r3, #0]
	}

	// RESET CS_PIN
	if (hspi->Instance == SPI3) {
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	4a3c      	ldr	r2, [pc, #240]	@ (8000720 <SPI_SEND_RECV+0x174>)
 8000630:	4293      	cmp	r3, r2
 8000632:	d104      	bne.n	800063e <SPI_SEND_RECV+0x92>
		RHS_SPI_CS_Port->BSRR = (uint32_t)RHS_SPI_CS_Pin << 16U;
 8000634:	4b3b      	ldr	r3, [pc, #236]	@ (8000724 <SPI_SEND_RECV+0x178>)
 8000636:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800063a:	619a      	str	r2, [r3, #24]
 800063c:	e04d      	b.n	80006da <SPI_SEND_RECV+0x12e>
	} else if (hspi->Instance == SPI4) {
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a39      	ldr	r2, [pc, #228]	@ (8000728 <SPI_SEND_RECV+0x17c>)
 8000644:	4293      	cmp	r3, r2
 8000646:	d148      	bne.n	80006da <SPI_SEND_RECV+0x12e>
		RHD_SPI_CS_Port->BSRR = (uint32_t)RHD_SPI_CS_Pin << 16U;
 8000648:	4b38      	ldr	r3, [pc, #224]	@ (800072c <SPI_SEND_RECV+0x180>)
 800064a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800064e:	619a      	str	r2, [r3, #24]
	}

	while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U)) {
 8000650:	e043      	b.n	80006da <SPI_SEND_RECV+0x12e>
		/* Check TXE flag */
		if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U)) {
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	689b      	ldr	r3, [r3, #8]
 8000658:	f003 0302 	and.w	r3, r3, #2
 800065c:	2b02      	cmp	r3, #2
 800065e:	d11b      	bne.n	8000698 <SPI_SEND_RECV+0xec>
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000664:	b29b      	uxth	r3, r3
 8000666:	2b00      	cmp	r3, #0
 8000668:	d016      	beq.n	8000698 <SPI_SEND_RECV+0xec>
 800066a:	697b      	ldr	r3, [r7, #20]
 800066c:	2b01      	cmp	r3, #1
 800066e:	d113      	bne.n	8000698 <SPI_SEND_RECV+0xec>
			hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000674:	881a      	ldrh	r2, [r3, #0]
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	60da      	str	r2, [r3, #12]
			hspi->pTxBuffPtr += sizeof(uint16_t);
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000680:	1c9a      	adds	r2, r3, #2
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	631a      	str	r2, [r3, #48]	@ 0x30
			hspi->TxXferCount--;
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800068a:	b29b      	uxth	r3, r3
 800068c:	3b01      	subs	r3, #1
 800068e:	b29a      	uxth	r2, r3
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	86da      	strh	r2, [r3, #54]	@ 0x36
			/* Next Data is a reception (Rx). Tx not allowed */
			txallowed = 0U;
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]
		}

		/* Check RXNE flag */
		if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U)) {
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	689b      	ldr	r3, [r3, #8]
 800069e:	f003 0301 	and.w	r3, r3, #1
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	d119      	bne.n	80006da <SPI_SEND_RECV+0x12e>
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80006aa:	b29b      	uxth	r3, r3
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d014      	beq.n	80006da <SPI_SEND_RECV+0x12e>
			*((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	68da      	ldr	r2, [r3, #12]
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80006ba:	b292      	uxth	r2, r2
 80006bc:	801a      	strh	r2, [r3, #0]
			hspi->pRxBuffPtr += sizeof(uint16_t);
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80006c2:	1c9a      	adds	r2, r3, #2
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	639a      	str	r2, [r3, #56]	@ 0x38
			hspi->RxXferCount--;
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80006cc:	b29b      	uxth	r3, r3
 80006ce:	3b01      	subs	r3, #1
 80006d0:	b29a      	uxth	r2, r3
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
			/* Next Data is a Transmission (Tx). Tx is allowed */
			txallowed = 1U;
 80006d6:	2301      	movs	r3, #1
 80006d8:	617b      	str	r3, [r7, #20]
	while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U)) {
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80006de:	b29b      	uxth	r3, r3
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d1b6      	bne.n	8000652 <SPI_SEND_RECV+0xa6>
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80006e8:	b29b      	uxth	r3, r3
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d1b1      	bne.n	8000652 <SPI_SEND_RECV+0xa6>
		}
	}

	// SET CS_PIN
	if (hspi->Instance == SPI3){
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a0b      	ldr	r2, [pc, #44]	@ (8000720 <SPI_SEND_RECV+0x174>)
 80006f4:	4293      	cmp	r3, r2
 80006f6:	d103      	bne.n	8000700 <SPI_SEND_RECV+0x154>
		RHS_SPI_CS_Port->BSRR = RHS_SPI_CS_Pin;
 80006f8:	4b0a      	ldr	r3, [pc, #40]	@ (8000724 <SPI_SEND_RECV+0x178>)
 80006fa:	2204      	movs	r2, #4
 80006fc:	619a      	str	r2, [r3, #24]
	} else if (hspi->Instance == SPI4) {
		RHD_SPI_CS_Port->BSRR = RHD_SPI_CS_Pin;
	}
}
 80006fe:	e008      	b.n	8000712 <SPI_SEND_RECV+0x166>
	} else if (hspi->Instance == SPI4) {
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a08      	ldr	r2, [pc, #32]	@ (8000728 <SPI_SEND_RECV+0x17c>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d103      	bne.n	8000712 <SPI_SEND_RECV+0x166>
		RHD_SPI_CS_Port->BSRR = RHD_SPI_CS_Pin;
 800070a:	4b08      	ldr	r3, [pc, #32]	@ (800072c <SPI_SEND_RECV+0x180>)
 800070c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000710:	619a      	str	r2, [r3, #24]
}
 8000712:	bf00      	nop
 8000714:	371c      	adds	r7, #28
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	40003c00 	.word	0x40003c00
 8000724:	40020c00 	.word	0x40020c00
 8000728:	40013400 	.word	0x40013400
 800072c:	40020400 	.word	0x40020400

08000730 <INIT_RHD>:
 *      Author: david
 */

#include "Intan_utils.h"

int INIT_RHD(SPI_HandleTypeDef *hspi){
 8000730:	b580      	push	{r7, lr}
 8000732:	b08e      	sub	sp, #56	@ 0x38
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
	uint16_t tx_vector;
	uint16_t rx_vector[1];
	uint8_t data_size = 1; //Number of Bytes to send
 8000738:	2301      	movs	r3, #1
 800073a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t reg_address;
	uint8_t reg_value;
	uint16_t formated_value;
	uint8_t bit_shifting = 1;
 800073e:	2301      	movs	r3, #1
 8000740:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	const char *rhd_versions[] = {"RHD2132", "RHD2216", "RHD2164"};
 8000744:	4a49      	ldr	r2, [pc, #292]	@ (800086c <INIT_RHD+0x13c>)
 8000746:	f107 030c 	add.w	r3, r7, #12
 800074a:	ca07      	ldmia	r2, {r0, r1, r2}
 800074c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	const char *rhd_detected = rhd_versions[2];
 8000750:	697b      	ldr	r3, [r7, #20]
 8000752:	633b      	str	r3, [r7, #48]	@ 0x30
	int intan_connected = 1;
 8000754:	2301      	movs	r3, #1
 8000756:	623b      	str	r3, [r7, #32]
	//SET CS_PIN
	RHD_SPI_CS_Port->BSRR = RHD_SPI_CS_Pin;
 8000758:	4b45      	ldr	r3, [pc, #276]	@ (8000870 <INIT_RHD+0x140>)
 800075a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800075e:	619a      	str	r2, [r3, #24]

	for (int i = 0; i<9 ; i++){
 8000760:	2300      	movs	r3, #0
 8000762:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000764:	e00e      	b.n	8000784 <INIT_RHD+0x54>
		// Register 63 for DUMMY READ on BOOT
		tx_vector = 0b1111111100000000;
 8000766:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800076a:	837b      	strh	r3, [r7, #26]
		SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 800076c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000770:	f107 0218 	add.w	r2, r7, #24
 8000774:	f107 011a 	add.w	r1, r7, #26
 8000778:	6878      	ldr	r0, [r7, #4]
 800077a:	f7ff ff17 	bl	80005ac <SPI_SEND_RECV>
	for (int i = 0; i<9 ; i++){
 800077e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000780:	3301      	adds	r3, #1
 8000782:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000786:	2b08      	cmp	r3, #8
 8000788:	dded      	ble.n	8000766 <INIT_RHD+0x36>

	}

	//Read Register 63
	reg_address = 0b11111111;
 800078a:	23ff      	movs	r3, #255	@ 0xff
 800078c:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 800078e:	2300      	movs	r3, #0
 8000790:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000792:	7ffb      	ldrb	r3, [r7, #31]
 8000794:	b21b      	sxth	r3, r3
 8000796:	021b      	lsls	r3, r3, #8
 8000798:	b21a      	sxth	r2, r3
 800079a:	7fbb      	ldrb	r3, [r7, #30]
 800079c:	b21b      	sxth	r3, r3
 800079e:	4313      	orrs	r3, r2
 80007a0:	b21b      	sxth	r3, r3
 80007a2:	b29b      	uxth	r3, r3
 80007a4:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 80007a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80007aa:	f107 0218 	add.w	r2, r7, #24
 80007ae:	f107 011a 	add.w	r1, r7, #26
 80007b2:	6878      	ldr	r0, [r7, #4]
 80007b4:	f7ff fefa 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 80007b8:	8b3b      	ldrh	r3, [r7, #24]
 80007ba:	461a      	mov	r2, r3
 80007bc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80007c0:	fa02 f303 	lsl.w	r3, r2, r3
 80007c4:	83bb      	strh	r3, [r7, #28]


	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 80007c6:	23ff      	movs	r3, #255	@ 0xff
 80007c8:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 80007ca:	2300      	movs	r3, #0
 80007cc:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 80007ce:	7ffb      	ldrb	r3, [r7, #31]
 80007d0:	b21b      	sxth	r3, r3
 80007d2:	021b      	lsls	r3, r3, #8
 80007d4:	b21a      	sxth	r2, r3
 80007d6:	7fbb      	ldrb	r3, [r7, #30]
 80007d8:	b21b      	sxth	r3, r3
 80007da:	4313      	orrs	r3, r2
 80007dc:	b21b      	sxth	r3, r3
 80007de:	b29b      	uxth	r3, r3
 80007e0:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 80007e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80007e6:	f107 0218 	add.w	r2, r7, #24
 80007ea:	f107 011a 	add.w	r1, r7, #26
 80007ee:	6878      	ldr	r0, [r7, #4]
 80007f0:	f7ff fedc 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 80007f4:	8b3b      	ldrh	r3, [r7, #24]
 80007f6:	461a      	mov	r2, r3
 80007f8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80007fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000800:	83bb      	strh	r3, [r7, #28]


	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 8000802:	23ff      	movs	r3, #255	@ 0xff
 8000804:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000806:	2300      	movs	r3, #0
 8000808:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 800080a:	7ffb      	ldrb	r3, [r7, #31]
 800080c:	b21b      	sxth	r3, r3
 800080e:	021b      	lsls	r3, r3, #8
 8000810:	b21a      	sxth	r2, r3
 8000812:	7fbb      	ldrb	r3, [r7, #30]
 8000814:	b21b      	sxth	r3, r3
 8000816:	4313      	orrs	r3, r2
 8000818:	b21b      	sxth	r3, r3
 800081a:	b29b      	uxth	r3, r3
 800081c:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 800081e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000822:	f107 0218 	add.w	r2, r7, #24
 8000826:	f107 011a 	add.w	r1, r7, #26
 800082a:	6878      	ldr	r0, [r7, #4]
 800082c:	f7ff febe 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000830:	8b3b      	ldrh	r3, [r7, #24]
 8000832:	461a      	mov	r2, r3
 8000834:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000838:	fa02 f303 	lsl.w	r3, r2, r3
 800083c:	83bb      	strh	r3, [r7, #28]

	if (formated_value == 0x01){
 800083e:	8bbb      	ldrh	r3, [r7, #28]
 8000840:	2b01      	cmp	r3, #1
 8000842:	d102      	bne.n	800084a <INIT_RHD+0x11a>
		rhd_detected = rhd_versions[0];
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	633b      	str	r3, [r7, #48]	@ 0x30
 8000848:	e014      	b.n	8000874 <INIT_RHD+0x144>
	}
	else if (formated_value == 0x02){
 800084a:	8bbb      	ldrh	r3, [r7, #28]
 800084c:	2b02      	cmp	r3, #2
 800084e:	d102      	bne.n	8000856 <INIT_RHD+0x126>
		rhd_detected = rhd_versions[1];
 8000850:	693b      	ldr	r3, [r7, #16]
 8000852:	633b      	str	r3, [r7, #48]	@ 0x30
 8000854:	e00e      	b.n	8000874 <INIT_RHD+0x144>
	}
	else if (formated_value == 0x04){
 8000856:	8bbb      	ldrh	r3, [r7, #28]
 8000858:	2b04      	cmp	r3, #4
 800085a:	d102      	bne.n	8000862 <INIT_RHD+0x132>
		rhd_detected = rhd_versions[2];
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	633b      	str	r3, [r7, #48]	@ 0x30
 8000860:	e008      	b.n	8000874 <INIT_RHD+0x144>
	}
	else
	{
		intan_connected = 0;
 8000862:	2300      	movs	r3, #0
 8000864:	623b      	str	r3, [r7, #32]
		return intan_connected;
 8000866:	6a3b      	ldr	r3, [r7, #32]
 8000868:	f000 bc2b 	b.w	80010c2 <INIT_RHD+0x992>
 800086c:	08004eac 	.word	0x08004eac
 8000870:	40020400 	.word	0x40020400
	}


	// Register 0 - ADC config.
	reg_address = 0b10000000;
 8000874:	2380      	movs	r3, #128	@ 0x80
 8000876:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11011110;
 8000878:	23de      	movs	r3, #222	@ 0xde
 800087a:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 800087c:	7ffb      	ldrb	r3, [r7, #31]
 800087e:	b21b      	sxth	r3, r3
 8000880:	021b      	lsls	r3, r3, #8
 8000882:	b21a      	sxth	r2, r3
 8000884:	7fbb      	ldrb	r3, [r7, #30]
 8000886:	b21b      	sxth	r3, r3
 8000888:	4313      	orrs	r3, r2
 800088a:	b21b      	sxth	r3, r3
 800088c:	b29b      	uxth	r3, r3
 800088e:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000890:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000894:	f107 0218 	add.w	r2, r7, #24
 8000898:	f107 011a 	add.w	r1, r7, #26
 800089c:	6878      	ldr	r0, [r7, #4]
 800089e:	f7ff fe85 	bl	80005ac <SPI_SEND_RECV>

	// Register 1 - Supply sensor & ADC buffer bias current
	reg_address = 0b10000001;
 80008a2:	2381      	movs	r3, #129	@ 0x81
 80008a4:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00100000; //(ADC BUFFER BIAS AT 32)
 80008a6:	2320      	movs	r3, #32
 80008a8:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 80008aa:	7ffb      	ldrb	r3, [r7, #31]
 80008ac:	b21b      	sxth	r3, r3
 80008ae:	021b      	lsls	r3, r3, #8
 80008b0:	b21a      	sxth	r2, r3
 80008b2:	7fbb      	ldrb	r3, [r7, #30]
 80008b4:	b21b      	sxth	r3, r3
 80008b6:	4313      	orrs	r3, r2
 80008b8:	b21b      	sxth	r3, r3
 80008ba:	b29b      	uxth	r3, r3
 80008bc:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 80008be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80008c2:	f107 0218 	add.w	r2, r7, #24
 80008c6:	f107 011a 	add.w	r1, r7, #26
 80008ca:	6878      	ldr	r0, [r7, #4]
 80008cc:	f7ff fe6e 	bl	80005ac <SPI_SEND_RECV>

	// Register 2 - MUX bias current
	reg_address = 0b10000010;
 80008d0:	2382      	movs	r3, #130	@ 0x82
 80008d2:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00101000; //(MUX BIAS AT 40)
 80008d4:	2328      	movs	r3, #40	@ 0x28
 80008d6:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 80008d8:	7ffb      	ldrb	r3, [r7, #31]
 80008da:	b21b      	sxth	r3, r3
 80008dc:	021b      	lsls	r3, r3, #8
 80008de:	b21a      	sxth	r2, r3
 80008e0:	7fbb      	ldrb	r3, [r7, #30]
 80008e2:	b21b      	sxth	r3, r3
 80008e4:	4313      	orrs	r3, r2
 80008e6:	b21b      	sxth	r3, r3
 80008e8:	b29b      	uxth	r3, r3
 80008ea:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 80008ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80008f0:	f107 0218 	add.w	r2, r7, #24
 80008f4:	f107 011a 	add.w	r1, r7, #26
 80008f8:	6878      	ldr	r0, [r7, #4]
 80008fa:	f7ff fe57 	bl	80005ac <SPI_SEND_RECV>

	// Register 3 - MUX Load, Temp sensor, Aux digital output
	reg_address = 0b10000011;
 80008fe:	2383      	movs	r3, #131	@ 0x83
 8000900:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000010;
 8000902:	2302      	movs	r3, #2
 8000904:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000906:	7ffb      	ldrb	r3, [r7, #31]
 8000908:	b21b      	sxth	r3, r3
 800090a:	021b      	lsls	r3, r3, #8
 800090c:	b21a      	sxth	r2, r3
 800090e:	7fbb      	ldrb	r3, [r7, #30]
 8000910:	b21b      	sxth	r3, r3
 8000912:	4313      	orrs	r3, r2
 8000914:	b21b      	sxth	r3, r3
 8000916:	b29b      	uxth	r3, r3
 8000918:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 800091a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800091e:	f107 0218 	add.w	r2, r7, #24
 8000922:	f107 011a 	add.w	r1, r7, #26
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff fe40 	bl	80005ac <SPI_SEND_RECV>

	// Register 4 - ADC output format & DSP offset removal
	reg_address = 0b10000100;
 800092c:	2384      	movs	r3, #132	@ 0x84
 800092e:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11010110;
 8000930:	23d6      	movs	r3, #214	@ 0xd6
 8000932:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000934:	7ffb      	ldrb	r3, [r7, #31]
 8000936:	b21b      	sxth	r3, r3
 8000938:	021b      	lsls	r3, r3, #8
 800093a:	b21a      	sxth	r2, r3
 800093c:	7fbb      	ldrb	r3, [r7, #30]
 800093e:	b21b      	sxth	r3, r3
 8000940:	4313      	orrs	r3, r2
 8000942:	b21b      	sxth	r3, r3
 8000944:	b29b      	uxth	r3, r3
 8000946:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000948:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800094c:	f107 0218 	add.w	r2, r7, #24
 8000950:	f107 011a 	add.w	r1, r7, #26
 8000954:	6878      	ldr	r0, [r7, #4]
 8000956:	f7ff fe29 	bl	80005ac <SPI_SEND_RECV>

	// Register 5 - Impedance check control
	reg_address = 0b10000101;
 800095a:	2385      	movs	r3, #133	@ 0x85
 800095c:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 800095e:	2300      	movs	r3, #0
 8000960:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000962:	7ffb      	ldrb	r3, [r7, #31]
 8000964:	b21b      	sxth	r3, r3
 8000966:	021b      	lsls	r3, r3, #8
 8000968:	b21a      	sxth	r2, r3
 800096a:	7fbb      	ldrb	r3, [r7, #30]
 800096c:	b21b      	sxth	r3, r3
 800096e:	4313      	orrs	r3, r2
 8000970:	b21b      	sxth	r3, r3
 8000972:	b29b      	uxth	r3, r3
 8000974:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000976:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800097a:	f107 0218 	add.w	r2, r7, #24
 800097e:	f107 011a 	add.w	r1, r7, #26
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f7ff fe12 	bl	80005ac <SPI_SEND_RECV>

	// Register 6 - Impedance check DAC [unchanged]
	reg_address = 0b10000110;
 8000988:	2386      	movs	r3, #134	@ 0x86
 800098a:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 800098c:	2300      	movs	r3, #0
 800098e:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000990:	7ffb      	ldrb	r3, [r7, #31]
 8000992:	b21b      	sxth	r3, r3
 8000994:	021b      	lsls	r3, r3, #8
 8000996:	b21a      	sxth	r2, r3
 8000998:	7fbb      	ldrb	r3, [r7, #30]
 800099a:	b21b      	sxth	r3, r3
 800099c:	4313      	orrs	r3, r2
 800099e:	b21b      	sxth	r3, r3
 80009a0:	b29b      	uxth	r3, r3
 80009a2:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 80009a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80009a8:	f107 0218 	add.w	r2, r7, #24
 80009ac:	f107 011a 	add.w	r1, r7, #26
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f7ff fdfb 	bl	80005ac <SPI_SEND_RECV>

	// Register 7 - Impedance check amplifier select [unchanged]
	reg_address = 0b10000111;
 80009b6:	2387      	movs	r3, #135	@ 0x87
 80009b8:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 80009ba:	2300      	movs	r3, #0
 80009bc:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 80009be:	7ffb      	ldrb	r3, [r7, #31]
 80009c0:	b21b      	sxth	r3, r3
 80009c2:	021b      	lsls	r3, r3, #8
 80009c4:	b21a      	sxth	r2, r3
 80009c6:	7fbb      	ldrb	r3, [r7, #30]
 80009c8:	b21b      	sxth	r3, r3
 80009ca:	4313      	orrs	r3, r2
 80009cc:	b21b      	sxth	r3, r3
 80009ce:	b29b      	uxth	r3, r3
 80009d0:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 80009d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80009d6:	f107 0218 	add.w	r2, r7, #24
 80009da:	f107 011a 	add.w	r1, r7, #26
 80009de:	6878      	ldr	r0, [r7, #4]
 80009e0:	f7ff fde4 	bl	80005ac <SPI_SEND_RECV>

	// Register 8-13 - On-chip amplifier bandwidth select
	// 	Reg. 8 -> 30
	reg_address = 0b10001000;
 80009e4:	2388      	movs	r3, #136	@ 0x88
 80009e6:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00011110;
 80009e8:	231e      	movs	r3, #30
 80009ea:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 80009ec:	7ffb      	ldrb	r3, [r7, #31]
 80009ee:	b21b      	sxth	r3, r3
 80009f0:	021b      	lsls	r3, r3, #8
 80009f2:	b21a      	sxth	r2, r3
 80009f4:	7fbb      	ldrb	r3, [r7, #30]
 80009f6:	b21b      	sxth	r3, r3
 80009f8:	4313      	orrs	r3, r2
 80009fa:	b21b      	sxth	r3, r3
 80009fc:	b29b      	uxth	r3, r3
 80009fe:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000a00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a04:	f107 0218 	add.w	r2, r7, #24
 8000a08:	f107 011a 	add.w	r1, r7, #26
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f7ff fdcd 	bl	80005ac <SPI_SEND_RECV>

	// 	Reg. 9 -> 5
	reg_address = 0b10001001;
 8000a12:	2389      	movs	r3, #137	@ 0x89
 8000a14:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000101;
 8000a16:	2305      	movs	r3, #5
 8000a18:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000a1a:	7ffb      	ldrb	r3, [r7, #31]
 8000a1c:	b21b      	sxth	r3, r3
 8000a1e:	021b      	lsls	r3, r3, #8
 8000a20:	b21a      	sxth	r2, r3
 8000a22:	7fbb      	ldrb	r3, [r7, #30]
 8000a24:	b21b      	sxth	r3, r3
 8000a26:	4313      	orrs	r3, r2
 8000a28:	b21b      	sxth	r3, r3
 8000a2a:	b29b      	uxth	r3, r3
 8000a2c:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000a2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a32:	f107 0218 	add.w	r2, r7, #24
 8000a36:	f107 011a 	add.w	r1, r7, #26
 8000a3a:	6878      	ldr	r0, [r7, #4]
 8000a3c:	f7ff fdb6 	bl	80005ac <SPI_SEND_RECV>

	//	Reg. 10 -> 43
	reg_address = 0b10001010;
 8000a40:	238a      	movs	r3, #138	@ 0x8a
 8000a42:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00101011;
 8000a44:	232b      	movs	r3, #43	@ 0x2b
 8000a46:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000a48:	7ffb      	ldrb	r3, [r7, #31]
 8000a4a:	b21b      	sxth	r3, r3
 8000a4c:	021b      	lsls	r3, r3, #8
 8000a4e:	b21a      	sxth	r2, r3
 8000a50:	7fbb      	ldrb	r3, [r7, #30]
 8000a52:	b21b      	sxth	r3, r3
 8000a54:	4313      	orrs	r3, r2
 8000a56:	b21b      	sxth	r3, r3
 8000a58:	b29b      	uxth	r3, r3
 8000a5a:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000a5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a60:	f107 0218 	add.w	r2, r7, #24
 8000a64:	f107 011a 	add.w	r1, r7, #26
 8000a68:	6878      	ldr	r0, [r7, #4]
 8000a6a:	f7ff fd9f 	bl	80005ac <SPI_SEND_RECV>

	//	Reg. 11 -> 6
	reg_address = 0b10001011;
 8000a6e:	238b      	movs	r3, #139	@ 0x8b
 8000a70:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000110;
 8000a72:	2306      	movs	r3, #6
 8000a74:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000a76:	7ffb      	ldrb	r3, [r7, #31]
 8000a78:	b21b      	sxth	r3, r3
 8000a7a:	021b      	lsls	r3, r3, #8
 8000a7c:	b21a      	sxth	r2, r3
 8000a7e:	7fbb      	ldrb	r3, [r7, #30]
 8000a80:	b21b      	sxth	r3, r3
 8000a82:	4313      	orrs	r3, r2
 8000a84:	b21b      	sxth	r3, r3
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000a8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a8e:	f107 0218 	add.w	r2, r7, #24
 8000a92:	f107 011a 	add.w	r1, r7, #26
 8000a96:	6878      	ldr	r0, [r7, #4]
 8000a98:	f7ff fd88 	bl	80005ac <SPI_SEND_RECV>

	// 	Reg. 12 -> 54
	reg_address = 0b10001100;
 8000a9c:	238c      	movs	r3, #140	@ 0x8c
 8000a9e:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00110110;
 8000aa0:	2336      	movs	r3, #54	@ 0x36
 8000aa2:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000aa4:	7ffb      	ldrb	r3, [r7, #31]
 8000aa6:	b21b      	sxth	r3, r3
 8000aa8:	021b      	lsls	r3, r3, #8
 8000aaa:	b21a      	sxth	r2, r3
 8000aac:	7fbb      	ldrb	r3, [r7, #30]
 8000aae:	b21b      	sxth	r3, r3
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	b21b      	sxth	r3, r3
 8000ab4:	b29b      	uxth	r3, r3
 8000ab6:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000ab8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000abc:	f107 0218 	add.w	r2, r7, #24
 8000ac0:	f107 011a 	add.w	r1, r7, #26
 8000ac4:	6878      	ldr	r0, [r7, #4]
 8000ac6:	f7ff fd71 	bl	80005ac <SPI_SEND_RECV>

	// 	Reg. 13 -> 0
	reg_address = 0b10001101;
 8000aca:	238d      	movs	r3, #141	@ 0x8d
 8000acc:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000ad2:	7ffb      	ldrb	r3, [r7, #31]
 8000ad4:	b21b      	sxth	r3, r3
 8000ad6:	021b      	lsls	r3, r3, #8
 8000ad8:	b21a      	sxth	r2, r3
 8000ada:	7fbb      	ldrb	r3, [r7, #30]
 8000adc:	b21b      	sxth	r3, r3
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	b21b      	sxth	r3, r3
 8000ae2:	b29b      	uxth	r3, r3
 8000ae4:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000ae6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000aea:	f107 0218 	add.w	r2, r7, #24
 8000aee:	f107 011a 	add.w	r1, r7, #26
 8000af2:	6878      	ldr	r0, [r7, #4]
 8000af4:	f7ff fd5a 	bl	80005ac <SPI_SEND_RECV>

	// Register 14-21 - Individual amplifier power
	//	Reg. 14
	reg_address = 0b10001110;
 8000af8:	238e      	movs	r3, #142	@ 0x8e
 8000afa:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000afc:	23ff      	movs	r3, #255	@ 0xff
 8000afe:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000b00:	7ffb      	ldrb	r3, [r7, #31]
 8000b02:	b21b      	sxth	r3, r3
 8000b04:	021b      	lsls	r3, r3, #8
 8000b06:	b21a      	sxth	r2, r3
 8000b08:	7fbb      	ldrb	r3, [r7, #30]
 8000b0a:	b21b      	sxth	r3, r3
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	b21b      	sxth	r3, r3
 8000b10:	b29b      	uxth	r3, r3
 8000b12:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000b14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b18:	f107 0218 	add.w	r2, r7, #24
 8000b1c:	f107 011a 	add.w	r1, r7, #26
 8000b20:	6878      	ldr	r0, [r7, #4]
 8000b22:	f7ff fd43 	bl	80005ac <SPI_SEND_RECV>

	//	Reg. 15
	reg_address = 0b10001111;
 8000b26:	238f      	movs	r3, #143	@ 0x8f
 8000b28:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000b2a:	23ff      	movs	r3, #255	@ 0xff
 8000b2c:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000b2e:	7ffb      	ldrb	r3, [r7, #31]
 8000b30:	b21b      	sxth	r3, r3
 8000b32:	021b      	lsls	r3, r3, #8
 8000b34:	b21a      	sxth	r2, r3
 8000b36:	7fbb      	ldrb	r3, [r7, #30]
 8000b38:	b21b      	sxth	r3, r3
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	b21b      	sxth	r3, r3
 8000b3e:	b29b      	uxth	r3, r3
 8000b40:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000b42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b46:	f107 0218 	add.w	r2, r7, #24
 8000b4a:	f107 011a 	add.w	r1, r7, #26
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f7ff fd2c 	bl	80005ac <SPI_SEND_RECV>

	//	Reg. 16
	reg_address = 0b10010000;
 8000b54:	2390      	movs	r3, #144	@ 0x90
 8000b56:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000b58:	23ff      	movs	r3, #255	@ 0xff
 8000b5a:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000b5c:	7ffb      	ldrb	r3, [r7, #31]
 8000b5e:	b21b      	sxth	r3, r3
 8000b60:	021b      	lsls	r3, r3, #8
 8000b62:	b21a      	sxth	r2, r3
 8000b64:	7fbb      	ldrb	r3, [r7, #30]
 8000b66:	b21b      	sxth	r3, r3
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	b21b      	sxth	r3, r3
 8000b6c:	b29b      	uxth	r3, r3
 8000b6e:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000b70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b74:	f107 0218 	add.w	r2, r7, #24
 8000b78:	f107 011a 	add.w	r1, r7, #26
 8000b7c:	6878      	ldr	r0, [r7, #4]
 8000b7e:	f7ff fd15 	bl	80005ac <SPI_SEND_RECV>

	//	Reg. 17
	reg_address = 0b10010001;
 8000b82:	2391      	movs	r3, #145	@ 0x91
 8000b84:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000b86:	23ff      	movs	r3, #255	@ 0xff
 8000b88:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000b8a:	7ffb      	ldrb	r3, [r7, #31]
 8000b8c:	b21b      	sxth	r3, r3
 8000b8e:	021b      	lsls	r3, r3, #8
 8000b90:	b21a      	sxth	r2, r3
 8000b92:	7fbb      	ldrb	r3, [r7, #30]
 8000b94:	b21b      	sxth	r3, r3
 8000b96:	4313      	orrs	r3, r2
 8000b98:	b21b      	sxth	r3, r3
 8000b9a:	b29b      	uxth	r3, r3
 8000b9c:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000b9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ba2:	f107 0218 	add.w	r2, r7, #24
 8000ba6:	f107 011a 	add.w	r1, r7, #26
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f7ff fcfe 	bl	80005ac <SPI_SEND_RECV>

	//	Reg. 18
	reg_address = 0b10010010;
 8000bb0:	2392      	movs	r3, #146	@ 0x92
 8000bb2:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000bb4:	23ff      	movs	r3, #255	@ 0xff
 8000bb6:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000bb8:	7ffb      	ldrb	r3, [r7, #31]
 8000bba:	b21b      	sxth	r3, r3
 8000bbc:	021b      	lsls	r3, r3, #8
 8000bbe:	b21a      	sxth	r2, r3
 8000bc0:	7fbb      	ldrb	r3, [r7, #30]
 8000bc2:	b21b      	sxth	r3, r3
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	b21b      	sxth	r3, r3
 8000bc8:	b29b      	uxth	r3, r3
 8000bca:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000bcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bd0:	f107 0218 	add.w	r2, r7, #24
 8000bd4:	f107 011a 	add.w	r1, r7, #26
 8000bd8:	6878      	ldr	r0, [r7, #4]
 8000bda:	f7ff fce7 	bl	80005ac <SPI_SEND_RECV>

	//	Reg. 19
	reg_address = 0b10010011;
 8000bde:	2393      	movs	r3, #147	@ 0x93
 8000be0:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000be2:	23ff      	movs	r3, #255	@ 0xff
 8000be4:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000be6:	7ffb      	ldrb	r3, [r7, #31]
 8000be8:	b21b      	sxth	r3, r3
 8000bea:	021b      	lsls	r3, r3, #8
 8000bec:	b21a      	sxth	r2, r3
 8000bee:	7fbb      	ldrb	r3, [r7, #30]
 8000bf0:	b21b      	sxth	r3, r3
 8000bf2:	4313      	orrs	r3, r2
 8000bf4:	b21b      	sxth	r3, r3
 8000bf6:	b29b      	uxth	r3, r3
 8000bf8:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000bfa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bfe:	f107 0218 	add.w	r2, r7, #24
 8000c02:	f107 011a 	add.w	r1, r7, #26
 8000c06:	6878      	ldr	r0, [r7, #4]
 8000c08:	f7ff fcd0 	bl	80005ac <SPI_SEND_RECV>

	//	Reg. 20
	reg_address = 0b10010100;
 8000c0c:	2394      	movs	r3, #148	@ 0x94
 8000c0e:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000c10:	23ff      	movs	r3, #255	@ 0xff
 8000c12:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000c14:	7ffb      	ldrb	r3, [r7, #31]
 8000c16:	b21b      	sxth	r3, r3
 8000c18:	021b      	lsls	r3, r3, #8
 8000c1a:	b21a      	sxth	r2, r3
 8000c1c:	7fbb      	ldrb	r3, [r7, #30]
 8000c1e:	b21b      	sxth	r3, r3
 8000c20:	4313      	orrs	r3, r2
 8000c22:	b21b      	sxth	r3, r3
 8000c24:	b29b      	uxth	r3, r3
 8000c26:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000c28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c2c:	f107 0218 	add.w	r2, r7, #24
 8000c30:	f107 011a 	add.w	r1, r7, #26
 8000c34:	6878      	ldr	r0, [r7, #4]
 8000c36:	f7ff fcb9 	bl	80005ac <SPI_SEND_RECV>

	//	Reg. 21
	reg_address = 0b10010101;
 8000c3a:	2395      	movs	r3, #149	@ 0x95
 8000c3c:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000c3e:	23ff      	movs	r3, #255	@ 0xff
 8000c40:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000c42:	7ffb      	ldrb	r3, [r7, #31]
 8000c44:	b21b      	sxth	r3, r3
 8000c46:	021b      	lsls	r3, r3, #8
 8000c48:	b21a      	sxth	r2, r3
 8000c4a:	7fbb      	ldrb	r3, [r7, #30]
 8000c4c:	b21b      	sxth	r3, r3
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	b21b      	sxth	r3, r3
 8000c52:	b29b      	uxth	r3, r3
 8000c54:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000c56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c5a:	f107 0218 	add.w	r2, r7, #24
 8000c5e:	f107 011a 	add.w	r1, r7, #26
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	f7ff fca2 	bl	80005ac <SPI_SEND_RECV>

	// Calibrate ADC
	HAL_Delay(100);
 8000c68:	2064      	movs	r0, #100	@ 0x64
 8000c6a:	f001 f8f1 	bl	8001e50 <HAL_Delay>
	reg_address = 0b01010101;
 8000c6e:	2355      	movs	r3, #85	@ 0x55
 8000c70:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000c72:	2300      	movs	r3, #0
 8000c74:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000c76:	7ffb      	ldrb	r3, [r7, #31]
 8000c78:	b21b      	sxth	r3, r3
 8000c7a:	021b      	lsls	r3, r3, #8
 8000c7c:	b21a      	sxth	r2, r3
 8000c7e:	7fbb      	ldrb	r3, [r7, #30]
 8000c80:	b21b      	sxth	r3, r3
 8000c82:	4313      	orrs	r3, r2
 8000c84:	b21b      	sxth	r3, r3
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000c8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c8e:	f107 0218 	add.w	r2, r7, #24
 8000c92:	f107 011a 	add.w	r1, r7, #26
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f7ff fc88 	bl	80005ac <SPI_SEND_RECV>

	for (int i = 0; i<9 ; i++){
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ca0:	e019      	b.n	8000cd6 <INIT_RHD+0x5a6>
		// Register 63 for DUMMY READ on BOOT
		reg_address = 0b11111111;
 8000ca2:	23ff      	movs	r3, #255	@ 0xff
 8000ca4:	77fb      	strb	r3, [r7, #31]
		reg_value = 0b00000000;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	77bb      	strb	r3, [r7, #30]
		tx_vector = (reg_address << 8) | reg_value;
 8000caa:	7ffb      	ldrb	r3, [r7, #31]
 8000cac:	b21b      	sxth	r3, r3
 8000cae:	021b      	lsls	r3, r3, #8
 8000cb0:	b21a      	sxth	r2, r3
 8000cb2:	7fbb      	ldrb	r3, [r7, #30]
 8000cb4:	b21b      	sxth	r3, r3
 8000cb6:	4313      	orrs	r3, r2
 8000cb8:	b21b      	sxth	r3, r3
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	837b      	strh	r3, [r7, #26]
		SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000cbe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cc2:	f107 0218 	add.w	r2, r7, #24
 8000cc6:	f107 011a 	add.w	r1, r7, #26
 8000cca:	6878      	ldr	r0, [r7, #4]
 8000ccc:	f7ff fc6e 	bl	80005ac <SPI_SEND_RECV>
	for (int i = 0; i<9 ; i++){
 8000cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cd8:	2b08      	cmp	r3, #8
 8000cda:	dde2      	ble.n	8000ca2 <INIT_RHD+0x572>

	}

	//Read Register 59 MISO MARKER
	reg_address = 0b11111011;
 8000cdc:	23fb      	movs	r3, #251	@ 0xfb
 8000cde:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000ce4:	7ffb      	ldrb	r3, [r7, #31]
 8000ce6:	b21b      	sxth	r3, r3
 8000ce8:	021b      	lsls	r3, r3, #8
 8000cea:	b21a      	sxth	r2, r3
 8000cec:	7fbb      	ldrb	r3, [r7, #30]
 8000cee:	b21b      	sxth	r3, r3
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	b21b      	sxth	r3, r3
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000cf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cfc:	f107 0218 	add.w	r2, r7, #24
 8000d00:	f107 011a 	add.w	r1, r7, #26
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	f7ff fc51 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000d0a:	8b3b      	ldrh	r3, [r7, #24]
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000d12:	fa02 f303 	lsl.w	r3, r2, r3
 8000d16:	83bb      	strh	r3, [r7, #28]

	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 8000d18:	23ff      	movs	r3, #255	@ 0xff
 8000d1a:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000d20:	7ffb      	ldrb	r3, [r7, #31]
 8000d22:	b21b      	sxth	r3, r3
 8000d24:	021b      	lsls	r3, r3, #8
 8000d26:	b21a      	sxth	r2, r3
 8000d28:	7fbb      	ldrb	r3, [r7, #30]
 8000d2a:	b21b      	sxth	r3, r3
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	b21b      	sxth	r3, r3
 8000d30:	b29b      	uxth	r3, r3
 8000d32:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000d34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000d38:	f107 0218 	add.w	r2, r7, #24
 8000d3c:	f107 011a 	add.w	r1, r7, #26
 8000d40:	6878      	ldr	r0, [r7, #4]
 8000d42:	f7ff fc33 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000d46:	8b3b      	ldrh	r3, [r7, #24]
 8000d48:	461a      	mov	r2, r3
 8000d4a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	83bb      	strh	r3, [r7, #28]

	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 8000d54:	23ff      	movs	r3, #255	@ 0xff
 8000d56:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000d5c:	7ffb      	ldrb	r3, [r7, #31]
 8000d5e:	b21b      	sxth	r3, r3
 8000d60:	021b      	lsls	r3, r3, #8
 8000d62:	b21a      	sxth	r2, r3
 8000d64:	7fbb      	ldrb	r3, [r7, #30]
 8000d66:	b21b      	sxth	r3, r3
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	b21b      	sxth	r3, r3
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000d70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000d74:	f107 0218 	add.w	r2, r7, #24
 8000d78:	f107 011a 	add.w	r1, r7, #26
 8000d7c:	6878      	ldr	r0, [r7, #4]
 8000d7e:	f7ff fc15 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000d82:	8b3b      	ldrh	r3, [r7, #24]
 8000d84:	461a      	mov	r2, r3
 8000d86:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8e:	83bb      	strh	r3, [r7, #28]
	printf("Char Receiving Data - MISO MARKER :   %c - 0x%04X \r\n", (int)formated_value, formated_value);
 8000d90:	8bbb      	ldrh	r3, [r7, #28]
 8000d92:	8bba      	ldrh	r2, [r7, #28]
 8000d94:	4619      	mov	r1, r3
 8000d96:	48b5      	ldr	r0, [pc, #724]	@ (800106c <INIT_RHD+0x93c>)
 8000d98:	f003 f8d0 	bl	8003f3c <iprintf>
	printf("------------------------------------------------  \r\n");
 8000d9c:	48b4      	ldr	r0, [pc, #720]	@ (8001070 <INIT_RHD+0x940>)
 8000d9e:	f003 f935 	bl	800400c <puts>

	if (formated_value == 0x00){
 8000da2:	8bbb      	ldrh	r3, [r7, #28]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d108      	bne.n	8000dba <INIT_RHD+0x68a>
		bit_shifting = 0;
 8000da8:	2300      	movs	r3, #0
 8000daa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		printf("Shifting Bit to 0 \r\n");
 8000dae:	48b1      	ldr	r0, [pc, #708]	@ (8001074 <INIT_RHD+0x944>)
 8000db0:	f003 f92c 	bl	800400c <puts>
		printf("------------------------------------------------  \r\n");
 8000db4:	48ae      	ldr	r0, [pc, #696]	@ (8001070 <INIT_RHD+0x940>)
 8000db6:	f003 f929 	bl	800400c <puts>
	}

	//Read Register 40
	reg_address = 0b11101000;
 8000dba:	23e8      	movs	r3, #232	@ 0xe8
 8000dbc:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000dc2:	7ffb      	ldrb	r3, [r7, #31]
 8000dc4:	b21b      	sxth	r3, r3
 8000dc6:	021b      	lsls	r3, r3, #8
 8000dc8:	b21a      	sxth	r2, r3
 8000dca:	7fbb      	ldrb	r3, [r7, #30]
 8000dcc:	b21b      	sxth	r3, r3
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	b21b      	sxth	r3, r3
 8000dd2:	b29b      	uxth	r3, r3
 8000dd4:	837b      	strh	r3, [r7, #26]
 	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000dd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000dda:	f107 0218 	add.w	r2, r7, #24
 8000dde:	f107 011a 	add.w	r1, r7, #26
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f7ff fbe2 	bl	80005ac <SPI_SEND_RECV>

	//Read Register 41
	reg_address = 0b11101001;
 8000de8:	23e9      	movs	r3, #233	@ 0xe9
 8000dea:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000dec:	2300      	movs	r3, #0
 8000dee:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000df0:	7ffb      	ldrb	r3, [r7, #31]
 8000df2:	b21b      	sxth	r3, r3
 8000df4:	021b      	lsls	r3, r3, #8
 8000df6:	b21a      	sxth	r2, r3
 8000df8:	7fbb      	ldrb	r3, [r7, #30]
 8000dfa:	b21b      	sxth	r3, r3
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	b21b      	sxth	r3, r3
 8000e00:	b29b      	uxth	r3, r3
 8000e02:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);;
 8000e04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e08:	f107 0218 	add.w	r2, r7, #24
 8000e0c:	f107 011a 	add.w	r1, r7, #26
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f7ff fbcb 	bl	80005ac <SPI_SEND_RECV>

	//Read Register 42
	reg_address = 0b11101010;
 8000e16:	23ea      	movs	r3, #234	@ 0xea
 8000e18:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000e1e:	7ffb      	ldrb	r3, [r7, #31]
 8000e20:	b21b      	sxth	r3, r3
 8000e22:	021b      	lsls	r3, r3, #8
 8000e24:	b21a      	sxth	r2, r3
 8000e26:	7fbb      	ldrb	r3, [r7, #30]
 8000e28:	b21b      	sxth	r3, r3
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	b21b      	sxth	r3, r3
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000e32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e36:	f107 0218 	add.w	r2, r7, #24
 8000e3a:	f107 011a 	add.w	r1, r7, #26
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff fbb4 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000e44:	8b3b      	ldrh	r3, [r7, #24]
 8000e46:	461a      	mov	r2, r3
 8000e48:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e50:	83bb      	strh	r3, [r7, #28]
	printf("Char Receiving Data - Should be I :   %c - 0x%04X \r\n", (char)formated_value, formated_value);
 8000e52:	8bbb      	ldrh	r3, [r7, #28]
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	4619      	mov	r1, r3
 8000e58:	8bbb      	ldrh	r3, [r7, #28]
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	4886      	ldr	r0, [pc, #536]	@ (8001078 <INIT_RHD+0x948>)
 8000e5e:	f003 f86d 	bl	8003f3c <iprintf>
	printf("------------------------------------------------  \r\n");
 8000e62:	4883      	ldr	r0, [pc, #524]	@ (8001070 <INIT_RHD+0x940>)
 8000e64:	f003 f8d2 	bl	800400c <puts>

	//Read Register 43
	reg_address = 0b11101011;
 8000e68:	23eb      	movs	r3, #235	@ 0xeb
 8000e6a:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000e70:	7ffb      	ldrb	r3, [r7, #31]
 8000e72:	b21b      	sxth	r3, r3
 8000e74:	021b      	lsls	r3, r3, #8
 8000e76:	b21a      	sxth	r2, r3
 8000e78:	7fbb      	ldrb	r3, [r7, #30]
 8000e7a:	b21b      	sxth	r3, r3
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	b21b      	sxth	r3, r3
 8000e80:	b29b      	uxth	r3, r3
 8000e82:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000e84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e88:	f107 0218 	add.w	r2, r7, #24
 8000e8c:	f107 011a 	add.w	r1, r7, #26
 8000e90:	6878      	ldr	r0, [r7, #4]
 8000e92:	f7ff fb8b 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000e96:	8b3b      	ldrh	r3, [r7, #24]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea2:	83bb      	strh	r3, [r7, #28]
	printf("Char Receiving Data - Should be N :   %c - 0x%04X \r\n", (char)formated_value, formated_value);
 8000ea4:	8bbb      	ldrh	r3, [r7, #28]
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	8bbb      	ldrh	r3, [r7, #28]
 8000eac:	461a      	mov	r2, r3
 8000eae:	4873      	ldr	r0, [pc, #460]	@ (800107c <INIT_RHD+0x94c>)
 8000eb0:	f003 f844 	bl	8003f3c <iprintf>
	printf("------------------------------------------------  \r\n");
 8000eb4:	486e      	ldr	r0, [pc, #440]	@ (8001070 <INIT_RHD+0x940>)
 8000eb6:	f003 f8a9 	bl	800400c <puts>

	//Read Register 44
	reg_address = 0b11101100;
 8000eba:	23ec      	movs	r3, #236	@ 0xec
 8000ebc:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000ec2:	7ffb      	ldrb	r3, [r7, #31]
 8000ec4:	b21b      	sxth	r3, r3
 8000ec6:	021b      	lsls	r3, r3, #8
 8000ec8:	b21a      	sxth	r2, r3
 8000eca:	7fbb      	ldrb	r3, [r7, #30]
 8000ecc:	b21b      	sxth	r3, r3
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	b21b      	sxth	r3, r3
 8000ed2:	b29b      	uxth	r3, r3
 8000ed4:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000ed6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000eda:	f107 0218 	add.w	r2, r7, #24
 8000ede:	f107 011a 	add.w	r1, r7, #26
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f7ff fb62 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000ee8:	8b3b      	ldrh	r3, [r7, #24]
 8000eea:	461a      	mov	r2, r3
 8000eec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef4:	83bb      	strh	r3, [r7, #28]
	printf("Char Receiving Data - Should be T :   %c - 0x%04X \r\n", (char)formated_value, formated_value);
 8000ef6:	8bbb      	ldrh	r3, [r7, #28]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	4619      	mov	r1, r3
 8000efc:	8bbb      	ldrh	r3, [r7, #28]
 8000efe:	461a      	mov	r2, r3
 8000f00:	485f      	ldr	r0, [pc, #380]	@ (8001080 <INIT_RHD+0x950>)
 8000f02:	f003 f81b 	bl	8003f3c <iprintf>
	printf("------------------------------------------------  \r\n");
 8000f06:	485a      	ldr	r0, [pc, #360]	@ (8001070 <INIT_RHD+0x940>)
 8000f08:	f003 f880 	bl	800400c <puts>


	//Read Register 63
	reg_address = 0b11111111;
 8000f0c:	23ff      	movs	r3, #255	@ 0xff
 8000f0e:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000f10:	2300      	movs	r3, #0
 8000f12:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000f14:	7ffb      	ldrb	r3, [r7, #31]
 8000f16:	b21b      	sxth	r3, r3
 8000f18:	021b      	lsls	r3, r3, #8
 8000f1a:	b21a      	sxth	r2, r3
 8000f1c:	7fbb      	ldrb	r3, [r7, #30]
 8000f1e:	b21b      	sxth	r3, r3
 8000f20:	4313      	orrs	r3, r2
 8000f22:	b21b      	sxth	r3, r3
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000f28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f2c:	f107 0218 	add.w	r2, r7, #24
 8000f30:	f107 011a 	add.w	r1, r7, #26
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f7ff fb39 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000f3a:	8b3b      	ldrh	r3, [r7, #24]
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f42:	fa02 f303 	lsl.w	r3, r2, r3
 8000f46:	83bb      	strh	r3, [r7, #28]
	printf("Char Receiving Data - Should be A :   %c - 0x%04X \r\n", (char)formated_value, formated_value);
 8000f48:	8bbb      	ldrh	r3, [r7, #28]
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	8bbb      	ldrh	r3, [r7, #28]
 8000f50:	461a      	mov	r2, r3
 8000f52:	484c      	ldr	r0, [pc, #304]	@ (8001084 <INIT_RHD+0x954>)
 8000f54:	f002 fff2 	bl	8003f3c <iprintf>
	printf("------------------------------------------------  \r\n");
 8000f58:	4845      	ldr	r0, [pc, #276]	@ (8001070 <INIT_RHD+0x940>)
 8000f5a:	f003 f857 	bl	800400c <puts>

	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 8000f5e:	23ff      	movs	r3, #255	@ 0xff
 8000f60:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000f62:	2300      	movs	r3, #0
 8000f64:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000f66:	7ffb      	ldrb	r3, [r7, #31]
 8000f68:	b21b      	sxth	r3, r3
 8000f6a:	021b      	lsls	r3, r3, #8
 8000f6c:	b21a      	sxth	r2, r3
 8000f6e:	7fbb      	ldrb	r3, [r7, #30]
 8000f70:	b21b      	sxth	r3, r3
 8000f72:	4313      	orrs	r3, r2
 8000f74:	b21b      	sxth	r3, r3
 8000f76:	b29b      	uxth	r3, r3
 8000f78:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000f7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f7e:	f107 0218 	add.w	r2, r7, #24
 8000f82:	f107 011a 	add.w	r1, r7, #26
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff fb10 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000f8c:	8b3b      	ldrh	r3, [r7, #24]
 8000f8e:	461a      	mov	r2, r3
 8000f90:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	83bb      	strh	r3, [r7, #28]
	printf("Char Receiving Data - Should be N :   %c - 0x%04X \r\n", (char)formated_value, formated_value);
 8000f9a:	8bbb      	ldrh	r3, [r7, #28]
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	8bbb      	ldrh	r3, [r7, #28]
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	4835      	ldr	r0, [pc, #212]	@ (800107c <INIT_RHD+0x94c>)
 8000fa6:	f002 ffc9 	bl	8003f3c <iprintf>
	printf("------------------------------------------------  \r\n");
 8000faa:	4831      	ldr	r0, [pc, #196]	@ (8001070 <INIT_RHD+0x940>)
 8000fac:	f003 f82e 	bl	800400c <puts>

	//Read Register 63
	reg_address = 0b11111111;
 8000fb0:	23ff      	movs	r3, #255	@ 0xff
 8000fb2:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000fb8:	7ffb      	ldrb	r3, [r7, #31]
 8000fba:	b21b      	sxth	r3, r3
 8000fbc:	021b      	lsls	r3, r3, #8
 8000fbe:	b21a      	sxth	r2, r3
 8000fc0:	7fbb      	ldrb	r3, [r7, #30]
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	b21b      	sxth	r3, r3
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000fcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fd0:	f107 0218 	add.w	r2, r7, #24
 8000fd4:	f107 011a 	add.w	r1, r7, #26
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff fae7 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000fde:	8b3b      	ldrh	r3, [r7, #24]
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fea:	83bb      	strh	r3, [r7, #28]


	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 8000fec:	23ff      	movs	r3, #255	@ 0xff
 8000fee:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000ff4:	7ffb      	ldrb	r3, [r7, #31]
 8000ff6:	b21b      	sxth	r3, r3
 8000ff8:	021b      	lsls	r3, r3, #8
 8000ffa:	b21a      	sxth	r2, r3
 8000ffc:	7fbb      	ldrb	r3, [r7, #30]
 8000ffe:	b21b      	sxth	r3, r3
 8001000:	4313      	orrs	r3, r2
 8001002:	b21b      	sxth	r3, r3
 8001004:	b29b      	uxth	r3, r3
 8001006:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8001008:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800100c:	f107 0218 	add.w	r2, r7, #24
 8001010:	f107 011a 	add.w	r1, r7, #26
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f7ff fac9 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 800101a:	8b3b      	ldrh	r3, [r7, #24]
 800101c:	461a      	mov	r2, r3
 800101e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	83bb      	strh	r3, [r7, #28]


	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 8001028:	23ff      	movs	r3, #255	@ 0xff
 800102a:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 800102c:	2300      	movs	r3, #0
 800102e:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8001030:	7ffb      	ldrb	r3, [r7, #31]
 8001032:	b21b      	sxth	r3, r3
 8001034:	021b      	lsls	r3, r3, #8
 8001036:	b21a      	sxth	r2, r3
 8001038:	7fbb      	ldrb	r3, [r7, #30]
 800103a:	b21b      	sxth	r3, r3
 800103c:	4313      	orrs	r3, r2
 800103e:	b21b      	sxth	r3, r3
 8001040:	b29b      	uxth	r3, r3
 8001042:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8001044:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001048:	f107 0218 	add.w	r2, r7, #24
 800104c:	f107 011a 	add.w	r1, r7, #26
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f7ff faab 	bl	80005ac <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8001056:	8b3b      	ldrh	r3, [r7, #24]
 8001058:	461a      	mov	r2, r3
 800105a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	83bb      	strh	r3, [r7, #28]

	if (formated_value == 0x01){
 8001064:	8bbb      	ldrh	r3, [r7, #28]
 8001066:	2b01      	cmp	r3, #1
 8001068:	d111      	bne.n	800108e <INIT_RHD+0x95e>
 800106a:	e00d      	b.n	8001088 <INIT_RHD+0x958>
 800106c:	08004d04 	.word	0x08004d04
 8001070:	08004d3c 	.word	0x08004d3c
 8001074:	08004d70 	.word	0x08004d70
 8001078:	08004d84 	.word	0x08004d84
 800107c:	08004dbc 	.word	0x08004dbc
 8001080:	08004df4 	.word	0x08004df4
 8001084:	08004e2c 	.word	0x08004e2c
		rhd_detected = rhd_versions[0];
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	633b      	str	r3, [r7, #48]	@ 0x30
 800108c:	e00f      	b.n	80010ae <INIT_RHD+0x97e>
	}
	else if (formated_value == 0x02){
 800108e:	8bbb      	ldrh	r3, [r7, #28]
 8001090:	2b02      	cmp	r3, #2
 8001092:	d102      	bne.n	800109a <INIT_RHD+0x96a>
		rhd_detected = rhd_versions[1];
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	633b      	str	r3, [r7, #48]	@ 0x30
 8001098:	e009      	b.n	80010ae <INIT_RHD+0x97e>
	}
	else if (formated_value == 0x04){
 800109a:	8bbb      	ldrh	r3, [r7, #28]
 800109c:	2b04      	cmp	r3, #4
 800109e:	d102      	bne.n	80010a6 <INIT_RHD+0x976>
		rhd_detected = rhd_versions[2];
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80010a4:	e003      	b.n	80010ae <INIT_RHD+0x97e>
	}
	else
	{
		intan_connected = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	623b      	str	r3, [r7, #32]
		return intan_connected;
 80010aa:	6a3b      	ldr	r3, [r7, #32]
 80010ac:	e009      	b.n	80010c2 <INIT_RHD+0x992>
	}

	printf("Char Receiving Data - CHIP ID : %s - 0x%04X \r\n", rhd_detected, formated_value);
 80010ae:	8bbb      	ldrh	r3, [r7, #28]
 80010b0:	461a      	mov	r2, r3
 80010b2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80010b4:	4805      	ldr	r0, [pc, #20]	@ (80010cc <INIT_RHD+0x99c>)
 80010b6:	f002 ff41 	bl	8003f3c <iprintf>
	printf("------------------------------------------------  \r\n");
 80010ba:	4805      	ldr	r0, [pc, #20]	@ (80010d0 <INIT_RHD+0x9a0>)
 80010bc:	f002 ffa6 	bl	800400c <puts>


	return intan_connected;
 80010c0:	6a3b      	ldr	r3, [r7, #32]

 }
 80010c2:	4618      	mov	r0, r3
 80010c4:	3738      	adds	r7, #56	@ 0x38
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	08004e64 	.word	0x08004e64
 80010d0:	08004d3c 	.word	0x08004d3c

080010d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010da:	f000 fe47 	bl	8001d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010de:	f000 f8d7 	bl	8001290 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  for (int i=0; i<SPI_TX_FPGA_BUFFER_SIZE; i++){
 80010e2:	2300      	movs	r3, #0
 80010e4:	60fb      	str	r3, [r7, #12]
 80010e6:	e007      	b.n	80010f8 <main+0x24>
 	  spi_tx_fpga_buffer[i] = 0x33;
 80010e8:	4a5b      	ldr	r2, [pc, #364]	@ (8001258 <main+0x184>)
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	4413      	add	r3, r2
 80010ee:	2233      	movs	r2, #51	@ 0x33
 80010f0:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<SPI_TX_FPGA_BUFFER_SIZE; i++){
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	3301      	adds	r3, #1
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	2bff      	cmp	r3, #255	@ 0xff
 80010fc:	ddf4      	ble.n	80010e8 <main+0x14>
   }

   for (uint32_t i = 0; i < SPI_TX_nRF_BUFFER_SIZE; i++) {
 80010fe:	2300      	movs	r3, #0
 8001100:	60bb      	str	r3, [r7, #8]
 8001102:	e011      	b.n	8001128 <main+0x54>
       spi_tx_nrf_buffer[i] = i%255;
 8001104:	68b9      	ldr	r1, [r7, #8]
 8001106:	4b55      	ldr	r3, [pc, #340]	@ (800125c <main+0x188>)
 8001108:	fba3 2301 	umull	r2, r3, r3, r1
 800110c:	09da      	lsrs	r2, r3, #7
 800110e:	4613      	mov	r3, r2
 8001110:	021b      	lsls	r3, r3, #8
 8001112:	1a9b      	subs	r3, r3, r2
 8001114:	1aca      	subs	r2, r1, r3
 8001116:	b2d1      	uxtb	r1, r2
 8001118:	4a51      	ldr	r2, [pc, #324]	@ (8001260 <main+0x18c>)
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	4413      	add	r3, r2
 800111e:	460a      	mov	r2, r1
 8001120:	701a      	strb	r2, [r3, #0]
   for (uint32_t i = 0; i < SPI_TX_nRF_BUFFER_SIZE; i++) {
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	3301      	adds	r3, #1
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800112e:	d3e9      	bcc.n	8001104 <main+0x30>
//   uint8_t fpga_nrf_loops = SPI_RX_nRF_BUFFER_SIZE / SPI_RX_FPGA_BUFFER_SIZE;

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001130:	f000 fa20 	bl	8001574 <MX_GPIO_Init>
  MX_DMA_Init();
 8001134:	f000 f9e6 	bl	8001504 <MX_DMA_Init>
  MX_SPI1_Init();
 8001138:	f000 f912 	bl	8001360 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  //FOR THE NRF TO WAIT UNTIL EVERYTHING IS READY
  HAL_GPIO_WritePin(FPGA_MUX_4_GPIO_Port, FPGA_MUX_4_Pin, GPIO_PIN_RESET);
 800113c:	2200      	movs	r2, #0
 800113e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001142:	4848      	ldr	r0, [pc, #288]	@ (8001264 <main+0x190>)
 8001144:	f001 fdf0 	bl	8002d28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FPGA_MUX_5_GPIO_Port, FPGA_MUX_5_Pin, GPIO_PIN_RESET);
 8001148:	2200      	movs	r2, #0
 800114a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800114e:	4845      	ldr	r0, [pc, #276]	@ (8001264 <main+0x190>)
 8001150:	f001 fdea 	bl	8002d28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RDY_nRF_GPIO_Port, RDY_nRF_Pin, GPIO_PIN_SET);
 8001154:	2201      	movs	r2, #1
 8001156:	2104      	movs	r1, #4
 8001158:	4842      	ldr	r0, [pc, #264]	@ (8001264 <main+0x190>)
 800115a:	f001 fde5 	bl	8002d28 <HAL_GPIO_WritePin>


//    Start SPI4 as MASTER
  SPI4_Master_Init();
 800115e:	f000 f931 	bl	80013c4 <SPI4_Master_Init>
//  HAL_Delay(1000);

  SPI_HandleTypeDef *hspi = &hspi4;
 8001162:	4b41      	ldr	r3, [pc, #260]	@ (8001268 <main+0x194>)
 8001164:	603b      	str	r3, [r7, #0]
  int rhd_status = INIT_RHD(hspi);
 8001166:	6838      	ldr	r0, [r7, #0]
 8001168:	f7ff fae2 	bl	8000730 <INIT_RHD>
 800116c:	6078      	str	r0, [r7, #4]



   //Poll for RHD detection
  while (rhd_status == 0) {
 800116e:	e006      	b.n	800117e <main+0xaa>
	  rhd_status = INIT_RHD(hspi);
 8001170:	6838      	ldr	r0, [r7, #0]
 8001172:	f7ff fadd 	bl	8000730 <INIT_RHD>
 8001176:	6078      	str	r0, [r7, #4]
	  HAL_Delay(1);
 8001178:	2001      	movs	r0, #1
 800117a:	f000 fe69 	bl	8001e50 <HAL_Delay>
  while (rhd_status == 0) {
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d0f5      	beq.n	8001170 <main+0x9c>
  }

//  HAL_Delay(500);

  // De-init SPI before changing mode
  HAL_SPI_DeInit(&hspi4);
 8001184:	4838      	ldr	r0, [pc, #224]	@ (8001268 <main+0x194>)
 8001186:	f002 fab0 	bl	80036ea <HAL_SPI_DeInit>
//  HAL_Delay(3000);

  // Re-init as SLAVE
  SPI4_Slave_Init();
 800118a:	f000 f96d 	bl	8001468 <SPI4_Slave_Init>

  // Start SPI DMA transmission/reception
  if (HAL_SPI_TransmitReceive_DMA(&hspi4, spi_tx_fpga_buffer, spi_rx_fpga_buffer, SPI_RX_FPGA_BUFFER_SIZE) != HAL_OK) {
 800118e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001192:	4a36      	ldr	r2, [pc, #216]	@ (800126c <main+0x198>)
 8001194:	4930      	ldr	r1, [pc, #192]	@ (8001258 <main+0x184>)
 8001196:	4834      	ldr	r0, [pc, #208]	@ (8001268 <main+0x194>)
 8001198:	f002 fad0 	bl	800373c <HAL_SPI_TransmitReceive_DMA>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <main+0xd2>
	  Error_Handler();
 80011a2:	f000 fab3 	bl	800170c <Error_Handler>
  }

//  HAL_Delay(500);
  HAL_GPIO_WritePin(FPGA_MUX_4_GPIO_Port, FPGA_MUX_4_Pin, GPIO_PIN_SET);
 80011a6:	2201      	movs	r2, #1
 80011a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011ac:	482d      	ldr	r0, [pc, #180]	@ (8001264 <main+0x190>)
 80011ae:	f001 fdbb 	bl	8002d28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FPGA_MUX_5_GPIO_Port, FPGA_MUX_5_Pin, GPIO_PIN_SET);
 80011b2:	2201      	movs	r2, #1
 80011b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011b8:	482a      	ldr	r0, [pc, #168]	@ (8001264 <main+0x190>)
 80011ba:	f001 fdb5 	bl	8002d28 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

/* USER CODE END WHILE */
	  if (spi_fpga_ready)
 80011be:	4b2c      	ldr	r3, [pc, #176]	@ (8001270 <main+0x19c>)
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d01f      	beq.n	8001208 <main+0x134>
	  {

		  spi_fpga_ready = 0;
 80011c8:	4b29      	ldr	r3, [pc, #164]	@ (8001270 <main+0x19c>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	701a      	strb	r2, [r3, #0]

		  memcpy(&fpga_accum_buffer[fpga_accum_index],
 80011ce:	4b29      	ldr	r3, [pc, #164]	@ (8001274 <main+0x1a0>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a29      	ldr	r2, [pc, #164]	@ (8001278 <main+0x1a4>)
 80011d4:	4413      	add	r3, r2
 80011d6:	4a25      	ldr	r2, [pc, #148]	@ (800126c <main+0x198>)
 80011d8:	4618      	mov	r0, r3
 80011da:	4611      	mov	r1, r2
 80011dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011e0:	461a      	mov	r2, r3
 80011e2:	f003 f86e 	bl	80042c2 <memcpy>
				 spi_rx_fpga_buffer,
				 SPI_RX_FPGA_BUFFER_SIZE);

		  fpga_accum_index += SPI_RX_FPGA_BUFFER_SIZE;
 80011e6:	4b23      	ldr	r3, [pc, #140]	@ (8001274 <main+0x1a0>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80011ee:	4a21      	ldr	r2, [pc, #132]	@ (8001274 <main+0x1a0>)
 80011f0:	6013      	str	r3, [r2, #0]

		  if (fpga_accum_index >= FPGA_ACCUM_SIZE)
 80011f2:	4b20      	ldr	r3, [pc, #128]	@ (8001274 <main+0x1a0>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80011fa:	d305      	bcc.n	8001208 <main+0x134>
		  {
			  fpga_accum_index = 0;
 80011fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001274 <main+0x1a0>)
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
			  fpga_frame_ready = 1;   // mark frame complete
 8001202:	4b1e      	ldr	r3, [pc, #120]	@ (800127c <main+0x1a8>)
 8001204:	2201      	movs	r2, #1
 8001206:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  if (fpga_frame_ready)
 8001208:	4b1c      	ldr	r3, [pc, #112]	@ (800127c <main+0x1a8>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b2db      	uxtb	r3, r3
 800120e:	2b00      	cmp	r3, #0
 8001210:	d00a      	beq.n	8001228 <main+0x154>
	  {
		  HAL_GPIO_WritePin(RDY_nRF_GPIO_Port, RDY_nRF_Pin, GPIO_PIN_SET);
 8001212:	2201      	movs	r2, #1
 8001214:	2104      	movs	r1, #4
 8001216:	4813      	ldr	r0, [pc, #76]	@ (8001264 <main+0x190>)
 8001218:	f001 fd86 	bl	8002d28 <HAL_GPIO_WritePin>
		  fpga_frame_ready = 0;
 800121c:	4b17      	ldr	r3, [pc, #92]	@ (800127c <main+0x1a8>)
 800121e:	2200      	movs	r2, #0
 8001220:	701a      	strb	r2, [r3, #0]
		  spi_nrf_ready = 1;
 8001222:	4b17      	ldr	r3, [pc, #92]	@ (8001280 <main+0x1ac>)
 8001224:	2201      	movs	r2, #1
 8001226:	701a      	strb	r2, [r3, #0]
	  }

	  if (spi_nrf_ready)
 8001228:	4b15      	ldr	r3, [pc, #84]	@ (8001280 <main+0x1ac>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	2b00      	cmp	r3, #0
 8001230:	d0c5      	beq.n	80011be <main+0xea>
	  {
		  spi_nrf_ready = 0;
 8001232:	4b13      	ldr	r3, [pc, #76]	@ (8001280 <main+0x1ac>)
 8001234:	2200      	movs	r2, #0
 8001236:	701a      	strb	r2, [r3, #0]

		  Prepare_nRF_Frame();
 8001238:	f000 fa50 	bl	80016dc <Prepare_nRF_Frame>

		  HAL_SPI_TransmitReceive_DMA(&hspi1, nrf_tx_buffer, nrf_rx_buffer, NRF_FRAME_SIZE);
 800123c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001240:	4a10      	ldr	r2, [pc, #64]	@ (8001284 <main+0x1b0>)
 8001242:	4911      	ldr	r1, [pc, #68]	@ (8001288 <main+0x1b4>)
 8001244:	4811      	ldr	r0, [pc, #68]	@ (800128c <main+0x1b8>)
 8001246:	f002 fa79 	bl	800373c <HAL_SPI_TransmitReceive_DMA>

		  HAL_GPIO_WritePin(RDY_nRF_GPIO_Port, RDY_nRF_Pin, GPIO_PIN_RESET);
 800124a:	2200      	movs	r2, #0
 800124c:	2104      	movs	r1, #4
 800124e:	4805      	ldr	r0, [pc, #20]	@ (8001264 <main+0x190>)
 8001250:	f001 fd6a 	bl	8002d28 <HAL_GPIO_WritePin>
	  if (spi_fpga_ready)
 8001254:	e7b3      	b.n	80011be <main+0xea>
 8001256:	bf00      	nop
 8001258:	20000184 	.word	0x20000184
 800125c:	80808081 	.word	0x80808081
 8001260:	20000284 	.word	0x20000284
 8001264:	40020000 	.word	0x40020000
 8001268:	200082e0 	.word	0x200082e0
 800126c:	20000084 	.word	0x20000084
 8001270:	200084b8 	.word	0x200084b8
 8001274:	20004284 	.word	0x20004284
 8001278:	20002284 	.word	0x20002284
 800127c:	200084c0 	.word	0x200084c0
 8001280:	200084b9 	.word	0x200084b9
 8001284:	20006288 	.word	0x20006288
 8001288:	20004288 	.word	0x20004288
 800128c:	20008288 	.word	0x20008288

08001290 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b094      	sub	sp, #80	@ 0x50
 8001294:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001296:	f107 0320 	add.w	r3, r7, #32
 800129a:	2230      	movs	r2, #48	@ 0x30
 800129c:	2100      	movs	r1, #0
 800129e:	4618      	mov	r0, r3
 80012a0:	f002 ff94 	bl	80041cc <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012a4:	f107 030c 	add.w	r3, r7, #12
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage */
    __HAL_RCC_PWR_CLK_ENABLE();
 80012b4:	2300      	movs	r3, #0
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	4b27      	ldr	r3, [pc, #156]	@ (8001358 <SystemClock_Config+0xc8>)
 80012ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012bc:	4a26      	ldr	r2, [pc, #152]	@ (8001358 <SystemClock_Config+0xc8>)
 80012be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80012c4:	4b24      	ldr	r3, [pc, #144]	@ (8001358 <SystemClock_Config+0xc8>)
 80012c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012cc:	60bb      	str	r3, [r7, #8]
 80012ce:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012d0:	2300      	movs	r3, #0
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	4b21      	ldr	r3, [pc, #132]	@ (800135c <SystemClock_Config+0xcc>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a20      	ldr	r2, [pc, #128]	@ (800135c <SystemClock_Config+0xcc>)
 80012da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80012de:	6013      	str	r3, [r2, #0]
 80012e0:	4b1e      	ldr	r3, [pc, #120]	@ (800135c <SystemClock_Config+0xcc>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80012e8:	607b      	str	r3, [r7, #4]
 80012ea:	687b      	ldr	r3, [r7, #4]

    /** Initializes the RCC Oscillators according to the specified parameters */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012ec:	2301      	movs	r3, #1
 80012ee:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80012f4:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012f6:	2302      	movs	r3, #2
 80012f8:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012fa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80012fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLQ = 4;
 8001300:	2304      	movs	r3, #4
 8001302:	64fb      	str	r3, [r7, #76]	@ 0x4c

//    RCC_OscInitStruct.PLL.PLLM = 25;
//    RCC_OscInitStruct.PLL.PLLN = 280;    // SYSCLK = 70 MHz
//    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;

    RCC_OscInitStruct.PLL.PLLM = 25;
 8001304:	2319      	movs	r3, #25
 8001306:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLN = 240;    // SYSCLK = 60 MHz
 8001308:	23f0      	movs	r3, #240	@ 0xf0
 800130a:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800130c:	2304      	movs	r3, #4
 800130e:	64bb      	str	r3, [r7, #72]	@ 0x48
//    RCC_OscInitStruct.PLL.PLLM = 16;
//	RCC_OscInitStruct.PLL.PLLN = 128;    // SYSCLK = 50 MHz
//	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;


    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001310:	f107 0320 	add.w	r3, r7, #32
 8001314:	4618      	mov	r0, r3
 8001316:	f001 fd3b 	bl	8002d90 <HAL_RCC_OscConfig>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <SystemClock_Config+0x94>
    {
        Error_Handler();
 8001320:	f000 f9f4 	bl	800170c <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001324:	230f      	movs	r3, #15
 8001326:	60fb      	str	r3, [r7, #12]
                                | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001328:	2302      	movs	r3, #2
 800132a:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800132c:	2300      	movs	r3, #0
 800132e:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001330:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001334:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001336:	2300      	movs	r3, #0
 8001338:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800133a:	f107 030c 	add.w	r3, r7, #12
 800133e:	2103      	movs	r1, #3
 8001340:	4618      	mov	r0, r3
 8001342:	f001 ff9d 	bl	8003280 <HAL_RCC_ClockConfig>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <SystemClock_Config+0xc0>
    {
        Error_Handler();
 800134c:	f000 f9de 	bl	800170c <Error_Handler>
    }
}
 8001350:	bf00      	nop
 8001352:	3750      	adds	r7, #80	@ 0x50
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	40023800 	.word	0x40023800
 800135c:	40007000 	.word	0x40007000

08001360 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001364:	4b15      	ldr	r3, [pc, #84]	@ (80013bc <MX_SPI1_Init+0x5c>)
 8001366:	4a16      	ldr	r2, [pc, #88]	@ (80013c0 <MX_SPI1_Init+0x60>)
 8001368:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800136a:	4b14      	ldr	r3, [pc, #80]	@ (80013bc <MX_SPI1_Init+0x5c>)
 800136c:	2200      	movs	r2, #0
 800136e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001370:	4b12      	ldr	r3, [pc, #72]	@ (80013bc <MX_SPI1_Init+0x5c>)
 8001372:	2200      	movs	r2, #0
 8001374:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001376:	4b11      	ldr	r3, [pc, #68]	@ (80013bc <MX_SPI1_Init+0x5c>)
 8001378:	2200      	movs	r2, #0
 800137a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800137c:	4b0f      	ldr	r3, [pc, #60]	@ (80013bc <MX_SPI1_Init+0x5c>)
 800137e:	2200      	movs	r2, #0
 8001380:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001382:	4b0e      	ldr	r3, [pc, #56]	@ (80013bc <MX_SPI1_Init+0x5c>)
 8001384:	2200      	movs	r2, #0
 8001386:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8001388:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <MX_SPI1_Init+0x5c>)
 800138a:	2200      	movs	r2, #0
 800138c:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800138e:	4b0b      	ldr	r3, [pc, #44]	@ (80013bc <MX_SPI1_Init+0x5c>)
 8001390:	2200      	movs	r2, #0
 8001392:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001394:	4b09      	ldr	r3, [pc, #36]	@ (80013bc <MX_SPI1_Init+0x5c>)
 8001396:	2200      	movs	r2, #0
 8001398:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800139a:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <MX_SPI1_Init+0x5c>)
 800139c:	2200      	movs	r2, #0
 800139e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013a0:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <MX_SPI1_Init+0x5c>)
 80013a2:	220a      	movs	r2, #10
 80013a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013a6:	4805      	ldr	r0, [pc, #20]	@ (80013bc <MX_SPI1_Init+0x5c>)
 80013a8:	f002 f916 	bl	80035d8 <HAL_SPI_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_SPI1_Init+0x56>
  {
    Error_Handler();
 80013b2:	f000 f9ab 	bl	800170c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013b6:	bf00      	nop
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	20008288 	.word	0x20008288
 80013c0:	40013000 	.word	0x40013000

080013c4 <SPI4_Master_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void SPI4_Master_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af00      	add	r7, sp, #0
	  /* SPI4 parameter configuration */
	  hspi4.Instance = SPI4;
 80013ca:	4b24      	ldr	r3, [pc, #144]	@ (800145c <SPI4_Master_Init+0x98>)
 80013cc:	4a24      	ldr	r2, [pc, #144]	@ (8001460 <SPI4_Master_Init+0x9c>)
 80013ce:	601a      	str	r2, [r3, #0]
	  hspi4.Init.Mode = SPI_MODE_MASTER;
 80013d0:	4b22      	ldr	r3, [pc, #136]	@ (800145c <SPI4_Master_Init+0x98>)
 80013d2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013d6:	605a      	str	r2, [r3, #4]
	  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80013d8:	4b20      	ldr	r3, [pc, #128]	@ (800145c <SPI4_Master_Init+0x98>)
 80013da:	2200      	movs	r2, #0
 80013dc:	609a      	str	r2, [r3, #8]
	  hspi4.Init.DataSize = SPI_DATASIZE_16BIT;
 80013de:	4b1f      	ldr	r3, [pc, #124]	@ (800145c <SPI4_Master_Init+0x98>)
 80013e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80013e4:	60da      	str	r2, [r3, #12]
	  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;  // Set CPOL = 0
 80013e6:	4b1d      	ldr	r3, [pc, #116]	@ (800145c <SPI4_Master_Init+0x98>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	611a      	str	r2, [r3, #16]
	  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;       // Set CPHA = 0
 80013ec:	4b1b      	ldr	r3, [pc, #108]	@ (800145c <SPI4_Master_Init+0x98>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	615a      	str	r2, [r3, #20]
	  hspi4.Init.NSS = SPI_NSS_SOFT;
 80013f2:	4b1a      	ldr	r3, [pc, #104]	@ (800145c <SPI4_Master_Init+0x98>)
 80013f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013f8:	619a      	str	r2, [r3, #24]
	  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80013fa:	4b18      	ldr	r3, [pc, #96]	@ (800145c <SPI4_Master_Init+0x98>)
 80013fc:	2210      	movs	r2, #16
 80013fe:	61da      	str	r2, [r3, #28]
	  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001400:	4b16      	ldr	r3, [pc, #88]	@ (800145c <SPI4_Master_Init+0x98>)
 8001402:	2200      	movs	r2, #0
 8001404:	621a      	str	r2, [r3, #32]
	  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001406:	4b15      	ldr	r3, [pc, #84]	@ (800145c <SPI4_Master_Init+0x98>)
 8001408:	2200      	movs	r2, #0
 800140a:	625a      	str	r2, [r3, #36]	@ 0x24
	  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800140c:	4b13      	ldr	r3, [pc, #76]	@ (800145c <SPI4_Master_Init+0x98>)
 800140e:	2200      	movs	r2, #0
 8001410:	629a      	str	r2, [r3, #40]	@ 0x28
	  hspi4.Init.CRCPolynomial = 10;
 8001412:	4b12      	ldr	r3, [pc, #72]	@ (800145c <SPI4_Master_Init+0x98>)
 8001414:	220a      	movs	r2, #10
 8001416:	62da      	str	r2, [r3, #44]	@ 0x2c

	  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001418:	4810      	ldr	r0, [pc, #64]	@ (800145c <SPI4_Master_Init+0x98>)
 800141a:	f002 f8dd 	bl	80035d8 <HAL_SPI_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <SPI4_Master_Init+0x64>
	  {
	    Error_Handler();
 8001424:	f000 f972 	bl	800170c <Error_Handler>
	  }

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	1d3b      	adds	r3, r7, #4
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	605a      	str	r2, [r3, #4]
 8001430:	609a      	str	r2, [r3, #8]
 8001432:	60da      	str	r2, [r3, #12]
 8001434:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin   = RHD_SPI_CS_Pin;
 8001436:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800143a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800143c:	2301      	movs	r3, #1
 800143e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001444:	2303      	movs	r3, #3
 8001446:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(RHD_SPI_CS_Port, &GPIO_InitStruct);
 8001448:	1d3b      	adds	r3, r7, #4
 800144a:	4619      	mov	r1, r3
 800144c:	4805      	ldr	r0, [pc, #20]	@ (8001464 <SPI4_Master_Init+0xa0>)
 800144e:	f001 fa03 	bl	8002858 <HAL_GPIO_Init>
}
 8001452:	bf00      	nop
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	200082e0 	.word	0x200082e0
 8001460:	40013400 	.word	0x40013400
 8001464:	40020400 	.word	0x40020400

08001468 <SPI4_Slave_Init>:



static void SPI4_Slave_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0
    hspi4.Instance = SPI4;
 800146e:	4b22      	ldr	r3, [pc, #136]	@ (80014f8 <SPI4_Slave_Init+0x90>)
 8001470:	4a22      	ldr	r2, [pc, #136]	@ (80014fc <SPI4_Slave_Init+0x94>)
 8001472:	601a      	str	r2, [r3, #0]
    hspi4.Init.Mode = SPI_MODE_SLAVE;
 8001474:	4b20      	ldr	r3, [pc, #128]	@ (80014f8 <SPI4_Slave_Init+0x90>)
 8001476:	2200      	movs	r2, #0
 8001478:	605a      	str	r2, [r3, #4]
    hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800147a:	4b1f      	ldr	r3, [pc, #124]	@ (80014f8 <SPI4_Slave_Init+0x90>)
 800147c:	2200      	movs	r2, #0
 800147e:	609a      	str	r2, [r3, #8]
    hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001480:	4b1d      	ldr	r3, [pc, #116]	@ (80014f8 <SPI4_Slave_Init+0x90>)
 8001482:	2200      	movs	r2, #0
 8001484:	60da      	str	r2, [r3, #12]
    hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001486:	4b1c      	ldr	r3, [pc, #112]	@ (80014f8 <SPI4_Slave_Init+0x90>)
 8001488:	2200      	movs	r2, #0
 800148a:	611a      	str	r2, [r3, #16]
    hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800148c:	4b1a      	ldr	r3, [pc, #104]	@ (80014f8 <SPI4_Slave_Init+0x90>)
 800148e:	2200      	movs	r2, #0
 8001490:	615a      	str	r2, [r3, #20]
    hspi4.Init.NSS = SPI_NSS_HARD_INPUT;  // SLAVE  external NSS
 8001492:	4b19      	ldr	r3, [pc, #100]	@ (80014f8 <SPI4_Slave_Init+0x90>)
 8001494:	2200      	movs	r2, #0
 8001496:	619a      	str	r2, [r3, #24]
    hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001498:	4b17      	ldr	r3, [pc, #92]	@ (80014f8 <SPI4_Slave_Init+0x90>)
 800149a:	2200      	movs	r2, #0
 800149c:	621a      	str	r2, [r3, #32]
    hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800149e:	4b16      	ldr	r3, [pc, #88]	@ (80014f8 <SPI4_Slave_Init+0x90>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014a4:	4b14      	ldr	r3, [pc, #80]	@ (80014f8 <SPI4_Slave_Init+0x90>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi4.Init.CRCPolynomial = 10;
 80014aa:	4b13      	ldr	r3, [pc, #76]	@ (80014f8 <SPI4_Slave_Init+0x90>)
 80014ac:	220a      	movs	r2, #10
 80014ae:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (HAL_SPI_Init(&hspi4) != HAL_OK){
 80014b0:	4811      	ldr	r0, [pc, #68]	@ (80014f8 <SPI4_Slave_Init+0x90>)
 80014b2:	f002 f891 	bl	80035d8 <HAL_SPI_Init>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <SPI4_Slave_Init+0x58>
        Error_Handler();
 80014bc:	f000 f926 	bl	800170c <Error_Handler>
    }
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c0:	1d3b      	adds	r3, r7, #4
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	60da      	str	r2, [r3, #12]
 80014cc:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = RHD_SPI_CS_Pin;
 80014ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014d2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d4:	2302      	movs	r3, #2
 80014d6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	2300      	movs	r3, #0
 80014da:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014dc:	2303      	movs	r3, #3
 80014de:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF6_SPI4;
 80014e0:	2306      	movs	r3, #6
 80014e2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(RHD_SPI_CS_Port, &GPIO_InitStruct);
 80014e4:	1d3b      	adds	r3, r7, #4
 80014e6:	4619      	mov	r1, r3
 80014e8:	4805      	ldr	r0, [pc, #20]	@ (8001500 <SPI4_Slave_Init+0x98>)
 80014ea:	f001 f9b5 	bl	8002858 <HAL_GPIO_Init>
}
 80014ee:	bf00      	nop
 80014f0:	3718      	adds	r7, #24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	200082e0 	.word	0x200082e0
 80014fc:	40013400 	.word	0x40013400
 8001500:	40020400 	.word	0x40020400

08001504 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	607b      	str	r3, [r7, #4]
 800150e:	4b18      	ldr	r3, [pc, #96]	@ (8001570 <MX_DMA_Init+0x6c>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	4a17      	ldr	r2, [pc, #92]	@ (8001570 <MX_DMA_Init+0x6c>)
 8001514:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001518:	6313      	str	r3, [r2, #48]	@ 0x30
 800151a:	4b15      	ldr	r3, [pc, #84]	@ (8001570 <MX_DMA_Init+0x6c>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001526:	2200      	movs	r2, #0
 8001528:	2100      	movs	r1, #0
 800152a:	2038      	movs	r0, #56	@ 0x38
 800152c:	f000 fd8f 	bl	800204e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001530:	2038      	movs	r0, #56	@ 0x38
 8001532:	f000 fda8 	bl	8002086 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001536:	2200      	movs	r2, #0
 8001538:	2100      	movs	r1, #0
 800153a:	2039      	movs	r0, #57	@ 0x39
 800153c:	f000 fd87 	bl	800204e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001540:	2039      	movs	r0, #57	@ 0x39
 8001542:	f000 fda0 	bl	8002086 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	2100      	movs	r1, #0
 800154a:	203a      	movs	r0, #58	@ 0x3a
 800154c:	f000 fd7f 	bl	800204e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001550:	203a      	movs	r0, #58	@ 0x3a
 8001552:	f000 fd98 	bl	8002086 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	2100      	movs	r1, #0
 800155a:	203b      	movs	r0, #59	@ 0x3b
 800155c:	f000 fd77 	bl	800204e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001560:	203b      	movs	r0, #59	@ 0x3b
 8001562:	f000 fd90 	bl	8002086 <HAL_NVIC_EnableIRQ>

}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023800 	.word	0x40023800

08001574 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b088      	sub	sp, #32
 8001578:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157a:	f107 030c 	add.w	r3, r7, #12
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	605a      	str	r2, [r3, #4]
 8001584:	609a      	str	r2, [r3, #8]
 8001586:	60da      	str	r2, [r3, #12]
 8001588:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	60bb      	str	r3, [r7, #8]
 800158e:	4b30      	ldr	r3, [pc, #192]	@ (8001650 <MX_GPIO_Init+0xdc>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	4a2f      	ldr	r2, [pc, #188]	@ (8001650 <MX_GPIO_Init+0xdc>)
 8001594:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001598:	6313      	str	r3, [r2, #48]	@ 0x30
 800159a:	4b2d      	ldr	r3, [pc, #180]	@ (8001650 <MX_GPIO_Init+0xdc>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015a2:	60bb      	str	r3, [r7, #8]
 80015a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	607b      	str	r3, [r7, #4]
 80015aa:	4b29      	ldr	r3, [pc, #164]	@ (8001650 <MX_GPIO_Init+0xdc>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ae:	4a28      	ldr	r2, [pc, #160]	@ (8001650 <MX_GPIO_Init+0xdc>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015b6:	4b26      	ldr	r3, [pc, #152]	@ (8001650 <MX_GPIO_Init+0xdc>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	603b      	str	r3, [r7, #0]
 80015c6:	4b22      	ldr	r3, [pc, #136]	@ (8001650 <MX_GPIO_Init+0xdc>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ca:	4a21      	ldr	r2, [pc, #132]	@ (8001650 <MX_GPIO_Init+0xdc>)
 80015cc:	f043 0302 	orr.w	r3, r3, #2
 80015d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001650 <MX_GPIO_Init+0xdc>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	603b      	str	r3, [r7, #0]
 80015dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RDY_nRF_GPIO_Port, RDY_nRF_Pin, GPIO_PIN_SET);
 80015de:	2201      	movs	r2, #1
 80015e0:	2104      	movs	r1, #4
 80015e2:	481c      	ldr	r0, [pc, #112]	@ (8001654 <MX_GPIO_Init+0xe0>)
 80015e4:	f001 fba0 	bl	8002d28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FPGA_MUX_4_GPIO_Port, FPGA_MUX_4_Pin, GPIO_PIN_RESET);
 80015e8:	2200      	movs	r2, #0
 80015ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015ee:	4819      	ldr	r0, [pc, #100]	@ (8001654 <MX_GPIO_Init+0xe0>)
 80015f0:	f001 fb9a 	bl	8002d28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(FPGA_MUX_5_GPIO_Port, FPGA_MUX_5_Pin, GPIO_PIN_RESET);
 80015f4:	2200      	movs	r2, #0
 80015f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015fa:	4816      	ldr	r0, [pc, #88]	@ (8001654 <MX_GPIO_Init+0xe0>)
 80015fc:	f001 fb94 	bl	8002d28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(debug_Port, debug_Pin, GPIO_PIN_SET);
 8001600:	2201      	movs	r2, #1
 8001602:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001606:	4814      	ldr	r0, [pc, #80]	@ (8001658 <MX_GPIO_Init+0xe4>)
 8001608:	f001 fb8e 	bl	8002d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RDY_nRF_Pin FPGA_MUX_5_Pin FPGA_MUX_4_Pin */
  GPIO_InitStruct.Pin = RDY_nRF_Pin|FPGA_MUX_5_Pin|FPGA_MUX_4_Pin;
 800160c:	f44f 7341 	mov.w	r3, #772	@ 0x304
 8001610:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001612:	2301      	movs	r3, #1
 8001614:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161a:	2300      	movs	r3, #0
 800161c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	4619      	mov	r1, r3
 8001624:	480b      	ldr	r0, [pc, #44]	@ (8001654 <MX_GPIO_Init+0xe0>)
 8001626:	f001 f917 	bl	8002858 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = debug_Pin;
 800162a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800162e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001630:	2301      	movs	r3, #1
 8001632:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	2300      	movs	r3, #0
 8001636:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001638:	2302      	movs	r3, #2
 800163a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(debug_Port, &GPIO_InitStruct);
 800163c:	f107 030c 	add.w	r3, r7, #12
 8001640:	4619      	mov	r1, r3
 8001642:	4805      	ldr	r0, [pc, #20]	@ (8001658 <MX_GPIO_Init+0xe4>)
 8001644:	f001 f908 	bl	8002858 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001648:	bf00      	nop
 800164a:	3720      	adds	r7, #32
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40023800 	.word	0x40023800
 8001654:	40020000 	.word	0x40020000
 8001658:	40020400 	.word	0x40020400

0800165c <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a14      	ldr	r2, [pc, #80]	@ (80016bc <HAL_SPI_TxRxCpltCallback+0x60>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d022      	beq.n	80016b4 <HAL_SPI_TxRxCpltCallback+0x58>
    {


    }

    else  if (hspi->Instance == SPI4)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a13      	ldr	r2, [pc, #76]	@ (80016c0 <HAL_SPI_TxRxCpltCallback+0x64>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d11d      	bne.n	80016b4 <HAL_SPI_TxRxCpltCallback+0x58>
    {
    	HAL_GPIO_TogglePin(debug_Port, debug_Pin);
 8001678:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800167c:	4811      	ldr	r0, [pc, #68]	@ (80016c4 <HAL_SPI_TxRxCpltCallback+0x68>)
 800167e:	f001 fb6c 	bl	8002d5a <HAL_GPIO_TogglePin>
        spi_counter++;
 8001682:	4b11      	ldr	r3, [pc, #68]	@ (80016c8 <HAL_SPI_TxRxCpltCallback+0x6c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	3301      	adds	r3, #1
 8001688:	4a0f      	ldr	r2, [pc, #60]	@ (80016c8 <HAL_SPI_TxRxCpltCallback+0x6c>)
 800168a:	6013      	str	r3, [r2, #0]
        spi_fpga_ready = 1;
 800168c:	4b0f      	ldr	r3, [pc, #60]	@ (80016cc <HAL_SPI_TxRxCpltCallback+0x70>)
 800168e:	2201      	movs	r2, #1
 8001690:	701a      	strb	r2, [r3, #0]
//        printf("SPI_COUNTER %i \r\n", spi_counter);
        // Restart DMA immediately
        HAL_SPI_TransmitReceive_DMA(hspi, spi_tx_fpga_buffer, spi_rx_fpga_buffer, SPI_RX_FPGA_BUFFER_SIZE);
 8001692:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001696:	4a0e      	ldr	r2, [pc, #56]	@ (80016d0 <HAL_SPI_TxRxCpltCallback+0x74>)
 8001698:	490e      	ldr	r1, [pc, #56]	@ (80016d4 <HAL_SPI_TxRxCpltCallback+0x78>)
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f002 f84e 	bl	800373c <HAL_SPI_TransmitReceive_DMA>
        if (spi_counter == 32){
 80016a0:	4b09      	ldr	r3, [pc, #36]	@ (80016c8 <HAL_SPI_TxRxCpltCallback+0x6c>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2b20      	cmp	r3, #32
 80016a6:	d105      	bne.n	80016b4 <HAL_SPI_TxRxCpltCallback+0x58>
        	spi_nrf_ready = 1;
 80016a8:	4b0b      	ldr	r3, [pc, #44]	@ (80016d8 <HAL_SPI_TxRxCpltCallback+0x7c>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	701a      	strb	r2, [r3, #0]
        	spi_counter = 0;
 80016ae:	4b06      	ldr	r3, [pc, #24]	@ (80016c8 <HAL_SPI_TxRxCpltCallback+0x6c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
        }
    }
}
 80016b4:	bf00      	nop
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	40013000 	.word	0x40013000
 80016c0:	40013400 	.word	0x40013400
 80016c4:	40020400 	.word	0x40020400
 80016c8:	200084bc 	.word	0x200084bc
 80016cc:	200084b8 	.word	0x200084b8
 80016d0:	20000084 	.word	0x20000084
 80016d4:	20000184 	.word	0x20000184
 80016d8:	200084b9 	.word	0x200084b9

080016dc <Prepare_nRF_Frame>:

static void Prepare_nRF_Frame(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
//	printf("PREPARE FRAME \r\n");


    memcpy(&nrf_tx_buffer[0], fpga_accum_buffer, FPGA_ACCUM_SIZE);
 80016e0:	4a08      	ldr	r2, [pc, #32]	@ (8001704 <Prepare_nRF_Frame+0x28>)
 80016e2:	4b09      	ldr	r3, [pc, #36]	@ (8001708 <Prepare_nRF_Frame+0x2c>)
 80016e4:	4610      	mov	r0, r2
 80016e6:	4619      	mov	r1, r3
 80016e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016ec:	461a      	mov	r2, r3
 80016ee:	f002 fde8 	bl	80042c2 <memcpy>

    nrf_tx_buffer[0] = 0xAA;
 80016f2:	4b04      	ldr	r3, [pc, #16]	@ (8001704 <Prepare_nRF_Frame+0x28>)
 80016f4:	22aa      	movs	r2, #170	@ 0xaa
 80016f6:	701a      	strb	r2, [r3, #0]
    nrf_tx_buffer[1] = 0x55;
 80016f8:	4b02      	ldr	r3, [pc, #8]	@ (8001704 <Prepare_nRF_Frame+0x28>)
 80016fa:	2255      	movs	r2, #85	@ 0x55
 80016fc:	705a      	strb	r2, [r3, #1]

//    for(int i=0; i<NRF_FRAME_SIZE; i+=2)
//		printf("%02X%02X ", nrf_tx_buffer[i], nrf_tx_buffer[i+1]);
//	printf("\r\n\r\n");

}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20004288 	.word	0x20004288
 8001708:	20002284 	.word	0x20002284

0800170c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001710:	b672      	cpsid	i
}
 8001712:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <Error_Handler+0x8>

08001718 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	607b      	str	r3, [r7, #4]
 8001722:	4b10      	ldr	r3, [pc, #64]	@ (8001764 <HAL_MspInit+0x4c>)
 8001724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001726:	4a0f      	ldr	r2, [pc, #60]	@ (8001764 <HAL_MspInit+0x4c>)
 8001728:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800172c:	6453      	str	r3, [r2, #68]	@ 0x44
 800172e:	4b0d      	ldr	r3, [pc, #52]	@ (8001764 <HAL_MspInit+0x4c>)
 8001730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001732:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001736:	607b      	str	r3, [r7, #4]
 8001738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	603b      	str	r3, [r7, #0]
 800173e:	4b09      	ldr	r3, [pc, #36]	@ (8001764 <HAL_MspInit+0x4c>)
 8001740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001742:	4a08      	ldr	r2, [pc, #32]	@ (8001764 <HAL_MspInit+0x4c>)
 8001744:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001748:	6413      	str	r3, [r2, #64]	@ 0x40
 800174a:	4b06      	ldr	r3, [pc, #24]	@ (8001764 <HAL_MspInit+0x4c>)
 800174c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001752:	603b      	str	r3, [r7, #0]
 8001754:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001756:	bf00      	nop
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	40023800 	.word	0x40023800

08001768 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b08c      	sub	sp, #48	@ 0x30
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001770:	f107 031c 	add.w	r3, r7, #28
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
 800177e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a46      	ldr	r2, [pc, #280]	@ (80018a0 <HAL_SPI_MspInit+0x138>)
 8001786:	4293      	cmp	r3, r2
 8001788:	f040 8098 	bne.w	80018bc <HAL_SPI_MspInit+0x154>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800178c:	2300      	movs	r3, #0
 800178e:	61bb      	str	r3, [r7, #24]
 8001790:	4b44      	ldr	r3, [pc, #272]	@ (80018a4 <HAL_SPI_MspInit+0x13c>)
 8001792:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001794:	4a43      	ldr	r2, [pc, #268]	@ (80018a4 <HAL_SPI_MspInit+0x13c>)
 8001796:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800179a:	6453      	str	r3, [r2, #68]	@ 0x44
 800179c:	4b41      	ldr	r3, [pc, #260]	@ (80018a4 <HAL_SPI_MspInit+0x13c>)
 800179e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017a4:	61bb      	str	r3, [r7, #24]
 80017a6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a8:	2300      	movs	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	4b3d      	ldr	r3, [pc, #244]	@ (80018a4 <HAL_SPI_MspInit+0x13c>)
 80017ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b0:	4a3c      	ldr	r2, [pc, #240]	@ (80018a4 <HAL_SPI_MspInit+0x13c>)
 80017b2:	f043 0301 	orr.w	r3, r3, #1
 80017b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b8:	4b3a      	ldr	r3, [pc, #232]	@ (80018a4 <HAL_SPI_MspInit+0x13c>)
 80017ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017bc:	f003 0301 	and.w	r3, r3, #1
 80017c0:	617b      	str	r3, [r7, #20]
 80017c2:	697b      	ldr	r3, [r7, #20]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80017c4:	23f0      	movs	r3, #240	@ 0xf0
 80017c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c8:	2302      	movs	r3, #2
 80017ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017cc:	2300      	movs	r3, #0
 80017ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d0:	2303      	movs	r3, #3
 80017d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80017d4:	2305      	movs	r3, #5
 80017d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d8:	f107 031c 	add.w	r3, r7, #28
 80017dc:	4619      	mov	r1, r3
 80017de:	4832      	ldr	r0, [pc, #200]	@ (80018a8 <HAL_SPI_MspInit+0x140>)
 80017e0:	f001 f83a 	bl	8002858 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 80017e4:	4b31      	ldr	r3, [pc, #196]	@ (80018ac <HAL_SPI_MspInit+0x144>)
 80017e6:	4a32      	ldr	r2, [pc, #200]	@ (80018b0 <HAL_SPI_MspInit+0x148>)
 80017e8:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80017ea:	4b30      	ldr	r3, [pc, #192]	@ (80018ac <HAL_SPI_MspInit+0x144>)
 80017ec:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80017f0:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017f2:	4b2e      	ldr	r3, [pc, #184]	@ (80018ac <HAL_SPI_MspInit+0x144>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017f8:	4b2c      	ldr	r3, [pc, #176]	@ (80018ac <HAL_SPI_MspInit+0x144>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017fe:	4b2b      	ldr	r3, [pc, #172]	@ (80018ac <HAL_SPI_MspInit+0x144>)
 8001800:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001804:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001806:	4b29      	ldr	r3, [pc, #164]	@ (80018ac <HAL_SPI_MspInit+0x144>)
 8001808:	2200      	movs	r2, #0
 800180a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800180c:	4b27      	ldr	r3, [pc, #156]	@ (80018ac <HAL_SPI_MspInit+0x144>)
 800180e:	2200      	movs	r2, #0
 8001810:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001812:	4b26      	ldr	r3, [pc, #152]	@ (80018ac <HAL_SPI_MspInit+0x144>)
 8001814:	2200      	movs	r2, #0
 8001816:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001818:	4b24      	ldr	r3, [pc, #144]	@ (80018ac <HAL_SPI_MspInit+0x144>)
 800181a:	2200      	movs	r2, #0
 800181c:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800181e:	4b23      	ldr	r3, [pc, #140]	@ (80018ac <HAL_SPI_MspInit+0x144>)
 8001820:	2200      	movs	r2, #0
 8001822:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001824:	4821      	ldr	r0, [pc, #132]	@ (80018ac <HAL_SPI_MspInit+0x144>)
 8001826:	f000 fc49 	bl	80020bc <HAL_DMA_Init>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001830:	f7ff ff6c 	bl	800170c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4a1d      	ldr	r2, [pc, #116]	@ (80018ac <HAL_SPI_MspInit+0x144>)
 8001838:	64da      	str	r2, [r3, #76]	@ 0x4c
 800183a:	4a1c      	ldr	r2, [pc, #112]	@ (80018ac <HAL_SPI_MspInit+0x144>)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001840:	4b1c      	ldr	r3, [pc, #112]	@ (80018b4 <HAL_SPI_MspInit+0x14c>)
 8001842:	4a1d      	ldr	r2, [pc, #116]	@ (80018b8 <HAL_SPI_MspInit+0x150>)
 8001844:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001846:	4b1b      	ldr	r3, [pc, #108]	@ (80018b4 <HAL_SPI_MspInit+0x14c>)
 8001848:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800184c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800184e:	4b19      	ldr	r3, [pc, #100]	@ (80018b4 <HAL_SPI_MspInit+0x14c>)
 8001850:	2240      	movs	r2, #64	@ 0x40
 8001852:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001854:	4b17      	ldr	r3, [pc, #92]	@ (80018b4 <HAL_SPI_MspInit+0x14c>)
 8001856:	2200      	movs	r2, #0
 8001858:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800185a:	4b16      	ldr	r3, [pc, #88]	@ (80018b4 <HAL_SPI_MspInit+0x14c>)
 800185c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001860:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001862:	4b14      	ldr	r3, [pc, #80]	@ (80018b4 <HAL_SPI_MspInit+0x14c>)
 8001864:	2200      	movs	r2, #0
 8001866:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001868:	4b12      	ldr	r3, [pc, #72]	@ (80018b4 <HAL_SPI_MspInit+0x14c>)
 800186a:	2200      	movs	r2, #0
 800186c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800186e:	4b11      	ldr	r3, [pc, #68]	@ (80018b4 <HAL_SPI_MspInit+0x14c>)
 8001870:	2200      	movs	r2, #0
 8001872:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001874:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <HAL_SPI_MspInit+0x14c>)
 8001876:	2200      	movs	r2, #0
 8001878:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800187a:	4b0e      	ldr	r3, [pc, #56]	@ (80018b4 <HAL_SPI_MspInit+0x14c>)
 800187c:	2200      	movs	r2, #0
 800187e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001880:	480c      	ldr	r0, [pc, #48]	@ (80018b4 <HAL_SPI_MspInit+0x14c>)
 8001882:	f000 fc1b 	bl	80020bc <HAL_DMA_Init>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 800188c:	f7ff ff3e 	bl	800170c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a08      	ldr	r2, [pc, #32]	@ (80018b4 <HAL_SPI_MspInit+0x14c>)
 8001894:	649a      	str	r2, [r3, #72]	@ 0x48
 8001896:	4a07      	ldr	r2, [pc, #28]	@ (80018b4 <HAL_SPI_MspInit+0x14c>)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }

}
 800189c:	e0ce      	b.n	8001a3c <HAL_SPI_MspInit+0x2d4>
 800189e:	bf00      	nop
 80018a0:	40013000 	.word	0x40013000
 80018a4:	40023800 	.word	0x40023800
 80018a8:	40020000 	.word	0x40020000
 80018ac:	20008338 	.word	0x20008338
 80018b0:	40026440 	.word	0x40026440
 80018b4:	20008398 	.word	0x20008398
 80018b8:	40026458 	.word	0x40026458
  else if(hspi->Instance==SPI4)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a60      	ldr	r2, [pc, #384]	@ (8001a44 <HAL_SPI_MspInit+0x2dc>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	f040 80ba 	bne.w	8001a3c <HAL_SPI_MspInit+0x2d4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80018c8:	2300      	movs	r3, #0
 80018ca:	613b      	str	r3, [r7, #16]
 80018cc:	4b5e      	ldr	r3, [pc, #376]	@ (8001a48 <HAL_SPI_MspInit+0x2e0>)
 80018ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018d0:	4a5d      	ldr	r2, [pc, #372]	@ (8001a48 <HAL_SPI_MspInit+0x2e0>)
 80018d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80018d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80018d8:	4b5b      	ldr	r3, [pc, #364]	@ (8001a48 <HAL_SPI_MspInit+0x2e0>)
 80018da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018e0:	613b      	str	r3, [r7, #16]
 80018e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e4:	2300      	movs	r3, #0
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	4b57      	ldr	r3, [pc, #348]	@ (8001a48 <HAL_SPI_MspInit+0x2e0>)
 80018ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ec:	4a56      	ldr	r2, [pc, #344]	@ (8001a48 <HAL_SPI_MspInit+0x2e0>)
 80018ee:	f043 0301 	orr.w	r3, r3, #1
 80018f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f4:	4b54      	ldr	r3, [pc, #336]	@ (8001a48 <HAL_SPI_MspInit+0x2e0>)
 80018f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f8:	f003 0301 	and.w	r3, r3, #1
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001900:	2300      	movs	r3, #0
 8001902:	60bb      	str	r3, [r7, #8]
 8001904:	4b50      	ldr	r3, [pc, #320]	@ (8001a48 <HAL_SPI_MspInit+0x2e0>)
 8001906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001908:	4a4f      	ldr	r2, [pc, #316]	@ (8001a48 <HAL_SPI_MspInit+0x2e0>)
 800190a:	f043 0302 	orr.w	r3, r3, #2
 800190e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001910:	4b4d      	ldr	r3, [pc, #308]	@ (8001a48 <HAL_SPI_MspInit+0x2e0>)
 8001912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001914:	f003 0302 	and.w	r3, r3, #2
 8001918:	60bb      	str	r3, [r7, #8]
 800191a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800191c:	2302      	movs	r3, #2
 800191e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001920:	2302      	movs	r3, #2
 8001922:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001928:	2303      	movs	r3, #3
 800192a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800192c:	2305      	movs	r3, #5
 800192e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001930:	f107 031c 	add.w	r3, r7, #28
 8001934:	4619      	mov	r1, r3
 8001936:	4845      	ldr	r0, [pc, #276]	@ (8001a4c <HAL_SPI_MspInit+0x2e4>)
 8001938:	f000 ff8e 	bl	8002858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800193c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001940:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001942:	2302      	movs	r3, #2
 8001944:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800194a:	2303      	movs	r3, #3
 800194c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI4;
 800194e:	2306      	movs	r3, #6
 8001950:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001952:	f107 031c 	add.w	r3, r7, #28
 8001956:	4619      	mov	r1, r3
 8001958:	483d      	ldr	r0, [pc, #244]	@ (8001a50 <HAL_SPI_MspInit+0x2e8>)
 800195a:	f000 ff7d 	bl	8002858 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800195e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001962:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001964:	2302      	movs	r3, #2
 8001966:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001968:	2300      	movs	r3, #0
 800196a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800196c:	2303      	movs	r3, #3
 800196e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI4;
 8001970:	2306      	movs	r3, #6
 8001972:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001974:	f107 031c 	add.w	r3, r7, #28
 8001978:	4619      	mov	r1, r3
 800197a:	4834      	ldr	r0, [pc, #208]	@ (8001a4c <HAL_SPI_MspInit+0x2e4>)
 800197c:	f000 ff6c 	bl	8002858 <HAL_GPIO_Init>
    hdma_spi4_rx.Instance = DMA2_Stream0;
 8001980:	4b34      	ldr	r3, [pc, #208]	@ (8001a54 <HAL_SPI_MspInit+0x2ec>)
 8001982:	4a35      	ldr	r2, [pc, #212]	@ (8001a58 <HAL_SPI_MspInit+0x2f0>)
 8001984:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Channel = DMA_CHANNEL_4;
 8001986:	4b33      	ldr	r3, [pc, #204]	@ (8001a54 <HAL_SPI_MspInit+0x2ec>)
 8001988:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800198c:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800198e:	4b31      	ldr	r3, [pc, #196]	@ (8001a54 <HAL_SPI_MspInit+0x2ec>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001994:	4b2f      	ldr	r3, [pc, #188]	@ (8001a54 <HAL_SPI_MspInit+0x2ec>)
 8001996:	2200      	movs	r2, #0
 8001998:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800199a:	4b2e      	ldr	r3, [pc, #184]	@ (8001a54 <HAL_SPI_MspInit+0x2ec>)
 800199c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019a0:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019a2:	4b2c      	ldr	r3, [pc, #176]	@ (8001a54 <HAL_SPI_MspInit+0x2ec>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001a54 <HAL_SPI_MspInit+0x2ec>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_CIRCULAR;
 80019ae:	4b29      	ldr	r3, [pc, #164]	@ (8001a54 <HAL_SPI_MspInit+0x2ec>)
 80019b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019b4:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019b6:	4b27      	ldr	r3, [pc, #156]	@ (8001a54 <HAL_SPI_MspInit+0x2ec>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019bc:	4b25      	ldr	r3, [pc, #148]	@ (8001a54 <HAL_SPI_MspInit+0x2ec>)
 80019be:	2200      	movs	r2, #0
 80019c0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 80019c2:	4824      	ldr	r0, [pc, #144]	@ (8001a54 <HAL_SPI_MspInit+0x2ec>)
 80019c4:	f000 fb7a 	bl	80020bc <HAL_DMA_Init>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <HAL_SPI_MspInit+0x26a>
      Error_Handler();
 80019ce:	f7ff fe9d 	bl	800170c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi4_rx);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a1f      	ldr	r2, [pc, #124]	@ (8001a54 <HAL_SPI_MspInit+0x2ec>)
 80019d6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80019d8:	4a1e      	ldr	r2, [pc, #120]	@ (8001a54 <HAL_SPI_MspInit+0x2ec>)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi4_tx.Instance = DMA2_Stream1;
 80019de:	4b1f      	ldr	r3, [pc, #124]	@ (8001a5c <HAL_SPI_MspInit+0x2f4>)
 80019e0:	4a1f      	ldr	r2, [pc, #124]	@ (8001a60 <HAL_SPI_MspInit+0x2f8>)
 80019e2:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Channel = DMA_CHANNEL_4;
 80019e4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a5c <HAL_SPI_MspInit+0x2f4>)
 80019e6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80019ea:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019ec:	4b1b      	ldr	r3, [pc, #108]	@ (8001a5c <HAL_SPI_MspInit+0x2f4>)
 80019ee:	2240      	movs	r2, #64	@ 0x40
 80019f0:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019f2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a5c <HAL_SPI_MspInit+0x2f4>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80019f8:	4b18      	ldr	r3, [pc, #96]	@ (8001a5c <HAL_SPI_MspInit+0x2f4>)
 80019fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019fe:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a00:	4b16      	ldr	r3, [pc, #88]	@ (8001a5c <HAL_SPI_MspInit+0x2f4>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a06:	4b15      	ldr	r3, [pc, #84]	@ (8001a5c <HAL_SPI_MspInit+0x2f4>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_CIRCULAR;
 8001a0c:	4b13      	ldr	r3, [pc, #76]	@ (8001a5c <HAL_SPI_MspInit+0x2f4>)
 8001a0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a12:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a14:	4b11      	ldr	r3, [pc, #68]	@ (8001a5c <HAL_SPI_MspInit+0x2f4>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a1a:	4b10      	ldr	r3, [pc, #64]	@ (8001a5c <HAL_SPI_MspInit+0x2f4>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 8001a20:	480e      	ldr	r0, [pc, #56]	@ (8001a5c <HAL_SPI_MspInit+0x2f4>)
 8001a22:	f000 fb4b 	bl	80020bc <HAL_DMA_Init>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <HAL_SPI_MspInit+0x2c8>
      Error_Handler();
 8001a2c:	f7ff fe6e 	bl	800170c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	4a0a      	ldr	r2, [pc, #40]	@ (8001a5c <HAL_SPI_MspInit+0x2f4>)
 8001a34:	649a      	str	r2, [r3, #72]	@ 0x48
 8001a36:	4a09      	ldr	r2, [pc, #36]	@ (8001a5c <HAL_SPI_MspInit+0x2f4>)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001a3c:	bf00      	nop
 8001a3e:	3730      	adds	r7, #48	@ 0x30
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40013400 	.word	0x40013400
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40020000 	.word	0x40020000
 8001a50:	40020400 	.word	0x40020400
 8001a54:	200083f8 	.word	0x200083f8
 8001a58:	40026410 	.word	0x40026410
 8001a5c:	20008458 	.word	0x20008458
 8001a60:	40026428 	.word	0x40026428

08001a64 <HAL_SPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a1d      	ldr	r2, [pc, #116]	@ (8001ae8 <HAL_SPI_MspDeInit+0x84>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d114      	bne.n	8001aa0 <HAL_SPI_MspDeInit+0x3c>
  {
    /* USER CODE BEGIN SPI1_MspDeInit 0 */

    /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8001a76:	4b1d      	ldr	r3, [pc, #116]	@ (8001aec <HAL_SPI_MspDeInit+0x88>)
 8001a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a7a:	4a1c      	ldr	r2, [pc, #112]	@ (8001aec <HAL_SPI_MspDeInit+0x88>)
 8001a7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001a80:	6453      	str	r3, [r2, #68]	@ 0x44
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(nRF_SPI_MOSI_Port, nRF_SPI_CS_Pin|nRF_SPI_CLK_Pin|nRF_SPI_MISO_Pin|nRF_SPI_MOSI_Pin);
 8001a82:	21f0      	movs	r1, #240	@ 0xf0
 8001a84:	481a      	ldr	r0, [pc, #104]	@ (8001af0 <HAL_SPI_MspDeInit+0x8c>)
 8001a86:	f001 f86b 	bl	8002b60 <HAL_GPIO_DeInit>

    /* SPI1 DMA DeInit */
    HAL_DMA_DeInit(hspi->hdmarx);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f000 fbc2 	bl	8002218 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f000 fbbd 	bl	8002218 <HAL_DMA_DeInit>
    /* USER CODE BEGIN SPI4_MspDeInit 1 */

    /* USER CODE END SPI4_MspDeInit 1 */
  }

}
 8001a9e:	e01e      	b.n	8001ade <HAL_SPI_MspDeInit+0x7a>
  else if(hspi->Instance==SPI4)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a13      	ldr	r2, [pc, #76]	@ (8001af4 <HAL_SPI_MspDeInit+0x90>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d119      	bne.n	8001ade <HAL_SPI_MspDeInit+0x7a>
    __HAL_RCC_SPI4_CLK_DISABLE();
 8001aaa:	4b10      	ldr	r3, [pc, #64]	@ (8001aec <HAL_SPI_MspDeInit+0x88>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aae:	4a0f      	ldr	r2, [pc, #60]	@ (8001aec <HAL_SPI_MspDeInit+0x88>)
 8001ab0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001ab4:	6453      	str	r3, [r2, #68]	@ 0x44
    HAL_GPIO_DeInit(RHD_SPI_MOSI_Port, RHD_SPI_MOSI_Pin|RHD_SPI_MISO_Pin);
 8001ab6:	f640 0102 	movw	r1, #2050	@ 0x802
 8001aba:	480d      	ldr	r0, [pc, #52]	@ (8001af0 <HAL_SPI_MspDeInit+0x8c>)
 8001abc:	f001 f850 	bl	8002b60 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(RHD_SPI_CLK_Port, RHD_SPI_CS_Pin|RHD_SPI_CLK_Pin);
 8001ac0:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001ac4:	480c      	ldr	r0, [pc, #48]	@ (8001af8 <HAL_SPI_MspDeInit+0x94>)
 8001ac6:	f001 f84b 	bl	8002b60 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hspi->hdmarx);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f000 fba2 	bl	8002218 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f000 fb9d 	bl	8002218 <HAL_DMA_DeInit>
}
 8001ade:	bf00      	nop
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40013000 	.word	0x40013000
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40020000 	.word	0x40020000
 8001af4:	40013400 	.word	0x40013400
 8001af8:	40020400 	.word	0x40020400

08001afc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <NMI_Handler+0x4>

08001b04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <HardFault_Handler+0x4>

08001b0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <MemManage_Handler+0x4>

08001b14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <BusFault_Handler+0x4>

08001b1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <UsageFault_Handler+0x4>

08001b24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b32:	b480      	push	{r7}
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b52:	f000 f95d 	bl	8001e10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 8001b60:	4802      	ldr	r0, [pc, #8]	@ (8001b6c <DMA2_Stream0_IRQHandler+0x10>)
 8001b62:	f000 fc0f 	bl	8002384 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	200083f8 	.word	0x200083f8

08001b70 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 8001b74:	4802      	ldr	r0, [pc, #8]	@ (8001b80 <DMA2_Stream1_IRQHandler+0x10>)
 8001b76:	f000 fc05 	bl	8002384 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20008458 	.word	0x20008458

08001b84 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001b88:	4802      	ldr	r0, [pc, #8]	@ (8001b94 <DMA2_Stream2_IRQHandler+0x10>)
 8001b8a:	f000 fbfb 	bl	8002384 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20008338 	.word	0x20008338

08001b98 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001b9c:	4802      	ldr	r0, [pc, #8]	@ (8001ba8 <DMA2_Stream3_IRQHandler+0x10>)
 8001b9e:	f000 fbf1 	bl	8002384 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20008398 	.word	0x20008398

08001bac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb8:	2300      	movs	r3, #0
 8001bba:	617b      	str	r3, [r7, #20]
 8001bbc:	e00a      	b.n	8001bd4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bbe:	f3af 8000 	nop.w
 8001bc2:	4601      	mov	r1, r0
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	1c5a      	adds	r2, r3, #1
 8001bc8:	60ba      	str	r2, [r7, #8]
 8001bca:	b2ca      	uxtb	r2, r1
 8001bcc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	617b      	str	r3, [r7, #20]
 8001bd4:	697a      	ldr	r2, [r7, #20]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	dbf0      	blt.n	8001bbe <_read+0x12>
  }

  return len;
 8001bdc:	687b      	ldr	r3, [r7, #4]
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3718      	adds	r7, #24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b086      	sub	sp, #24
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	60f8      	str	r0, [r7, #12]
 8001bee:	60b9      	str	r1, [r7, #8]
 8001bf0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	617b      	str	r3, [r7, #20]
 8001bf6:	e009      	b.n	8001c0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	1c5a      	adds	r2, r3, #1
 8001bfc:	60ba      	str	r2, [r7, #8]
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	617b      	str	r3, [r7, #20]
 8001c0c:	697a      	ldr	r2, [r7, #20]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	dbf1      	blt.n	8001bf8 <_write+0x12>
  }
  return len;
 8001c14:	687b      	ldr	r3, [r7, #4]
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3718      	adds	r7, #24
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <_close>:

int _close(int file)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	b083      	sub	sp, #12
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b083      	sub	sp, #12
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
 8001c3e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c46:	605a      	str	r2, [r3, #4]
  return 0;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <_isatty>:

int _isatty(int file)
{
 8001c56:	b480      	push	{r7}
 8001c58:	b083      	sub	sp, #12
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c5e:	2301      	movs	r3, #1
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3714      	adds	r7, #20
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
	...

08001c88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c90:	4a14      	ldr	r2, [pc, #80]	@ (8001ce4 <_sbrk+0x5c>)
 8001c92:	4b15      	ldr	r3, [pc, #84]	@ (8001ce8 <_sbrk+0x60>)
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c9c:	4b13      	ldr	r3, [pc, #76]	@ (8001cec <_sbrk+0x64>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d102      	bne.n	8001caa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ca4:	4b11      	ldr	r3, [pc, #68]	@ (8001cec <_sbrk+0x64>)
 8001ca6:	4a12      	ldr	r2, [pc, #72]	@ (8001cf0 <_sbrk+0x68>)
 8001ca8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001caa:	4b10      	ldr	r3, [pc, #64]	@ (8001cec <_sbrk+0x64>)
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d207      	bcs.n	8001cc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cb8:	f002 fad6 	bl	8004268 <__errno>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	220c      	movs	r2, #12
 8001cc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc6:	e009      	b.n	8001cdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cc8:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <_sbrk+0x64>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cce:	4b07      	ldr	r3, [pc, #28]	@ (8001cec <_sbrk+0x64>)
 8001cd0:	681a      	ldr	r2, [r3, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	4a05      	ldr	r2, [pc, #20]	@ (8001cec <_sbrk+0x64>)
 8001cd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cda:	68fb      	ldr	r3, [r7, #12]
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20020000 	.word	0x20020000
 8001ce8:	00000400 	.word	0x00000400
 8001cec:	200084c4 	.word	0x200084c4
 8001cf0:	20008618 	.word	0x20008618

08001cf4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cf8:	4b06      	ldr	r3, [pc, #24]	@ (8001d14 <SystemInit+0x20>)
 8001cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cfe:	4a05      	ldr	r2, [pc, #20]	@ (8001d14 <SystemInit+0x20>)
 8001d00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d08:	bf00      	nop
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d10:	4770      	bx	lr
 8001d12:	bf00      	nop
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d50 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d1c:	f7ff ffea 	bl	8001cf4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d20:	480c      	ldr	r0, [pc, #48]	@ (8001d54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d22:	490d      	ldr	r1, [pc, #52]	@ (8001d58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d24:	4a0d      	ldr	r2, [pc, #52]	@ (8001d5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d28:	e002      	b.n	8001d30 <LoopCopyDataInit>

08001d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d2e:	3304      	adds	r3, #4

08001d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d34:	d3f9      	bcc.n	8001d2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d36:	4a0a      	ldr	r2, [pc, #40]	@ (8001d60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d38:	4c0a      	ldr	r4, [pc, #40]	@ (8001d64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d3c:	e001      	b.n	8001d42 <LoopFillZerobss>

08001d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d40:	3204      	adds	r2, #4

08001d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d44:	d3fb      	bcc.n	8001d3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d46:	f002 fa95 	bl	8004274 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d4a:	f7ff f9c3 	bl	80010d4 <main>
  bx  lr    
 8001d4e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d58:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001d5c:	08004f14 	.word	0x08004f14
  ldr r2, =_sbss
 8001d60:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001d64:	20008618 	.word	0x20008618

08001d68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d68:	e7fe      	b.n	8001d68 <ADC_IRQHandler>
	...

08001d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d70:	4b0e      	ldr	r3, [pc, #56]	@ (8001dac <HAL_Init+0x40>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a0d      	ldr	r2, [pc, #52]	@ (8001dac <HAL_Init+0x40>)
 8001d76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001dac <HAL_Init+0x40>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a0a      	ldr	r2, [pc, #40]	@ (8001dac <HAL_Init+0x40>)
 8001d82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d88:	4b08      	ldr	r3, [pc, #32]	@ (8001dac <HAL_Init+0x40>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a07      	ldr	r2, [pc, #28]	@ (8001dac <HAL_Init+0x40>)
 8001d8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d94:	2003      	movs	r0, #3
 8001d96:	f000 f94f 	bl	8002038 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d9a:	200f      	movs	r0, #15
 8001d9c:	f000 f808 	bl	8001db0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001da0:	f7ff fcba 	bl	8001718 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40023c00 	.word	0x40023c00

08001db0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001db8:	4b12      	ldr	r3, [pc, #72]	@ (8001e04 <HAL_InitTick+0x54>)
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	4b12      	ldr	r3, [pc, #72]	@ (8001e08 <HAL_InitTick+0x58>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f000 f967 	bl	80020a2 <HAL_SYSTICK_Config>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e00e      	b.n	8001dfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b0f      	cmp	r3, #15
 8001de2:	d80a      	bhi.n	8001dfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001de4:	2200      	movs	r2, #0
 8001de6:	6879      	ldr	r1, [r7, #4]
 8001de8:	f04f 30ff 	mov.w	r0, #4294967295
 8001dec:	f000 f92f 	bl	800204e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001df0:	4a06      	ldr	r2, [pc, #24]	@ (8001e0c <HAL_InitTick+0x5c>)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001df6:	2300      	movs	r3, #0
 8001df8:	e000      	b.n	8001dfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3708      	adds	r7, #8
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	20000000 	.word	0x20000000
 8001e08:	20000008 	.word	0x20000008
 8001e0c:	20000004 	.word	0x20000004

08001e10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e14:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <HAL_IncTick+0x20>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	461a      	mov	r2, r3
 8001e1a:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <HAL_IncTick+0x24>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4413      	add	r3, r2
 8001e20:	4a04      	ldr	r2, [pc, #16]	@ (8001e34 <HAL_IncTick+0x24>)
 8001e22:	6013      	str	r3, [r2, #0]
}
 8001e24:	bf00      	nop
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	20000008 	.word	0x20000008
 8001e34:	200084c8 	.word	0x200084c8

08001e38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e3c:	4b03      	ldr	r3, [pc, #12]	@ (8001e4c <HAL_GetTick+0x14>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	200084c8 	.word	0x200084c8

08001e50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e58:	f7ff ffee 	bl	8001e38 <HAL_GetTick>
 8001e5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e68:	d005      	beq.n	8001e76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e94 <HAL_Delay+0x44>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	4413      	add	r3, r2
 8001e74:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e76:	bf00      	nop
 8001e78:	f7ff ffde 	bl	8001e38 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d8f7      	bhi.n	8001e78 <HAL_Delay+0x28>
  {
  }
}
 8001e88:	bf00      	nop
 8001e8a:	bf00      	nop
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20000008 	.word	0x20000008

08001e98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b085      	sub	sp, #20
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f003 0307 	and.w	r3, r3, #7
 8001ea6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8001edc <__NVIC_SetPriorityGrouping+0x44>)
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eae:	68ba      	ldr	r2, [r7, #8]
 8001eb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ec0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ec4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ec8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001eca:	4a04      	ldr	r2, [pc, #16]	@ (8001edc <__NVIC_SetPriorityGrouping+0x44>)
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	60d3      	str	r3, [r2, #12]
}
 8001ed0:	bf00      	nop
 8001ed2:	3714      	adds	r7, #20
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr
 8001edc:	e000ed00 	.word	0xe000ed00

08001ee0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ee4:	4b04      	ldr	r3, [pc, #16]	@ (8001ef8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	0a1b      	lsrs	r3, r3, #8
 8001eea:	f003 0307 	and.w	r3, r3, #7
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	e000ed00 	.word	0xe000ed00

08001efc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	4603      	mov	r3, r0
 8001f04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	db0b      	blt.n	8001f26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f0e:	79fb      	ldrb	r3, [r7, #7]
 8001f10:	f003 021f 	and.w	r2, r3, #31
 8001f14:	4907      	ldr	r1, [pc, #28]	@ (8001f34 <__NVIC_EnableIRQ+0x38>)
 8001f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1a:	095b      	lsrs	r3, r3, #5
 8001f1c:	2001      	movs	r0, #1
 8001f1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	e000e100 	.word	0xe000e100

08001f38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	6039      	str	r1, [r7, #0]
 8001f42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	db0a      	blt.n	8001f62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	490c      	ldr	r1, [pc, #48]	@ (8001f84 <__NVIC_SetPriority+0x4c>)
 8001f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f56:	0112      	lsls	r2, r2, #4
 8001f58:	b2d2      	uxtb	r2, r2
 8001f5a:	440b      	add	r3, r1
 8001f5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f60:	e00a      	b.n	8001f78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	b2da      	uxtb	r2, r3
 8001f66:	4908      	ldr	r1, [pc, #32]	@ (8001f88 <__NVIC_SetPriority+0x50>)
 8001f68:	79fb      	ldrb	r3, [r7, #7]
 8001f6a:	f003 030f 	and.w	r3, r3, #15
 8001f6e:	3b04      	subs	r3, #4
 8001f70:	0112      	lsls	r2, r2, #4
 8001f72:	b2d2      	uxtb	r2, r2
 8001f74:	440b      	add	r3, r1
 8001f76:	761a      	strb	r2, [r3, #24]
}
 8001f78:	bf00      	nop
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	e000e100 	.word	0xe000e100
 8001f88:	e000ed00 	.word	0xe000ed00

08001f8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b089      	sub	sp, #36	@ 0x24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	f003 0307 	and.w	r3, r3, #7
 8001f9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	f1c3 0307 	rsb	r3, r3, #7
 8001fa6:	2b04      	cmp	r3, #4
 8001fa8:	bf28      	it	cs
 8001faa:	2304      	movcs	r3, #4
 8001fac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	3304      	adds	r3, #4
 8001fb2:	2b06      	cmp	r3, #6
 8001fb4:	d902      	bls.n	8001fbc <NVIC_EncodePriority+0x30>
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	3b03      	subs	r3, #3
 8001fba:	e000      	b.n	8001fbe <NVIC_EncodePriority+0x32>
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fca:	43da      	mvns	r2, r3
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	401a      	ands	r2, r3
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	fa01 f303 	lsl.w	r3, r1, r3
 8001fde:	43d9      	mvns	r1, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fe4:	4313      	orrs	r3, r2
         );
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3724      	adds	r7, #36	@ 0x24
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
	...

08001ff4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	3b01      	subs	r3, #1
 8002000:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002004:	d301      	bcc.n	800200a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002006:	2301      	movs	r3, #1
 8002008:	e00f      	b.n	800202a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800200a:	4a0a      	ldr	r2, [pc, #40]	@ (8002034 <SysTick_Config+0x40>)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3b01      	subs	r3, #1
 8002010:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002012:	210f      	movs	r1, #15
 8002014:	f04f 30ff 	mov.w	r0, #4294967295
 8002018:	f7ff ff8e 	bl	8001f38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800201c:	4b05      	ldr	r3, [pc, #20]	@ (8002034 <SysTick_Config+0x40>)
 800201e:	2200      	movs	r2, #0
 8002020:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002022:	4b04      	ldr	r3, [pc, #16]	@ (8002034 <SysTick_Config+0x40>)
 8002024:	2207      	movs	r2, #7
 8002026:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002028:	2300      	movs	r3, #0
}
 800202a:	4618      	mov	r0, r3
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	e000e010 	.word	0xe000e010

08002038 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f7ff ff29 	bl	8001e98 <__NVIC_SetPriorityGrouping>
}
 8002046:	bf00      	nop
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}

0800204e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800204e:	b580      	push	{r7, lr}
 8002050:	b086      	sub	sp, #24
 8002052:	af00      	add	r7, sp, #0
 8002054:	4603      	mov	r3, r0
 8002056:	60b9      	str	r1, [r7, #8]
 8002058:	607a      	str	r2, [r7, #4]
 800205a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002060:	f7ff ff3e 	bl	8001ee0 <__NVIC_GetPriorityGrouping>
 8002064:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	68b9      	ldr	r1, [r7, #8]
 800206a:	6978      	ldr	r0, [r7, #20]
 800206c:	f7ff ff8e 	bl	8001f8c <NVIC_EncodePriority>
 8002070:	4602      	mov	r2, r0
 8002072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002076:	4611      	mov	r1, r2
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff ff5d 	bl	8001f38 <__NVIC_SetPriority>
}
 800207e:	bf00      	nop
 8002080:	3718      	adds	r7, #24
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b082      	sub	sp, #8
 800208a:	af00      	add	r7, sp, #0
 800208c:	4603      	mov	r3, r0
 800208e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff ff31 	bl	8001efc <__NVIC_EnableIRQ>
}
 800209a:	bf00      	nop
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b082      	sub	sp, #8
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7ff ffa2 	bl	8001ff4 <SysTick_Config>
 80020b0:	4603      	mov	r3, r0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
	...

080020bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80020c8:	f7ff feb6 	bl	8001e38 <HAL_GetTick>
 80020cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e099      	b.n	800220c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2202      	movs	r2, #2
 80020dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f022 0201 	bic.w	r2, r2, #1
 80020f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020f8:	e00f      	b.n	800211a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020fa:	f7ff fe9d 	bl	8001e38 <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	2b05      	cmp	r3, #5
 8002106:	d908      	bls.n	800211a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2220      	movs	r2, #32
 800210c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2203      	movs	r2, #3
 8002112:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e078      	b.n	800220c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0301 	and.w	r3, r3, #1
 8002124:	2b00      	cmp	r3, #0
 8002126:	d1e8      	bne.n	80020fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002130:	697a      	ldr	r2, [r7, #20]
 8002132:	4b38      	ldr	r3, [pc, #224]	@ (8002214 <HAL_DMA_Init+0x158>)
 8002134:	4013      	ands	r3, r2
 8002136:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685a      	ldr	r2, [r3, #4]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002146:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	691b      	ldr	r3, [r3, #16]
 800214c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002152:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800215e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002166:	697a      	ldr	r2, [r7, #20]
 8002168:	4313      	orrs	r3, r2
 800216a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002170:	2b04      	cmp	r3, #4
 8002172:	d107      	bne.n	8002184 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217c:	4313      	orrs	r3, r2
 800217e:	697a      	ldr	r2, [r7, #20]
 8002180:	4313      	orrs	r3, r2
 8002182:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	697a      	ldr	r2, [r7, #20]
 800218a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	f023 0307 	bic.w	r3, r3, #7
 800219a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021a0:	697a      	ldr	r2, [r7, #20]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021aa:	2b04      	cmp	r3, #4
 80021ac:	d117      	bne.n	80021de <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b2:	697a      	ldr	r2, [r7, #20]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d00e      	beq.n	80021de <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f000 facd 	bl	8002760 <DMA_CheckFifoParam>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d008      	beq.n	80021de <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2240      	movs	r2, #64	@ 0x40
 80021d0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2201      	movs	r2, #1
 80021d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80021da:	2301      	movs	r3, #1
 80021dc:	e016      	b.n	800220c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	697a      	ldr	r2, [r7, #20]
 80021e4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 fa84 	bl	80026f4 <DMA_CalcBaseAndBitshift>
 80021ec:	4603      	mov	r3, r0
 80021ee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021f4:	223f      	movs	r2, #63	@ 0x3f
 80021f6:	409a      	lsls	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2201      	movs	r2, #1
 8002206:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3718      	adds	r7, #24
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	f010803f 	.word	0xf010803f

08002218 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e050      	b.n	80022cc <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002230:	b2db      	uxtb	r3, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d101      	bne.n	800223a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002236:	2302      	movs	r3, #2
 8002238:	e048      	b.n	80022cc <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f022 0201 	bic.w	r2, r2, #1
 8002248:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2200      	movs	r2, #0
 8002250:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2200      	movs	r2, #0
 8002258:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2200      	movs	r2, #0
 8002260:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2200      	movs	r2, #0
 8002268:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2200      	movs	r2, #0
 8002270:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2221      	movs	r2, #33	@ 0x21
 8002278:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f000 fa3a 	bl	80026f4 <DMA_CalcBaseAndBitshift>
 8002280:	4603      	mov	r3, r0
 8002282:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ac:	223f      	movs	r2, #63	@ 0x3f
 80022ae:	409a      	lsls	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3710      	adds	r7, #16
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
 80022e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022e2:	2300      	movs	r3, #0
 80022e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d101      	bne.n	80022fa <HAL_DMA_Start_IT+0x26>
 80022f6:	2302      	movs	r3, #2
 80022f8:	e040      	b.n	800237c <HAL_DMA_Start_IT+0xa8>
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2201      	movs	r2, #1
 80022fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b01      	cmp	r3, #1
 800230c:	d12f      	bne.n	800236e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2202      	movs	r2, #2
 8002312:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2200      	movs	r2, #0
 800231a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	68b9      	ldr	r1, [r7, #8]
 8002322:	68f8      	ldr	r0, [r7, #12]
 8002324:	f000 f9b8 	bl	8002698 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800232c:	223f      	movs	r2, #63	@ 0x3f
 800232e:	409a      	lsls	r2, r3
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f042 0216 	orr.w	r2, r2, #22
 8002342:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002348:	2b00      	cmp	r3, #0
 800234a:	d007      	beq.n	800235c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f042 0208 	orr.w	r2, r2, #8
 800235a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f042 0201 	orr.w	r2, r2, #1
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	e005      	b.n	800237a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002376:	2302      	movs	r3, #2
 8002378:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800237a:	7dfb      	ldrb	r3, [r7, #23]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800238c:	2300      	movs	r3, #0
 800238e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002390:	4b8e      	ldr	r3, [pc, #568]	@ (80025cc <HAL_DMA_IRQHandler+0x248>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a8e      	ldr	r2, [pc, #568]	@ (80025d0 <HAL_DMA_IRQHandler+0x24c>)
 8002396:	fba2 2303 	umull	r2, r3, r2, r3
 800239a:	0a9b      	lsrs	r3, r3, #10
 800239c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ae:	2208      	movs	r2, #8
 80023b0:	409a      	lsls	r2, r3
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	4013      	ands	r3, r2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d01a      	beq.n	80023f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0304 	and.w	r3, r3, #4
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d013      	beq.n	80023f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 0204 	bic.w	r2, r2, #4
 80023d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023dc:	2208      	movs	r2, #8
 80023de:	409a      	lsls	r2, r3
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023e8:	f043 0201 	orr.w	r2, r3, #1
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023f4:	2201      	movs	r2, #1
 80023f6:	409a      	lsls	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	4013      	ands	r3, r2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d012      	beq.n	8002426 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800240a:	2b00      	cmp	r3, #0
 800240c:	d00b      	beq.n	8002426 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002412:	2201      	movs	r2, #1
 8002414:	409a      	lsls	r2, r3
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800241e:	f043 0202 	orr.w	r2, r3, #2
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800242a:	2204      	movs	r2, #4
 800242c:	409a      	lsls	r2, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	4013      	ands	r3, r2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d012      	beq.n	800245c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0302 	and.w	r3, r3, #2
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00b      	beq.n	800245c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002448:	2204      	movs	r2, #4
 800244a:	409a      	lsls	r2, r3
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002454:	f043 0204 	orr.w	r2, r3, #4
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002460:	2210      	movs	r2, #16
 8002462:	409a      	lsls	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	4013      	ands	r3, r2
 8002468:	2b00      	cmp	r3, #0
 800246a:	d043      	beq.n	80024f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0308 	and.w	r3, r3, #8
 8002476:	2b00      	cmp	r3, #0
 8002478:	d03c      	beq.n	80024f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800247e:	2210      	movs	r2, #16
 8002480:	409a      	lsls	r2, r3
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d018      	beq.n	80024c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d108      	bne.n	80024b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d024      	beq.n	80024f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	4798      	blx	r3
 80024b2:	e01f      	b.n	80024f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d01b      	beq.n	80024f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	4798      	blx	r3
 80024c4:	e016      	b.n	80024f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d107      	bne.n	80024e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f022 0208 	bic.w	r2, r2, #8
 80024e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d003      	beq.n	80024f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024f8:	2220      	movs	r2, #32
 80024fa:	409a      	lsls	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	4013      	ands	r3, r2
 8002500:	2b00      	cmp	r3, #0
 8002502:	f000 808f 	beq.w	8002624 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0310 	and.w	r3, r3, #16
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 8087 	beq.w	8002624 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800251a:	2220      	movs	r2, #32
 800251c:	409a      	lsls	r2, r3
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b05      	cmp	r3, #5
 800252c:	d136      	bne.n	800259c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f022 0216 	bic.w	r2, r2, #22
 800253c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	695a      	ldr	r2, [r3, #20]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800254c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002552:	2b00      	cmp	r3, #0
 8002554:	d103      	bne.n	800255e <HAL_DMA_IRQHandler+0x1da>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800255a:	2b00      	cmp	r3, #0
 800255c:	d007      	beq.n	800256e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f022 0208 	bic.w	r2, r2, #8
 800256c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002572:	223f      	movs	r2, #63	@ 0x3f
 8002574:	409a      	lsls	r2, r3
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2201      	movs	r2, #1
 800257e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800258e:	2b00      	cmp	r3, #0
 8002590:	d07e      	beq.n	8002690 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	4798      	blx	r3
        }
        return;
 800259a:	e079      	b.n	8002690 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d01d      	beq.n	80025e6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d10d      	bne.n	80025d4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d031      	beq.n	8002624 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	4798      	blx	r3
 80025c8:	e02c      	b.n	8002624 <HAL_DMA_IRQHandler+0x2a0>
 80025ca:	bf00      	nop
 80025cc:	20000000 	.word	0x20000000
 80025d0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d023      	beq.n	8002624 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	4798      	blx	r3
 80025e4:	e01e      	b.n	8002624 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d10f      	bne.n	8002614 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f022 0210 	bic.w	r2, r2, #16
 8002602:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002618:	2b00      	cmp	r3, #0
 800261a:	d003      	beq.n	8002624 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002628:	2b00      	cmp	r3, #0
 800262a:	d032      	beq.n	8002692 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	2b00      	cmp	r3, #0
 8002636:	d022      	beq.n	800267e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2205      	movs	r2, #5
 800263c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f022 0201 	bic.w	r2, r2, #1
 800264e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	3301      	adds	r3, #1
 8002654:	60bb      	str	r3, [r7, #8]
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	429a      	cmp	r2, r3
 800265a:	d307      	bcc.n	800266c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f2      	bne.n	8002650 <HAL_DMA_IRQHandler+0x2cc>
 800266a:	e000      	b.n	800266e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800266c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2201      	movs	r2, #1
 8002672:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002682:	2b00      	cmp	r3, #0
 8002684:	d005      	beq.n	8002692 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	4798      	blx	r3
 800268e:	e000      	b.n	8002692 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002690:	bf00      	nop
    }
  }
}
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002698:	b480      	push	{r7}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
 80026a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80026b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	683a      	ldr	r2, [r7, #0]
 80026bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	2b40      	cmp	r3, #64	@ 0x40
 80026c4:	d108      	bne.n	80026d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	68ba      	ldr	r2, [r7, #8]
 80026d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80026d6:	e007      	b.n	80026e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68ba      	ldr	r2, [r7, #8]
 80026de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	60da      	str	r2, [r3, #12]
}
 80026e8:	bf00      	nop
 80026ea:	3714      	adds	r7, #20
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	b2db      	uxtb	r3, r3
 8002702:	3b10      	subs	r3, #16
 8002704:	4a14      	ldr	r2, [pc, #80]	@ (8002758 <DMA_CalcBaseAndBitshift+0x64>)
 8002706:	fba2 2303 	umull	r2, r3, r2, r3
 800270a:	091b      	lsrs	r3, r3, #4
 800270c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800270e:	4a13      	ldr	r2, [pc, #76]	@ (800275c <DMA_CalcBaseAndBitshift+0x68>)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	4413      	add	r3, r2
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	461a      	mov	r2, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2b03      	cmp	r3, #3
 8002720:	d909      	bls.n	8002736 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800272a:	f023 0303 	bic.w	r3, r3, #3
 800272e:	1d1a      	adds	r2, r3, #4
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	659a      	str	r2, [r3, #88]	@ 0x58
 8002734:	e007      	b.n	8002746 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800273e:	f023 0303 	bic.w	r3, r3, #3
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800274a:	4618      	mov	r0, r3
 800274c:	3714      	adds	r7, #20
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	aaaaaaab 	.word	0xaaaaaaab
 800275c:	08004ec8 	.word	0x08004ec8

08002760 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002768:	2300      	movs	r3, #0
 800276a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002770:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d11f      	bne.n	80027ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	2b03      	cmp	r3, #3
 800277e:	d856      	bhi.n	800282e <DMA_CheckFifoParam+0xce>
 8002780:	a201      	add	r2, pc, #4	@ (adr r2, 8002788 <DMA_CheckFifoParam+0x28>)
 8002782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002786:	bf00      	nop
 8002788:	08002799 	.word	0x08002799
 800278c:	080027ab 	.word	0x080027ab
 8002790:	08002799 	.word	0x08002799
 8002794:	0800282f 	.word	0x0800282f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800279c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d046      	beq.n	8002832 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027a8:	e043      	b.n	8002832 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ae:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80027b2:	d140      	bne.n	8002836 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027b8:	e03d      	b.n	8002836 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	699b      	ldr	r3, [r3, #24]
 80027be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027c2:	d121      	bne.n	8002808 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	2b03      	cmp	r3, #3
 80027c8:	d837      	bhi.n	800283a <DMA_CheckFifoParam+0xda>
 80027ca:	a201      	add	r2, pc, #4	@ (adr r2, 80027d0 <DMA_CheckFifoParam+0x70>)
 80027cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027d0:	080027e1 	.word	0x080027e1
 80027d4:	080027e7 	.word	0x080027e7
 80027d8:	080027e1 	.word	0x080027e1
 80027dc:	080027f9 	.word	0x080027f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	73fb      	strb	r3, [r7, #15]
      break;
 80027e4:	e030      	b.n	8002848 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d025      	beq.n	800283e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027f6:	e022      	b.n	800283e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027fc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002800:	d11f      	bne.n	8002842 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002806:	e01c      	b.n	8002842 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	2b02      	cmp	r3, #2
 800280c:	d903      	bls.n	8002816 <DMA_CheckFifoParam+0xb6>
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	2b03      	cmp	r3, #3
 8002812:	d003      	beq.n	800281c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002814:	e018      	b.n	8002848 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	73fb      	strb	r3, [r7, #15]
      break;
 800281a:	e015      	b.n	8002848 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002820:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d00e      	beq.n	8002846 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	73fb      	strb	r3, [r7, #15]
      break;
 800282c:	e00b      	b.n	8002846 <DMA_CheckFifoParam+0xe6>
      break;
 800282e:	bf00      	nop
 8002830:	e00a      	b.n	8002848 <DMA_CheckFifoParam+0xe8>
      break;
 8002832:	bf00      	nop
 8002834:	e008      	b.n	8002848 <DMA_CheckFifoParam+0xe8>
      break;
 8002836:	bf00      	nop
 8002838:	e006      	b.n	8002848 <DMA_CheckFifoParam+0xe8>
      break;
 800283a:	bf00      	nop
 800283c:	e004      	b.n	8002848 <DMA_CheckFifoParam+0xe8>
      break;
 800283e:	bf00      	nop
 8002840:	e002      	b.n	8002848 <DMA_CheckFifoParam+0xe8>
      break;   
 8002842:	bf00      	nop
 8002844:	e000      	b.n	8002848 <DMA_CheckFifoParam+0xe8>
      break;
 8002846:	bf00      	nop
    }
  } 
  
  return status; 
 8002848:	7bfb      	ldrb	r3, [r7, #15]
}
 800284a:	4618      	mov	r0, r3
 800284c:	3714      	adds	r7, #20
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop

08002858 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002858:	b480      	push	{r7}
 800285a:	b089      	sub	sp, #36	@ 0x24
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002862:	2300      	movs	r3, #0
 8002864:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002866:	2300      	movs	r3, #0
 8002868:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800286a:	2300      	movs	r3, #0
 800286c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800286e:	2300      	movs	r3, #0
 8002870:	61fb      	str	r3, [r7, #28]
 8002872:	e159      	b.n	8002b28 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002874:	2201      	movs	r2, #1
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	fa02 f303 	lsl.w	r3, r2, r3
 800287c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	4013      	ands	r3, r2
 8002886:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002888:	693a      	ldr	r2, [r7, #16]
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	429a      	cmp	r2, r3
 800288e:	f040 8148 	bne.w	8002b22 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f003 0303 	and.w	r3, r3, #3
 800289a:	2b01      	cmp	r3, #1
 800289c:	d005      	beq.n	80028aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d130      	bne.n	800290c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	2203      	movs	r2, #3
 80028b6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ba:	43db      	mvns	r3, r3
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	4013      	ands	r3, r2
 80028c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	68da      	ldr	r2, [r3, #12]
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	69ba      	ldr	r2, [r7, #24]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028e0:	2201      	movs	r2, #1
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	43db      	mvns	r3, r3
 80028ea:	69ba      	ldr	r2, [r7, #24]
 80028ec:	4013      	ands	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	091b      	lsrs	r3, r3, #4
 80028f6:	f003 0201 	and.w	r2, r3, #1
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4313      	orrs	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f003 0303 	and.w	r3, r3, #3
 8002914:	2b03      	cmp	r3, #3
 8002916:	d017      	beq.n	8002948 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	2203      	movs	r2, #3
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	43db      	mvns	r3, r3
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	4013      	ands	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	4313      	orrs	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f003 0303 	and.w	r3, r3, #3
 8002950:	2b02      	cmp	r3, #2
 8002952:	d123      	bne.n	800299c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	08da      	lsrs	r2, r3, #3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	3208      	adds	r2, #8
 800295c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002960:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	220f      	movs	r2, #15
 800296c:	fa02 f303 	lsl.w	r3, r2, r3
 8002970:	43db      	mvns	r3, r3
 8002972:	69ba      	ldr	r2, [r7, #24]
 8002974:	4013      	ands	r3, r2
 8002976:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	691a      	ldr	r2, [r3, #16]
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	f003 0307 	and.w	r3, r3, #7
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	fa02 f303 	lsl.w	r3, r2, r3
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	4313      	orrs	r3, r2
 800298c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	08da      	lsrs	r2, r3, #3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	3208      	adds	r2, #8
 8002996:	69b9      	ldr	r1, [r7, #24]
 8002998:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	005b      	lsls	r3, r3, #1
 80029a6:	2203      	movs	r2, #3
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43db      	mvns	r3, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4013      	ands	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f003 0203 	and.w	r2, r3, #3
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f000 80a2 	beq.w	8002b22 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029de:	2300      	movs	r3, #0
 80029e0:	60fb      	str	r3, [r7, #12]
 80029e2:	4b57      	ldr	r3, [pc, #348]	@ (8002b40 <HAL_GPIO_Init+0x2e8>)
 80029e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029e6:	4a56      	ldr	r2, [pc, #344]	@ (8002b40 <HAL_GPIO_Init+0x2e8>)
 80029e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80029ee:	4b54      	ldr	r3, [pc, #336]	@ (8002b40 <HAL_GPIO_Init+0x2e8>)
 80029f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029fa:	4a52      	ldr	r2, [pc, #328]	@ (8002b44 <HAL_GPIO_Init+0x2ec>)
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	089b      	lsrs	r3, r3, #2
 8002a00:	3302      	adds	r3, #2
 8002a02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	f003 0303 	and.w	r3, r3, #3
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	220f      	movs	r2, #15
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	43db      	mvns	r3, r3
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a49      	ldr	r2, [pc, #292]	@ (8002b48 <HAL_GPIO_Init+0x2f0>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d019      	beq.n	8002a5a <HAL_GPIO_Init+0x202>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a48      	ldr	r2, [pc, #288]	@ (8002b4c <HAL_GPIO_Init+0x2f4>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d013      	beq.n	8002a56 <HAL_GPIO_Init+0x1fe>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a47      	ldr	r2, [pc, #284]	@ (8002b50 <HAL_GPIO_Init+0x2f8>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d00d      	beq.n	8002a52 <HAL_GPIO_Init+0x1fa>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a46      	ldr	r2, [pc, #280]	@ (8002b54 <HAL_GPIO_Init+0x2fc>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d007      	beq.n	8002a4e <HAL_GPIO_Init+0x1f6>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a45      	ldr	r2, [pc, #276]	@ (8002b58 <HAL_GPIO_Init+0x300>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d101      	bne.n	8002a4a <HAL_GPIO_Init+0x1f2>
 8002a46:	2304      	movs	r3, #4
 8002a48:	e008      	b.n	8002a5c <HAL_GPIO_Init+0x204>
 8002a4a:	2307      	movs	r3, #7
 8002a4c:	e006      	b.n	8002a5c <HAL_GPIO_Init+0x204>
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e004      	b.n	8002a5c <HAL_GPIO_Init+0x204>
 8002a52:	2302      	movs	r3, #2
 8002a54:	e002      	b.n	8002a5c <HAL_GPIO_Init+0x204>
 8002a56:	2301      	movs	r3, #1
 8002a58:	e000      	b.n	8002a5c <HAL_GPIO_Init+0x204>
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	69fa      	ldr	r2, [r7, #28]
 8002a5e:	f002 0203 	and.w	r2, r2, #3
 8002a62:	0092      	lsls	r2, r2, #2
 8002a64:	4093      	lsls	r3, r2
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a6c:	4935      	ldr	r1, [pc, #212]	@ (8002b44 <HAL_GPIO_Init+0x2ec>)
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	089b      	lsrs	r3, r3, #2
 8002a72:	3302      	adds	r3, #2
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a7a:	4b38      	ldr	r3, [pc, #224]	@ (8002b5c <HAL_GPIO_Init+0x304>)
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	43db      	mvns	r3, r3
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	4013      	ands	r3, r2
 8002a88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d003      	beq.n	8002a9e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002a96:	69ba      	ldr	r2, [r7, #24]
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a9e:	4a2f      	ldr	r2, [pc, #188]	@ (8002b5c <HAL_GPIO_Init+0x304>)
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002aa4:	4b2d      	ldr	r3, [pc, #180]	@ (8002b5c <HAL_GPIO_Init+0x304>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	43db      	mvns	r3, r3
 8002aae:	69ba      	ldr	r2, [r7, #24]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d003      	beq.n	8002ac8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ac0:	69ba      	ldr	r2, [r7, #24]
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ac8:	4a24      	ldr	r2, [pc, #144]	@ (8002b5c <HAL_GPIO_Init+0x304>)
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ace:	4b23      	ldr	r3, [pc, #140]	@ (8002b5c <HAL_GPIO_Init+0x304>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	43db      	mvns	r3, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4013      	ands	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d003      	beq.n	8002af2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002af2:	4a1a      	ldr	r2, [pc, #104]	@ (8002b5c <HAL_GPIO_Init+0x304>)
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002af8:	4b18      	ldr	r3, [pc, #96]	@ (8002b5c <HAL_GPIO_Init+0x304>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	43db      	mvns	r3, r3
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	4013      	ands	r3, r2
 8002b06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d003      	beq.n	8002b1c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b1c:	4a0f      	ldr	r2, [pc, #60]	@ (8002b5c <HAL_GPIO_Init+0x304>)
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b22:	69fb      	ldr	r3, [r7, #28]
 8002b24:	3301      	adds	r3, #1
 8002b26:	61fb      	str	r3, [r7, #28]
 8002b28:	69fb      	ldr	r3, [r7, #28]
 8002b2a:	2b0f      	cmp	r3, #15
 8002b2c:	f67f aea2 	bls.w	8002874 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b30:	bf00      	nop
 8002b32:	bf00      	nop
 8002b34:	3724      	adds	r7, #36	@ 0x24
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	40023800 	.word	0x40023800
 8002b44:	40013800 	.word	0x40013800
 8002b48:	40020000 	.word	0x40020000
 8002b4c:	40020400 	.word	0x40020400
 8002b50:	40020800 	.word	0x40020800
 8002b54:	40020c00 	.word	0x40020c00
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	40013c00 	.word	0x40013c00

08002b60 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b087      	sub	sp, #28
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002b72:	2300      	movs	r3, #0
 8002b74:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b76:	2300      	movs	r3, #0
 8002b78:	617b      	str	r3, [r7, #20]
 8002b7a:	e0bb      	b.n	8002cf4 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002b86:	683a      	ldr	r2, [r7, #0]
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	429a      	cmp	r2, r3
 8002b94:	f040 80ab 	bne.w	8002cee <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002b98:	4a5c      	ldr	r2, [pc, #368]	@ (8002d0c <HAL_GPIO_DeInit+0x1ac>)
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	089b      	lsrs	r3, r3, #2
 8002b9e:	3302      	adds	r3, #2
 8002ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ba4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	f003 0303 	and.w	r3, r3, #3
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	220f      	movs	r2, #15
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	68ba      	ldr	r2, [r7, #8]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a54      	ldr	r2, [pc, #336]	@ (8002d10 <HAL_GPIO_DeInit+0x1b0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d019      	beq.n	8002bf6 <HAL_GPIO_DeInit+0x96>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a53      	ldr	r2, [pc, #332]	@ (8002d14 <HAL_GPIO_DeInit+0x1b4>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d013      	beq.n	8002bf2 <HAL_GPIO_DeInit+0x92>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a52      	ldr	r2, [pc, #328]	@ (8002d18 <HAL_GPIO_DeInit+0x1b8>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d00d      	beq.n	8002bee <HAL_GPIO_DeInit+0x8e>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a51      	ldr	r2, [pc, #324]	@ (8002d1c <HAL_GPIO_DeInit+0x1bc>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d007      	beq.n	8002bea <HAL_GPIO_DeInit+0x8a>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a50      	ldr	r2, [pc, #320]	@ (8002d20 <HAL_GPIO_DeInit+0x1c0>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d101      	bne.n	8002be6 <HAL_GPIO_DeInit+0x86>
 8002be2:	2304      	movs	r3, #4
 8002be4:	e008      	b.n	8002bf8 <HAL_GPIO_DeInit+0x98>
 8002be6:	2307      	movs	r3, #7
 8002be8:	e006      	b.n	8002bf8 <HAL_GPIO_DeInit+0x98>
 8002bea:	2303      	movs	r3, #3
 8002bec:	e004      	b.n	8002bf8 <HAL_GPIO_DeInit+0x98>
 8002bee:	2302      	movs	r3, #2
 8002bf0:	e002      	b.n	8002bf8 <HAL_GPIO_DeInit+0x98>
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	e000      	b.n	8002bf8 <HAL_GPIO_DeInit+0x98>
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	697a      	ldr	r2, [r7, #20]
 8002bfa:	f002 0203 	and.w	r2, r2, #3
 8002bfe:	0092      	lsls	r2, r2, #2
 8002c00:	4093      	lsls	r3, r2
 8002c02:	68ba      	ldr	r2, [r7, #8]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d132      	bne.n	8002c6e <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002c08:	4b46      	ldr	r3, [pc, #280]	@ (8002d24 <HAL_GPIO_DeInit+0x1c4>)
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	43db      	mvns	r3, r3
 8002c10:	4944      	ldr	r1, [pc, #272]	@ (8002d24 <HAL_GPIO_DeInit+0x1c4>)
 8002c12:	4013      	ands	r3, r2
 8002c14:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002c16:	4b43      	ldr	r3, [pc, #268]	@ (8002d24 <HAL_GPIO_DeInit+0x1c4>)
 8002c18:	685a      	ldr	r2, [r3, #4]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	43db      	mvns	r3, r3
 8002c1e:	4941      	ldr	r1, [pc, #260]	@ (8002d24 <HAL_GPIO_DeInit+0x1c4>)
 8002c20:	4013      	ands	r3, r2
 8002c22:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002c24:	4b3f      	ldr	r3, [pc, #252]	@ (8002d24 <HAL_GPIO_DeInit+0x1c4>)
 8002c26:	68da      	ldr	r2, [r3, #12]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	43db      	mvns	r3, r3
 8002c2c:	493d      	ldr	r1, [pc, #244]	@ (8002d24 <HAL_GPIO_DeInit+0x1c4>)
 8002c2e:	4013      	ands	r3, r2
 8002c30:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002c32:	4b3c      	ldr	r3, [pc, #240]	@ (8002d24 <HAL_GPIO_DeInit+0x1c4>)
 8002c34:	689a      	ldr	r2, [r3, #8]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	493a      	ldr	r1, [pc, #232]	@ (8002d24 <HAL_GPIO_DeInit+0x1c4>)
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	f003 0303 	and.w	r3, r3, #3
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	220f      	movs	r2, #15
 8002c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002c50:	4a2e      	ldr	r2, [pc, #184]	@ (8002d0c <HAL_GPIO_DeInit+0x1ac>)
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	089b      	lsrs	r3, r3, #2
 8002c56:	3302      	adds	r3, #2
 8002c58:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	482a      	ldr	r0, [pc, #168]	@ (8002d0c <HAL_GPIO_DeInit+0x1ac>)
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	089b      	lsrs	r3, r3, #2
 8002c66:	400a      	ands	r2, r1
 8002c68:	3302      	adds	r3, #2
 8002c6a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	005b      	lsls	r3, r3, #1
 8002c76:	2103      	movs	r1, #3
 8002c78:	fa01 f303 	lsl.w	r3, r1, r3
 8002c7c:	43db      	mvns	r3, r3
 8002c7e:	401a      	ands	r2, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	08da      	lsrs	r2, r3, #3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	3208      	adds	r2, #8
 8002c8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	220f      	movs	r2, #15
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	43db      	mvns	r3, r3
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	08d2      	lsrs	r2, r2, #3
 8002ca4:	4019      	ands	r1, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	3208      	adds	r2, #8
 8002caa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	68da      	ldr	r2, [r3, #12]
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	2103      	movs	r1, #3
 8002cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	401a      	ands	r2, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685a      	ldr	r2, [r3, #4]
 8002cc8:	2101      	movs	r1, #1
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd0:	43db      	mvns	r3, r3
 8002cd2:	401a      	ands	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	2103      	movs	r1, #3
 8002ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	401a      	ands	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	617b      	str	r3, [r7, #20]
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	2b0f      	cmp	r3, #15
 8002cf8:	f67f af40 	bls.w	8002b7c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002cfc:	bf00      	nop
 8002cfe:	bf00      	nop
 8002d00:	371c      	adds	r7, #28
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	40013800 	.word	0x40013800
 8002d10:	40020000 	.word	0x40020000
 8002d14:	40020400 	.word	0x40020400
 8002d18:	40020800 	.word	0x40020800
 8002d1c:	40020c00 	.word	0x40020c00
 8002d20:	40021000 	.word	0x40021000
 8002d24:	40013c00 	.word	0x40013c00

08002d28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	460b      	mov	r3, r1
 8002d32:	807b      	strh	r3, [r7, #2]
 8002d34:	4613      	mov	r3, r2
 8002d36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d38:	787b      	ldrb	r3, [r7, #1]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d3e:	887a      	ldrh	r2, [r7, #2]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d44:	e003      	b.n	8002d4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d46:	887b      	ldrh	r3, [r7, #2]
 8002d48:	041a      	lsls	r2, r3, #16
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	619a      	str	r2, [r3, #24]
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b085      	sub	sp, #20
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
 8002d62:	460b      	mov	r3, r1
 8002d64:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d6c:	887a      	ldrh	r2, [r7, #2]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	4013      	ands	r3, r2
 8002d72:	041a      	lsls	r2, r3, #16
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	43d9      	mvns	r1, r3
 8002d78:	887b      	ldrh	r3, [r7, #2]
 8002d7a:	400b      	ands	r3, r1
 8002d7c:	431a      	orrs	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	619a      	str	r2, [r3, #24]
}
 8002d82:	bf00      	nop
 8002d84:	3714      	adds	r7, #20
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
	...

08002d90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b086      	sub	sp, #24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d101      	bne.n	8002da2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e267      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d075      	beq.n	8002e9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002dae:	4b88      	ldr	r3, [pc, #544]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	f003 030c 	and.w	r3, r3, #12
 8002db6:	2b04      	cmp	r3, #4
 8002db8:	d00c      	beq.n	8002dd4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dba:	4b85      	ldr	r3, [pc, #532]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002dc2:	2b08      	cmp	r3, #8
 8002dc4:	d112      	bne.n	8002dec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dc6:	4b82      	ldr	r3, [pc, #520]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002dd2:	d10b      	bne.n	8002dec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dd4:	4b7e      	ldr	r3, [pc, #504]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d05b      	beq.n	8002e98 <HAL_RCC_OscConfig+0x108>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d157      	bne.n	8002e98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e242      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002df4:	d106      	bne.n	8002e04 <HAL_RCC_OscConfig+0x74>
 8002df6:	4b76      	ldr	r3, [pc, #472]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a75      	ldr	r2, [pc, #468]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002dfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e00:	6013      	str	r3, [r2, #0]
 8002e02:	e01d      	b.n	8002e40 <HAL_RCC_OscConfig+0xb0>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e0c:	d10c      	bne.n	8002e28 <HAL_RCC_OscConfig+0x98>
 8002e0e:	4b70      	ldr	r3, [pc, #448]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a6f      	ldr	r2, [pc, #444]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002e14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e18:	6013      	str	r3, [r2, #0]
 8002e1a:	4b6d      	ldr	r3, [pc, #436]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a6c      	ldr	r2, [pc, #432]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002e20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e24:	6013      	str	r3, [r2, #0]
 8002e26:	e00b      	b.n	8002e40 <HAL_RCC_OscConfig+0xb0>
 8002e28:	4b69      	ldr	r3, [pc, #420]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a68      	ldr	r2, [pc, #416]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002e2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e32:	6013      	str	r3, [r2, #0]
 8002e34:	4b66      	ldr	r3, [pc, #408]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a65      	ldr	r2, [pc, #404]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002e3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d013      	beq.n	8002e70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e48:	f7fe fff6 	bl	8001e38 <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e50:	f7fe fff2 	bl	8001e38 <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b64      	cmp	r3, #100	@ 0x64
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e207      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e62:	4b5b      	ldr	r3, [pc, #364]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d0f0      	beq.n	8002e50 <HAL_RCC_OscConfig+0xc0>
 8002e6e:	e014      	b.n	8002e9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e70:	f7fe ffe2 	bl	8001e38 <HAL_GetTick>
 8002e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e78:	f7fe ffde 	bl	8001e38 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b64      	cmp	r3, #100	@ 0x64
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e1f3      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e8a:	4b51      	ldr	r3, [pc, #324]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1f0      	bne.n	8002e78 <HAL_RCC_OscConfig+0xe8>
 8002e96:	e000      	b.n	8002e9a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d063      	beq.n	8002f6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002ea6:	4b4a      	ldr	r3, [pc, #296]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f003 030c 	and.w	r3, r3, #12
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d00b      	beq.n	8002eca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002eb2:	4b47      	ldr	r3, [pc, #284]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002eba:	2b08      	cmp	r3, #8
 8002ebc:	d11c      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ebe:	4b44      	ldr	r3, [pc, #272]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d116      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eca:	4b41      	ldr	r3, [pc, #260]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d005      	beq.n	8002ee2 <HAL_RCC_OscConfig+0x152>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d001      	beq.n	8002ee2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e1c7      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ee2:	4b3b      	ldr	r3, [pc, #236]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	00db      	lsls	r3, r3, #3
 8002ef0:	4937      	ldr	r1, [pc, #220]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ef6:	e03a      	b.n	8002f6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d020      	beq.n	8002f42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f00:	4b34      	ldr	r3, [pc, #208]	@ (8002fd4 <HAL_RCC_OscConfig+0x244>)
 8002f02:	2201      	movs	r2, #1
 8002f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f06:	f7fe ff97 	bl	8001e38 <HAL_GetTick>
 8002f0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f0c:	e008      	b.n	8002f20 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f0e:	f7fe ff93 	bl	8001e38 <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d901      	bls.n	8002f20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e1a8      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f20:	4b2b      	ldr	r3, [pc, #172]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d0f0      	beq.n	8002f0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f2c:	4b28      	ldr	r3, [pc, #160]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	691b      	ldr	r3, [r3, #16]
 8002f38:	00db      	lsls	r3, r3, #3
 8002f3a:	4925      	ldr	r1, [pc, #148]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	600b      	str	r3, [r1, #0]
 8002f40:	e015      	b.n	8002f6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f42:	4b24      	ldr	r3, [pc, #144]	@ (8002fd4 <HAL_RCC_OscConfig+0x244>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f48:	f7fe ff76 	bl	8001e38 <HAL_GetTick>
 8002f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f4e:	e008      	b.n	8002f62 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f50:	f7fe ff72 	bl	8001e38 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e187      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f62:	4b1b      	ldr	r3, [pc, #108]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d1f0      	bne.n	8002f50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0308 	and.w	r3, r3, #8
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d036      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d016      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f82:	4b15      	ldr	r3, [pc, #84]	@ (8002fd8 <HAL_RCC_OscConfig+0x248>)
 8002f84:	2201      	movs	r2, #1
 8002f86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f88:	f7fe ff56 	bl	8001e38 <HAL_GetTick>
 8002f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f8e:	e008      	b.n	8002fa2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f90:	f7fe ff52 	bl	8001e38 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e167      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fa2:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd0 <HAL_RCC_OscConfig+0x240>)
 8002fa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d0f0      	beq.n	8002f90 <HAL_RCC_OscConfig+0x200>
 8002fae:	e01b      	b.n	8002fe8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fb0:	4b09      	ldr	r3, [pc, #36]	@ (8002fd8 <HAL_RCC_OscConfig+0x248>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fb6:	f7fe ff3f 	bl	8001e38 <HAL_GetTick>
 8002fba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fbc:	e00e      	b.n	8002fdc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fbe:	f7fe ff3b 	bl	8001e38 <HAL_GetTick>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d907      	bls.n	8002fdc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e150      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	42470000 	.word	0x42470000
 8002fd8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fdc:	4b88      	ldr	r3, [pc, #544]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 8002fde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fe0:	f003 0302 	and.w	r3, r3, #2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1ea      	bne.n	8002fbe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f003 0304 	and.w	r3, r3, #4
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	f000 8097 	beq.w	8003124 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ffa:	4b81      	ldr	r3, [pc, #516]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d10f      	bne.n	8003026 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003006:	2300      	movs	r3, #0
 8003008:	60bb      	str	r3, [r7, #8]
 800300a:	4b7d      	ldr	r3, [pc, #500]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 800300c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300e:	4a7c      	ldr	r2, [pc, #496]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 8003010:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003014:	6413      	str	r3, [r2, #64]	@ 0x40
 8003016:	4b7a      	ldr	r3, [pc, #488]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 8003018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800301e:	60bb      	str	r3, [r7, #8]
 8003020:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003022:	2301      	movs	r3, #1
 8003024:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003026:	4b77      	ldr	r3, [pc, #476]	@ (8003204 <HAL_RCC_OscConfig+0x474>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800302e:	2b00      	cmp	r3, #0
 8003030:	d118      	bne.n	8003064 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003032:	4b74      	ldr	r3, [pc, #464]	@ (8003204 <HAL_RCC_OscConfig+0x474>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a73      	ldr	r2, [pc, #460]	@ (8003204 <HAL_RCC_OscConfig+0x474>)
 8003038:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800303c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800303e:	f7fe fefb 	bl	8001e38 <HAL_GetTick>
 8003042:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003044:	e008      	b.n	8003058 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003046:	f7fe fef7 	bl	8001e38 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b02      	cmp	r3, #2
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e10c      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003058:	4b6a      	ldr	r3, [pc, #424]	@ (8003204 <HAL_RCC_OscConfig+0x474>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003060:	2b00      	cmp	r3, #0
 8003062:	d0f0      	beq.n	8003046 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d106      	bne.n	800307a <HAL_RCC_OscConfig+0x2ea>
 800306c:	4b64      	ldr	r3, [pc, #400]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 800306e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003070:	4a63      	ldr	r2, [pc, #396]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 8003072:	f043 0301 	orr.w	r3, r3, #1
 8003076:	6713      	str	r3, [r2, #112]	@ 0x70
 8003078:	e01c      	b.n	80030b4 <HAL_RCC_OscConfig+0x324>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	2b05      	cmp	r3, #5
 8003080:	d10c      	bne.n	800309c <HAL_RCC_OscConfig+0x30c>
 8003082:	4b5f      	ldr	r3, [pc, #380]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 8003084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003086:	4a5e      	ldr	r2, [pc, #376]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 8003088:	f043 0304 	orr.w	r3, r3, #4
 800308c:	6713      	str	r3, [r2, #112]	@ 0x70
 800308e:	4b5c      	ldr	r3, [pc, #368]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 8003090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003092:	4a5b      	ldr	r2, [pc, #364]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 8003094:	f043 0301 	orr.w	r3, r3, #1
 8003098:	6713      	str	r3, [r2, #112]	@ 0x70
 800309a:	e00b      	b.n	80030b4 <HAL_RCC_OscConfig+0x324>
 800309c:	4b58      	ldr	r3, [pc, #352]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 800309e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030a0:	4a57      	ldr	r2, [pc, #348]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 80030a2:	f023 0301 	bic.w	r3, r3, #1
 80030a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80030a8:	4b55      	ldr	r3, [pc, #340]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 80030aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ac:	4a54      	ldr	r2, [pc, #336]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 80030ae:	f023 0304 	bic.w	r3, r3, #4
 80030b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d015      	beq.n	80030e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030bc:	f7fe febc 	bl	8001e38 <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030c2:	e00a      	b.n	80030da <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030c4:	f7fe feb8 	bl	8001e38 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d901      	bls.n	80030da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e0cb      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030da:	4b49      	ldr	r3, [pc, #292]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 80030dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d0ee      	beq.n	80030c4 <HAL_RCC_OscConfig+0x334>
 80030e6:	e014      	b.n	8003112 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030e8:	f7fe fea6 	bl	8001e38 <HAL_GetTick>
 80030ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030ee:	e00a      	b.n	8003106 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030f0:	f7fe fea2 	bl	8001e38 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030fe:	4293      	cmp	r3, r2
 8003100:	d901      	bls.n	8003106 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e0b5      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003106:	4b3e      	ldr	r3, [pc, #248]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 8003108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800310a:	f003 0302 	and.w	r3, r3, #2
 800310e:	2b00      	cmp	r3, #0
 8003110:	d1ee      	bne.n	80030f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003112:	7dfb      	ldrb	r3, [r7, #23]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d105      	bne.n	8003124 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003118:	4b39      	ldr	r3, [pc, #228]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 800311a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311c:	4a38      	ldr	r2, [pc, #224]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 800311e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003122:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	2b00      	cmp	r3, #0
 800312a:	f000 80a1 	beq.w	8003270 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800312e:	4b34      	ldr	r3, [pc, #208]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f003 030c 	and.w	r3, r3, #12
 8003136:	2b08      	cmp	r3, #8
 8003138:	d05c      	beq.n	80031f4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	2b02      	cmp	r3, #2
 8003140:	d141      	bne.n	80031c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003142:	4b31      	ldr	r3, [pc, #196]	@ (8003208 <HAL_RCC_OscConfig+0x478>)
 8003144:	2200      	movs	r2, #0
 8003146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003148:	f7fe fe76 	bl	8001e38 <HAL_GetTick>
 800314c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800314e:	e008      	b.n	8003162 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003150:	f7fe fe72 	bl	8001e38 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b02      	cmp	r3, #2
 800315c:	d901      	bls.n	8003162 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e087      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003162:	4b27      	ldr	r3, [pc, #156]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d1f0      	bne.n	8003150 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	69da      	ldr	r2, [r3, #28]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	431a      	orrs	r2, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800317c:	019b      	lsls	r3, r3, #6
 800317e:	431a      	orrs	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003184:	085b      	lsrs	r3, r3, #1
 8003186:	3b01      	subs	r3, #1
 8003188:	041b      	lsls	r3, r3, #16
 800318a:	431a      	orrs	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003190:	061b      	lsls	r3, r3, #24
 8003192:	491b      	ldr	r1, [pc, #108]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 8003194:	4313      	orrs	r3, r2
 8003196:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003198:	4b1b      	ldr	r3, [pc, #108]	@ (8003208 <HAL_RCC_OscConfig+0x478>)
 800319a:	2201      	movs	r2, #1
 800319c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319e:	f7fe fe4b 	bl	8001e38 <HAL_GetTick>
 80031a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031a4:	e008      	b.n	80031b8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a6:	f7fe fe47 	bl	8001e38 <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d901      	bls.n	80031b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80031b4:	2303      	movs	r3, #3
 80031b6:	e05c      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031b8:	4b11      	ldr	r3, [pc, #68]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d0f0      	beq.n	80031a6 <HAL_RCC_OscConfig+0x416>
 80031c4:	e054      	b.n	8003270 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031c6:	4b10      	ldr	r3, [pc, #64]	@ (8003208 <HAL_RCC_OscConfig+0x478>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031cc:	f7fe fe34 	bl	8001e38 <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031d2:	e008      	b.n	80031e6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031d4:	f7fe fe30 	bl	8001e38 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e045      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031e6:	4b06      	ldr	r3, [pc, #24]	@ (8003200 <HAL_RCC_OscConfig+0x470>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d1f0      	bne.n	80031d4 <HAL_RCC_OscConfig+0x444>
 80031f2:	e03d      	b.n	8003270 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d107      	bne.n	800320c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e038      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
 8003200:	40023800 	.word	0x40023800
 8003204:	40007000 	.word	0x40007000
 8003208:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800320c:	4b1b      	ldr	r3, [pc, #108]	@ (800327c <HAL_RCC_OscConfig+0x4ec>)
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	2b01      	cmp	r3, #1
 8003218:	d028      	beq.n	800326c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003224:	429a      	cmp	r2, r3
 8003226:	d121      	bne.n	800326c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003232:	429a      	cmp	r2, r3
 8003234:	d11a      	bne.n	800326c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003236:	68fa      	ldr	r2, [r7, #12]
 8003238:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800323c:	4013      	ands	r3, r2
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003242:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003244:	4293      	cmp	r3, r2
 8003246:	d111      	bne.n	800326c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003252:	085b      	lsrs	r3, r3, #1
 8003254:	3b01      	subs	r3, #1
 8003256:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003258:	429a      	cmp	r2, r3
 800325a:	d107      	bne.n	800326c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003266:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003268:	429a      	cmp	r2, r3
 800326a:	d001      	beq.n	8003270 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e000      	b.n	8003272 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	3718      	adds	r7, #24
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	40023800 	.word	0x40023800

08003280 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e0cc      	b.n	800342e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003294:	4b68      	ldr	r3, [pc, #416]	@ (8003438 <HAL_RCC_ClockConfig+0x1b8>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0307 	and.w	r3, r3, #7
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d90c      	bls.n	80032bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032a2:	4b65      	ldr	r3, [pc, #404]	@ (8003438 <HAL_RCC_ClockConfig+0x1b8>)
 80032a4:	683a      	ldr	r2, [r7, #0]
 80032a6:	b2d2      	uxtb	r2, r2
 80032a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032aa:	4b63      	ldr	r3, [pc, #396]	@ (8003438 <HAL_RCC_ClockConfig+0x1b8>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0307 	and.w	r3, r3, #7
 80032b2:	683a      	ldr	r2, [r7, #0]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d001      	beq.n	80032bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e0b8      	b.n	800342e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d020      	beq.n	800330a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0304 	and.w	r3, r3, #4
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d005      	beq.n	80032e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032d4:	4b59      	ldr	r3, [pc, #356]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	4a58      	ldr	r2, [pc, #352]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80032da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80032de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0308 	and.w	r3, r3, #8
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d005      	beq.n	80032f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032ec:	4b53      	ldr	r3, [pc, #332]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	4a52      	ldr	r2, [pc, #328]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80032f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80032f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032f8:	4b50      	ldr	r3, [pc, #320]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	494d      	ldr	r1, [pc, #308]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 8003306:	4313      	orrs	r3, r2
 8003308:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	2b00      	cmp	r3, #0
 8003314:	d044      	beq.n	80033a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d107      	bne.n	800332e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800331e:	4b47      	ldr	r3, [pc, #284]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d119      	bne.n	800335e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e07f      	b.n	800342e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	2b02      	cmp	r3, #2
 8003334:	d003      	beq.n	800333e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800333a:	2b03      	cmp	r3, #3
 800333c:	d107      	bne.n	800334e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800333e:	4b3f      	ldr	r3, [pc, #252]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d109      	bne.n	800335e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e06f      	b.n	800342e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800334e:	4b3b      	ldr	r3, [pc, #236]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e067      	b.n	800342e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800335e:	4b37      	ldr	r3, [pc, #220]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	f023 0203 	bic.w	r2, r3, #3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	4934      	ldr	r1, [pc, #208]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 800336c:	4313      	orrs	r3, r2
 800336e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003370:	f7fe fd62 	bl	8001e38 <HAL_GetTick>
 8003374:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003376:	e00a      	b.n	800338e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003378:	f7fe fd5e 	bl	8001e38 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003386:	4293      	cmp	r3, r2
 8003388:	d901      	bls.n	800338e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e04f      	b.n	800342e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800338e:	4b2b      	ldr	r3, [pc, #172]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	f003 020c 	and.w	r2, r3, #12
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	429a      	cmp	r2, r3
 800339e:	d1eb      	bne.n	8003378 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033a0:	4b25      	ldr	r3, [pc, #148]	@ (8003438 <HAL_RCC_ClockConfig+0x1b8>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0307 	and.w	r3, r3, #7
 80033a8:	683a      	ldr	r2, [r7, #0]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d20c      	bcs.n	80033c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ae:	4b22      	ldr	r3, [pc, #136]	@ (8003438 <HAL_RCC_ClockConfig+0x1b8>)
 80033b0:	683a      	ldr	r2, [r7, #0]
 80033b2:	b2d2      	uxtb	r2, r2
 80033b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033b6:	4b20      	ldr	r3, [pc, #128]	@ (8003438 <HAL_RCC_ClockConfig+0x1b8>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0307 	and.w	r3, r3, #7
 80033be:	683a      	ldr	r2, [r7, #0]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d001      	beq.n	80033c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e032      	b.n	800342e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d008      	beq.n	80033e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033d4:	4b19      	ldr	r3, [pc, #100]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	4916      	ldr	r1, [pc, #88]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0308 	and.w	r3, r3, #8
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d009      	beq.n	8003406 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033f2:	4b12      	ldr	r3, [pc, #72]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	00db      	lsls	r3, r3, #3
 8003400:	490e      	ldr	r1, [pc, #56]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 8003402:	4313      	orrs	r3, r2
 8003404:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003406:	f000 f821 	bl	800344c <HAL_RCC_GetSysClockFreq>
 800340a:	4602      	mov	r2, r0
 800340c:	4b0b      	ldr	r3, [pc, #44]	@ (800343c <HAL_RCC_ClockConfig+0x1bc>)
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	091b      	lsrs	r3, r3, #4
 8003412:	f003 030f 	and.w	r3, r3, #15
 8003416:	490a      	ldr	r1, [pc, #40]	@ (8003440 <HAL_RCC_ClockConfig+0x1c0>)
 8003418:	5ccb      	ldrb	r3, [r1, r3]
 800341a:	fa22 f303 	lsr.w	r3, r2, r3
 800341e:	4a09      	ldr	r2, [pc, #36]	@ (8003444 <HAL_RCC_ClockConfig+0x1c4>)
 8003420:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003422:	4b09      	ldr	r3, [pc, #36]	@ (8003448 <HAL_RCC_ClockConfig+0x1c8>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4618      	mov	r0, r3
 8003428:	f7fe fcc2 	bl	8001db0 <HAL_InitTick>

  return HAL_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3710      	adds	r7, #16
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	40023c00 	.word	0x40023c00
 800343c:	40023800 	.word	0x40023800
 8003440:	08004eb8 	.word	0x08004eb8
 8003444:	20000000 	.word	0x20000000
 8003448:	20000004 	.word	0x20000004

0800344c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800344c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003450:	b090      	sub	sp, #64	@ 0x40
 8003452:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003454:	2300      	movs	r3, #0
 8003456:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003458:	2300      	movs	r3, #0
 800345a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800345c:	2300      	movs	r3, #0
 800345e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003460:	2300      	movs	r3, #0
 8003462:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003464:	4b59      	ldr	r3, [pc, #356]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x180>)
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	f003 030c 	and.w	r3, r3, #12
 800346c:	2b08      	cmp	r3, #8
 800346e:	d00d      	beq.n	800348c <HAL_RCC_GetSysClockFreq+0x40>
 8003470:	2b08      	cmp	r3, #8
 8003472:	f200 80a1 	bhi.w	80035b8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003476:	2b00      	cmp	r3, #0
 8003478:	d002      	beq.n	8003480 <HAL_RCC_GetSysClockFreq+0x34>
 800347a:	2b04      	cmp	r3, #4
 800347c:	d003      	beq.n	8003486 <HAL_RCC_GetSysClockFreq+0x3a>
 800347e:	e09b      	b.n	80035b8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003480:	4b53      	ldr	r3, [pc, #332]	@ (80035d0 <HAL_RCC_GetSysClockFreq+0x184>)
 8003482:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003484:	e09b      	b.n	80035be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003486:	4b53      	ldr	r3, [pc, #332]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x188>)
 8003488:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800348a:	e098      	b.n	80035be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800348c:	4b4f      	ldr	r3, [pc, #316]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x180>)
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003494:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003496:	4b4d      	ldr	r3, [pc, #308]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x180>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d028      	beq.n	80034f4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034a2:	4b4a      	ldr	r3, [pc, #296]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x180>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	099b      	lsrs	r3, r3, #6
 80034a8:	2200      	movs	r2, #0
 80034aa:	623b      	str	r3, [r7, #32]
 80034ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80034ae:	6a3b      	ldr	r3, [r7, #32]
 80034b0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80034b4:	2100      	movs	r1, #0
 80034b6:	4b47      	ldr	r3, [pc, #284]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80034b8:	fb03 f201 	mul.w	r2, r3, r1
 80034bc:	2300      	movs	r3, #0
 80034be:	fb00 f303 	mul.w	r3, r0, r3
 80034c2:	4413      	add	r3, r2
 80034c4:	4a43      	ldr	r2, [pc, #268]	@ (80035d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80034c6:	fba0 1202 	umull	r1, r2, r0, r2
 80034ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034cc:	460a      	mov	r2, r1
 80034ce:	62ba      	str	r2, [r7, #40]	@ 0x28
 80034d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80034d2:	4413      	add	r3, r2
 80034d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034d8:	2200      	movs	r2, #0
 80034da:	61bb      	str	r3, [r7, #24]
 80034dc:	61fa      	str	r2, [r7, #28]
 80034de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034e2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80034e6:	f7fc fecb 	bl	8000280 <__aeabi_uldivmod>
 80034ea:	4602      	mov	r2, r0
 80034ec:	460b      	mov	r3, r1
 80034ee:	4613      	mov	r3, r2
 80034f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80034f2:	e053      	b.n	800359c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034f4:	4b35      	ldr	r3, [pc, #212]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x180>)
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	099b      	lsrs	r3, r3, #6
 80034fa:	2200      	movs	r2, #0
 80034fc:	613b      	str	r3, [r7, #16]
 80034fe:	617a      	str	r2, [r7, #20]
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003506:	f04f 0b00 	mov.w	fp, #0
 800350a:	4652      	mov	r2, sl
 800350c:	465b      	mov	r3, fp
 800350e:	f04f 0000 	mov.w	r0, #0
 8003512:	f04f 0100 	mov.w	r1, #0
 8003516:	0159      	lsls	r1, r3, #5
 8003518:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800351c:	0150      	lsls	r0, r2, #5
 800351e:	4602      	mov	r2, r0
 8003520:	460b      	mov	r3, r1
 8003522:	ebb2 080a 	subs.w	r8, r2, sl
 8003526:	eb63 090b 	sbc.w	r9, r3, fp
 800352a:	f04f 0200 	mov.w	r2, #0
 800352e:	f04f 0300 	mov.w	r3, #0
 8003532:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003536:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800353a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800353e:	ebb2 0408 	subs.w	r4, r2, r8
 8003542:	eb63 0509 	sbc.w	r5, r3, r9
 8003546:	f04f 0200 	mov.w	r2, #0
 800354a:	f04f 0300 	mov.w	r3, #0
 800354e:	00eb      	lsls	r3, r5, #3
 8003550:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003554:	00e2      	lsls	r2, r4, #3
 8003556:	4614      	mov	r4, r2
 8003558:	461d      	mov	r5, r3
 800355a:	eb14 030a 	adds.w	r3, r4, sl
 800355e:	603b      	str	r3, [r7, #0]
 8003560:	eb45 030b 	adc.w	r3, r5, fp
 8003564:	607b      	str	r3, [r7, #4]
 8003566:	f04f 0200 	mov.w	r2, #0
 800356a:	f04f 0300 	mov.w	r3, #0
 800356e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003572:	4629      	mov	r1, r5
 8003574:	028b      	lsls	r3, r1, #10
 8003576:	4621      	mov	r1, r4
 8003578:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800357c:	4621      	mov	r1, r4
 800357e:	028a      	lsls	r2, r1, #10
 8003580:	4610      	mov	r0, r2
 8003582:	4619      	mov	r1, r3
 8003584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003586:	2200      	movs	r2, #0
 8003588:	60bb      	str	r3, [r7, #8]
 800358a:	60fa      	str	r2, [r7, #12]
 800358c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003590:	f7fc fe76 	bl	8000280 <__aeabi_uldivmod>
 8003594:	4602      	mov	r2, r0
 8003596:	460b      	mov	r3, r1
 8003598:	4613      	mov	r3, r2
 800359a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800359c:	4b0b      	ldr	r3, [pc, #44]	@ (80035cc <HAL_RCC_GetSysClockFreq+0x180>)
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	0c1b      	lsrs	r3, r3, #16
 80035a2:	f003 0303 	and.w	r3, r3, #3
 80035a6:	3301      	adds	r3, #1
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80035ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80035ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80035b6:	e002      	b.n	80035be <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035b8:	4b05      	ldr	r3, [pc, #20]	@ (80035d0 <HAL_RCC_GetSysClockFreq+0x184>)
 80035ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80035bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3740      	adds	r7, #64	@ 0x40
 80035c4:	46bd      	mov	sp, r7
 80035c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035ca:	bf00      	nop
 80035cc:	40023800 	.word	0x40023800
 80035d0:	00f42400 	.word	0x00f42400
 80035d4:	017d7840 	.word	0x017d7840

080035d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e07b      	b.n	80036e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d108      	bne.n	8003604 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80035fa:	d009      	beq.n	8003610 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	61da      	str	r2, [r3, #28]
 8003602:	e005      	b.n	8003610 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2200      	movs	r2, #0
 800360e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d106      	bne.n	8003630 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f7fe f89c 	bl	8001768 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2202      	movs	r2, #2
 8003634:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003646:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003658:	431a      	orrs	r2, r3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003662:	431a      	orrs	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	431a      	orrs	r2, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	695b      	ldr	r3, [r3, #20]
 8003672:	f003 0301 	and.w	r3, r3, #1
 8003676:	431a      	orrs	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	699b      	ldr	r3, [r3, #24]
 800367c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003680:	431a      	orrs	r2, r3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800368a:	431a      	orrs	r2, r3
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003694:	ea42 0103 	orr.w	r1, r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	699b      	ldr	r3, [r3, #24]
 80036ac:	0c1b      	lsrs	r3, r3, #16
 80036ae:	f003 0104 	and.w	r1, r3, #4
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b6:	f003 0210 	and.w	r2, r3, #16
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	430a      	orrs	r2, r1
 80036c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	69da      	ldr	r2, [r3, #28]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2201      	movs	r2, #1
 80036dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80036e0:	2300      	movs	r3, #0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b082      	sub	sp, #8
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d101      	bne.n	80036fc <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e01a      	b.n	8003732 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2202      	movs	r2, #2
 8003700:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003712:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f7fe f9a5 	bl	8001a64 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3708      	adds	r7, #8
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
	...

0800373c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b086      	sub	sp, #24
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
 8003748:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003750:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8003758:	7dfb      	ldrb	r3, [r7, #23]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d00c      	beq.n	8003778 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003764:	d106      	bne.n	8003774 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d102      	bne.n	8003774 <HAL_SPI_TransmitReceive_DMA+0x38>
 800376e:	7dfb      	ldrb	r3, [r7, #23]
 8003770:	2b04      	cmp	r3, #4
 8003772:	d001      	beq.n	8003778 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003774:	2302      	movs	r3, #2
 8003776:	e0cf      	b.n	8003918 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d005      	beq.n	800378a <HAL_SPI_TransmitReceive_DMA+0x4e>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d002      	beq.n	800378a <HAL_SPI_TransmitReceive_DMA+0x4e>
 8003784:	887b      	ldrh	r3, [r7, #2]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e0c4      	b.n	8003918 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003794:	2b01      	cmp	r3, #1
 8003796:	d101      	bne.n	800379c <HAL_SPI_TransmitReceive_DMA+0x60>
 8003798:	2302      	movs	r3, #2
 800379a:	e0bd      	b.n	8003918 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	2b04      	cmp	r3, #4
 80037ae:	d003      	beq.n	80037b8 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2205      	movs	r2, #5
 80037b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	68ba      	ldr	r2, [r7, #8]
 80037c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	887a      	ldrh	r2, [r7, #2]
 80037c8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	887a      	ldrh	r2, [r7, #2]
 80037ce:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	887a      	ldrh	r2, [r7, #2]
 80037da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	887a      	ldrh	r2, [r7, #2]
 80037e0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2200      	movs	r2, #0
 80037e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2200      	movs	r2, #0
 80037ec:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	2b04      	cmp	r3, #4
 80037f8:	d108      	bne.n	800380c <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037fe:	4a48      	ldr	r2, [pc, #288]	@ (8003920 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8003800:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003806:	4a47      	ldr	r2, [pc, #284]	@ (8003924 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8003808:	63da      	str	r2, [r3, #60]	@ 0x3c
 800380a:	e007      	b.n	800381c <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003810:	4a45      	ldr	r2, [pc, #276]	@ (8003928 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8003812:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003818:	4a44      	ldr	r2, [pc, #272]	@ (800392c <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 800381a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003820:	4a43      	ldr	r2, [pc, #268]	@ (8003930 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8003822:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003828:	2200      	movs	r2, #0
 800382a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	330c      	adds	r3, #12
 8003836:	4619      	mov	r1, r3
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800383c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003842:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003844:	f7fe fd46 	bl	80022d4 <HAL_DMA_Start_IT>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00b      	beq.n	8003866 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003852:	f043 0210 	orr.w	r2, r3, #16
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e058      	b.n	8003918 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f042 0201 	orr.w	r2, r2, #1
 8003874:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800387a:	2200      	movs	r2, #0
 800387c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003882:	2200      	movs	r2, #0
 8003884:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800388a:	2200      	movs	r2, #0
 800388c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003892:	2200      	movs	r2, #0
 8003894:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800389e:	4619      	mov	r1, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	330c      	adds	r3, #12
 80038a6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038ac:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80038ae:	f7fe fd11 	bl	80022d4 <HAL_DMA_Start_IT>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00b      	beq.n	80038d0 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038bc:	f043 0210 	orr.w	r2, r3, #16
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e023      	b.n	8003918 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038da:	2b40      	cmp	r3, #64	@ 0x40
 80038dc:	d007      	beq.n	80038ee <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038ec:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	685a      	ldr	r2, [r3, #4]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f042 0220 	orr.w	r2, r2, #32
 8003904:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	685a      	ldr	r2, [r3, #4]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f042 0202 	orr.w	r2, r2, #2
 8003914:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3718      	adds	r7, #24
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	08003abd 	.word	0x08003abd
 8003924:	08003985 	.word	0x08003985
 8003928:	08003ad9 	.word	0x08003ad9
 800392c:	08003a2d 	.word	0x08003a2d
 8003930:	08003af5 	.word	0x08003af5

08003934 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800393c:	bf00      	nop
 800393e:	370c      	adds	r7, #12
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr

08003948 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003950:	bf00      	nop
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr

0800395c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003978:	bf00      	nop
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003990:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003992:	f7fe fa51 	bl	8001e38 <HAL_GetTick>
 8003996:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039a6:	d03b      	beq.n	8003a20 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	685a      	ldr	r2, [r3, #4]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f022 0220 	bic.w	r2, r2, #32
 80039b6:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10d      	bne.n	80039dc <SPI_DMAReceiveCplt+0x58>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039c8:	d108      	bne.n	80039dc <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	685a      	ldr	r2, [r3, #4]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f022 0203 	bic.w	r2, r2, #3
 80039d8:	605a      	str	r2, [r3, #4]
 80039da:	e007      	b.n	80039ec <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	685a      	ldr	r2, [r3, #4]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f022 0201 	bic.w	r2, r2, #1
 80039ea:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80039ec:	68ba      	ldr	r2, [r7, #8]
 80039ee:	2164      	movs	r1, #100	@ 0x64
 80039f0:	68f8      	ldr	r0, [r7, #12]
 80039f2:	f000 f927 	bl	8003c44 <SPI_EndRxTransaction>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d002      	beq.n	8003a02 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2220      	movs	r2, #32
 8003a00:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d003      	beq.n	8003a20 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f7ff ffa9 	bl	8003970 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003a1e:	e002      	b.n	8003a26 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8003a20:	68f8      	ldr	r0, [r7, #12]
 8003a22:	f7ff ff87 	bl	8003934 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a38:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a3a:	f7fe f9fd 	bl	8001e38 <HAL_GetTick>
 8003a3e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a4e:	d02f      	beq.n	8003ab0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	685a      	ldr	r2, [r3, #4]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 0220 	bic.w	r2, r2, #32
 8003a5e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003a60:	68ba      	ldr	r2, [r7, #8]
 8003a62:	2164      	movs	r1, #100	@ 0x64
 8003a64:	68f8      	ldr	r0, [r7, #12]
 8003a66:	f000 f953 	bl	8003d10 <SPI_EndRxTxTransaction>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d005      	beq.n	8003a7c <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a74:	f043 0220 	orr.w	r2, r3, #32
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f022 0203 	bic.w	r2, r2, #3
 8003a8a:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2200      	movs	r2, #0
 8003a96:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d003      	beq.n	8003ab0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f7ff ff61 	bl	8003970 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003aae:	e002      	b.n	8003ab6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003ab0:	68f8      	ldr	r0, [r7, #12]
 8003ab2:	f7fd fdd3 	bl	800165c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f7ff ff3c 	bl	8003948 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003ad0:	bf00      	nop
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ae4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f7ff ff38 	bl	800395c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003aec:	bf00      	nop
 8003aee:	3710      	adds	r7, #16
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b00:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 0203 	bic.w	r2, r2, #3
 8003b10:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b16:	f043 0210 	orr.w	r2, r3, #16
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2201      	movs	r2, #1
 8003b22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f7ff ff22 	bl	8003970 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003b2c:	bf00      	nop
 8003b2e:	3710      	adds	r7, #16
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b088      	sub	sp, #32
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	603b      	str	r3, [r7, #0]
 8003b40:	4613      	mov	r3, r2
 8003b42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003b44:	f7fe f978 	bl	8001e38 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b4c:	1a9b      	subs	r3, r3, r2
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	4413      	add	r3, r2
 8003b52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003b54:	f7fe f970 	bl	8001e38 <HAL_GetTick>
 8003b58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003b5a:	4b39      	ldr	r3, [pc, #228]	@ (8003c40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	015b      	lsls	r3, r3, #5
 8003b60:	0d1b      	lsrs	r3, r3, #20
 8003b62:	69fa      	ldr	r2, [r7, #28]
 8003b64:	fb02 f303 	mul.w	r3, r2, r3
 8003b68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b6a:	e055      	b.n	8003c18 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b72:	d051      	beq.n	8003c18 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b74:	f7fe f960 	bl	8001e38 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	69fa      	ldr	r2, [r7, #28]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d902      	bls.n	8003b8a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d13d      	bne.n	8003c06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685a      	ldr	r2, [r3, #4]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003b98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ba2:	d111      	bne.n	8003bc8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bac:	d004      	beq.n	8003bb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bb6:	d107      	bne.n	8003bc8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bc6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bcc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bd0:	d10f      	bne.n	8003bf2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003be0:	601a      	str	r2, [r3, #0]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003bf0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e018      	b.n	8003c38 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d102      	bne.n	8003c12 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	61fb      	str	r3, [r7, #28]
 8003c10:	e002      	b.n	8003c18 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	3b01      	subs	r3, #1
 8003c16:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	689a      	ldr	r2, [r3, #8]
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	4013      	ands	r3, r2
 8003c22:	68ba      	ldr	r2, [r7, #8]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	bf0c      	ite	eq
 8003c28:	2301      	moveq	r3, #1
 8003c2a:	2300      	movne	r3, #0
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	461a      	mov	r2, r3
 8003c30:	79fb      	ldrb	r3, [r7, #7]
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d19a      	bne.n	8003b6c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3720      	adds	r7, #32
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	20000000 	.word	0x20000000

08003c44 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af02      	add	r7, sp, #8
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c58:	d111      	bne.n	8003c7e <SPI_EndRxTransaction+0x3a>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c62:	d004      	beq.n	8003c6e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c6c:	d107      	bne.n	8003c7e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c7c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c86:	d12a      	bne.n	8003cde <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c90:	d012      	beq.n	8003cb8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	9300      	str	r3, [sp, #0]
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	2180      	movs	r1, #128	@ 0x80
 8003c9c:	68f8      	ldr	r0, [r7, #12]
 8003c9e:	f7ff ff49 	bl	8003b34 <SPI_WaitFlagStateUntilTimeout>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d02d      	beq.n	8003d04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cac:	f043 0220 	orr.w	r2, r3, #32
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e026      	b.n	8003d06 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	9300      	str	r3, [sp, #0]
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	2101      	movs	r1, #1
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f7ff ff36 	bl	8003b34 <SPI_WaitFlagStateUntilTimeout>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d01a      	beq.n	8003d04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cd2:	f043 0220 	orr.w	r2, r3, #32
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e013      	b.n	8003d06 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	9300      	str	r3, [sp, #0]
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	2101      	movs	r1, #1
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f7ff ff23 	bl	8003b34 <SPI_WaitFlagStateUntilTimeout>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d007      	beq.n	8003d04 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf8:	f043 0220 	orr.w	r2, r3, #32
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e000      	b.n	8003d06 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003d04:	2300      	movs	r3, #0
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3710      	adds	r7, #16
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
	...

08003d10 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b088      	sub	sp, #32
 8003d14:	af02      	add	r7, sp, #8
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	9300      	str	r3, [sp, #0]
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	2201      	movs	r2, #1
 8003d24:	2102      	movs	r1, #2
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	f7ff ff04 	bl	8003b34 <SPI_WaitFlagStateUntilTimeout>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d007      	beq.n	8003d42 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d36:	f043 0220 	orr.w	r2, r3, #32
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e032      	b.n	8003da8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003d42:	4b1b      	ldr	r3, [pc, #108]	@ (8003db0 <SPI_EndRxTxTransaction+0xa0>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a1b      	ldr	r2, [pc, #108]	@ (8003db4 <SPI_EndRxTxTransaction+0xa4>)
 8003d48:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4c:	0d5b      	lsrs	r3, r3, #21
 8003d4e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003d52:	fb02 f303 	mul.w	r3, r2, r3
 8003d56:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d60:	d112      	bne.n	8003d88 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	9300      	str	r3, [sp, #0]
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	2180      	movs	r1, #128	@ 0x80
 8003d6c:	68f8      	ldr	r0, [r7, #12]
 8003d6e:	f7ff fee1 	bl	8003b34 <SPI_WaitFlagStateUntilTimeout>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d016      	beq.n	8003da6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d7c:	f043 0220 	orr.w	r2, r3, #32
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e00f      	b.n	8003da8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00a      	beq.n	8003da4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	3b01      	subs	r3, #1
 8003d92:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d9e:	2b80      	cmp	r3, #128	@ 0x80
 8003da0:	d0f2      	beq.n	8003d88 <SPI_EndRxTxTransaction+0x78>
 8003da2:	e000      	b.n	8003da6 <SPI_EndRxTxTransaction+0x96>
        break;
 8003da4:	bf00      	nop
  }

  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3718      	adds	r7, #24
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	20000000 	.word	0x20000000
 8003db4:	165e9f81 	.word	0x165e9f81

08003db8 <std>:
 8003db8:	2300      	movs	r3, #0
 8003dba:	b510      	push	{r4, lr}
 8003dbc:	4604      	mov	r4, r0
 8003dbe:	e9c0 3300 	strd	r3, r3, [r0]
 8003dc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003dc6:	6083      	str	r3, [r0, #8]
 8003dc8:	8181      	strh	r1, [r0, #12]
 8003dca:	6643      	str	r3, [r0, #100]	@ 0x64
 8003dcc:	81c2      	strh	r2, [r0, #14]
 8003dce:	6183      	str	r3, [r0, #24]
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	2208      	movs	r2, #8
 8003dd4:	305c      	adds	r0, #92	@ 0x5c
 8003dd6:	f000 f9f9 	bl	80041cc <memset>
 8003dda:	4b0d      	ldr	r3, [pc, #52]	@ (8003e10 <std+0x58>)
 8003ddc:	6263      	str	r3, [r4, #36]	@ 0x24
 8003dde:	4b0d      	ldr	r3, [pc, #52]	@ (8003e14 <std+0x5c>)
 8003de0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003de2:	4b0d      	ldr	r3, [pc, #52]	@ (8003e18 <std+0x60>)
 8003de4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003de6:	4b0d      	ldr	r3, [pc, #52]	@ (8003e1c <std+0x64>)
 8003de8:	6323      	str	r3, [r4, #48]	@ 0x30
 8003dea:	4b0d      	ldr	r3, [pc, #52]	@ (8003e20 <std+0x68>)
 8003dec:	6224      	str	r4, [r4, #32]
 8003dee:	429c      	cmp	r4, r3
 8003df0:	d006      	beq.n	8003e00 <std+0x48>
 8003df2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003df6:	4294      	cmp	r4, r2
 8003df8:	d002      	beq.n	8003e00 <std+0x48>
 8003dfa:	33d0      	adds	r3, #208	@ 0xd0
 8003dfc:	429c      	cmp	r4, r3
 8003dfe:	d105      	bne.n	8003e0c <std+0x54>
 8003e00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003e04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e08:	f000 ba58 	b.w	80042bc <__retarget_lock_init_recursive>
 8003e0c:	bd10      	pop	{r4, pc}
 8003e0e:	bf00      	nop
 8003e10:	0800401d 	.word	0x0800401d
 8003e14:	0800403f 	.word	0x0800403f
 8003e18:	08004077 	.word	0x08004077
 8003e1c:	0800409b 	.word	0x0800409b
 8003e20:	200084cc 	.word	0x200084cc

08003e24 <stdio_exit_handler>:
 8003e24:	4a02      	ldr	r2, [pc, #8]	@ (8003e30 <stdio_exit_handler+0xc>)
 8003e26:	4903      	ldr	r1, [pc, #12]	@ (8003e34 <stdio_exit_handler+0x10>)
 8003e28:	4803      	ldr	r0, [pc, #12]	@ (8003e38 <stdio_exit_handler+0x14>)
 8003e2a:	f000 b869 	b.w	8003f00 <_fwalk_sglue>
 8003e2e:	bf00      	nop
 8003e30:	2000000c 	.word	0x2000000c
 8003e34:	08004b75 	.word	0x08004b75
 8003e38:	2000001c 	.word	0x2000001c

08003e3c <cleanup_stdio>:
 8003e3c:	6841      	ldr	r1, [r0, #4]
 8003e3e:	4b0c      	ldr	r3, [pc, #48]	@ (8003e70 <cleanup_stdio+0x34>)
 8003e40:	4299      	cmp	r1, r3
 8003e42:	b510      	push	{r4, lr}
 8003e44:	4604      	mov	r4, r0
 8003e46:	d001      	beq.n	8003e4c <cleanup_stdio+0x10>
 8003e48:	f000 fe94 	bl	8004b74 <_fflush_r>
 8003e4c:	68a1      	ldr	r1, [r4, #8]
 8003e4e:	4b09      	ldr	r3, [pc, #36]	@ (8003e74 <cleanup_stdio+0x38>)
 8003e50:	4299      	cmp	r1, r3
 8003e52:	d002      	beq.n	8003e5a <cleanup_stdio+0x1e>
 8003e54:	4620      	mov	r0, r4
 8003e56:	f000 fe8d 	bl	8004b74 <_fflush_r>
 8003e5a:	68e1      	ldr	r1, [r4, #12]
 8003e5c:	4b06      	ldr	r3, [pc, #24]	@ (8003e78 <cleanup_stdio+0x3c>)
 8003e5e:	4299      	cmp	r1, r3
 8003e60:	d004      	beq.n	8003e6c <cleanup_stdio+0x30>
 8003e62:	4620      	mov	r0, r4
 8003e64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e68:	f000 be84 	b.w	8004b74 <_fflush_r>
 8003e6c:	bd10      	pop	{r4, pc}
 8003e6e:	bf00      	nop
 8003e70:	200084cc 	.word	0x200084cc
 8003e74:	20008534 	.word	0x20008534
 8003e78:	2000859c 	.word	0x2000859c

08003e7c <global_stdio_init.part.0>:
 8003e7c:	b510      	push	{r4, lr}
 8003e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8003eac <global_stdio_init.part.0+0x30>)
 8003e80:	4c0b      	ldr	r4, [pc, #44]	@ (8003eb0 <global_stdio_init.part.0+0x34>)
 8003e82:	4a0c      	ldr	r2, [pc, #48]	@ (8003eb4 <global_stdio_init.part.0+0x38>)
 8003e84:	601a      	str	r2, [r3, #0]
 8003e86:	4620      	mov	r0, r4
 8003e88:	2200      	movs	r2, #0
 8003e8a:	2104      	movs	r1, #4
 8003e8c:	f7ff ff94 	bl	8003db8 <std>
 8003e90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003e94:	2201      	movs	r2, #1
 8003e96:	2109      	movs	r1, #9
 8003e98:	f7ff ff8e 	bl	8003db8 <std>
 8003e9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003ea0:	2202      	movs	r2, #2
 8003ea2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ea6:	2112      	movs	r1, #18
 8003ea8:	f7ff bf86 	b.w	8003db8 <std>
 8003eac:	20008604 	.word	0x20008604
 8003eb0:	200084cc 	.word	0x200084cc
 8003eb4:	08003e25 	.word	0x08003e25

08003eb8 <__sfp_lock_acquire>:
 8003eb8:	4801      	ldr	r0, [pc, #4]	@ (8003ec0 <__sfp_lock_acquire+0x8>)
 8003eba:	f000 ba00 	b.w	80042be <__retarget_lock_acquire_recursive>
 8003ebe:	bf00      	nop
 8003ec0:	2000860d 	.word	0x2000860d

08003ec4 <__sfp_lock_release>:
 8003ec4:	4801      	ldr	r0, [pc, #4]	@ (8003ecc <__sfp_lock_release+0x8>)
 8003ec6:	f000 b9fb 	b.w	80042c0 <__retarget_lock_release_recursive>
 8003eca:	bf00      	nop
 8003ecc:	2000860d 	.word	0x2000860d

08003ed0 <__sinit>:
 8003ed0:	b510      	push	{r4, lr}
 8003ed2:	4604      	mov	r4, r0
 8003ed4:	f7ff fff0 	bl	8003eb8 <__sfp_lock_acquire>
 8003ed8:	6a23      	ldr	r3, [r4, #32]
 8003eda:	b11b      	cbz	r3, 8003ee4 <__sinit+0x14>
 8003edc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ee0:	f7ff bff0 	b.w	8003ec4 <__sfp_lock_release>
 8003ee4:	4b04      	ldr	r3, [pc, #16]	@ (8003ef8 <__sinit+0x28>)
 8003ee6:	6223      	str	r3, [r4, #32]
 8003ee8:	4b04      	ldr	r3, [pc, #16]	@ (8003efc <__sinit+0x2c>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d1f5      	bne.n	8003edc <__sinit+0xc>
 8003ef0:	f7ff ffc4 	bl	8003e7c <global_stdio_init.part.0>
 8003ef4:	e7f2      	b.n	8003edc <__sinit+0xc>
 8003ef6:	bf00      	nop
 8003ef8:	08003e3d 	.word	0x08003e3d
 8003efc:	20008604 	.word	0x20008604

08003f00 <_fwalk_sglue>:
 8003f00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f04:	4607      	mov	r7, r0
 8003f06:	4688      	mov	r8, r1
 8003f08:	4614      	mov	r4, r2
 8003f0a:	2600      	movs	r6, #0
 8003f0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003f10:	f1b9 0901 	subs.w	r9, r9, #1
 8003f14:	d505      	bpl.n	8003f22 <_fwalk_sglue+0x22>
 8003f16:	6824      	ldr	r4, [r4, #0]
 8003f18:	2c00      	cmp	r4, #0
 8003f1a:	d1f7      	bne.n	8003f0c <_fwalk_sglue+0xc>
 8003f1c:	4630      	mov	r0, r6
 8003f1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f22:	89ab      	ldrh	r3, [r5, #12]
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d907      	bls.n	8003f38 <_fwalk_sglue+0x38>
 8003f28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003f2c:	3301      	adds	r3, #1
 8003f2e:	d003      	beq.n	8003f38 <_fwalk_sglue+0x38>
 8003f30:	4629      	mov	r1, r5
 8003f32:	4638      	mov	r0, r7
 8003f34:	47c0      	blx	r8
 8003f36:	4306      	orrs	r6, r0
 8003f38:	3568      	adds	r5, #104	@ 0x68
 8003f3a:	e7e9      	b.n	8003f10 <_fwalk_sglue+0x10>

08003f3c <iprintf>:
 8003f3c:	b40f      	push	{r0, r1, r2, r3}
 8003f3e:	b507      	push	{r0, r1, r2, lr}
 8003f40:	4906      	ldr	r1, [pc, #24]	@ (8003f5c <iprintf+0x20>)
 8003f42:	ab04      	add	r3, sp, #16
 8003f44:	6808      	ldr	r0, [r1, #0]
 8003f46:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f4a:	6881      	ldr	r1, [r0, #8]
 8003f4c:	9301      	str	r3, [sp, #4]
 8003f4e:	f000 fae9 	bl	8004524 <_vfiprintf_r>
 8003f52:	b003      	add	sp, #12
 8003f54:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f58:	b004      	add	sp, #16
 8003f5a:	4770      	bx	lr
 8003f5c:	20000018 	.word	0x20000018

08003f60 <_puts_r>:
 8003f60:	6a03      	ldr	r3, [r0, #32]
 8003f62:	b570      	push	{r4, r5, r6, lr}
 8003f64:	6884      	ldr	r4, [r0, #8]
 8003f66:	4605      	mov	r5, r0
 8003f68:	460e      	mov	r6, r1
 8003f6a:	b90b      	cbnz	r3, 8003f70 <_puts_r+0x10>
 8003f6c:	f7ff ffb0 	bl	8003ed0 <__sinit>
 8003f70:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f72:	07db      	lsls	r3, r3, #31
 8003f74:	d405      	bmi.n	8003f82 <_puts_r+0x22>
 8003f76:	89a3      	ldrh	r3, [r4, #12]
 8003f78:	0598      	lsls	r0, r3, #22
 8003f7a:	d402      	bmi.n	8003f82 <_puts_r+0x22>
 8003f7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f7e:	f000 f99e 	bl	80042be <__retarget_lock_acquire_recursive>
 8003f82:	89a3      	ldrh	r3, [r4, #12]
 8003f84:	0719      	lsls	r1, r3, #28
 8003f86:	d502      	bpl.n	8003f8e <_puts_r+0x2e>
 8003f88:	6923      	ldr	r3, [r4, #16]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d135      	bne.n	8003ffa <_puts_r+0x9a>
 8003f8e:	4621      	mov	r1, r4
 8003f90:	4628      	mov	r0, r5
 8003f92:	f000 f8c5 	bl	8004120 <__swsetup_r>
 8003f96:	b380      	cbz	r0, 8003ffa <_puts_r+0x9a>
 8003f98:	f04f 35ff 	mov.w	r5, #4294967295
 8003f9c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f9e:	07da      	lsls	r2, r3, #31
 8003fa0:	d405      	bmi.n	8003fae <_puts_r+0x4e>
 8003fa2:	89a3      	ldrh	r3, [r4, #12]
 8003fa4:	059b      	lsls	r3, r3, #22
 8003fa6:	d402      	bmi.n	8003fae <_puts_r+0x4e>
 8003fa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003faa:	f000 f989 	bl	80042c0 <__retarget_lock_release_recursive>
 8003fae:	4628      	mov	r0, r5
 8003fb0:	bd70      	pop	{r4, r5, r6, pc}
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	da04      	bge.n	8003fc0 <_puts_r+0x60>
 8003fb6:	69a2      	ldr	r2, [r4, #24]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	dc17      	bgt.n	8003fec <_puts_r+0x8c>
 8003fbc:	290a      	cmp	r1, #10
 8003fbe:	d015      	beq.n	8003fec <_puts_r+0x8c>
 8003fc0:	6823      	ldr	r3, [r4, #0]
 8003fc2:	1c5a      	adds	r2, r3, #1
 8003fc4:	6022      	str	r2, [r4, #0]
 8003fc6:	7019      	strb	r1, [r3, #0]
 8003fc8:	68a3      	ldr	r3, [r4, #8]
 8003fca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	60a3      	str	r3, [r4, #8]
 8003fd2:	2900      	cmp	r1, #0
 8003fd4:	d1ed      	bne.n	8003fb2 <_puts_r+0x52>
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	da11      	bge.n	8003ffe <_puts_r+0x9e>
 8003fda:	4622      	mov	r2, r4
 8003fdc:	210a      	movs	r1, #10
 8003fde:	4628      	mov	r0, r5
 8003fe0:	f000 f85f 	bl	80040a2 <__swbuf_r>
 8003fe4:	3001      	adds	r0, #1
 8003fe6:	d0d7      	beq.n	8003f98 <_puts_r+0x38>
 8003fe8:	250a      	movs	r5, #10
 8003fea:	e7d7      	b.n	8003f9c <_puts_r+0x3c>
 8003fec:	4622      	mov	r2, r4
 8003fee:	4628      	mov	r0, r5
 8003ff0:	f000 f857 	bl	80040a2 <__swbuf_r>
 8003ff4:	3001      	adds	r0, #1
 8003ff6:	d1e7      	bne.n	8003fc8 <_puts_r+0x68>
 8003ff8:	e7ce      	b.n	8003f98 <_puts_r+0x38>
 8003ffa:	3e01      	subs	r6, #1
 8003ffc:	e7e4      	b.n	8003fc8 <_puts_r+0x68>
 8003ffe:	6823      	ldr	r3, [r4, #0]
 8004000:	1c5a      	adds	r2, r3, #1
 8004002:	6022      	str	r2, [r4, #0]
 8004004:	220a      	movs	r2, #10
 8004006:	701a      	strb	r2, [r3, #0]
 8004008:	e7ee      	b.n	8003fe8 <_puts_r+0x88>
	...

0800400c <puts>:
 800400c:	4b02      	ldr	r3, [pc, #8]	@ (8004018 <puts+0xc>)
 800400e:	4601      	mov	r1, r0
 8004010:	6818      	ldr	r0, [r3, #0]
 8004012:	f7ff bfa5 	b.w	8003f60 <_puts_r>
 8004016:	bf00      	nop
 8004018:	20000018 	.word	0x20000018

0800401c <__sread>:
 800401c:	b510      	push	{r4, lr}
 800401e:	460c      	mov	r4, r1
 8004020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004024:	f000 f8fc 	bl	8004220 <_read_r>
 8004028:	2800      	cmp	r0, #0
 800402a:	bfab      	itete	ge
 800402c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800402e:	89a3      	ldrhlt	r3, [r4, #12]
 8004030:	181b      	addge	r3, r3, r0
 8004032:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004036:	bfac      	ite	ge
 8004038:	6563      	strge	r3, [r4, #84]	@ 0x54
 800403a:	81a3      	strhlt	r3, [r4, #12]
 800403c:	bd10      	pop	{r4, pc}

0800403e <__swrite>:
 800403e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004042:	461f      	mov	r7, r3
 8004044:	898b      	ldrh	r3, [r1, #12]
 8004046:	05db      	lsls	r3, r3, #23
 8004048:	4605      	mov	r5, r0
 800404a:	460c      	mov	r4, r1
 800404c:	4616      	mov	r6, r2
 800404e:	d505      	bpl.n	800405c <__swrite+0x1e>
 8004050:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004054:	2302      	movs	r3, #2
 8004056:	2200      	movs	r2, #0
 8004058:	f000 f8d0 	bl	80041fc <_lseek_r>
 800405c:	89a3      	ldrh	r3, [r4, #12]
 800405e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004062:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004066:	81a3      	strh	r3, [r4, #12]
 8004068:	4632      	mov	r2, r6
 800406a:	463b      	mov	r3, r7
 800406c:	4628      	mov	r0, r5
 800406e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004072:	f000 b8e7 	b.w	8004244 <_write_r>

08004076 <__sseek>:
 8004076:	b510      	push	{r4, lr}
 8004078:	460c      	mov	r4, r1
 800407a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800407e:	f000 f8bd 	bl	80041fc <_lseek_r>
 8004082:	1c43      	adds	r3, r0, #1
 8004084:	89a3      	ldrh	r3, [r4, #12]
 8004086:	bf15      	itete	ne
 8004088:	6560      	strne	r0, [r4, #84]	@ 0x54
 800408a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800408e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004092:	81a3      	strheq	r3, [r4, #12]
 8004094:	bf18      	it	ne
 8004096:	81a3      	strhne	r3, [r4, #12]
 8004098:	bd10      	pop	{r4, pc}

0800409a <__sclose>:
 800409a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800409e:	f000 b89d 	b.w	80041dc <_close_r>

080040a2 <__swbuf_r>:
 80040a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040a4:	460e      	mov	r6, r1
 80040a6:	4614      	mov	r4, r2
 80040a8:	4605      	mov	r5, r0
 80040aa:	b118      	cbz	r0, 80040b4 <__swbuf_r+0x12>
 80040ac:	6a03      	ldr	r3, [r0, #32]
 80040ae:	b90b      	cbnz	r3, 80040b4 <__swbuf_r+0x12>
 80040b0:	f7ff ff0e 	bl	8003ed0 <__sinit>
 80040b4:	69a3      	ldr	r3, [r4, #24]
 80040b6:	60a3      	str	r3, [r4, #8]
 80040b8:	89a3      	ldrh	r3, [r4, #12]
 80040ba:	071a      	lsls	r2, r3, #28
 80040bc:	d501      	bpl.n	80040c2 <__swbuf_r+0x20>
 80040be:	6923      	ldr	r3, [r4, #16]
 80040c0:	b943      	cbnz	r3, 80040d4 <__swbuf_r+0x32>
 80040c2:	4621      	mov	r1, r4
 80040c4:	4628      	mov	r0, r5
 80040c6:	f000 f82b 	bl	8004120 <__swsetup_r>
 80040ca:	b118      	cbz	r0, 80040d4 <__swbuf_r+0x32>
 80040cc:	f04f 37ff 	mov.w	r7, #4294967295
 80040d0:	4638      	mov	r0, r7
 80040d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040d4:	6823      	ldr	r3, [r4, #0]
 80040d6:	6922      	ldr	r2, [r4, #16]
 80040d8:	1a98      	subs	r0, r3, r2
 80040da:	6963      	ldr	r3, [r4, #20]
 80040dc:	b2f6      	uxtb	r6, r6
 80040de:	4283      	cmp	r3, r0
 80040e0:	4637      	mov	r7, r6
 80040e2:	dc05      	bgt.n	80040f0 <__swbuf_r+0x4e>
 80040e4:	4621      	mov	r1, r4
 80040e6:	4628      	mov	r0, r5
 80040e8:	f000 fd44 	bl	8004b74 <_fflush_r>
 80040ec:	2800      	cmp	r0, #0
 80040ee:	d1ed      	bne.n	80040cc <__swbuf_r+0x2a>
 80040f0:	68a3      	ldr	r3, [r4, #8]
 80040f2:	3b01      	subs	r3, #1
 80040f4:	60a3      	str	r3, [r4, #8]
 80040f6:	6823      	ldr	r3, [r4, #0]
 80040f8:	1c5a      	adds	r2, r3, #1
 80040fa:	6022      	str	r2, [r4, #0]
 80040fc:	701e      	strb	r6, [r3, #0]
 80040fe:	6962      	ldr	r2, [r4, #20]
 8004100:	1c43      	adds	r3, r0, #1
 8004102:	429a      	cmp	r2, r3
 8004104:	d004      	beq.n	8004110 <__swbuf_r+0x6e>
 8004106:	89a3      	ldrh	r3, [r4, #12]
 8004108:	07db      	lsls	r3, r3, #31
 800410a:	d5e1      	bpl.n	80040d0 <__swbuf_r+0x2e>
 800410c:	2e0a      	cmp	r6, #10
 800410e:	d1df      	bne.n	80040d0 <__swbuf_r+0x2e>
 8004110:	4621      	mov	r1, r4
 8004112:	4628      	mov	r0, r5
 8004114:	f000 fd2e 	bl	8004b74 <_fflush_r>
 8004118:	2800      	cmp	r0, #0
 800411a:	d0d9      	beq.n	80040d0 <__swbuf_r+0x2e>
 800411c:	e7d6      	b.n	80040cc <__swbuf_r+0x2a>
	...

08004120 <__swsetup_r>:
 8004120:	b538      	push	{r3, r4, r5, lr}
 8004122:	4b29      	ldr	r3, [pc, #164]	@ (80041c8 <__swsetup_r+0xa8>)
 8004124:	4605      	mov	r5, r0
 8004126:	6818      	ldr	r0, [r3, #0]
 8004128:	460c      	mov	r4, r1
 800412a:	b118      	cbz	r0, 8004134 <__swsetup_r+0x14>
 800412c:	6a03      	ldr	r3, [r0, #32]
 800412e:	b90b      	cbnz	r3, 8004134 <__swsetup_r+0x14>
 8004130:	f7ff fece 	bl	8003ed0 <__sinit>
 8004134:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004138:	0719      	lsls	r1, r3, #28
 800413a:	d422      	bmi.n	8004182 <__swsetup_r+0x62>
 800413c:	06da      	lsls	r2, r3, #27
 800413e:	d407      	bmi.n	8004150 <__swsetup_r+0x30>
 8004140:	2209      	movs	r2, #9
 8004142:	602a      	str	r2, [r5, #0]
 8004144:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004148:	81a3      	strh	r3, [r4, #12]
 800414a:	f04f 30ff 	mov.w	r0, #4294967295
 800414e:	e033      	b.n	80041b8 <__swsetup_r+0x98>
 8004150:	0758      	lsls	r0, r3, #29
 8004152:	d512      	bpl.n	800417a <__swsetup_r+0x5a>
 8004154:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004156:	b141      	cbz	r1, 800416a <__swsetup_r+0x4a>
 8004158:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800415c:	4299      	cmp	r1, r3
 800415e:	d002      	beq.n	8004166 <__swsetup_r+0x46>
 8004160:	4628      	mov	r0, r5
 8004162:	f000 f8bd 	bl	80042e0 <_free_r>
 8004166:	2300      	movs	r3, #0
 8004168:	6363      	str	r3, [r4, #52]	@ 0x34
 800416a:	89a3      	ldrh	r3, [r4, #12]
 800416c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004170:	81a3      	strh	r3, [r4, #12]
 8004172:	2300      	movs	r3, #0
 8004174:	6063      	str	r3, [r4, #4]
 8004176:	6923      	ldr	r3, [r4, #16]
 8004178:	6023      	str	r3, [r4, #0]
 800417a:	89a3      	ldrh	r3, [r4, #12]
 800417c:	f043 0308 	orr.w	r3, r3, #8
 8004180:	81a3      	strh	r3, [r4, #12]
 8004182:	6923      	ldr	r3, [r4, #16]
 8004184:	b94b      	cbnz	r3, 800419a <__swsetup_r+0x7a>
 8004186:	89a3      	ldrh	r3, [r4, #12]
 8004188:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800418c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004190:	d003      	beq.n	800419a <__swsetup_r+0x7a>
 8004192:	4621      	mov	r1, r4
 8004194:	4628      	mov	r0, r5
 8004196:	f000 fd3b 	bl	8004c10 <__smakebuf_r>
 800419a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800419e:	f013 0201 	ands.w	r2, r3, #1
 80041a2:	d00a      	beq.n	80041ba <__swsetup_r+0x9a>
 80041a4:	2200      	movs	r2, #0
 80041a6:	60a2      	str	r2, [r4, #8]
 80041a8:	6962      	ldr	r2, [r4, #20]
 80041aa:	4252      	negs	r2, r2
 80041ac:	61a2      	str	r2, [r4, #24]
 80041ae:	6922      	ldr	r2, [r4, #16]
 80041b0:	b942      	cbnz	r2, 80041c4 <__swsetup_r+0xa4>
 80041b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80041b6:	d1c5      	bne.n	8004144 <__swsetup_r+0x24>
 80041b8:	bd38      	pop	{r3, r4, r5, pc}
 80041ba:	0799      	lsls	r1, r3, #30
 80041bc:	bf58      	it	pl
 80041be:	6962      	ldrpl	r2, [r4, #20]
 80041c0:	60a2      	str	r2, [r4, #8]
 80041c2:	e7f4      	b.n	80041ae <__swsetup_r+0x8e>
 80041c4:	2000      	movs	r0, #0
 80041c6:	e7f7      	b.n	80041b8 <__swsetup_r+0x98>
 80041c8:	20000018 	.word	0x20000018

080041cc <memset>:
 80041cc:	4402      	add	r2, r0
 80041ce:	4603      	mov	r3, r0
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d100      	bne.n	80041d6 <memset+0xa>
 80041d4:	4770      	bx	lr
 80041d6:	f803 1b01 	strb.w	r1, [r3], #1
 80041da:	e7f9      	b.n	80041d0 <memset+0x4>

080041dc <_close_r>:
 80041dc:	b538      	push	{r3, r4, r5, lr}
 80041de:	4d06      	ldr	r5, [pc, #24]	@ (80041f8 <_close_r+0x1c>)
 80041e0:	2300      	movs	r3, #0
 80041e2:	4604      	mov	r4, r0
 80041e4:	4608      	mov	r0, r1
 80041e6:	602b      	str	r3, [r5, #0]
 80041e8:	f7fd fd19 	bl	8001c1e <_close>
 80041ec:	1c43      	adds	r3, r0, #1
 80041ee:	d102      	bne.n	80041f6 <_close_r+0x1a>
 80041f0:	682b      	ldr	r3, [r5, #0]
 80041f2:	b103      	cbz	r3, 80041f6 <_close_r+0x1a>
 80041f4:	6023      	str	r3, [r4, #0]
 80041f6:	bd38      	pop	{r3, r4, r5, pc}
 80041f8:	20008608 	.word	0x20008608

080041fc <_lseek_r>:
 80041fc:	b538      	push	{r3, r4, r5, lr}
 80041fe:	4d07      	ldr	r5, [pc, #28]	@ (800421c <_lseek_r+0x20>)
 8004200:	4604      	mov	r4, r0
 8004202:	4608      	mov	r0, r1
 8004204:	4611      	mov	r1, r2
 8004206:	2200      	movs	r2, #0
 8004208:	602a      	str	r2, [r5, #0]
 800420a:	461a      	mov	r2, r3
 800420c:	f7fd fd2e 	bl	8001c6c <_lseek>
 8004210:	1c43      	adds	r3, r0, #1
 8004212:	d102      	bne.n	800421a <_lseek_r+0x1e>
 8004214:	682b      	ldr	r3, [r5, #0]
 8004216:	b103      	cbz	r3, 800421a <_lseek_r+0x1e>
 8004218:	6023      	str	r3, [r4, #0]
 800421a:	bd38      	pop	{r3, r4, r5, pc}
 800421c:	20008608 	.word	0x20008608

08004220 <_read_r>:
 8004220:	b538      	push	{r3, r4, r5, lr}
 8004222:	4d07      	ldr	r5, [pc, #28]	@ (8004240 <_read_r+0x20>)
 8004224:	4604      	mov	r4, r0
 8004226:	4608      	mov	r0, r1
 8004228:	4611      	mov	r1, r2
 800422a:	2200      	movs	r2, #0
 800422c:	602a      	str	r2, [r5, #0]
 800422e:	461a      	mov	r2, r3
 8004230:	f7fd fcbc 	bl	8001bac <_read>
 8004234:	1c43      	adds	r3, r0, #1
 8004236:	d102      	bne.n	800423e <_read_r+0x1e>
 8004238:	682b      	ldr	r3, [r5, #0]
 800423a:	b103      	cbz	r3, 800423e <_read_r+0x1e>
 800423c:	6023      	str	r3, [r4, #0]
 800423e:	bd38      	pop	{r3, r4, r5, pc}
 8004240:	20008608 	.word	0x20008608

08004244 <_write_r>:
 8004244:	b538      	push	{r3, r4, r5, lr}
 8004246:	4d07      	ldr	r5, [pc, #28]	@ (8004264 <_write_r+0x20>)
 8004248:	4604      	mov	r4, r0
 800424a:	4608      	mov	r0, r1
 800424c:	4611      	mov	r1, r2
 800424e:	2200      	movs	r2, #0
 8004250:	602a      	str	r2, [r5, #0]
 8004252:	461a      	mov	r2, r3
 8004254:	f7fd fcc7 	bl	8001be6 <_write>
 8004258:	1c43      	adds	r3, r0, #1
 800425a:	d102      	bne.n	8004262 <_write_r+0x1e>
 800425c:	682b      	ldr	r3, [r5, #0]
 800425e:	b103      	cbz	r3, 8004262 <_write_r+0x1e>
 8004260:	6023      	str	r3, [r4, #0]
 8004262:	bd38      	pop	{r3, r4, r5, pc}
 8004264:	20008608 	.word	0x20008608

08004268 <__errno>:
 8004268:	4b01      	ldr	r3, [pc, #4]	@ (8004270 <__errno+0x8>)
 800426a:	6818      	ldr	r0, [r3, #0]
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop
 8004270:	20000018 	.word	0x20000018

08004274 <__libc_init_array>:
 8004274:	b570      	push	{r4, r5, r6, lr}
 8004276:	4d0d      	ldr	r5, [pc, #52]	@ (80042ac <__libc_init_array+0x38>)
 8004278:	4c0d      	ldr	r4, [pc, #52]	@ (80042b0 <__libc_init_array+0x3c>)
 800427a:	1b64      	subs	r4, r4, r5
 800427c:	10a4      	asrs	r4, r4, #2
 800427e:	2600      	movs	r6, #0
 8004280:	42a6      	cmp	r6, r4
 8004282:	d109      	bne.n	8004298 <__libc_init_array+0x24>
 8004284:	4d0b      	ldr	r5, [pc, #44]	@ (80042b4 <__libc_init_array+0x40>)
 8004286:	4c0c      	ldr	r4, [pc, #48]	@ (80042b8 <__libc_init_array+0x44>)
 8004288:	f000 fd30 	bl	8004cec <_init>
 800428c:	1b64      	subs	r4, r4, r5
 800428e:	10a4      	asrs	r4, r4, #2
 8004290:	2600      	movs	r6, #0
 8004292:	42a6      	cmp	r6, r4
 8004294:	d105      	bne.n	80042a2 <__libc_init_array+0x2e>
 8004296:	bd70      	pop	{r4, r5, r6, pc}
 8004298:	f855 3b04 	ldr.w	r3, [r5], #4
 800429c:	4798      	blx	r3
 800429e:	3601      	adds	r6, #1
 80042a0:	e7ee      	b.n	8004280 <__libc_init_array+0xc>
 80042a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80042a6:	4798      	blx	r3
 80042a8:	3601      	adds	r6, #1
 80042aa:	e7f2      	b.n	8004292 <__libc_init_array+0x1e>
 80042ac:	08004f0c 	.word	0x08004f0c
 80042b0:	08004f0c 	.word	0x08004f0c
 80042b4:	08004f0c 	.word	0x08004f0c
 80042b8:	08004f10 	.word	0x08004f10

080042bc <__retarget_lock_init_recursive>:
 80042bc:	4770      	bx	lr

080042be <__retarget_lock_acquire_recursive>:
 80042be:	4770      	bx	lr

080042c0 <__retarget_lock_release_recursive>:
 80042c0:	4770      	bx	lr

080042c2 <memcpy>:
 80042c2:	440a      	add	r2, r1
 80042c4:	4291      	cmp	r1, r2
 80042c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80042ca:	d100      	bne.n	80042ce <memcpy+0xc>
 80042cc:	4770      	bx	lr
 80042ce:	b510      	push	{r4, lr}
 80042d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80042d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80042d8:	4291      	cmp	r1, r2
 80042da:	d1f9      	bne.n	80042d0 <memcpy+0xe>
 80042dc:	bd10      	pop	{r4, pc}
	...

080042e0 <_free_r>:
 80042e0:	b538      	push	{r3, r4, r5, lr}
 80042e2:	4605      	mov	r5, r0
 80042e4:	2900      	cmp	r1, #0
 80042e6:	d041      	beq.n	800436c <_free_r+0x8c>
 80042e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042ec:	1f0c      	subs	r4, r1, #4
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	bfb8      	it	lt
 80042f2:	18e4      	addlt	r4, r4, r3
 80042f4:	f000 f8e0 	bl	80044b8 <__malloc_lock>
 80042f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004370 <_free_r+0x90>)
 80042fa:	6813      	ldr	r3, [r2, #0]
 80042fc:	b933      	cbnz	r3, 800430c <_free_r+0x2c>
 80042fe:	6063      	str	r3, [r4, #4]
 8004300:	6014      	str	r4, [r2, #0]
 8004302:	4628      	mov	r0, r5
 8004304:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004308:	f000 b8dc 	b.w	80044c4 <__malloc_unlock>
 800430c:	42a3      	cmp	r3, r4
 800430e:	d908      	bls.n	8004322 <_free_r+0x42>
 8004310:	6820      	ldr	r0, [r4, #0]
 8004312:	1821      	adds	r1, r4, r0
 8004314:	428b      	cmp	r3, r1
 8004316:	bf01      	itttt	eq
 8004318:	6819      	ldreq	r1, [r3, #0]
 800431a:	685b      	ldreq	r3, [r3, #4]
 800431c:	1809      	addeq	r1, r1, r0
 800431e:	6021      	streq	r1, [r4, #0]
 8004320:	e7ed      	b.n	80042fe <_free_r+0x1e>
 8004322:	461a      	mov	r2, r3
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	b10b      	cbz	r3, 800432c <_free_r+0x4c>
 8004328:	42a3      	cmp	r3, r4
 800432a:	d9fa      	bls.n	8004322 <_free_r+0x42>
 800432c:	6811      	ldr	r1, [r2, #0]
 800432e:	1850      	adds	r0, r2, r1
 8004330:	42a0      	cmp	r0, r4
 8004332:	d10b      	bne.n	800434c <_free_r+0x6c>
 8004334:	6820      	ldr	r0, [r4, #0]
 8004336:	4401      	add	r1, r0
 8004338:	1850      	adds	r0, r2, r1
 800433a:	4283      	cmp	r3, r0
 800433c:	6011      	str	r1, [r2, #0]
 800433e:	d1e0      	bne.n	8004302 <_free_r+0x22>
 8004340:	6818      	ldr	r0, [r3, #0]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	6053      	str	r3, [r2, #4]
 8004346:	4408      	add	r0, r1
 8004348:	6010      	str	r0, [r2, #0]
 800434a:	e7da      	b.n	8004302 <_free_r+0x22>
 800434c:	d902      	bls.n	8004354 <_free_r+0x74>
 800434e:	230c      	movs	r3, #12
 8004350:	602b      	str	r3, [r5, #0]
 8004352:	e7d6      	b.n	8004302 <_free_r+0x22>
 8004354:	6820      	ldr	r0, [r4, #0]
 8004356:	1821      	adds	r1, r4, r0
 8004358:	428b      	cmp	r3, r1
 800435a:	bf04      	itt	eq
 800435c:	6819      	ldreq	r1, [r3, #0]
 800435e:	685b      	ldreq	r3, [r3, #4]
 8004360:	6063      	str	r3, [r4, #4]
 8004362:	bf04      	itt	eq
 8004364:	1809      	addeq	r1, r1, r0
 8004366:	6021      	streq	r1, [r4, #0]
 8004368:	6054      	str	r4, [r2, #4]
 800436a:	e7ca      	b.n	8004302 <_free_r+0x22>
 800436c:	bd38      	pop	{r3, r4, r5, pc}
 800436e:	bf00      	nop
 8004370:	20008614 	.word	0x20008614

08004374 <sbrk_aligned>:
 8004374:	b570      	push	{r4, r5, r6, lr}
 8004376:	4e0f      	ldr	r6, [pc, #60]	@ (80043b4 <sbrk_aligned+0x40>)
 8004378:	460c      	mov	r4, r1
 800437a:	6831      	ldr	r1, [r6, #0]
 800437c:	4605      	mov	r5, r0
 800437e:	b911      	cbnz	r1, 8004386 <sbrk_aligned+0x12>
 8004380:	f000 fca4 	bl	8004ccc <_sbrk_r>
 8004384:	6030      	str	r0, [r6, #0]
 8004386:	4621      	mov	r1, r4
 8004388:	4628      	mov	r0, r5
 800438a:	f000 fc9f 	bl	8004ccc <_sbrk_r>
 800438e:	1c43      	adds	r3, r0, #1
 8004390:	d103      	bne.n	800439a <sbrk_aligned+0x26>
 8004392:	f04f 34ff 	mov.w	r4, #4294967295
 8004396:	4620      	mov	r0, r4
 8004398:	bd70      	pop	{r4, r5, r6, pc}
 800439a:	1cc4      	adds	r4, r0, #3
 800439c:	f024 0403 	bic.w	r4, r4, #3
 80043a0:	42a0      	cmp	r0, r4
 80043a2:	d0f8      	beq.n	8004396 <sbrk_aligned+0x22>
 80043a4:	1a21      	subs	r1, r4, r0
 80043a6:	4628      	mov	r0, r5
 80043a8:	f000 fc90 	bl	8004ccc <_sbrk_r>
 80043ac:	3001      	adds	r0, #1
 80043ae:	d1f2      	bne.n	8004396 <sbrk_aligned+0x22>
 80043b0:	e7ef      	b.n	8004392 <sbrk_aligned+0x1e>
 80043b2:	bf00      	nop
 80043b4:	20008610 	.word	0x20008610

080043b8 <_malloc_r>:
 80043b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043bc:	1ccd      	adds	r5, r1, #3
 80043be:	f025 0503 	bic.w	r5, r5, #3
 80043c2:	3508      	adds	r5, #8
 80043c4:	2d0c      	cmp	r5, #12
 80043c6:	bf38      	it	cc
 80043c8:	250c      	movcc	r5, #12
 80043ca:	2d00      	cmp	r5, #0
 80043cc:	4606      	mov	r6, r0
 80043ce:	db01      	blt.n	80043d4 <_malloc_r+0x1c>
 80043d0:	42a9      	cmp	r1, r5
 80043d2:	d904      	bls.n	80043de <_malloc_r+0x26>
 80043d4:	230c      	movs	r3, #12
 80043d6:	6033      	str	r3, [r6, #0]
 80043d8:	2000      	movs	r0, #0
 80043da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80044b4 <_malloc_r+0xfc>
 80043e2:	f000 f869 	bl	80044b8 <__malloc_lock>
 80043e6:	f8d8 3000 	ldr.w	r3, [r8]
 80043ea:	461c      	mov	r4, r3
 80043ec:	bb44      	cbnz	r4, 8004440 <_malloc_r+0x88>
 80043ee:	4629      	mov	r1, r5
 80043f0:	4630      	mov	r0, r6
 80043f2:	f7ff ffbf 	bl	8004374 <sbrk_aligned>
 80043f6:	1c43      	adds	r3, r0, #1
 80043f8:	4604      	mov	r4, r0
 80043fa:	d158      	bne.n	80044ae <_malloc_r+0xf6>
 80043fc:	f8d8 4000 	ldr.w	r4, [r8]
 8004400:	4627      	mov	r7, r4
 8004402:	2f00      	cmp	r7, #0
 8004404:	d143      	bne.n	800448e <_malloc_r+0xd6>
 8004406:	2c00      	cmp	r4, #0
 8004408:	d04b      	beq.n	80044a2 <_malloc_r+0xea>
 800440a:	6823      	ldr	r3, [r4, #0]
 800440c:	4639      	mov	r1, r7
 800440e:	4630      	mov	r0, r6
 8004410:	eb04 0903 	add.w	r9, r4, r3
 8004414:	f000 fc5a 	bl	8004ccc <_sbrk_r>
 8004418:	4581      	cmp	r9, r0
 800441a:	d142      	bne.n	80044a2 <_malloc_r+0xea>
 800441c:	6821      	ldr	r1, [r4, #0]
 800441e:	1a6d      	subs	r5, r5, r1
 8004420:	4629      	mov	r1, r5
 8004422:	4630      	mov	r0, r6
 8004424:	f7ff ffa6 	bl	8004374 <sbrk_aligned>
 8004428:	3001      	adds	r0, #1
 800442a:	d03a      	beq.n	80044a2 <_malloc_r+0xea>
 800442c:	6823      	ldr	r3, [r4, #0]
 800442e:	442b      	add	r3, r5
 8004430:	6023      	str	r3, [r4, #0]
 8004432:	f8d8 3000 	ldr.w	r3, [r8]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	bb62      	cbnz	r2, 8004494 <_malloc_r+0xdc>
 800443a:	f8c8 7000 	str.w	r7, [r8]
 800443e:	e00f      	b.n	8004460 <_malloc_r+0xa8>
 8004440:	6822      	ldr	r2, [r4, #0]
 8004442:	1b52      	subs	r2, r2, r5
 8004444:	d420      	bmi.n	8004488 <_malloc_r+0xd0>
 8004446:	2a0b      	cmp	r2, #11
 8004448:	d917      	bls.n	800447a <_malloc_r+0xc2>
 800444a:	1961      	adds	r1, r4, r5
 800444c:	42a3      	cmp	r3, r4
 800444e:	6025      	str	r5, [r4, #0]
 8004450:	bf18      	it	ne
 8004452:	6059      	strne	r1, [r3, #4]
 8004454:	6863      	ldr	r3, [r4, #4]
 8004456:	bf08      	it	eq
 8004458:	f8c8 1000 	streq.w	r1, [r8]
 800445c:	5162      	str	r2, [r4, r5]
 800445e:	604b      	str	r3, [r1, #4]
 8004460:	4630      	mov	r0, r6
 8004462:	f000 f82f 	bl	80044c4 <__malloc_unlock>
 8004466:	f104 000b 	add.w	r0, r4, #11
 800446a:	1d23      	adds	r3, r4, #4
 800446c:	f020 0007 	bic.w	r0, r0, #7
 8004470:	1ac2      	subs	r2, r0, r3
 8004472:	bf1c      	itt	ne
 8004474:	1a1b      	subne	r3, r3, r0
 8004476:	50a3      	strne	r3, [r4, r2]
 8004478:	e7af      	b.n	80043da <_malloc_r+0x22>
 800447a:	6862      	ldr	r2, [r4, #4]
 800447c:	42a3      	cmp	r3, r4
 800447e:	bf0c      	ite	eq
 8004480:	f8c8 2000 	streq.w	r2, [r8]
 8004484:	605a      	strne	r2, [r3, #4]
 8004486:	e7eb      	b.n	8004460 <_malloc_r+0xa8>
 8004488:	4623      	mov	r3, r4
 800448a:	6864      	ldr	r4, [r4, #4]
 800448c:	e7ae      	b.n	80043ec <_malloc_r+0x34>
 800448e:	463c      	mov	r4, r7
 8004490:	687f      	ldr	r7, [r7, #4]
 8004492:	e7b6      	b.n	8004402 <_malloc_r+0x4a>
 8004494:	461a      	mov	r2, r3
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	42a3      	cmp	r3, r4
 800449a:	d1fb      	bne.n	8004494 <_malloc_r+0xdc>
 800449c:	2300      	movs	r3, #0
 800449e:	6053      	str	r3, [r2, #4]
 80044a0:	e7de      	b.n	8004460 <_malloc_r+0xa8>
 80044a2:	230c      	movs	r3, #12
 80044a4:	6033      	str	r3, [r6, #0]
 80044a6:	4630      	mov	r0, r6
 80044a8:	f000 f80c 	bl	80044c4 <__malloc_unlock>
 80044ac:	e794      	b.n	80043d8 <_malloc_r+0x20>
 80044ae:	6005      	str	r5, [r0, #0]
 80044b0:	e7d6      	b.n	8004460 <_malloc_r+0xa8>
 80044b2:	bf00      	nop
 80044b4:	20008614 	.word	0x20008614

080044b8 <__malloc_lock>:
 80044b8:	4801      	ldr	r0, [pc, #4]	@ (80044c0 <__malloc_lock+0x8>)
 80044ba:	f7ff bf00 	b.w	80042be <__retarget_lock_acquire_recursive>
 80044be:	bf00      	nop
 80044c0:	2000860c 	.word	0x2000860c

080044c4 <__malloc_unlock>:
 80044c4:	4801      	ldr	r0, [pc, #4]	@ (80044cc <__malloc_unlock+0x8>)
 80044c6:	f7ff befb 	b.w	80042c0 <__retarget_lock_release_recursive>
 80044ca:	bf00      	nop
 80044cc:	2000860c 	.word	0x2000860c

080044d0 <__sfputc_r>:
 80044d0:	6893      	ldr	r3, [r2, #8]
 80044d2:	3b01      	subs	r3, #1
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	b410      	push	{r4}
 80044d8:	6093      	str	r3, [r2, #8]
 80044da:	da08      	bge.n	80044ee <__sfputc_r+0x1e>
 80044dc:	6994      	ldr	r4, [r2, #24]
 80044de:	42a3      	cmp	r3, r4
 80044e0:	db01      	blt.n	80044e6 <__sfputc_r+0x16>
 80044e2:	290a      	cmp	r1, #10
 80044e4:	d103      	bne.n	80044ee <__sfputc_r+0x1e>
 80044e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044ea:	f7ff bdda 	b.w	80040a2 <__swbuf_r>
 80044ee:	6813      	ldr	r3, [r2, #0]
 80044f0:	1c58      	adds	r0, r3, #1
 80044f2:	6010      	str	r0, [r2, #0]
 80044f4:	7019      	strb	r1, [r3, #0]
 80044f6:	4608      	mov	r0, r1
 80044f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044fc:	4770      	bx	lr

080044fe <__sfputs_r>:
 80044fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004500:	4606      	mov	r6, r0
 8004502:	460f      	mov	r7, r1
 8004504:	4614      	mov	r4, r2
 8004506:	18d5      	adds	r5, r2, r3
 8004508:	42ac      	cmp	r4, r5
 800450a:	d101      	bne.n	8004510 <__sfputs_r+0x12>
 800450c:	2000      	movs	r0, #0
 800450e:	e007      	b.n	8004520 <__sfputs_r+0x22>
 8004510:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004514:	463a      	mov	r2, r7
 8004516:	4630      	mov	r0, r6
 8004518:	f7ff ffda 	bl	80044d0 <__sfputc_r>
 800451c:	1c43      	adds	r3, r0, #1
 800451e:	d1f3      	bne.n	8004508 <__sfputs_r+0xa>
 8004520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004524 <_vfiprintf_r>:
 8004524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004528:	460d      	mov	r5, r1
 800452a:	b09d      	sub	sp, #116	@ 0x74
 800452c:	4614      	mov	r4, r2
 800452e:	4698      	mov	r8, r3
 8004530:	4606      	mov	r6, r0
 8004532:	b118      	cbz	r0, 800453c <_vfiprintf_r+0x18>
 8004534:	6a03      	ldr	r3, [r0, #32]
 8004536:	b90b      	cbnz	r3, 800453c <_vfiprintf_r+0x18>
 8004538:	f7ff fcca 	bl	8003ed0 <__sinit>
 800453c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800453e:	07d9      	lsls	r1, r3, #31
 8004540:	d405      	bmi.n	800454e <_vfiprintf_r+0x2a>
 8004542:	89ab      	ldrh	r3, [r5, #12]
 8004544:	059a      	lsls	r2, r3, #22
 8004546:	d402      	bmi.n	800454e <_vfiprintf_r+0x2a>
 8004548:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800454a:	f7ff feb8 	bl	80042be <__retarget_lock_acquire_recursive>
 800454e:	89ab      	ldrh	r3, [r5, #12]
 8004550:	071b      	lsls	r3, r3, #28
 8004552:	d501      	bpl.n	8004558 <_vfiprintf_r+0x34>
 8004554:	692b      	ldr	r3, [r5, #16]
 8004556:	b99b      	cbnz	r3, 8004580 <_vfiprintf_r+0x5c>
 8004558:	4629      	mov	r1, r5
 800455a:	4630      	mov	r0, r6
 800455c:	f7ff fde0 	bl	8004120 <__swsetup_r>
 8004560:	b170      	cbz	r0, 8004580 <_vfiprintf_r+0x5c>
 8004562:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004564:	07dc      	lsls	r4, r3, #31
 8004566:	d504      	bpl.n	8004572 <_vfiprintf_r+0x4e>
 8004568:	f04f 30ff 	mov.w	r0, #4294967295
 800456c:	b01d      	add	sp, #116	@ 0x74
 800456e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004572:	89ab      	ldrh	r3, [r5, #12]
 8004574:	0598      	lsls	r0, r3, #22
 8004576:	d4f7      	bmi.n	8004568 <_vfiprintf_r+0x44>
 8004578:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800457a:	f7ff fea1 	bl	80042c0 <__retarget_lock_release_recursive>
 800457e:	e7f3      	b.n	8004568 <_vfiprintf_r+0x44>
 8004580:	2300      	movs	r3, #0
 8004582:	9309      	str	r3, [sp, #36]	@ 0x24
 8004584:	2320      	movs	r3, #32
 8004586:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800458a:	f8cd 800c 	str.w	r8, [sp, #12]
 800458e:	2330      	movs	r3, #48	@ 0x30
 8004590:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004740 <_vfiprintf_r+0x21c>
 8004594:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004598:	f04f 0901 	mov.w	r9, #1
 800459c:	4623      	mov	r3, r4
 800459e:	469a      	mov	sl, r3
 80045a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80045a4:	b10a      	cbz	r2, 80045aa <_vfiprintf_r+0x86>
 80045a6:	2a25      	cmp	r2, #37	@ 0x25
 80045a8:	d1f9      	bne.n	800459e <_vfiprintf_r+0x7a>
 80045aa:	ebba 0b04 	subs.w	fp, sl, r4
 80045ae:	d00b      	beq.n	80045c8 <_vfiprintf_r+0xa4>
 80045b0:	465b      	mov	r3, fp
 80045b2:	4622      	mov	r2, r4
 80045b4:	4629      	mov	r1, r5
 80045b6:	4630      	mov	r0, r6
 80045b8:	f7ff ffa1 	bl	80044fe <__sfputs_r>
 80045bc:	3001      	adds	r0, #1
 80045be:	f000 80a7 	beq.w	8004710 <_vfiprintf_r+0x1ec>
 80045c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80045c4:	445a      	add	r2, fp
 80045c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80045c8:	f89a 3000 	ldrb.w	r3, [sl]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	f000 809f 	beq.w	8004710 <_vfiprintf_r+0x1ec>
 80045d2:	2300      	movs	r3, #0
 80045d4:	f04f 32ff 	mov.w	r2, #4294967295
 80045d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045dc:	f10a 0a01 	add.w	sl, sl, #1
 80045e0:	9304      	str	r3, [sp, #16]
 80045e2:	9307      	str	r3, [sp, #28]
 80045e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80045e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80045ea:	4654      	mov	r4, sl
 80045ec:	2205      	movs	r2, #5
 80045ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045f2:	4853      	ldr	r0, [pc, #332]	@ (8004740 <_vfiprintf_r+0x21c>)
 80045f4:	f7fb fdf4 	bl	80001e0 <memchr>
 80045f8:	9a04      	ldr	r2, [sp, #16]
 80045fa:	b9d8      	cbnz	r0, 8004634 <_vfiprintf_r+0x110>
 80045fc:	06d1      	lsls	r1, r2, #27
 80045fe:	bf44      	itt	mi
 8004600:	2320      	movmi	r3, #32
 8004602:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004606:	0713      	lsls	r3, r2, #28
 8004608:	bf44      	itt	mi
 800460a:	232b      	movmi	r3, #43	@ 0x2b
 800460c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004610:	f89a 3000 	ldrb.w	r3, [sl]
 8004614:	2b2a      	cmp	r3, #42	@ 0x2a
 8004616:	d015      	beq.n	8004644 <_vfiprintf_r+0x120>
 8004618:	9a07      	ldr	r2, [sp, #28]
 800461a:	4654      	mov	r4, sl
 800461c:	2000      	movs	r0, #0
 800461e:	f04f 0c0a 	mov.w	ip, #10
 8004622:	4621      	mov	r1, r4
 8004624:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004628:	3b30      	subs	r3, #48	@ 0x30
 800462a:	2b09      	cmp	r3, #9
 800462c:	d94b      	bls.n	80046c6 <_vfiprintf_r+0x1a2>
 800462e:	b1b0      	cbz	r0, 800465e <_vfiprintf_r+0x13a>
 8004630:	9207      	str	r2, [sp, #28]
 8004632:	e014      	b.n	800465e <_vfiprintf_r+0x13a>
 8004634:	eba0 0308 	sub.w	r3, r0, r8
 8004638:	fa09 f303 	lsl.w	r3, r9, r3
 800463c:	4313      	orrs	r3, r2
 800463e:	9304      	str	r3, [sp, #16]
 8004640:	46a2      	mov	sl, r4
 8004642:	e7d2      	b.n	80045ea <_vfiprintf_r+0xc6>
 8004644:	9b03      	ldr	r3, [sp, #12]
 8004646:	1d19      	adds	r1, r3, #4
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	9103      	str	r1, [sp, #12]
 800464c:	2b00      	cmp	r3, #0
 800464e:	bfbb      	ittet	lt
 8004650:	425b      	neglt	r3, r3
 8004652:	f042 0202 	orrlt.w	r2, r2, #2
 8004656:	9307      	strge	r3, [sp, #28]
 8004658:	9307      	strlt	r3, [sp, #28]
 800465a:	bfb8      	it	lt
 800465c:	9204      	strlt	r2, [sp, #16]
 800465e:	7823      	ldrb	r3, [r4, #0]
 8004660:	2b2e      	cmp	r3, #46	@ 0x2e
 8004662:	d10a      	bne.n	800467a <_vfiprintf_r+0x156>
 8004664:	7863      	ldrb	r3, [r4, #1]
 8004666:	2b2a      	cmp	r3, #42	@ 0x2a
 8004668:	d132      	bne.n	80046d0 <_vfiprintf_r+0x1ac>
 800466a:	9b03      	ldr	r3, [sp, #12]
 800466c:	1d1a      	adds	r2, r3, #4
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	9203      	str	r2, [sp, #12]
 8004672:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004676:	3402      	adds	r4, #2
 8004678:	9305      	str	r3, [sp, #20]
 800467a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004750 <_vfiprintf_r+0x22c>
 800467e:	7821      	ldrb	r1, [r4, #0]
 8004680:	2203      	movs	r2, #3
 8004682:	4650      	mov	r0, sl
 8004684:	f7fb fdac 	bl	80001e0 <memchr>
 8004688:	b138      	cbz	r0, 800469a <_vfiprintf_r+0x176>
 800468a:	9b04      	ldr	r3, [sp, #16]
 800468c:	eba0 000a 	sub.w	r0, r0, sl
 8004690:	2240      	movs	r2, #64	@ 0x40
 8004692:	4082      	lsls	r2, r0
 8004694:	4313      	orrs	r3, r2
 8004696:	3401      	adds	r4, #1
 8004698:	9304      	str	r3, [sp, #16]
 800469a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800469e:	4829      	ldr	r0, [pc, #164]	@ (8004744 <_vfiprintf_r+0x220>)
 80046a0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80046a4:	2206      	movs	r2, #6
 80046a6:	f7fb fd9b 	bl	80001e0 <memchr>
 80046aa:	2800      	cmp	r0, #0
 80046ac:	d03f      	beq.n	800472e <_vfiprintf_r+0x20a>
 80046ae:	4b26      	ldr	r3, [pc, #152]	@ (8004748 <_vfiprintf_r+0x224>)
 80046b0:	bb1b      	cbnz	r3, 80046fa <_vfiprintf_r+0x1d6>
 80046b2:	9b03      	ldr	r3, [sp, #12]
 80046b4:	3307      	adds	r3, #7
 80046b6:	f023 0307 	bic.w	r3, r3, #7
 80046ba:	3308      	adds	r3, #8
 80046bc:	9303      	str	r3, [sp, #12]
 80046be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046c0:	443b      	add	r3, r7
 80046c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80046c4:	e76a      	b.n	800459c <_vfiprintf_r+0x78>
 80046c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80046ca:	460c      	mov	r4, r1
 80046cc:	2001      	movs	r0, #1
 80046ce:	e7a8      	b.n	8004622 <_vfiprintf_r+0xfe>
 80046d0:	2300      	movs	r3, #0
 80046d2:	3401      	adds	r4, #1
 80046d4:	9305      	str	r3, [sp, #20]
 80046d6:	4619      	mov	r1, r3
 80046d8:	f04f 0c0a 	mov.w	ip, #10
 80046dc:	4620      	mov	r0, r4
 80046de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046e2:	3a30      	subs	r2, #48	@ 0x30
 80046e4:	2a09      	cmp	r2, #9
 80046e6:	d903      	bls.n	80046f0 <_vfiprintf_r+0x1cc>
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d0c6      	beq.n	800467a <_vfiprintf_r+0x156>
 80046ec:	9105      	str	r1, [sp, #20]
 80046ee:	e7c4      	b.n	800467a <_vfiprintf_r+0x156>
 80046f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80046f4:	4604      	mov	r4, r0
 80046f6:	2301      	movs	r3, #1
 80046f8:	e7f0      	b.n	80046dc <_vfiprintf_r+0x1b8>
 80046fa:	ab03      	add	r3, sp, #12
 80046fc:	9300      	str	r3, [sp, #0]
 80046fe:	462a      	mov	r2, r5
 8004700:	4b12      	ldr	r3, [pc, #72]	@ (800474c <_vfiprintf_r+0x228>)
 8004702:	a904      	add	r1, sp, #16
 8004704:	4630      	mov	r0, r6
 8004706:	f3af 8000 	nop.w
 800470a:	4607      	mov	r7, r0
 800470c:	1c78      	adds	r0, r7, #1
 800470e:	d1d6      	bne.n	80046be <_vfiprintf_r+0x19a>
 8004710:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004712:	07d9      	lsls	r1, r3, #31
 8004714:	d405      	bmi.n	8004722 <_vfiprintf_r+0x1fe>
 8004716:	89ab      	ldrh	r3, [r5, #12]
 8004718:	059a      	lsls	r2, r3, #22
 800471a:	d402      	bmi.n	8004722 <_vfiprintf_r+0x1fe>
 800471c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800471e:	f7ff fdcf 	bl	80042c0 <__retarget_lock_release_recursive>
 8004722:	89ab      	ldrh	r3, [r5, #12]
 8004724:	065b      	lsls	r3, r3, #25
 8004726:	f53f af1f 	bmi.w	8004568 <_vfiprintf_r+0x44>
 800472a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800472c:	e71e      	b.n	800456c <_vfiprintf_r+0x48>
 800472e:	ab03      	add	r3, sp, #12
 8004730:	9300      	str	r3, [sp, #0]
 8004732:	462a      	mov	r2, r5
 8004734:	4b05      	ldr	r3, [pc, #20]	@ (800474c <_vfiprintf_r+0x228>)
 8004736:	a904      	add	r1, sp, #16
 8004738:	4630      	mov	r0, r6
 800473a:	f000 f879 	bl	8004830 <_printf_i>
 800473e:	e7e4      	b.n	800470a <_vfiprintf_r+0x1e6>
 8004740:	08004ed0 	.word	0x08004ed0
 8004744:	08004eda 	.word	0x08004eda
 8004748:	00000000 	.word	0x00000000
 800474c:	080044ff 	.word	0x080044ff
 8004750:	08004ed6 	.word	0x08004ed6

08004754 <_printf_common>:
 8004754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004758:	4616      	mov	r6, r2
 800475a:	4698      	mov	r8, r3
 800475c:	688a      	ldr	r2, [r1, #8]
 800475e:	690b      	ldr	r3, [r1, #16]
 8004760:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004764:	4293      	cmp	r3, r2
 8004766:	bfb8      	it	lt
 8004768:	4613      	movlt	r3, r2
 800476a:	6033      	str	r3, [r6, #0]
 800476c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004770:	4607      	mov	r7, r0
 8004772:	460c      	mov	r4, r1
 8004774:	b10a      	cbz	r2, 800477a <_printf_common+0x26>
 8004776:	3301      	adds	r3, #1
 8004778:	6033      	str	r3, [r6, #0]
 800477a:	6823      	ldr	r3, [r4, #0]
 800477c:	0699      	lsls	r1, r3, #26
 800477e:	bf42      	ittt	mi
 8004780:	6833      	ldrmi	r3, [r6, #0]
 8004782:	3302      	addmi	r3, #2
 8004784:	6033      	strmi	r3, [r6, #0]
 8004786:	6825      	ldr	r5, [r4, #0]
 8004788:	f015 0506 	ands.w	r5, r5, #6
 800478c:	d106      	bne.n	800479c <_printf_common+0x48>
 800478e:	f104 0a19 	add.w	sl, r4, #25
 8004792:	68e3      	ldr	r3, [r4, #12]
 8004794:	6832      	ldr	r2, [r6, #0]
 8004796:	1a9b      	subs	r3, r3, r2
 8004798:	42ab      	cmp	r3, r5
 800479a:	dc26      	bgt.n	80047ea <_printf_common+0x96>
 800479c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80047a0:	6822      	ldr	r2, [r4, #0]
 80047a2:	3b00      	subs	r3, #0
 80047a4:	bf18      	it	ne
 80047a6:	2301      	movne	r3, #1
 80047a8:	0692      	lsls	r2, r2, #26
 80047aa:	d42b      	bmi.n	8004804 <_printf_common+0xb0>
 80047ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80047b0:	4641      	mov	r1, r8
 80047b2:	4638      	mov	r0, r7
 80047b4:	47c8      	blx	r9
 80047b6:	3001      	adds	r0, #1
 80047b8:	d01e      	beq.n	80047f8 <_printf_common+0xa4>
 80047ba:	6823      	ldr	r3, [r4, #0]
 80047bc:	6922      	ldr	r2, [r4, #16]
 80047be:	f003 0306 	and.w	r3, r3, #6
 80047c2:	2b04      	cmp	r3, #4
 80047c4:	bf02      	ittt	eq
 80047c6:	68e5      	ldreq	r5, [r4, #12]
 80047c8:	6833      	ldreq	r3, [r6, #0]
 80047ca:	1aed      	subeq	r5, r5, r3
 80047cc:	68a3      	ldr	r3, [r4, #8]
 80047ce:	bf0c      	ite	eq
 80047d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047d4:	2500      	movne	r5, #0
 80047d6:	4293      	cmp	r3, r2
 80047d8:	bfc4      	itt	gt
 80047da:	1a9b      	subgt	r3, r3, r2
 80047dc:	18ed      	addgt	r5, r5, r3
 80047de:	2600      	movs	r6, #0
 80047e0:	341a      	adds	r4, #26
 80047e2:	42b5      	cmp	r5, r6
 80047e4:	d11a      	bne.n	800481c <_printf_common+0xc8>
 80047e6:	2000      	movs	r0, #0
 80047e8:	e008      	b.n	80047fc <_printf_common+0xa8>
 80047ea:	2301      	movs	r3, #1
 80047ec:	4652      	mov	r2, sl
 80047ee:	4641      	mov	r1, r8
 80047f0:	4638      	mov	r0, r7
 80047f2:	47c8      	blx	r9
 80047f4:	3001      	adds	r0, #1
 80047f6:	d103      	bne.n	8004800 <_printf_common+0xac>
 80047f8:	f04f 30ff 	mov.w	r0, #4294967295
 80047fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004800:	3501      	adds	r5, #1
 8004802:	e7c6      	b.n	8004792 <_printf_common+0x3e>
 8004804:	18e1      	adds	r1, r4, r3
 8004806:	1c5a      	adds	r2, r3, #1
 8004808:	2030      	movs	r0, #48	@ 0x30
 800480a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800480e:	4422      	add	r2, r4
 8004810:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004814:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004818:	3302      	adds	r3, #2
 800481a:	e7c7      	b.n	80047ac <_printf_common+0x58>
 800481c:	2301      	movs	r3, #1
 800481e:	4622      	mov	r2, r4
 8004820:	4641      	mov	r1, r8
 8004822:	4638      	mov	r0, r7
 8004824:	47c8      	blx	r9
 8004826:	3001      	adds	r0, #1
 8004828:	d0e6      	beq.n	80047f8 <_printf_common+0xa4>
 800482a:	3601      	adds	r6, #1
 800482c:	e7d9      	b.n	80047e2 <_printf_common+0x8e>
	...

08004830 <_printf_i>:
 8004830:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004834:	7e0f      	ldrb	r7, [r1, #24]
 8004836:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004838:	2f78      	cmp	r7, #120	@ 0x78
 800483a:	4691      	mov	r9, r2
 800483c:	4680      	mov	r8, r0
 800483e:	460c      	mov	r4, r1
 8004840:	469a      	mov	sl, r3
 8004842:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004846:	d807      	bhi.n	8004858 <_printf_i+0x28>
 8004848:	2f62      	cmp	r7, #98	@ 0x62
 800484a:	d80a      	bhi.n	8004862 <_printf_i+0x32>
 800484c:	2f00      	cmp	r7, #0
 800484e:	f000 80d1 	beq.w	80049f4 <_printf_i+0x1c4>
 8004852:	2f58      	cmp	r7, #88	@ 0x58
 8004854:	f000 80b8 	beq.w	80049c8 <_printf_i+0x198>
 8004858:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800485c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004860:	e03a      	b.n	80048d8 <_printf_i+0xa8>
 8004862:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004866:	2b15      	cmp	r3, #21
 8004868:	d8f6      	bhi.n	8004858 <_printf_i+0x28>
 800486a:	a101      	add	r1, pc, #4	@ (adr r1, 8004870 <_printf_i+0x40>)
 800486c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004870:	080048c9 	.word	0x080048c9
 8004874:	080048dd 	.word	0x080048dd
 8004878:	08004859 	.word	0x08004859
 800487c:	08004859 	.word	0x08004859
 8004880:	08004859 	.word	0x08004859
 8004884:	08004859 	.word	0x08004859
 8004888:	080048dd 	.word	0x080048dd
 800488c:	08004859 	.word	0x08004859
 8004890:	08004859 	.word	0x08004859
 8004894:	08004859 	.word	0x08004859
 8004898:	08004859 	.word	0x08004859
 800489c:	080049db 	.word	0x080049db
 80048a0:	08004907 	.word	0x08004907
 80048a4:	08004995 	.word	0x08004995
 80048a8:	08004859 	.word	0x08004859
 80048ac:	08004859 	.word	0x08004859
 80048b0:	080049fd 	.word	0x080049fd
 80048b4:	08004859 	.word	0x08004859
 80048b8:	08004907 	.word	0x08004907
 80048bc:	08004859 	.word	0x08004859
 80048c0:	08004859 	.word	0x08004859
 80048c4:	0800499d 	.word	0x0800499d
 80048c8:	6833      	ldr	r3, [r6, #0]
 80048ca:	1d1a      	adds	r2, r3, #4
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	6032      	str	r2, [r6, #0]
 80048d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048d4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80048d8:	2301      	movs	r3, #1
 80048da:	e09c      	b.n	8004a16 <_printf_i+0x1e6>
 80048dc:	6833      	ldr	r3, [r6, #0]
 80048de:	6820      	ldr	r0, [r4, #0]
 80048e0:	1d19      	adds	r1, r3, #4
 80048e2:	6031      	str	r1, [r6, #0]
 80048e4:	0606      	lsls	r6, r0, #24
 80048e6:	d501      	bpl.n	80048ec <_printf_i+0xbc>
 80048e8:	681d      	ldr	r5, [r3, #0]
 80048ea:	e003      	b.n	80048f4 <_printf_i+0xc4>
 80048ec:	0645      	lsls	r5, r0, #25
 80048ee:	d5fb      	bpl.n	80048e8 <_printf_i+0xb8>
 80048f0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80048f4:	2d00      	cmp	r5, #0
 80048f6:	da03      	bge.n	8004900 <_printf_i+0xd0>
 80048f8:	232d      	movs	r3, #45	@ 0x2d
 80048fa:	426d      	negs	r5, r5
 80048fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004900:	4858      	ldr	r0, [pc, #352]	@ (8004a64 <_printf_i+0x234>)
 8004902:	230a      	movs	r3, #10
 8004904:	e011      	b.n	800492a <_printf_i+0xfa>
 8004906:	6821      	ldr	r1, [r4, #0]
 8004908:	6833      	ldr	r3, [r6, #0]
 800490a:	0608      	lsls	r0, r1, #24
 800490c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004910:	d402      	bmi.n	8004918 <_printf_i+0xe8>
 8004912:	0649      	lsls	r1, r1, #25
 8004914:	bf48      	it	mi
 8004916:	b2ad      	uxthmi	r5, r5
 8004918:	2f6f      	cmp	r7, #111	@ 0x6f
 800491a:	4852      	ldr	r0, [pc, #328]	@ (8004a64 <_printf_i+0x234>)
 800491c:	6033      	str	r3, [r6, #0]
 800491e:	bf14      	ite	ne
 8004920:	230a      	movne	r3, #10
 8004922:	2308      	moveq	r3, #8
 8004924:	2100      	movs	r1, #0
 8004926:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800492a:	6866      	ldr	r6, [r4, #4]
 800492c:	60a6      	str	r6, [r4, #8]
 800492e:	2e00      	cmp	r6, #0
 8004930:	db05      	blt.n	800493e <_printf_i+0x10e>
 8004932:	6821      	ldr	r1, [r4, #0]
 8004934:	432e      	orrs	r6, r5
 8004936:	f021 0104 	bic.w	r1, r1, #4
 800493a:	6021      	str	r1, [r4, #0]
 800493c:	d04b      	beq.n	80049d6 <_printf_i+0x1a6>
 800493e:	4616      	mov	r6, r2
 8004940:	fbb5 f1f3 	udiv	r1, r5, r3
 8004944:	fb03 5711 	mls	r7, r3, r1, r5
 8004948:	5dc7      	ldrb	r7, [r0, r7]
 800494a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800494e:	462f      	mov	r7, r5
 8004950:	42bb      	cmp	r3, r7
 8004952:	460d      	mov	r5, r1
 8004954:	d9f4      	bls.n	8004940 <_printf_i+0x110>
 8004956:	2b08      	cmp	r3, #8
 8004958:	d10b      	bne.n	8004972 <_printf_i+0x142>
 800495a:	6823      	ldr	r3, [r4, #0]
 800495c:	07df      	lsls	r7, r3, #31
 800495e:	d508      	bpl.n	8004972 <_printf_i+0x142>
 8004960:	6923      	ldr	r3, [r4, #16]
 8004962:	6861      	ldr	r1, [r4, #4]
 8004964:	4299      	cmp	r1, r3
 8004966:	bfde      	ittt	le
 8004968:	2330      	movle	r3, #48	@ 0x30
 800496a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800496e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004972:	1b92      	subs	r2, r2, r6
 8004974:	6122      	str	r2, [r4, #16]
 8004976:	f8cd a000 	str.w	sl, [sp]
 800497a:	464b      	mov	r3, r9
 800497c:	aa03      	add	r2, sp, #12
 800497e:	4621      	mov	r1, r4
 8004980:	4640      	mov	r0, r8
 8004982:	f7ff fee7 	bl	8004754 <_printf_common>
 8004986:	3001      	adds	r0, #1
 8004988:	d14a      	bne.n	8004a20 <_printf_i+0x1f0>
 800498a:	f04f 30ff 	mov.w	r0, #4294967295
 800498e:	b004      	add	sp, #16
 8004990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004994:	6823      	ldr	r3, [r4, #0]
 8004996:	f043 0320 	orr.w	r3, r3, #32
 800499a:	6023      	str	r3, [r4, #0]
 800499c:	4832      	ldr	r0, [pc, #200]	@ (8004a68 <_printf_i+0x238>)
 800499e:	2778      	movs	r7, #120	@ 0x78
 80049a0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	6831      	ldr	r1, [r6, #0]
 80049a8:	061f      	lsls	r7, r3, #24
 80049aa:	f851 5b04 	ldr.w	r5, [r1], #4
 80049ae:	d402      	bmi.n	80049b6 <_printf_i+0x186>
 80049b0:	065f      	lsls	r7, r3, #25
 80049b2:	bf48      	it	mi
 80049b4:	b2ad      	uxthmi	r5, r5
 80049b6:	6031      	str	r1, [r6, #0]
 80049b8:	07d9      	lsls	r1, r3, #31
 80049ba:	bf44      	itt	mi
 80049bc:	f043 0320 	orrmi.w	r3, r3, #32
 80049c0:	6023      	strmi	r3, [r4, #0]
 80049c2:	b11d      	cbz	r5, 80049cc <_printf_i+0x19c>
 80049c4:	2310      	movs	r3, #16
 80049c6:	e7ad      	b.n	8004924 <_printf_i+0xf4>
 80049c8:	4826      	ldr	r0, [pc, #152]	@ (8004a64 <_printf_i+0x234>)
 80049ca:	e7e9      	b.n	80049a0 <_printf_i+0x170>
 80049cc:	6823      	ldr	r3, [r4, #0]
 80049ce:	f023 0320 	bic.w	r3, r3, #32
 80049d2:	6023      	str	r3, [r4, #0]
 80049d4:	e7f6      	b.n	80049c4 <_printf_i+0x194>
 80049d6:	4616      	mov	r6, r2
 80049d8:	e7bd      	b.n	8004956 <_printf_i+0x126>
 80049da:	6833      	ldr	r3, [r6, #0]
 80049dc:	6825      	ldr	r5, [r4, #0]
 80049de:	6961      	ldr	r1, [r4, #20]
 80049e0:	1d18      	adds	r0, r3, #4
 80049e2:	6030      	str	r0, [r6, #0]
 80049e4:	062e      	lsls	r6, r5, #24
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	d501      	bpl.n	80049ee <_printf_i+0x1be>
 80049ea:	6019      	str	r1, [r3, #0]
 80049ec:	e002      	b.n	80049f4 <_printf_i+0x1c4>
 80049ee:	0668      	lsls	r0, r5, #25
 80049f0:	d5fb      	bpl.n	80049ea <_printf_i+0x1ba>
 80049f2:	8019      	strh	r1, [r3, #0]
 80049f4:	2300      	movs	r3, #0
 80049f6:	6123      	str	r3, [r4, #16]
 80049f8:	4616      	mov	r6, r2
 80049fa:	e7bc      	b.n	8004976 <_printf_i+0x146>
 80049fc:	6833      	ldr	r3, [r6, #0]
 80049fe:	1d1a      	adds	r2, r3, #4
 8004a00:	6032      	str	r2, [r6, #0]
 8004a02:	681e      	ldr	r6, [r3, #0]
 8004a04:	6862      	ldr	r2, [r4, #4]
 8004a06:	2100      	movs	r1, #0
 8004a08:	4630      	mov	r0, r6
 8004a0a:	f7fb fbe9 	bl	80001e0 <memchr>
 8004a0e:	b108      	cbz	r0, 8004a14 <_printf_i+0x1e4>
 8004a10:	1b80      	subs	r0, r0, r6
 8004a12:	6060      	str	r0, [r4, #4]
 8004a14:	6863      	ldr	r3, [r4, #4]
 8004a16:	6123      	str	r3, [r4, #16]
 8004a18:	2300      	movs	r3, #0
 8004a1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a1e:	e7aa      	b.n	8004976 <_printf_i+0x146>
 8004a20:	6923      	ldr	r3, [r4, #16]
 8004a22:	4632      	mov	r2, r6
 8004a24:	4649      	mov	r1, r9
 8004a26:	4640      	mov	r0, r8
 8004a28:	47d0      	blx	sl
 8004a2a:	3001      	adds	r0, #1
 8004a2c:	d0ad      	beq.n	800498a <_printf_i+0x15a>
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	079b      	lsls	r3, r3, #30
 8004a32:	d413      	bmi.n	8004a5c <_printf_i+0x22c>
 8004a34:	68e0      	ldr	r0, [r4, #12]
 8004a36:	9b03      	ldr	r3, [sp, #12]
 8004a38:	4298      	cmp	r0, r3
 8004a3a:	bfb8      	it	lt
 8004a3c:	4618      	movlt	r0, r3
 8004a3e:	e7a6      	b.n	800498e <_printf_i+0x15e>
 8004a40:	2301      	movs	r3, #1
 8004a42:	4632      	mov	r2, r6
 8004a44:	4649      	mov	r1, r9
 8004a46:	4640      	mov	r0, r8
 8004a48:	47d0      	blx	sl
 8004a4a:	3001      	adds	r0, #1
 8004a4c:	d09d      	beq.n	800498a <_printf_i+0x15a>
 8004a4e:	3501      	adds	r5, #1
 8004a50:	68e3      	ldr	r3, [r4, #12]
 8004a52:	9903      	ldr	r1, [sp, #12]
 8004a54:	1a5b      	subs	r3, r3, r1
 8004a56:	42ab      	cmp	r3, r5
 8004a58:	dcf2      	bgt.n	8004a40 <_printf_i+0x210>
 8004a5a:	e7eb      	b.n	8004a34 <_printf_i+0x204>
 8004a5c:	2500      	movs	r5, #0
 8004a5e:	f104 0619 	add.w	r6, r4, #25
 8004a62:	e7f5      	b.n	8004a50 <_printf_i+0x220>
 8004a64:	08004ee1 	.word	0x08004ee1
 8004a68:	08004ef2 	.word	0x08004ef2

08004a6c <__sflush_r>:
 8004a6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a74:	0716      	lsls	r6, r2, #28
 8004a76:	4605      	mov	r5, r0
 8004a78:	460c      	mov	r4, r1
 8004a7a:	d454      	bmi.n	8004b26 <__sflush_r+0xba>
 8004a7c:	684b      	ldr	r3, [r1, #4]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	dc02      	bgt.n	8004a88 <__sflush_r+0x1c>
 8004a82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	dd48      	ble.n	8004b1a <__sflush_r+0xae>
 8004a88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004a8a:	2e00      	cmp	r6, #0
 8004a8c:	d045      	beq.n	8004b1a <__sflush_r+0xae>
 8004a8e:	2300      	movs	r3, #0
 8004a90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004a94:	682f      	ldr	r7, [r5, #0]
 8004a96:	6a21      	ldr	r1, [r4, #32]
 8004a98:	602b      	str	r3, [r5, #0]
 8004a9a:	d030      	beq.n	8004afe <__sflush_r+0x92>
 8004a9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004a9e:	89a3      	ldrh	r3, [r4, #12]
 8004aa0:	0759      	lsls	r1, r3, #29
 8004aa2:	d505      	bpl.n	8004ab0 <__sflush_r+0x44>
 8004aa4:	6863      	ldr	r3, [r4, #4]
 8004aa6:	1ad2      	subs	r2, r2, r3
 8004aa8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004aaa:	b10b      	cbz	r3, 8004ab0 <__sflush_r+0x44>
 8004aac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004aae:	1ad2      	subs	r2, r2, r3
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004ab4:	6a21      	ldr	r1, [r4, #32]
 8004ab6:	4628      	mov	r0, r5
 8004ab8:	47b0      	blx	r6
 8004aba:	1c43      	adds	r3, r0, #1
 8004abc:	89a3      	ldrh	r3, [r4, #12]
 8004abe:	d106      	bne.n	8004ace <__sflush_r+0x62>
 8004ac0:	6829      	ldr	r1, [r5, #0]
 8004ac2:	291d      	cmp	r1, #29
 8004ac4:	d82b      	bhi.n	8004b1e <__sflush_r+0xb2>
 8004ac6:	4a2a      	ldr	r2, [pc, #168]	@ (8004b70 <__sflush_r+0x104>)
 8004ac8:	40ca      	lsrs	r2, r1
 8004aca:	07d6      	lsls	r6, r2, #31
 8004acc:	d527      	bpl.n	8004b1e <__sflush_r+0xb2>
 8004ace:	2200      	movs	r2, #0
 8004ad0:	6062      	str	r2, [r4, #4]
 8004ad2:	04d9      	lsls	r1, r3, #19
 8004ad4:	6922      	ldr	r2, [r4, #16]
 8004ad6:	6022      	str	r2, [r4, #0]
 8004ad8:	d504      	bpl.n	8004ae4 <__sflush_r+0x78>
 8004ada:	1c42      	adds	r2, r0, #1
 8004adc:	d101      	bne.n	8004ae2 <__sflush_r+0x76>
 8004ade:	682b      	ldr	r3, [r5, #0]
 8004ae0:	b903      	cbnz	r3, 8004ae4 <__sflush_r+0x78>
 8004ae2:	6560      	str	r0, [r4, #84]	@ 0x54
 8004ae4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ae6:	602f      	str	r7, [r5, #0]
 8004ae8:	b1b9      	cbz	r1, 8004b1a <__sflush_r+0xae>
 8004aea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004aee:	4299      	cmp	r1, r3
 8004af0:	d002      	beq.n	8004af8 <__sflush_r+0x8c>
 8004af2:	4628      	mov	r0, r5
 8004af4:	f7ff fbf4 	bl	80042e0 <_free_r>
 8004af8:	2300      	movs	r3, #0
 8004afa:	6363      	str	r3, [r4, #52]	@ 0x34
 8004afc:	e00d      	b.n	8004b1a <__sflush_r+0xae>
 8004afe:	2301      	movs	r3, #1
 8004b00:	4628      	mov	r0, r5
 8004b02:	47b0      	blx	r6
 8004b04:	4602      	mov	r2, r0
 8004b06:	1c50      	adds	r0, r2, #1
 8004b08:	d1c9      	bne.n	8004a9e <__sflush_r+0x32>
 8004b0a:	682b      	ldr	r3, [r5, #0]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d0c6      	beq.n	8004a9e <__sflush_r+0x32>
 8004b10:	2b1d      	cmp	r3, #29
 8004b12:	d001      	beq.n	8004b18 <__sflush_r+0xac>
 8004b14:	2b16      	cmp	r3, #22
 8004b16:	d11e      	bne.n	8004b56 <__sflush_r+0xea>
 8004b18:	602f      	str	r7, [r5, #0]
 8004b1a:	2000      	movs	r0, #0
 8004b1c:	e022      	b.n	8004b64 <__sflush_r+0xf8>
 8004b1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b22:	b21b      	sxth	r3, r3
 8004b24:	e01b      	b.n	8004b5e <__sflush_r+0xf2>
 8004b26:	690f      	ldr	r7, [r1, #16]
 8004b28:	2f00      	cmp	r7, #0
 8004b2a:	d0f6      	beq.n	8004b1a <__sflush_r+0xae>
 8004b2c:	0793      	lsls	r3, r2, #30
 8004b2e:	680e      	ldr	r6, [r1, #0]
 8004b30:	bf08      	it	eq
 8004b32:	694b      	ldreq	r3, [r1, #20]
 8004b34:	600f      	str	r7, [r1, #0]
 8004b36:	bf18      	it	ne
 8004b38:	2300      	movne	r3, #0
 8004b3a:	eba6 0807 	sub.w	r8, r6, r7
 8004b3e:	608b      	str	r3, [r1, #8]
 8004b40:	f1b8 0f00 	cmp.w	r8, #0
 8004b44:	dde9      	ble.n	8004b1a <__sflush_r+0xae>
 8004b46:	6a21      	ldr	r1, [r4, #32]
 8004b48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004b4a:	4643      	mov	r3, r8
 8004b4c:	463a      	mov	r2, r7
 8004b4e:	4628      	mov	r0, r5
 8004b50:	47b0      	blx	r6
 8004b52:	2800      	cmp	r0, #0
 8004b54:	dc08      	bgt.n	8004b68 <__sflush_r+0xfc>
 8004b56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b5e:	81a3      	strh	r3, [r4, #12]
 8004b60:	f04f 30ff 	mov.w	r0, #4294967295
 8004b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b68:	4407      	add	r7, r0
 8004b6a:	eba8 0800 	sub.w	r8, r8, r0
 8004b6e:	e7e7      	b.n	8004b40 <__sflush_r+0xd4>
 8004b70:	20400001 	.word	0x20400001

08004b74 <_fflush_r>:
 8004b74:	b538      	push	{r3, r4, r5, lr}
 8004b76:	690b      	ldr	r3, [r1, #16]
 8004b78:	4605      	mov	r5, r0
 8004b7a:	460c      	mov	r4, r1
 8004b7c:	b913      	cbnz	r3, 8004b84 <_fflush_r+0x10>
 8004b7e:	2500      	movs	r5, #0
 8004b80:	4628      	mov	r0, r5
 8004b82:	bd38      	pop	{r3, r4, r5, pc}
 8004b84:	b118      	cbz	r0, 8004b8e <_fflush_r+0x1a>
 8004b86:	6a03      	ldr	r3, [r0, #32]
 8004b88:	b90b      	cbnz	r3, 8004b8e <_fflush_r+0x1a>
 8004b8a:	f7ff f9a1 	bl	8003ed0 <__sinit>
 8004b8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d0f3      	beq.n	8004b7e <_fflush_r+0xa>
 8004b96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004b98:	07d0      	lsls	r0, r2, #31
 8004b9a:	d404      	bmi.n	8004ba6 <_fflush_r+0x32>
 8004b9c:	0599      	lsls	r1, r3, #22
 8004b9e:	d402      	bmi.n	8004ba6 <_fflush_r+0x32>
 8004ba0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ba2:	f7ff fb8c 	bl	80042be <__retarget_lock_acquire_recursive>
 8004ba6:	4628      	mov	r0, r5
 8004ba8:	4621      	mov	r1, r4
 8004baa:	f7ff ff5f 	bl	8004a6c <__sflush_r>
 8004bae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004bb0:	07da      	lsls	r2, r3, #31
 8004bb2:	4605      	mov	r5, r0
 8004bb4:	d4e4      	bmi.n	8004b80 <_fflush_r+0xc>
 8004bb6:	89a3      	ldrh	r3, [r4, #12]
 8004bb8:	059b      	lsls	r3, r3, #22
 8004bba:	d4e1      	bmi.n	8004b80 <_fflush_r+0xc>
 8004bbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004bbe:	f7ff fb7f 	bl	80042c0 <__retarget_lock_release_recursive>
 8004bc2:	e7dd      	b.n	8004b80 <_fflush_r+0xc>

08004bc4 <__swhatbuf_r>:
 8004bc4:	b570      	push	{r4, r5, r6, lr}
 8004bc6:	460c      	mov	r4, r1
 8004bc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bcc:	2900      	cmp	r1, #0
 8004bce:	b096      	sub	sp, #88	@ 0x58
 8004bd0:	4615      	mov	r5, r2
 8004bd2:	461e      	mov	r6, r3
 8004bd4:	da0d      	bge.n	8004bf2 <__swhatbuf_r+0x2e>
 8004bd6:	89a3      	ldrh	r3, [r4, #12]
 8004bd8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004bdc:	f04f 0100 	mov.w	r1, #0
 8004be0:	bf14      	ite	ne
 8004be2:	2340      	movne	r3, #64	@ 0x40
 8004be4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004be8:	2000      	movs	r0, #0
 8004bea:	6031      	str	r1, [r6, #0]
 8004bec:	602b      	str	r3, [r5, #0]
 8004bee:	b016      	add	sp, #88	@ 0x58
 8004bf0:	bd70      	pop	{r4, r5, r6, pc}
 8004bf2:	466a      	mov	r2, sp
 8004bf4:	f000 f848 	bl	8004c88 <_fstat_r>
 8004bf8:	2800      	cmp	r0, #0
 8004bfa:	dbec      	blt.n	8004bd6 <__swhatbuf_r+0x12>
 8004bfc:	9901      	ldr	r1, [sp, #4]
 8004bfe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004c02:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004c06:	4259      	negs	r1, r3
 8004c08:	4159      	adcs	r1, r3
 8004c0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c0e:	e7eb      	b.n	8004be8 <__swhatbuf_r+0x24>

08004c10 <__smakebuf_r>:
 8004c10:	898b      	ldrh	r3, [r1, #12]
 8004c12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c14:	079d      	lsls	r5, r3, #30
 8004c16:	4606      	mov	r6, r0
 8004c18:	460c      	mov	r4, r1
 8004c1a:	d507      	bpl.n	8004c2c <__smakebuf_r+0x1c>
 8004c1c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004c20:	6023      	str	r3, [r4, #0]
 8004c22:	6123      	str	r3, [r4, #16]
 8004c24:	2301      	movs	r3, #1
 8004c26:	6163      	str	r3, [r4, #20]
 8004c28:	b003      	add	sp, #12
 8004c2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c2c:	ab01      	add	r3, sp, #4
 8004c2e:	466a      	mov	r2, sp
 8004c30:	f7ff ffc8 	bl	8004bc4 <__swhatbuf_r>
 8004c34:	9f00      	ldr	r7, [sp, #0]
 8004c36:	4605      	mov	r5, r0
 8004c38:	4639      	mov	r1, r7
 8004c3a:	4630      	mov	r0, r6
 8004c3c:	f7ff fbbc 	bl	80043b8 <_malloc_r>
 8004c40:	b948      	cbnz	r0, 8004c56 <__smakebuf_r+0x46>
 8004c42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c46:	059a      	lsls	r2, r3, #22
 8004c48:	d4ee      	bmi.n	8004c28 <__smakebuf_r+0x18>
 8004c4a:	f023 0303 	bic.w	r3, r3, #3
 8004c4e:	f043 0302 	orr.w	r3, r3, #2
 8004c52:	81a3      	strh	r3, [r4, #12]
 8004c54:	e7e2      	b.n	8004c1c <__smakebuf_r+0xc>
 8004c56:	89a3      	ldrh	r3, [r4, #12]
 8004c58:	6020      	str	r0, [r4, #0]
 8004c5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c5e:	81a3      	strh	r3, [r4, #12]
 8004c60:	9b01      	ldr	r3, [sp, #4]
 8004c62:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004c66:	b15b      	cbz	r3, 8004c80 <__smakebuf_r+0x70>
 8004c68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c6c:	4630      	mov	r0, r6
 8004c6e:	f000 f81d 	bl	8004cac <_isatty_r>
 8004c72:	b128      	cbz	r0, 8004c80 <__smakebuf_r+0x70>
 8004c74:	89a3      	ldrh	r3, [r4, #12]
 8004c76:	f023 0303 	bic.w	r3, r3, #3
 8004c7a:	f043 0301 	orr.w	r3, r3, #1
 8004c7e:	81a3      	strh	r3, [r4, #12]
 8004c80:	89a3      	ldrh	r3, [r4, #12]
 8004c82:	431d      	orrs	r5, r3
 8004c84:	81a5      	strh	r5, [r4, #12]
 8004c86:	e7cf      	b.n	8004c28 <__smakebuf_r+0x18>

08004c88 <_fstat_r>:
 8004c88:	b538      	push	{r3, r4, r5, lr}
 8004c8a:	4d07      	ldr	r5, [pc, #28]	@ (8004ca8 <_fstat_r+0x20>)
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	4604      	mov	r4, r0
 8004c90:	4608      	mov	r0, r1
 8004c92:	4611      	mov	r1, r2
 8004c94:	602b      	str	r3, [r5, #0]
 8004c96:	f7fc ffce 	bl	8001c36 <_fstat>
 8004c9a:	1c43      	adds	r3, r0, #1
 8004c9c:	d102      	bne.n	8004ca4 <_fstat_r+0x1c>
 8004c9e:	682b      	ldr	r3, [r5, #0]
 8004ca0:	b103      	cbz	r3, 8004ca4 <_fstat_r+0x1c>
 8004ca2:	6023      	str	r3, [r4, #0]
 8004ca4:	bd38      	pop	{r3, r4, r5, pc}
 8004ca6:	bf00      	nop
 8004ca8:	20008608 	.word	0x20008608

08004cac <_isatty_r>:
 8004cac:	b538      	push	{r3, r4, r5, lr}
 8004cae:	4d06      	ldr	r5, [pc, #24]	@ (8004cc8 <_isatty_r+0x1c>)
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	4604      	mov	r4, r0
 8004cb4:	4608      	mov	r0, r1
 8004cb6:	602b      	str	r3, [r5, #0]
 8004cb8:	f7fc ffcd 	bl	8001c56 <_isatty>
 8004cbc:	1c43      	adds	r3, r0, #1
 8004cbe:	d102      	bne.n	8004cc6 <_isatty_r+0x1a>
 8004cc0:	682b      	ldr	r3, [r5, #0]
 8004cc2:	b103      	cbz	r3, 8004cc6 <_isatty_r+0x1a>
 8004cc4:	6023      	str	r3, [r4, #0]
 8004cc6:	bd38      	pop	{r3, r4, r5, pc}
 8004cc8:	20008608 	.word	0x20008608

08004ccc <_sbrk_r>:
 8004ccc:	b538      	push	{r3, r4, r5, lr}
 8004cce:	4d06      	ldr	r5, [pc, #24]	@ (8004ce8 <_sbrk_r+0x1c>)
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	4604      	mov	r4, r0
 8004cd4:	4608      	mov	r0, r1
 8004cd6:	602b      	str	r3, [r5, #0]
 8004cd8:	f7fc ffd6 	bl	8001c88 <_sbrk>
 8004cdc:	1c43      	adds	r3, r0, #1
 8004cde:	d102      	bne.n	8004ce6 <_sbrk_r+0x1a>
 8004ce0:	682b      	ldr	r3, [r5, #0]
 8004ce2:	b103      	cbz	r3, 8004ce6 <_sbrk_r+0x1a>
 8004ce4:	6023      	str	r3, [r4, #0]
 8004ce6:	bd38      	pop	{r3, r4, r5, pc}
 8004ce8:	20008608 	.word	0x20008608

08004cec <_init>:
 8004cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cee:	bf00      	nop
 8004cf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cf2:	bc08      	pop	{r3}
 8004cf4:	469e      	mov	lr, r3
 8004cf6:	4770      	bx	lr

08004cf8 <_fini>:
 8004cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cfa:	bf00      	nop
 8004cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cfe:	bc08      	pop	{r3}
 8004d00:	469e      	mov	lr, r3
 8004d02:	4770      	bx	lr
