{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../optimized_intellight_v2.gen/sources_1/bd/intellight_v2",
      "name": "intellight_v2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1"
    },
    "design_tree": {
      "RD_0": "",
      "QA_0": "",
      "PG_0": "",
      "SD_0": "",
      "rst_clk_wiz_100M": "",
      "processing_system7_0": "",
      "action_ram_wrapper_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      }
    },
    "components": {
      "RD_0": {
        "vlnv": "xilinx.com:module_ref:RD:1.0",
        "xci_name": "intellight_v2_RD_0_0",
        "xci_path": "ip\\intellight_v2_RD_0_0\\intellight_v2_RD_0_0.xci",
        "inst_hier_path": "RD_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "L0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "L1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "L2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "L3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "R": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "QA_0": {
        "vlnv": "xilinx.com:module_ref:QA:1.0",
        "xci_name": "intellight_v2_QA_0_0",
        "xci_path": "ip\\intellight_v2_QA_0_0\\intellight_v2_QA_0_0.xci",
        "inst_hier_path": "QA_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "QA",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "alpha": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "gamma": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "Q0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Q1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Q2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Q3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "R": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "A": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "Qnew": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "x": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Qmax": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "gm": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "PG_0": {
        "vlnv": "xilinx.com:module_ref:PG:1.0",
        "xci_name": "intellight_v2_PG_0_0",
        "xci_path": "ip\\intellight_v2_PG_0_0\\intellight_v2_PG_0_0.xci",
        "inst_hier_path": "PG_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PG",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "Q0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Q1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Q2": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "Q3": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "A_rand": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "A_sel": {
            "direction": "I"
          },
          "mode": {
            "direction": "I"
          },
          "A_gred": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "A": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "SD_0": {
        "vlnv": "xilinx.com:module_ref:SD:1.0",
        "xci_name": "intellight_v2_SD_0_1",
        "xci_path": "ip\\intellight_v2_SD_0_1\\intellight_v2_SD_0_1.xci",
        "inst_hier_path": "SD_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "mode": {
            "direction": "I"
          },
          "A": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "S_sim": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "L_inc": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "L_dec": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "S": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "L0": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "L1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "L2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "L3": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "intellight_v2_rst_clk_wiz_100M_0",
        "xci_path": "ip\\intellight_v2_rst_clk_wiz_100M_0\\intellight_v2_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M"
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "intellight_v2_processing_system7_0_0",
        "xci_path": "ip\\intellight_v2_processing_system7_0_0\\intellight_v2_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "action_ram_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:action_ram_wrapper:1.0",
        "xci_name": "intellight_v2_action_ram_wrapper_0_0",
        "xci_path": "ip\\intellight_v2_action_ram_wrapper_0_0\\intellight_v2_action_ram_wrapper_0_0.xci",
        "inst_hier_path": "action_ram_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "action_ram_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Qlane0": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "Qlane1": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "Qlane2": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "Qlane3": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "Qnew": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rd_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "wen0": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wen1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wen2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wen3": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wr_addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "PG_0/Q0",
          "QA_0/Q0"
        ]
      },
      "Net1": {
        "ports": [
          "PG_0/Q1",
          "QA_0/Q1"
        ]
      },
      "Net2": {
        "ports": [
          "PG_0/Q2",
          "QA_0/Q2"
        ]
      },
      "Net3": {
        "ports": [
          "PG_0/Q3",
          "QA_0/Q3"
        ]
      },
      "PG_0_A": {
        "ports": [
          "PG_0/A",
          "QA_0/A",
          "SD_0/A"
        ]
      },
      "QA_0_Qnew": {
        "ports": [
          "QA_0/Qnew",
          "action_ram_wrapper_0/Qnew"
        ]
      },
      "RD_0_R": {
        "ports": [
          "RD_0/R",
          "QA_0/R"
        ]
      },
      "SD_0_L0": {
        "ports": [
          "SD_0/L0",
          "RD_0/L0"
        ]
      },
      "SD_0_L1": {
        "ports": [
          "SD_0/L1",
          "RD_0/L1"
        ]
      },
      "SD_0_L2": {
        "ports": [
          "SD_0/L2",
          "RD_0/L2"
        ]
      },
      "SD_0_L3": {
        "ports": [
          "SD_0/L3",
          "RD_0/L3"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "PG_0/clk",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "QA_0/clk",
          "RD_0/clk",
          "SD_0/clk",
          "action_ram_wrapper_0/clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "PG_0/rst",
          "QA_0/rst",
          "RD_0/rst",
          "SD_0/rst",
          "action_ram_wrapper_0/rst"
        ]
      }
    }
  }
}