#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  4 18:12:15 2022
# Process ID: 18808
# Current directory: D:/1111/DCCDL/VIVADO/lab6/fft_pm6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28936 D:\1111\DCCDL\VIVADO\lab6\fft_pm6\fft.xpr
# Log file: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/vivado.log
# Journal file: D:/1111/DCCDL/VIVADO/lab6/fft_pm6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.xpr
INFO: [Project 1-313] Project file moved from 'D:/1111/DCCDL/VIVADO/lab6/fft' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1119.598 ; gain = 244.496
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Sun Dec  4 18:14:52 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/synth_1/runme.log
[Sun Dec  4 18:14:52 2022] Launched impl_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1233.895 ; gain = 1.684
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1233.895 ; gain = 1.684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1233.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1400.562 ; gain = 280.965
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v"
write_verilog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.789 ; gain = 54.824
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.butterfly_8
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1821.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_time_impl -key {Post-Implementation:sim_1:Timing:stage1_tb} -tclbatch {stage1_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1863.238 ; gain = 743.641
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.butterfly_8
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_time_impl
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1893.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1893.789 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1893.789 ; gain = 19.516
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.butterfly_8
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.512 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1905.512 ; gain = 11.723
save_wave_config {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_behav -key {Behavioral:sim_1:Functional:stage1_tb} -tclbatch {stage1_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1939.402 ; gain = 18.242
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1939.402 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2389.723 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Dec  4 18:44:49 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/synth_1/runme.log
[Sun Dec  4 18:44:49 2022] Launched impl_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/synth_1

save_wave_config {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_behav -key {Behavioral:sim_1:Functional:stage1_tb} -tclbatch {stage1_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2389.723 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Sun Dec  4 18:55:07 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/synth_1/runme.log
[Sun Dec  4 18:55:07 2022] Launched impl_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/impl_1/runme.log
relaunch_sim
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim/simulate.log"
save_wave_config {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 2389.723 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 2389.723 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.butterfly_8
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2389.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_time_impl -key {Post-Implementation:sim_1:Timing:stage1_tb} -tclbatch {stage1_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
WARNING: Simulation object /stage1_tb/dft1/dft2/commutator4/control was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/commutator4/LI_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/commutator4/LI_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/commutator4/UI_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/commutator4/UI_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/commutator4/LO_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/commutator4/LO_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/commutator4/UO_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/commutator4/UO_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/butterfly4/control was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/butterfly4/LI_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/butterfly4/LI_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/butterfly4/UI_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/butterfly4/UI_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/butterfly4/LO_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/butterfly4/LO_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/butterfly4/UO_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/butterfly4/UO_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/mult4/clk was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/mult4/en was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/mult4/control was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/mult4/LI_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/mult4/LI_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/mult4/LO_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft2/mult4/LO_imag was not found in the design.
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2389.723 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_behav -key {Behavioral:sim_1:Functional:stage1_tb} -tclbatch {stage1_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2389.723 ; gain = 0.000
save_wave_config {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_behav -key {Behavioral:sim_1:Functional:stage1_tb} -tclbatch {stage1_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2389.723 ; gain = 0.000
close [ open D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v w ]
add_files D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 15 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2389.723 ; gain = 0.000
close [ open D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v w ]
add_files D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
close [ open D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v w ]
add_files D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'LI_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v:40]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_behav -key {Behavioral:sim_1:Functional:stage1_tb} -tclbatch {stage1_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'LI_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v:40]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'LI_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v:40]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'LI_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v:40]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'LI_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v:40]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'LI_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v:40]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 14 for port 'LO_real' [D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Dec  4 19:45:36 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/synth_1/runme.log
[Sun Dec  4 19:45:36 2022] Launched impl_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/impl_1/runme.log
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 2392.664 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 2392.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.butterfly_8
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_time_impl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2392.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_time_impl -key {Post-Implementation:sim_1:Timing:stage1_tb} -tclbatch {stage1_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2392.664 ; gain = 0.000
save_wave_config {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg}
save_wave_config {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_behav -key {Behavioral:sim_1:Functional:stage1_tb} -tclbatch {stage1_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
close [ open D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v w ]
add_files D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.664 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/synth_1

launch_runs impl_1 -jobs 4
[Sun Dec  4 22:17:50 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/synth_1/runme.log
[Sun Dec  4 22:17:50 2022] Launched impl_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 2392.664 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 2392.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2392.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.butterfly_8
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_time_impl

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/xsim.dir/stage1_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/xsim.dir/stage1_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec  4 22:23:53 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  4 22:23:53 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2392.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_time_impl -key {Post-Implementation:sim_1:Timing:stage1_tb} -tclbatch {stage1_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/control was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/LI_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/LI_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/UI_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/UI_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/LO_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/LO_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/UO_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/UO_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/control was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/LI_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/LI_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/UI_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/UI_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/UO_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/LO_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/UO_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/LO_imag was not found in the design.
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2392.664 ; gain = 0.000
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.butterfly_8
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2392.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2392.664 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 2392.664 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-1
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2392.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2392.664 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "stage1_tb_time_synth.sdf", for root module "stage1_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "stage1_tb_time_synth.sdf", for root module "stage1_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.butterfly_8
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_time_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim/xsim.dir/stage1_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim/xsim.dir/stage1_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec  4 22:27:32 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  4 22:27:32 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 2392.664 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_time_synth -key {Post-Synthesis:sim_1:Timing:stage1_tb} -tclbatch {stage1_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/control was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/LI_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/LI_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/UI_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/UI_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/LO_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/LO_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/UO_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/commutator2/UO_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/control was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/LI_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/LI_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/UI_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/UI_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/UO_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/LO_real was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/UO_imag was not found in the design.
WARNING: Simulation object /stage1_tb/dft1/dft3/butterfly2/LO_imag was not found in the design.
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2392.664 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2392.664 ; gain = 0.000
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2400.438 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim/stage1_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2400.438 ; gain = 7.773
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/synth/timing/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "stage1_tb_time_synth.sdf", for root module "stage1_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "stage1_tb_time_synth.sdf", for root module "stage1_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.butterfly_8
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_time_synth
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2400.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2400.438 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 2400.438 ; gain = 7.773
save_wave_config {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg}
save_wave_config {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg}
current_sim simulation_10
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/butterfly_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/commutator_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module commutator_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/fft_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/mult_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/ping_pong_access.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sources_1/new/stage_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stage1_tb_behav xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.commutator_8
Compiling module xil_defaultlib.butterfly_8
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.commutator_4
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.commutator_2
Compiling module xil_defaultlib.butterfly_2
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_behav -key {Behavioral:sim_1:Functional:stage1_tb} -tclbatch {stage1_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3030.199 ; gain = 89.453
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  4 22:32:42 2022] Launched synth_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/synth_1/runme.log
[Sun Dec  4 22:32:42 2022] Launched impl_1...
Run output will be captured here: D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.runs/impl_1/runme.log
current_design impl_1
close_design
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 3295.027 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 3295.027 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'stage1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj stage1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim/stage1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_4
INFO: [VRFC 10-311] analyzing module butterfly_8
INFO: [VRFC 10-311] analyzing module fft_top
INFO: [VRFC 10-311] analyzing module mult_4
INFO: [VRFC 10-311] analyzing module mult_8
INFO: [VRFC 10-311] analyzing module ping_pong_access
INFO: [VRFC 10-311] analyzing module stage_2
INFO: [VRFC 10-311] analyzing module stage_4
INFO: [VRFC 10-311] analyzing module stage_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.srcs/sim_1/new/stage1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage1_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
"xelab -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2394abec491d48f08ebb807feb281ab5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot stage1_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.stage1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "stage1_tb_time_impl.sdf", for root module "stage1_tb/dft1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.butterfly_8
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.mult_8
Compiling module xil_defaultlib.stage_8
Compiling module xil_defaultlib.butterfly_4
Compiling module xil_defaultlib.mult_4
Compiling module xil_defaultlib.stage_4
Compiling module xil_defaultlib.stage_2
Compiling module xil_defaultlib.ping_pong_access
Compiling module xil_defaultlib.fft_top
Compiling module xil_defaultlib.stage1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot stage1_tb_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 3295.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1111/DCCDL/VIVADO/lab6/fft_pm6/fft.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stage1_tb_time_impl -key {Post-Implementation:sim_1:Timing:stage1_tb} -tclbatch {stage1_tb.tcl} -view {D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/1111/DCCDL/VIVADO/lab6/fft_pm6/stage1_tb_behav.wcfg
source stage1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stage1_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 3295.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_design synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  5 11:08:25 2022...
