<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › nwfpe › fpsr.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>fpsr.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm">    NetWinder Floating Point Emulator</span>
<span class="cm">    (c) Rebel.com, 1998-1999</span>

<span class="cm">    Direct questions, comments to Scott Bambrough &lt;scottb@netwinder.org&gt;</span>

<span class="cm">    This program is free software; you can redistribute it and/or modify</span>
<span class="cm">    it under the terms of the GNU General Public License as published by</span>
<span class="cm">    the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm">    (at your option) any later version.</span>

<span class="cm">    This program is distributed in the hope that it will be useful,</span>
<span class="cm">    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    GNU General Public License for more details.</span>

<span class="cm">    You should have received a copy of the GNU General Public License</span>
<span class="cm">    along with this program; if not, write to the Free Software</span>
<span class="cm">    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __FPSR_H__</span>
<span class="cp">#define __FPSR_H__</span>

<span class="cm">/*</span>
<span class="cm">The FPSR is a 32 bit register consisting of 4 parts, each exactly</span>
<span class="cm">one byte.</span>

<span class="cm">	SYSTEM ID</span>
<span class="cm">	EXCEPTION TRAP ENABLE BYTE</span>
<span class="cm">	SYSTEM CONTROL BYTE</span>
<span class="cm">	CUMULATIVE EXCEPTION FLAGS BYTE</span>

<span class="cm">The FPCR is a 32 bit register consisting of bit flags.</span>
<span class="cm">*/</span>

<span class="cm">/* SYSTEM ID</span>
<span class="cm">------------</span>
<span class="cm">Note: the system id byte is read only  */</span>

<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">FPSR</span><span class="p">;</span>	<span class="cm">/* type for floating point status register */</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">FPCR</span><span class="p">;</span>	<span class="cm">/* type for floating point control register */</span>

<span class="cp">#define MASK_SYSID		0xff000000</span>
<span class="cp">#define BIT_HARDWARE		0x80000000</span>
<span class="cp">#define FP_EMULATOR		0x01000000	</span><span class="cm">/* System ID for emulator */</span><span class="cp"></span>
<span class="cp">#define FP_ACCELERATOR		0x81000000	</span><span class="cm">/* System ID for FPA11 */</span><span class="cp"></span>

<span class="cm">/* EXCEPTION TRAP ENABLE BYTE</span>
<span class="cm">----------------------------- */</span>

<span class="cp">#define MASK_TRAP_ENABLE	0x00ff0000</span>
<span class="cp">#define MASK_TRAP_ENABLE_STRICT	0x001f0000</span>
<span class="cp">#define BIT_IXE		0x00100000	</span><span class="cm">/* inexact exception enable */</span><span class="cp"></span>
<span class="cp">#define BIT_UFE		0x00080000	</span><span class="cm">/* underflow exception enable */</span><span class="cp"></span>
<span class="cp">#define BIT_OFE		0x00040000	</span><span class="cm">/* overflow exception enable */</span><span class="cp"></span>
<span class="cp">#define BIT_DZE		0x00020000	</span><span class="cm">/* divide by zero exception enable */</span><span class="cp"></span>
<span class="cp">#define BIT_IOE		0x00010000	</span><span class="cm">/* invalid operation exception enable */</span><span class="cp"></span>

<span class="cm">/* SYSTEM CONTROL BYTE</span>
<span class="cm">---------------------- */</span>

<span class="cp">#define MASK_SYSTEM_CONTROL	0x0000ff00</span>
<span class="cp">#define MASK_TRAP_STRICT	0x00001f00</span>

<span class="cp">#define BIT_AC	0x00001000	</span><span class="cm">/* use alternative C-flag definition</span>
<span class="cm">				   for compares */</span><span class="cp"></span>
<span class="cp">#define BIT_EP	0x00000800	</span><span class="cm">/* use expanded packed decimal format */</span><span class="cp"></span>
<span class="cp">#define BIT_SO	0x00000400	</span><span class="cm">/* select synchronous operation of FPA */</span><span class="cp"></span>
<span class="cp">#define BIT_NE	0x00000200	</span><span class="cm">/* NaN exception bit */</span><span class="cp"></span>
<span class="cp">#define BIT_ND	0x00000100	</span><span class="cm">/* no denormalized numbers bit */</span><span class="cp"></span>

<span class="cm">/* CUMULATIVE EXCEPTION FLAGS BYTE</span>
<span class="cm">---------------------------------- */</span>

<span class="cp">#define MASK_EXCEPTION_FLAGS		0x000000ff</span>
<span class="cp">#define MASK_EXCEPTION_FLAGS_STRICT	0x0000001f</span>

<span class="cp">#define BIT_IXC		0x00000010	</span><span class="cm">/* inexact exception flag */</span><span class="cp"></span>
<span class="cp">#define BIT_UFC		0x00000008	</span><span class="cm">/* underflow exception flag */</span><span class="cp"></span>
<span class="cp">#define BIT_OFC		0x00000004	</span><span class="cm">/* overfloat exception flag */</span><span class="cp"></span>
<span class="cp">#define BIT_DZC		0x00000002	</span><span class="cm">/* divide by zero exception flag */</span><span class="cp"></span>
<span class="cp">#define BIT_IOC		0x00000001	</span><span class="cm">/* invalid operation exception flag */</span><span class="cp"></span>

<span class="cm">/* Floating Point Control Register</span>
<span class="cm">----------------------------------*/</span>

<span class="cp">#define BIT_RU		0x80000000	</span><span class="cm">/* rounded up bit */</span><span class="cp"></span>
<span class="cp">#define BIT_IE		0x10000000	</span><span class="cm">/* inexact bit */</span><span class="cp"></span>
<span class="cp">#define BIT_MO		0x08000000	</span><span class="cm">/* mantissa overflow bit */</span><span class="cp"></span>
<span class="cp">#define BIT_EO		0x04000000	</span><span class="cm">/* exponent overflow bit */</span><span class="cp"></span>
<span class="cp">#define BIT_SB		0x00000800	</span><span class="cm">/* store bounce */</span><span class="cp"></span>
<span class="cp">#define BIT_AB		0x00000400	</span><span class="cm">/* arithmetic bounce */</span><span class="cp"></span>
<span class="cp">#define BIT_RE		0x00000200	</span><span class="cm">/* rounding exception */</span><span class="cp"></span>
<span class="cp">#define BIT_DA		0x00000100	</span><span class="cm">/* disable FPA */</span><span class="cp"></span>

<span class="cp">#define MASK_OP		0x00f08010	</span><span class="cm">/* AU operation code */</span><span class="cp"></span>
<span class="cp">#define MASK_PR		0x00080080	</span><span class="cm">/* AU precision */</span><span class="cp"></span>
<span class="cp">#define MASK_S1		0x00070000	</span><span class="cm">/* AU source register 1 */</span><span class="cp"></span>
<span class="cp">#define MASK_S2		0x00000007	</span><span class="cm">/* AU source register 2 */</span><span class="cp"></span>
<span class="cp">#define MASK_DS		0x00007000	</span><span class="cm">/* AU destination register */</span><span class="cp"></span>
<span class="cp">#define MASK_RM		0x00000060	</span><span class="cm">/* AU rounding mode */</span><span class="cp"></span>
<span class="cp">#define MASK_ALU	0x9cfff2ff	</span><span class="cm">/* only ALU can write these bits */</span><span class="cp"></span>
<span class="cp">#define MASK_RESET	0x00000d00	</span><span class="cm">/* bits set on reset, all others cleared */</span><span class="cp"></span>
<span class="cp">#define MASK_WFC	MASK_RESET</span>
<span class="cp">#define MASK_RFC	~MASK_RESET</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
