name: hdlconvertor_p342
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Identifier `\a' doesn't map to any signal at /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p342.sv:5!
