cd librelane; librelane config.yaml --pdk ihp-sg13g2
[03:16:47] VERBOSE  Resolved PDK variant ihp-sg13g2.                                                                      cli.py:524
[03:16:47] INFO     Starting a new run of the 'Classic' flow with the tag 'RUN_2026-02-11_03-16-47'.                     flow.py:654
[03:16:47] INFO     Starting…                                                                                      sequential.py:339
[03:16:47] INFO     Gating variable for step 'Verilator.Lint' set to 'False'- the step will be skipped.            sequential.py:362
[03:16:47] INFO     Skipping step 'Verilator Lint'…                                                                sequential.py:370
[03:16:47] INFO     Gating variable for step 'Checker.LintTimingConstructs' set to 'False'- the step will be       sequential.py:362
                    skipped.                                                                                                        
[03:16:47] INFO     Skipping step 'Lint Timing Error Checker'…                                                     sequential.py:370
[03:16:47] INFO     Gating variable for step 'Checker.LintErrors' set to 'False'- the step will be skipped.        sequential.py:362
[03:16:47] INFO     Skipping step 'Lint Errors Checker'…                                                           sequential.py:370
[03:16:47] INFO     Gating variable for step 'Checker.LintWarnings' set to 'False'- the step will be skipped.      sequential.py:362
[03:16:47] INFO     Skipping step 'Lint Warnings Checker'…                                                         sequential.py:370
─────────────────────────────────────────────────────── Generate JSON Header ───────────────────────────────────────────────────────
[03:16:47] VERBOSE  Running 'Yosys.JsonHeader' at 'runs/RUN_2026-02-11_03-16-47/01-yosys-jsonheader'…                   step.py:1140
[03:16:47] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/01-yosys-jsonheader/yosys-jsonheader.log'…      step.py:1340
                                                                                                                                    
 /----------------------------------------------------------------------------\                                                     
 |  yosys -- Yosys Open SYnthesis Suite                                       |                                                     
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                     
 |  Distributed under an ISC-like license, type "license" to see terms        |                                                     
 \----------------------------------------------------------------------------/                                                     
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)                                           
                                                                                                                                    
1. Executing Verilog-2005 frontend:                                                                                                 
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/tmp/0c90808aeb964c3da6051cc3c8538fde.bb.v               
Parsing SystemVerilog input from                                                                                                    
`/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/tmp/0c90808aeb964c3da6051cc3c8538fde.bb.v' to AST      
representation.                                                                                                                     
verilog frontend filename                                                                                                           
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/tmp/0c90808aeb964c3da6051cc3c8538fde.bb.v               
Generating RTLIL representation for module `\sg13g2_a21o_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21o_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_a21oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_a21oi_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_a221oi_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_a22oi_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_and2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_and4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_antennanp'.                                                                     
Generating RTLIL representation for module `\sg13g2_buf_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_buf_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_buf_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_decap_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_decap_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbp_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_dfrbpq_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_dfrbpq_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_dlhq_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dlhrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dllr_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_dllrq_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_dlygate4sd1_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd2_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_dlygate4sd3_1'.                                                                 
Generating RTLIL representation for module `\sg13g2_ebufn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_ebufn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_4'.                                                                       
Generating RTLIL representation for module `\sg13g2_einvn_8'.                                                                       
Generating RTLIL representation for module `\sg13g2_fill_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_4'.                                                                        
Generating RTLIL representation for module `\sg13g2_fill_8'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_16'.                                                                        
Generating RTLIL representation for module `\sg13g2_inv_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_4'.                                                                         
Generating RTLIL representation for module `\sg13g2_inv_8'.                                                                         
Generating RTLIL representation for module `\sg13g2_lgcp_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_mux4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nand2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand2b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand2b_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand3_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nand3b_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_nand4_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor2b_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor2b_2'.                                                                       
Generating RTLIL representation for module `\sg13g2_nor3_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor3_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_1'.                                                                        
Generating RTLIL representation for module `\sg13g2_nor4_2'.                                                                        
Generating RTLIL representation for module `\sg13g2_o21ai_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_or2_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or2_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or3_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_1'.                                                                         
Generating RTLIL representation for module `\sg13g2_or4_2'.                                                                         
Generating RTLIL representation for module `\sg13g2_sdfbbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_1'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbp_2'.                                                                      
Generating RTLIL representation for module `\sg13g2_sdfrbpq_1'.                                                                     
Generating RTLIL representation for module `\sg13g2_sdfrbpq_2'.                                                                     
Generating RTLIL representation for module `\sg13g2_sighold'.                                                                       
Generating RTLIL representation for module `\sg13g2_slgcp_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_tiehi'.                                                                         
Generating RTLIL representation for module `\sg13g2_tielo'.                                                                         
Generating RTLIL representation for module `\sg13g2_xnor2_1'.                                                                       
Generating RTLIL representation for module `\sg13g2_xor2_1'.                                                                        
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
2. Executing Verilog-2005 frontend:                                                                                                 
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/tmp/684bcad56c68497fb9a21f55ee6e1137.bb.v               
Parsing SystemVerilog input from                                                                                                    
`/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/tmp/684bcad56c68497fb9a21f55ee6e1137.bb.v' to AST      
representation.                                                                                                                     
verilog frontend filename                                                                                                           
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/tmp/684bcad56c68497fb9a21f55ee6e1137.bb.v               
Generating RTLIL representation for module `\sg13g2_Corner'.                                                                        
Generating RTLIL representation for module `\sg13g2_Filler1000'.                                                                    
Generating RTLIL representation for module `\sg13g2_Filler10000'.                                                                   
Generating RTLIL representation for module `\sg13g2_Filler200'.                                                                     
Generating RTLIL representation for module `\sg13g2_Filler2000'.                                                                    
Generating RTLIL representation for module `\sg13g2_Filler400'.                                                                     
Generating RTLIL representation for module `\sg13g2_Filler4000'.                                                                    
Generating RTLIL representation for module `\sg13g2_IOPadAnalog'.                                                                   
Generating RTLIL representation for module `\sg13g2_IOPadIOVdd'.                                                                    
Generating RTLIL representation for module `\sg13g2_IOPadIOVss'.                                                                    
Generating RTLIL representation for module `\sg13g2_IOPadIn'.                                                                       
Generating RTLIL representation for module `\sg13g2_IOPadInOut16mA'.                                                                
Generating RTLIL representation for module `\sg13g2_IOPadInOut30mA'.                                                                
Generating RTLIL representation for module `\sg13g2_IOPadInOut4mA'.                                                                 
Generating RTLIL representation for module `\sg13g2_IOPadOut16mA'.                                                                  
Generating RTLIL representation for module `\sg13g2_IOPadOut30mA'.                                                                  
Generating RTLIL representation for module `\sg13g2_IOPadOut4mA'.                                                                   
Generating RTLIL representation for module `\sg13g2_IOPadTriOut16mA'.                                                               
Generating RTLIL representation for module `\sg13g2_IOPadTriOut30mA'.                                                               
Generating RTLIL representation for module `\sg13g2_IOPadTriOut4mA'.                                                                
Generating RTLIL representation for module `\sg13g2_IOPadVdd'.                                                                      
Generating RTLIL representation for module `\sg13g2_IOPadVss'.                                                                      
Successfully finished Verilog frontend.                                                                                             
wtaf                                                                                                                                
                                                                                                                                    
3. Executing Verilog-2005 frontend: /home/cmaier/EDA/heichips25-template/src/heichips25_template_cryo.v                             
Parsing SystemVerilog input from `/home/cmaier/EDA/heichips25-template/src/heichips25_template_cryo.v' to AST representation.       
verilog frontend filename /home/cmaier/EDA/heichips25-template/src/heichips25_template_cryo.v                                       
Storing AST representation for module `$abstract\heichips25_template'.                                                              
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
4. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
5. Executing AST frontend in derive mode using pre-parsed AST for module `\heichips25_template'.                                    
Generating RTLIL representation for module `\heichips25_template'.                                                                  
                                                                                                                                    
5.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_template                                                                                                   
                                                                                                                                    
5.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_template                                                                                                   
Removing unused module `$abstract\heichips25_template'.                                                                             
Removed 1 unused modules.                                                                                                           
Renaming module heichips25_template to heichips25_template.                                                                         
                                                                                                                                    
6. Executing PROC pass (convert processes to netlists).                                                                             
                                                                                                                                    
6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                         
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                         
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                         
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
6.4. Executing PROC_INIT pass (extract init attributes).                                                                            
                                                                                                                                    
6.5. Executing PROC_ARST pass (detect async resets in processes).                                                                   
                                                                                                                                    
6.6. Executing PROC_ROM pass (convert switches to ROMs).                                                                            
Converted 0 switches.                                                                                                               
                                                                                                                                    
6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                              
                                                                                                                                    
6.8. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                 
                                                                                                                                    
6.9. Executing PROC_DFF pass (convert process syncs to FFs).                                                                        
                                                                                                                                    
6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                           
                                                                                                                                    
6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                        
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
6.12. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
7. Executing FLATTEN pass (flatten design).                                                                                         
                                                                                                                                    
8. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                        
Finding unused cells or wires in module \heichips25_template..                                                                      
──────────────────────────────────────────────────────────── Synthesis ─────────────────────────────────────────────────────────────
[03:16:47] VERBOSE  Running 'Yosys.Synthesis' at 'runs/RUN_2026-02-11_03-16-47/02-yosys-synthesis'…                     step.py:1140
[03:16:47] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/02-yosys-synthesis/yosys-synthesis.log'…        step.py:1340
                                                                                                                                    
 /----------------------------------------------------------------------------\                                                     
 |  yosys -- Yosys Open SYnthesis Suite                                       |                                                     
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |                                                     
 |  Distributed under an ISC-like license, type "license" to see terms        |                                                     
 \----------------------------------------------------------------------------/                                                     
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)                                           
                                                                                                                                    
1. Executing Liberty frontend:                                                                                                      
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_s
tdcell_typ_1p20V_25C.lib                                                                                                            
Imported 84 cell types from liberty file.                                                                                           
                                                                                                                                    
2. Executing Liberty frontend:                                                                                                      
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ
_1p2V_3p3V_25C.lib                                                                                                                  
Imported 15 cell types from liberty file.                                                                                           
[INFO] Using SDC file                                                                                                               
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/02-yosys-synthesis/synthesis.abc.sdc' for ABC…wtaf     
                                                                                                                                    
3. Executing Verilog-2005 frontend: /home/cmaier/EDA/heichips25-template/src/heichips25_template_cryo.v                             
Parsing SystemVerilog input from `/home/cmaier/EDA/heichips25-template/src/heichips25_template_cryo.v' to AST representation.       
verilog frontend filename /home/cmaier/EDA/heichips25-template/src/heichips25_template_cryo.v                                       
Storing AST representation for module `$abstract\heichips25_template'.                                                              
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
4. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
5. Executing AST frontend in derive mode using pre-parsed AST for module `\heichips25_template'.                                    
Generating RTLIL representation for module `\heichips25_template'.                                                                  
                                                                                                                                    
5.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_template                                                                                                   
                                                                                                                                    
5.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_template                                                                                                   
Removing unused module `$abstract\heichips25_template'.                                                                             
Removed 1 unused modules.                                                                                                           
Renaming module heichips25_template to heichips25_template.                                                                         
                                                                                                                                    
6. Executing ATTRMAP pass (move or copy attributes).                                                                                
                                                                                                                                    
7. Executing TRIBUF pass.                                                                                                           
                                                                                                                                    
8. Executing HIERARCHY pass (managing design hierarchy).                                                                            
                                                                                                                                    
8.1. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_template                                                                                                   
                                                                                                                                    
8.2. Analyzing design hierarchy..                                                                                                   
Top module:  \heichips25_template                                                                                                   
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
9. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                           
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
10. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                                                          
Removed a total of 0 dead cases.                                                                                                    
                                                                                                                                    
11. Executing PROC_PRUNE pass (remove redundant assignments in processes).                                                          
Removed 0 redundant assignments.                                                                                                    
Promoted 0 assignments to connections.                                                                                              
                                                                                                                                    
12. Executing PROC_INIT pass (extract init attributes).                                                                             
                                                                                                                                    
13. Executing PROC_ARST pass (detect async resets in processes).                                                                    
                                                                                                                                    
14. Executing PROC_ROM pass (convert switches to ROMs).                                                                             
Converted 0 switches.                                                                                                               
                                                                                                                                    
15. Executing PROC_MUX pass (convert decision trees to multiplexers).                                                               
                                                                                                                                    
16. Executing PROC_DLATCH pass (convert process syncs to latches).                                                                  
                                                                                                                                    
17. Executing PROC_DFF pass (convert process syncs to FFs).                                                                         
                                                                                                                                    
18. Executing PROC_MEMWR pass (convert process memory writes to cells).                                                             
                                                                                                                                    
19. Executing PROC_CLEAN pass (remove empty switches from decision trees).                                                          
Cleaned up 0 empty switches.                                                                                                        
                                                                                                                                    
20. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_template...                                                                                              
Warning: Wire heichips25_template.\uo_out [7] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uo_out [6] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uo_out [5] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uo_out [4] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uo_out [3] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uo_out [2] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uo_out [1] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uo_out [0] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uio_out [7] is used but has no driver.                                                           
Warning: Wire heichips25_template.\uio_out [6] is used but has no driver.                                                           
Warning: Wire heichips25_template.\uio_out [5] is used but has no driver.                                                           
Warning: Wire heichips25_template.\uio_out [4] is used but has no driver.                                                           
Warning: Wire heichips25_template.\uio_out [3] is used but has no driver.                                                           
Warning: Wire heichips25_template.\uio_out [2] is used but has no driver.                                                           
Warning: Wire heichips25_template.\uio_out [1] is used but has no driver.                                                           
Warning: Wire heichips25_template.\uio_out [0] is used but has no driver.                                                           
Warning: Wire heichips25_template.\uio_oe [7] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uio_oe [6] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uio_oe [5] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uio_oe [4] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uio_oe [3] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uio_oe [2] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uio_oe [1] is used but has no driver.                                                            
Warning: Wire heichips25_template.\uio_oe [0] is used but has no driver.                                                            
Found and reported 24 problems.                                                                                                     
                                                                                                                                    
21. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
22. Executing FLATTEN pass (flatten design).                                                                                        
                                                                                                                                    
23. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
24. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
25. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
26. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_template..                                                                          
  Creating internal representation of mux trees.                                                                                    
  No muxes found in this module.                                                                                                    
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_template.                                                                                  
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
29. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
30. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
31. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
32. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
33. Executing FSM pass (extract and optimize FSM).                                                                                  
                                                                                                                                    
33.1. Executing FSM_DETECT pass (finding FSMs in design).                                                                           
                                                                                                                                    
33.2. Executing FSM_EXTRACT pass (extracting FSM from design).                                                                      
                                                                                                                                    
33.3. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
33.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
33.5. Executing FSM_OPT pass (simple optimizations of FSMs).                                                                        
                                                                                                                                    
33.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).                                                                  
                                                                                                                                    
33.7. Executing FSM_INFO pass (dumping all available information on FSM cells).                                                     
                                                                                                                                    
33.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                                                                         
                                                                                                                                    
34. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
35. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
36. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_template..                                                                          
  Creating internal representation of mux trees.                                                                                    
  No muxes found in this module.                                                                                                    
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
37. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_template.                                                                                  
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
38. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
39. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
40. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
41. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
42. Executing WREDUCE pass (reducing word size of cells).                                                                           
                                                                                                                                    
43. Executing PEEPOPT pass (run peephole optimizers).                                                                               
                                                                                                                                    
44. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
45. Executing ALUMACC pass (create $alu and $macc cells).                                                                           
Extracting $alu and $macc cells in module heichips25_template:                                                                      
  created 0 $alu and 0 $macc cells.                                                                                                 
                                                                                                                                    
46. Executing SHARE pass (SAT-based resource sharing).                                                                              
                                                                                                                                    
47. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
48. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_template..                                                                          
  Creating internal representation of mux trees.                                                                                    
  No muxes found in this module.                                                                                                    
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_template.                                                                                  
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
51. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
52. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
53. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
54. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
55. Executing MEMORY pass.                                                                                                          
                                                                                                                                    
55.1. Executing OPT_MEM pass (optimize memories).                                                                                   
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
55.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).                                       
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
55.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).                                                
                                                                                                                                    
55.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                                                                    
                                                                                                                                    
55.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                                                                     
                                                                                                                                    
55.6. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
55.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).                                                              
                                                                                                                                    
55.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).                                                    
Performed a total of 0 transformations.                                                                                             
                                                                                                                                    
55.9. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
55.10. Executing MEMORY_COLLECT pass (generating $mem cells).                                                                       
                                                                                                                                    
56. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
57. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_template.                                                                                              
<suppressed ~4 debug messages>                                                                                                      
                                                                                                                                    
58. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
59. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
60. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
61. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).                                                        
                                                                                                                                    
62. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
63. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
64. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                                 
Running muxtree optimizer on module \heichips25_template..                                                                          
  Creating internal representation of mux trees.                                                                                    
  No muxes found in this module.                                                                                                    
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
65. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                             
  Optimizing cells in module \heichips25_template.                                                                                  
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
66. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
67. Executing OPT_SHARE pass.                                                                                                       
                                                                                                                                    
68. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
69. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
70. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
71. Executing TECHMAP pass (map to technology primitives).                                                                          
                                                                                                                                    
71.1. Executing Verilog-2005 frontend: /nix/store/zlx8k2adfi2x3iglj8r5wkb3fg9k6s2f-yosys-0.60/bin/../share/yosys/techmap.v          
Parsing Verilog input from `/nix/store/zlx8k2adfi2x3iglj8r5wkb3fg9k6s2f-yosys-0.60/bin/../share/yosys/techmap.v' to AST             
representation.                                                                                                                     
verilog frontend filename /nix/store/zlx8k2adfi2x3iglj8r5wkb3fg9k6s2f-yosys-0.60/bin/../share/yosys/techmap.v                       
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.                                                               
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.                                                             
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.                                                              
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.                                                            
Generating RTLIL representation for module `\_90_simplemap_various'.                                                                
Generating RTLIL representation for module `\_90_simplemap_registers'.                                                              
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.                                                      
Generating RTLIL representation for module `\_90_shift_shiftx'.                                                                     
Generating RTLIL representation for module `\_90_fa'.                                                                               
Generating RTLIL representation for module `\_90_lcu_brent_kung'.                                                                   
Generating RTLIL representation for module `\_90_alu'.                                                                              
Generating RTLIL representation for module `\_90_macc'.                                                                             
Generating RTLIL representation for module `\_90_alumacc'.                                                                          
Generating RTLIL representation for module `\$__div_mod_u'.                                                                         
Generating RTLIL representation for module `\$__div_mod_trunc'.                                                                     
Generating RTLIL representation for module `\_90_div'.                                                                              
Generating RTLIL representation for module `\_90_mod'.                                                                              
Generating RTLIL representation for module `\$__div_mod_floor'.                                                                     
Generating RTLIL representation for module `\_90_divfloor'.                                                                         
Generating RTLIL representation for module `\_90_modfloor'.                                                                         
Generating RTLIL representation for module `\_90_pow'.                                                                              
Generating RTLIL representation for module `\_90_pmux'.                                                                             
Generating RTLIL representation for module `\_90_demux'.                                                                            
Generating RTLIL representation for module `\_90_lut'.                                                                              
Generating RTLIL representation for module `\$connect'.                                                                             
Generating RTLIL representation for module `\$input_port'.                                                                          
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
71.2. Continuing TECHMAP pass.                                                                                                      
No more expansions possible.                                                                                                        
<suppressed ~77 debug messages>                                                                                                     
                                                                                                                                    
72. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
73. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
74. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
75. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
76. Executing OPT_EXPR pass (perform const folding).                                                                                
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
77. Executing OPT_MERGE pass (detect identical cells).                                                                              
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
78. Executing OPT_DFF pass (perform DFF optimizations).                                                                             
                                                                                                                                    
79. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
80. Executing ABC pass (technology mapping using ABC).                                                                              
                                                                                                                                    
80.1. Extracting gate netlist of module `\heichips25_template' to `<abc-temp-dir>/input.blif'..                                     
Don't call ABC as there is nothing to map.                                                                                          
                                                                                                                                    
80.1.1. Executed ABC.                                                                                                               
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.                                                     
Removing temp directory.                                                                                                            
Removing global temp directory.                                                                                                     
                                                                                                                                    
81. Executing OPT pass (performing simple optimizations).                                                                           
                                                                                                                                    
81.1. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
81.2. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
81.3. Executing OPT_DFF pass (perform DFF optimizations).                                                                           
                                                                                                                                    
81.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
81.5. Finished fast OPT passes.                                                                                                     
                                                                                                                                    
82. Executing HIERARCHY pass (managing design hierarchy).                                                                           
                                                                                                                                    
82.1. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_template                                                                                                   
                                                                                                                                    
82.2. Analyzing design hierarchy..                                                                                                  
Top module:  \heichips25_template                                                                                                   
Removed 0 unused modules.                                                                                                           
                                                                                                                                    
83. Executing CHECK pass (checking for obvious problems).                                                                           
Checking module heichips25_template...                                                                                              
Found and reported 0 problems.                                                                                                      
                                                                                                                                    
84. Printing statistics.                                                                                                            
                                                                                                                                    
=== heichips25_template ===                                                                                                         
                                                                                                                                    
        +----------Local Count, excluding submodules.                                                                               
        |                                                                                                                           
       10 wires                                                                                                                     
       45 wire bits                                                                                                                 
       10 public wires                                                                                                              
       45 public wire bits                                                                                                          
       10 ports                                                                                                                     
       45 port bits                                                                                                                 
                                                                                                                                    
85. Executing OPT pass (performing simple optimizations).                                                                           
                                                                                                                                    
85.1. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
85.2. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
85.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                                               
Running muxtree optimizer on module \heichips25_template..                                                                          
  Creating internal representation of mux trees.                                                                                    
  No muxes found in this module.                                                                                                    
Removed 0 multiplexer ports.                                                                                                        
                                                                                                                                    
85.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                                                           
  Optimizing cells in module \heichips25_template.                                                                                  
Performed a total of 0 changes.                                                                                                     
                                                                                                                                    
85.5. Executing OPT_MERGE pass (detect identical cells).                                                                            
Finding identical cells in module `\heichips25_template'.                                                                           
Removed a total of 0 cells.                                                                                                         
                                                                                                                                    
85.6. Executing OPT_DFF pass (perform DFF optimizations).                                                                           
                                                                                                                                    
85.7. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                     
Finding unused cells or wires in module \heichips25_template..                                                                      
                                                                                                                                    
85.8. Executing OPT_EXPR pass (perform const folding).                                                                              
Optimizing module heichips25_template.                                                                                              
                                                                                                                                    
85.9. Finished fast OPT passes. (There is nothing left to do.)                                                                      
                                                                                                                                    
86. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_template..                                                                      
{                                                                                                                                   
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",                           
   "invocation": "stat -json -liberty                                                                                               
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/tmp/297df4ab769b4d3d8356ab55d103cb10.lib -liberty       
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/tmp/1b642c3263874e55a20f54ee2f0bc323.lib ",             
   "modules": {                                                                                                                     
      "\\heichips25_template": {                                                                                                    
         "num_wires":         10,                                                                                                   
         "num_wire_bits":     45,                                                                                                   
         "num_pub_wires":     10,                                                                                                   
         "num_pub_wire_bits": 45,                                                                                                   
         "num_ports":         10,                                                                                                   
         "num_port_bits":     45,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         0,                                                                                                    
         "num_submodules":       0,                                                                                                 
         "num_cells_by_type": {                                                                                                     
                                                                                                                                    
         }                                                                                                                          
      }                                                                                                                             
   },                                                                                                                               
      "design": {                                                                                                                   
         "num_wires":         10,                                                                                                   
         "num_wire_bits":     45,                                                                                                   
         "num_pub_wires":     10,                                                                                                   
         "num_pub_wire_bits": 45,                                                                                                   
         "num_ports":         10,                                                                                                   
         "num_port_bits":     45,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         0,                                                                                                    
         "num_submodules":       0,                                                                                                 
         "num_cells_by_type": {                                                                                                     
                                                                                                                                    
         }                                                                                                                          
      }                                                                                                                             
}                                                                                                                                   
                                                                                                                                    
87. Printing statistics.                                                                                                            
                                                                                                                                    
=== heichips25_template ===                                                                                                         
                                                                                                                                    
        +----------Local Count, excluding submodules.                                                                               
        |                                                                                                                           
       10 wires                                                                                                                     
       45 wire bits                                                                                                                 
       10 public wires                                                                                                              
       45 public wire bits                                                                                                          
       10 ports                                                                                                                     
       45 port bits                                                                                                                 
                                                                                                                                    
[INFO] Applying tri-state buffer mapping from                                                                                       
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v'…                                                                                                                     
                                                                                                                                    
88. Executing TECHMAP pass (map to technology primitives).                                                                          
                                                                                                                                    
88.1. Executing Verilog-2005 frontend:                                                                                              
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/t
ribuff_map.v                                                                                                                        
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
tribuff_map.v' to AST representation.                                                                                               
verilog frontend filename                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/t
ribuff_map.v                                                                                                                        
Generating RTLIL representation for module `\$_TBUF_'.                                                                              
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
88.2. Continuing TECHMAP pass.                                                                                                      
No more expansions possible.                                                                                                        
<suppressed ~3 debug messages>                                                                                                      
                                                                                                                                    
89. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                 
[INFO] Applying latch mapping from                                                                                                  
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v'…                                                                                                                       
                                                                                                                                    
90. Executing TECHMAP pass (map to technology primitives).                                                                          
                                                                                                                                    
90.1. Executing Verilog-2005 frontend:                                                                                              
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/l
atch_map.v                                                                                                                          
Parsing Verilog input from                                                                                                          
`/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/
latch_map.v' to AST representation.                                                                                                 
verilog frontend filename                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/librelane/sg13g2_stdcell/l
atch_map.v                                                                                                                          
Generating RTLIL representation for module `\$_DLATCH_P_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_PN0_'.                                                                        
Generating RTLIL representation for module `\$_DLATCH_N_'.                                                                          
Generating RTLIL representation for module `\$_DLATCH_NN0_'.                                                                        
Successfully finished Verilog frontend.                                                                                             
                                                                                                                                    
90.2. Continuing TECHMAP pass.                                                                                                      
No more expansions possible.                                                                                                        
<suppressed ~6 debug messages>                                                                                                      
                                                                                                                                    
91. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                                                 
                                                                                                                                    
92. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).                                             
  cell sg13g2_dfrbpq_1 (noninv, pins=4, area=48.99) is a direct match for cell type $_DFF_PN0_.                                     
  final dff cell mappings:                                                                                                          
    unmapped dff cell: $_DFF_N_                                                                                                     
    unmapped dff cell: $_DFF_P_                                                                                                     
    unmapped dff cell: $_DFF_NN0_                                                                                                   
    unmapped dff cell: $_DFF_NN1_                                                                                                   
    unmapped dff cell: $_DFF_NP0_                                                                                                   
    unmapped dff cell: $_DFF_NP1_                                                                                                   
    \sg13g2_dfrbpq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));                                                            
    unmapped dff cell: $_DFF_PN1_                                                                                                   
    unmapped dff cell: $_DFF_PP0_                                                                                                   
    unmapped dff cell: $_DFF_PP1_                                                                                                   
    unmapped dff cell: $_DFFE_NN_                                                                                                   
    unmapped dff cell: $_DFFE_NP_                                                                                                   
    unmapped dff cell: $_DFFE_PN_                                                                                                   
    unmapped dff cell: $_DFFE_PP_                                                                                                   
    unmapped dff cell: $_DFFSR_NNN_                                                                                                 
    unmapped dff cell: $_DFFSR_NNP_                                                                                                 
    unmapped dff cell: $_DFFSR_NPN_                                                                                                 
    unmapped dff cell: $_DFFSR_NPP_                                                                                                 
    unmapped dff cell: $_DFFSR_PNN_                                                                                                 
    unmapped dff cell: $_DFFSR_PNP_                                                                                                 
    unmapped dff cell: $_DFFSR_PPN_                                                                                                 
    unmapped dff cell: $_DFFSR_PPP_                                                                                                 
                                                                                                                                    
92.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).                                                    
<suppressed ~4 debug messages>                                                                                                      
Mapping DFF cells in module `\heichips25_template':                                                                                 
{                                                                                                                                   
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",                           
   "invocation": "stat -json -liberty                                                                                               
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/tmp/297df4ab769b4d3d8356ab55d103cb10.lib -liberty       
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/tmp/1b642c3263874e55a20f54ee2f0bc323.lib ",             
   "modules": {                                                                                                                     
      "\\heichips25_template": {                                                                                                    
         "num_wires":         10,                                                                                                   
         "num_wire_bits":     45,                                                                                                   
         "num_pub_wires":     10,                                                                                                   
         "num_pub_wire_bits": 45,                                                                                                   
         "num_ports":         10,                                                                                                   
         "num_port_bits":     45,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         0,                                                                                                    
         "num_submodules":       0,                                                                                                 
         "num_cells_by_type": {                                                                                                     
                                                                                                                                    
         }                                                                                                                          
      }                                                                                                                             
   },                                                                                                                               
      "design": {                                                                                                                   
         "num_wires":         10,                                                                                                   
         "num_wire_bits":     45,                                                                                                   
         "num_pub_wires":     10,                                                                                                   
         "num_pub_wire_bits": 45,                                                                                                   
         "num_ports":         10,                                                                                                   
         "num_port_bits":     45,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         0,                                                                                                    
         "num_submodules":       0,                                                                                                 
         "num_cells_by_type": {                                                                                                     
                                                                                                                                    
         }                                                                                                                          
      }                                                                                                                             
}                                                                                                                                   
                                                                                                                                    
93. Printing statistics.                                                                                                            
                                                                                                                                    
=== heichips25_template ===                                                                                                         
                                                                                                                                    
        +----------Local Count, excluding submodules.                                                                               
        |                                                                                                                           
       10 wires                                                                                                                     
       45 wire bits                                                                                                                 
       10 public wires                                                                                                              
       45 public wire bits                                                                                                          
       10 ports                                                                                                                     
       45 port bits                                                                                                                 
                                                                                                                                    
[INFO] Using generated ABC script                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/02-yosys-synthesis/AREA_0.abc'…                        
                                                                                                                                    
94. Executing ABC pass (technology mapping using ABC).                                                                              
                                                                                                                                    
94.1. Extracting gate netlist of module `\heichips25_template' to `/tmp/yosys-abc-YgQ5Zs/input.blif'..                              
Don't call ABC as there is nothing to map.                                                                                          
                                                                                                                                    
94.1.1. Executed ABC.                                                                                                               
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.                                                     
Removing temp directory.                                                                                                            
Removing global temp directory.                                                                                                     
                                                                                                                                    
95. Executing SETUNDEF pass (replace undef values with defined constants).                                                          
                                                                                                                                    
96. Executing HILOMAP pass (mapping to constant drivers).                                                                           
                                                                                                                                    
97. Executing SPLITNETS pass (splitting up multi-bit signals).                                                                      
                                                                                                                                    
98. Executing OPT_CLEAN pass (remove unused cells and wires).                                                                       
Finding unused cells or wires in module \heichips25_template..                                                                      
Removed 0 unused cells and 24 unused wires.                                                                                         
<suppressed ~1 debug messages>                                                                                                      
                                                                                                                                    
99. Executing INSBUF pass (insert buffer cells for connected wires).                                                                
                                                                                                                                    
100. Executing CHECK pass (checking for obvious problems).                                                                          
Checking module heichips25_template...                                                                                              
Found and reported 0 problems.                                                                                                      
{                                                                                                                                   
   "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)",                           
   "invocation": "stat -json -liberty                                                                                               
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/tmp/297df4ab769b4d3d8356ab55d103cb10.lib -liberty       
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/tmp/1b642c3263874e55a20f54ee2f0bc323.lib ",             
   "modules": {                                                                                                                     
      "\\heichips25_template": {                                                                                                    
         "num_wires":         10,                                                                                                   
         "num_wire_bits":     45,                                                                                                   
         "num_pub_wires":     10,                                                                                                   
         "num_pub_wire_bits": 45,                                                                                                   
         "num_ports":         10,                                                                                                   
         "num_port_bits":     45,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         24,                                                                                                   
         "num_submodules":       0,                                                                                                 
         "area":              174.182400,                                                                                           
         "sequential_area":    0.000000,                                                                                            
         "num_cells_by_type": {                                                                                                     
            "sg13g2_tielo": 24                                                                                                      
         }                                                                                                                          
      }                                                                                                                             
   },                                                                                                                               
      "design": {                                                                                                                   
         "num_wires":         10,                                                                                                   
         "num_wire_bits":     45,                                                                                                   
         "num_pub_wires":     10,                                                                                                   
         "num_pub_wire_bits": 45,                                                                                                   
         "num_ports":         10,                                                                                                   
         "num_port_bits":     45,                                                                                                   
         "num_memories":      0,                                                                                                    
         "num_memory_bits":   0,                                                                                                    
         "num_processes":     0,                                                                                                    
         "num_cells":         24,                                                                                                   
         "num_submodules":       0,                                                                                                 
         "area":              174.182400,                                                                                           
         "sequential_area":    0.000000,                                                                                            
         "num_cells_by_type": {                                                                                                     
            "sg13g2_tielo": 24                                                                                                      
         }                                                                                                                          
      }                                                                                                                             
}                                                                                                                                   
                                                                                                                                    
101. Printing statistics.                                                                                                           
                                                                                                                                    
=== heichips25_template ===                                                                                                         
                                                                                                                                    
        +----------Local Count, excluding submodules.                                                                               
        |        +-Local Area, excluding submodules.                                                                                
        |        |                                                                                                                  
       10        - wires                                                                                                            
       45        - wire bits                                                                                                        
       10        - public wires                                                                                                     
       45        - public wire bits                                                                                                 
       10        - ports                                                                                                            
       45        - port bits                                                                                                        
       24  174.182 cells                                                                                                            
       24  174.182   sg13g2_tielo                                                                                                   
                                                                                                                                    
   Chip area for module '\heichips25_template': 174.182400                                                                          
     of which used for sequential elements: 0.000000 (0.00%)                                                                        
                                                                                                                                    
102. Executing Verilog backend.                                                                                                     
Dumping module `\heichips25_template'.                                                                                              
                                                                                                                                    
103. Executing JSON backend.                                                                                                        
[03:16:48] VERBOSE  Parsing synthesis checks…                                                                           pyosys.py:60
────────────────────────────────────────────────────── Unmapped Cells Checker ──────────────────────────────────────────────────────
[03:16:48] VERBOSE  Running 'Checker.YosysUnmappedCells' at                                                             step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/03-checker-yosysunmappedcells'…                                                   
[03:16:48] INFO     Check for Unmapped Yosys instances clear.                                                         checker.py:131
──────────────────────────────────────────────────────── Yosys Synth Checks ────────────────────────────────────────────────────────
[03:16:48] VERBOSE  Running 'Checker.YosysSynthChecks' at 'runs/RUN_2026-02-11_03-16-47/04-checker-yosyssynthchecks'…   step.py:1140
[03:16:48] WARNING  24 Yosys check errors found.                                                                      checker.py:122
───────────────────────────────────────────────── Netlist Assign Statement Checker ─────────────────────────────────────────────────
[03:16:48] VERBOSE  Running 'Checker.NetlistAssignStatements' at                                                        step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/05-checker-netlistassignstatements'…                                              
───────────────────────────────────────────────────────── Check SDC Files ──────────────────────────────────────────────────────────
[03:16:48] VERBOSE  Running 'OpenROAD.CheckSDCFiles' at 'runs/RUN_2026-02-11_03-16-47/06-openroad-checksdcfiles'…       step.py:1140
[03:16:48] WARNING  'PNR_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.                openroad.py:184
[03:16:48] WARNING  'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR steps.            openroad.py:188
────────────────────────────────────────────────────── Check Macro Instances ───────────────────────────────────────────────────────
[03:16:48] VERBOSE  Running 'OpenROAD.CheckMacroInstances' at                                                           step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/07-openroad-checkmacroinstances'…                                                 
[03:16:48] INFO     No macros found, skipping instance check…                                                        openroad.py:691
───────────────────────────────────────────────── Static Timing Analysis (Pre-PnR) ─────────────────────────────────────────────────
[03:16:48] VERBOSE  Running 'OpenROAD.STAPrePNR' at 'runs/RUN_2026-02-11_03-16-47/08-openroad-staprepnr'…               step.py:1140
[03:16:48] INFO     Starting STA for the nom_fast_1p32V_m40C timing corner…                                          openroad.py:746
[03:16:48] INFO     Starting STA for the nom_slow_1p08V_125C timing corner…                                          openroad.py:746
[03:16:48] INFO     Starting STA for the nom_typ_1p20V_25C timing corner…                                            openroad.py:746
[03:16:48] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/08-openroad-staprepnr/nom_fast_1p32V_m40C/sta.log'…                               
[03:16:48] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/08-openroad-staprepnr/nom_typ_1p20V_25C/sta.log'…                                 
[03:16:48] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/08-openroad-staprepnr/nom_slow_1p08V_125C/sta.log'…                               
[03:16:48] INFO     Finished STA for the nom_slow_1p08V_125C timing corner.                                          openroad.py:761
[03:16:48] INFO     Finished STA for the nom_typ_1p20V_25C timing corner.                                            openroad.py:761
[03:16:48] INFO     Finished STA for the nom_fast_1p32V_m40C timing corner.                                          openroad.py:761
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┓
┃                      ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃
┃                      ┃ Hold   ┃ Reg to ┃        ┃ Hold   ┃ which  ┃ Setup  ┃ Reg to ┃        ┃ Setup  ┃ which  ┃ Max    ┃ Max    ┃
┃                      ┃ Worst  ┃ Reg    ┃ Hold   ┃ Vio    ┃ reg to ┃ Worst  ┃ Reg    ┃ Setup  ┃ Vio    ┃ reg to ┃ Cap    ┃ Slew   ┃
┃ Corner/Group         ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Viola… ┃ Viola… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━┩
│ Overall              │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_fast_1p32V_m40C  │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_slow_1p08V_125C  │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_typ_1p20V_25C    │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
└──────────────────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┘
───────────────────────────────────────────────────── Floorplan Initialization ─────────────────────────────────────────────────────
[03:16:48] VERBOSE  Running 'OpenROAD.Floorplan' at 'runs/RUN_2026-02-11_03-16-47/09-openroad-floorplan'…               step.py:1140
[03:16:48] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/09-openroad-floorplan/openroad-floorplan.log'…  step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading gpio pad LEF file at                                                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.le
f'…                                                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
Reading top-level netlist at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/02-yosys-synthesis/heichips25_template.nl.v'…          
Linking design 'heichips25_template' from netlist…                                                                                  
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
Using site height: 3.78 and site width: 0.48…                                                                                       
[INFO] Using absolute sizing for the floorplan.                                                                                     
+ initialize_floorplan -site CoreSite -die_area 0 0 500 200 -core_area 2.88 3.78 497.12 196.22                                      
[INFO IFP-0001] Added 50 rows of 1029 site CoreSite.                                                                                
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tielo/L_LO.                                                                        
[INFO IFP-0030] Inserted 0 tiecells using sg13g2_tiehi/L_HI.                                                                        
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan                                                                         
[INFO] Floorplanned on a die area of 0.0 0.0 500.0 200.0 (µm).                                                                      
[INFO] Floorplanned on a core area of 2.88 3.78 496.8 192.78 (µm).                                                                  
Writing metric design__die__bbox: 0.0 0.0 500.0 200.0                                                                               
Writing metric design__core__bbox: 2.88 3.78 496.8 192.78                                                                           
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                    24     174.18                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/09-openroad-floorplan/heichips25_template.odb'…        
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/09-openroad-floorplan/heichips25_template.nl.v'…       
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/09-openroad-floorplan/heichips25_template.pnl.v'…      
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/09-openroad-floorplan/heichips25_template.def'…        
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/09-openroad-floorplan/heichips25_template.sdc'…        
────────────────────────────────────────────────────────── Dump RC Values ──────────────────────────────────────────────────────────
[03:16:49] VERBOSE  Running 'OpenROAD.DumpRCValues' at 'runs/RUN_2026-02-11_03-16-47/10-openroad-dumprcvalues'…         step.py:1140
[03:16:49] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/10-openroad-dumprcvalues/openroad-dumprcvalues.log'…                              
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading technology LEF file at                                                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
tech.lef'…                                                                                                                          
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
Reading cell LEF file at                                                                                                            
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_
stdcell.lef'…                                                                                                                       
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
Reading gpio pad LEF file at                                                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.le
f'…                                                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
[INFO ODB-0127] Reading DEF file:                                                                                                   
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/09-openroad-floorplan/heichips25_template.def           
[INFO ODB-0128] Design: heichips25_template                                                                                         
[INFO ODB-0130]     Created 45 pins.                                                                                                
[INFO ODB-0131]     Created 24 components and 72 component-terminals.                                                               
[INFO ODB-0132]     Created 2 special nets and 48 connections.                                                                      
[INFO ODB-0133]     Created 45 nets and 24 connections.                                                                             
[INFO ODB-0134] Finished DEF file:                                                                                                  
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/09-openroad-floorplan/heichips25_template.def           
──────────────────────────────────── Check Antenna Properties of Macros Pins in Their LEF Views ────────────────────────────────────
[03:16:49] VERBOSE  Running 'Odb.CheckMacroAntennaProperties' at                                                        step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/11-odb-checkmacroantennaproperties'…                                              
[03:16:49] INFO     No cells provided, skipping 'Odb.CheckMacroAntennaProperties'…                                        odb.py:234
────────────────────────────────────────────────────── Set Power Connections ───────────────────────────────────────────────────────
[03:16:49] VERBOSE  Running 'Odb.SetPowerConnections' at 'runs/RUN_2026-02-11_03-16-47/12-odb-setpowerconnections'…     step.py:1140
[03:16:49] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/12-odb-setpowerconnections/odb-setpowerconnections.log'…                          
────────────────────────────────────────────────────── Manual Macro Placement ──────────────────────────────────────────────────────
[03:16:50] VERBOSE  Running 'Odb.ManualMacroPlacement' at 'runs/RUN_2026-02-11_03-16-47/13-odb-manualmacroplacement'…   step.py:1140
[03:16:50] INFO     No instances found, skipping 'Odb.ManualMacroPlacement'…                                              odb.py:468
───────────────────────────────────────────────────────────── Cut Rows ─────────────────────────────────────────────────────────────
[03:16:50] VERBOSE  Running 'OpenROAD.CutRows' at 'runs/RUN_2026-02-11_03-16-47/14-openroad-cutrows'…                   step.py:1140
[03:16:50] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/14-openroad-cutrows/openroad-cutrows.log'…      step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/12-odb-setpowerconnections/heichips25_template.odb'…   
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
+ cut_rows -halo_width_x 10 -halo_width_y 10                                                                                        
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                    24     174.18                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/14-openroad-cutrows/heichips25_template.odb'…          
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/14-openroad-cutrows/heichips25_template.def'…          
─────────────────────────────────────────────────────── Tap/Decap Insertion ────────────────────────────────────────────────────────
[03:16:51] VERBOSE  Running 'OpenROAD.TapEndcapInsertion' at                                                            step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/15-openroad-tapendcapinsertion'…                                                  
[03:16:51] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/15-openroad-tapendcapinsertion/openroad-tapendcapinsertion.log'…                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/14-openroad-cutrows/heichips25_template.odb'…          
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
+ tapcell -halo_width_x 10 -halo_width_y 10 -distance 0                                                                             
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                    24     174.18                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/15-openroad-tapendcapinsertion/heichips25_template.odb'
…                                                                                                                                   
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/15-openroad-tapendcapinsertion/heichips25_template.nl.v
'…                                                                                                                                  
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/15-openroad-tapendcapinsertion/heichips25_template.pnl.
v'…                                                                                                                                 
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/15-openroad-tapendcapinsertion/heichips25_template.def'
…                                                                                                                                   
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/15-openroad-tapendcapinsertion/heichips25_template.sdc'
…                                                                                                                                   
─────────────────────────────────────────────────────── Add PDN obstructions ───────────────────────────────────────────────────────
[03:16:51] VERBOSE  Running 'Odb.AddPDNObstructions' at 'runs/RUN_2026-02-11_03-16-47/16-odb-addpdnobstructions'…       step.py:1140
[03:16:51] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…                                 odb.py:589
────────────────────────────────────────────── Power Distribution Network Generation ───────────────────────────────────────────────
[03:16:51] VERBOSE  Running 'OpenROAD.GeneratePDN' at 'runs/RUN_2026-02-11_03-16-47/17-openroad-generatepdn'…           step.py:1140
[03:16:51] INFO     'PDN_CFG' not explicitly set, setting it to                                                     openroad.py:1479
                    /nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/lib                 
                    relane/scripts/openroad/common/pdn_cfg.tcl…                                                                     
[03:16:51] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/17-openroad-generatepdn/openroad-generatepdn.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/15-openroad-tapendcapinsertion/heichips25_template.odb'
…                                                                                                                                   
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
+ pdngen                                                                                                                            
[INFO PDN-0001] Inserting grid: stdcell_grid                                                                                        
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                    24     174.18                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/17-openroad-generatepdn/heichips25_template.odb'…      
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/17-openroad-generatepdn/heichips25_template.nl.v'…     
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/17-openroad-generatepdn/heichips25_template.pnl.v'…    
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/17-openroad-generatepdn/heichips25_template.def'…      
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/17-openroad-generatepdn/heichips25_template.sdc'…      
[INFO PSM-0040] All shapes on net VPWR are connected.                                                                               
[INFO PSM-0040] All shapes on net VGND are connected.                                                                               
───────────────────────────────────────────────────── Remove PDN obstructions ──────────────────────────────────────────────────────
[03:16:52] VERBOSE  Running 'Odb.RemovePDNObstructions' at 'runs/RUN_2026-02-11_03-16-47/18-odb-removepdnobstructions'… step.py:1140
[03:16:52] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemovePDNObstructions'…                              odb.py:589
───────────────────────────────────────────────────────── Add Obstructions ─────────────────────────────────────────────────────────
[03:16:52] VERBOSE  Running 'Odb.AddRoutingObstructions' at                                                             step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/19-odb-addroutingobstructions'…                                                   
[03:16:52] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddRoutingObstructions'…                         odb.py:589
───────────────────────────────────────────────────── Global Placement Skip IO ─────────────────────────────────────────────────────
[03:16:52] VERBOSE  Running 'OpenROAD.GlobalPlacementSkipIO' at                                                         step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/20-openroad-globalplacementskipio'…                                               
[03:16:52] INFO     I/O pins were loaded from                                                                       openroad.py:1652
                    /home/cmaier/EDA/heichips25-template/librelane/def/heichips25_template_small_cryo.def.                          
                    Returning state unaltered…                                                                                      
────────────────────────────────────────────────────────── I/O Placement ───────────────────────────────────────────────────────────
[03:16:52] VERBOSE  Running 'OpenROAD.IOPlacement' at 'runs/RUN_2026-02-11_03-16-47/21-openroad-ioplacement'…           step.py:1140
[03:16:52] INFO     I/O pins were loaded from                                                                       openroad.py:1356
                    /home/cmaier/EDA/heichips25-template/librelane/def/heichips25_template_small_cryo.def. Skipping                 
                    OpenROAD.IOPlacement…                                                                                           
───────────────────────────────────────────────── Custom I/O Pin Placement Script ──────────────────────────────────────────────────
[03:16:52] VERBOSE  Running 'Odb.CustomIOPlacement' at 'runs/RUN_2026-02-11_03-16-47/22-odb-customioplacement'…         step.py:1140
[03:16:52] INFO     No custom I/O placement file configured, skipping 'Odb.CustomIOPlacement'…                            odb.py:718
──────────────────────────────────────────────────────── Apply DEF Template ────────────────────────────────────────────────────────
[03:16:52] VERBOSE  Running 'Odb.ApplyDEFTemplate' at 'runs/RUN_2026-02-11_03-16-47/23-odb-applydeftemplate'…           step.py:1140
[03:16:52] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/23-odb-applydeftemplate/odb-applydeftemplate.log'…                                
[03:16:53] WARNING  Bterm VPWR is declared as a 'POWER' pin. It will be ignored.                                           odb.py:71
[03:16:53] WARNING  Bterm VGND is declared as a 'GROUND' pin. It will be ignored.                                          odb.py:71
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
[INFO ODB-0127] Reading DEF file: /home/cmaier/EDA/heichips25-template/librelane/def/heichips25_template_small_cryo.def             
[INFO ODB-0128] Design: heichips25_template                                                                                         
[INFO ODB-0130]     Created 45 pins.                                                                                                
[INFO ODB-0132]     Created 2 special nets and 0 connections.                                                                       
[INFO ODB-0133]     Created 45 nets and 0 connections.                                                                              
[INFO ODB-0134] Finished DEF file: /home/cmaier/EDA/heichips25-template/librelane/def/heichips25_template_small_cryo.def            
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
[INFO ODB-0127] Reading DEF file: /home/cmaier/EDA/heichips25-template/librelane/def/heichips25_template_small_cryo.def             
[INFO ODB-0128] Design: heichips25_template                                                                                         
[INFO ODB-0130]     Created 45 pins.                                                                                                
[INFO ODB-0132]     Created 2 special nets and 0 connections.                                                                       
[INFO ODB-0133]     Created 45 nets and 0 connections.                                                                              
[INFO ODB-0134] Finished DEF file: /home/cmaier/EDA/heichips25-template/librelane/def/heichips25_template_small_cryo.def            
Using manufacturing grid: 5 Using dbu per mircons: 1000                                                                             
Found 45 block terminals in existing database...                                                                                    
Found 45 template_bterms…                                                                                                           
Wrote pin clk at layer Metal3 at (0, 183340, 400, 183740, 'PLACED')...                                                              
Wrote pin ena at layer Metal3 at (0, 179140, 400, 179540, 'PLACED')...                                                              
Wrote pin i_in at layer Metal3 at (499600, 49780, 500000, 50180, 'PLACED')...                                                       
Wrote pin i_out at layer Metal3 at (499600, 149740, 500000, 150140, 'PLACED')...                                                    
Wrote pin rst_n at layer Metal3 at (0, 187540, 400, 187940, 'PLACED')...                                                            
Wrote pin ui_in[0] at layer Metal3 at (0, 111940, 400, 112340, 'PLACED')...                                                         
Wrote pin ui_in[1] at layer Metal3 at (0, 116140, 400, 116540, 'PLACED')...                                                         
Wrote pin ui_in[2] at layer Metal3 at (0, 120340, 400, 120740, 'PLACED')...                                                         
Wrote pin ui_in[3] at layer Metal3 at (0, 124540, 400, 124940, 'PLACED')...                                                         
Wrote pin ui_in[4] at layer Metal3 at (0, 128740, 400, 129140, 'PLACED')...                                                         
Wrote pin ui_in[5] at layer Metal3 at (0, 132940, 400, 133340, 'PLACED')...                                                         
Wrote pin ui_in[6] at layer Metal3 at (0, 137140, 400, 137540, 'PLACED')...                                                         
Wrote pin ui_in[7] at layer Metal3 at (0, 141340, 400, 141740, 'PLACED')...                                                         
Wrote pin uio_in[0] at layer Metal3 at (0, 145540, 400, 145940, 'PLACED')...                                                        
Wrote pin uio_in[1] at layer Metal3 at (0, 149740, 400, 150140, 'PLACED')...                                                        
Wrote pin uio_in[2] at layer Metal3 at (0, 153940, 400, 154340, 'PLACED')...                                                        
Wrote pin uio_in[3] at layer Metal3 at (0, 158140, 400, 158540, 'PLACED')...                                                        
Wrote pin uio_in[4] at layer Metal3 at (0, 162340, 400, 162740, 'PLACED')...                                                        
Wrote pin uio_in[5] at layer Metal3 at (0, 166540, 400, 166940, 'PLACED')...                                                        
Wrote pin uio_in[6] at layer Metal3 at (0, 170740, 400, 171140, 'PLACED')...                                                        
Wrote pin uio_in[7] at layer Metal3 at (0, 174940, 400, 175340, 'PLACED')...                                                        
Wrote pin uio_oe[0] at layer Metal3 at (0, 78340, 400, 78740, 'PLACED')...                                                          
Wrote pin uio_oe[1] at layer Metal3 at (0, 82540, 400, 82940, 'PLACED')...                                                          
Wrote pin uio_oe[2] at layer Metal3 at (0, 86740, 400, 87140, 'PLACED')...                                                          
Wrote pin uio_oe[3] at layer Metal3 at (0, 90940, 400, 91340, 'PLACED')...                                                          
Wrote pin uio_oe[4] at layer Metal3 at (0, 95140, 400, 95540, 'PLACED')...                                                          
Wrote pin uio_oe[5] at layer Metal3 at (0, 99340, 400, 99740, 'PLACED')...                                                          
Wrote pin uio_oe[6] at layer Metal3 at (0, 103540, 400, 103940, 'PLACED')...                                                        
Wrote pin uio_oe[7] at layer Metal3 at (0, 107740, 400, 108140, 'PLACED')...                                                        
Wrote pin uio_out[0] at layer Metal3 at (0, 44740, 400, 45140, 'PLACED')...                                                         
Wrote pin uio_out[1] at layer Metal3 at (0, 48940, 400, 49340, 'PLACED')...                                                         
Wrote pin uio_out[2] at layer Metal3 at (0, 53140, 400, 53540, 'PLACED')...                                                         
Wrote pin uio_out[3] at layer Metal3 at (0, 57340, 400, 57740, 'PLACED')...                                                         
Wrote pin uio_out[4] at layer Metal3 at (0, 61540, 400, 61940, 'PLACED')...                                                         
Wrote pin uio_out[5] at layer Metal3 at (0, 65740, 400, 66140, 'PLACED')...                                                         
Wrote pin uio_out[6] at layer Metal3 at (0, 69940, 400, 70340, 'PLACED')...                                                         
Wrote pin uio_out[7] at layer Metal3 at (0, 74140, 400, 74540, 'PLACED')...                                                         
Wrote pin uo_out[0] at layer Metal3 at (0, 11140, 400, 11540, 'PLACED')...                                                          
Wrote pin uo_out[1] at layer Metal3 at (0, 15340, 400, 15740, 'PLACED')...                                                          
Wrote pin uo_out[2] at layer Metal3 at (0, 19540, 400, 19940, 'PLACED')...                                                          
Wrote pin uo_out[3] at layer Metal3 at (0, 23740, 400, 24140, 'PLACED')...                                                          
Wrote pin uo_out[4] at layer Metal3 at (0, 27940, 400, 28340, 'PLACED')...                                                          
Wrote pin uo_out[5] at layer Metal3 at (0, 32140, 400, 32540, 'PLACED')...                                                          
Wrote pin uo_out[6] at layer Metal3 at (0, 36340, 400, 36740, 'PLACED')...                                                          
Wrote pin uo_out[7] at layer Metal3 at (0, 40540, 400, 40940, 'PLACED')...                                                          
───────────────────────────────────────────────────────── Global Placement ─────────────────────────────────────────────────────────
[03:16:53] VERBOSE  Running 'OpenROAD.GlobalPlacement' at 'runs/RUN_2026-02-11_03-16-47/24-openroad-globalplacement'…   step.py:1140
[03:16:53] INFO     'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically calculated target density:        openroad.py:1579
                    10.18658900…                                                                                                    
[03:16:53] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/24-openroad-globalplacement/openroad-globalplacement.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/23-odb-applydeftemplate/heichips25_template.odb'…      
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_placement -density 0.10186589 -routability_driven -pad_right 0 -pad_left 0 -init_wirelength_coef 0.25                      
[INFO GPL-0005] Execute conjugate gradient initial placement.                                                                       
[INFO GPL-0002] DBU: 1000                                                                                                           
[INFO GPL-0003] SiteSize: (  0.480  3.780 ) um                                                                                      
[INFO GPL-0004] CoreBBox: (  2.880  3.780 ) ( 496.800 192.780 ) um                                                                  
[INFO GPL-0032] Initializing region: Top-level                                                                                      
[INFO GPL-0006] Number of instances:                24                                                                              
[INFO GPL-0007] Movable instances:                  24                                                                              
[INFO GPL-0008] Fixed instances:                     0                                                                              
[INFO GPL-0009] Dummy instances:                     0                                                                              
[INFO GPL-0010] Number of nets:                     45                                                                              
[INFO GPL-0011] Number of pins:                     69                                                                              
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 500.000 200.000 ) um                                                                 
[INFO GPL-0013] Core BBox: (  2.880  3.780 ) ( 496.800 192.780 ) um                                                                 
[INFO GPL-0016] Core area:                   93350.880 um^2                                                                         
[INFO GPL-0014] Region name: top-level.                                                                                             
[INFO GPL-0015] Region area:                 93350.880 um^2                                                                         
[INFO GPL-0017] Fixed instances area:            0.000 um^2                                                                         
[INFO GPL-0018] Movable instances area:        174.182 um^2                                                                         
[INFO GPL-0019] Utilization:                     0.187 %                                                                            
[INFO GPL-0020] Standard cells area:           174.182 um^2                                                                         
[INFO GPL-0021] Large instances area:            0.000 um^2                                                                         
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000002 HPWL: 1499040                                                       
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000000 HPWL: 199680                                                        
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000000 HPWL: 199680                                                        
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000000 HPWL: 199680                                                        
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000000 HPWL: 199680                                                        
[INFO GPL-0033] Initializing Nesterov region: Top-level                                                                             
[INFO GPL-0023] Placement target density:       0.1019                                                                              
[INFO GPL-0024] Movable insts average area:      7.258 um^2                                                                         
[INFO GPL-0025] Ideal bin area:                 71.247 um^2                                                                         
[INFO GPL-0026] Ideal bin count:                  1310                                                                              
[INFO GPL-0027] Total bin area:              93350.880 um^2                                                                         
[INFO GPL-0028] Bin count (X, Y):          32 ,     16                                                                              
[INFO GPL-0029] Bin size (W * H):      15.435 * 11.812 um                                                                           
[INFO GPL-0030] Number of bins:                    512                                                                              
[INFO GPL-0007] Execute nesterov global placement.                                                                                  
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength                                                                                     
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group                                                                 
---------------------------------------------------------------                                                                     
        0 |   0.0000 |  3.353920e+02 |   +0.00% |  4.47e-13 |                                                                       
[INFO GPL-0038] Routability snapshot saved at iter = 1                                                                              
        0 |   0.0000 |  3.353920e+02 |          |           |                                                                       
[INFO GPL-0040] Routability iteration: 1                                                                                            
[INFO GPL-0041] Total routing overflow: 0.0000                                                                                      
[INFO GPL-0042] Number of overflowed tiles: 0 (0.00%)                                                                               
[INFO GPL-0043] Average top 0.5% routing congestion: 0.4708                                                                         
[INFO GPL-0044] Average top 1.0% routing congestion: 0.4707                                                                         
[INFO GPL-0045] Average top 2.0% routing congestion: 0.4679                                                                         
[INFO GPL-0046] Average top 5.0% routing congestion: 0.4650                                                                         
[INFO GPL-0047] Routability iteration weighted routing congestion: 0.4707                                                           
[INFO GPL-0050] Weighted routing congestion is lower than target routing congestion(1.0100), end routability optimization.          
[INFO GPL-0090] Routability finished. Target routing congestion achieved succesfully.                                               
        0 |   0.0000 |  3.353920e+02 |          |  4.64e-13 |                                                                       
---------------------------------------------------------------                                                                     
[INFO GPL-1001] Global placement finished at iteration 0                                                                            
[INFO GPL-1003] Routability mode iteration count: 0                                                                                 
[INFO GPL-1005] Routability final weighted congestion: 0.4707                                                                       
[INFO GPL-1002] Placed Cell Area              174.1824                                                                              
[INFO GPL-1003] Available Free Area         93350.8800                                                                              
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)                                                      
[INFO GPL-1006]   Suggested Target Densities:                                                                                       
[INFO GPL-1007]     - For 90% usage of free space: 0.0021                                                                           
[INFO GPL-1008]     - For 80% usage of free space: 0.0023                                                                           
[INFO GPL-1009]     - For 50% usage of free space: 0.0037                                                                           
[INFO GPL-1011] Original area (um^2): 174.18                                                                                        
[INFO GPL-1012] Total routability artificial inflation: 0.00 (+0.00%)                                                               
[INFO GPL-1014] Final placement area: 174.18 (+0.00%)                                                                               
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                    24     174.18                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/24-openroad-globalplacement/heichips25_template.odb'…  
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/24-openroad-globalplacement/heichips25_template.nl.v'… 
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/24-openroad-globalplacement/heichips25_template.pnl.v'…
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/24-openroad-globalplacement/heichips25_template.def'…  
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/24-openroad-globalplacement/heichips25_template.sdc'…  
─────────────────────────────────────────────────────── Write Verilog Header ───────────────────────────────────────────────────────
[03:16:53] VERBOSE  Running 'Odb.WriteVerilogHeader' at 'runs/RUN_2026-02-11_03-16-47/25-odb-writeverilogheader'…       step.py:1140
[03:16:53] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/25-odb-writeverilogheader/odb-writeverilogheader.log'…                            
─────────────────────────────────────────────────── Power Grid Violation Checker ───────────────────────────────────────────────────
[03:16:54] VERBOSE  Running 'Checker.PowerGridViolations' at                                                            step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/26-checker-powergridviolations'…                                                  
[03:16:54] INFO     Check for power grid violations (as reported by OpenROAD PSM- you may ignore these if LVS passes) checker.py:131
                    clear.                                                                                                          
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[03:16:54] VERBOSE  Running 'OpenROAD.STAMidPNR' at 'runs/RUN_2026-02-11_03-16-47/27-openroad-stamidpnr'…               step.py:1140
[03:16:54] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/27-openroad-stamidpnr/openroad-stamidpnr.log'…  step.py:1340
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/24-openroad-globalplacement/heichips25_template.odb'…  
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
────────────────────────────────────────────── Repair Design (Post-Global Placement) ───────────────────────────────────────────────
[03:16:55] VERBOSE  Running 'OpenROAD.RepairDesignPostGPL' at                                                           step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/28-openroad-repairdesignpostgpl'…                                                 
[03:16:55] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/28-openroad-repairdesignpostgpl/openroad-repairdesignpostgpl.log'…                
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fa
st_1p32V_3p6V_m40C.lib'…                                                                                                            
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_sl
ow_1p08V_3p0V_125C.lib'…                                                                                                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/24-openroad-globalplacement/heichips25_template.odb'…  
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
[INFO RSZ-0027] Inserted 0 sg13g2_buf_1 input buffers.                                                                              
[INFO RSZ-0028] Inserted 0 sg13g2_buf_1 output buffers.                                                                             
+ repair_design -verbose -max_wire_length 0 -slew_margin 20 -cap_margin 20                                                          
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining                                                               
---------------------------------------------------------------------                                                               
        0 |     +0.0% |       0 |       0 |             0 |        45                                                               
       10 |     +0.0% |       0 |       0 |             0 |        35                                                               
       20 |     +0.0% |       0 |       0 |             0 |        25                                                               
       30 |     +0.0% |       0 |       0 |             0 |        15                                                               
       40 |     +0.0% |       0 |       0 |             0 |         5                                                               
    final |     +0.0% |       0 |       0 |             0 |         0                                                               
---------------------------------------------------------------------                                                               
[INFO RSZ-0042] Inserted 24 tie sg13g2_tielo instances.                                                                             
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement         22.7 u                                                                                                   
average displacement        0.9 u                                                                                                   
max displacement            1.7 u                                                                                                   
original HPWL             115.5 u                                                                                                   
legalized HPWL            142.1 u                                                                                                   
delta HPWL                   23 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 24 instances                                                                                               
[INFO DPL-0021] HPWL before             142.1 u                                                                                     
[INFO DPL-0022] HPWL after              121.5 u                                                                                     
[INFO DPL-0023] HPWL delta              -14.5 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 48 connections made, 0 conflicts skipped.                                                                           
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                    24     174.18                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/28-openroad-repairdesignpostgpl/heichips25_template.odb
'…                                                                                                                                  
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/28-openroad-repairdesignpostgpl/heichips25_template.nl.
v'…                                                                                                                                 
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/28-openroad-repairdesignpostgpl/heichips25_template.pnl
.v'…                                                                                                                                
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/28-openroad-repairdesignpostgpl/heichips25_template.def
'…                                                                                                                                  
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/28-openroad-repairdesignpostgpl/heichips25_template.sdc
'…                                                                                                                                  
───────────────────────────────────────────────────── Manual Global Placement ──────────────────────────────────────────────────────
[03:16:56] VERBOSE  Running 'Odb.ManualGlobalPlacement' at 'runs/RUN_2026-02-11_03-16-47/29-odb-manualglobalplacement'… step.py:1140
[03:16:56] INFO     'MANUAL_GLOBAL_PLACEMENTS' not set. Skipping 'Odb.ManualGlobalPlacement'…                            odb.py:1031
──────────────────────────────────────────────────────── Detailed Placement ────────────────────────────────────────────────────────
[03:16:56] VERBOSE  Running 'OpenROAD.DetailedPlacement' at                                                             step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/30-openroad-detailedplacement'…                                                   
[03:16:56] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/30-openroad-detailedplacement/openroad-detailedplacement.log'…                    
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/28-openroad-repairdesignpostgpl/heichips25_template.odb
'…                                                                                                                                  
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL             121.5 u                                                                                                   
legalized HPWL            142.1 u                                                                                                   
delta HPWL                   17 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 24 instances                                                                                               
[INFO DPL-0021] HPWL before             142.1 u                                                                                     
[INFO DPL-0022] HPWL after              121.5 u                                                                                     
[INFO DPL-0023] HPWL delta              -14.5 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                    24     174.18                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/30-openroad-detailedplacement/heichips25_template.odb'…
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/30-openroad-detailedplacement/heichips25_template.nl.v'
…                                                                                                                                   
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/30-openroad-detailedplacement/heichips25_template.pnl.v
'…                                                                                                                                  
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/30-openroad-detailedplacement/heichips25_template.def'…
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/30-openroad-detailedplacement/heichips25_template.sdc'…
─────────────────────────────────────────────────────── Clock Tree Synthesis ───────────────────────────────────────────────────────
[03:16:56] VERBOSE  Running 'OpenROAD.CTS' at 'runs/RUN_2026-02-11_03-16-47/31-openroad-cts'…                           step.py:1140
[03:16:56] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/31-openroad-cts/openroad-cts.log'…              step.py:1340
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fa
st_1p32V_3p6V_m40C.lib'…                                                                                                            
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_sl
ow_1p08V_3p0V_125C.lib'…                                                                                                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/30-openroad-detailedplacement/heichips25_template.odb'…
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
[INFO] Configuring cts characterization…                                                                                            
+ configure_cts_characterization                                                                                                    
[INFO] Performing clock tree synthesis…                                                                                             
[INFO] Looking for the following net(s): clk                                                                                        
[INFO] Running Clock Tree Synthesis…                                                                                                
+ clock_tree_synthesis -buf_list sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 -root_buf sg13g2_buf_16 -sink_clustering_enable             
[INFO CTS-0050] Root buffer is sg13g2_buf_16.                                                                                       
[INFO CTS-0051] Sink buffer is sg13g2_buf_8.                                                                                        
[INFO CTS-0052] The following clock buffers will be used for CTS:                                                                   
                    sg13g2_buf_2                                                                                                    
                    sg13g2_buf_4                                                                                                    
                    sg13g2_buf_8                                                                                                    
[INFO CTS-0049] Characterization buffer is sg13g2_buf_8.                                                                            
[INFO CTS-0007] Net "clk" found for clock "clk".                                                                                    
[03:17:04] WARNING  [CTS-0041] Net "clk" has 0 sinks. Skipping...                                                    openroad.py:314
[03:17:04] WARNING  [CTS-0083] No clock nets have been found.                                                        openroad.py:314
[INFO CTS-0008] TritonCTS found 0 clock nets.                                                                                       
[03:17:04] WARNING  [CTS-0082] No valid clock nets in the design.                                                    openroad.py:314
[INFO] Repairing long wires on clock nets…                                                                                          
[INFO RSZ-0058] Using max wire length 2937um.                                                                                       
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                    24     174.18                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/31-openroad-cts/heichips25_template.odb'…              
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/31-openroad-cts/heichips25_template.nl.v'…             
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/31-openroad-cts/heichips25_template.pnl.v'…            
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/31-openroad-cts/heichips25_template.def'…              
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/31-openroad-cts/heichips25_template.sdc'…              
[INFO] Legalizing…                                                                                                                  
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL             121.5 u                                                                                                   
legalized HPWL            142.1 u                                                                                                   
delta HPWL                   17 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 24 instances                                                                                               
[INFO DPL-0021] HPWL before             142.1 u                                                                                     
[INFO DPL-0022] HPWL after              121.5 u                                                                                     
[INFO DPL-0023] HPWL delta              -14.5 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                    24     174.18                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/31-openroad-cts/heichips25_template.odb'…              
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/31-openroad-cts/heichips25_template.nl.v'…             
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/31-openroad-cts/heichips25_template.pnl.v'…            
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/31-openroad-cts/heichips25_template.def'…              
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/31-openroad-cts/heichips25_template.sdc'…              
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[03:17:04] VERBOSE  Running 'OpenROAD.STAMidPNR-1' at 'runs/RUN_2026-02-11_03-16-47/32-openroad-stamidpnr-1'…           step.py:1140
[03:17:04] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/32-openroad-stamidpnr-1/openroad-stamidpnr-1.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/31-openroad-cts/heichips25_template.odb'…              
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
───────────────────────────────────── Resizer Timing Optimizations (Post-Clock Tree Synthesis) ─────────────────────────────────────
[03:17:05] VERBOSE  Running 'OpenROAD.ResizerTimingPostCTS' at                                                          step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/33-openroad-resizertimingpostcts'…                                                
[03:17:05] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/33-openroad-resizertimingpostcts/openroad-resizertimingpostcts.log'…              
Reading timing models for corner nom_fast_1p32V_m40C…                                                                               
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_fast_1p32V_m40C.lib'…                                                                                                       
Reading timing library for the 'nom_fast_1p32V_m40C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fa
st_1p32V_3p6V_m40C.lib'…                                                                                                            
Reading timing models for corner nom_slow_1p08V_125C…                                                                               
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_slow_1p08V_125C.lib'…                                                                                                       
Reading timing library for the 'nom_slow_1p08V_125C' corner at                                                                      
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_sl
ow_1p08V_3p0V_125C.lib'…                                                                                                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/31-openroad-cts/heichips25_template.odb'…              
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
+ repair_timing -verbose -setup -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -max_buffer_percent 50     
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove                       
[INFO RSZ-0098] No setup violations found                                                                                           
+ repair_timing -verbose -hold -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -hold_margin                
0.1000000000000000055511151231257827021181583404541015625 -max_buffer_percent 50                                                    
[INFO RSZ-0033] No hold violations found.                                                                                           
+ detailed_placement -max_displacement  500 100                                                                                     
Placement Analysis                                                                                                                  
---------------------------------                                                                                                   
total displacement          0.0 u                                                                                                   
average displacement        0.0 u                                                                                                   
max displacement            0.0 u                                                                                                   
original HPWL             121.5 u                                                                                                   
legalized HPWL            142.1 u                                                                                                   
delta HPWL                   17 %                                                                                                   
                                                                                                                                    
[INFO DPL-0020] Mirrored 24 instances                                                                                               
[INFO DPL-0021] HPWL before             142.1 u                                                                                     
[INFO DPL-0022] HPWL after              121.5 u                                                                                     
[INFO DPL-0023] HPWL delta              -14.5 %                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                    24     174.18                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/33-openroad-resizertimingpostcts/heichips25_template.od
b'…                                                                                                                                 
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/33-openroad-resizertimingpostcts/heichips25_template.nl
.v'…                                                                                                                                
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/33-openroad-resizertimingpostcts/heichips25_template.pn
l.v'…                                                                                                                               
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/33-openroad-resizertimingpostcts/heichips25_template.de
f'…                                                                                                                                 
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/33-openroad-resizertimingpostcts/heichips25_template.sd
c'…                                                                                                                                 
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[03:17:06] VERBOSE  Running 'OpenROAD.STAMidPNR-2' at 'runs/RUN_2026-02-11_03-16-47/34-openroad-stamidpnr-2'…           step.py:1140
[03:17:06] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/34-openroad-stamidpnr-2/openroad-stamidpnr-2.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/33-openroad-resizertimingpostcts/heichips25_template.od
b'…                                                                                                                                 
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
────────────────────────────────────────────────────────── Global Routing ──────────────────────────────────────────────────────────
[03:17:06] VERBOSE  Running 'OpenROAD.GlobalRouting' at 'runs/RUN_2026-02-11_03-16-47/35-openroad-globalrouting'…       step.py:1140
[03:17:06] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/35-openroad-globalrouting/openroad-globalrouting.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/33-openroad-resizertimingpostcts/heichips25_template.od
b'…                                                                                                                                 
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2.                                           
[INFO] Setting signal max routing layer to: TopMetal1 and clock max routing layer to TopMetal1.                                     
+ global_route -congestion_iterations 50 -verbose                                                                                   
[INFO GRT-0020] Min routing layer: Metal2                                                                                           
[INFO GRT-0021] Max routing layer: TopMetal1                                                                                        
[INFO GRT-0022] Global adjustment: 30%                                                                                              
[INFO GRT-0023] Grid origin: (0, 0)                                                                                                 
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650                                                        
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150                                                        
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200                                                        
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.2100                                                      
[INFO GRT-0003] Macros: 0                                                                                                           
[INFO GRT-0004] Blockages: 0                                                                                                        
[INFO GRT-0019] Found 1 clock nets.                                                                                                 
[INFO GRT-0001] Minimum degree: 2                                                                                                   
[INFO GRT-0002] Maximum degree: 2                                                                                                   
                                                                                                                                    
[INFO GRT-0053] Routing resources analysis:                                                                                         
          Routing      Original      Derated      Resource                                                                          
Layer     Direction    Resources     Resources    Reduction (%)                                                                     
---------------------------------------------------------------                                                                     
Metal1     Horizontal          0             0          0.00%                                                                       
Metal2     Vertical        25694         17015          33.78%                                                                      
Metal3     Horizontal      31936         21024          34.17%                                                                      
Metal4     Vertical        25694         17015          33.78%                                                                      
Metal5     Horizontal      31572         20702          34.43%                                                                      
TopMetal1    Vertical         5226          3250          37.81%                                                                    
---------------------------------------------------------------                                                                     
                                                                                                                                    
[INFO GRT-0197] Via related to pin nodes: 10                                                                                        
[INFO GRT-0198] Via related Steiner nodes: 0                                                                                        
[INFO GRT-0199] Via filling finished.                                                                                               
[INFO GRT-0111] Final number of vias: 10                                                                                            
[INFO GRT-0112] Final usage 3D: 35                                                                                                  
                                                                                                                                    
[INFO GRT-0096] Final congestion report:                                                                                            
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow                                             
---------------------------------------------------------------------------------------                                             
Metal1               0             0            0.00%             0 /  0 /  0                                                       
Metal2           17015             5            0.03%             0 /  0 /  0                                                       
Metal3           21024             0            0.00%             0 /  0 /  0                                                       
Metal4           17015             0            0.00%             0 /  0 /  0                                                       
Metal5           20702             0            0.00%             0 /  0 /  0                                                       
TopMetal1           3250             0            0.00%             0 /  0 /  0                                                     
---------------------------------------------------------------------------------------                                             
Total            79006             5            0.01%             0 /  0 /  0                                                       
                                                                                                                                    
[INFO GRT-0018] Total wirelength: 72 um                                                                                             
[INFO GRT-0014] Routed nets: 24                                                                                                     
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                    24     174.18                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/35-openroad-globalrouting/heichips25_template.odb'…    
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/35-openroad-globalrouting/heichips25_template.def'…    
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[03:17:07] VERBOSE  Running 'OpenROAD.CheckAntennas' at 'runs/RUN_2026-02-11_03-16-47/36-openroad-checkantennas'…       step.py:1140
[03:17:07] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/36-openroad-checkantennas/openroad-checkantennas.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/35-openroad-globalrouting/heichips25_template.odb'…    
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
[03:17:07] INFO     Gating variable for step 'OpenROAD.RepairDesignPostGRT' set to 'False'- the step will be       sequential.py:362
                    skipped.                                                                                                        
[03:17:07] INFO     Skipping step 'Repair Design (Post-Global Routing)'…                                           sequential.py:370
──────────────────────────────────────────────── Diodes on Ports Protection Routine ────────────────────────────────────────────────
[03:17:07] VERBOSE  Running 'Odb.DiodesOnPorts' at 'runs/RUN_2026-02-11_03-16-47/37-odb-diodesonports'…                 step.py:1140
[03:17:07] INFO     'DIODE_ON_PORTS' is set to 'none': skipping 'Odb.DiodesOnPorts'…                                      odb.py:820
[03:17:07] INFO     Gating variable for step 'Odb.HeuristicDiodeInsertion' set to 'False'- the step will be        sequential.py:362
                    skipped.                                                                                                        
[03:17:07] INFO     Skipping step 'Heuristic Diode Insertion'…                                                     sequential.py:370
────────────────────────────────────────────────────────── Antenna Repair ──────────────────────────────────────────────────────────
[03:17:07] VERBOSE  Running 'OpenROAD.RepairAntennas' at 'runs/RUN_2026-02-11_03-16-47/38-openroad-repairantennas'…     step.py:1140
────────────────────────────────────────────────────────── Global Routing ──────────────────────────────────────────────────────────
[03:17:07] VERBOSE  Running 'DiodeInsertion' at                                                                         step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/38-openroad-repairantennas/1-diodeinsertion'…                                     
[03:17:07] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/38-openroad-repairantennas/1-diodeinsertion/diodeinsertion.log'…                  
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/35-openroad-globalrouting/heichips25_template.odb'…    
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
+ repair_antennas sg13g2_antennanp -iterations 3 -ratio_margin 10                                                                   
[INFO GRT-0012] Found 0 antenna violations.                                                                                         
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                    24     174.18                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/38-openroad-repairantennas/1-diodeinsertion/heichips25_
template.odb'…                                                                                                                      
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/38-openroad-repairantennas/1-diodeinsertion/heichips25_
template.def'…                                                                                                                      
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[03:17:08] VERBOSE  Running 'OpenROAD.CheckAntennas' at                                                                 step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/38-openroad-repairantennas/2-openroad-checkantennas'…                             
[03:17:08] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/38-openroad-repairantennas/2-openroad-checkantennas/openroad-checkant             
                    ennas.log'…                                                                                                     
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/38-openroad-repairantennas/1-diodeinsertion/heichips25_
template.odb'…                                                                                                                      
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
[03:17:09] INFO     Gating variable for step 'OpenROAD.ResizerTimingPostGRT' set to 'False'- the step will be      sequential.py:362
                    skipped.                                                                                                        
[03:17:09] INFO     Skipping step 'Resizer Timing Optimizations (Post-Global Routing)'…                            sequential.py:370
───────────────────────────────────────────────── Static Timing Analysis (Mid-PnR) ─────────────────────────────────────────────────
[03:17:09] VERBOSE  Running 'OpenROAD.STAMidPNR-3' at 'runs/RUN_2026-02-11_03-16-47/39-openroad-stamidpnr-3'…           step.py:1140
[03:17:09] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/39-openroad-stamidpnr-3/openroad-stamidpnr-3.log'…                                
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/38-openroad-repairantennas/1-diodeinsertion/heichips25_
template.odb'…                                                                                                                      
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
───────────────────────────────────────────────────────── Detailed Routing ─────────────────────────────────────────────────────────
[03:17:09] VERBOSE  Running 'OpenROAD.DetailedRouting' at 'runs/RUN_2026-02-11_03-16-47/40-openroad-detailedrouting'…   step.py:1140
[03:17:09] INFO     Running TritonRoute with 8 threads…                                                             openroad.py:1963
[03:17:09] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/40-openroad-detailedrouting/openroad-detailedrouting.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/38-openroad-repairantennas/1-diodeinsertion/heichips25_
template.odb'…                                                                                                                      
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
[INFO ORD-0030] Using 8 thread(s).                                                                                                  
+ detailed_route -droute_end_iter 64 -or_seed 42 -verbose 1 -output_drc                                                             
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/40-openroad-detailedrouting/drt-run-0/heichips25_templat
e.drc                                                                                                                               
[INFO DRT-0149] Reading tech and libs.                                                                                              
[03:17:09] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Cont            openroad.py:314
[03:17:10] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1            openroad.py:314
[03:17:10] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1            openroad.py:314
[03:17:10] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2            openroad.py:314
[03:17:10] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3            openroad.py:314
[03:17:10] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4            openroad.py:314
[03:17:10] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1         openroad.py:314
[03:17:10] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1         openroad.py:314
[03:17:10] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2         openroad.py:314
[03:17:10] WARNING  [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2         openroad.py:314
                                                                                                                                    
Units:                1000                                                                                                          
Number of layers:     15                                                                                                            
Number of macros:     106                                                                                                           
Number of vias:       75                                                                                                            
Number of viarulegen: 6                                                                                                             
                                                                                                                                    
[INFO DRT-0150] Reading design.                                                                                                     
                                                                                                                                    
Design:                   heichips25_template                                                                                       
Die area:                 ( 0 0 ) ( 500000 200000 )                                                                                 
Number of track patterns: 14                                                                                                        
Number of DEF vias:       0                                                                                                         
Number of components:     24                                                                                                        
Number of terminals:      47                                                                                                        
Number of snets:          2                                                                                                         
Number of nets:           45                                                                                                        
                                                                                                                                    
[INFO DRT-0167] List of default vias:                                                                                               
  Layer Via2                                                                                                                        
    default via: Via2_YX                                                                                                            
  Layer Via3                                                                                                                        
    default via: Via3_XY                                                                                                            
  Layer Via4                                                                                                                        
    default via: Via4_YX                                                                                                            
  Layer TopVia1                                                                                                                     
    default via: TopVia1EWNS                                                                                                        
  Layer TopVia2                                                                                                                     
    default via: TopVia2EWNS                                                                                                        
[INFO DRT-0162] Library cell analysis.                                                                                              
[INFO DRT-0163] Instance analysis.                                                                                                  
[INFO DRT-0164] Number of unique instances = 2.                                                                                     
[INFO DRT-0168] Init region query.                                                                                                  
[INFO DRT-0024]   Complete GatPoly.                                                                                                 
[INFO DRT-0024]   Complete Cont.                                                                                                    
[INFO DRT-0024]   Complete Metal1.                                                                                                  
[INFO DRT-0024]   Complete Via1.                                                                                                    
[INFO DRT-0024]   Complete Metal2.                                                                                                  
[INFO DRT-0024]   Complete Via2.                                                                                                    
[INFO DRT-0024]   Complete Metal3.                                                                                                  
[INFO DRT-0024]   Complete Via3.                                                                                                    
[INFO DRT-0024]   Complete Metal4.                                                                                                  
[INFO DRT-0024]   Complete Via4.                                                                                                    
[INFO DRT-0024]   Complete Metal5.                                                                                                  
[INFO DRT-0024]   Complete TopVia1.                                                                                                 
[INFO DRT-0024]   Complete TopMetal1.                                                                                               
[INFO DRT-0024]   Complete TopVia2.                                                                                                 
[INFO DRT-0024]   Complete TopMetal2.                                                                                               
[INFO DRT-0033] GatPoly shape region query size = 0.                                                                                
[INFO DRT-0033] Cont shape region query size = 0.                                                                                   
[INFO DRT-0033] Metal1 shape region query size = 648.                                                                               
[INFO DRT-0033] Via1 shape region query size = 1785.                                                                                
[INFO DRT-0033] Metal2 shape region query size = 714.                                                                               
[INFO DRT-0033] Via2 shape region query size = 1785.                                                                                
[INFO DRT-0033] Metal3 shape region query size = 759.                                                                               
[INFO DRT-0033] Via3 shape region query size = 1785.                                                                                
[INFO DRT-0033] Metal4 shape region query size = 714.                                                                               
[INFO DRT-0033] Via4 shape region query size = 1785.                                                                                
[INFO DRT-0033] Metal5 shape region query size = 1071.                                                                              
[INFO DRT-0033] TopVia1 shape region query size = 714.                                                                              
[INFO DRT-0033] TopMetal1 shape region query size = 385.                                                                            
[INFO DRT-0033] TopVia2 shape region query size = 0.                                                                                
[INFO DRT-0033] TopMetal2 shape region query size = 0.                                                                              
[INFO DRT-0165] Start pin access.                                                                                                   
[INFO DRT-0078]   Complete 6 pins.                                                                                                  
[INFO DRT-0081]   Complete 2 unique inst patterns.                                                                                  
[INFO DRT-0084]   Complete 24 groups.                                                                                               
#scanned instances     = 24                                                                                                         
#unique  instances     = 2                                                                                                          
#stdCellGenAp          = 6                                                                                                          
#stdCellValidPlanarAp  = 0                                                                                                          
#stdCellValidViaAp     = 6                                                                                                          
#stdCellPinNoAp        = 0                                                                                                          
#stdCellPinCnt         = 24                                                                                                         
#instTermValidViaApCnt = 0                                                                                                          
#macroGenAp            = 0                                                                                                          
#macroValidPlanarAp    = 0                                                                                                          
#macroValidViaAp       = 0                                                                                                          
#macroNoAp             = 0                                                                                                          
[INFO DRT-0166] Complete pin access.                                                                                                
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 104.14 (MB), peak = 103.64 (MB)                              
                                                                                                                                    
[INFO DRT-0157] Number of guides:     134                                                                                           
                                                                                                                                    
[INFO DRT-0169] Post process guides.                                                                                                
[INFO DRT-0176] GCELLGRID X 0 DO 69 STEP 7200 ;                                                                                     
[INFO DRT-0177] GCELLGRID Y 0 DO 27 STEP 7200 ;                                                                                     
[INFO DRT-0028]   Complete GatPoly.                                                                                                 
[INFO DRT-0028]   Complete Cont.                                                                                                    
[INFO DRT-0028]   Complete Metal1.                                                                                                  
[INFO DRT-0028]   Complete Via1.                                                                                                    
[INFO DRT-0028]   Complete Metal2.                                                                                                  
[INFO DRT-0028]   Complete Via2.                                                                                                    
[INFO DRT-0028]   Complete Metal3.                                                                                                  
[INFO DRT-0028]   Complete Via3.                                                                                                    
[INFO DRT-0028]   Complete Metal4.                                                                                                  
[INFO DRT-0028]   Complete Via4.                                                                                                    
[INFO DRT-0028]   Complete Metal5.                                                                                                  
[INFO DRT-0028]   Complete TopVia1.                                                                                                 
[INFO DRT-0028]   Complete TopMetal1.                                                                                               
[INFO DRT-0028]   Complete TopVia2.                                                                                                 
[INFO DRT-0028]   Complete TopMetal2.                                                                                               
[INFO DRT-0178] Init guide query.                                                                                                   
[INFO DRT-0035]   Complete GatPoly (guide).                                                                                         
[INFO DRT-0035]   Complete Cont (guide).                                                                                            
[INFO DRT-0035]   Complete Metal1 (guide).                                                                                          
[INFO DRT-0035]   Complete Via1 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal2 (guide).                                                                                          
[INFO DRT-0035]   Complete Via2 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal3 (guide).                                                                                          
[INFO DRT-0035]   Complete Via3 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal4 (guide).                                                                                          
[INFO DRT-0035]   Complete Via4 (guide).                                                                                            
[INFO DRT-0035]   Complete Metal5 (guide).                                                                                          
[INFO DRT-0035]   Complete TopVia1 (guide).                                                                                         
[INFO DRT-0035]   Complete TopMetal1 (guide).                                                                                       
[INFO DRT-0035]   Complete TopVia2 (guide).                                                                                         
[INFO DRT-0035]   Complete TopMetal2 (guide).                                                                                       
[INFO DRT-0036] GatPoly guide region query size = 0.                                                                                
[INFO DRT-0036] Cont guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal1 guide region query size = 24.                                                                                
[INFO DRT-0036] Via1 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal2 guide region query size = 24.                                                                                
[INFO DRT-0036] Via2 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal3 guide region query size = 24.                                                                                
[INFO DRT-0036] Via3 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal4 guide region query size = 0.                                                                                 
[INFO DRT-0036] Via4 guide region query size = 0.                                                                                   
[INFO DRT-0036] Metal5 guide region query size = 0.                                                                                 
[INFO DRT-0036] TopVia1 guide region query size = 0.                                                                                
[INFO DRT-0036] TopMetal1 guide region query size = 0.                                                                              
[INFO DRT-0036] TopVia2 guide region query size = 0.                                                                                
[INFO DRT-0036] TopMetal2 guide region query size = 0.                                                                              
[INFO DRT-0179] Init gr pin query.                                                                                                  
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 104.41 (MB), peak = 103.91 (MB)                              
[INFO DRT-0245] skipped writing guide updates to database.                                                                          
[INFO DRT-0185] Post process initialize RPin region query.                                                                          
[INFO DRT-0181] Start track assignment.                                                                                             
[INFO DRT-0184] Done with 24 vertical wires in 2 frboxes and 48 horizontal wires in 1 frboxes.                                      
[INFO DRT-0186] Done with 3 vertical wires in 2 frboxes and 0 horizontal wires in 1 frboxes.                                        
[INFO DRT-0182] Complete track assignment.                                                                                          
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 106.41 (MB), peak = 105.95 (MB)                              
[INFO DRT-0187] Start routing data preparation.                                                                                     
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 106.41 (MB), peak = 105.95 (MB)                              
[INFO DRT-0194] Start detail routing.                                                                                               
[INFO DRT-0195] Start 0th optimization iteration.                                                                                   
    Completing 10% with 0 violations.                                                                                               
    elapsed time = 00:00:00, memory = 106.67 (MB).                                                                                  
    Completing 20% with 0 violations.                                                                                               
    elapsed time = 00:00:00, memory = 106.79 (MB).                                                                                  
    Completing 30% with 0 violations.                                                                                               
    elapsed time = 00:00:00, memory = 107.73 (MB).                                                                                  
    Completing 40% with 0 violations.                                                                                               
    elapsed time = 00:00:00, memory = 107.73 (MB).                                                                                  
    Completing 50% with 0 violations.                                                                                               
    elapsed time = 00:00:00, memory = 107.89 (MB).                                                                                  
    Completing 60% with 0 violations.                                                                                               
    elapsed time = 00:00:00, memory = 107.89 (MB).                                                                                  
    Completing 70% with 0 violations.                                                                                               
    elapsed time = 00:00:00, memory = 107.89 (MB).                                                                                  
    Completing 80% with 0 violations.                                                                                               
    elapsed time = 00:00:00, memory = 107.89 (MB).                                                                                  
    Completing 90% with 0 violations.                                                                                               
    elapsed time = 00:00:00, memory = 107.89 (MB).                                                                                  
    Completing 100% with 0 violations.                                                                                              
    elapsed time = 00:00:00, memory = 107.89 (MB).                                                                                  
[INFO DRT-0199]   Number of violations = 0.                                                                                         
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 474.94 (MB), peak = 516.41 (MB)                              
Total wire length = 119 um.                                                                                                         
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 47 um.                                                                                          
Total wire length on LAYER Metal3 = 72 um.                                                                                          
Total wire length on LAYER Metal4 = 0 um.                                                                                           
Total wire length on LAYER Metal5 = 0 um.                                                                                           
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 48.                                                                                                          
Up-via summary (total 48):                                                                                                          
                                                                                                                                    
----------------                                                                                                                    
   GatPoly     0                                                                                                                    
    Metal1    24                                                                                                                    
    Metal2    24                                                                                                                    
    Metal3     0                                                                                                                    
    Metal4     0                                                                                                                    
    Metal5     0                                                                                                                    
 TopMetal1     0                                                                                                                    
----------------                                                                                                                    
          48                                                                                                                        
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0198] Complete detail routing.                                                                                            
Total wire length = 119 um.                                                                                                         
Total wire length on LAYER Metal1 = 0 um.                                                                                           
Total wire length on LAYER Metal2 = 47 um.                                                                                          
Total wire length on LAYER Metal3 = 72 um.                                                                                          
Total wire length on LAYER Metal4 = 0 um.                                                                                           
Total wire length on LAYER Metal5 = 0 um.                                                                                           
Total wire length on LAYER TopMetal1 = 0 um.                                                                                        
Total wire length on LAYER TopMetal2 = 0 um.                                                                                        
Total number of vias = 48.                                                                                                          
Up-via summary (total 48):                                                                                                          
                                                                                                                                    
----------------                                                                                                                    
   GatPoly     0                                                                                                                    
    Metal1    24                                                                                                                    
    Metal2    24                                                                                                                    
    Metal3     0                                                                                                                    
    Metal4     0                                                                                                                    
    Metal5     0                                                                                                                    
 TopMetal1     0                                                                                                                    
----------------                                                                                                                    
          48                                                                                                                        
                                                                                                                                    
                                                                                                                                    
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 475.24 (MB), peak = 516.41 (MB)                              
                                                                                                                                    
[INFO DRT-0180] Post processing.                                                                                                    
+ check_antennas                                                                                                                    
[INFO ANT-0002] Found 0 net violations.                                                                                             
[INFO ANT-0001] Found 0 pin violations.                                                                                             
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.                                                                            
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                    24     174.18                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/40-openroad-detailedrouting/heichips25_template.odb'…  
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/40-openroad-detailedrouting/heichips25_template.nl.v'… 
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/40-openroad-detailedrouting/heichips25_template.pnl.v'…
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/40-openroad-detailedrouting/heichips25_template.def'…  
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/40-openroad-detailedrouting/heichips25_template.sdc'…  
─────────────────────────────────────────────────────── Remove Obstructions ────────────────────────────────────────────────────────
[03:17:10] VERBOSE  Running 'Odb.RemoveRoutingObstructions' at                                                          step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/41-odb-removeroutingobstructions'…                                                
[03:17:10] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping 'Odb.RemoveRoutingObstructions'…                      odb.py:589
────────────────────────────────────────────────────────── Check Antennas ──────────────────────────────────────────────────────────
[03:17:10] VERBOSE  Running 'OpenROAD.CheckAntennas-1' at 'runs/RUN_2026-02-11_03-16-47/42-openroad-checkantennas-1'…   step.py:1140
[03:17:10] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/42-openroad-checkantennas-1/openroad-checkantennas-1.log'…                        
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/40-openroad-detailedrouting/heichips25_template.odb'…  
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
─────────────────────────────────────────────────── Routing Design Rule Checker ────────────────────────────────────────────────────
[03:17:11] VERBOSE  Running 'Checker.TrDRC' at 'runs/RUN_2026-02-11_03-16-47/43-checker-trdrc'…                         step.py:1140
[03:17:11] INFO     Check for Routing DRC errors clear.                                                               checker.py:131
───────────────────────────────────────────────────── Report Disconnected Pins ─────────────────────────────────────────────────────
[03:17:11] VERBOSE  Running 'Odb.ReportDisconnectedPins' at                                                             step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/44-odb-reportdisconnectedpins'…                                                   
[03:17:11] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/44-odb-reportdisconnectedpins/odb-reportdisconnectedpins.log'…                    
Found 21 disconnected pin(s), of which 19 are critical.                                                                             
┏━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━┳━━━━━━━━━━━━━━┳━━━━━━━━━━━━━┳━━━━━━━━━━━━━━┓                                                    
┃ Macro/Instance      ┃ Power Pins ┃ Disconnected ┃ Signal Pins ┃ Disconnected ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━╇━━━━━━━━━━━━━━╇━━━━━━━━━━━━━╇━━━━━━━━━━━━━━┩                                                    
│ heichips25_template │ VPWR       │              │ uio_oe[0]   │ clk          │                                                    
│                     │ VGND       │              │ uio_oe[1]   │ ena          │                                                    
│                     │            │              │ uio_oe[2]   │ i_in         │                                                    
│                     │            │              │ uio_oe[3]   │ i_out        │                                                    
│                     │            │              │ uio_oe[4]   │ rst_n        │                                                    
│                     │            │              │ uio_oe[5]   │ ui_in[0]     │                                                    
│                     │            │              │ uio_oe[6]   │ ui_in[1]     │                                                    
│                     │            │              │ uio_oe[7]   │ ui_in[2]     │                                                    
│                     │            │              │ uio_out[0]  │ ui_in[3]     │                                                    
│                     │            │              │ uio_out[1]  │ ui_in[4]     │                                                    
│                     │            │              │ uio_out[2]  │ ui_in[5]     │                                                    
│                     │            │              │ uio_out[3]  │ ui_in[6]     │                                                    
│                     │            │              │ uio_out[4]  │ ui_in[7]     │                                                    
│                     │            │              │ uio_out[5]  │ uio_in[0]    │                                                    
│                     │            │              │ uio_out[6]  │ uio_in[1]    │                                                    
│                     │            │              │ uio_out[7]  │ uio_in[2]    │                                                    
│                     │            │              │ uo_out[0]   │ uio_in[3]    │                                                    
│                     │            │              │ uo_out[1]   │ uio_in[4]    │                                                    
│                     │            │              │ uo_out[2]   │ uio_in[5]    │                                                    
│                     │            │              │ uo_out[3]   │ uio_in[6]    │                                                    
│                     │            │              │ uo_out[4]   │ uio_in[7]    │                                                    
│                     │            │              │ uo_out[5]   │              │                                                    
│                     │            │              │ uo_out[6]   │              │                                                    
│                     │            │              │ uo_out[7]   │              │                                                    
└─────────────────────┴────────────┴──────────────┴─────────────┴──────────────┘                                                    
──────────────────────────────────────────────────── Disconnected Pins Checker ─────────────────────────────────────────────────────
[03:17:12] VERBOSE  Running 'Checker.DisconnectedPins' at 'runs/RUN_2026-02-11_03-16-47/45-checker-disconnectedpins'…   step.py:1140
[03:17:12] WARNING  19 critical disconnected pins found.                                                              checker.py:122
──────────────────────────────────────────────────────── Report Wire Length ────────────────────────────────────────────────────────
[03:17:12] VERBOSE  Running 'Odb.ReportWireLength' at 'runs/RUN_2026-02-11_03-16-47/46-odb-reportwirelength'…           step.py:1140
[03:17:12] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/46-odb-reportwirelength/odb-reportwirelength.log'…                                
────────────────────────────────────────────────── Wire Length Threshold Checker ───────────────────────────────────────────────────
[03:17:13] VERBOSE  Running 'Checker.WireLength' at 'runs/RUN_2026-02-11_03-16-47/47-checker-wirelength'…               step.py:1140
[03:17:13] WARNING  Threshold for Threshold-surpassing long wires is not set. The checker will be skipped.            checker.py:108
────────────────────────────────────────────────────────── Fill Insertion ──────────────────────────────────────────────────────────
[03:17:13] VERBOSE  Running 'OpenROAD.FillInsertion' at 'runs/RUN_2026-02-11_03-16-47/48-openroad-fillinsertion'…       step.py:1140
[03:17:13] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/48-openroad-fillinsertion/openroad-fillinsertion.log'…                            
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/44-odb-reportdisconnectedpins/heichips25_template.odb'…
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
sg13g2_decap_* sg13g2_fill_1 sg13g2_fill_2                                                                                          
[INFO DPL-0001] Placed 7374 filler instances.                                                                                       
Setting global connections for newly added cells…                                                                                   
[INFO] Setting global connections...                                                                                                
[INFO ODB-0403] 14748 connections made, 0 conflicts skipped.                                                                        
Updating metrics…                                                                                                                   
Cell type report:                       Count       Area                                                                            
  Fill cell                              7374   93176.70                                                                            
  Multi-Input combinational cell           24     174.18                                                                            
  Total                                  7398   93350.88                                                                            
Writing OpenROAD database to                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/48-openroad-fillinsertion/heichips25_template.odb'…    
Writing netlist to                                                                                                                  
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/48-openroad-fillinsertion/heichips25_template.nl.v'…   
Writing powered netlist to                                                                                                          
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/48-openroad-fillinsertion/heichips25_template.pnl.v'…  
Writing layout to                                                                                                                   
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/48-openroad-fillinsertion/heichips25_template.def'…    
Writing timing constraints to                                                                                                       
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/48-openroad-fillinsertion/heichips25_template.sdc'…    
────────────────────────────────────────────────── Generate Cell Frequency Tables ──────────────────────────────────────────────────
[03:17:13] VERBOSE  Running 'Odb.CellFrequencyTables' at 'runs/RUN_2026-02-11_03-16-47/49-odb-cellfrequencytables'…     step.py:1140
[03:17:13] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/49-odb-cellfrequencytables/buffer_list.txt'…    step.py:1340
sg13g2_buf_1                                                                                                                        
sg13g2_buf_16                                                                                                                       
sg13g2_buf_2                                                                                                                        
sg13g2_buf_4                                                                                                                        
sg13g2_buf_8                                                                                                                        
sg13g2_dlygate4sd1_1                                                                                                                
sg13g2_dlygate4sd2_1                                                                                                                
sg13g2_dlygate4sd3_1                                                                                                                
[03:17:14] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/49-odb-cellfrequencytables/odb-cellfrequencytables.log'…                          
                                Cells by Master                                                                                     
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ Cell                                                 ┃ Count                 ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
│ sg13g2_decap_8                                       │ 7326                  │                                                    
│ sg13g2_fill_1                                        │ 24                    │                                                    
│ sg13g2_fill_2                                        │ 24                    │                                                    
│ sg13g2_tielo                                         │ 24                    │                                                    
└──────────────────────────────────────────────────────┴───────────────────────┘                                                    
                               Cells by Function                                                                                    
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ Cell Function                                       ┃ Count                  ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
└─────────────────────────────────────────────────────┴────────────────────────┘                                                    
                                  Cells by SCL                                                                                      
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ SCL                             ┃ Count                                      ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
└─────────────────────────────────┴────────────────────────────────────────────┘                                                    
                             Buffers by Cell Master                                                                                 
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓                                                    
┃ Buffer                                   ┃ Count                             ┃                                                    
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┩                                                    
└──────────────────────────────────────────┴───────────────────────────────────┘                                                    
─────────────────────────────────────────── Parasitic Resistance/Capacitance Extraction ────────────────────────────────────────────
[03:17:15] VERBOSE  Running 'OpenROAD.RCX' at 'runs/RUN_2026-02-11_03-16-47/50-openroad-rcx'…                           step.py:1140
[03:17:15] INFO     Running RCX for corners matching nom_*                                                          openroad.py:2106
                    (/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/50-openroad-rcx/no                 
                    m/rcx.log)…                                                                                                     
[03:17:15] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/50-openroad-rcx/nom/rcx.log'…                   step.py:1340
[03:17:15] INFO     Finished RCX for corners matching nom_*.                                                        openroad.py:2115
──────────────────────────────────────────────── Static Timing Analysis (Post-PnR) ─────────────────────────────────────────────────
[03:17:15] VERBOSE  Running 'OpenROAD.STAPostPNR' at 'runs/RUN_2026-02-11_03-16-47/51-openroad-stapostpnr'…             step.py:1140
[03:17:15] INFO     Starting STA for the nom_fast_1p32V_m40C timing corner…                                          openroad.py:746
[03:17:15] INFO     Starting STA for the nom_slow_1p08V_125C timing corner…                                          openroad.py:746
[03:17:15] INFO     Starting STA for the nom_typ_1p20V_25C timing corner…                                            openroad.py:746
[03:17:15] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/51-openroad-stapostpnr/nom_fast_1p32V_m40C/sta.log'…                              
[03:17:15] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/51-openroad-stapostpnr/nom_slow_1p08V_125C/sta.log'…                              
[03:17:15] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/51-openroad-stapostpnr/nom_typ_1p20V_25C/sta.log'…                                
[03:17:16] INFO     Finished STA for the nom_typ_1p20V_25C timing corner.                                            openroad.py:761
[03:17:16] INFO     Finished STA for the nom_slow_1p08V_125C timing corner.                                          openroad.py:761
[03:17:16] INFO     Finished STA for the nom_fast_1p32V_m40C timing corner.                                          openroad.py:761
[03:17:16] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/51-openroad-stapostpnr/nom_fast_1p32V_m40C/filter_unannotated.log'…               
[03:17:16] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/51-openroad-stapostpnr/nom_typ_1p20V_25C/filter_unannotated.log'…                 
[03:17:16] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/51-openroad-stapostpnr/nom_slow_1p08V_125C/filter_unannotated.log'…               
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┳━━━━━━━━┓
┃                      ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃        ┃        ┃ of     ┃        ┃        ┃
┃                      ┃ Hold   ┃ Reg to ┃        ┃ Hold   ┃ which  ┃ Setup  ┃ Reg to ┃        ┃ Setup  ┃ which  ┃ Max    ┃ Max    ┃
┃                      ┃ Worst  ┃ Reg    ┃ Hold   ┃ Vio    ┃ reg to ┃ Worst  ┃ Reg    ┃ Setup  ┃ Vio    ┃ reg to ┃ Cap    ┃ Slew   ┃
┃ Corner/Group         ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Slack  ┃ Paths  ┃ TNS    ┃ Count  ┃ reg    ┃ Viola… ┃ Viola… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━╇━━━━━━━━┩
│ Overall              │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_fast_1p32V_m40C  │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_slow_1p08V_125C  │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
│ nom_typ_1p20V_25C    │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 10000… │ N/A    │ 0.0000 │ 0      │ 0      │ 0      │ 0      │
└──────────────────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┴────────┘
───────────────────────────────────────────────────── Generate IR Drop Report ──────────────────────────────────────────────────────
[03:17:17] VERBOSE  Running 'OpenROAD.IRDropReport' at 'runs/RUN_2026-02-11_03-16-47/52-openroad-irdropreport'…         step.py:1140
[03:17:17] WARNING  'VSRC_LOC_FILES' was not given a value, which may make the results of IR drop analysis          openroad.py:2206
                    inaccurate. If you are not integrating a top-level chip for manufacture, you may ignore this                    
                    warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.                                                 
[03:17:17] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/52-openroad-irdropreport/openroad-irdropreport.log'…                              
Reading timing models for corner nom_typ_1p20V_25C…                                                                                 
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_
stdcell_typ_1p20V_25C.lib'…                                                                                                         
Reading timing library for the 'nom_typ_1p20V_25C' corner at                                                                        
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_ty
p_1p2V_3p3V_25C.lib'…                                                                                                               
Reading OpenROAD database at                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/49-odb-cellfrequencytables/heichips25_template.odb'…   
Reading design constraints file at                                                                                                  
'/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/base.sdc'…           
[INFO] Using clock clk…                                                                                                             
[INFO] Setting output delay to: 2                                                                                                   
[INFO] Setting input delay to: 2                                                                                                    
[INFO] Setting load to: 0.006                                                                                                       
[INFO] Setting clock uncertainty to: 0.25                                                                                           
[INFO] Setting clock transition to: 0.15                                                                                            
[INFO] Setting timing derate to: 5%                                                                                                 
[INFO] Using voltage extracted from lib (1.2V) for power nets and 0V for ground nets…                                               
[03:17:21] VERBOSE  + analyze_power_grid -net VPWR -voltage_file                                                    openroad.py:2218
                    /home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/52-openroad-irdropr                 
                    eport/net-VPWR.csv                                                                                              
                    [INFO PSM-0040] All shapes on net VPWR are connected.                                                           
                    ########## IR report #################                                                                          
                    Net              : VPWR                                                                                         
                    Corner           : nom_typ_1p20V_25C                                                                            
                    Total power      : 5.80e-06 W                                                                                   
                    Supply voltage   : 1.20e+00 V                                                                                   
                    Worstcase voltage: 1.20e+00 V                                                                                   
                    Average voltage  : 1.20e+00 V                                                                                   
                    Average IR drop  : 1.62e-07 V                                                                                   
                    Worstcase IR drop: 4.79e-07 V                                                                                   
                    Percentage drop  : 0.00 %                                                                                       
                    ######################################                                                                          
                    + analyze_power_grid -net VGND -voltage_file                                                                    
                    /home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/52-openroad-irdropr                 
                    eport/net-VGND.csv                                                                                              
                    [INFO PSM-0040] All shapes on net VGND are connected.                                                           
                    ########## IR report #################                                                                          
                    Net              : VGND                                                                                         
                    Corner           : nom_typ_1p20V_25C                                                                            
                    Total power      : 5.80e-06 W                                                                                   
                    Supply voltage   : 0.00e+00 V                                                                                   
                    Worstcase voltage: 1.69e-07 V                                                                                   
                    Average voltage  : 9.99e-08 V                                                                                   
                    Average IR drop  : 9.99e-08 V                                                                                   
                    Worstcase IR drop: 1.69e-07 V                                                                                   
                    Percentage drop  : 0.00 %                                                                                       
                    ######################################                                                                          
                                                                                                                                    
───────────────────────────────────────────────────── GDSII Stream Out (Magic) ─────────────────────────────────────────────────────
[03:17:21] VERBOSE  Running 'Magic.StreamOut' at 'runs/RUN_2026-02-11_03-16-47/53-magic-streamout'…                     step.py:1140
[03:17:21] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/53-magic-streamout/magic-streamout.log'…        step.py:1340
                                                                                                                                    
Magic 8.3 revision 581 - Compiled on Tue Jan  6 19:09:29 UTC 2026.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Switching to WIRING tool.                                                                                                           
Switching to NETLIST tool.                                                                                                          
Switching to PICK tool.                                                                                                             
Switching to BOX tool.                                                                                                              
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
    pblock sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pillar solder   
seal glass thruvia inductor                                                                                                         
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading ihp-sg13g2 Device Generator Menu ...                                                                                        
Loading                                                                                                                             
"/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/magic/wrapper.tcl"   
from command line.                                                                                                                  
> gds read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 5.0                                                                                            
Library name: sg13g2_stdcell                                                                                                        
Reading "sg13g2_a21o_1".                                                                                                            
Reading "sg13g2_a21o_2".                                                                                                            
Reading "sg13g2_a21oi_1".                                                                                                           
CIF file read warning: CIF style sg13g2(): units rescaled by factor of 5 / 1                                                        
Reading "sg13g2_a21oi_2".                                                                                                           
Reading "sg13g2_a221oi_1".                                                                                                          
Reading "sg13g2_a22oi_1".                                                                                                           
Reading "sg13g2_and2_1".                                                                                                            
Reading "sg13g2_and2_2".                                                                                                            
Reading "sg13g2_and3_1".                                                                                                            
Reading "sg13g2_and3_2".                                                                                                            
Reading "sg13g2_and4_1".                                                                                                            
Reading "sg13g2_and4_2".                                                                                                            
Reading "sg13g2_antennanp".                                                                                                         
Reading "sg13g2_buf_1".                                                                                                             
Reading "sg13g2_buf_16".                                                                                                            
Reading "sg13g2_buf_2".                                                                                                             
Reading "sg13g2_buf_4".                                                                                                             
Reading "sg13g2_buf_8".                                                                                                             
Reading "sg13g2_decap_4".                                                                                                           
Reading "sg13g2_decap_8".                                                                                                           
Reading "sg13g2_dfrbp_1".                                                                                                           
Reading "sg13g2_dfrbp_2".                                                                                                           
Reading "sg13g2_dfrbpq_1".                                                                                                          
Reading "sg13g2_dfrbpq_2".                                                                                                          
Reading "sg13g2_dlhq_1".                                                                                                            
Reading "sg13g2_dlhr_1".                                                                                                            
Reading "sg13g2_dlhrq_1".                                                                                                           
Reading "sg13g2_dllr_1".                                                                                                            
Reading "sg13g2_dllrq_1".                                                                                                           
Reading "sg13g2_dlygate4sd1_1".                                                                                                     
Reading "sg13g2_dlygate4sd2_1".                                                                                                     
Reading "sg13g2_dlygate4sd3_1".                                                                                                     
Reading "sg13g2_ebufn_2".                                                                                                           
Reading "sg13g2_ebufn_4".                                                                                                           
Reading "sg13g2_ebufn_8".                                                                                                           
Reading "sg13g2_einvn_2".                                                                                                           
Reading "sg13g2_einvn_4".                                                                                                           
Reading "sg13g2_einvn_8".                                                                                                           
Reading "sg13g2_fill_1".                                                                                                            
Reading "sg13g2_fill_2".                                                                                                            
Reading "sg13g2_fill_4".                                                                                                            
Reading "sg13g2_fill_8".                                                                                                            
Reading "sg13g2_inv_1".                                                                                                             
Reading "sg13g2_inv_16".                                                                                                            
Reading "sg13g2_inv_2".                                                                                                             
Reading "sg13g2_inv_4".                                                                                                             
Reading "sg13g2_inv_8".                                                                                                             
Reading "sg13g2_lgcp_1".                                                                                                            
Reading "sg13g2_mux2_1".                                                                                                            
Reading "sg13g2_mux2_2".                                                                                                            
Reading "sg13g2_mux4_1".                                                                                                            
Reading "sg13g2_nand2_1".                                                                                                           
Reading "sg13g2_nand2_2".                                                                                                           
Reading "sg13g2_nand2b_1".                                                                                                          
Reading "sg13g2_nand2b_2".                                                                                                          
Reading "sg13g2_nand3_1".                                                                                                           
Reading "sg13g2_nand3b_1".                                                                                                          
Reading "sg13g2_nand4_1".                                                                                                           
Reading "sg13g2_nor2_1".                                                                                                            
Reading "sg13g2_nor2_2".                                                                                                            
Reading "sg13g2_nor2b_1".                                                                                                           
Reading "sg13g2_nor2b_2".                                                                                                           
Reading "sg13g2_nor3_1".                                                                                                            
Reading "sg13g2_nor3_2".                                                                                                            
Reading "sg13g2_nor4_1".                                                                                                            
Reading "sg13g2_nor4_2".                                                                                                            
Reading "sg13g2_o21ai_1".                                                                                                           
Reading "sg13g2_or2_1".                                                                                                             
Reading "sg13g2_or2_2".                                                                                                             
Reading "sg13g2_or3_1".                                                                                                             
Reading "sg13g2_or3_2".                                                                                                             
Reading "sg13g2_or4_1".                                                                                                             
Reading "sg13g2_or4_2".                                                                                                             
Reading "sg13g2_sdfbbp_1".                                                                                                          
Reading "sg13g2_sdfrbp_1".                                                                                                          
Reading "sg13g2_sdfrbp_2".                                                                                                          
Reading "sg13g2_sdfrbpq_1".                                                                                                         
Reading "sg13g2_sdfrbpq_2".                                                                                                         
Reading "sg13g2_sighold".                                                                                                           
Reading "sg13g2_slgcp_1".                                                                                                           
Reading "sg13g2_tiehi".                                                                                                             
Reading "sg13g2_tielo".                                                                                                             
Reading "sg13g2_xnor2_1".                                                                                                           
Reading "sg13g2_xor2_1".                                                                                                            
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef                                                                                                                          
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef.                                                                                                                         
This action cannot be undone.                                                                                                       
LEF read, Line 6473 (Message): Unknown keyword "ANTENNAMAXCUTCAR" in LEF file; ignoring.                                            
LEF read: Processed 7927 lines.                                                                                                     
> gds read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/gds/sg13g2_io.gds
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 5.0                                                                                            
Library name: sg13g2_io                                                                                                             
Reading "sg13g2_Clamp_N43N43D4R".                                                                                                   
Reading "sg13g2_RCClampResistor".                                                                                                   
Reading "sg13g2_RCClampInverter".                                                                                                   
Reading "sg13g2_IOPadVdd".                                                                                                          
Reading "sg13g2_IOPadIOVdd".                                                                                                        
Reading "sg13g2_Filler4000".                                                                                                        
Reading "sg13g2_DCNDiode".                                                                                                          
Reading "sg13g2_DCPDiode".                                                                                                          
Reading "sg13g2_IOPadIOVss".                                                                                                        
Reading "sg13g2_IOPadVss".                                                                                                          
Reading "sg13g2_SecondaryProtection".                                                                                               
Reading "sg13g2_LevelDown".                                                                                                         
Reading "sg13g2_IOPadIn".                                                                                                           
Reading "sg13g2_io_inv_x1".                                                                                                         
Reading "sg13g2_LevelUp".                                                                                                           
Reading "sg13g2_io_nor2_x1".                                                                                                        
Reading "sg13g2_io_tie".                                                                                                            
Reading "sg13g2_io_nand2_x1".                                                                                                       
Reading "sg13g2_GateDecode".                                                                                                        
Reading "sg13g2_Clamp_N2N2D".                                                                                                       
Reading "sg13g2_Clamp_P2N2D".                                                                                                       
Reading "sg13g2_IOPadInOut4mA".                                                                                                     
Reading "sg13g2_Clamp_P15N15D".                                                                                                     
Reading "sg13g2_Clamp_N15N15D".                                                                                                     
Reading "sg13g2_IOPadInOut30mA".                                                                                                    
Reading "sg13g2_LevelUpInv".                                                                                                        
Reading "sg13g2_GateLevelUpInv".                                                                                                    
Reading "sg13g2_IOPadOut4mA".                                                                                                       
Reading "sg13g2_IOPadOut30mA".                                                                                                      
Reading "sg13g2_Clamp_N8N8D".                                                                                                       
Reading "sg13g2_Clamp_P8N8D".                                                                                                       
Reading "sg13g2_IOPadInOut16mA".                                                                                                    
Reading "sg13g2_IOPadOut16mA".                                                                                                      
Reading "sg13g2_IOPadTriOut4mA".                                                                                                    
Reading "sg13g2_IOPadTriOut16mA".                                                                                                   
Reading "sg13g2_IOPadTriOut30mA".                                                                                                   
Reading "sg13g2_Corner".                                                                                                            
Reading "sg13g2_Filler200".                                                                                                         
Reading "sg13g2_Filler400".                                                                                                         
Reading "sg13g2_Filler1000".                                                                                                        
Reading "sg13g2_Filler2000".                                                                                                        
Reading "sg13g2_Filler10000".                                                                                                       
Reading "sg13g2_Clamp_N20N0D".                                                                                                      
Reading "sg13g2_Clamp_P20N0D".                                                                                                      
Reading "sg13g2_IOPadAnalog".                                                                                                       
Reading "sg12g2_Gallery".                                                                                                           
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
.                                                                                                                                   
This action cannot be undone.                                                                                                       
LEF read: Processed 4552 lines.                                                                                                     
Cell (NEWCELL) couldn't be read                                                                                                     
No such file or directory                                                                                                           
Creating new cell                                                                                                                   
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef                                                                                                                             
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef.                                                                                                                            
This action cannot be undone.                                                                                                       
LEF read, Line 79 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                                
LEF read, Line 80 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                              
LEF read, Line 81 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                            
LEF read, Line 87 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                    
LEF read, Line 91 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                           
LEF read, Line 92 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                       
LEF read, Line 121 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 122 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 123 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 129 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 134 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 135 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 163 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 171 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 176 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 177 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 213 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 218 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 219 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 254 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 259 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 260 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 286 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 287 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 288 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 293 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 294 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 320 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 321 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 322 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 327 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 328 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read: Processed 1197 lines.                                                                                                     
> def read                                                                                                                          
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/49-odb-cellfrequencytables/heichips25_template.def      
-noblockage -labels                                                                                                                 
Reading DEF data from file                                                                                                          
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/49-odb-cellfrequencytables/heichips25_template.def.     
This action cannot be undone.                                                                                                       
  Processed 5 vias total.                                                                                                           
  Processed 7398 subcell instances total.                                                                                           
  Processed 47 pins total.                                                                                                          
  Processed 2 special nets total.                                                                                                   
  Processed 45 nets total.                                                                                                          
DEF read: Processed 10040 lines.                                                                                                    
Moving label "VGND" from metal1 to via1 in cell heichips25_template.                                                                
Root cell box:                                                                                                                      
           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)                                                       
                                                                                                                                    
microns:  500.000 x 200.000  ( 0.000,  0.000), ( 500.000,  200.000)  100000.000                                                     
lambda:   50000.00 x 20000.00  (  0.00,  0.00 ), ( 50000.00,  20000.00)  1000000000.00                                              
internal: 100000 x 40000   (     0,  0    ), ( 100000,  40000)  4000000000                                                          
   Copying output for cell sg13g2_decap_8 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                              
   Copying output for cell sg13g2_tielo from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                                
   Copying output for cell sg13g2_fill_2 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                               
   Copying output for cell sg13g2_fill_1 from $PDKPATH/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds                               
   Generating output for cell heichips25_template                                                                                   
[INFO] GDS Write Complete                                                                                                           
──────────────────────────────────────────────────── GDSII Stream Out (KLayout) ────────────────────────────────────────────────────
[03:17:41] VERBOSE  Running 'KLayout.StreamOut' at 'runs/RUN_2026-02-11_03-16-47/54-klayout-streamout'…                 step.py:1140
[03:17:41] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/54-klayout-streamout/klayout-streamout.log'…    step.py:1340
[INFO] Clearing cells…                                                                                                              
[INFO] Merging GDS files…                                                                                                           
[INFO] Copying top level cell 'heichips25_template'…                                                                                
[INFO] Checking for missing GDS…                                                                                                    
[INFO] All LEF cells have matching GDS cells.                                                                                       
[INFO] Writing out GDS                                                                                                              
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/54-klayout-streamout/heichips25_template.klayout.gds'… 
[INFO] Done.                                                                                                                        
──────────────────────────────────────────────────────── Write LEF (Magic) ─────────────────────────────────────────────────────────
[03:17:43] VERBOSE  Running 'Magic.WriteLEF' at 'runs/RUN_2026-02-11_03-16-47/55-magic-writelef'…                       step.py:1140
[03:17:43] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/55-magic-writelef/magic-writelef.log'…          step.py:1340
                                                                                                                                    
Magic 8.3 revision 581 - Compiled on Tue Jan  6 19:09:29 UTC 2026.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Switching to WIRING tool.                                                                                                           
Switching to NETLIST tool.                                                                                                          
Switching to PICK tool.                                                                                                             
Switching to BOX tool.                                                                                                              
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
    pblock sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pillar solder   
seal glass thruvia inductor                                                                                                         
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading ihp-sg13g2 Device Generator Menu ...                                                                                        
Loading                                                                                                                             
"/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/magic/wrapper.tcl"   
from command line.                                                                                                                  
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef                                                                                                                             
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef.                                                                                                                            
This action cannot be undone.                                                                                                       
LEF read, Line 79 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                                
LEF read, Line 80 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                              
LEF read, Line 81 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                            
LEF read, Line 87 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                    
LEF read, Line 91 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                           
LEF read, Line 92 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                       
LEF read, Line 121 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 122 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 123 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 129 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 134 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 135 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 163 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 171 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 176 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 177 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 213 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 218 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 219 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 254 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 259 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 260 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 286 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 287 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 288 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 293 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 294 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 320 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 321 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 322 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 327 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 328 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read: Processed 1197 lines.                                                                                                     
> gds read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_s
tdcell.gds                                                                                                                          
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 5.0                                                                                            
Library name: sg13g2_stdcell                                                                                                        
Reading "sg13g2_a21o_1".                                                                                                            
Reading "sg13g2_a21o_2".                                                                                                            
Reading "sg13g2_a21oi_1".                                                                                                           
CIF file read warning: CIF style sg13g2(): units rescaled by factor of 5 / 1                                                        
Reading "sg13g2_a21oi_2".                                                                                                           
Reading "sg13g2_a221oi_1".                                                                                                          
Reading "sg13g2_a22oi_1".                                                                                                           
Reading "sg13g2_and2_1".                                                                                                            
Reading "sg13g2_and2_2".                                                                                                            
Reading "sg13g2_and3_1".                                                                                                            
Reading "sg13g2_and3_2".                                                                                                            
Reading "sg13g2_and4_1".                                                                                                            
Reading "sg13g2_and4_2".                                                                                                            
Reading "sg13g2_antennanp".                                                                                                         
Reading "sg13g2_buf_1".                                                                                                             
Reading "sg13g2_buf_16".                                                                                                            
Reading "sg13g2_buf_2".                                                                                                             
Reading "sg13g2_buf_4".                                                                                                             
Reading "sg13g2_buf_8".                                                                                                             
Reading "sg13g2_decap_4".                                                                                                           
Reading "sg13g2_decap_8".                                                                                                           
Reading "sg13g2_dfrbp_1".                                                                                                           
Reading "sg13g2_dfrbp_2".                                                                                                           
Reading "sg13g2_dfrbpq_1".                                                                                                          
Reading "sg13g2_dfrbpq_2".                                                                                                          
Reading "sg13g2_dlhq_1".                                                                                                            
Reading "sg13g2_dlhr_1".                                                                                                            
Reading "sg13g2_dlhrq_1".                                                                                                           
Reading "sg13g2_dllr_1".                                                                                                            
Reading "sg13g2_dllrq_1".                                                                                                           
Reading "sg13g2_dlygate4sd1_1".                                                                                                     
Reading "sg13g2_dlygate4sd2_1".                                                                                                     
Reading "sg13g2_dlygate4sd3_1".                                                                                                     
Reading "sg13g2_ebufn_2".                                                                                                           
Reading "sg13g2_ebufn_4".                                                                                                           
Reading "sg13g2_ebufn_8".                                                                                                           
Reading "sg13g2_einvn_2".                                                                                                           
Reading "sg13g2_einvn_4".                                                                                                           
Reading "sg13g2_einvn_8".                                                                                                           
Reading "sg13g2_fill_1".                                                                                                            
Reading "sg13g2_fill_2".                                                                                                            
Reading "sg13g2_fill_4".                                                                                                            
Reading "sg13g2_fill_8".                                                                                                            
Reading "sg13g2_inv_1".                                                                                                             
Reading "sg13g2_inv_16".                                                                                                            
Reading "sg13g2_inv_2".                                                                                                             
Reading "sg13g2_inv_4".                                                                                                             
Reading "sg13g2_inv_8".                                                                                                             
Reading "sg13g2_lgcp_1".                                                                                                            
Reading "sg13g2_mux2_1".                                                                                                            
Reading "sg13g2_mux2_2".                                                                                                            
Reading "sg13g2_mux4_1".                                                                                                            
Reading "sg13g2_nand2_1".                                                                                                           
Reading "sg13g2_nand2_2".                                                                                                           
Reading "sg13g2_nand2b_1".                                                                                                          
Reading "sg13g2_nand2b_2".                                                                                                          
Reading "sg13g2_nand3_1".                                                                                                           
Reading "sg13g2_nand3b_1".                                                                                                          
Reading "sg13g2_nand4_1".                                                                                                           
Reading "sg13g2_nor2_1".                                                                                                            
Reading "sg13g2_nor2_2".                                                                                                            
Reading "sg13g2_nor2b_1".                                                                                                           
Reading "sg13g2_nor2b_2".                                                                                                           
Reading "sg13g2_nor3_1".                                                                                                            
Reading "sg13g2_nor3_2".                                                                                                            
Reading "sg13g2_nor4_1".                                                                                                            
Reading "sg13g2_nor4_2".                                                                                                            
Reading "sg13g2_o21ai_1".                                                                                                           
Reading "sg13g2_or2_1".                                                                                                             
Reading "sg13g2_or2_2".                                                                                                             
Reading "sg13g2_or3_1".                                                                                                             
Reading "sg13g2_or3_2".                                                                                                             
Reading "sg13g2_or4_1".                                                                                                             
Reading "sg13g2_or4_2".                                                                                                             
Reading "sg13g2_sdfbbp_1".                                                                                                          
Reading "sg13g2_sdfrbp_1".                                                                                                          
Reading "sg13g2_sdfrbp_2".                                                                                                          
Reading "sg13g2_sdfrbpq_1".                                                                                                         
Reading "sg13g2_sdfrbpq_2".                                                                                                         
Reading "sg13g2_sighold".                                                                                                           
Reading "sg13g2_slgcp_1".                                                                                                           
Reading "sg13g2_tiehi".                                                                                                             
Reading "sg13g2_tielo".                                                                                                             
Reading "sg13g2_xnor2_1".                                                                                                           
Reading "sg13g2_xor2_1".                                                                                                            
> gds read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/gds/sg13g2_io.gds
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 5.0                                                                                            
Library name: sg13g2_io                                                                                                             
Reading "sg13g2_Clamp_N43N43D4R".                                                                                                   
Reading "sg13g2_RCClampResistor".                                                                                                   
Reading "sg13g2_RCClampInverter".                                                                                                   
Reading "sg13g2_IOPadVdd".                                                                                                          
Reading "sg13g2_IOPadIOVdd".                                                                                                        
Reading "sg13g2_Filler4000".                                                                                                        
Reading "sg13g2_DCNDiode".                                                                                                          
Reading "sg13g2_DCPDiode".                                                                                                          
Reading "sg13g2_IOPadIOVss".                                                                                                        
Reading "sg13g2_IOPadVss".                                                                                                          
Reading "sg13g2_SecondaryProtection".                                                                                               
Reading "sg13g2_LevelDown".                                                                                                         
Reading "sg13g2_IOPadIn".                                                                                                           
Reading "sg13g2_io_inv_x1".                                                                                                         
Reading "sg13g2_LevelUp".                                                                                                           
Reading "sg13g2_io_nor2_x1".                                                                                                        
Reading "sg13g2_io_tie".                                                                                                            
Reading "sg13g2_io_nand2_x1".                                                                                                       
Reading "sg13g2_GateDecode".                                                                                                        
Reading "sg13g2_Clamp_N2N2D".                                                                                                       
Reading "sg13g2_Clamp_P2N2D".                                                                                                       
Reading "sg13g2_IOPadInOut4mA".                                                                                                     
Reading "sg13g2_Clamp_P15N15D".                                                                                                     
Reading "sg13g2_Clamp_N15N15D".                                                                                                     
Reading "sg13g2_IOPadInOut30mA".                                                                                                    
Reading "sg13g2_LevelUpInv".                                                                                                        
Reading "sg13g2_GateLevelUpInv".                                                                                                    
Reading "sg13g2_IOPadOut4mA".                                                                                                       
Reading "sg13g2_IOPadOut30mA".                                                                                                      
Reading "sg13g2_Clamp_N8N8D".                                                                                                       
Reading "sg13g2_Clamp_P8N8D".                                                                                                       
Reading "sg13g2_IOPadInOut16mA".                                                                                                    
Reading "sg13g2_IOPadOut16mA".                                                                                                      
Reading "sg13g2_IOPadTriOut4mA".                                                                                                    
Reading "sg13g2_IOPadTriOut16mA".                                                                                                   
Reading "sg13g2_IOPadTriOut30mA".                                                                                                   
Reading "sg13g2_Corner".                                                                                                            
Reading "sg13g2_Filler200".                                                                                                         
Reading "sg13g2_Filler400".                                                                                                         
Reading "sg13g2_Filler1000".                                                                                                        
Reading "sg13g2_Filler2000".                                                                                                        
Reading "sg13g2_Filler10000".                                                                                                       
Reading "sg13g2_Clamp_N20N0D".                                                                                                      
Reading "sg13g2_Clamp_P20N0D".                                                                                                      
Reading "sg13g2_IOPadAnalog".                                                                                                       
Reading "sg12g2_Gallery".                                                                                                           
Cell (REFRESHLAYOUT?) couldn't be read                                                                                              
No such file or directory                                                                                                           
Creating new cell                                                                                                                   
> def read                                                                                                                          
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/49-odb-cellfrequencytables/heichips25_template.def      
-noblockage -labels                                                                                                                 
Reading DEF data from file                                                                                                          
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/49-odb-cellfrequencytables/heichips25_template.def.     
This action cannot be undone.                                                                                                       
  Processed 5 vias total.                                                                                                           
  Processed 7398 subcell instances total.                                                                                           
  Processed 47 pins total.                                                                                                          
  Processed 2 special nets total.                                                                                                   
  Processed 45 nets total.                                                                                                          
DEF read: Processed 10040 lines.                                                                                                    
Moving label "VGND" from metal1 to via1 in cell heichips25_template.                                                                
[INFO] Ignoring 'VPWR VGND'                                                                                                         
[INFO] Writing abstract LEF…                                                                                                        
[INFO] Not specifiying -pinonly (nets connected to pins on the same layer are declared as part of the pin)…                         
Generating LEF output                                                                                                               
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/55-magic-writelef/heichips25_template.lef for cell      
heichips25_template:                                                                                                                
Diagnostic:  Write LEF header for cell heichips25_template                                                                          
Diagnostic:  Writing LEF output for cell heichips25_template                                                                        
Diagnostic:  Scale value is 0.005000                                                                                                
[INFO] LEF Write Complete.                                                                                                          
──────────────────────────────── Check Antenna Properties of Pins in The Generated Design LEF view ─────────────────────────────────
[03:18:05] VERBOSE  Running 'Odb.CheckDesignAntennaProperties' at                                                       step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/56-odb-checkdesignantennaproperties'…                                             
[03:18:05] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/56-odb-checkdesignantennaproperties/odb-checkdesignantennaproperties.             
                    log'…                                                                                                           
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef, created 19 layers, 70 vias                                                                                                 
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef, created 84 library cells                                                                                                
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
, created 22 library cells                                                                                                          
The NOWIREEXTENSIONATPIN statement will be ignored. See file                                                                        
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/55-magic-writelef/heichips25_template.lef at line 2.    
                                                                                                                                    
[INFO ODB-0227] LEF file:                                                                                                           
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/55-magic-writelef/heichips25_template.lef, created 1    
library cells                                                                                                                       
[INFO ODB-0127] Reading DEF file: /tmp/tmp1jqhqa96                                                                                  
[INFO ODB-0128] Design: empty                                                                                                       
[INFO ODB-0134] Finished DEF file: /tmp/tmp1jqhqa96                                                                                 
[03:18:06] WARNING  Cell 'heichips25_template' has (2) inout pin(s) without antenna gate information not antenna diffusion odb.py:71
                    information. They might be disconnected.                                                                        
[03:18:06] WARNING  Cell 'heichips25_template' has (19) input pin(s) without antenna gate information. They might not be   odb.py:71
                    connected to a gate.                                                                                            
────────────────────────────────────────────────────── KLayout vs. Magic XOR ───────────────────────────────────────────────────────
[03:18:06] VERBOSE  Running 'KLayout.XOR' at 'runs/RUN_2026-02-11_03-16-47/57-klayout-xor'…                             step.py:1140
[03:18:06] INFO     Running XOR with 8 threads…                                                                       klayout.py:341
[03:18:06] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/57-klayout-xor/klayout-xor.log'…                step.py:1340
Using 8 threads…                                                                                                                    
Using a tile size of (500 µm)²…                                                                                                     
Reading /home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/53-magic-streamout/heichips25_template.magic.gds
..                                                                                                                                  
Reading                                                                                                                             
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/54-klayout-streamout/heichips25_template.klayout.gds .. 
--- Running XOR for layer 1/0 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 29496 (flat)  12 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 418.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 29496 (flat)  12 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 418.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.240s  Memory: 421.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 421.00M                                                                                                
--- Running XOR for layer 10/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 413 (flat)  413 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 421.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 790 (flat)  32 (hierarchical)                                                                                   
    Elapsed: 0.000s  Memory: 421.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.010s  Memory: 421.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 421.00M                                                                                                
--- Running XOR for layer 10/25 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 422.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 422.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 422.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 422.00M                                                                                                
--- Running XOR for layer 125/0 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 714 (flat)  714 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 422.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 714 (flat)  2 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 422.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.010s  Memory: 422.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 422.00M                                                                                                
--- Running XOR for layer 126/0 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 14 (flat)  14 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 423.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 385 (flat)  29 (hierarchical)                                                                                   
    Elapsed: 0.000s  Memory: 423.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.010s  Memory: 423.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 423.00M                                                                                                
--- Running XOR for layer 126/2 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 14 (flat)  14 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 423.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 14 (flat)  14 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 423.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 424.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 424.00M                                                                                                
--- Running XOR for layer 126/25 ---                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 424.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 424.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.010s  Memory: 424.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 424.00M                                                                                                
--- Running XOR for layer 14/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 14796 (flat)  8 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 424.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 14796 (flat)  8 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 424.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.180s  Memory: 435.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.030s  Memory: 435.00M                                                                                                
--- Running XOR for layer 189/4 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 7399 (flat)  5 (hierarchical)                                                                                   
    Elapsed: 0.000s  Memory: 435.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 7399 (flat)  5 (hierarchical)                                                                                   
    Elapsed: 0.010s  Memory: 435.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.100s  Memory: 437.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
--- Running XOR for layer 19/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 1809 (flat)  1809 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 1809 (flat)  6 (hierarchical)                                                                                   
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 437.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
--- Running XOR for layer 29/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 1809 (flat)  1809 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 1809 (flat)  6 (hierarchical)                                                                                   
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 437.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
--- Running XOR for layer 30/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 450 (flat)  450 (hierarchical)                                                                                  
    Elapsed: 0.010s  Memory: 437.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 807 (flat)  72 (hierarchical)                                                                                   
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.030s  Memory: 437.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
--- Running XOR for layer 30/2 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 45 (flat)  45 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 45 (flat)  45 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.010s  Memory: 437.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
--- Running XOR for layer 30/25 ---                                                                                                 
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
--- Running XOR for layer 31/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 7398 (flat)  4 (hierarchical)                                                                                   
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 7398 (flat)  4 (hierarchical)                                                                                   
    Elapsed: 0.000s  Memory: 437.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.130s  Memory: 444.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 444.00M                                                                                                
--- Running XOR for layer 49/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 1785 (flat)  1785 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 444.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 1785 (flat)  5 (hierarchical)                                                                                   
    Elapsed: 0.000s  Memory: 444.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.030s  Memory: 444.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 444.00M                                                                                                
--- Running XOR for layer 5/0 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 22098 (flat)  8 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 444.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 22098 (flat)  8 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 444.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.290s  Memory: 445.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.030s  Memory: 445.00M                                                                                                
--- Running XOR for layer 50/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 357 (flat)  357 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 445.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 714 (flat)  2 (hierarchical)                                                                                    
    Elapsed: 0.000s  Memory: 445.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.030s  Memory: 445.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 445.00M                                                                                                
--- Running XOR for layer 6/0 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 220716 (flat)  69 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 445.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 220716 (flat)  69 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 445.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 1.320s  Memory: 448.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 448.00M                                                                                                
--- Running XOR for layer 66/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 1785 (flat)  1785 (hierarchical)                                                                                
    Elapsed: 0.000s  Memory: 448.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 1785 (flat)  5 (hierarchical)                                                                                   
    Elapsed: 0.000s  Memory: 448.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 448.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 448.00M                                                                                                
--- Running XOR for layer 67/0 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 357 (flat)  357 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 448.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 1071 (flat)  359 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 448.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 449.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.010s  Memory: 449.00M                                                                                                
--- Running XOR for layer 8/0 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 14967 (flat)  87 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 449.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 15324 (flat)  65 (hierarchical)                                                                                 
    Elapsed: 0.000s  Memory: 449.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.470s  Memory: 459.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.020s  Memory: 459.00M                                                                                                
--- Running XOR for layer 8/2 ---                                                                                                   
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 14820 (flat)  9 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 459.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 14820 (flat)  9 (hierarchical)                                                                                  
    Elapsed: 0.000s  Memory: 459.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.150s  Memory: 459.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 459.00M                                                                                                
--- Running XOR for layer 8/25 ---                                                                                                  
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.010s  Memory: 459.00M                                                                                                
"input" in: xor.drc:109                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 459.00M                                                                                                
"^" in: xor.drc:109                                                                                                                 
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.030s  Memory: 459.00M                                                                                                
XOR differences: 0                                                                                                                  
"output" in: xor.drc:86                                                                                                             
    Polygons (raw): 0 (flat)  0 (hierarchical)                                                                                      
    Elapsed: 0.000s  Memory: 459.00M                                                                                                
---                                                                                                                                 
Total XOR differences: 0                                                                                                            
Writing report database: /home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/57-klayout-xor/xor.xml ..      
Total elapsed: 3.560s  Memory: 459.00M                                                                                              
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/53-magic-streamout/heichips25_template.magic.gds        
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/54-klayout-streamout/heichips25_template.klayout.gds    
───────────────────────────────────────────── Magic vs. KLayout XOR Difference Checker ─────────────────────────────────────────────
[03:18:12] VERBOSE  Running 'Checker.XOR' at 'runs/RUN_2026-02-11_03-16-47/58-checker-xor'…                             step.py:1140
[03:18:12] INFO     Check for XOR differences clear.                                                                  checker.py:131
──────────────────────────────────────────────────────── Design Rule Checks ────────────────────────────────────────────────────────
[03:18:12] VERBOSE  Running 'Magic.DRC' at 'runs/RUN_2026-02-11_03-16-47/59-magic-drc'…                                 step.py:1140
[03:18:12] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/59-magic-drc/magic-drc.log'…                    step.py:1340
                                                                                                                                    
Magic 8.3 revision 581 - Compiled on Tue Jan  6 19:09:29 UTC 2026.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Switching to WIRING tool.                                                                                                           
Switching to NETLIST tool.                                                                                                          
Switching to PICK tool.                                                                                                             
Switching to BOX tool.                                                                                                              
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
    pblock sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pillar solder   
seal glass thruvia inductor                                                                                                         
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading ihp-sg13g2 Device Generator Menu ...                                                                                        
Loading                                                                                                                             
"/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/magic/wrapper.tcl"   
from command line.                                                                                                                  
Warning: Calma reading is not undoable!  I hope that's OK.                                                                          
Library written using GDS-II Release 3.0                                                                                            
Library name: heichips25_template                                                                                                   
Reading "sg13g2_decap_8".                                                                                                           
Reading "sg13g2_tielo".                                                                                                             
Reading "sg13g2_fill_2".                                                                                                            
Reading "sg13g2_fill_1".                                                                                                            
Reading "heichips25_template".                                                                                                      
    5000 uses                                                                                                                       
[INFO] Loading heichips25_template                                                                                                  
                                                                                                                                    
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/magic/ihp-sg13g2-drc.tech:
line 742: section drc:                                                                                                              
        All layers for "maxwidth" exclude types must be on same plane.                                                              
DRC style is now "drc(full)"                                                                                                        
Loading DRC CIF style.                                                                                                              
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/magic/ihp-sg13g2-drc.tech:
line 742: section drc:                                                                                                              
        All layers for "maxwidth" exclude types must be on same plane.                                                              
No errors found.                                                                                                                    
[INFO] COUNT: 0                                                                                                                     
[INFO] Should be divided by 3 or 4                                                                                                  
[INFO] DRC Checking DONE                                                                                                            
(/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/59-magic-drc/reports/drc.magic.rpt)                    
[INFO] Saving mag view with DRC errors                                                                                              
(/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/59-magic-drc/views/heichips25_template.drc.mag)        
[INFO] Saved                                                                                                                        
─────────────────────────────────────────────────── Design Rule Check (KLayout) ────────────────────────────────────────────────────
[03:19:22] VERBOSE  Running 'KLayout.DRC' at 'runs/RUN_2026-02-11_03-16-47/60-klayout-drc'…                             step.py:1140
[03:19:22] INFO     Running KLayout DRC with 8 threads…                                                               klayout.py:674
[03:19:22] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/60-klayout-drc/klayout-drc.log'…                step.py:1340
2026-02-11 03:19:24 +0100: Memory Usage (422196K) : Starting running IHP-SG13G2 KLayout DRC runset on                               
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/53-magic-streamout/heichips25_template.gds              
2026-02-11 03:19:24 +0100: Memory Usage (422196K) : Ruby Version for klayout: 3.3.10                                                
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : Loading database to memory is complete.                                         
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : IHP-SG13G2 KLayout DRC runset output at:                                        
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/60-klayout-drc/reports/drc.klayout.lyrdb                
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : Evaluate switches.                                                              
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : tables selected: main                                                           
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : KLayout will use 8 thread(s) in tiling mode.                                    
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : deep mode is enabled.                                                           
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : FEOL enabled: true                                                              
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : BEOL enabled: true                                                              
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : OFFGRID enabled: true                                                           
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : PIN enabled: true                                                               
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : FORBIDDEN enabled: true                                                         
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : RECOMMENDED enabled: false                                                      
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : PreCheck DRC enabled: false                                                     
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : CONNECTIVITY_RULES enabled: true.                                               
2026-02-11 03:19:24 +0100: Memory Usage (425200K) : Read in polygons from layers.                                                   
2026-02-11 03:19:24 +0100: Memory Usage (426784K) : activ_drw has 29496 polygons                                                    
2026-02-11 03:19:24 +0100: Memory Usage (427168K) : activ_pin has 0 polygons                                                        
2026-02-11 03:19:24 +0100: Memory Usage (427168K) : activ_mask has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (427168K) : activ_filler has 0 polygons                                                     
2026-02-11 03:19:24 +0100: Memory Usage (427296K) : activ_nofill has 0 polygons                                                     
2026-02-11 03:19:24 +0100: Memory Usage (427296K) : activ_opc has 0 polygons                                                        
2026-02-11 03:19:24 +0100: Memory Usage (427424K) : activ_iopc has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (427424K) : activ_noqrc has 0 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (427552K) : biwind_drw has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (427552K) : biwind_opc has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (427680K) : pemwind_drw has 0 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (427680K) : gatpoly_drw has 22242 polygons                                                  
2026-02-11 03:19:24 +0100: Memory Usage (427808K) : gatpoly_pin has 0 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (427808K) : gatpoly_filler has 0 polygons                                                   
2026-02-11 03:19:24 +0100: Memory Usage (427936K) : gatpoly_nofill has 0 polygons                                                   
2026-02-11 03:19:24 +0100: Memory Usage (427936K) : gatpoly_opc has 0 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (427936K) : gatpoly_iopc has 0 polygons                                                     
2026-02-11 03:19:24 +0100: Memory Usage (427936K) : gatpoly_noqrc has 0 polygons                                                    
2026-02-11 03:19:24 +0100: Memory Usage (427936K) : cont_drw has 220716 polygons                                                    
2026-02-11 03:19:24 +0100: Memory Usage (427936K) : cont_opc has 0 polygons                                                         
2026-02-11 03:19:24 +0100: Memory Usage (427936K) : nsd_drw has 0 polygons                                                          
2026-02-11 03:19:24 +0100: Memory Usage (428064K) : nsd_block has 0 polygons                                                        
2026-02-11 03:19:24 +0100: Memory Usage (428064K) : metal1_drw has 22293 polygons                                                   
2026-02-11 03:19:24 +0100: Memory Usage (428192K) : metal1_pin has 14820 polygons                                                   
2026-02-11 03:19:24 +0100: Memory Usage (428192K) : metal1_mask has 0 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (428192K) : metal1_filler has 0 polygons                                                    
2026-02-11 03:19:24 +0100: Memory Usage (428320K) : metal1_nofill has 0 polygons                                                    
2026-02-11 03:19:24 +0100: Memory Usage (428320K) : metal1_slit has 0 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (428628K) : metal1_text has 14821 polygons                                                  
2026-02-11 03:19:24 +0100: Memory Usage (428628K) : metal1_opc has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (428756K) : metal1_noqrc has 0 polygons                                                     
2026-02-11 03:19:24 +0100: Memory Usage (429012K) : metal1_res has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (429140K) : metal1_iprobe has 0 polygons                                                    
2026-02-11 03:19:24 +0100: Memory Usage (429140K) : metal1_diffprb has 0 polygons                                                   
2026-02-11 03:19:24 +0100: Memory Usage (429140K) : passiv_drw has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (429140K) : passiv_pin has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (429140K) : passiv_sbump has 0 polygons                                                     
2026-02-11 03:19:24 +0100: Memory Usage (429140K) : passiv_pillar has 0 polygons                                                    
2026-02-11 03:19:24 +0100: Memory Usage (429140K) : passiv_pdl has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (429268K) : metal2_drw has 413 polygons                                                     
2026-02-11 03:19:24 +0100: Memory Usage (429268K) : metal2_pin has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (429396K) : metal2_mask has 0 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (429396K) : metal2_filler has 0 polygons                                                    
2026-02-11 03:19:24 +0100: Memory Usage (429524K) : metal2_nofill has 0 polygons                                                    
2026-02-11 03:19:24 +0100: Memory Usage (429524K) : metal2_slit has 0 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (429652K) : metal2_text has 2 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (429652K) : metal2_opc has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (429780K) : metal2_noqrc has 0 polygons                                                     
2026-02-11 03:19:24 +0100: Memory Usage (429780K) : metal2_res has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (429908K) : metal2_iprobe has 0 polygons                                                    
2026-02-11 03:19:24 +0100: Memory Usage (429908K) : metal2_diffprb has 0 polygons                                                   
2026-02-11 03:19:24 +0100: Memory Usage (430036K) : baspoly_drw has 0 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (430036K) : baspoly_pin has 0 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (430164K) : psd_drw has 14796 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (430164K) : nldb_drw has 0 polygons                                                         
2026-02-11 03:19:24 +0100: Memory Usage (430292K) : digibnd_drw has 0 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (430292K) : via1_drw has 1809 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (430420K) : backmetal1_drw has 0 polygons                                                   
2026-02-11 03:19:24 +0100: Memory Usage (430548K) : backmetal1_pin has 0 polygons                                                   
2026-02-11 03:19:24 +0100: Memory Usage (430548K) : backmetal1_mask has 0 polygons                                                  
2026-02-11 03:19:24 +0100: Memory Usage (430676K) : backmetal1_filler has 0 polygons                                                
2026-02-11 03:19:24 +0100: Memory Usage (430676K) : backmetal1_nofill has 0 polygons                                                
2026-02-11 03:19:24 +0100: Memory Usage (430804K) : backmetal1_slit has 0 polygons                                                  
2026-02-11 03:19:24 +0100: Memory Usage (430804K) : backmetal1_text has 0 polygons                                                  
2026-02-11 03:19:24 +0100: Memory Usage (430932K) : backmetal1_opc has 0 polygons                                                   
2026-02-11 03:19:24 +0100: Memory Usage (430932K) : backmetal1_noqrc has 0 polygons                                                 
2026-02-11 03:19:24 +0100: Memory Usage (431060K) : backmetal1_res has 0 polygons                                                   
2026-02-11 03:19:24 +0100: Memory Usage (431060K) : backmetal1_iprobe has 0 polygons                                                
2026-02-11 03:19:24 +0100: Memory Usage (431188K) : backmetal1_diffprb has 0 polygons                                               
2026-02-11 03:19:24 +0100: Memory Usage (431188K) : backpassiv_drw has 0 polygons                                                   
2026-02-11 03:19:24 +0100: Memory Usage (431316K) : res_drw has 0 polygons                                                          
2026-02-11 03:19:24 +0100: Memory Usage (431316K) : sram_drw has 0 polygons                                                         
2026-02-11 03:19:24 +0100: Memory Usage (431444K) : trans_drw has 0 polygons                                                        
2026-02-11 03:19:24 +0100: Memory Usage (431444K) : ind_drw has 0 polygons                                                          
2026-02-11 03:19:24 +0100: Memory Usage (431572K) : ind_pin has 0 polygons                                                          
2026-02-11 03:19:24 +0100: Memory Usage (431572K) : ind_text has 0 polygons                                                         
2026-02-11 03:19:24 +0100: Memory Usage (431700K) : salblock_drw has 0 polygons                                                     
2026-02-11 03:19:24 +0100: Memory Usage (431700K) : via2_drw has 1809 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (431828K) : metal3_drw has 450 polygons                                                     
2026-02-11 03:19:24 +0100: Memory Usage (431956K) : metal3_pin has 45 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (431956K) : metal3_mask has 0 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (432084K) : metal3_filler has 0 polygons                                                    
2026-02-11 03:19:24 +0100: Memory Usage (432084K) : metal3_nofill has 0 polygons                                                    
2026-02-11 03:19:24 +0100: Memory Usage (432212K) : metal3_slit has 0 polygons                                                      
2026-02-11 03:19:24 +0100: Memory Usage (432212K) : metal3_text has 68 polygons                                                     
2026-02-11 03:19:24 +0100: Memory Usage (432340K) : metal3_opc has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (432340K) : metal3_noqrc has 0 polygons                                                     
2026-02-11 03:19:24 +0100: Memory Usage (432468K) : metal3_res has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (432468K) : metal3_iprobe has 0 polygons                                                    
2026-02-11 03:19:24 +0100: Memory Usage (432596K) : metal3_diffprb has 0 polygons                                                   
2026-02-11 03:19:24 +0100: Memory Usage (432596K) : nwell_drw has 7398 polygons                                                     
2026-02-11 03:19:24 +0100: Memory Usage (432724K) : nwell_pin has 0 polygons                                                        
2026-02-11 03:19:24 +0100: Memory Usage (432724K) : nbulay_drw has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (432852K) : nbulay_pin has 0 polygons                                                       
2026-02-11 03:19:24 +0100: Memory Usage (432852K) : nbulay_block has 0 polygons                                                     
2026-02-11 03:19:24 +0100: Memory Usage (432980K) : emwind_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (432980K) : emwind_opc has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (433108K) : deepco_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (433108K) : deepco_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (433236K) : mim_drw has 0 polygons                                                          
2026-02-11 03:19:25 +0100: Memory Usage (433236K) : edgeseal_drw has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (433364K) : edgeseal_bound has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (433364K) : substrate_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (433492K) : substrate_text has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (433492K) : dfpad_drw has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (433620K) : dfpad_pillar has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (433620K) : dfpad_sbump has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (433748K) : thickgateox_drw has 0 polygons                                                  
2026-02-11 03:19:25 +0100: Memory Usage (433748K) : pldb_drw has 0 polygons                                                         
2026-02-11 03:19:25 +0100: Memory Usage (433876K) : pwell_drw has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (433876K) : pwell_pin has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (434004K) : pwell_block has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (434004K) : ic_drw has 0 polygons                                                           
2026-02-11 03:19:25 +0100: Memory Usage (434132K) : via3_drw has 1785 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (434260K) : metal4_drw has 357 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (434260K) : metal4_pin has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (434388K) : metal4_mask has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (434388K) : metal4_filler has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (434516K) : metal4_nofill has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (434516K) : metal4_slit has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (434644K) : metal4_text has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (434644K) : metal4_opc has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (434772K) : metal4_noqrc has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (434772K) : metal4_res has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (434900K) : metal4_iprobe has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (434900K) : metal4_diffprb has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (435028K) : heattrans_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (435028K) : heatres_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (435156K) : pempoly_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (435156K) : fbe_drw has 0 polygons                                                          
2026-02-11 03:19:25 +0100: Memory Usage (435284K) : empoly_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (435284K) : ldmos_drw has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (435412K) : pbiwind_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (435540K) : digisub_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (435540K) : nodrc_drw has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (435668K) : text_drw has 0 polygons                                                         
2026-02-11 03:19:25 +0100: Memory Usage (435668K) : via4_drw has 1785 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (435796K) : metal5_drw has 357 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (435796K) : metal5_pin has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (435924K) : metal5_mask has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (435924K) : metal5_filler has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (436052K) : metal5_nofill has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (436052K) : metal5_slit has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (436180K) : metal5_text has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (436180K) : metal5_opc has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (436308K) : metal5_noqrc has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (436308K) : metal5_res has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (436436K) : metal5_iprobe has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (436436K) : metal5_diffprb has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (436564K) : radhard_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (436564K) : memcap_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (436692K) : varicap_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (436692K) : flash_drw has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (436820K) : intbondvia_drw has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (436820K) : intbondmet_drw has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (436948K) : devbondvia_drw has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437076K) : devbondmet_drw has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437076K) : devtrench_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437204K) : redist_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437204K) : graphbot_drw has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437332K) : graphtop_drw has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437332K) : antvia1_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437460K) : antmetal2_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphcont_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : siwg_drw has 0 polygons                                                         
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : siwg_filler has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : siwg_nofill has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : sigrating_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : singrating_drw has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphpas_drw has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : emwind3_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : emwihv3_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : redbulay_drw has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : smos_drw has 0 polygons                                                         
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphpad_drw has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : polimide_drw has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : polimide_pin has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : recog_drw has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : recog_pin has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : recog_esd has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : recog_diode has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : recog_tsv has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : recog_iprobe has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : recog_diffprb has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : recog_pillar has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : recog_sbump has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : recog_otp has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : recog_pdiode has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : recog_mom has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : recog_pcm has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : colopen_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphmetal1_drw has 0 polygons                                                  
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphmetal1_filler has 0 polygons                                               
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphmetal1_nofill has 0 polygons                                               
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphmetal1_slit has 0 polygons                                                 
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphmetal1_opc has 0 polygons                                                  
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphmet1l_drw has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphmet1l_filler has 0 polygons                                                
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphmet1l_nofill has 0 polygons                                                
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphmet1l_slit has 0 polygons                                                  
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphmet1l_opc has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : extblock_drw has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : nldd_drw has 0 polygons                                                         
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : pldd_drw has 0 polygons                                                         
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : next_drw has 0 polygons                                                         
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : pext_drw has 0 polygons                                                         
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : nexthv_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : pexthv_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : graphgate_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : sinwg_drw has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : sinwg_filler has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : sinwg_nofill has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : mempad_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topvia1_drw has 714 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal1_drw has 14 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal1_pin has 14 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal1_mask has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal1_filler has 0 polygons                                                 
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal1_nofill has 0 polygons                                                 
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal1_slit has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal1_text has 14 polygons                                                  
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal1_noqrc has 0 polygons                                                  
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal1_res has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal1_iprobe has 0 polygons                                                 
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal1_diffprb has 0 polygons                                                
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : inldpwl_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : polyres_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : polyres_pin has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : vmim_drw has 0 polygons                                                         
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : nbulaycut_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : antmetal1_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topvia2_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal2_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal2_pin has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal2_mask has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal2_filler has 0 polygons                                                 
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal2_nofill has 0 polygons                                                 
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal2_slit has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal2_text has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal2_noqrc has 0 polygons                                                  
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal2_res has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal2_iprobe has 0 polygons                                                 
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : topmetal2_diffprb has 0 polygons                                                
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : snsring_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : sensor_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : snsarms_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : snscmosvia_drw has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : colwind_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : flm_drw has 0 polygons                                                          
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : hafniumox_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : memvia_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : thinfilmres_drw has 0 polygons                                                  
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : rfmem_drw has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_drw has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m2m3 has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m2m4 has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m2m5 has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m2tm1 has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m2tm2 has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m3m4 has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m3m5 has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m3tm1 has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m3tm2 has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m4m5 has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m4tm1 has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m4tm2 has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m5tm1 has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m5tm2 has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_tm1tm2 has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m1sub has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m2sub has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m3sub has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m4sub has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_m5sub has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_tm1sub has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : norcx_tm2sub has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : snsbotvia_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : snstopvia_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : deepvia_drw has 0 polygons                                                      
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : fgetch_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : ctrgat_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : fgimp_drw has 0 polygons                                                        
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : emwihv_drw has 0 polygons                                                       
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : lbe_drw has 0 polygons                                                          
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : alcustop_drw has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : nometfiller_drw has 0 polygons                                                  
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : prboundary_drw has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange0_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange0_pin has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange0_text has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange1_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange1_pin has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange1_text has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange2_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange2_pin has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange2_text has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange3_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange3_pin has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange3_text has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange4_drw has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange4_pin has 0 polygons                                                    
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : exchange4_text has 0 polygons                                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : isonwell_drw has 0 polygons                                                     
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : Total no. of polygons in the design is 356218                                   
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : Loaded TECH DRC rules values from                                               
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/klayout/python/sg13g2_pyce
ll_lib/sg13g2_tech_mod.json                                                                                                         
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : Loaded default DRC rules values from                                            
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/klayout/tech/drc/rule_deck
s/sg13g2_tech_default.json                                                                                                          
2026-02-11 03:19:25 +0100: Memory Usage (437588K) : The following rules values were missing in tech json and default values were    
used:                                                                                                                               
2026-02-11 03:19:25 +0100: Memory Usage (437588K) :   - Cnt_c_digibnd                                                               
2026-02-11 03:19:25 +0100: Memory Usage (438416K) : Total area of the design is 100000.0 um^2.                                      
2026-02-11 03:19:25 +0100: Memory Usage (438416K) : The design dimensions are 500.0 µm * 200.0 µm.                                  
2026-02-11 03:19:25 +0100: Memory Usage (438416K) : Starting general IHP-SG13G2 derivations.                                        
2026-02-11 03:19:25 +0100: Memory Usage (438416K) : Starting Pwell derivations                                                      
2026-02-11 03:19:25 +0100: Memory Usage (445920K) : Starting n-Activ derivations                                                    
2026-02-11 03:19:25 +0100: Memory Usage (450948K) : Starting p-Activ derivations                                                    
2026-02-11 03:19:26 +0100: Memory Usage (451076K) : Starting ptap derivations                                                       
2026-02-11 03:19:26 +0100: Memory Usage (455044K) : Starting ntap derivations                                                       
2026-02-11 03:19:26 +0100: Memory Usage (455940K) : Starting pact FET derivations                                                   
2026-02-11 03:19:26 +0100: Memory Usage (456068K) : Starting nact FET derivations                                                   
2026-02-11 03:19:26 +0100: Memory Usage (459908K) : Starting Gate derivations                                                       
2026-02-11 03:19:26 +0100: Memory Usage (462340K) : Starting cont/contbar general derivations                                       
2026-02-11 03:19:27 +0100: Memory Usage (480516K) : Starting pad general derivations                                                
2026-02-11 03:19:27 +0100: Memory Usage (480516K) : Starting IHP-SG13G2 DRC connectivity related derivations.                       
2026-02-11 03:19:27 +0100: Memory Usage (480516K) : Starting IHP-SG13G2 DRC connectivity setup                                      
2026-02-11 03:19:28 +0100: Memory Usage (480704K) : Starting IHP-SG13G2 DRC rules.                                                  
2026-02-11 03:19:28 +0100: Memory Usage (480704K) : Running all FEOL rules                                                          
2026-02-11 03:19:28 +0100: Memory Usage (480704K) : Running all BEOL rules                                                          
2026-02-11 03:19:28 +0100: Memory Usage (480704K) : Running all PIN rules                                                           
2026-02-11 03:19:28 +0100: Memory Usage (480704K) : Running all FORBIDDEN rules                                                     
2026-02-11 03:19:28 +0100: Memory Usage (480704K) : Starting 5.1 NWell table                                                        
2026-02-11 03:19:28 +0100: Memory Usage (480704K) : Executing rule NW.b                                                             
2026-02-11 03:19:28 +0100: Memory Usage (481592K) : Executing rule NW.b1                                                            
2026-02-11 03:19:28 +0100: Memory Usage (481592K) : Starting 5.2 PWell:block                                                        
2026-02-11 03:19:28 +0100: Memory Usage (481592K) : Executing rule PWB.e                                                            
2026-02-11 03:19:28 +0100: Memory Usage (481592K) : Executing rule PWB.e1                                                           
2026-02-11 03:19:28 +0100: Memory Usage (481592K) : Executing rule PWB.f                                                            
2026-02-11 03:19:28 +0100: Memory Usage (481592K) : Executing rule PWB.f1                                                           
2026-02-11 03:19:28 +0100: Memory Usage (481592K) : Starting 5.3 nBuLay table                                                       
2026-02-11 03:19:29 +0100: Memory Usage (486968K) : Executing rule NBL.b                                                            
2026-02-11 03:19:29 +0100: Memory Usage (486968K) : Executing rule NBL.c                                                            
2026-02-11 03:19:29 +0100: Memory Usage (486968K) : Executing rule NBL.d                                                            
2026-02-11 03:19:29 +0100: Memory Usage (487864K) : Executing rule NBL.e                                                            
2026-02-11 03:19:29 +0100: Memory Usage (488888K) : Executing rule NBL.f                                                            
2026-02-11 03:19:29 +0100: Memory Usage (488888K) : Starting 5.5. Activ table                                                       
2026-02-11 03:19:29 +0100: Memory Usage (488888K) : Executing rule Act.a                                                            
2026-02-11 03:19:29 +0100: Memory Usage (488888K) : Executing rule Act.b                                                            
2026-02-11 03:19:29 +0100: Memory Usage (490788K) : Starting 5.6 Activ:filler table                                                 
2026-02-11 03:19:29 +0100: Memory Usage (490788K) : Executing rule AFil.c1                                                          
2026-02-11 03:19:29 +0100: Memory Usage (490788K) : Executing rule AFil.c                                                           
2026-02-11 03:19:29 +0100: Memory Usage (490788K) : Executing rule AFil.d                                                           
2026-02-11 03:19:29 +0100: Memory Usage (490788K) : Executing rule AFil.e                                                           
2026-02-11 03:19:29 +0100: Memory Usage (490788K) : Executing rule AFil.j                                                           
2026-02-11 03:19:29 +0100: Memory Usage (490788K) : Starting 5.7. ThickGateOx table                                                 
2026-02-11 03:19:29 +0100: Memory Usage (490788K) : Executing rule TGO.f                                                            
2026-02-11 03:19:29 +0100: Memory Usage (490788K) : Starting 5.8. GatPoly table                                                     
2026-02-11 03:19:29 +0100: Memory Usage (490788K) : Executing rule Gat.a                                                            
2026-02-11 03:19:29 +0100: Memory Usage (490788K) : Executing rule Gat.b                                                            
2026-02-11 03:19:29 +0100: Memory Usage (490788K) : Executing rule Gat.d                                                            
2026-02-11 03:19:29 +0100: Memory Usage (492964K) : Executing rule Gat.a1                                                           
2026-02-11 03:19:30 +0100: Memory Usage (493160K) : Executing rule Gat.a2                                                           
2026-02-11 03:19:30 +0100: Memory Usage (493160K) : Executing rule Gat.g                                                            
2026-02-11 03:19:30 +0100: Memory Usage (493288K) : Starting 5.9 GatPoly:filler                                                     
2026-02-11 03:19:30 +0100: Memory Usage (493288K) : Executing rule GFil.d                                                           
2026-02-11 03:19:30 +0100: Memory Usage (493288K) : Executing rule GFil.e                                                           
2026-02-11 03:19:30 +0100: Memory Usage (493288K) : Executing rule GFil.i                                                           
2026-02-11 03:19:30 +0100: Memory Usage (493288K) : Starting 5.10 pSD table                                                         
2026-02-11 03:19:30 +0100: Memory Usage (493288K) : Executing rule pSD.c1                                                           
2026-02-11 03:19:30 +0100: Memory Usage (498408K) : Starting 5.14. Cont table                                                       
2026-02-11 03:19:30 +0100: Memory Usage (498408K) : Executing rule Cnt.a                                                            
2026-02-11 03:19:31 +0100: Memory Usage (506216K) : Executing rule Cnt.b                                                            
2026-02-11 03:19:31 +0100: Memory Usage (509544K) : Executing rule Cnt.c                                                            
2026-02-11 03:19:33 +0100: Memory Usage (520168K) : Executing rule Cnt.c                                                            
2026-02-11 03:19:33 +0100: Memory Usage (520168K) : Executing rule Cnt.d                                                            
2026-02-11 03:19:33 +0100: Memory Usage (521192K) : Executing rule Cnt.e                                                            
2026-02-11 03:19:33 +0100: Memory Usage (522856K) : Executing rule Cnt.g1                                                           
2026-02-11 03:19:34 +0100: Memory Usage (523624K) : Executing rule Cnt.g2                                                           
2026-02-11 03:19:35 +0100: Memory Usage (524776K) : Starting 5.15. ContBar table                                                    
2026-02-11 03:19:35 +0100: Memory Usage (524776K) : Executing rule CntB.b1                                                          
2026-02-11 03:19:35 +0100: Memory Usage (524776K) : Executing rule CntB.h1                                                          
2026-02-11 03:19:35 +0100: Memory Usage (524776K) : Starting 6.1.3 NPN Substrate-Tie table                                          
2026-02-11 03:19:35 +0100: Memory Usage (524776K) : Executing rule npn13G2.bR                                                       
2026-02-11 03:19:35 +0100: Memory Usage (524776K) : Executing rule npn13G2L.cR                                                      
2026-02-11 03:19:35 +0100: Memory Usage (524776K) : Executing rule npn13G2V.cR                                                      
2026-02-11 03:19:35 +0100: Memory Usage (524776K) : Starting 6.7 Schottky diode table                                               
2026-02-11 03:19:35 +0100: Memory Usage (524776K) : Executing rule Sdiod.d                                                          
2026-02-11 03:19:35 +0100: Memory Usage (524776K) : Executing rule Sdiod.e                                                          
2026-02-11 03:19:35 +0100: Memory Usage (524776K) : Starting 7.2 Latch-up table                                                     
2026-02-11 03:19:35 +0100: Memory Usage (524776K) : Executing rule LU.b                                                             
2026-02-11 03:19:35 +0100: Memory Usage (530792K) : Starting 5.16. Metal1 table                                                     
2026-02-11 03:19:35 +0100: Memory Usage (530792K) : Executing rule M1.a                                                             
2026-02-11 03:19:36 +0100: Memory Usage (530792K) : Executing rule M1.b                                                             
2026-02-11 03:19:38 +0100: Memory Usage (527212K) : Executing rule M1.e                                                             
2026-02-11 03:19:39 +0100: Memory Usage (528492K) : Executing rule M1.f                                                             
2026-02-11 03:19:40 +0100: Memory Usage (528492K) : Executing rule M1.g                                                             
2026-02-11 03:19:40 +0100: Memory Usage (536412K) : Executing rule M1.i                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552668K) : Starting 5.17 Metaln table                                                      
2026-02-11 03:19:40 +0100: Memory Usage (552668K) : Executing rule M2.a                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552668K) : Executing rule M2.b                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552668K) : Executing rule M2.e                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552668K) : Executing rule M2.f                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552668K) : Executing rule M2.g                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552796K) : Executing rule M2.i                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552796K) : Executing rule M3.a                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552796K) : Executing rule M3.b                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552796K) : Executing rule M3.e                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552796K) : Executing rule M3.f                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552796K) : Executing rule M3.g                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552924K) : Executing rule M3.i                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552924K) : Executing rule M4.a                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552924K) : Executing rule M4.b                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552924K) : Executing rule M4.e                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552924K) : Executing rule M4.f                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552924K) : Executing rule M4.g                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552924K) : Executing rule M4.i                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552924K) : Executing rule M5.a                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552924K) : Executing rule M5.b                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552924K) : Executing rule M5.e                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552924K) : Executing rule M5.f                                                             
2026-02-11 03:19:40 +0100: Memory Usage (552924K) : Executing rule M5.g                                                             
2026-02-11 03:19:40 +0100: Memory Usage (553052K) : Executing rule M5.i                                                             
2026-02-11 03:19:40 +0100: Memory Usage (553052K) : Starting 5.18 Metaln:filler table                                               
2026-02-11 03:19:40 +0100: Memory Usage (553052K) : Executing rule M1Fil.c                                                          
2026-02-11 03:19:40 +0100: Memory Usage (553052K) : Executing rule M1Fil.a2                                                         
2026-02-11 03:19:40 +0100: Memory Usage (553052K) : Executing rule M2Fil.c                                                          
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule M2Fil.a2                                                         
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule M3Fil.c                                                          
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule M3Fil.a2                                                         
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule M4Fil.c                                                          
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule M4Fil.a2                                                         
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule M5Fil.c                                                          
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule M5Fil.a2                                                         
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Starting 5.19. Via1 table                                                       
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Starting 5.19. Via1 table derivations                                           
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule V1.a                                                             
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule V1.b                                                             
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule V1.c                                                             
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Starting 5.20. Vian table                                                       
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule V2.a                                                             
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule V2.b                                                             
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule V2.c                                                             
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule V3.a                                                             
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule V3.b                                                             
2026-02-11 03:19:40 +0100: Memory Usage (531156K) : Executing rule V3.c                                                             
2026-02-11 03:19:40 +0100: Memory Usage (531028K) : Executing rule V4.a                                                             
2026-02-11 03:19:41 +0100: Memory Usage (531028K) : Executing rule V4.b                                                             
2026-02-11 03:19:41 +0100: Memory Usage (531028K) : Executing rule V4.c                                                             
2026-02-11 03:19:41 +0100: Memory Usage (531028K) : Starting 5.21. TopVia1 table                                                    
2026-02-11 03:19:41 +0100: Memory Usage (531028K) : Executing rule TV1.a                                                            
2026-02-11 03:19:41 +0100: Memory Usage (531028K) : Executing rule TV1.b                                                            
2026-02-11 03:19:41 +0100: Memory Usage (531028K) : Executing rule TV1.c                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TV1.d                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Starting 5.22. TopMetal1 table                                                  
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TM1.a                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TM1.b                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Starting 5.23 TopMetal1:filler table                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TM1Fil.c                                                         
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TM1Fil.a1                                                        
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Starting 5.24. TopVia2 table                                                    
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TV2.a                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TV2.b                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TV2.c                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TV2.d                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Starting 5.25. TopMetal2 table                                                  
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TM2.a                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TM2.b                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TM2.bR                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Starting 5.26 TopMetal2:filler table                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TM2Fil.c                                                         
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule TM2Fil.a1                                                        
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Starting 5.27. Passiv table                                                     
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Pas.a                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Pas.b                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Pas.c                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Starting 6.9.2 Copper Pillar table                                              
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Padc.a                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Padc.b                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Padc.c                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Padb.f                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Starting 6.9.1 Solder Bump                                                      
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Padb.a                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Padb.b                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Padb.c                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Padb.f                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Padb.d                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Starting 6.10 Sealring table                                                    
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Seal.l                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Seal.n                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule seal.b_metal1                                                    
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule seal.b_metal2                                                    
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule seal.b_metal3                                                    
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule seal.b_metal4                                                    
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule seal.b_metal5                                                    
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule seal.b_topmetal1                                                 
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule seal.b_topmetal2                                                 
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule seal.b_activ                                                     
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule seal.b_psd                                                       
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Seal.k                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Seal.m                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Starting 6.11 MIM table                                                         
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule MIM.c                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule MIM.d                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule MIM.gR                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Starting 7.3 Metal Slits table                                                  
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Slt.e1_M1                                                        
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Slt.e1_M2                                                        
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Slt.e1_M3                                                        
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Slt.e1_M4                                                        
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Slt.e1_M5                                                        
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Slt.e1_TM1                                                       
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Slt.e1_TM2                                                       
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Starting 9.1. LBE table                                                         
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule LBE.a                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule LBE.b                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule LBE.b1                                                           
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule LBE.c                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule LBE.d                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule LBE.h                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Starting 7.4. PIN table                                                         
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Pin.a                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Pin.b                                                            
2026-02-11 03:19:41 +0100: Memory Usage (530896K) : Executing rule Pin.e                                                            
2026-02-11 03:19:41 +0100: Memory Usage (532944K) : Executing rule Pin.f_M2                                                         
2026-02-11 03:19:41 +0100: Memory Usage (532944K) : Executing rule Pin.f_M3                                                         
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule Pin.f_M4                                                         
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule Pin.f_M5                                                         
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule Pin.g                                                            
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule Pin.h                                                            
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Starting 3.2. FORBIDDEN table                                                   
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule forbidden.biwind                                                 
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule forbidden.pemwind                                                
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule forbidden.baspoly                                                
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule forbidden.deepco                                                 
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule forbidden.pempoly                                                
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule forbidden.empoly                                                 
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule forbidden.ldmos                                                  
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule forbidden.pbiwind                                                
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule forbidden.nodrc                                                  
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule forbidden.flash                                                  
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : Executing rule forbidden.colwind                                                
2026-02-11 03:19:41 +0100: Memory Usage (533072K) : KLayout DRC run for tables 'main' completed in 17.28 seconds                    
[03:19:42] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/60-klayout-drc/xml_drc_report_to_json.log'…     step.py:1340
──────────────────────────────────────────────────── Magic Design Rule Checker ─────────────────────────────────────────────────────
[03:19:42] VERBOSE  Running 'Checker.MagicDRC' at 'runs/RUN_2026-02-11_03-16-47/61-checker-magicdrc'…                   step.py:1140
[03:19:42] INFO     Check for Magic DRC errors clear.                                                                 checker.py:131
─────────────────────────────────────────────────── KLayout Design Rule Checker ────────────────────────────────────────────────────
[03:19:42] VERBOSE  Running 'Checker.KLayoutDRC' at 'runs/RUN_2026-02-11_03-16-47/62-checker-klayoutdrc'…               step.py:1140
[03:19:42] INFO     Check for KLayout DRC errors clear.                                                               checker.py:131
────────────────────────────────────────────────────── SPICE Model Extraction ──────────────────────────────────────────────────────
[03:19:42] VERBOSE  Running 'Magic.SpiceExtraction' at 'runs/RUN_2026-02-11_03-16-47/63-magic-spiceextraction'…         step.py:1140
[03:19:42] VERBOSE  Logging subprocess to                                                                               step.py:1340
                    'runs/RUN_2026-02-11_03-16-47/63-magic-spiceextraction/magic-spiceextraction.log'…                              
                                                                                                                                    
Magic 8.3 revision 581 - Compiled on Tue Jan  6 19:09:29 UTC 2026.                                                                  
Starting magic under Tcl interpreter                                                                                                
Using the terminal as the console.                                                                                                  
Using NULL graphics device.                                                                                                         
Processing system .magicrc file                                                                                                     
Switching to WIRING tool.                                                                                                           
Switching to NETLIST tool.                                                                                                          
Switching to PICK tool.                                                                                                             
Switching to BOX tool.                                                                                                              
Sourcing design .magicrc for technology ihp-sg13g2 ...                                                                              
2 Magic internal units = 1 Lambda                                                                                                   
Input style sg13g2(): scaleFactor=2, multiplier=2                                                                                   
The following types are not handled by extraction and will be treated as non-electrical types:                                      
    pblock sealcont difffill nemitter hvnemitter hvisodiffres sealvia1 sealvia2 sealvia3 sealvia4 sealvia5 sealvia6 pillar solder   
seal glass thruvia inductor                                                                                                         
Scaled tech values by 2 / 1 to match internal grid scaling                                                                          
Loading ihp-sg13g2 Device Generator Menu ...                                                                                        
Loading                                                                                                                             
"/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/magic/wrapper.tcl"   
from command line.                                                                                                                  
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef                                                                                                                             
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_t
ech.lef.                                                                                                                            
This action cannot be undone.                                                                                                       
LEF read, Line 79 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                                
LEF read, Line 80 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                              
LEF read, Line 81 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                            
LEF read, Line 87 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                    
LEF read, Line 91 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                           
LEF read, Line 92 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                       
LEF read, Line 121 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 122 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 123 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 129 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 134 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 135 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 163 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 164 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 171 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 176 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 177 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 213 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 218 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 219 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 254 (Message): Unknown keyword "MINIMUMCUT" in LEF file; ignoring.                                                   
LEF read, Line 259 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 260 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 286 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 287 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 288 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 293 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 294 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read, Line 320 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.                                               
LEF read, Line 321 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.                                             
LEF read, Line 322 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.                                           
LEF read, Line 327 (Message): Unknown keyword "ANTENNACUMAREARATIO" in LEF file; ignoring.                                          
LEF read, Line 328 (Message): Unknown keyword "ANTENNACUMDIFFAREARATIO" in LEF file; ignoring.                                      
LEF read: Processed 1197 lines.                                                                                                     
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef                                                                                                                          
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_s
tdcell.lef.                                                                                                                         
This action cannot be undone.                                                                                                       
LEF read, Line 6473 (Message): Unknown keyword "ANTENNAMAXCUTCAR" in LEF file; ignoring.                                            
LEF read: Processed 7927 lines.                                                                                                     
> lef read                                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
Reading LEF data from file                                                                                                          
/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef
.                                                                                                                                   
This action cannot be undone.                                                                                                       
LEF read: Processed 4552 lines.                                                                                                     
> def read                                                                                                                          
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/49-odb-cellfrequencytables/heichips25_template.def      
-noblockage -labels                                                                                                                 
Reading DEF data from file                                                                                                          
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/49-odb-cellfrequencytables/heichips25_template.def.     
This action cannot be undone.                                                                                                       
  Processed 5 vias total.                                                                                                           
  Processed 7398 subcell instances total.                                                                                           
  Processed 47 pins total.                                                                                                          
  Processed 2 special nets total.                                                                                                   
  Processed 45 nets total.                                                                                                          
DEF read: Processed 10040 lines.                                                                                                    
Moving label "VGND" from metal1 to via1 in cell heichips25_template.                                                                
Processing heichips25_template                                                                                                      
Extracting sg13g2_tielo into sg13g2_tielo.ext:                                                                                      
Extracting sg13g2_decap_8 into sg13g2_decap_8.ext:                                                                                  
Extracting sg13g2_fill_1 into sg13g2_fill_1.ext:                                                                                    
Extracting sg13g2_fill_2 into sg13g2_fill_2.ext:                                                                                    
Extracting heichips25_template into heichips25_template.ext:                                                                        
exttospice finished.                                                                                                                
────────────────────────────────────────── Spice Extraction-based Illegal Overlap Checker ──────────────────────────────────────────
[03:19:44] VERBOSE  Running 'Checker.IllegalOverlap' at 'runs/RUN_2026-02-11_03-16-47/64-checker-illegaloverlap'…       step.py:1140
[03:19:44] INFO     Check for Magic Illegal Overlap errors clear.                                                     checker.py:131
──────────────────────────────────────────────────────────── Netgen LVS ────────────────────────────────────────────────────────────
[03:19:44] VERBOSE  Running 'Netgen.LVS' at 'runs/RUN_2026-02-11_03-16-47/65-netgen-lvs'…                               step.py:1140
[03:19:44] VERBOSE  Logging subprocess to 'runs/RUN_2026-02-11_03-16-47/65-netgen-lvs/netgen-lvs.log'…                  step.py:1340
Netgen 1.5.308 compiled on Tue Jan  6 19:09:47 UTC 2026                                                                             
Warning: netgen command 'format' use fully-qualified name '::netgen::format'                                                        
Warning: netgen command 'global' use fully-qualified name '::netgen::global'                                                        
Warning:  A case-insensitive file has been read and so the      verilog file must be treated case-insensitive to match.             
Reading SPICE netlist file                                                                                                          
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/spice/sg13g
2_stdcell.spice'...                                                                                                                 
Call to undefined subcircuit sg13_lv_nmos                                                                                           
Creating placeholder cell definition.                                                                                               
Call to undefined subcircuit sg13_lv_pmos                                                                                           
Creating placeholder cell definition.                                                                                               
Call to undefined subcircuit dantenna                                                                                               
Creating placeholder cell definition.                                                                                               
Call to undefined subcircuit dpantenna                                                                                              
Creating placeholder cell definition.                                                                                               
Reading SPICE netlist file                                                                                                          
'/home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/spice/sg13g2_io.
spi'...                                                                                                                             
Call to undefined subcircuit sg13_hv_nmos                                                                                           
Creating placeholder cell definition.                                                                                               
Call to undefined subcircuit sg13_hv_pmos                                                                                           
Creating placeholder cell definition.                                                                                               
Call to undefined subcircuit rppd                                                                                                   
Creating placeholder cell definition.                                                                                               
Reading Verilog netlist file                                                                                                        
'/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/48-openroad-fillinsertion/heichips25_template.pnl.v'...
Warning:  A case-insensitive file has been read and so the      verilog file must be treated case-insensitive to match.             
Treating empty subcircuits as black-box cells                                                                                       
Generating JSON file result                                                                                                         
                                                                                                                                    
Reading setup file                                                                                                                  
/nix/store/0kwn3pa8al4np6jss3x11hhh5wp0h27q-python3-3.13.9-env/lib/python3.13/site-packages/librelane/scripts/netgen/setup.tcl      
                                                                                                                                    
Model rppd pin 1 == 2                                                                                                               
No property b found for device rppd                                                                                                 
Model sg13_hv_nmos pin 1 == 3                                                                                                       
No property ng found for device sg13_hv_nmos                                                                                        
No property as found for device sg13_hv_nmos                                                                                        
No property ad found for device sg13_hv_nmos                                                                                        
No property pd found for device sg13_hv_nmos                                                                                        
No property ps found for device sg13_hv_nmos                                                                                        
No property trise found for device sg13_hv_nmos                                                                                     
No property z1 found for device sg13_hv_nmos                                                                                        
No property z2 found for device sg13_hv_nmos                                                                                        
No property wmin found for device sg13_hv_nmos                                                                                      
No property rfmode found for device sg13_hv_nmos                                                                                    
No property pre_layout found for device sg13_hv_nmos                                                                                
Model sg13_hv_pmos pin 1 == 3                                                                                                       
No property ng found for device sg13_hv_pmos                                                                                        
No property as found for device sg13_hv_pmos                                                                                        
No property ad found for device sg13_hv_pmos                                                                                        
No property pd found for device sg13_hv_pmos                                                                                        
No property ps found for device sg13_hv_pmos                                                                                        
No property trise found for device sg13_hv_pmos                                                                                     
No property z1 found for device sg13_hv_pmos                                                                                        
No property z2 found for device sg13_hv_pmos                                                                                        
No property wmin found for device sg13_hv_pmos                                                                                      
No property rfmode found for device sg13_hv_pmos                                                                                    
No property pre_layout found for device sg13_hv_pmos                                                                                
Model sg13_lv_nmos pin 1 == 3                                                                                                       
No property trise found for device sg13_lv_nmos                                                                                     
No property z1 found for device sg13_lv_nmos                                                                                        
No property z2 found for device sg13_lv_nmos                                                                                        
No property wmin found for device sg13_lv_nmos                                                                                      
No property rfmode found for device sg13_lv_nmos                                                                                    
No property pre_layout found for device sg13_lv_nmos                                                                                
Model sg13_lv_pmos pin 1 == 3                                                                                                       
No property trise found for device sg13_lv_pmos                                                                                     
No property z1 found for device sg13_lv_pmos                                                                                        
No property z2 found for device sg13_lv_pmos                                                                                        
No property wmin found for device sg13_lv_pmos                                                                                      
No property rfmode found for device sg13_lv_pmos                                                                                    
No property pre_layout found for device sg13_lv_pmos                                                                                
No property DEV_A found for device dantenna                                                                                         
No property DEV_P found for device dantenna                                                                                         
No property DEV_C found for device dantenna                                                                                         
No property DEV_A found for device dpantenna                                                                                        
No property DEV_P found for device dpantenna                                                                                        
No property DEV_C found for device dpantenna                                                                                        
Comparison output logged to file                                                                                                    
/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/65-netgen-lvs/reports/lvs.netgen.rpt                    
Logging to file "/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/65-netgen-lvs/reports/lvs.netgen.rpt"  
enabled                                                                                                                             
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_decap_8'                                                                                   
Circuit sg13g2_decap_8 contains 0 device instances.                                                                                 
Circuit contains 0 nets, and 2 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_decap_8'                                                                                   
Circuit sg13g2_decap_8 contains 2 device instances.                                                                                 
  Class: sg13_lv_pmos          instances:   1                                                                                       
  Class: sg13_lv_nmos          instances:   1                                                                                       
Circuit contains 2 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_decap_8 contains no devices.                                                                                         
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_fill_2'                                                                                    
Circuit sg13g2_fill_2 contains 0 device instances.                                                                                  
Circuit contains 0 nets, and 2 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_fill_2'                                                                                    
Circuit sg13g2_fill_2 contains 0 device instances.                                                                                  
Circuit contains 0 nets, and 2 disconnected pins.                                                                                   
                                                                                                                                    
Circuit sg13g2_fill_2 contains no devices.                                                                                          
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_tielo'                                                                                     
Circuit sg13g2_tielo contains 0 device instances.                                                                                   
Circuit contains 0 nets, and 3 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_tielo'                                                                                     
Circuit sg13g2_tielo contains 4 device instances.                                                                                   
  Class: sg13_lv_pmos          instances:   2                                                                                       
  Class: sg13_lv_nmos          instances:   2                                                                                       
Circuit contains 6 nets.                                                                                                            
                                                                                                                                    
Circuit sg13g2_tielo contains no devices.                                                                                           
                                                                                                                                    
Contents of circuit 1:  Circuit: 'sg13g2_fill_1'                                                                                    
Circuit sg13g2_fill_1 contains 0 device instances.                                                                                  
Circuit contains 0 nets, and 2 disconnected pins.                                                                                   
Contents of circuit 2:  Circuit: 'sg13g2_fill_1'                                                                                    
Circuit sg13g2_fill_1 contains 0 device instances.                                                                                  
Circuit contains 0 nets, and 2 disconnected pins.                                                                                   
                                                                                                                                    
Circuit sg13g2_fill_1 contains no devices.                                                                                          
                                                                                                                                    
Contents of circuit 1:  Circuit: 'heichips25_template'                                                                              
Circuit heichips25_template contains 7398 device instances.                                                                         
  Class: sg13g2_decap_8        instances: 7326                                                                                      
  Class: sg13g2_fill_1         instances:  24                                                                                       
  Class: sg13g2_fill_2         instances:  24                                                                                       
  Class: sg13g2_tielo          instances:  24                                                                                       
Circuit contains 26 nets, and 21 disconnected pins.                                                                                 
Contents of circuit 2:  Circuit: 'heichips25_template'                                                                              
Circuit heichips25_template contains 7398 device instances.                                                                         
  Class: sg13g2_decap_8        instances: 7326                                                                                      
  Class: sg13g2_fill_1         instances:  24                                                                                       
  Class: sg13g2_fill_2         instances:  24                                                                                       
  Class: sg13g2_tielo          instances:  24                                                                                       
Circuit contains 26 nets, and 21 disconnected pins.                                                                                 
                                                                                                                                    
Circuit was modified by parallel/series device merging.                                                                             
New circuit summary:                                                                                                                
                                                                                                                                    
Contents of circuit 1:  Circuit: 'heichips25_template'                                                                              
Circuit heichips25_template contains 27 device instances.                                                                           
  Class: sg13g2_decap_8        instances:   1                                                                                       
  Class: sg13g2_fill_1         instances:   1                                                                                       
  Class: sg13g2_fill_2         instances:   1                                                                                       
  Class: sg13g2_tielo          instances:  24                                                                                       
Circuit contains 26 nets, and 21 disconnected pins.                                                                                 
Contents of circuit 2:  Circuit: 'heichips25_template'                                                                              
Circuit heichips25_template contains 27 device instances.                                                                           
  Class: sg13g2_decap_8        instances:   1                                                                                       
  Class: sg13g2_fill_1         instances:   1                                                                                       
  Class: sg13g2_fill_2         instances:   1                                                                                       
  Class: sg13g2_tielo          instances:  24                                                                                       
Circuit contains 26 nets, and 21 disconnected pins.                                                                                 
                                                                                                                                    
Circuit 1 contains 27 devices, Circuit 2 contains 27 devices.                                                                       
Circuit 1 contains 26 nets,    Circuit 2 contains 26 nets.                                                                          
                                                                                                                                    
                                                                                                                                    
Final result:                                                                                                                       
Circuits match uniquely.                                                                                                            
.                                                                                                                                   
Logging to file "/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/65-netgen-lvs/reports/lvs.netgen.rpt"  
disabled                                                                                                                            
LVS Done.                                                                                                                           
──────────────────────────────────────────────── Layout vs. Schematic Error Checker ────────────────────────────────────────────────
[03:19:44] VERBOSE  Running 'Checker.LVS' at 'runs/RUN_2026-02-11_03-16-47/66-checker-lvs'…                             step.py:1140
[03:19:44] INFO     Check for LVS errors clear.                                                                       checker.py:131
[03:19:44] INFO     Gating variable for step 'Yosys.EQY' set to 'False'- the step will be skipped.                 sequential.py:362
[03:19:44] INFO     Skipping step 'Equivalence Check'…                                                             sequential.py:370
───────────────────────────────────────────────── Setup Timing Violations Checker ──────────────────────────────────────────────────
[03:19:44] VERBOSE  Running 'Checker.SetupViolations' at 'runs/RUN_2026-02-11_03-16-47/67-checker-setupviolations'…     step.py:1140
[03:19:44] VERBOSE  No setup violations found                                                                         checker.py:628
────────────────────────────────────────────────── Hold Timing Violations Checker ──────────────────────────────────────────────────
[03:19:44] VERBOSE  Running 'Checker.HoldViolations' at 'runs/RUN_2026-02-11_03-16-47/68-checker-holdviolations'…       step.py:1140
[03:19:44] VERBOSE  No hold violations found                                                                          checker.py:628
───────────────────────────────────────────────── Maximum Slew Violations Checker ──────────────────────────────────────────────────
[03:19:44] VERBOSE  Running 'Checker.MaxSlewViolations' at 'runs/RUN_2026-02-11_03-16-47/69-checker-maxslewviolations'… step.py:1140
[03:19:44] VERBOSE  No max slew violations found                                                                      checker.py:628
────────────────────────────────────────────── Maximum Capacitance Violations Checker ──────────────────────────────────────────────
[03:19:44] VERBOSE  Running 'Checker.MaxCapViolations' at 'runs/RUN_2026-02-11_03-16-47/70-checker-maxcapviolations'…   step.py:1140
[03:19:44] VERBOSE  No max cap violations found                                                                       checker.py:628
─────────────────────────────────────────── Report Manufacturability (DRC, LVS, Antenna) ───────────────────────────────────────────
[03:19:44] VERBOSE  Running 'Misc.ReportManufacturability' at                                                           step.py:1140
                    'runs/RUN_2026-02-11_03-16-47/71-misc-reportmanufacturability'…                                                 
* Antenna
Passed ✅

* LVS
Passed ✅

* DRC
Passed ✅

[03:19:44] INFO     Saving views to                                                                                     state.py:209
                    '/home/cmaier/EDA/heichips25-template/librelane/runs/RUN_2026-02-11_03-16-47/final'…                            
[03:19:44] INFO     Flow complete.                                                                                 sequential.py:413
Classic - Stage 79 - Report Manufacturability ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━ 79/79 0:02:57

[03:19:44] WARNING  The following warnings were generated by the flow:                                                   flow.py:699
[03:19:44] WARNING  [Checker.YosysSynthChecks] 24 Yosys check errors found.                                              flow.py:701
[03:19:44] WARNING  [OpenROAD.CheckSDCFiles] 'PNR_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD PnR  flow.py:701
                    steps.                                                                                                          
[03:19:44] WARNING  [OpenROAD.CheckSDCFiles] 'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for OpenROAD  flow.py:701
                    PnR steps.                                                                                                      
[03:19:44] WARNING  [Odb.ApplyDEFTemplate] Bterm VPWR is declared as a 'POWER' pin. It will be ignored. (and 3 similar   flow.py:701
                    warnings)                                                                                                       
[03:19:44] WARNING  [OpenROAD.CTS] [CTS-0041] Net "clk" has 0 sinks. Skipping...                                         flow.py:701
[03:19:44] WARNING  [OpenROAD.CTS] [CTS-0083] No clock nets have been found.                                             flow.py:701
[03:19:44] WARNING  [OpenROAD.CTS] [CTS-0082] No valid clock nets in the design.                                         flow.py:701
[03:19:44] WARNING  [OpenROAD.DetailedRouting] [DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping    flow.py:701
                    for layer Cont (and 9 similar warnings)                                                                         
[03:19:44] WARNING  [Checker.DisconnectedPins] 19 critical disconnected pins found.                                      flow.py:701
[03:19:44] WARNING  [Checker.WireLength] Threshold for Threshold-surpassing long wires is not set. The checker will be   flow.py:701
                    skipped.                                                                                                        
[03:19:44] WARNING  [OpenROAD.IRDropReport] 'VSRC_LOC_FILES' was not given a value, which may make the results of IR     flow.py:701
                    drop analysis inaccurate. If you are not integrating a top-level chip for manufacture, you may                  
                    ignore this warning, otherwise, see the documentation for 'VSRC_LOC_FILES'.                                     
