INTSTYLE=ise
INFILE=/home/alexey/Documents/Alexey/VHDL/ISE/Proba4/ZynqDemoBoard/Top.ncd
OUTFILE=/home/alexey/Documents/Alexey/VHDL/ISE/Proba4/ZynqDemoBoard/Top.bit
FAMILY=Zynq
PART=xc7z010-3clg400
WORKINGDIR=/home/alexey/Documents/Alexey/VHDL/ISE/Proba4/ZynqDemoBoard
LICENSE=WebPack
USER_INFO=__0_0_0
