Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: OExp05_framework.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OExp05_framework.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OExp05_framework"
Output Format                      : NGC
Target Device                      : xc7k160t-2L-ffg676

---- Source Options
Top Module Name                    : OExp05_framework
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\xor32.v" into library work
Parsing module <xor32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\srl32.v" into library work
Parsing module <srl32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\sll32.v" into library work
Parsing module <sll32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\SignalExt_32.v" into library work
Parsing module <SignalExt_32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\or_bit_32 .v" into library work
Parsing module <or_bit_32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\or32.v" into library work
Parsing module <or32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\nor32.v" into library work
Parsing module <nor32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" into library work
Parsing module <M_decoder>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MUX16T1_32.v" into library work
Parsing module <MUX16T1_32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\and32.v" into library work
Parsing module <and32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\addc_32.v" into library work
Parsing module <ADC32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\zeroExt_16T32.v" into library work
Parsing module <zeroExt_16T32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\signExt_16T32.v" into library work
Parsing module <signExt_16T32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\Regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_controller.v" into library work
Parsing module <M_controller>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MUX4T1_5.v" into library work
Parsing module <MUX4T1_5>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\ALU_v1.v" into library work
Parsing module <ALU_v1>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\SPIO_IO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MCPU_v1.v" into library work
Parsing module <MCPU_v1>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\Counter_3_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\OExp05_framework.vf" into library work
Parsing module <OExp05_framework>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <OExp05_framework>.

Elaborating module <MCPU_v1>.

Elaborating module <MUX4T1_32>.

Elaborating module <MUX2T1_32>.

Elaborating module <MUX4T1_5>.
WARNING:HDLCompiler:189 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MCPU_v1.v" Line 115: Size mismatch in connection of port <I2>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <Regs>.
WARNING:HDLCompiler:189 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MCPU_v1.v" Line 124: Size mismatch in connection of port <reg_Wt_addr>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <MUX8T1_32>.

Elaborating module <ALU_v1>.

Elaborating module <and32>.

Elaborating module <or32>.

Elaborating module <xor32>.

Elaborating module <nor32>.

Elaborating module <srl32>.

Elaborating module <sll32>.

Elaborating module <SignalExt_32>.

Elaborating module <ADC32>.

Elaborating module <or_bit_32>.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\or_bit_32 .v" Line 26: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\ALU_v1.v" Line 45: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <MUX16T1_32>.
WARNING:HDLCompiler:552 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\ALU_v1.v" Line 48: Input port I9[31] is not connected on this instance

Elaborating module <signExt_16T32>.

Elaborating module <zeroExt_16T32>.

Elaborating module <M_controller>.

Elaborating module <M_decoder>.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 32: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 33: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 34: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 35: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 36: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 37: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 38: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 39: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 40: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 41: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 42: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 43: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 44: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 45: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 46: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 47: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 48: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 49: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 50: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 51: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 52: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 53: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 54: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 56: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 57: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 58: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 59: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v" Line 60: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:552 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MCPU_v1.v" Line 114: Input port I3[4] is not connected on this instance
WARNING:HDLCompiler:552 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MCPU_v1.v" Line 117: Input port I3[31] is not connected on this instance
WARNING:HDLCompiler:552 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MCPU_v1.v" Line 147: Input port I6[31] is not connected on this instance

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MIO_BUS_IO.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <SPIO>.
WARNING:HDLCompiler:1499 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\SPIO_IO.v" Line 21: Empty module <SPIO> remains a black box.

Elaborating module <clk_div>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\OExp05_framework.vf" Line 198: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1127 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\Counter_3_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\Counter_3_IO.v" Line 36: Net <counter1[32]> does not have a driver.

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <BUF>.

Elaborating module <INV>.
WARNING:HDLCompiler:634 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\OExp05_framework.vf" Line 64: Net <Counter_out[31]> does not have a driver.
WARNING:HDLCompiler:552 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\OExp05_framework.vf" Line 97: Input port INT is not connected on this instance
WARNING:HDLCompiler:552 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\OExp05_framework.vf" Line 188: Input port readn is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OExp05_framework>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\OExp05_framework.vf".
WARNING:Xst:2898 - Port 'INT', unconnected in block instance 'U1', is tied to GND.
WARNING:Xst:2898 - Port 'MIO_ready', unconnected in block instance 'U1', is tied to GND.
INFO:Xst:3210 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\OExp05_framework.vf" line 97: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\OExp05_framework.vf" line 170: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\OExp05_framework.vf" line 188: Output port <Key_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\OExp05_framework.vf" line 188: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\OExp05_framework.vf" line 188: Output port <Key_ready> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\OExp05_framework.vf" line 221: Output port <counter_set> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\OExp05_framework.vf" line 221: Output port <GPIOf0> of the instance <U71> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Counter_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <OExp05_framework> synthesized.

Synthesizing Unit <MCPU_v1>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MCPU_v1.v".
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'RegDstMux', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'MToRMux', is tied to GND.
WARNING:Xst:2898 - Port 'I6', unconnected in block instance 'ALUsrcBMux', is tied to GND.
WARNING:Xst:2898 - Port 'I7', unconnected in block instance 'ALUsrcBMux', is tied to GND.
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MIO_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MCPU_v1.v" line 152: Output port <overflow> of the instance <ALU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MCPU_v1.v" line 184: Output port <MemRead> of the instance <controller> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <CPU_MIO> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <MDR>.
    Found 32-bit register for signal <IR>.
    Found 32-bit register for signal <Rs>.
    Found 32-bit register for signal <Rt>.
    Found 32-bit register for signal <ALUout>.
    Found 32-bit register for signal <PC>.
    Summary:
	inferred 192 D-type flip-flop(s).
Unit <MCPU_v1> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <MUX4T1_5>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MUX4T1_5.v".
    Found 5-bit 4-to-1 multiplexer for signal <o> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_5> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\Regs.v".
    Found 992-bit register for signal <n0056[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <reg_Rs_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 32.
    Found 32-bit 31-to-1 multiplexer for signal <reg_Rt_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 33.
    Found 32-bit 31-to-1 multiplexer for signal <test_reg_index[4]_register[31][31]_wide_mux_7_OUT> created at line 35.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  37 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MUX8T1_32.v".
    Found 32-bit 7-to-1 multiplexer for signal <o> created at line 33.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <ALU_v1>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\ALU_v1.v".
WARNING:Xst:2898 - Port 'I9', unconnected in block instance 'mux', is tied to GND.
WARNING:Xst:2898 - Port 'I10', unconnected in block instance 'mux', is tied to GND.
WARNING:Xst:2898 - Port 'I11', unconnected in block instance 'mux', is tied to GND.
WARNING:Xst:2898 - Port 'I12', unconnected in block instance 'mux', is tied to GND.
WARNING:Xst:2898 - Port 'I13', unconnected in block instance 'mux', is tied to GND.
WARNING:Xst:2898 - Port 'I14', unconnected in block instance 'mux', is tied to GND.
WARNING:Xst:2898 - Port 'I15', unconnected in block instance 'mux', is tied to GND.
    Summary:
Unit <ALU_v1> synthesized.

Synthesizing Unit <and32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\and32.v".
    Summary:
	no macro.
Unit <and32> synthesized.

Synthesizing Unit <or32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\or32.v".
    Summary:
	no macro.
Unit <or32> synthesized.

Synthesizing Unit <xor32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\xor32.v".
    Summary:
Unit <xor32> synthesized.

Synthesizing Unit <nor32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\nor32.v".
    Summary:
	no macro.
Unit <nor32> synthesized.

Synthesizing Unit <srl32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\srl32.v".
WARNING:Xst:647 - Input <B<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit shifter logical right for signal <res> created at line 23
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <srl32> synthesized.

Synthesizing Unit <sll32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\sll32.v".
WARNING:Xst:647 - Input <B<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B<31:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit shifter logical left for signal <res> created at line 23
    Summary:
	inferred   1 Combinational logic shifter(s).
Unit <sll32> synthesized.

Synthesizing Unit <SignalExt_32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\SignalExt_32.v".
    Summary:
	no macro.
Unit <SignalExt_32> synthesized.

Synthesizing Unit <ADC32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\addc_32.v".
    Found 32-bit adder for signal <n0018> created at line 28.
    Found 32-bit adder for signal <T> created at line 28.
    Found 33-bit adder for signal <n0024> created at line 29.
    Found 33-bit adder for signal <S> created at line 29.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <ADC32> synthesized.

Synthesizing Unit <or_bit_32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\or_bit_32 .v".
    Summary:
	no macro.
Unit <or_bit_32> synthesized.

Synthesizing Unit <MUX16T1_32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\MUX16T1_32.v".
    Found 32-bit 12-to-1 multiplexer for signal <o> created at line 41.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX16T1_32> synthesized.

Synthesizing Unit <signExt_16T32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\signExt_16T32.v".
    Summary:
	no macro.
Unit <signExt_16T32> synthesized.

Synthesizing Unit <zeroExt_16T32>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\zeroExt_16T32.v".
    Summary:
	no macro.
Unit <zeroExt_16T32> synthesized.

Synthesizing Unit <M_controller>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_controller.v".
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <PCWriteCond>.
    Found 1-bit register for signal <PCWrite>.
    Found 1-bit register for signal <MemWrite>.
    Found 1-bit register for signal <IRWrite>.
    Found 1-bit register for signal <RegWrite>.
    Found 2-bit register for signal <PCsrc>.
    Found 2-bit register for signal <RegDst>.
    Found 2-bit register for signal <MemToReg>.
    Found 2-bit register for signal <ALUsrcA>.
    Found 3-bit register for signal <ALUsrcB>.
    Found 4-bit register for signal <ALUop>.
    Found 1-bit register for signal <IorD>.
    Found 1-bit register for signal <ext>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 27                                             |
    | Inputs             | 10                                             |
    | Outputs            | 15                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11111                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred  43 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <M_controller> synthesized.

Synthesizing Unit <M_decoder>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\M_decoder.v".
WARNING:Xst:647 - Input <inst<25:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit comparator lessequal for signal <n0067> created at line 59
    Found 6-bit comparator lessequal for signal <n0070> created at line 59
    Found 6-bit comparator lessequal for signal <n0074> created at line 60
    Found 6-bit comparator lessequal for signal <n0076> created at line 60
    Summary:
	inferred   4 Comparator(s).
Unit <M_decoder> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_56_o_add_0_OUT> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Counter_x>.
    Related source file is "\\mac\home\Desktop\Lab9-12\program\new\OExp12new\Counter_3_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 33-bit register for signal <counter0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <M0>.
    Found 1-bit register for signal <clr0>.
    Found 33-bit subtractor for signal <counter0[32]_GND_58_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter_x> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 3
 33-bit adder                                          : 2
 33-bit subtractor                                     : 1
# Registers                                            : 27
 1-bit register                                        : 10
 2-bit register                                        : 4
 24-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 8
 33-bit register                                       : 1
 4-bit register                                        : 1
 992-bit register                                      : 1
# Comparators                                          : 5
 1-bit comparator not equal                            : 1
 6-bit comparator lessequal                            : 4
# Multiplexers                                         : 94
 1-bit 2-to-1 multiplexer                              : 6
 2-bit 2-to-1 multiplexer                              : 13
 3-bit 2-to-1 multiplexer                              : 8
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 31-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 17
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 1
 32-bit xor2                                           : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <MIO_BUS.ngc>.
Reading core <SSeg7_Dev.ngc>.
Reading core <Multi_8CH32.ngc>.
Reading core <SPIO.ngc>.
Reading core <PIO.ngc>.
Reading core <Seg7_Dev.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <MIO_BUS> for timing and area information for instance <U4>.
Loading core <SSeg7_Dev> for timing and area information for instance <U6>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <SPIO> for timing and area information for instance <U7>.
Loading core <PIO> for timing and area information for instance <U71>.
Loading core <Seg7_Dev> for timing and area information for instance <U61>.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <U10>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter_x>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder carry in                                 : 1
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1276
 Flip-Flops                                            : 1276
# Comparators                                          : 5
 1-bit comparator not equal                            : 1
 6-bit comparator lessequal                            : 4
# Multiplexers                                         : 219
 1-bit 2-to-1 multiplexer                              : 71
 1-bit 4-to-1 multiplexer                              : 64
 2-bit 2-to-1 multiplexer                              : 13
 3-bit 2-to-1 multiplexer                              : 8
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 31-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 17
 5-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 4
 1-bit xor2                                            : 1
 32-bit xor2                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/controller/FSM_0> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 11111 | 11111
 00001 | 00001
 01111 | 01111
 01001 | 01001
 01000 | 01000
 01010 | 01010
 01100 | 01100
 00110 | 00110
 01101 | 01101
 00010 | 00010
 00101 | 00101
 00011 | 00011
 00100 | 00100
 00000 | 00000
 00111 | 00111
 01110 | 01110
 01011 | 01011
-------------------

Optimizing unit <OExp05_framework> ...

Optimizing unit <MCPU_v1> ...

Optimizing unit <Regs> ...

Optimizing unit <M_controller> ...

Optimizing unit <ALU_v1> ...

Optimizing unit <Counter_x> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OExp05_framework, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1313
 Flip-Flops                                            : 1313

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OExp05_framework.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4516
#      AND2                        : 10
#      AND3                        : 99
#      AND4                        : 81
#      BUF                         : 1
#      GND                         : 3
#      INV                         : 99
#      LUT1                        : 97
#      LUT2                        : 36
#      LUT3                        : 1248
#      LUT4                        : 195
#      LUT5                        : 442
#      LUT6                        : 1572
#      MUXCY                       : 184
#      MUXF7                       : 152
#      OR2                         : 63
#      OR3                         : 27
#      OR4                         : 36
#      VCC                         : 5
#      XORCY                       : 166
# FlipFlops/Latches                : 1652
#      FD                          : 136
#      FDC                         : 239
#      FDCE                        : 1063
#      FDCE_1                      : 22
#      FDE                         : 114
#      FDE_1                       : 36
#      FDP                         : 5
#      FDPE_1                      : 6
#      FDR                         : 2
#      FDRE                        : 29
# RAMS                             : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 56
#      IBUF                        : 21
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            1652  out of  202800     0%  
 Number of Slice LUTs:                 3689  out of  101400     3%  
    Number used as Logic:              3689  out of  101400     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3917
   Number with an unused Flip Flop:    2265  out of   3917    57%  
   Number with an unused LUT:           228  out of   3917     5%  
   Number of fully used LUT-FF pairs:  1424  out of   3917    36%  
   Number of unique control sets:        41

IO Utilization: 
 Number of IOs:                          57
 Number of bonded IOBs:                  57  out of    400    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100mhz                         | BUFGP                  | 193   |
Clk_CPU(U8/Mmux_Clk_CPU11:O)       | BUFG(*)(U1/ALUout_31)  | 1384  |
U8/clkdiv_9                        | BUFG                   | 35    |
U9/clk1                            | BUFG                   | 41    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                                                                                                         | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
U3/N1(U3/XST_GND:G)                | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.945ns (Maximum Frequency: 168.216MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 7.112ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 5.945ns (frequency: 168.216MHz)
  Total number of paths / destination ports: 30582 / 250
-------------------------------------------------------------------------
Delay:               5.945ns (Levels of Logic = 13)
  Source:            U9/SW_OK_8 (FF)
  Destination:       U6/M2/buffer_60 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: U9/SW_OK_8 to U6/M2/buffer_60
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            259   0.236   0.577  SW_OK_8 (SW_OK<8>)
     end scope: 'U9:SW_OK<8>'
     LUT6:I4->O            1   0.043   0.522  U1/registerFiles/Mmux_test_reg_index[4]_register[31][31]_wide_mux_7_OUT_92 (U1/registerFiles/Mmux_test_reg_index[4]_register[31][31]_wide_mux_7_OUT_92)
     LUT6:I2->O            1   0.043   0.405  U1/registerFiles/Mmux_test_reg_index[4]_register[31][31]_wide_mux_7_OUT_4 (U1/registerFiles/Mmux_test_reg_index[4]_register[31][31]_wide_mux_7_OUT_4)
     LUT4:I2->O            1   0.043   0.495  U1/registerFiles/Mmux_test_reg_result110 (test_reg_result<0>)
     begin scope: 'U5:data7<0>'
     LUT6:I3->O            1   0.043   0.000  MUX1_DispData/Mmux_o_3 (MUX1_DispData/Mmux_o_3)
     MUXF7:I1->O          16   0.178   0.422  MUX1_DispData/Mmux_o_2_f7 (Disp_num<0>)
     end scope: 'U5:Disp_num<0>'
     begin scope: 'U6:Hexs<0>'
     INV:I->O              6   0.054   0.641  SM1/HTS7/MSEG/XLXI_4 (SM1/HTS7/MSEG/XLXN_24)
     AND4:I0->O            1   0.043   0.613  SM1/HTS7/MSEG/XLXI_28 (SM1/HTS7/MSEG/XLXN_141)
     OR4:I0->O             1   0.043   0.603  SM1/HTS7/MSEG/XLXI_29 (SM1/HTS7/MSEG/XLXN_211)
     OR2:I1->O             1   0.043   0.405  SM1/HTS7/MSEG/XLXI_50 (XLXN_390<60>)
     LUT6:I4->O            1   0.043   0.405  M2/mux12011 (M2/state[1]_GND_3_o_wide_mux_15_OUT<60>)
     LUT3:I1->O            1   0.043   0.000  M2/buffer_60_rstpot (M2/buffer_60_rstpot)
     FD:D                     -0.000          M2/buffer_60
    ----------------------------------------
    Total                      5.945ns (0.855ns logic, 5.090ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 5.183ns (frequency: 192.925MHz)
  Total number of paths / destination ports: 1074217 / 2581
-------------------------------------------------------------------------
Delay:               5.183ns (Levels of Logic = 11)
  Source:            U1/controller/ext (FF)
  Destination:       U1/PC_31 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU rising

  Data Path: U1/controller/ext to U1/PC_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.236   0.507  U1/controller/ext (U1/controller/ext)
     LUT3:I0->O           23   0.043   0.469  U1/mux32110111 (U1/mux3211011)
     LUT6:I5->O           16   0.043   0.605  U1/mux321121 (U1/ALUsrcAMux_o<20>)
     LUT6:I2->O            3   0.043   0.362  U1/ALU/Sh191 (U1/ALU/Sh19)
     LUT5:I4->O            2   0.043   0.355  U1/ALU/Sh3911 (U1/ALU/Sh391)
     LUT6:I5->O            2   0.043   0.355  U1/ALU/mux/Mmux_o68 (U1/ALU/mux/Mmux_o65)
     LUT6:I5->O            1   0.043   0.000  U1/ALU/mux/Mmux_o69_SW1_F (N264)
     MUXF7:I0->O           1   0.176   0.350  U1/ALU/mux/Mmux_o69_SW1 (N96)
     LUT6:I5->O            3   0.043   0.362  U1/ALU/mux/Mmux_o610 (U1/ALUout_i<11>)
     LUT6:I5->O            1   0.043   0.495  U1/ALU/zeroJudge/_n00092 (U1/ALU/zeroJudge/_n00091)
     LUT6:I3->O           32   0.043   0.480  U1/PCchange1 (U1/PCchange)
     LUT3:I2->O            1   0.043   0.000  U1/PC_31_rstpot (U1/PC_31_rstpot)
     FDC:D                    -0.000          U1/PC_31
    ----------------------------------------
    Total                      5.183ns (0.842ns logic, 4.341ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_9'
  Clock period: 2.216ns (frequency: 451.325MHz)
  Total number of paths / destination ports: 787 / 36
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_9 rising
  Destination Clock: U8/clkdiv_9 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.236   0.362  U10/counter0_0 (U10/counter0_0)
     LUT1:I0->O            1   0.043   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<0>_rt (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<0> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<1> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<2> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<3> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<4> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<5> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<6> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<7> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<8> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<9> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<10> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<11> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<12> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<13> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<14> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<15> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<16> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<17> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<18> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<19> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<20> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<21> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<22> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<23> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<24> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<25> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<26> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<27> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<28> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<29> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<30> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.013   0.000  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<31> (U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.262   0.613  U10/Msub_counter0[32]_GND_58_o_sub_26_OUT_xor<32> (U10/counter0[32]_GND_58_o_sub_26_OUT<32>)
     LUT6:I0->O            1   0.043   0.000  U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT262 (U10/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                    -0.000          U10/counter0_32
    ----------------------------------------
    Total                      2.216ns (1.240ns logic, 0.975ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 23566 / 16
-------------------------------------------------------------------------
Offset:              6.585ns (Levels of Logic = 16)
  Source:            U9/SW_OK_8 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: U9/SW_OK_8 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            259   0.236   0.577  SW_OK_8 (SW_OK<8>)
     end scope: 'U9:SW_OK<8>'
     LUT6:I4->O            1   0.043   0.522  U1/registerFiles/Mmux_test_reg_index[4]_register[31][31]_wide_mux_7_OUT_950 (U1/registerFiles/Mmux_test_reg_index[4]_register[31][31]_wide_mux_7_OUT_950)
     LUT6:I2->O            1   0.043   0.405  U1/registerFiles/Mmux_test_reg_index[4]_register[31][31]_wide_mux_7_OUT_416 (U1/registerFiles/Mmux_test_reg_index[4]_register[31][31]_wide_mux_7_OUT_416)
     LUT4:I2->O            1   0.043   0.495  U1/registerFiles/Mmux_test_reg_result171 (test_reg_result<24>)
     begin scope: 'U5:data7<24>'
     LUT6:I3->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      6.585ns (1.033ns logic, 5.552ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_CPU'
  Total number of paths / destination ports: 60086 / 19
-------------------------------------------------------------------------
Offset:              7.112ns (Levels of Logic = 16)
  Source:            U1/ALUout_31 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      Clk_CPU rising

  Data Path: U1/ALUout_31 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.236   0.507  U1/ALUout_31 (U1/ALUout_31)
     LUT3:I0->O           82   0.043   0.742  U1/IorDMux/Mmux_o251 (Addr_out<31>)
     begin scope: 'U4:addr_bus<31>'
     LUT5:I0->O           32   0.043   0.743  Mmux_data_ram_rd11 (data_ram_rd)
     LUT6:I0->O            3   0.043   0.534  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      7.112ns (1.033ns logic, 6.079ns route)
                                       (14.5% logic, 85.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_9'
  Total number of paths / destination ports: 743 / 8
-------------------------------------------------------------------------
Offset:              5.568ns (Levels of Logic = 14)
  Source:            U10/counter0_24 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      U8/clkdiv_9 rising

  Data Path: U10/counter0_24 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.236   0.534  U10/counter0_24 (U10/counter0_24)
     begin scope: 'U4:counter_out<24>'
     LUT6:I2->O            3   0.043   0.534  Mmux_Cpu_data4bus171 (Cpu_data4bus<24>)
     end scope: 'U4:Cpu_data4bus<24>'
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.043   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.178   0.605  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.043   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.178   0.400  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.054   0.641  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.043   0.613  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.043   0.603  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.043   0.350  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.043   0.339  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      5.568ns (0.947ns logic, 4.621ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    5.183|         |    2.524|         |
U8/clkdiv_9    |    0.824|         |    1.292|         |
clk_100mhz     |    2.712|         |    1.724|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_9
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |         |    2.133|         |         |
U8/clkdiv_9    |    2.216|         |         |         |
clk_100mhz     |    1.626|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.152|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    6.471|    4.164|         |         |
U8/clkdiv_9    |    4.927|         |         |         |
clk_100mhz     |    5.945|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 28.83 secs
 
--> 

Total memory usage is 4647912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  120 (   0 filtered)
Number of infos    :    9 (   0 filtered)

