Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 18.14-s037_1, built Wed Mar 27 09:19:21 PDT 2019
Options: -files ../../../../common/scripts/genus_synthesis.tcl 
Date:    Sun Mar 14 17:39:07 2021
Host:    hansolo.poly.edu (x86_64 w/Linux 3.10.0-1127.18.2.el7.x86_64) (32cores*128cpus*2physical cpus*AMD EPYC 7551 32-Core Processor 512KB) (528081628KB)
OS:      Red Hat Enterprise Linux Server release 7.8 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (12 seconds elapsed).

#@ Processing -files option
@genus 1> source ../../../../common/scripts/genus_synthesis.tcl
#@ Begin verbose source common/scripts/genus_synthesis.tcl
@file(genus_synthesis.tcl) 1: date
Sun Mar 14 17:39:19 EDT 2021
@file(genus_synthesis.tcl) 2: set_db max_cpus_per_server 8
  Setting attribute of root '/': 'max_cpus_per_server' = 8
@file(genus_synthesis.tcl) 3: set sdc_set_dont_touch_physical_net 1
@file(genus_synthesis.tcl) 6: source ./config.tcl
Sourcing './config.tcl' (Sun Mar 14 17:39:19 EDT 2021)...
#@ Begin verbose source config.tcl
@file(config.tcl) 1: set TOP_DESIGN    "picorv32"
@file(config.tcl) 3: set DESIGN     "file_list.f"
@file(config.tcl) 6: set CLK_NAME      "clk"
@file(config.tcl) 7: set CLOCK_PERIOD  0.2
@file(config.tcl) 8: set CLK_UNC_SETUP 0.0
@file(config.tcl) 9: set CLK_UNC_HOLD  0.0
#@ End verbose source config.tcl
@file(genus_synthesis.tcl) 8: set OUT_DIR ./out
@file(genus_synthesis.tcl) 12: set RESULTS_DIR "${OUT_DIR}/results"
@file(genus_synthesis.tcl) 18: file mkdir ${RESULTS_DIR}
@file(genus_synthesis.tcl) 22: set_db current_design .optimize_constant_0_seq 		false
@file(genus_synthesis.tcl) 23: set_db current_design .optimize_constant_1_seq 		false
@file(genus_synthesis.tcl) 24: set_db current_design .iopt_force_constant_removal 	false
@file(genus_synthesis.tcl) 25: set_db current_design .optimize_merge_seq 		false
@file(genus_synthesis.tcl) 26: set_db current_design .lp_clock_gating_auto_cost_grouping true
@file(genus_synthesis.tcl) 28: set design ${DESIGN}
@file(genus_synthesis.tcl) 29: set module_name  ${TOP_DESIGN}
@file(genus_synthesis.tcl) 30: set clk          ${CLK_NAME}
@file(genus_synthesis.tcl) 31: set myPeriod     ${CLOCK_PERIOD}
@file(genus_synthesis.tcl) 33: set search_path [get_db init_lib_search_path]
@file(genus_synthesis.tcl) 34: lappend search_path *
@file(genus_synthesis.tcl) 35: set_db init_lib_search_path $search_path
  Setting attribute of root '/': 'init_lib_search_path' = . /opt/cadence/installs/GENUS181/tools.lnx86/lib/tech *
@file(genus_synthesis.tcl) 36: set search_path [get_db script_search_path]
@file(genus_synthesis.tcl) 37: lappend search_path *
@file(genus_synthesis.tcl) 38: set_db script_search_path $search_path
  Setting attribute of root '/': 'script_search_path' = . /opt/cadence/installs/GENUS181/tools.lnx86/lib/etc *
@file(genus_synthesis.tcl) 43: set_db lef_library {/home/abc586/freepdk-45nm/rtk-tech.lef /home/abc586/freepdk-45nm/stdcells.lef}
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via5_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via6_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via7_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via8_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via9_0' has no resistance value.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.07, 0.8) of 'WIDTH' for layers 'metal3' and 'metal9' is too large.
        : Check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.14, 1.6) of 'PITCH' for layers 'metal3' and 'metal9' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.065, 0.8) of 'MINSPACING' for layers 'metal1' and 'metal10' is too large.
  Setting attribute of root '/': 'lef_library' = /home/abc586/freepdk-45nm/rtk-tech.lef /home/abc586/freepdk-45nm/stdcells.lef
@file(genus_synthesis.tcl) 44: set_db target_library /home/abc586/freepdk-45nm/stdcells.lib

Threads Configured:3

  Message Summary for Library stdcells.lib:
  *****************************************
  Could not find an attribute in the library. [LBR-436]: 147
  An unsupported construct was detected in this library. [LBR-40]: 1
  *****************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 25.000000) in library 'stdcells.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'WELLTAP_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'WELLTAP_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
  Setting attribute of root '/': 'target_library' = /home/abc586/freepdk-45nm/stdcells.lib
@file(genus_synthesis.tcl) 45: set_db link_library /home/abc586/freepdk-45nm/stdcells.lib
  Setting attribute of root '/': 'link_library' = /home/abc586/freepdk-45nm/stdcells.lib
@file(genus_synthesis.tcl) 53: read_hdl -f ${DESIGN}
	initial begin
	      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '../../src/picorv32.v' on line 206, column 8.
        : The following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
@file(genus_synthesis.tcl) 54: elaborate ${TOP_DESIGN}
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'picorv32' from file '../../src/picorv32.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'picorv32' with default parameters value.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1277.
        : When multiple case item expressions match the case condition, only the statements associated with the first matching item are considered.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 6 in module 'picorv32' in file '../../src/picorv32.v' on line 1277.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1323.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 3 in module 'picorv32' in file '../../src/picorv32.v' on line 1323.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1506.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 3 in module 'picorv32' in file '../../src/picorv32.v' on line 1506.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1653.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 4 in module 'picorv32' in file '../../src/picorv32.v' on line 1653.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1662.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 5 in module 'picorv32' in file '../../src/picorv32.v' on line 1662.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1673.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 6 in module 'picorv32' in file '../../src/picorv32.v' on line 1673.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1682.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 7 in module 'picorv32' in file '../../src/picorv32.v' on line 1682.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '0' in module 'picorv32' in file '../../src/picorv32.v' on line 1707.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'pcpi_int_wait' in module 'picorv32' in file '../../src/picorv32.v' on line 325.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Set the hdl_preserve_unused_registers attribute to true to preserve the flip-flop or latch.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'mem_la_firstword_reg' in module 'picorv32' in file '../../src/picorv32.v' on line 390.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'last_mem_valid' in module 'picorv32' in file '../../src/picorv32.v' on line 390.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'next_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 430.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'prefetched_high_word' in module 'picorv32' in file '../../src/picorv32.v' on line 565.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'new_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 700.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_insn_addr' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_imm' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs1' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rs2' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'q_insn_rd' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_next' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_valid_insn' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_imm' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs1' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rs2' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cached_insn_rd' in module 'picorv32' in file '../../src/picorv32.v' on line 776.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_opcode' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_ascii_instr' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_imm' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rs1' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rs2' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_insn_rd' in module 'picorv32' in file '../../src/picorv32.v' on line 807.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'dbg_ascii_state' in module 'picorv32' in file '../../src/picorv32.v' on line 1181.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'alu_shr' in module 'picorv32' in file '../../src/picorv32.v' on line 1234.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'clear_prefetched_high_word_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1288.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'clear_prefetched_high_word' in module 'picorv32' in file '../../src/picorv32.v' on line 1290.
Warning : Removing unused register. [CDFG-508]
        : Removing unused latch register 'decoded_rs' in module 'picorv32' in file '../../src/picorv32.v' on line 1343.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_mask' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_pending' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'timer' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'decoder_trigger_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'decoder_pseudo_trigger_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_state' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'latched_trace' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_out_0_q' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_wait' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'alu_wait_2' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'mem_la_secondword' in module 'picorv32' in file '../../src/picorv32.v' on line 565.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_delay' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'irq_active' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs1val' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs2val' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs1val_valid' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'dbg_rs2val_valid' in module 'picorv32' in file '../../src/picorv32.v' on line 1397.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'picorv32'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            16             17                                      elaborate
@file(genus_synthesis.tcl) 56: current_design ${TOP_DESIGN}
@file(genus_synthesis.tcl) 59: create_clock -period "${myPeriod}" [get_ports $clk]
@file(genus_synthesis.tcl) 60: set_clock_uncertainty -setup ${CLK_UNC_SETUP} [get_clocks $clk]
@file(genus_synthesis.tcl) 61: set_clock_uncertainty -hold  ${CLK_UNC_HOLD} [get_clocks $clk]
@file(genus_synthesis.tcl) 64: set input_ports  [all_inputs]
@file(genus_synthesis.tcl) 65: set output_ports [all_outputs]
@file(genus_synthesis.tcl) 75: check_design
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                        67 
Unloaded Sequential Pin(s)               0 
Unloaded Combinational Pin(s)            1 
Assigns                                 24 
Undriven Port(s)                         2 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)          1011 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
Subdesigns with long module name         0 
Physical only instance(s)                0 
Logical only instance(s)                 0 

  Done Checking the design.
@file(genus_synthesis.tcl) 76: syn_gen
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 45 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'mem_addr_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[2]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[3]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[4]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[5]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[6]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[7]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[8]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[9]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[10]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[11]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[12]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[13]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[14]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[15]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[16]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[17]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[18]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[19]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[20]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[21]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[22]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[23]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[24]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[25]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[26]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[27]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[28]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[29]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[30]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'pcpi_insn_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_getq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_setq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_retirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_maskirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_waitirq_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'instr_timer_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'decoded_imm_j_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'compressed_instr_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_valid_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'eoi_reg[31]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'trace_valid_reg'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[0]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[1]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[2]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[3]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[4]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[5]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[6]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[7]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[8]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[9]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[10]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[11]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[12]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[13]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[14]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[15]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[16]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[17]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[18]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[19]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[20]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[21]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[22]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[23]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[24]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[25]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[26]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[27]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[28]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[29]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[30]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[31]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[32]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[33]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[34]'.
Info    : Replacing a dont care flip-flop with a logic constant 0. [GLO-24]
        : The instance is 'trace_data_reg[35]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'cpu_state_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'latched_compr_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'pcpi_timeout_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'do_waitirq_reg'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 117 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'picorv32' to generic gates using 'medium' effort.
  Setting attribute of design 'picorv32': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:40:14 (Mar14) |  180.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][0]'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][1]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][2]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][3]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][4]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][5]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][6]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][7]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][8]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][9]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][10]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][11]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][12]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][13]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][14]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][15]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][16]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][17]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][18]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][19]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][20]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][21]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][22]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][23]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][24]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][25]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][26]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][27]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][28]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][29]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][30]'.
Info    : Replacing a blocking flip-flop with a logic constant 0. [GLO-21]
        : The instance is 'cpuregs_reg[0][31]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 21 sequential instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'picorv32'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'picorv32'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_0_1247_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_1264_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_cpu_state_1731_8 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_mem_do_rinst_1731_8 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1832_6 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_op1_1840_6 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_out_1623_7 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_reg_out_1897_7 in module CDN_DP_region_c1.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c1 in picorv32':
	  (add_1564_33, add_1555_32)

Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_0_1247_3 in module CDN_DP_region_c1.
Warning : Use of 'parallel_case' pragma may hinder datapath resource sharing. [RTLOPT-54]
        : Multiplexor mux_alu_out_1264_3 in module CDN_DP_region_c1.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c2 in picorv32':
	  (add_1564_33, add_1555_32)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c3 in picorv32':
	  (add_1564_33, add_1555_32)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_c4 in picorv32':
	  (add_1564_33, add_1555_32)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'picorv32'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_next_pc_reg[0]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_next_pc_reg[0]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'reg_pc_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'reg_pc_reg[0]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 1 sequential instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 128 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -270 ps
Target path end-point (Pin: reg_next_pc_reg[30]/d)

PBS_Generic_Opt-Post - Elapsed_Time 207, CPU_Time 203.415509
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:40:14 (Mar14) |  180.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:25) |  00:03:24(00:03:27) | 100.0(100.0) |   17:43:41 (Mar14) |  254.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:40:14 (Mar14) |  180.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:25) |  00:03:24(00:03:27) |  99.5( 99.5) |   17:43:41 (Mar14) |  254.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:26) |  00:00:01(00:00:01) |   0.5(  0.5) |   17:43:42 (Mar14) |  254.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            2         -         -      8141     24681       180
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -     15446     30819       254
##>G:Misc                             206
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      209
##>========================================================================================

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
unloaded       mem_la_firstword_reg
unloaded       last_mem_valid
unloaded       next_insn_opcode
unloaded       mem_la_secondword
unloaded       prefetched_high_word
unloaded       dbg_insn_addr
unloaded       q_ascii_instr
unloaded       q_insn_imm
unloaded       q_insn_opcode
unloaded       q_insn_rs1
unloaded       q_insn_rs2
unloaded       q_insn_rd
unloaded       dbg_next
unloaded       dbg_valid_insn
unloaded       cached_ascii_instr
unloaded       cached_insn_imm
unloaded       cached_insn_opcode
unloaded       cached_insn_rs1
unloaded       cached_insn_rs2
unloaded       cached_insn_rd
unloaded       clear_prefetched_high_word_q
unloaded       irq_delay
unloaded       irq_active
unloaded       irq_mask
unloaded       irq_pending
unloaded       timer
unloaded       decoder_trigger_q
unloaded       decoder_pseudo_trigger_q
unloaded       dbg_rs1val
unloaded       dbg_rs2val
unloaded       dbg_rs1val_valid
unloaded       dbg_rs2val_valid
unloaded       irq_state
unloaded       latched_trace
unloaded       alu_out_0_q
unloaded       alu_wait
unloaded       alu_wait_2
constant 0     mem_addr_reg[0]
constant 0     mem_addr_reg[1]
constant 0     instr_getq_reg
constant 0     instr_setq_reg
constant 0     instr_retirq_reg
constant 0     instr_maskirq_reg
constant 0     instr_waitirq_reg
constant 0     instr_timer_reg
constant 0     decoded_imm_j_reg[0]
constant 0     compressed_instr_reg
constant 0     pcpi_valid_reg
constant 0     eoi_reg[0]
constant 0     eoi_reg[1]
constant 0     eoi_reg[2]
constant 0     eoi_reg[3]
constant 0     eoi_reg[4]
constant 0     eoi_reg[5]
constant 0     eoi_reg[6]
constant 0     eoi_reg[7]
constant 0     eoi_reg[8]
constant 0     eoi_reg[9]
constant 0     eoi_reg[10]
constant 0     eoi_reg[11]
constant 0     eoi_reg[12]
constant 0     eoi_reg[13]
constant 0     eoi_reg[14]
constant 0     eoi_reg[15]
constant 0     eoi_reg[16]
constant 0     eoi_reg[17]
constant 0     eoi_reg[18]
constant 0     eoi_reg[19]
constant 0     eoi_reg[20]
constant 0     eoi_reg[21]
constant 0     eoi_reg[22]
constant 0     eoi_reg[23]
constant 0     eoi_reg[24]
constant 0     eoi_reg[25]
constant 0     eoi_reg[26]
constant 0     eoi_reg[27]
constant 0     eoi_reg[28]
constant 0     eoi_reg[29]
constant 0     eoi_reg[30]
constant 0     eoi_reg[31]
constant 0     trace_valid_reg
constant 0     cpu_state_reg[4]
constant 0     latched_compr_reg
constant 0     pcpi_timeout_reg
constant 0     do_waitirq_reg
unloaded       instr_ecall_ebreak_reg
unloaded       pcpi_insn_reg[0]
unloaded       pcpi_insn_reg[1]
unloaded       pcpi_insn_reg[2]
unloaded       pcpi_insn_reg[3]
unloaded       pcpi_insn_reg[4]
unloaded       pcpi_insn_reg[5]
unloaded       pcpi_insn_reg[6]
unloaded       pcpi_insn_reg[7]
unloaded       pcpi_insn_reg[8]
unloaded       pcpi_insn_reg[9]
unloaded       pcpi_insn_reg[10]
unloaded       pcpi_insn_reg[11]
unloaded       pcpi_insn_reg[12]
unloaded       pcpi_insn_reg[13]
unloaded       pcpi_insn_reg[14]
unloaded       pcpi_insn_reg[15]
unloaded       pcpi_insn_reg[16]
unloaded       pcpi_insn_reg[17]
unloaded       pcpi_insn_reg[18]
unloaded       pcpi_insn_reg[19]
unloaded       pcpi_insn_reg[20]
unloaded       pcpi_insn_reg[21]
unloaded       pcpi_insn_reg[22]
unloaded       pcpi_insn_reg[23]
unloaded       pcpi_insn_reg[24]
unloaded       pcpi_insn_reg[25]
unloaded       pcpi_insn_reg[26]
unloaded       pcpi_insn_reg[27]
unloaded       pcpi_insn_reg[28]
unloaded       pcpi_insn_reg[29]
unloaded       pcpi_insn_reg[30]
unloaded       pcpi_insn_reg[31]
unloaded       trace_data_reg[0]
unloaded       trace_data_reg[1]
unloaded       trace_data_reg[2]
unloaded       trace_data_reg[3]
unloaded       trace_data_reg[4]
unloaded       trace_data_reg[5]
unloaded       trace_data_reg[6]
unloaded       trace_data_reg[7]
unloaded       trace_data_reg[8]
unloaded       trace_data_reg[9]
unloaded       trace_data_reg[10]
unloaded       trace_data_reg[11]
unloaded       trace_data_reg[12]
unloaded       trace_data_reg[13]
unloaded       trace_data_reg[14]
unloaded       trace_data_reg[15]
unloaded       trace_data_reg[16]
unloaded       trace_data_reg[17]
unloaded       trace_data_reg[18]
unloaded       trace_data_reg[19]
unloaded       trace_data_reg[20]
unloaded       trace_data_reg[21]
unloaded       trace_data_reg[22]
unloaded       trace_data_reg[23]
unloaded       trace_data_reg[24]
unloaded       trace_data_reg[25]
unloaded       trace_data_reg[26]
unloaded       trace_data_reg[27]
unloaded       trace_data_reg[28]
unloaded       trace_data_reg[29]
unloaded       trace_data_reg[30]
unloaded       trace_data_reg[31]
unloaded       trace_data_reg[32]
unloaded       trace_data_reg[33]
unloaded       trace_data_reg[34]
unloaded       trace_data_reg[35]
unloaded       cpuregs_reg[0][0]
unloaded       cpuregs_reg[0][1]
unloaded       cpuregs_reg[0][2]
unloaded       cpuregs_reg[0][3]
unloaded       cpuregs_reg[0][4]
unloaded       cpuregs_reg[0][5]
unloaded       cpuregs_reg[0][6]
unloaded       cpuregs_reg[0][7]
unloaded       cpuregs_reg[0][8]
unloaded       cpuregs_reg[0][9]
unloaded       cpuregs_reg[0][10]
unloaded       cpuregs_reg[0][11]
unloaded       cpuregs_reg[0][12]
unloaded       cpuregs_reg[0][13]
unloaded       cpuregs_reg[0][14]
unloaded       cpuregs_reg[0][15]
unloaded       cpuregs_reg[0][16]
unloaded       cpuregs_reg[0][17]
unloaded       cpuregs_reg[0][18]
unloaded       cpuregs_reg[0][19]
unloaded       cpuregs_reg[0][20]
unloaded       cpuregs_reg[0][21]
unloaded       cpuregs_reg[0][22]
unloaded       cpuregs_reg[0][23]
unloaded       cpuregs_reg[0][24]
unloaded       cpuregs_reg[0][25]
unloaded       cpuregs_reg[0][26]
unloaded       cpuregs_reg[0][27]
unloaded       cpuregs_reg[0][28]
unloaded       cpuregs_reg[0][29]
unloaded       cpuregs_reg[0][30]
unloaded       cpuregs_reg[0][31]
merged         decoded_rs2_reg[1] merged with decoded_imm_j_reg[1]
merged         decoded_rs2_reg[2] merged with decoded_imm_j_reg[2]
merged         decoded_rs2_reg[3] merged with decoded_imm_j_reg[3]
merged         decoded_rs2_reg[4] merged with decoded_imm_j_reg[4]
merged         decoded_rs2_reg[0] merged with decoded_imm_j_reg[11]
merged         decoded_rs1_reg[0] merged with decoded_imm_j_reg[15]
merged         decoded_rs1_reg[1] merged with decoded_imm_j_reg[16]
merged         decoded_rs1_reg[2] merged with decoded_imm_j_reg[17]
merged         decoded_rs1_reg[3] merged with decoded_imm_j_reg[18]
merged         decoded_rs1_reg[4] merged with decoded_imm_j_reg[19]
merged         decoded_imm_j_reg[21] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[22] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[23] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[24] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[25] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[26] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[27] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[28] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[29] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[30] merged with decoded_imm_j_reg[20]
merged         decoded_imm_j_reg[31] merged with decoded_imm_j_reg[20]
constant 0     reg_next_pc_reg[0]
constant 0     reg_pc_reg[0]
unloaded       is_compare_reg
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'picorv32' to generic gates.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           228            261                                      syn_generic
@file(genus_synthesis.tcl) 77: report_timing -max_paths 150000 > ${RESULTS_DIR}/${TOP_DESIGN}_generic_timing.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
        : Use 'report timing -lint' for more information.
@file(genus_synthesis.tcl) 81: set paths [report_timing -from [all_registers] -to [all_registers] -logic_levels 1000 -logic_levels_tcl_list -max_paths 10000]
@file(genus_synthesis.tcl) 83: set fl [open syn_gen_paths.csv w]
@file(genus_synthesis.tcl) 84: foreach path $paths {puts $fl "[lindex $path 0], [lindex $path 1], [lindex $path 2]"}
@file(genus_synthesis.tcl) 85: report_timing -from [all_registers] -to [all_registers] -path_type summary -max_paths 10000 > syn_gen_summary.txt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
@file(genus_synthesis.tcl) 86: close $fl
@file(genus_synthesis.tcl) 89: syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'picorv32' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:40:14 (Mar14) |  180.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:25) |  00:03:24(00:03:27) |  71.6( 71.4) |   17:43:41 (Mar14) |  254.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:26) |  00:00:01(00:00:01) |   0.4(  0.3) |   17:43:42 (Mar14) |  254.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:48) |  00:01:20(00:01:22) |  28.0( 28.3) |   17:45:04 (Mar14) |  235.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:40:14 (Mar14) |  180.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:25) |  00:03:24(00:03:27) |  71.6( 71.1) |   17:43:41 (Mar14) |  254.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:26) |  00:00:01(00:00:01) |   0.4(  0.3) |   17:43:42 (Mar14) |  254.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:48) |  00:01:20(00:01:22) |  28.0( 28.2) |   17:45:04 (Mar14) |  235.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:49) |  00:00:00(00:00:01) |   0.0(  0.3) |   17:45:05 (Mar14) |  235.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 128 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  -269 ps
Target path end-point (Pin: reg_next_pc_reg[31]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 128 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                37715     -319 
            Worst cost_group: clk, WNS: -319.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -269     -320     -11%      200 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:  -316 ps
Target path end-point (Pin: reg_next_pc_reg[24]/D (DFF_X1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               32709     -335 
            Worst cost_group: clk, WNS: -335.5
            Path: latched_branch_reg/CK --> reg_next_pc_reg[29]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -316     -336      -4%      200 

PBS_Techmap-Global Mapping - Elapsed_Time 187, CPU_Time 185.36464500000005
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:40:14 (Mar14) |  180.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:25) |  00:03:24(00:03:27) |  43.4( 43.3) |   17:43:41 (Mar14) |  254.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:26) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:43:42 (Mar14) |  254.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:48) |  00:01:20(00:01:22) |  17.0( 17.2) |   17:45:04 (Mar14) |  235.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:49) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:45:05 (Mar14) |  235.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:07(00:08:56) |  00:03:05(00:03:07) |  39.4( 39.1) |   17:48:12 (Mar14) |  245.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/picorv32/fv_map.fv.json' for netlist 'fv/picorv32/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/picorv32/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 5, CPU_Time 5.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:40:14 (Mar14) |  180.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:25) |  00:03:24(00:03:27) |  43.0( 42.9) |   17:43:41 (Mar14) |  254.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:26) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:43:42 (Mar14) |  254.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:48) |  00:01:20(00:01:22) |  16.8( 17.0) |   17:45:04 (Mar14) |  235.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:49) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:45:05 (Mar14) |  235.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:07(00:08:56) |  00:03:05(00:03:07) |  39.0( 38.7) |   17:48:12 (Mar14) |  245.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:09:01) |  00:00:05(00:00:05) |   1.1(  1.0) |   17:48:17 (Mar14) |  241.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:40:14 (Mar14) |  180.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:25) |  00:03:24(00:03:27) |  43.0( 42.9) |   17:43:41 (Mar14) |  254.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:26) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:43:42 (Mar14) |  254.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:48) |  00:01:20(00:01:22) |  16.8( 17.0) |   17:45:04 (Mar14) |  235.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:49) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:45:05 (Mar14) |  235.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:07(00:08:56) |  00:03:05(00:03:07) |  39.0( 38.7) |   17:48:12 (Mar14) |  245.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:09:01) |  00:00:05(00:00:05) |   1.1(  1.0) |   17:48:17 (Mar14) |  241.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:09:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:48:17 (Mar14) |  241.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:picorv32 ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:40:14 (Mar14) |  180.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:25) |  00:03:24(00:03:27) |  42.8( 42.7) |   17:43:41 (Mar14) |  254.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:26) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:43:42 (Mar14) |  254.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:48) |  00:01:20(00:01:22) |  16.7( 16.9) |   17:45:04 (Mar14) |  235.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:49) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:45:05 (Mar14) |  235.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:07(00:08:56) |  00:03:05(00:03:07) |  38.8( 38.6) |   17:48:12 (Mar14) |  245.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:09:01) |  00:00:05(00:00:05) |   1.0(  1.0) |   17:48:17 (Mar14) |  241.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:09:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:48:17 (Mar14) |  241.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:14(00:09:03) |  00:00:02(00:00:02) |   0.4(  0.4) |   17:48:19 (Mar14) |  241.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                 32708     -335   -319850         0        0
            Worst cost_group: clk, WNS: -335.5
            Path: latched_branch_reg/CK --> reg_next_pc_reg[29]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                32708     -335   -319850         0        0
            Worst cost_group: clk, WNS: -335.5
            Path: latched_branch_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                32859     -302   -332489         0        0
            Worst cost_group: clk, WNS: -302.4
            Path: reg_op2_reg[9]/CK --> alu_out_q_reg[29]/D
 incr_delay                32915     -297   -331826         0        0
            Worst cost_group: clk, WNS: -297.0
            Path: reg_op2_reg[8]/CK --> latched_branch_reg/D
 incr_delay                32931     -294   -331919         0        0
            Worst cost_group: clk, WNS: -294.5
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                32961     -291   -338206         0        0
            Worst cost_group: clk, WNS: -291.8
            Path: reg_op2_reg[9]/CK --> alu_out_q_reg[27]/D
 incr_delay                32967     -291   -338163         0        0
            Worst cost_group: clk, WNS: -291.3
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       432  (      118 /      123 )  1.48
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       121  (        0 /        0 )  0.00
    plc_st_fence       121  (        0 /        0 )  0.00
        plc_star       121  (        0 /        0 )  0.00
      plc_laf_st       121  (        0 /        0 )  0.00
 plc_laf_st_fence       121  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       252  (       43 /       45 )  1.18
   plc_laf_lo_st       113  (        0 /        0 )  0.00
       plc_lo_st       113  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                  32967     -291   -338163         0        0
            Worst cost_group: clk, WNS: -291.3
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 incr_tns                  33030     -290   -320564         0        0
            Worst cost_group: clk, WNS: -290.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 incr_tns                  33030     -290   -320564         0        0
            Worst cost_group: clk, WNS: -290.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz      5625  (      522 /     1224 )  21.41
   plc_laf_lo_st      5103  (        0 /        0 )  0.02
       plc_lo_st      5103  (        0 /        0 )  0.01
            fopt      5103  (        0 /        0 )  0.65
       crit_dnsz      2842  (      406 /      957 )  11.53
             dup      4697  (        1 /        2 )  0.66
        setup_dn      4696  (        1 /       19 )  0.18

PBS_TechMap-Postmap Cleanup - Elapsed_Time 40, CPU_Time 39.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:40:14 (Mar14) |  180.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:25) |  00:03:24(00:03:27) |  39.6( 39.4) |   17:43:41 (Mar14) |  254.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:26) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:43:42 (Mar14) |  254.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:48) |  00:01:20(00:01:22) |  15.5( 15.6) |   17:45:04 (Mar14) |  235.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:49) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:45:05 (Mar14) |  235.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:07(00:08:56) |  00:03:05(00:03:07) |  35.9( 35.6) |   17:48:12 (Mar14) |  245.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:09:01) |  00:00:05(00:00:05) |   1.0(  1.0) |   17:48:17 (Mar14) |  241.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:09:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:48:17 (Mar14) |  241.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:14(00:09:03) |  00:00:02(00:00:02) |   0.4(  0.4) |   17:48:19 (Mar14) |  241.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:53(00:09:43) |  00:00:39(00:00:40) |   7.5(  7.6) |   17:48:59 (Mar14) |  245.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:58) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:40:14 (Mar14) |  180.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:41(00:04:25) |  00:03:24(00:03:27) |  39.6( 39.4) |   17:43:41 (Mar14) |  254.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:42(00:04:26) |  00:00:01(00:00:01) |   0.2(  0.2) |   17:43:42 (Mar14) |  254.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:48) |  00:01:20(00:01:22) |  15.5( 15.6) |   17:45:04 (Mar14) |  235.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:05:02(00:05:49) |  00:00:00(00:00:01) |   0.0(  0.2) |   17:45:05 (Mar14) |  235.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:07(00:08:56) |  00:03:05(00:03:07) |  35.9( 35.6) |   17:48:12 (Mar14) |  245.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:09:01) |  00:00:05(00:00:05) |   1.0(  1.0) |   17:48:17 (Mar14) |  241.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:12(00:09:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:48:17 (Mar14) |  241.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:14(00:09:03) |  00:00:02(00:00:02) |   0.4(  0.4) |   17:48:19 (Mar14) |  241.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:53(00:09:43) |  00:00:39(00:00:40) |   7.5(  7.6) |   17:48:59 (Mar14) |  245.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:08:53(00:09:43) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:48:59 (Mar14) |  245.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     15446     30819       235
##>M:Pre Cleanup                        0         -         -     15446     30819       235
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      5         -         -     11900     17430       241
##>M:Const Prop                         0      -335    319850     11900     17430       241
##>M:Cleanup                           40      -290    320564     12045     17635       245
##>M:MBCI                               0         -         -     12045     17635       245
##>M:Misc                             190
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      235
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'picorv32'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           384            318                                      syn_map
@file(genus_synthesis.tcl) 90: syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'picorv32' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 33030     -290   -320564         0        0
            Worst cost_group: clk, WNS: -290.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 const_prop                33030     -290   -320564         0        0
            Worst cost_group: clk, WNS: -290.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 simp_cc_inputs            33028     -290   -320557         0        0
            Worst cost_group: clk, WNS: -290.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 hi_fo_buf                 33028     -290   -320557         0        0
            Worst cost_group: clk, WNS: -290.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                33028     -290   -320557         0        0
            Worst cost_group: clk, WNS: -290.9
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33110     -285   -347384         0        0
            Worst cost_group: clk, WNS: -285.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33165     -282   -344428         0        0
            Worst cost_group: clk, WNS: -282.1
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33179     -280   -344444         0        0
            Worst cost_group: clk, WNS: -280.7
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                33224     -277   -340139         0        0
            Worst cost_group: clk, WNS: -277.6
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[18]/D
 incr_delay                33244     -276   -340277         0        0
            Worst cost_group: clk, WNS: -276.0
            Path: reg_op1_reg[0]/CK --> alu_out_q_reg[27]/D
 incr_delay                33249     -275   -340272         0        0
            Worst cost_group: clk, WNS: -275.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[18]/D
 incr_delay                33251     -275   -340273         0        0
            Worst cost_group: clk, WNS: -275.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[18]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       369  (       65 /       86 )  2.03
       crit_upsz       347  (       31 /       34 )  0.78
       crit_slew       185  (        7 /       11 )  0.38
        setup_dn       159  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       159  (        0 /        0 )  0.00
    plc_st_fence       159  (        0 /        0 )  0.00
        plc_star       159  (        0 /        0 )  0.00
      plc_laf_st       159  (        0 /        0 )  0.00
 plc_laf_st_fence       159  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st       159  (        0 /        0 )  0.00
       plc_lo_st       159  (        0 /        0 )  0.00
            fopt       159  (        0 /        0 )  0.01
       crit_swap       159  (        0 /        0 )  0.16
       mux2_swap       159  (        0 /        0 )  0.00
       crit_dnsz       210  (        1 /        1 )  0.43
       load_swap       178  (        0 /        0 )  0.09
            fopt       216  (        8 /        9 )  0.70
        setup_dn       181  (        0 /        0 )  0.00
       load_isol       448  (       70 /       70 )  3.61
       load_isol       215  (        0 /        0 )  0.51
        move_for       280  (        6 /        6 )  0.41
        move_for       231  (        0 /        1 )  0.23
          rem_bi       256  (        1 /        4 )  0.09
         offload       241  (        0 /        1 )  0.04
          rem_bi       314  (        5 /       30 )  0.88
         offload       260  (        4 /        4 )  0.81
           phase       245  (        0 /        0 )  0.00
        in_phase       245  (        0 /        0 )  0.00
       merge_bit       256  (        7 /        9 )  0.27
     merge_idrvr       195  (        0 /        0 )  0.00
     merge_iload       195  (        0 /        0 )  0.00
    merge_idload       179  (        1 /        1 )  0.02
      merge_drvr       173  (        0 /        0 )  0.00
      merge_load       173  (        0 /        0 )  0.00
          decomp       173  (        0 /        0 )  0.27
        p_decomp       210  (        1 /        1 )  0.15
        levelize       208  (        0 /        0 )  0.00
        mb_split       208  (        0 /        0 )  0.00
             dup       209  (        2 /        2 )  0.30
      mux_retime       176  (        0 /        0 )  0.00
         buf2inv       176  (        0 /        0 )  0.00
             exp        29  (        5 /       18 )  0.34
       gate_deco        42  (        0 /        0 )  0.54
       gcomp_tim       183  (        4 /        5 )  1.67
  inv_pair_2_buf       196  (        0 /        0 )  0.01

 incr_delay                33287     -274   -315575         0        0
            Worst cost_group: clk, WNS: -274.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[30]/D
 incr_delay                33337     -273   -315513         0        0
            Worst cost_group: clk, WNS: -273.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                33549     -268   -315487         0        0
            Worst cost_group: clk, WNS: -268.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33677     -264   -315677         0        0
            Worst cost_group: clk, WNS: -264.7
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                33697     -264   -315665         0        0
            Worst cost_group: clk, WNS: -264.4
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[26]/D
 incr_delay                33705     -263   -315676         0        0
            Worst cost_group: clk, WNS: -263.7
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[31]/D
 incr_delay                33703     -263   -320313         0        0
            Worst cost_group: clk, WNS: -263.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[27]/D
 incr_delay                33721     -262   -320274         0        0
            Worst cost_group: clk, WNS: -262.7
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[21]/D
 incr_delay                33735     -262   -320265         0        0
            Worst cost_group: clk, WNS: -262.6
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[21]/D
 incr_delay                33740     -262   -320268         0        0
            Worst cost_group: clk, WNS: -262.4
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[21]/D
 incr_delay                33741     -262   -320136         0        0
            Worst cost_group: clk, WNS: -262.4
            Path: latched_store_reg/CK --> reg_next_pc_reg[27]/D
 incr_delay                33766     -261   -320712         0        0
            Worst cost_group: clk, WNS: -261.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[29]/D
 incr_delay                33771     -261   -320699         0        0
            Worst cost_group: clk, WNS: -261.1
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[27]/D
 incr_delay                33785     -260   -320692         0        0
            Worst cost_group: clk, WNS: -260.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[19]/D
 incr_delay                33793     -260   -320771         0        0
            Worst cost_group: clk, WNS: -260.0
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[27]/D
 incr_delay                33796     -259   -320756         0        0
            Worst cost_group: clk, WNS: -259.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[19]/D
 incr_delay                33788     -259   -320726         0        0
            Worst cost_group: clk, WNS: -259.7
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[26]/D
 incr_delay                33901     -256   -320422         0        0
            Worst cost_group: clk, WNS: -256.8
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33930     -254   -320543         0        0
            Worst cost_group: clk, WNS: -254.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[30]/D
 incr_delay                33946     -254   -320528         0        0
            Worst cost_group: clk, WNS: -254.2
            Path: latched_stalu_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33946     -254   -320528         0        0
            Worst cost_group: clk, WNS: -254.2
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33977     -253   -320490         0        0
            Worst cost_group: clk, WNS: -253.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220       112  (       29 /      100 )  24.72
        crr_glob       185  (       23 /       29 )  1.74
         crr_200       112  (       40 /       99 )  6.05
        crr_glob       196  (       36 /       40 )  0.59
         crr_300        68  (       23 /       56 )  4.33
        crr_glob       127  (       19 /       23 )  0.40
         crr_400        45  (       10 /       39 )  3.88
        crr_glob       122  (        7 /       10 )  0.30
         crr_111        82  (       18 /       75 )  10.97
        crr_glob       127  (        7 /       18 )  1.00
         crr_210        48  (        8 /       41 )  5.60
        crr_glob        84  (        1 /        8 )  0.46
         crr_110       199  (       82 /      185 )  15.49
        crr_glob       397  (       68 /       82 )  1.53
         crr_101       131  (       40 /      116 )  8.33
        crr_glob       186  (       35 /       40 )  0.79
         crr_201       139  (       51 /      124 )  11.37
        crr_glob       343  (       44 /       51 )  0.95
         crr_211        48  (        6 /       42 )  8.23
        crr_glob        74  (        0 /        6 )  0.61
        crit_msz       191  (       41 /       52 )  1.18
       crit_upsz        90  (        0 /        0 )  0.18
       crit_slew        90  (        0 /        6 )  0.20
        setup_dn       181  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        90  (        0 /        0 )  0.00
    plc_st_fence        90  (        0 /        0 )  0.00
        plc_star        90  (        0 /        0 )  0.00
      plc_laf_st        90  (        0 /        0 )  0.00
 plc_laf_st_fence        90  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        90  (        0 /        0 )  0.00
            fopt       190  (        3 /        4 )  0.41
       crit_swap        90  (        0 /        0 )  0.05
       mux2_swap        90  (        0 /        0 )  0.00
       crit_dnsz        84  (        0 /        0 )  0.18
       load_swap        90  (        0 /        0 )  0.04
            fopt       190  (        3 /        4 )  0.41
        setup_dn       181  (        0 /        0 )  0.00
       load_isol       335  (       41 /       41 )  2.35
       load_isol       335  (       41 /       41 )  2.35
        move_for       158  (        1 /        2 )  0.19
        move_for       158  (        1 /        2 )  0.19
          rem_bi       154  (        0 /        6 )  0.22
         offload       154  (        0 /        1 )  0.21
          rem_bi       154  (        0 /        6 )  0.22
         offload       154  (        0 /        1 )  0.21
       merge_bit       128  (        6 /        8 )  0.15
     merge_idrvr        81  (        0 /        0 )  0.00
     merge_iload        81  (        0 /        0 )  0.00
    merge_idload        99  (        1 /        6 )  0.12
      merge_drvr        80  (        0 /        0 )  0.00
      merge_load        80  (        0 /        0 )  0.00
           phase        80  (        0 /        0 )  0.00
          decomp        80  (        0 /        0 )  0.12
        p_decomp        80  (        0 /        0 )  0.06
        levelize        80  (        0 /        1 )  0.02
        mb_split        80  (        0 /        0 )  0.00
        in_phase        80  (        0 /        0 )  0.00
             dup       111  (        1 /        1 )  0.12
      mux_retime       107  (        0 /        0 )  0.00
         buf2inv       107  (        0 /        0 )  0.00
             exp        14  (        3 /       10 )  0.24
       gate_deco        29  (        0 /        0 )  0.38
       gcomp_tim       206  (        6 /        6 )  1.71
  inv_pair_2_buf        84  (        0 /        0 )  0.01
 init_drc                  33977     -253   -320490         0        0
            Worst cost_group: clk, WNS: -253.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  33977     -253   -320490         0        0
            Worst cost_group: clk, WNS: -253.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_tns                  34802     -253   -290296         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_tns                  34850     -253   -275789         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_tns                  34850     -253   -275789         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt      7353  (       37 /       52 )  7.95
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz      7316  (      617 /     2983 )  55.32
       crit_upsz      6699  (      313 /     1201 )  24.44
   plc_laf_lo_st      6386  (        0 /        0 )  0.02
       plc_lo_st      6386  (        0 /        0 )  0.01
       crit_swap      6386  (       27 /      318 )  7.82
       mux2_swap      6359  (        0 /        0 )  0.15
       crit_dnsz      4464  (      348 /      894 )  14.94
       load_swap      6011  (        7 /      250 )  5.34
            fopt      6004  (       32 /       59 )  8.45
        setup_dn      5972  (        1 /       15 )  0.23
       load_isol      5971  (       70 /      201 )  47.40
       load_isol      5901  (       14 /       70 )  11.95
        move_for      5887  (       29 /       89 )  4.67
        move_for      5858  (        7 /       58 )  3.02
          rem_bi      5851  (       15 /       20 )  0.69
         offload      5836  (        1 /        6 )  0.54
          rem_bi      5835  (       58 /      167 )  5.69
         offload      5777  (       23 /      155 )  6.65
       merge_bit      5964  (       95 /      178 )  1.67
     merge_idrvr      5706  (        0 /        0 )  0.01
     merge_iload      5706  (        0 /        0 )  0.07
    merge_idload      5706  (        8 /       31 )  2.10
      merge_drvr      5698  (       13 /       47 )  3.18
      merge_load      5685  (        7 /       20 )  1.50
           phase      5678  (        0 /        0 )  0.02
          decomp      5678  (      102 /      140 )  21.53
        p_decomp      5576  (        2 /        4 )  13.05
        levelize      5574  (        0 /        3 )  0.35
        mb_split      5574  (        0 /        0 )  0.07
             dup      5574  (       17 /       70 )  4.73
      mux_retime      5557  (        0 /        0 )  0.02
       crr_local      5557  (       66 /      251 )  34.42
         buf2inv      5491  (        0 /        0 )  0.01

 init_area                 34850     -253   -275789         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 undup                     34832     -253   -275783         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_buf                   34697     -253   -275745         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_inv                   34347     -253   -275643         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 merge_bi                  34177     -253   -275186         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 merge_bi                  34170     -253   -275151         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_inv_qb                34047     -253   -275181         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 seq_res_area              34051     -253   -275167         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 io_phase                  34013     -253   -275119         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 gate_comp                 33923     -253   -275104         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 glob_area                 33913     -253   -275099         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 area_down                 33842     -253   -274893         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_buf                   33813     -253   -274866         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_inv                   33777     -253   -274783         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 merge_bi                  33762     -253   -274749         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 merge_bi                  33761     -253   -274749         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_inv_qb                33702     -253   -274171         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        30  (        9 /       20 )  0.45
         rem_buf       227  (       80 /      184 )  1.94
         rem_inv       618  (      200 /      476 )  5.41
        merge_bi       315  (      132 /      283 )  2.68
      rem_inv_qb       322  (        2 /        5 )  1.64
    seq_res_area        24  (        1 /        3 )  19.20
        io_phase       289  (       32 /      151 )  2.48
       gate_comp      1500  (       38 /       98 )  14.09
       gcomp_mog         7  (        0 /        0 )  1.88
       glob_area        34  (       20 /       34 )  5.90
       area_down       434  (       86 /      226 )  10.18
      size_n_buf         2  (        0 /        1 )  0.16
  gate_deco_area         0  (        0 /        0 )  0.02
         rem_buf       143  (       16 /       94 )  1.43
         rem_inv       338  (       24 /      208 )  3.14
        merge_bi       180  (       12 /      146 )  1.84
      rem_inv_qb       232  (        2 /        4 )  1.42

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                33702     -253   -274171         0        0
            Worst cost_group: clk, WNS: -253.3
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33714     -252   -274190         0        0
            Worst cost_group: clk, WNS: -252.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         8  (        0 /        7 )  1.99
        crr_glob        18  (        0 /        0 )  0.08
         crr_200         8  (        0 /        7 )  0.42
        crr_glob        18  (        0 /        0 )  0.03
         crr_300         6  (        0 /        5 )  0.36
        crr_glob        18  (        0 /        0 )  0.02
         crr_400         6  (        0 /        5 )  0.43
        crr_glob        18  (        0 /        0 )  0.03
         crr_111        14  (        0 /       13 )  2.04
        crr_glob        18  (        0 /        0 )  0.10
         crr_210         8  (        0 /        7 )  0.94
        crr_glob        18  (        0 /        0 )  0.05
         crr_110        14  (        0 /       13 )  1.25
        crr_glob        18  (        0 /        0 )  0.08
         crr_101        14  (        0 /       13 )  1.08
        crr_glob        18  (        0 /        0 )  0.07
         crr_201         8  (        0 /        7 )  0.86
        crr_glob        18  (        0 /        0 )  0.05
         crr_211         8  (        0 /        7 )  1.75
        crr_glob        18  (        0 /        0 )  0.07
        crit_msz        30  (        3 /        7 )  0.23
       crit_upsz        22  (        0 /        0 )  0.07
       crit_slew        22  (        0 /        3 )  0.13
        setup_dn        68  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        22  (        0 /        0 )  0.00
    plc_st_fence        22  (        0 /        0 )  0.00
        plc_star        22  (        0 /        0 )  0.00
      plc_laf_st        22  (        0 /        0 )  0.00
 plc_laf_st_fence        22  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        22  (        0 /        0 )  0.00
            fopt        91  (        3 /        3 )  0.20
       crit_swap        22  (        0 /        0 )  0.04
       mux2_swap        22  (        0 /        0 )  0.00
       crit_dnsz        28  (        0 /        0 )  0.08
       load_swap        22  (        0 /        0 )  0.03
            fopt        91  (        3 /        3 )  0.20
        setup_dn        68  (        0 /        0 )  0.00
       load_isol        55  (        2 /        2 )  0.30
       load_isol        55  (        2 /        2 )  0.30
        move_for        42  (        0 /        0 )  0.00
        move_for        42  (        0 /        0 )  0.00
          rem_bi        42  (        0 /        1 )  0.04
         offload        42  (        0 /        0 )  0.05
          rem_bi        42  (        0 /        1 )  0.04
         offload        42  (        0 /        0 )  0.05
       merge_bit        23  (        0 /        0 )  0.01
     merge_idrvr        21  (        0 /        0 )  0.00
     merge_iload        21  (        0 /        0 )  0.00
    merge_idload        21  (        0 /        0 )  0.00
      merge_drvr        21  (        0 /        0 )  0.00
      merge_load        21  (        0 /        0 )  0.00
           phase        21  (        0 /        0 )  0.00
          decomp        21  (        0 /        0 )  0.05
        p_decomp        21  (        0 /        0 )  0.05
        levelize        21  (        0 /        0 )  0.00
        mb_split        21  (        0 /        0 )  0.00
        in_phase        21  (        0 /        0 )  0.00
             dup        21  (        0 /        0 )  0.03
      mux_retime        21  (        0 /        0 )  0.00
         buf2inv        21  (        0 /        0 )  0.00
             exp         3  (        1 /        1 )  0.01
       gate_deco         2  (        0 /        0 )  0.03
       gcomp_tim        53  (        0 /        0 )  0.48
  inv_pair_2_buf        25  (        0 /        0 )  0.00
 init_drc                  33714     -252   -274190         0        0
            Worst cost_group: clk, WNS: -252.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  33714     -252   -274190         0        0
            Worst cost_group: clk, WNS: -252.9
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_tns                  33951     -252   -269274         0        0
            Worst cost_group: clk, WNS: -252.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_tns                  33951     -252   -269274         0        0
            Worst cost_group: clk, WNS: -252.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt      1912  (        7 /       15 )  3.48
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz      1905  (      124 /      853 )  15.82
       crit_upsz      1781  (       90 /      449 )  8.44
   plc_laf_lo_st      1691  (        0 /        0 )  0.01
       plc_lo_st      1691  (        0 /        0 )  0.00
       crit_swap      1691  (        9 /       79 )  2.29
       mux2_swap      1682  (        0 /        0 )  0.05
       crit_dnsz      2336  (      199 /      452 )  8.95
       load_swap      1483  (        0 /      130 )  3.53
            fopt      1483  (        4 /       13 )  3.54
        setup_dn      1479  (        0 /        0 )  0.02
       load_isol      1479  (       48 /      104 )  17.61
       load_isol      1431  (        1 /       35 )  6.81
        move_for      1430  (       19 /       51 )  3.15
        move_for      1411  (       12 /       29 )  1.70
          rem_bi      1399  (        2 /        4 )  0.20
         offload      1397  (        0 /        2 )  0.19
          rem_bi      1397  (       13 /       49 )  2.26
         offload      1384  (        5 /       56 )  3.25
       merge_bit      1452  (       25 /       54 )  0.56
     merge_idrvr      1362  (        0 /        0 )  0.00
     merge_iload      1362  (        0 /        0 )  0.03
    merge_idload      1362  (        1 /       10 )  1.08
      merge_drvr      1361  (        2 /       20 )  1.10
      merge_load      1359  (        1 /       10 )  0.88
           phase      1358  (        0 /        0 )  0.01
          decomp      1358  (       29 /       43 )  5.74
        p_decomp      1329  (        0 /        0 )  3.51
        levelize      1329  (        0 /        0 )  0.13
        mb_split      1329  (        0 /        0 )  0.03
             dup      1329  (        5 /       35 )  2.10
      mux_retime      1324  (        0 /        0 )  0.00
       crr_local      1324  (       29 /      251 )  39.24
         buf2inv      1295  (        0 /        0 )  0.00

 init_area                 33951     -252   -269274         0        0
            Worst cost_group: clk, WNS: -252.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 undup                     33945     -252   -269274         0        0
            Worst cost_group: clk, WNS: -252.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_buf                   33896     -252   -269120         0        0
            Worst cost_group: clk, WNS: -252.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 rem_inv                   33868     -252   -269090         0        0
            Worst cost_group: clk, WNS: -252.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 merge_bi                  33824     -252   -268934         0        0
            Worst cost_group: clk, WNS: -252.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 merge_bi                  33823     -252   -268934         0        0
            Worst cost_group: clk, WNS: -252.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 io_phase                  33804     -252   -268929         0        0
            Worst cost_group: clk, WNS: -252.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 gate_comp                 33786     -252   -268926         0        0
            Worst cost_group: clk, WNS: -252.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 glob_area                 33774     -252   -268299         0        0
            Worst cost_group: clk, WNS: -252.7
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 area_down                 33730     -252   -268164         0        0
            Worst cost_group: clk, WNS: -252.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[15]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup        29  (        3 /       18 )  0.48
         rem_buf       165  (       29 /      119 )  1.62
         rem_inv       288  (       17 /      156 )  2.87
        merge_bi       183  (       30 /      141 )  1.74
      rem_inv_qb       214  (        0 /        3 )  1.35
        io_phase       269  (       12 /      113 )  2.42
       gate_comp      1460  (        8 /       51 )  14.74
       gcomp_mog         7  (        0 /        0 )  2.06
       glob_area        31  (       14 /       31 )  4.67
       area_down       410  (       57 /      196 )  8.46
      size_n_buf         0  (        0 /        0 )  0.05
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                33730     -252   -268164         0        0
            Worst cost_group: clk, WNS: -252.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[15]/D
 incr_delay                33733     -252   -268171         0        0
            Worst cost_group: clk, WNS: -252.6
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D
 incr_delay                33734     -252   -268174         0        0
            Worst cost_group: clk, WNS: -252.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz       105  (        4 /       10 )  0.54
       crit_upsz        97  (        0 /        1 )  0.27
       crit_slew        97  (        0 /        4 )  0.28
        setup_dn        97  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        97  (        0 /        0 )  0.00
    plc_st_fence        97  (        0 /        0 )  0.00
        plc_star        97  (        0 /        0 )  0.00
      plc_laf_st        97  (        0 /        0 )  0.00
 plc_laf_st_fence        97  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        97  (        0 /        0 )  0.00
       plc_lo_st        97  (        0 /        0 )  0.00
            fopt        97  (        0 /        0 )  0.00
       crit_swap        97  (        0 /        0 )  0.03
       mux2_swap        97  (        0 /        0 )  0.00
       crit_dnsz       102  (        0 /        1 )  0.25
       load_swap        97  (        0 /        0 )  0.04
            fopt        97  (        0 /        1 )  0.17
        setup_dn        97  (        0 /        0 )  0.00
       load_isol        85  (        1 /        1 )  0.58
       load_isol        84  (        0 /        0 )  0.10
        move_for        84  (        0 /        0 )  0.07
        move_for        84  (        0 /        0 )  0.02
          rem_bi        84  (        0 /        0 )  0.00
         offload        84  (        0 /        0 )  0.00
          rem_bi        84  (        0 /        6 )  0.22
         offload        84  (        0 /        0 )  0.26
           phase        84  (        0 /        0 )  0.00
        in_phase        84  (        0 /        0 )  0.00
       merge_bit        93  (        0 /        0 )  0.04
     merge_idrvr        84  (        0 /        0 )  0.00
     merge_iload        84  (        0 /        0 )  0.00
    merge_idload        84  (        0 /        6 )  0.15
      merge_drvr        84  (        0 /        0 )  0.00
      merge_load        84  (        0 /        0 )  0.00
          decomp        84  (        0 /        0 )  0.09
        p_decomp        84  (        0 /        0 )  0.08
        levelize        84  (        0 /        0 )  0.00
        mb_split        84  (        0 /        0 )  0.00
             dup        84  (        0 /        0 )  0.12
      mux_retime        84  (        0 /        0 )  0.00
         buf2inv        84  (        0 /        0 )  0.00
             exp        11  (        0 /        3 )  0.08
       gate_deco         6  (        0 /        0 )  0.08
       gcomp_tim        81  (        0 /        0 )  0.65
  inv_pair_2_buf        84  (        0 /        0 )  0.01

 init_drc                  33734     -252   -268174         0        0
            Worst cost_group: clk, WNS: -252.5
            Path: latched_store_reg/CK --> reg_next_pc_reg[17]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'picorv32'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           697            715                                      syn_opt
@file(genus_synthesis.tcl) 91: report_timing -max_paths 150000 > ${RESULTS_DIR}/${TOP_DESIGN}_techmap_timing.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'picorv32'.
@file(genus_synthesis.tcl) 92: ungroup -flatten -all
@file(genus_synthesis.tcl) 94: update_names -verilog
Warning : Port names affected by change_names do not automatically get updated in written out SV wrapper module. [CHNM-108] [update_names]
        : If user is setting  write_sv_port_wrapper = true then the port names affected by usage of change_name  
    need to be updated manually in the written out SV wrapper module.
@file(genus_synthesis.tcl) 97: write_hdl -lec > ${RESULTS_DIR}/${TOP_DESIGN}_synthesized.v
@file(genus_synthesis.tcl) 98: write_sdc ${TOP_DESIGN} > ${RESULTS_DIR}/${TOP_DESIGN}.final.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
@file(genus_synthesis.tcl) 99: write_design -innovus -base_name ${TOP_DESIGN}_genus_xfer
Warning : Attribute design_process_node is not set for this design. [PHYS-1011]
        : Missing data.
        : When attribute design_process_node is not set to an appropriate integer value >=5 and <=250, then Innovus will assume its own default value for the design process node.
Exporting design data for 'picorv32' to ./picorv32_genus_xfer...
No loop breaker instances found (cdn_loop_breaker).
  Resetting attribute of root '/': 'hide_timing_condition_clones' = 
File .//picorv32_genus_xfer.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info: file .//picorv32_genus_xfer.default_emulate_constraint_mode.sdc has been written
Info: file .//picorv32_genus_xfer.default_emulate_constraint_mode.sdc has been written
** To load the database source ./picorv32_genus_xfer.invs_setup.tcl in an Innovus session.
** To load the database source ./picorv32_genus_xfer.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'picorv32' (command execution time mm:ss cpu = 00:03, real = 00:06).
.
@file(genus_synthesis.tcl) 100: exit
