Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jan 17 18:09:34 2022
| Host         : DESKTOP-HK49RQQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   270 |
|    Minimum number of control sets                        |   270 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1758 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   270 |
| >= 0 to < 4        |   238 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             313 |          153 |
| No           | No                    | Yes                    |             306 |          226 |
| No           | Yes                   | No                     |             160 |          104 |
| Yes          | No                    | No                     |             106 |           43 |
| Yes          | No                    | Yes                    |              22 |            6 |
| Yes          | Yes                   | No                     |              55 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                            Enable Signal                                           |                                          Set/Reset Signal                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  _mouse_screen/div26/clk26                       |                                                                                                    |                                                                                                    |                1 |              1 |         1.00 |
|  _reset/rst_16                                   |                                                                                                    | _reset/rst_15                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_42                                   |                                                                                                    | _reset/rst_41                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_24                                   |                                                                                                    | _reset/rst_23                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_38                                   |                                                                                                    | _reset/rst_37                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_44                                   |                                                                                                    | _reset/rst_43                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_10                                   |                                                                                                    | _reset/rst_9                                                                                       |                1 |              1 |         1.00 |
|  _reset/rst_14                                   |                                                                                                    | _reset/rst_13                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_22                                   |                                                                                                    | _reset/rst_21                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_30                                   |                                                                                                    | _reset/rst_29                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_26                                   |                                                                                                    | _reset/rst_25                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_12                                   |                                                                                                    | _reset/rst_11                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_32                                   |                                                                                                    | _reset/rst_31                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_36                                   |                                                                                                    | _reset/rst_35                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_34                                   |                                                                                                    | _reset/rst_33                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_0                                    |                                                                                                    | _reset/rst                                                                                         |                1 |              1 |         1.00 |
|  _reset/rst_18                                   |                                                                                                    | _reset/rst_17                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_28                                   |                                                                                                    | _reset/rst_27                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_2                                    |                                                                                                    | _reset/rst_1                                                                                       |                1 |              1 |         1.00 |
|  _reset/rst_4                                    |                                                                                                    | _reset/rst_3                                                                                       |                1 |              1 |         1.00 |
|  _reset/rst_40                                   |                                                                                                    | _reset/rst_39                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_20                                   |                                                                                                    | _reset/rst_19                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_50                                   |                                                                                                    | _reset/rst_49                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_90                                   |                                                                                                    | _reset/rst_89                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_8                                    |                                                                                                    | _reset/rst_7                                                                                       |                1 |              1 |         1.00 |
|  _reset/rst_62                                   |                                                                                                    | _reset/rst_61                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_88                                   |                                                                                                    | _reset/rst_87                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_6                                    |                                                                                                    | _reset/rst_5                                                                                       |                1 |              1 |         1.00 |
|  _reset/rst_54                                   |                                                                                                    | _reset/rst_53                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_80                                   |                                                                                                    | _reset/rst_79                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_52                                   |                                                                                                    | _reset/rst_51                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_86                                   |                                                                                                    | _reset/rst_85                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_60                                   |                                                                                                    | _reset/rst_59                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_56                                   |                                                                                                    | _reset/rst_55                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_46                                   |                                                                                                    | _reset/rst_45                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_78                                   |                                                                                                    | _reset/rst_77                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_70                                   |                                                                                                    | _reset/rst_69                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_74                                   |                                                                                                    | _reset/rst_73                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_64                                   |                                                                                                    | _reset/rst_63                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_66                                   |                                                                                                    | _reset/rst_65                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_68                                   |                                                                                                    | _reset/rst_67                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_76                                   |                                                                                                    | _reset/rst_75                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_58                                   |                                                                                                    | _reset/rst_57                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_84                                   |                                                                                                    | _reset/rst_83                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_48                                   |                                                                                                    | _reset/rst_47                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_72                                   |                                                                                                    | _reset/rst_71                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_82                                   |                                                                                                    | _reset/rst_81                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_92                                   |                                                                                                    | _reset/rst_91                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_94                                   |                                                                                                    | _reset/rst_93                                                                                      |                1 |              1 |         1.00 |
|  _reset/rst_96                                   |                                                                                                    | _reset/rst_95                                                                                      |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[4]_0                         |                                                                                                    | _reset/y_shift_reg[4]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[5]_0                         |                                                                                                    | _reset/y_shift_reg[5]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[5]_0                         |                                                                                                    | _reset/x_shift_reg[5]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[6]_0                         |                                                                                                    | _reset/x_shift_reg[6]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[0]_0                         |                                                                                                    | _reset/y_shift_reg[0]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[2]_0                         |                                                                                                    | _reset/y_shift_reg[2]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[14]_0                        |                                                                                                    | _reset/x_shift_reg[14]_1                                                                           |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[3]_0                         |                                                                                                    | _reset/x_shift_reg[3]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[0]_0                         |                                                                                                    | _reset/x_shift_reg[0]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[12]_0                        |                                                                                                    | _reset/x_shift_reg[12]_1                                                                           |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[11]_0                        |                                                                                                    | _reset/x_shift_reg[11]_1                                                                           |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[4]_0                         |                                                                                                    | _reset/x_shift_reg[4]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[13]_0                        |                                                                                                    | _reset/x_shift_reg[13]_1                                                                           |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[10]_0                        |                                                                                                    | _reset/y_shift_reg[10]_1                                                                           |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[10]_0                        |                                                                                                    | _reset/x_shift_reg[10]_1                                                                           |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[12]_0                        |                                                                                                    | _reset/y_shift_reg[12]_1                                                                           |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[9]_0                         |                                                                                                    | _reset/x_shift_reg[9]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[13]_0                        |                                                                                                    | _reset/y_shift_reg[13]_1                                                                           |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[14]_0                        |                                                                                                    | _reset/y_shift_reg[14]_1                                                                           |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[7]_0                         |                                                                                                    | _reset/x_shift_reg[7]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[11]_0                        |                                                                                                    | _reset/y_shift_reg[11]_1                                                                           |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[1]_0                         |                                                                                                    | _reset/x_shift_reg[1]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[1]_0                         |                                                                                                    | _reset/y_shift_reg[1]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[2]_0                         |                                                                                                    | _reset/x_shift_reg[2]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/x_shift_reg[8]_0                         |                                                                                                    | _reset/x_shift_reg[8]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[3]_0                         |                                                                                                    | _reset/y_shift_reg[3]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[9]_0                         |                                                                                                    | _reset/y_shift_reg[9]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[7]_0                         |                                                                                                    | _reset/y_shift_reg[7]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[8]_0                         |                                                                                                    | _reset/y_shift_reg[8]_1                                                                            |                1 |              1 |         1.00 |
|  _reset/y_shift_reg[6]_0                         |                                                                                                    | _reset/y_shift_reg[6]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[7]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[6]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_16                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_33                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_42                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_43                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_24                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_38                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_41                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_15                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_44                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_10                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_11                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_23                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_13                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_37                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_14                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_22                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_30                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_26                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_12                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_32                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_25                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_36                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_17                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_39                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_1                                                                                       |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_27                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_34                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_0                                                                                       |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_18                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_3                                                                                       |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_31                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_21                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_28                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_35                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst                                                                                         |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_2                                                                                       |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_4                                                                                       |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_40                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_19                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_20                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_29                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_89                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_50                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_90                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_8                                                                                       |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_62                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_65                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_88                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_77                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_6                                                                                       |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_45                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_5                                                                                       |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_54                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_69                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_71                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_55                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_63                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_80                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_52                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_49                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_81                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_85                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_86                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_60                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_61                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_56                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_51                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_46                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_7                                                                                       |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_78                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_70                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_74                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_53                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_64                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_66                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_68                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_75                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_76                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_58                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_83                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_84                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_48                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_57                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_59                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_67                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_72                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_87                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_47                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_9                                                                                       |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_82                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_79                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_91                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_92                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_73                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_93                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_94                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_95                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/rst_96                                                                                      |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[4]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[4]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[5]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[0]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[5]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[5]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[6]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[13]_1                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[0]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[0]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[1]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[2]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[11]_1                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[14]_0                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[3]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[0]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[12]_0                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[2]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[14]_1                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[11]_0                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[1]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[10]_1                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[12]_1                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[4]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[6]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[7]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[8]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[13]_0                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[4]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[10]_0                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[3]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[10]_1                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[11]_1                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[10]_0                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[12]_0                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[12]_1                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[9]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[9]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[13]_0                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[13]_1                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[14]_0                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[7]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[11]_0                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[1]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[14]_1                                                                           |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[1]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[2]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[2]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/x_shift_reg[8]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[3]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[3]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[9]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[5]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[6]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[7]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[9]_1                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[8]_0                                                                            |                1 |              1 |         1.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | _reset/y_shift_reg[8]_1                                                                            |                1 |              1 |         1.00 |
|  clk_25MHz                                       |                                                                                                    | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/clk_inter0                   |                1 |              4 |         4.00 |
|  clk_25MHz                                       |                                                                                                    | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/data_inter0                  |                1 |              4 |         4.00 |
|  clk_25MHz                                       | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/shift_frame                  | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/reset_bit_count              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                   | _r_onepulse/E[0]                                                                                   | next_move[2]_i_1_n_0                                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                   | next_animation_counter[7]_i_2_n_0                                                                  | next_animation_counter[7]_i_1_n_0                                                                  |                3 |              5 |         1.67 |
|  clk_25MHz                                       | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/FSM_onehot_state_reg[0]_1    | rst_IBUF                                                                                           |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                                   | _r_onepulse/state_reg[2]_rep_0[0]                                                                  |                                                                                                    |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG                                   | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/E[0]                                           |                                                                                                    |                2 |              6 |         3.00 |
|  clk_25MHz                                       | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/rst                          |                                                                                                    |                2 |              7 |         3.50 |
|  clk_25MHz                                       | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                3 |              7 |         2.33 |
|  clk_25MHz                                       | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/load_rx_data                 |                                                                                                    |                2 |              8 |         4.00 |
|  clk_25MHz                                       | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/E[0]                         | rst_IBUF                                                                                           |                3 |              8 |         2.67 |
|  clk_25MHz                                       | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/FSM_onehot_state_reg[0]_0[0] | rst_IBUF                                                                                           |                2 |              8 |         4.00 |
|  clk_25MHz                                       | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/tx_data[7]_i_1_n_0                             |                                                                                                    |                3 |              8 |         2.67 |
|  _seven_segment_controler/_led_clock_divider/CLK |                                                                                                    | rst_IBUF                                                                                           |                3 |              9 |         3.00 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    |                                                                                                    |                3 |             10 |         3.33 |
|  clk_25MHz                                       |                                                                                                    | _mouse_screen/vga/pixel_cnt[9]_i_1_n_0                                                             |                5 |             10 |         2.00 |
|  clk_25MHz                                       | _mouse_screen/vga/line_cnt                                                                         | _mouse_screen/vga/line_cnt[9]_i_1_n_0                                                              |                5 |             10 |         2.00 |
|  clk_25MHz                                       | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                                                                    |                2 |             10 |         5.00 |
|  clk_25MHz                                       | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                   |                                                                                                    | next_move[2]_i_1_n_0                                                                               |                8 |             11 |         1.38 |
|  clk_25MHz                                       | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/x_new_reg_n_0                                  |                                                                                                    |                3 |             12 |         4.00 |
|  clk_25MHz                                       | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/y_new_reg_n_0                                  |                                                                                                    |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                                   | CEA2                                                                                               |                                                                                                    |               12 |             13 |         1.08 |
|  clk_25MHz                                       | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/Inst_Ps2Interface/clear                        |                4 |             14 |         3.50 |
|  clk_25MHz                                       |                                                                                                    | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/reset_timeout_cnt                              |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG                                   | next_move[2]_i_1_n_0                                                                               |                                                                                                    |                9 |             24 |         2.67 |
|  clk_25MHz                                       |                                                                                                    | _mouse_screen/mouse_controller_inst/mouse_ctrl_inst/reset_periodic_check_cnt                       |                4 |             26 |         6.50 |
|  clk_25MHz                                       |                                                                                                    |                                                                                                    |               17 |             38 |         2.24 |
|  clk_25MHz                                       |                                                                                                    | rst_IBUF                                                                                           |               18 |             61 |         3.39 |
|  pb_debounced_delay_reg_i_1_n_0                  |                                                                                                    | rst_IBUF                                                                                           |               49 |             80 |         1.63 |
|  clk_IBUF_BUFG                                   |                                                                                                    |                                                                                                    |              132 |            266 |         2.02 |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


