{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639245394897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639245394897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 01:56:34 2021 " "Processing started: Sun Dec 12 01:56:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639245394897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639245394897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cam_proj -c cam_proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off cam_proj -c cam_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639245394897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1639245395221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/synt/fifo_1024x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/fifo_1024x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1024x16 " "Found entity 1: fifo_1024x16" {  } { { "../code/synt/fifo_1024x16.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/fifo_1024x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395330 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(166) " "Verilog HDL warning at sdram_controller.v(166): extended using \"x\" or \"z\"" {  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1639245395351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/synt/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../code/synt/sdram_controller.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/sdram_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/lcd/tft_ili9341_spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/lcd/tft_ili9341_spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tft_ili9341_spi " "Found entity 1: tft_ili9341_spi" {  } { { "../code/lcd/tft_ili9341_spi.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341_spi.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/lcd/tft_ili9341.sv 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/lcd/tft_ili9341.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tft_ili9341 " "Found entity 1: tft_ili9341" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395372 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hellosoc_top.sv(55) " "Verilog HDL information at hellosoc_top.sv(55): always construct contains both blocking and non-blocking assignments" {  } { { "../code/lcd/hellosoc_top.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/hellosoc_top.sv" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639245395384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/lcd/hellosoc_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/lcd/hellosoc_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hellosoc_top " "Found entity 1: hellosoc_top" {  } { { "../code/lcd/hellosoc_top.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/hellosoc_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/synt/cam_config/sccb_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/cam_config/sccb_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCCB_interface " "Found entity 1: SCCB_interface" {  } { { "../code/synt/cam_config/SCCB_interface.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_config/SCCB_interface.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/synt/cam_config/ov7670_config_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/cam_config/ov7670_config_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config_rom " "Found entity 1: OV7670_config_rom" {  } { { "../code/synt/cam_config/OV7670_config_rom.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_config/OV7670_config_rom.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/synt/cam_config/ov7670_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/cam_config/ov7670_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 OV7670_config " "Found entity 1: OV7670_config" {  } { { "../code/synt/cam_config/OV7670_config.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_config/OV7670_config.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/synt/cam_config/camera_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/cam_config/camera_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_read " "Found entity 1: camera_read" {  } { { "../code/synt/cam_config/camera_read.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_config/camera_read.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/synt/cam_config/camera_configure.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/cam_config/camera_configure.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_configure " "Found entity 1: camera_configure" {  } { { "../code/synt/cam_config/camera_configure.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_config/camera_configure.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395446 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cam_wrp.v(56) " "Verilog HDL information at cam_wrp.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "../code/synt/cam_wrp.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_wrp.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639245395456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/synt/cam_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/synt/cam_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_wrp " "Found entity 1: cam_wrp" {  } { { "../code/synt/cam_wrp.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_wrp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395456 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cam_proj_top.v(233) " "Verilog HDL information at cam_proj_top.v(233): always construct contains both blocking and non-blocking assignments" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 233 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639245395458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/top/cam_proj_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/top/cam_proj_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cam_proj_top " "Found entity 1: cam_proj_top" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/gray_28x28/grayscale.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/gray_28x28/grayscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_v2 " "Found entity 1: pre_v2" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESULT result TOP.v(24) " "Verilog HDL Declaration information at TOP.v(24): object \"RESULT\" differs only in case from object \"result\" in the same scope" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1639245395490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/neuroset/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/neuroset/result.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/result.v" { { "Info" "ISGN_ENTITY_NAME" "1 result " "Found entity 1: result" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/neuroset/ramtomem.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/ramtomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorywork " "Found entity 1: memorywork" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/neuroset/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../code/neuroset/RAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/neuroset/maxpooling.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/maxpooling.v" { { "Info" "ISGN_ENTITY_NAME" "1 maxp " "Found entity 1: maxp" {  } { { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/neuroset/dense.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/dense.v" { { "Info" "ISGN_ENTITY_NAME" "1 dense " "Found entity 1: dense" {  } { { "../code/neuroset/dense.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/dense.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/neuroset/database.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/database.v" { { "Info" "ISGN_ENTITY_NAME" "1 database " "Found entity 1: database" {  } { { "../code/neuroset/database.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/database.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/neuroset/conv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/conv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_TOP " "Found entity 1: conv_TOP" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/neuroset/conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "../code/neuroset/conv.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/neuroset/border.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/border.v" { { "Info" "ISGN_ENTITY_NAME" "1 border " "Found entity 1: border" {  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/github/fpgaandcnn/verilog/code/neuroset/addressram.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/github/fpgaandcnn/verilog/code/neuroset/addressram.v" { { "Info" "ISGN_ENTITY_NAME" "1 addressRAM " "Found entity 1: addressRAM" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245395604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245395604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cam_proj_top " "Elaborating entity \"cam_proj_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639245396187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 cam_proj_top.v(153) " "Verilog HDL assignment warning at cam_proj_top.v(153): truncated value with size 32 to match size of target (24)" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245396194 "|cam_proj_top"}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245396242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1639245396242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_for_sdram_0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll_for_sdram_0\"" {  } { { "../top/cam_proj_top.v" "pll_for_sdram_0" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_for_sdram_0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_for_sdram_0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_for_sdram_0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_for_sdram_0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245396334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_for_sdram_0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_for_sdram_0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 12 " "Parameter \"clk3_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396335 ""}  } { { "pll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245396335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245396399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245396399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll_for_disp.v 1 1 " "Using design file pll_for_disp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll_for_disp " "Found entity 1: pll_for_disp" {  } { { "pll_for_disp.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll_for_disp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245396429 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1639245396429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_for_disp pll_for_disp:pll2 " "Elaborating entity \"pll_for_disp\" for hierarchy \"pll_for_disp:pll2\"" {  } { { "../top/cam_proj_top.v" "pll2" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_for_disp:pll2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_for_disp:pll2\|altpll:altpll_component\"" {  } { { "pll_for_disp.v" "altpll_component" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll_for_disp.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_for_disp:pll2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_for_disp:pll2\|altpll:altpll_component\"" {  } { { "pll_for_disp.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll_for_disp.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_for_disp:pll2\|altpll:altpll_component " "Instantiated megafunction \"pll_for_disp:pll2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 143 " "Parameter \"clk0_multiply_by\" = \"143\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_for_disp " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_for_disp\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396468 ""}  } { { "pll_for_disp.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll_for_disp.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245396468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_for_disp_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_for_disp_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_for_disp_altpll " "Found entity 1: pll_for_disp_altpll" {  } { { "db/pll_for_disp_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_for_disp_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245396523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245396523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_for_disp_altpll pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated " "Elaborating entity \"pll_for_disp_altpll\" for hierarchy \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_wrp cam_wrp:cam_wrp_0 " "Elaborating entity \"cam_wrp\" for hierarchy \"cam_wrp:cam_wrp_0\"" {  } { { "../top/cam_proj_top.v" "cam_wrp_0" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_enable_fifo cam_wrp.v(54) " "Verilog HDL or VHDL warning at cam_wrp.v(54): object \"wr_enable_fifo\" assigned a value but never read" {  } { { "../code/synt/cam_wrp.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_wrp.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1639245396539 "|cam_proj_top|cam_wrp:cam_wrp_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1024x16 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo " "Elaborating entity \"fifo_1024x16\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\"" {  } { { "../code/synt/cam_wrp.v" "input_fifo" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_wrp.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\"" {  } { { "../code/synt/fifo_1024x16.v" "dcfifo_component" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/fifo_1024x16.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\"" {  } { { "../code/synt/fifo_1024x16.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/fifo_1024x16.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245396635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396636 ""}  } { { "../code/synt/fifo_1024x16.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/fifo_1024x16.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245396636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_p0o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_p0o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_p0o1 " "Found entity 1: dcfifo_p0o1" {  } { { "db/dcfifo_p0o1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245396690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245396690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_p0o1 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated " "Elaborating entity \"dcfifo_p0o1\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_9ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_9ib " "Found entity 1: a_gray2bin_9ib" {  } { { "db/a_gray2bin_9ib.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/a_gray2bin_9ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245396710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245396710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_9ib cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_9ib\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|a_gray2bin_9ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_p0o1.tdf" "rdptr_g_gray2bin" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_877.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_877 " "Found entity 1: a_graycounter_877" {  } { { "db/a_graycounter_877.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/a_graycounter_877.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245396787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245396787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_877 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|a_graycounter_877:rdptr_g1p " "Elaborating entity \"a_graycounter_877\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|a_graycounter_877:rdptr_g1p\"" {  } { { "db/dcfifo_p0o1.tdf" "rdptr_g1p" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_4lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_4lc " "Found entity 1: a_graycounter_4lc" {  } { { "db/a_graycounter_4lc.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/a_graycounter_4lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245396857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245396857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_4lc cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|a_graycounter_4lc:wrptr_g1p " "Elaborating entity \"a_graycounter_4lc\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|a_graycounter_4lc:wrptr_g1p\"" {  } { { "db/dcfifo_p0o1.tdf" "wrptr_g1p" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_im31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_im31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_im31 " "Found entity 1: altsyncram_im31" {  } { { "db/altsyncram_im31.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_im31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245396921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245396921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_im31 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|altsyncram_im31:fifo_ram " "Elaborating entity \"altsyncram_im31\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|altsyncram_im31:fifo_ram\"" {  } { { "db/dcfifo_p0o1.tdf" "fifo_ram" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245396940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245396940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_p0o1.tdf" "rs_brp" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3e8 " "Found entity 1: alt_synch_pipe_3e8" {  } { { "db/alt_synch_pipe_3e8.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/alt_synch_pipe_3e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245396959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245396959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3e8 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_3e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_3e8\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_3e8:rs_dgwp\"" {  } { { "db/dcfifo_p0o1.tdf" "rs_dgwp" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245396992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245396992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_3e8:rs_dgwp\|dffpipe_ue9:dffpipe5 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_3e8:rs_dgwp\|dffpipe_ue9:dffpipe5\"" {  } { { "db/alt_synch_pipe_3e8.tdf" "dffpipe5" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/alt_synch_pipe_3e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245396992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4e8 " "Found entity 1: alt_synch_pipe_4e8" {  } { { "db/alt_synch_pipe_4e8.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/alt_synch_pipe_4e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245397022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245397022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4e8 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_4e8\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\"" {  } { { "db/dcfifo_p0o1.tdf" "ws_dgrp" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245397052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245397052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe7 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe7\"" {  } { { "db/alt_synch_pipe_4e8.tdf" "dffpipe7" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/alt_synch_pipe_4e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d66 " "Found entity 1: cmpr_d66" {  } { { "db/cmpr_d66.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/cmpr_d66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245397109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245397109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d66 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|cmpr_d66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_d66\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|cmpr_d66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_p0o1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245397167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245397167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|cmpr_c66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_c66\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|cmpr_c66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_p0o1.tdf" "rdempty_eq_comp1_msb" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245397230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245397230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"cam_wrp:cam_wrp_0\|fifo_1024x16:input_fifo\|dcfifo:dcfifo_component\|dcfifo_p0o1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_p0o1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hellosoc_top hellosoc_top:TFT " "Elaborating entity \"hellosoc_top\" for hierarchy \"hellosoc_top:TFT\"" {  } { { "../top/cam_proj_top.v" "TFT" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397241 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo_big.v 1 1 " "Using design file fifo_big.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_big " "Found entity 1: fifo_big" {  } { { "fifo_big.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/fifo_big.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245397277 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1639245397277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_big hellosoc_top:TFT\|fifo_big:fifo_tft " "Elaborating entity \"fifo_big\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\"" {  } { { "../code/lcd/hellosoc_top.sv" "fifo_tft" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/hellosoc_top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\"" {  } { { "fifo_big.v" "dcfifo_component" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/fifo_big.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\"" {  } { { "fifo_big.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/fifo_big.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component " "Instantiated megafunction \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397347 ""}  } { { "fifo_big.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/fifo_big.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245397347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_kul1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_kul1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_kul1 " "Found entity 1: dcfifo_kul1" {  } { { "db/dcfifo_kul1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_kul1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245397400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245397400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_kul1 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated " "Elaborating entity \"dcfifo_kul1\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245397438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245397438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\"" {  } { { "db/dcfifo_kul1.tdf" "rs_dgwp" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_kul1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245397457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245397457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_se9:dffpipe13 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_se9:dffpipe13\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe13" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2e8 " "Found entity 1: alt_synch_pipe_2e8" {  } { { "db/alt_synch_pipe_2e8.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/alt_synch_pipe_2e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245397476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245397476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2e8 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2e8\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\"" {  } { { "db/dcfifo_kul1.tdf" "ws_dgrp" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_kul1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245397494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245397494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_te9:dffpipe15 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"hellosoc_top:TFT\|fifo_big:fifo_tft\|dcfifo:dcfifo_component\|dcfifo_kul1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_te9:dffpipe15\"" {  } { { "db/alt_synch_pipe_2e8.tdf" "dffpipe15" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/alt_synch_pipe_2e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ili9341 hellosoc_top:TFT\|tft_ili9341:tft " "Elaborating entity \"tft_ili9341\" for hierarchy \"hellosoc_top:TFT\|tft_ili9341:tft\"" {  } { { "../code/lcd/hellosoc_top.sv" "tft" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/hellosoc_top.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397515 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tft_ili9341.sv(80) " "Verilog HDL Case Statement information at tft_ili9341.sv(80): all case item expressions in this case statement are onehot" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1639245397548 "|cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.data_a 0 tft_ili9341.sv(63) " "Net \"INIT_SEQ.data_a\" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1639245397551 "|cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.waddr_a 0 tft_ili9341.sv(63) " "Net \"INIT_SEQ.waddr_a\" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1639245397551 "|cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INIT_SEQ.we_a 0 tft_ili9341.sv(63) " "Net \"INIT_SEQ.we_a\" at tft_ili9341.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "../code/lcd/tft_ili9341.sv" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1639245397551 "|cam_proj_top|hellosoc_top:TFT|tft_ili9341:tft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_ili9341_spi hellosoc_top:TFT\|tft_ili9341:tft\|tft_ili9341_spi:spi " "Elaborating entity \"tft_ili9341_spi\" for hierarchy \"hellosoc_top:TFT\|tft_ili9341:tft\|tft_ili9341_spi:spi\"" {  } { { "../code/lcd/tft_ili9341.sv" "spi" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:SDRAM " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:SDRAM\"" {  } { { "../top/cam_proj_top.v" "SDRAM" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_v2 pre_v2:grayscale " "Elaborating entity \"pre_v2\" for hierarchy \"pre_v2:grayscale\"" {  } { { "../top/cam_proj_top.v" "grayscale" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(109) " "Verilog HDL assignment warning at grayscale.v(109): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397588 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(110) " "Verilog HDL assignment warning at grayscale.v(110): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397588 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(111) " "Verilog HDL assignment warning at grayscale.v(111): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397588 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(112) " "Verilog HDL assignment warning at grayscale.v(112): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397588 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(113) " "Verilog HDL assignment warning at grayscale.v(113): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397588 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(114) " "Verilog HDL assignment warning at grayscale.v(114): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397588 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(115) " "Verilog HDL assignment warning at grayscale.v(115): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397588 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(116) " "Verilog HDL assignment warning at grayscale.v(116): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397588 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(117) " "Verilog HDL assignment warning at grayscale.v(117): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397588 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(118) " "Verilog HDL assignment warning at grayscale.v(118): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397588 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(119) " "Verilog HDL assignment warning at grayscale.v(119): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(120) " "Verilog HDL assignment warning at grayscale.v(120): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(121) " "Verilog HDL assignment warning at grayscale.v(121): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(122) " "Verilog HDL assignment warning at grayscale.v(122): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(123) " "Verilog HDL assignment warning at grayscale.v(123): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(124) " "Verilog HDL assignment warning at grayscale.v(124): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(125) " "Verilog HDL assignment warning at grayscale.v(125): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(126) " "Verilog HDL assignment warning at grayscale.v(126): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(127) " "Verilog HDL assignment warning at grayscale.v(127): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(128) " "Verilog HDL assignment warning at grayscale.v(128): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(129) " "Verilog HDL assignment warning at grayscale.v(129): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(130) " "Verilog HDL assignment warning at grayscale.v(130): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(131) " "Verilog HDL assignment warning at grayscale.v(131): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(132) " "Verilog HDL assignment warning at grayscale.v(132): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(133) " "Verilog HDL assignment warning at grayscale.v(133): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(134) " "Verilog HDL assignment warning at grayscale.v(134): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397589 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(135) " "Verilog HDL assignment warning at grayscale.v(135): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397590 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(136) " "Verilog HDL assignment warning at grayscale.v(136): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397590 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 grayscale.v(167) " "Verilog HDL assignment warning at grayscale.v(167): truncated value with size 32 to match size of target (18)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397590 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(172) " "Verilog HDL assignment warning at grayscale.v(172): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397590 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(176) " "Verilog HDL assignment warning at grayscale.v(176): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397590 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(180) " "Verilog HDL assignment warning at grayscale.v(180): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397591 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(184) " "Verilog HDL assignment warning at grayscale.v(184): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397591 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(188) " "Verilog HDL assignment warning at grayscale.v(188): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397591 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(192) " "Verilog HDL assignment warning at grayscale.v(192): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397591 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(196) " "Verilog HDL assignment warning at grayscale.v(196): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397592 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(200) " "Verilog HDL assignment warning at grayscale.v(200): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397592 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(204) " "Verilog HDL assignment warning at grayscale.v(204): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397592 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(208) " "Verilog HDL assignment warning at grayscale.v(208): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397592 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(212) " "Verilog HDL assignment warning at grayscale.v(212): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397593 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(216) " "Verilog HDL assignment warning at grayscale.v(216): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397593 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(220) " "Verilog HDL assignment warning at grayscale.v(220): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397593 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(224) " "Verilog HDL assignment warning at grayscale.v(224): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397593 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(228) " "Verilog HDL assignment warning at grayscale.v(228): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397594 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(232) " "Verilog HDL assignment warning at grayscale.v(232): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397594 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(236) " "Verilog HDL assignment warning at grayscale.v(236): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397594 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(240) " "Verilog HDL assignment warning at grayscale.v(240): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397595 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(244) " "Verilog HDL assignment warning at grayscale.v(244): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397595 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(248) " "Verilog HDL assignment warning at grayscale.v(248): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397595 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(252) " "Verilog HDL assignment warning at grayscale.v(252): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397595 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(256) " "Verilog HDL assignment warning at grayscale.v(256): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397596 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(260) " "Verilog HDL assignment warning at grayscale.v(260): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397596 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(264) " "Verilog HDL assignment warning at grayscale.v(264): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397596 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(268) " "Verilog HDL assignment warning at grayscale.v(268): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397596 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(272) " "Verilog HDL assignment warning at grayscale.v(272): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397597 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(276) " "Verilog HDL assignment warning at grayscale.v(276): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397597 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 grayscale.v(280) " "Verilog HDL assignment warning at grayscale.v(280): truncated value with size 18 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397597 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(375) " "Verilog HDL assignment warning at grayscale.v(375): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(376) " "Verilog HDL assignment warning at grayscale.v(376): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(377) " "Verilog HDL assignment warning at grayscale.v(377): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(378) " "Verilog HDL assignment warning at grayscale.v(378): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(379) " "Verilog HDL assignment warning at grayscale.v(379): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(380) " "Verilog HDL assignment warning at grayscale.v(380): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(381) " "Verilog HDL assignment warning at grayscale.v(381): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(382) " "Verilog HDL assignment warning at grayscale.v(382): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(383) " "Verilog HDL assignment warning at grayscale.v(383): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(384) " "Verilog HDL assignment warning at grayscale.v(384): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(385) " "Verilog HDL assignment warning at grayscale.v(385): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(386) " "Verilog HDL assignment warning at grayscale.v(386): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(387) " "Verilog HDL assignment warning at grayscale.v(387): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(388) " "Verilog HDL assignment warning at grayscale.v(388): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397606 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(389) " "Verilog HDL assignment warning at grayscale.v(389): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(390) " "Verilog HDL assignment warning at grayscale.v(390): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(391) " "Verilog HDL assignment warning at grayscale.v(391): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(392) " "Verilog HDL assignment warning at grayscale.v(392): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(393) " "Verilog HDL assignment warning at grayscale.v(393): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(394) " "Verilog HDL assignment warning at grayscale.v(394): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(395) " "Verilog HDL assignment warning at grayscale.v(395): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(396) " "Verilog HDL assignment warning at grayscale.v(396): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(397) " "Verilog HDL assignment warning at grayscale.v(397): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(398) " "Verilog HDL assignment warning at grayscale.v(398): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(399) " "Verilog HDL assignment warning at grayscale.v(399): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(400) " "Verilog HDL assignment warning at grayscale.v(400): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(401) " "Verilog HDL assignment warning at grayscale.v(401): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(402) " "Verilog HDL assignment warning at grayscale.v(402): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397607 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(409) " "Verilog HDL assignment warning at grayscale.v(409): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397609 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(410) " "Verilog HDL assignment warning at grayscale.v(410): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397610 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(411) " "Verilog HDL assignment warning at grayscale.v(411): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397610 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(412) " "Verilog HDL assignment warning at grayscale.v(412): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397610 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(413) " "Verilog HDL assignment warning at grayscale.v(413): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397610 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(414) " "Verilog HDL assignment warning at grayscale.v(414): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397610 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(415) " "Verilog HDL assignment warning at grayscale.v(415): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397610 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(416) " "Verilog HDL assignment warning at grayscale.v(416): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(417) " "Verilog HDL assignment warning at grayscale.v(417): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(418) " "Verilog HDL assignment warning at grayscale.v(418): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(419) " "Verilog HDL assignment warning at grayscale.v(419): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(420) " "Verilog HDL assignment warning at grayscale.v(420): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(421) " "Verilog HDL assignment warning at grayscale.v(421): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(422) " "Verilog HDL assignment warning at grayscale.v(422): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(423) " "Verilog HDL assignment warning at grayscale.v(423): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(424) " "Verilog HDL assignment warning at grayscale.v(424): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(425) " "Verilog HDL assignment warning at grayscale.v(425): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(426) " "Verilog HDL assignment warning at grayscale.v(426): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(427) " "Verilog HDL assignment warning at grayscale.v(427): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(428) " "Verilog HDL assignment warning at grayscale.v(428): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(429) " "Verilog HDL assignment warning at grayscale.v(429): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(430) " "Verilog HDL assignment warning at grayscale.v(430): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(431) " "Verilog HDL assignment warning at grayscale.v(431): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397611 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(432) " "Verilog HDL assignment warning at grayscale.v(432): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397612 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(433) " "Verilog HDL assignment warning at grayscale.v(433): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397612 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(434) " "Verilog HDL assignment warning at grayscale.v(434): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397612 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(435) " "Verilog HDL assignment warning at grayscale.v(435): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397612 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 17 grayscale.v(436) " "Verilog HDL assignment warning at grayscale.v(436): truncated value with size 30 to match size of target (17)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397612 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(446) " "Verilog HDL assignment warning at grayscale.v(446): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397618 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(447) " "Verilog HDL assignment warning at grayscale.v(447): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397618 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(448) " "Verilog HDL assignment warning at grayscale.v(448): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397618 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(449) " "Verilog HDL assignment warning at grayscale.v(449): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397619 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(450) " "Verilog HDL assignment warning at grayscale.v(450): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397619 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(451) " "Verilog HDL assignment warning at grayscale.v(451): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397619 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(452) " "Verilog HDL assignment warning at grayscale.v(452): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397619 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(453) " "Verilog HDL assignment warning at grayscale.v(453): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397619 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(454) " "Verilog HDL assignment warning at grayscale.v(454): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397619 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(455) " "Verilog HDL assignment warning at grayscale.v(455): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397619 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(456) " "Verilog HDL assignment warning at grayscale.v(456): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397619 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(457) " "Verilog HDL assignment warning at grayscale.v(457): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397619 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(458) " "Verilog HDL assignment warning at grayscale.v(458): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397619 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(459) " "Verilog HDL assignment warning at grayscale.v(459): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397619 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(460) " "Verilog HDL assignment warning at grayscale.v(460): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397620 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(461) " "Verilog HDL assignment warning at grayscale.v(461): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397620 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(462) " "Verilog HDL assignment warning at grayscale.v(462): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397620 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(463) " "Verilog HDL assignment warning at grayscale.v(463): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397620 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(464) " "Verilog HDL assignment warning at grayscale.v(464): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397620 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(465) " "Verilog HDL assignment warning at grayscale.v(465): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397620 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(466) " "Verilog HDL assignment warning at grayscale.v(466): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397620 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(467) " "Verilog HDL assignment warning at grayscale.v(467): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397620 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(468) " "Verilog HDL assignment warning at grayscale.v(468): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397620 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(469) " "Verilog HDL assignment warning at grayscale.v(469): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397620 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(470) " "Verilog HDL assignment warning at grayscale.v(470): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397620 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(471) " "Verilog HDL assignment warning at grayscale.v(471): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397620 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(472) " "Verilog HDL assignment warning at grayscale.v(472): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397621 "|cam_proj_top|pre_v2:grayscale"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 11 grayscale.v(473) " "Verilog HDL assignment warning at grayscale.v(473): truncated value with size 17 to match size of target (11)" {  } { { "../code/gray_28x28/grayscale.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/gray_28x28/grayscale.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397621 "|cam_proj_top|pre_v2:grayscale"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP TOP:neiroset " "Elaborating entity \"TOP\" for hierarchy \"TOP:neiroset\"" {  } { { "../top/cam_proj_top.v" "neiroset" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TOP.v(151) " "Verilog HDL assignment warning at TOP.v(151): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397719 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(160) " "Verilog HDL assignment warning at TOP.v(160): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397719 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(161) " "Verilog HDL assignment warning at TOP.v(161): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397719 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(171) " "Verilog HDL assignment warning at TOP.v(171): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397719 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(172) " "Verilog HDL assignment warning at TOP.v(172): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397719 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(181) " "Verilog HDL assignment warning at TOP.v(181): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397720 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(182) " "Verilog HDL assignment warning at TOP.v(182): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397720 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(188) " "Verilog HDL assignment warning at TOP.v(188): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397720 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(189) " "Verilog HDL assignment warning at TOP.v(189): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397720 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(199) " "Verilog HDL assignment warning at TOP.v(199): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397721 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(200) " "Verilog HDL assignment warning at TOP.v(200): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397721 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(209) " "Verilog HDL assignment warning at TOP.v(209): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397721 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(210) " "Verilog HDL assignment warning at TOP.v(210): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397721 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(215) " "Verilog HDL assignment warning at TOP.v(215): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397722 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(216) " "Verilog HDL assignment warning at TOP.v(216): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397722 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(222) " "Verilog HDL assignment warning at TOP.v(222): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397722 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(223) " "Verilog HDL assignment warning at TOP.v(223): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397722 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(233) " "Verilog HDL assignment warning at TOP.v(233): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397723 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(234) " "Verilog HDL assignment warning at TOP.v(234): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397723 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(250) " "Verilog HDL assignment warning at TOP.v(250): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397724 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(251) " "Verilog HDL assignment warning at TOP.v(251): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397724 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(257) " "Verilog HDL assignment warning at TOP.v(257): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397724 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TOP.v(266) " "Verilog HDL assignment warning at TOP.v(266): truncated value with size 32 to match size of target (3)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397725 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TOP.v(270) " "Verilog HDL assignment warning at TOP.v(270): truncated value with size 32 to match size of target (2)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397725 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TOP.v(298) " "Verilog HDL assignment warning at TOP.v(298): truncated value with size 32 to match size of target (2)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397726 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TOP.v(302) " "Verilog HDL assignment warning at TOP.v(302): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397726 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 TOP.v(313) " "Verilog HDL assignment warning at TOP.v(313): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397726 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(314) " "Verilog HDL assignment warning at TOP.v(314): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397727 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(315) " "Verilog HDL assignment warning at TOP.v(315): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397727 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TOP.v(317) " "Verilog HDL assignment warning at TOP.v(317): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397727 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TOP.v(318) " "Verilog HDL assignment warning at TOP.v(318): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397727 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(319) " "Verilog HDL assignment warning at TOP.v(319): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397727 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TOP.v(320) " "Verilog HDL assignment warning at TOP.v(320): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397728 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(321) " "Verilog HDL assignment warning at TOP.v(321): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397728 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 TOP.v(322) " "Verilog HDL assignment warning at TOP.v(322): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397728 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 TOP.v(323) " "Verilog HDL assignment warning at TOP.v(323): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397728 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(327) " "Verilog HDL assignment warning at TOP.v(327): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397729 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(328) " "Verilog HDL assignment warning at TOP.v(328): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397729 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(329) " "Verilog HDL assignment warning at TOP.v(329): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397729 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(330) " "Verilog HDL assignment warning at TOP.v(330): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397729 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(331) " "Verilog HDL assignment warning at TOP.v(331): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397729 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(332) " "Verilog HDL assignment warning at TOP.v(332): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397729 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(333) " "Verilog HDL assignment warning at TOP.v(333): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397730 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(334) " "Verilog HDL assignment warning at TOP.v(334): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397730 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(335) " "Verilog HDL assignment warning at TOP.v(335): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397730 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(337) " "Verilog HDL assignment warning at TOP.v(337): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397730 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(338) " "Verilog HDL assignment warning at TOP.v(338): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397730 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(339) " "Verilog HDL assignment warning at TOP.v(339): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397731 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(340) " "Verilog HDL assignment warning at TOP.v(340): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397731 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(341) " "Verilog HDL assignment warning at TOP.v(341): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397731 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(342) " "Verilog HDL assignment warning at TOP.v(342): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397731 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(343) " "Verilog HDL assignment warning at TOP.v(343): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397731 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(344) " "Verilog HDL assignment warning at TOP.v(344): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397731 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 TOP.v(345) " "Verilog HDL assignment warning at TOP.v(345): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397732 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TOP.v(350) " "Verilog HDL assignment warning at TOP.v(350): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397732 "|cam_proj_top|TOP:neiroset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TOP.v(357) " "Verilog HDL assignment warning at TOP.v(357): truncated value with size 32 to match size of target (3)" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245397732 "|cam_proj_top|TOP:neiroset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "database TOP:neiroset\|database:database " "Elaborating entity \"database\" for hierarchy \"TOP:neiroset\|database:database\"" {  } { { "../code/neuroset/TOP.v" "database" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245397786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_TOP TOP:neiroset\|conv_TOP:conv " "Elaborating entity \"conv_TOP\" for hierarchy \"TOP:neiroset\|conv_TOP:conv\"" {  } { { "../code/neuroset/TOP.v" "conv" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245402671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 conv_TOP.v(73) " "Verilog HDL assignment warning at conv_TOP.v(73): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402672 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conv_TOP.v(85) " "Verilog HDL assignment warning at conv_TOP.v(85): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402672 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conv_TOP.v(88) " "Verilog HDL assignment warning at conv_TOP.v(88): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402673 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 conv_TOP.v(136) " "Verilog HDL assignment warning at conv_TOP.v(136): truncated value with size 32 to match size of target (12)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402674 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 conv_TOP.v(138) " "Verilog HDL assignment warning at conv_TOP.v(138): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402674 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 conv_TOP.v(146) " "Verilog HDL assignment warning at conv_TOP.v(146): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402675 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 conv_TOP.v(161) " "Verilog HDL assignment warning at conv_TOP.v(161): truncated value with size 32 to match size of target (12)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402676 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 conv_TOP.v(174) " "Verilog HDL assignment warning at conv_TOP.v(174): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402677 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conv_TOP.v(177) " "Verilog HDL assignment warning at conv_TOP.v(177): truncated value with size 32 to match size of target (10)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402677 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 conv_TOP.v(194) " "Verilog HDL assignment warning at conv_TOP.v(194): truncated value with size 32 to match size of target (10)" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402682 "|cam_proj_top|TOP:neiroset|conv_TOP:conv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorywork TOP:neiroset\|memorywork:block " "Elaborating entity \"memorywork\" for hierarchy \"TOP:neiroset\|memorywork:block\"" {  } { { "../code/neuroset/TOP.v" "block" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245402735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAMtoMEM.v(54) " "Verilog HDL assignment warning at RAMtoMEM.v(54): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402737 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(72) " "Verilog HDL assignment warning at RAMtoMEM.v(72): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402737 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RAMtoMEM.v(76) " "Verilog HDL assignment warning at RAMtoMEM.v(76): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402738 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 9 RAMtoMEM.v(89) " "Verilog HDL assignment warning at RAMtoMEM.v(89): truncated value with size 13 to match size of target (9)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402738 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(90) " "Verilog HDL assignment warning at RAMtoMEM.v(90): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402738 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(91) " "Verilog HDL assignment warning at RAMtoMEM.v(91): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402739 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(102) " "Verilog HDL assignment warning at RAMtoMEM.v(102): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402740 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 RAMtoMEM.v(105) " "Verilog HDL assignment warning at RAMtoMEM.v(105): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402741 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RAMtoMEM.v(106) " "Verilog HDL assignment warning at RAMtoMEM.v(106): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402741 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RAMtoMEM.v(111) " "Verilog HDL assignment warning at RAMtoMEM.v(111): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402742 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RAMtoMEM.v(121) " "Verilog HDL assignment warning at RAMtoMEM.v(121): truncated value with size 32 to match size of target (5)" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402746 "|cam_proj_top|TOP:neiroset|memorywork:block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressRAM TOP:neiroset\|memorywork:block\|addressRAM:inst_1 " "Elaborating entity \"addressRAM\" for hierarchy \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\"" {  } { { "../code/neuroset/RAMtoMEM.v" "inst_1" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245402793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(25) " "Verilog HDL assignment warning at addressRAM.v(25): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402794 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(29) " "Verilog HDL assignment warning at addressRAM.v(29): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402794 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(30) " "Verilog HDL assignment warning at addressRAM.v(30): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402794 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(34) " "Verilog HDL assignment warning at addressRAM.v(34): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402794 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(35) " "Verilog HDL assignment warning at addressRAM.v(35): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402794 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(39) " "Verilog HDL assignment warning at addressRAM.v(39): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402795 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(40) " "Verilog HDL assignment warning at addressRAM.v(40): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402795 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(44) " "Verilog HDL assignment warning at addressRAM.v(44): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402795 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(45) " "Verilog HDL assignment warning at addressRAM.v(45): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402795 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(49) " "Verilog HDL assignment warning at addressRAM.v(49): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402795 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(50) " "Verilog HDL assignment warning at addressRAM.v(50): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402795 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(54) " "Verilog HDL assignment warning at addressRAM.v(54): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402795 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(55) " "Verilog HDL assignment warning at addressRAM.v(55): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402795 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(59) " "Verilog HDL assignment warning at addressRAM.v(59): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402796 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 addressRAM.v(60) " "Verilog HDL assignment warning at addressRAM.v(60): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402796 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "firstaddr addressRAM.v(21) " "Verilog HDL Always Construct warning at addressRAM.v(21): inferring latch(es) for variable \"firstaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639245402796 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lastaddr addressRAM.v(21) " "Verilog HDL Always Construct warning at addressRAM.v(21): inferring latch(es) for variable \"lastaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639245402796 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[0\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[0\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402797 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[1\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[1\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402797 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[2\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[2\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402797 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[3\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[3\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402797 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[4\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[4\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402797 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[5\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[5\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402797 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[6\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[6\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402797 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[7\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[7\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402797 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[8\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[8\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402797 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[9\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[9\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402797 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[10\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[10\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402798 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[11\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[11\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402798 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lastaddr\[12\] addressRAM.v(21) " "Inferred latch for \"lastaddr\[12\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402798 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[0\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[0\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402798 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[1\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[1\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402798 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[2\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[2\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402798 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[3\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[3\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402798 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[4\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[4\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402798 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[5\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[5\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402798 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[6\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[6\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402798 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[7\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[7\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402798 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[8\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[8\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402798 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[9\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[9\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402798 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[10\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[10\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402799 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[11\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[11\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402799 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "firstaddr\[12\] addressRAM.v(21) " "Inferred latch for \"firstaddr\[12\]\" at addressRAM.v(21)" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639245402799 "|cam_proj_top|TOP:neiroset|memorywork:block|addressRAM:inst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM TOP:neiroset\|RAM:memory " "Elaborating entity \"RAM\" for hierarchy \"TOP:neiroset\|RAM:memory\"" {  } { { "../code/neuroset/TOP.v" "memory" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245402807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "border TOP:neiroset\|border:border " "Elaborating entity \"border\" for hierarchy \"TOP:neiroset\|border:border\"" {  } { { "../code/neuroset/TOP.v" "border" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245402920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxp TOP:neiroset\|maxp:maxpooling " "Elaborating entity \"maxp\" for hierarchy \"TOP:neiroset\|maxp:maxpooling\"" {  } { { "../code/neuroset/TOP.v" "maxpooling" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245402950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 maxpooling.v(38) " "Verilog HDL assignment warning at maxpooling.v(38): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402951 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 maxpooling.v(42) " "Verilog HDL assignment warning at maxpooling.v(42): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402951 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 maxpooling.v(47) " "Verilog HDL assignment warning at maxpooling.v(47): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402952 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 maxpooling.v(49) " "Verilog HDL assignment warning at maxpooling.v(49): truncated value with size 32 to match size of target (10)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402952 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maxpooling.v(53) " "Verilog HDL assignment warning at maxpooling.v(53): truncated value with size 32 to match size of target (3)" {  } { { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402953 "|cam_proj_top|TOP:neiroset|maxp:maxpooling"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dense TOP:neiroset\|dense:dense " "Elaborating entity \"dense\" for hierarchy \"TOP:neiroset\|dense:dense\"" {  } { { "../code/neuroset/TOP.v" "dense" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245402971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 dense.v(52) " "Verilog HDL assignment warning at dense.v(52): truncated value with size 32 to match size of target (22)" {  } { { "../code/neuroset/dense.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/dense.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402972 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dense.v(52) " "Verilog HDL assignment warning at dense.v(52): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/dense.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/dense.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402973 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dense.v(59) " "Verilog HDL assignment warning at dense.v(59): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/dense.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/dense.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402973 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dense.v(65) " "Verilog HDL assignment warning at dense.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/dense.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/dense.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402975 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 dense.v(66) " "Verilog HDL assignment warning at dense.v(66): truncated value with size 32 to match size of target (9)" {  } { { "../code/neuroset/dense.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/dense.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402975 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dense.v(69) " "Verilog HDL assignment warning at dense.v(69): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/dense.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/dense.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402975 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dense.v(74) " "Verilog HDL assignment warning at dense.v(74): truncated value with size 32 to match size of target (11)" {  } { { "../code/neuroset/dense.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/dense.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402975 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 dense.v(80) " "Verilog HDL assignment warning at dense.v(80): truncated value with size 32 to match size of target (7)" {  } { { "../code/neuroset/dense.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/dense.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402976 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dense.v(84) " "Verilog HDL assignment warning at dense.v(84): truncated value with size 32 to match size of target (1)" {  } { { "../code/neuroset/dense.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/dense.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402976 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 dense.v(86) " "Verilog HDL assignment warning at dense.v(86): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/dense.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/dense.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245402976 "|cam_proj_top|TOP:neiroset|dense:dense"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result TOP:neiroset\|result:result " "Elaborating entity \"result\" for hierarchy \"TOP:neiroset\|result:result\"" {  } { { "../code/neuroset/TOP.v" "result" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245403008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(27) " "Verilog HDL assignment warning at result.v(27): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403008 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(28) " "Verilog HDL assignment warning at result.v(28): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403009 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(29) " "Verilog HDL assignment warning at result.v(29): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403009 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(30) " "Verilog HDL assignment warning at result.v(30): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403009 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(31) " "Verilog HDL assignment warning at result.v(31): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403009 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(32) " "Verilog HDL assignment warning at result.v(32): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403009 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(33) " "Verilog HDL assignment warning at result.v(33): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403010 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(34) " "Verilog HDL assignment warning at result.v(34): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403010 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(35) " "Verilog HDL assignment warning at result.v(35): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403010 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(36) " "Verilog HDL assignment warning at result.v(36): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403010 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(37) " "Verilog HDL assignment warning at result.v(37): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403010 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(38) " "Verilog HDL assignment warning at result.v(38): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403011 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 result.v(39) " "Verilog HDL assignment warning at result.v(39): truncated value with size 32 to match size of target (13)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403011 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 result.v(42) " "Verilog HDL assignment warning at result.v(42): truncated value with size 32 to match size of target (4)" {  } { { "../code/neuroset/result.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/result.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639245403011 "|cam_proj_top|TOP:neiroset|result:result"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv TOP:neiroset\|conv:conv1 " "Elaborating entity \"conv\" for hierarchy \"TOP:neiroset\|conv:conv1\"" {  } { { "../code/neuroset/TOP.v" "conv1" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245403023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_configure camera_configure:camera_configure_0 " "Elaborating entity \"camera_configure\" for hierarchy \"camera_configure:camera_configure_0\"" {  } { { "../top/cam_proj_top.v" "camera_configure_0" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245403038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_config_rom camera_configure:camera_configure_0\|OV7670_config_rom:rom1 " "Elaborating entity \"OV7670_config_rom\" for hierarchy \"camera_configure:camera_configure_0\|OV7670_config_rom:rom1\"" {  } { { "../code/synt/cam_config/camera_configure.v" "rom1" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_config/camera_configure.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245403043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OV7670_config camera_configure:camera_configure_0\|OV7670_config:config_1 " "Elaborating entity \"OV7670_config\" for hierarchy \"camera_configure:camera_configure_0\|OV7670_config:config_1\"" {  } { { "../code/synt/cam_config/camera_configure.v" "config_1" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_config/camera_configure.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245403058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCCB_interface camera_configure:camera_configure_0\|SCCB_interface:SCCB1 " "Elaborating entity \"SCCB_interface\" for hierarchy \"camera_configure:camera_configure_0\|SCCB_interface:SCCB1\"" {  } { { "../code/synt/cam_config/camera_configure.v" "SCCB1" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_config/camera_configure.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245403073 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403330 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403330 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403331 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403331 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403331 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403335 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403335 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403335 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403338 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403338 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403339 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403339 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403339 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[12\] " "Net \"out_data_gray\[12\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[12\]" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "out_data_gray\[11\] " "Net \"out_data_gray\[11\]\" is missing source, defaulting to GND" {  } { { "../top/cam_proj_top.v" "out_data_gray\[11\]" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 204 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403340 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639245403340 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TOP:neiroset\|RAM:memory\|mem_rtl_0 " "Inferred dual-clock RAM node \"TOP:neiroset\|RAM:memory\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1639245406095 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TOP:neiroset\|database:database\|storage_rtl_0 " "Inferred dual-clock RAM node \"TOP:neiroset\|database:database\|storage_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1639245406096 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TOP:neiroset\|RAM:memory\|mem_t_rtl_0 " "Inferred dual-clock RAM node \"TOP:neiroset\|RAM:memory\|mem_t_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1639245406096 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "TOP:neiroset\|RAM:memory\|weight_rtl_0 " "Inferred dual-clock RAM node \"TOP:neiroset\|RAM:memory\|weight_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1639245406096 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "hellosoc_top:TFT\|tft_ili9341:tft\|INIT_SEQ " "RAM logic \"hellosoc_top:TFT\|tft_ili9341:tft\|INIT_SEQ\" is uninferred due to inappropriate RAM size" {  } { { "../code/lcd/tft_ili9341.sv" "INIT_SEQ" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/lcd/tft_ili9341.sv" 63 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1639245406098 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1639245406098 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TOP:neiroset\|RAM:memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TOP:neiroset\|RAM:memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 7056 " "Parameter NUMWORDS_A set to 7056" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 7056 " "Parameter NUMWORDS_B set to 7056" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TOP:neiroset\|database:database\|storage_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TOP:neiroset\|database:database\|storage_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 5460 " "Parameter NUMWORDS_A set to 5460" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 5460 " "Parameter NUMWORDS_B set to 5460" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cam_proj.ram0_database_efb74bce.hdl.mif " "Parameter INIT_FILE set to db/cam_proj.ram0_database_efb74bce.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TOP:neiroset\|RAM:memory\|mem_t_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TOP:neiroset\|RAM:memory\|mem_t_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3136 " "Parameter NUMWORDS_A set to 3136" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3136 " "Parameter NUMWORDS_B set to 3136" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "TOP:neiroset\|RAM:memory\|weight_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TOP:neiroset\|RAM:memory\|weight_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 99 " "Parameter WIDTH_A set to 99" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 257 " "Parameter NUMWORDS_A set to 257" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 99 " "Parameter WIDTH_B set to 99" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 257 " "Parameter NUMWORDS_B set to 257" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "camera_configure:camera_configure_0\|OV7670_config_rom:rom1\|WideOr0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"camera_configure:camera_configure_0\|OV7670_config_rom:rom1\|WideOr0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE cam_proj.cam_proj_top0.rtl.mif " "Parameter INIT_FILE set to cam_proj.cam_proj_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1639245409518 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409518 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1639245409518 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult7\"" {  } { { "../code/neuroset/TOP.v" "Mult7" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 325 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv_TOP:conv\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv_TOP:conv\|Mult1\"" {  } { { "../code/neuroset/conv_TOP.v" "Mult1" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv_TOP:conv\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv_TOP:conv\|Mult2\"" {  } { { "../code/neuroset/conv_TOP.v" "Mult2" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult1\"" {  } { { "../code/neuroset/TOP.v" "Mult1" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult8\"" {  } { { "../code/neuroset/conv.v" "Mult8" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult4\"" {  } { { "../code/neuroset/TOP.v" "Mult4" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult2\"" {  } { { "../code/neuroset/TOP.v" "Mult2" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult6\"" {  } { { "../code/neuroset/TOP.v" "Mult6" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 315 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult5\"" {  } { { "../code/neuroset/TOP.v" "Mult5" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 315 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv_TOP:conv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv_TOP:conv\|Mult0\"" {  } { { "../code/neuroset/conv_TOP.v" "Mult0" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult0\"" {  } { { "../code/neuroset/TOP.v" "Mult0" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|maxp:maxpooling\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|maxp:maxpooling\|Mult1\"" {  } { { "../code/neuroset/maxpooling.v" "Mult1" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 65 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult7\"" {  } { { "../code/neuroset/conv.v" "Mult7" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult6\"" {  } { { "../code/neuroset/conv.v" "Mult6" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult5\"" {  } { { "../code/neuroset/conv.v" "Mult5" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult4\"" {  } { { "../code/neuroset/conv.v" "Mult4" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult3\"" {  } { { "../code/neuroset/conv.v" "Mult3" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult0\"" {  } { { "../code/neuroset/conv.v" "Mult0" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult2\"" {  } { { "../code/neuroset/conv.v" "Mult2" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|conv:conv1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|conv:conv1\|Mult1\"" {  } { { "../code/neuroset/conv.v" "Mult1" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult0\"" {  } { { "../code/neuroset/border.v" "Mult0" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult1\"" {  } { { "../code/neuroset/border.v" "Mult1" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult2\"" {  } { { "../code/neuroset/border.v" "Mult2" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult3\"" {  } { { "../code/neuroset/border.v" "Mult3" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult4\"" {  } { { "../code/neuroset/border.v" "Mult4" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult5\"" {  } { { "../code/neuroset/border.v" "Mult5" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult6\"" {  } { { "../code/neuroset/border.v" "Mult6" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult7\"" {  } { { "../code/neuroset/border.v" "Mult7" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult8\"" {  } { { "../code/neuroset/border.v" "Mult8" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|border:border\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|border:border\|Mult9\"" {  } { { "../code/neuroset/border.v" "Mult9" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|maxp:maxpooling\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|maxp:maxpooling\|Mult0\"" {  } { { "../code/neuroset/maxpooling.v" "Mult0" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "TOP:neiroset\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"TOP:neiroset\|Mult3\"" {  } { { "../code/neuroset/TOP.v" "Mult3" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409523 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1639245409523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|RAM:memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"TOP:neiroset\|RAM:memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|RAM:memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"TOP:neiroset\|RAM:memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 7056 " "Parameter \"NUMWORDS_A\" = \"7056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 7056 " "Parameter \"NUMWORDS_B\" = \"7056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409571 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245409571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m2e1 " "Found entity 1: altsyncram_m2e1" {  } { { "db/altsyncram_m2e1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_m2e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245409622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245409622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0 " "Elaborated megafunction instantiation \"TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|database:database\|altsyncram:storage_rtl_0 " "Instantiated megafunction \"TOP:neiroset\|database:database\|altsyncram:storage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 5460 " "Parameter \"NUMWORDS_A\" = \"5460\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 5460 " "Parameter \"NUMWORDS_B\" = \"5460\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cam_proj.ram0_database_efb74bce.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cam_proj.ram0_database_efb74bce.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409648 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245409648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70j1 " "Found entity 1: altsyncram_70j1" {  } { { "db/altsyncram_70j1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_70j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245409700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245409700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|RAM:memory\|altsyncram:mem_t_rtl_0 " "Elaborated megafunction instantiation \"TOP:neiroset\|RAM:memory\|altsyncram:mem_t_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|RAM:memory\|altsyncram:mem_t_rtl_0 " "Instantiated megafunction \"TOP:neiroset\|RAM:memory\|altsyncram:mem_t_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3136 " "Parameter \"NUMWORDS_A\" = \"3136\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3136 " "Parameter \"NUMWORDS_B\" = \"3136\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409723 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245409723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2e1 " "Found entity 1: altsyncram_e2e1" {  } { { "db/altsyncram_e2e1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_e2e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245409777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245409777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|RAM:memory\|altsyncram:weight_rtl_0 " "Elaborated megafunction instantiation \"TOP:neiroset\|RAM:memory\|altsyncram:weight_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|RAM:memory\|altsyncram:weight_rtl_0 " "Instantiated megafunction \"TOP:neiroset\|RAM:memory\|altsyncram:weight_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 99 " "Parameter \"WIDTH_A\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 257 " "Parameter \"NUMWORDS_A\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 99 " "Parameter \"WIDTH_B\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 257 " "Parameter \"NUMWORDS_B\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409802 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245409802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_otd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_otd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_otd1 " "Found entity 1: altsyncram_otd1" {  } { { "db/altsyncram_otd1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_otd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245409868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245409868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_configure:camera_configure_0\|OV7670_config_rom:rom1\|altsyncram:WideOr0_rtl_0 " "Elaborated megafunction instantiation \"camera_configure:camera_configure_0\|OV7670_config_rom:rom1\|altsyncram:WideOr0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245409901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_configure:camera_configure_0\|OV7670_config_rom:rom1\|altsyncram:WideOr0_rtl_0 " "Instantiated megafunction \"camera_configure:camera_configure_0\|OV7670_config_rom:rom1\|altsyncram:WideOr0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE cam_proj.cam_proj_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"cam_proj.cam_proj_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245409901 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245409901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e801 " "Found entity 1: altsyncram_e801" {  } { { "db/altsyncram_e801.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/altsyncram_e801.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245409956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245409956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult7\"" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 325 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245410002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult7 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410002 ""}  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 325 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245410002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u9t " "Found entity 1: mult_u9t" {  } { { "db/mult_u9t.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_u9t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245410052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245410052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult1\"" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245410072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult1 " "Instantiated megafunction \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410072 ""}  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245410072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gbt " "Found entity 1: mult_gbt" {  } { { "db/mult_gbt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_gbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245410122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245410122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\"" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245410142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2 " "Instantiated megafunction \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410142 ""}  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245410142 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410173 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410196 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2dh " "Found entity 1: add_sub_2dh" {  } { { "db/add_sub_2dh.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_2dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245410271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245410271 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|altshift:external_latency_ffs TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\"" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245410325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult1 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410325 ""}  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245410325 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult1\|multcore:mult_core TOP:neiroset\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410345 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410364 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbh " "Found entity 1: add_sub_kbh" {  } { { "db/add_sub_kbh.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_kbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245410432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245410432 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult1\|altshift:external_latency_ffs TOP:neiroset\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|conv:conv1\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv:conv1\|lpm_mult:Mult8\"" {  } { { "../code/neuroset/conv.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245410461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|conv:conv1\|lpm_mult:Mult8 " "Instantiated megafunction \"TOP:neiroset\|conv:conv1\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410461 ""}  } { { "../code/neuroset/conv.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv.v" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245410461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_p5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245410510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245410510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\"" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245410530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult4 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410530 ""}  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245410530 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult4\|multcore:mult_core TOP:neiroset\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410541 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410550 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nbh " "Found entity 1: add_sub_nbh" {  } { { "db/add_sub_nbh.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_nbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245410610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245410610 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult4\|altshift:external_latency_ffs TOP:neiroset\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\"" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245410666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult2 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410666 ""}  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245410666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult2\|multcore:mult_core TOP:neiroset\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410688 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0dh " "Found entity 1: add_sub_0dh" {  } { { "db/add_sub_0dh.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_0dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245410748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245410748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult2\|altshift:external_latency_ffs TOP:neiroset\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult5\"" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 315 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245410785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult5 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410785 ""}  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 315 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245410785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult0\"" {  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245410800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult0 " "Instantiated megafunction \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410800 ""}  } { { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245410800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\"" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245410819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult0 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410819 ""}  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245410819 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult0\|multcore:mult_core TOP:neiroset\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410830 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410847 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mbh " "Found entity 1: add_sub_mbh" {  } { { "db/add_sub_mbh.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_mbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245410905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245410905 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|lpm_mult:Mult0\|altshift:external_latency_ffs TOP:neiroset\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 313 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult1\"" {  } { { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245410936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult1 " "Instantiated megafunction \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245410936 ""}  } { { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245410936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ibt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ibt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ibt " "Found entity 1: mult_ibt" {  } { { "db/mult_ibt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ibt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245410987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245410987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\"" {  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult0 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411042 ""}  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245411042 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|border:border\|lpm_mult:Mult0\|multcore:mult_core TOP:neiroset\|border:border\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411053 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|border:border\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|border:border\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411064 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|border:border\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|border:border\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_afh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245411125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245411125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult1\"" {  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult1 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411145 ""}  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245411145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\"" {  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult2 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411167 ""}  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245411167 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|border:border\|lpm_mult:Mult2\|multcore:mult_core TOP:neiroset\|border:border\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|border:border\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder TOP:neiroset\|border:border\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411189 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "TOP:neiroset\|border:border\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] TOP:neiroset\|border:border\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245411248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245411248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult3\"" {  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult3 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411278 ""}  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245411278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult4\"" {  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult4 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411302 ""}  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245411302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult5\"" {  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult5 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411322 ""}  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245411322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult6\"" {  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult6 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411343 ""}  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245411343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult7\"" {  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult7 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411365 ""}  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245411365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult8\"" {  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult8 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411386 ""}  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245411386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|border:border\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"TOP:neiroset\|border:border\|lpm_mult:Mult9\"" {  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|border:border\|lpm_mult:Mult9 " "Instantiated megafunction \"TOP:neiroset\|border:border\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411410 ""}  } { { "../code/neuroset/border.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245411410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\"" {  } { { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0 " "Instantiated megafunction \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411439 ""}  } { { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245411439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ebt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ebt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ebt " "Found entity 1: mult_ebt" {  } { { "db/mult_ebt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ebt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639245411489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639245411489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP:neiroset\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"TOP:neiroset\|lpm_mult:Mult3\"" {  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP:neiroset\|lpm_mult:Mult3 " "Instantiated megafunction \"TOP:neiroset\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245411512 ""}  } { { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 314 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639245411512 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le3a\[11\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le3a\[11\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ebt.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411665 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le3a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[10\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[10\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ebt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411665 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[6\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[6\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ebt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411665 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[1\]\[11\] " "Synthesized away node \"TOP:neiroset\|conv_TOP:conv\|lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[1\]\[11\]\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "../code/neuroset/conv_TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/conv_TOP.v" 161 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 125 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411665 "|cam_proj_top|TOP:neiroset|conv_TOP:conv|lpm_mult:Mult2|multcore:mult_core|decoder_node[1][11]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1639245411665 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1639245411665 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le3a\[10\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le3a\[10\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ebt.tdf" 40 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411678 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le3a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[11\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[11\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ebt.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411678 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[10\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[10\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ebt.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411678 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[9\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[9\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ebt.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411678 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[8\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le4a\[8\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ebt.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411678 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[9\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[9\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ebt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411678 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[8\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[8\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ebt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411678 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[7\] " "Synthesized away node \"TOP:neiroset\|maxp:maxpooling\|lpm_mult:Mult0\|mult_ebt:auto_generated\|le5a\[7\]\"" {  } { { "db/mult_ebt.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/mult_ebt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../code/neuroset/maxpooling.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/maxpooling.v" 64 -1 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 129 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 230 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245411678 "|cam_proj_top|TOP:neiroset|maxp:maxpooling|lpm_mult:Mult0|mult_ebt:auto_generated|le5a[7]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1639245411678 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1639245411678 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1639245412296 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "53 " "Ignored 53 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "2 " "Ignored 2 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1639245412364 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "51 " "Ignored 51 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1639245412364 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1639245412364 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[7\] TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[10\] " "Duplicate LATCH primitive \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[7\]\" merged with LATCH primitive \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[10\]\"" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245412396 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[8\] TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[9\] " "Duplicate LATCH primitive \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[8\]\" merged with LATCH primitive \"TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[9\]\"" {  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639245412396 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1639245412396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[12\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[1\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412400 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[12\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412400 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[11\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[1\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412400 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[11\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[1\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412400 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[10\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[3\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412400 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[10\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[3\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412400 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[9\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[3\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412400 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[9\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412400 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[8\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412400 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412400 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[7\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412401 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[6\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[3\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412401 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[6\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412401 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[5\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[0\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[0\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412401 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[5\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[1\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412401 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[4\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[3\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[3\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412401 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[4\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412401 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[2\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|firstaddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[2\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412401 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[2\] " "Latch TOP:neiroset\|memorywork:block\|addressRAM:inst_1\|lastaddr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TOP:neiroset\|memorywork:block\|step_out\[0\]~synth " "Ports D and ENA on the latch are fed by the same signal TOP:neiroset\|memorywork:block\|step_out\[0\]~synth" {  } { { "../code/neuroset/RAMtoMEM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/RAMtoMEM.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639245412401 ""}  } { { "../code/neuroset/addressRAM.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/addressRAM.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639245412401 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../code/synt/cam_wrp.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/synt/cam_wrp.v" 17 -1 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 74 -1 0 } } { "db/dcfifo_kul1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_kul1.tdf" 67 2 0 } } { "db/dcfifo_kul1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_kul1.tdf" 71 2 0 } } { "db/a_graycounter_877.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/a_graycounter_877.tdf" 32 2 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/a_graycounter_4lc.tdf" 32 2 0 } } { "db/a_graycounter_877.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/a_graycounter_877.tdf" 48 2 0 } } { "db/a_graycounter_4lc.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/a_graycounter_4lc.tdf" 48 2 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 272 -1 0 } } { "db/dcfifo_p0o1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf" 67 2 0 } } { "db/dcfifo_p0o1.tdf" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/dcfifo_p0o1.tdf" 71 2 0 } } { "../code/neuroset/TOP.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/TOP.v" 296 -1 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 64 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1639245412422 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1639245412422 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cs_n GND " "Pin \"cs_n\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639245415023 "|cam_proj_top|cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cke VCC " "Pin \"Cke\" is stuck at VCC" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639245415023 "|cam_proj_top|Cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639245415023 "|cam_proj_top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639245415023 "|cam_proj_top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639245415023 "|cam_proj_top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639245415023 "|cam_proj_top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639245415023 "|cam_proj_top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639245415023 "|cam_proj_top|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1639245415023 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1639245415501 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1639245419892 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "TOP:neiroset\|border:border\|Add11~10 " "Logic cell \"TOP:neiroset\|border:border\|Add11~10\"" {  } { { "../code/neuroset/border.v" "Add11~10" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245419927 ""} { "Info" "ISCL_SCL_CELL_NAME" "TOP:neiroset\|border:border\|Add11~12 " "Logic cell \"TOP:neiroset\|border:border\|Add11~12\"" {  } { { "../code/neuroset/border.v" "Add11~12" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245419927 ""} { "Info" "ISCL_SCL_CELL_NAME" "TOP:neiroset\|border:border\|Add20~10 " "Logic cell \"TOP:neiroset\|border:border\|Add20~10\"" {  } { { "../code/neuroset/border.v" "Add20~10" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245419927 ""} { "Info" "ISCL_SCL_CELL_NAME" "TOP:neiroset\|border:border\|Add20~16 " "Logic cell \"TOP:neiroset\|border:border\|Add20~16\"" {  } { { "../code/neuroset/border.v" "Add20~16" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/code/neuroset/border.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245419927 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1639245419927 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FILE/GitHub/FPGAandCNN/verilog/imp/output_files/cam_proj.map.smsg " "Generated suppressed messages file E:/FILE/GitHub/FPGAandCNN/verilog/imp/output_files/cam_proj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1639245420139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639245420657 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245420657 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:pll_for_sdram_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll.v" 115 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 98 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1639245420833 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_for_disp:pll2\|altpll:altpll_component\|pll_for_disp_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_for_disp_altpll.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/db/pll_for_disp_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_for_disp.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/imp/pll_for_disp.v" 107 0 0 } } { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 106 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1639245420840 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_gray_kn " "No output dependent on input pin \"start_gray_kn\"" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245421317 "|cam_proj_top|start_gray_kn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VSYNC_cam " "No output dependent on input pin \"VSYNC_cam\"" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245421317 "|cam_proj_top|VSYNC_cam"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tft_sdo " "No output dependent on input pin \"tft_sdo\"" {  } { { "../top/cam_proj_top.v" "" { Text "E:/FILE/GitHub/FPGAandCNN/verilog/top/cam_proj_top.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639245421317 "|cam_proj_top|tft_sdo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1639245421317 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6615 " "Implemented 6615 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639245421318 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639245421318 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1639245421318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6310 " "Implemented 6310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639245421318 ""} { "Info" "ICUT_CUT_TM_RAMS" "191 " "Implemented 191 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1639245421318 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1639245421318 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "25 " "Implemented 25 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1639245421318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639245421318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 362 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 362 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639245421378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 01:57:01 2021 " "Processing ended: Sun Dec 12 01:57:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639245421378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639245421378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639245421378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639245421378 ""}
