#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Aug  8 15:09:58 2024
# Process ID: 77108
# Current directory: D:/VeriLogProjects/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent75192 D:\VeriLogProjects\project_3\project_3.xpr
# Log file: D:/VeriLogProjects/project_3/vivado.log
# Journal file: D:/VeriLogProjects/project_3\vivado.jou
# Running On        :Ashwin-TUF
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22621
# Processor Detail  :AMD Ryzen 7 7735HS with Radeon Graphics        
# CPU Frequency     :3194 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16366 MB
# Swap memory       :21474 MB
# Total Virtual     :37841 MB
# Available Virtual :24905 MB
#-----------------------------------------------------------
start_gui
open_project D:/VeriLogProjects/project_3/project_3.xpr
update_compile_order -fileset sources_1
close [ open D:/VeriLogProjects/project_3/project_3.srcs/sources_1/new/fullAdder.v w ]
add_files D:/VeriLogProjects/project_3/project_3.srcs/sources_1/new/fullAdder.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VeriLogProjects/project_3/project_3.srcs/sim_1/new/fullAdder1.v w ]
add_files -fileset sim_1 D:/VeriLogProjects/project_3/project_3.srcs/sim_1/new/fullAdder1.v
update_compile_order -fileset sim_1
launch_simulation
move_files -fileset sim_1 [get_files  D:/VeriLogProjects/project_3/project_3.srcs/sources_1/new/fullAdder.v]
launch_simulation
source andGateB_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fullAdder1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
