# I will be synthesizing the codes below and estimating the area of each block using Yosys 

# 1. Program counter -
<br>
Generic Netlist : 
<img width="1470" alt="Screenshot 2024-11-17 at 4 55 12 PM" src="https://github.com/user-attachments/assets/f5ec38dc-6f0e-4772-b14b-2b3abc0b2b12">
<br>
Technology mapped netlist (Using 45 nm pdk of typical process) :
<br>
<img width="35" alt="Screenshot 2024-11-17 at 4 59 10 PM" src="https://github.com/user-attachments/assets/b9b02389-bfce-4a43-96dd-56f5b0eba879">
<br>
The area estimated using the information provided in the pdk is - 
<br>
<img width="462" alt="Screenshot 2024-11-17 at 5 00 25 PM" src="https://github.com/user-attachments/assets/d1680fdf-f6f2-49b2-b7d5-8f67fd8b4afe">
<br><br>

# 2. PC_adder -
<br>
Generic Netlist : 
<img width="1470" alt="Screenshot 2024-11-17 at 5 08 56 PM" src="https://github.com/user-attachments/assets/b930fe2a-0ed1-4f19-80ea-be5c7d02d07f">
<br>
Technology mapped netlist (Using 45 nm pdk of typical process) :
<br>
<img width="22" alt="Screenshot 2024-11-17 at 5 10 52 PM" src="https://github.com/user-attachments/assets/b8fe76f4-fe9f-41db-9b5e-6ead1643cbb2">
<br>
The area estimated using the information provided in the pdk is - 
<br>
<img width="440" alt="Screenshot 2024-11-17 at 5 11 44 PM" src="https://github.com/user-attachments/assets/c5f2da88-36ab-480c-91ab-a95d4d556628">
<br><br>

# 3. MUX -

<br>
Generic Netlist : 
<img width="1470" alt="Screenshot 2024-11-17 at 5 18 27 PM" src="https://github.com/user-attachments/assets/376ae3cc-ffa0-44ae-bde0-78e2e31588ab">
<br>
Technology mapped netlist (Using 45 nm pdk of typical process) :
<br>
<img width="58" alt="Screenshot 2024-11-17 at 5 21 54 PM" src="https://github.com/user-attachments/assets/08ab0cc1-e691-49c7-b471-a90ebb98d0d9">
<br>
The area estimated using the information provided in the pdk is - 
<br>
<img width="434" alt="Screenshot 2024-11-17 at 5 23 05 PM" src="https://github.com/user-attachments/assets/0d4ed35b-4882-4046-ad9f-c5eefd46ec60">
<br><br>

# 4. Main decoder - 
<br>
Generic Netlist : 
<img width="568" alt="Screenshot 2024-11-17 at 5 31 49 PM" src="https://github.com/user-attachments/assets/aedd4738-757f-4853-9440-a21e99c61c0d">
<br>
Technology mapped netlist (Using 45 nm pdk of typical process) :
<br>
<img width="197" alt="Screenshot 2024-11-17 at 5 33 41 PM" src="https://github.com/user-attachments/assets/7601cd35-e87d-4aab-a7a0-8cd7198f2c19">
<br>
The area estimated using the information provided in the pdk is - 
<br>
<img width="434" alt="Screenshot 2024-11-17 at 5 34 19 PM" src="https://github.com/user-attachments/assets/c8c4c31d-8d22-468a-b602-d43cf8d38836">
<br><br>

# 5. ALU decoder -
<br>
Generic Netlist : 
<img width="1178" alt="Screenshot 2024-11-17 at 5 39 00 PM" src="https://github.com/user-attachments/assets/b4c604b9-0e71-4440-a799-a50e5e5e178a">
<br>
Technology mapped netlist (Using 45 nm pdk of typical process) :
<br>
<img width="318" alt="Screenshot 2024-11-17 at 5 40 15 PM" src="https://github.com/user-attachments/assets/0dfec18b-906b-465d-99c1-c2a6bddc8bc7">
<br>
The area estimated using the information provided in the pdk is - 
<br>
<img width="424" alt="Screenshot 2024-11-17 at 5 40 51 PM" src="https://github.com/user-attachments/assets/705b522b-bef8-49ae-8687-959e95adea69">
<br><br>

# 6. Register file -
<br>
Generic Netlist : 
<img width="869" alt="Screenshot 2024-11-17 at 5 47 32 PM" src="https://github.com/user-attachments/assets/3aa90b17-a4f1-4023-8cb3-2ee0731d76ac">
<br>
Technology mapped netlist (Using 45 nm pdk of typical process) :
<br>
<img width="36" alt="Screenshot 2024-11-17 at 5 49 06 PM" src="https://github.com/user-attachments/assets/d2b97bc7-86e6-42a8-a70f-2dab68691ff8">
<br>
The area estimated using the information provided in the pdk is - 
<br>
<img width="461" alt="Screenshot 2024-11-17 at 5 49 54 PM" src="https://github.com/user-attachments/assets/6c8d61e6-26de-4f16-9855-d9a5260e2d1c">
<br><br>

# 7. Sign extend -
<br>
Generic Netlist : 
<img width="1462" alt="Screenshot 2024-11-17 at 5 53 02 PM" src="https://github.com/user-attachments/assets/362b26da-7cb8-4816-a725-0575226f686f">
<br>
Technology mapped netlist (Using 45 nm pdk of typical process) :
<br>
<img width="73" alt="Screenshot 2024-11-17 at 5 54 40 PM" src="https://github.com/user-attachments/assets/e69a49e9-07df-45fe-8a15-0d73672735ab">
<br>
The area estimated using the information provided in the pdk is - 
<br>
<img width="449" alt="Screenshot 2024-11-17 at 5 58 10 PM" src="https://github.com/user-attachments/assets/160faba3-e723-4346-913d-536f589cb36d">
<br><br>

# 8. ALU - 
<br>
Generic Netlist : 
<img width="1470" alt="Screenshot 2024-11-17 at 5 59 34 PM" src="https://github.com/user-attachments/assets/06662754-0229-4a90-b456-a34e874d0d96">
<br>
Technology mapped netlist (Using 45 nm pdk of typical process) :
<br>
<img width="12" alt="Screenshot 2024-11-17 at 6 00 52 PM" src="https://github.com/user-attachments/assets/daf8ad47-a12c-4f41-a5ad-5890949e9109">
<br>
The area estimated using the information provided in the pdk is - 
<br>
<img width="434" alt="Screenshot 2024-11-17 at 6 03 14 PM" src="https://github.com/user-attachments/assets/02540366-96a9-4e59-ae8b-bff078d5c5b5">
<br><br>




