{"vcs1":{"timestamp_begin":1746108938.726119900, "rt":5.74, "ut":5.46, "st":0.21}}
{"vcselab":{"timestamp_begin":1746108944.544710615, "rt":0.29, "ut":0.18, "st":0.09}}
{"link":{"timestamp_begin":1746108944.886274979, "rt":0.29, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746108938.420367001}
{"VCS_COMP_START_TIME": 1746108938.420367001}
{"VCS_COMP_END_TIME": 1746108945.246385840}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379540}}
{"vcselab": {"peak_mem": 174928}}
