// Seed: 1604071186
module module_0 ();
  assign id_1 = 1;
  always @(*) deassign id_1;
  logic [7:0] id_2;
  supply1 id_3;
  id_4(
      .id_0(id_2[1]), .id_1(1), .id_2(1'b0), .id_3(!id_1), .id_4(id_3), .id_5(1), .id_6(1'b0)
  );
  assign id_1 = id_3;
  integer
      id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3(
      .id_0(), .id_1(id_4)
  ); module_0();
endmodule
