.. _TIMING_NO_IGNORE_GETELEMENTPTR_AND_STORE:

TIMING_NO_IGNORE_GETELEMENTPTR_AND_STORE
----------------------------------------

LLVM IR ``store`` and ``getelementptr`` instructions take an entire clock cycle
in the Verilog generated by SmartHLS. By default these instructions are not printed
in the timing reports ``timingReport.overall.hls.rpt`` and 
``timingReport.hls.rpt``.  Setting this parameter to 1 will cause ``store`` 
and ``getelementptr`` instructions to be printed in the timing reports.

Category
+++++++++

Miscellaneous

Value Type
+++++++++++

Integer

Valid Values
+++++++++++++

0, 1

Default Value
++++++++++++++

unset (0)

Location Where Default is Specified
+++++++++++++++++++++++++++++++++++

``examples/smarthls.tcl``

Dependencies
+++++++++++++

None.

Related parameters:
:ref:`TIMING_NUM_PATHS`:

Applicable Flows
+++++++++++++++++

All devices and flows

Test Status
++++++++++++

Actively in-use

Examples
+++++++++

``set_parameter TIMING_NO_IGNORE_GETELEMENTPTR_AND_STORE 1``

--------------------------------------------------------------------------------

