

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Sat Apr 10 10:11:32 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          981
LUT:           2526
FF:            3475
DSP:             29
BRAM:             0
SRL:             14
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.276
CP achieved post-implementation:    8.614
Timing met
