From 502f916eb1ccf15962a83e40fdfceb45129bd92d Mon Sep 17 00:00:00 2001
From: yhe <yongli.he@windriver.com>
Date: Tue, 17 Jul 2012 16:45:40 +0800
Subject: [PATCH 19/23] p2020ds: add 36bit map support

1.36bit dts
2.AMP 36bit dts

Signed-off-by: Yongli He <yongli.he@windriver.com>
---
 arch/powerpc/boot/dts/p2020ds_36b.dts            |  134 +++++++++++++++++++++
 arch/powerpc/boot/dts/p2020ds_camp_core0_36b.dts |   64 ++++++++++
 arch/powerpc/boot/dts/p2020ds_camp_core1_36b.dts |  136 ++++++++++++++++++++++
 3 files changed, 334 insertions(+)
 create mode 100644 arch/powerpc/boot/dts/p2020ds_36b.dts
 create mode 100644 arch/powerpc/boot/dts/p2020ds_camp_core0_36b.dts
 create mode 100644 arch/powerpc/boot/dts/p2020ds_camp_core1_36b.dts

diff --git a/arch/powerpc/boot/dts/p2020ds_36b.dts b/arch/powerpc/boot/dts/p2020ds_36b.dts
new file mode 100644
index 0000000..6bc30f2
--- /dev/null
+++ b/arch/powerpc/boot/dts/p2020ds_36b.dts
@@ -0,0 +1,134 @@
+/*
+ * P2020 DS 36-bit Physical Address Map Device Tree Source
+ *
+ * ALTERNATIVELY, this software may be distributed under the terms of the
+ * GNU General Public License ("GPL") as published by the Free Software
+ * Foundation, either version 2 of that License or (at your option) any
+ * later version.
+ *
+ */
+/include/ "fsl/p2020si-pre.dtsi"
+
+/ {
+	model = "fsl,P2020DS";
+	compatible = "fsl,P2020DS";
+
+	memory {
+		device_type = "memory";
+	};
+
+	                
+	board_lbc: lbc: localbus@fffe05000  {
+		ranges = <0x0 0x0 0xf 0xe8000000 0x08000000
+			  0x1 0x0 0xf 0xe0000000 0x08000000
+			  0x2 0x0 0xf 0xffa00000 0x00040000
+			  0x3 0x0 0xf 0xffdf0000 0x00008000
+			  0x4 0x0 0xf 0xffa40000 0x00040000
+			  0x5 0x0 0xf 0xffa80000 0x00040000
+			  0x6 0x0 0xf 0xffac0000 0x00040000>;
+		reg = <0xf 0xffe05000 0 0x1000>;
+	};
+ 
+	
+	rio: rapidio@fffec0000 {
+		reg = <0xf 0xffec0000 0 0x20000>;
+
+		port1 {
+			ranges = <0 0 0xc 0x20000000 0 0x20000000>;
+		};
+
+	};
+
+
+	board_soc: soc: soc@fffe00000 {
+		ranges = <0x0 0xf 0xffe00000 0x100000>;
+		spi0: spi@7000 {
+	               cell-index = <0>;
+	               #address-cells = <1>;
+	               #size-cells = <0>;
+	               compatible = "fsl,p2020-espi", "fsl,mpc8536-espi";
+	               interrupt-parent = <&mpic>;
+	               espi,num-ss-bits = <4>;
+	               mode = "cpu";
+	
+	               fsl_m25p80@0 {
+	                       #address-cells = <1>;
+	                       #size-cells = <1>;
+	                       compatible = "spansion,s25sl12801";
+	                       reg = <0>;
+	                       linux,modalias = "fsl_m25p80";
+	                       spi-max-frequency = <40000000>; /* input clock */
+	                       partition@0 {
+	                               label = "u-boot-spi";
+	                               reg = <0x00000000 0x00100000>;
+	                               read-only;
+	                       };
+	                       partition@100000 {
+	                               label = "kernel-spi";
+	                               reg = <0x00100000 0x00500000>;
+	                               read-only;
+	                       };
+	                       partition@600000 {
+	                               label = "dtb-spi";
+	                               reg = <0x00600000 0x00100000>;
+	                               read-only;
+	                       };
+	                       partition@700000 {
+	                               label = "file system-spi";
+	                               reg = <0x00700000 0x00900000>;
+	                       };
+	               };
+	
+        	};
+
+	};
+
+	pci2: pcie@fffe08000 {
+		ranges = <0x2000000 0x0 0x80000000 0xc 0x00000000 0x0 0x20000000
+			  0x1000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x10000>;
+		reg = <0xf 0xffe08000 0 0x1000>;
+		pcie@0 {
+			ranges = <0x2000000 0x0 0xe0000000
+				  0x2000000 0x0 0xe0000000
+				  0x0 0x20000000
+
+				  0x1000000 0x0 0x0
+				  0x1000000 0x0 0x0
+				  0x0 0x10000>;
+		};
+	};
+
+	board_pci1: pci1: pcie@fffe09000 {
+		ranges = <0x2000000 0x0 0xa0000000 0xc 0x20000000 0x0 0x20000000
+			  0x1000000 0x0 0x00000000 0xf 0xffc10000 0x0 0x10000>;
+		reg = <0xf 0xffe09000 0 0x1000>;
+		pcie@0 {
+			ranges = <0x2000000 0x0 0xe0000000
+				  0x2000000 0x0 0xe0000000
+				  0x0 0x20000000
+
+				  0x1000000 0x0 0x0
+				  0x1000000 0x0 0x0
+				  0x0 0x10000>;
+		};
+	};
+
+	pci0: pcie@fffe0a000 {
+		ranges = <0x2000000 0x0 0xc0000000 0xc 0x40000000 0x0 0x20000000
+			  0x1000000 0x0 0x00000000 0xf 0xffc20000 0x0 0x10000>;
+		reg = <0xf 0xffe0a000 0 0x1000>;
+		pcie@0 {
+			ranges = <0x2000000 0x0 0xe0000000
+				  0x2000000 0x0 0xe0000000
+				  0x0 0x20000000
+
+				  0x1000000 0x0 0x0
+				  0x1000000 0x0 0x0
+				  0x0 0x10000>;
+		};
+	};
+};
+
+/include/ "fsl/p2020si-post.dtsi"
+/include/ "p2020ds.dtsi"
+
diff --git a/arch/powerpc/boot/dts/p2020ds_camp_core0_36b.dts b/arch/powerpc/boot/dts/p2020ds_camp_core0_36b.dts
new file mode 100644
index 0000000..f3dee66
--- /dev/null
+++ b/arch/powerpc/boot/dts/p2020ds_camp_core0_36b.dts
@@ -0,0 +1,64 @@
+/*
+ * P2020 DS  Core0 Device Tree Source in CAMP mode.
+ *
+ * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
+ * can be shared, all the other devices must be assigned to one core only.
+ * This dts file allows core0 to have memory, l2, i2c, spi, gpio, dma1, usb,
+ * eth1, eth2, sdhc, crypto, global-util, pci0.
+ *
+ * Copyright 2009-2011 Freescale Semiconductor Inc.
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ */
+
+/include/ "p2020ds_36b.dts"
+
+/ {
+	model = "fsl,P2020DS";
+	compatible = "fsl,P2020DS", "fsl,MPC85XXRDB-CAMP";
+
+	cpus {
+		PowerPC,P2020@1 {
+			status = "disabled";
+		};
+	};
+
+	localbus@fffe05000 {
+		status = "disabled";
+	};
+
+	soc@fffe00000 {
+		serial1: serial@4600 {
+			status = "disabled";
+		};
+
+		dma@c300 {
+			status = "disabled";
+		};
+
+		enet1: ethernet@25000 {
+			status = "disabled";
+		};
+
+		mpic: pic@40000 {
+			protected-sources = <
+			31 32 33 59 /* enet2 */
+			76 77 78 79 26 42  /* dma2 pci2 serial */
+			0x0 0x1 0x2 0x3    /*pcie intx*/
+			0xe4 0xe5 0xe6 0xe7 /* msi */
+			>;
+		};
+
+		msi@41600 {
+			status = "disabled";
+		};
+	};
+
+	pci0: pcie@fffe0a000 {
+		status = "disabled";
+	};
+
+};
diff --git a/arch/powerpc/boot/dts/p2020ds_camp_core1_36b.dts b/arch/powerpc/boot/dts/p2020ds_camp_core1_36b.dts
new file mode 100644
index 0000000..01b0066
--- /dev/null
+++ b/arch/powerpc/boot/dts/p2020ds_camp_core1_36b.dts
@@ -0,0 +1,136 @@
+/*
+ * P2020 DS Core1 Device Tree Source in CAMP mode.
+ *
+ * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
+ * can be shared, all the other devices must be assigned to one core only.
+ * This dts allows core1 to have l2, dma2, eth0, pci1, msi.
+ *
+ * Please note to add "-b 1" for core1's dts compiling.
+ *
+ * Copyright 2009-2011 Freescale Semiconductor Inc.
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ */
+
+/include/ "p2020ds_36b.dts"
+
+/ {
+	model = "fsl,P2020DS";
+	compatible = "fsl,P2020DS", "fsl,MPC85XXRDB-CAMP";
+
+	cpus {
+		PowerPC,P2020@0 {
+			status = "disabled";
+		};
+	};
+
+	localbus@fffe05000 {
+		status = "disabled";
+	};
+
+	soc@fffe00000 {
+
+		serial0: serial@4500 {
+			status = "disabled";
+		};
+
+		ecm-law@0 {
+			status = "disabled";
+		};
+
+		ecm@1000 {
+			status = "disabled";
+		};
+
+		memory-controller@2000 {
+			status = "disabled";
+		};
+
+		i2c@3000 {
+			status = "disabled";
+		};
+
+		i2c@3100 {
+			status = "disabled";
+		};
+
+		spi@7000 {
+			status = "disabled";
+		};
+
+		gpio: gpio-controller@f000 {
+			status = "disabled";
+		};
+		
+		dma@21300 {
+			status = "disabled";
+		};
+
+		ptimer@24e00 {
+			status = "disabled";
+		};
+
+		usb@22000 {
+			status = "disabled";
+		};
+
+		mdio@24520 {
+			status = "disabled";
+		};
+
+		mdio@25520 {
+			status = "disabled";
+		};
+
+		mdio@26520 {
+			status = "disabled";
+		};
+
+		enet0: ethernet@24000 {
+			status = "disabled";
+		};
+
+		sdhci@2e000 {
+			status = "disabled";
+		};
+
+		crypto@30000 {
+			status = "disabled";
+		};
+
+		mpic: pic@40000 {
+			protected-sources = <
+			17 18 43 42 59 47 /*ecm, mem, i2c, serial0, spi,gpio */
+			16 20 21 22 23 28 	/* L2, dma1, USB */
+			03 35 36 40 31 32 33 	/* mdio, enet1, enet2 */
+			72 58 25 		/* sdhci, crypto , pci */
+			>;
+		};
+
+		global-utilities@e0000 {	//global utilities block
+			status = "disabled";
+		};
+
+		msi@41600{
+			status = "disabled";
+		};
+	
+	};
+
+	rapidio@fffec0000 {
+		status = "disabled";
+	};
+
+	pci2: pcie@fffe08000 {
+		status = "disabled";
+	};
+
+	pci1: pcie@fffe09000 {
+		status = "disabled";
+	};
+
+
+};
-- 
1.7.9.7

