git clone --depth 1 --no-tags https://github.com/Wibben/Head-to-Head-Poker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168633372
git clone --depth 1 --no-tags https://github.com/MinikOlsenLyd/ETDSPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170321845
git clone --depth 1 --no-tags https://github.com/Vinayak658/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168669804
git clone --depth 1 --no-tags https://github.com/NicolasRochaPacheco/Core101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168753118
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-mattsinc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171227135
git clone --depth 1 --no-tags https://github.com/mystehund/fpga_cryptography.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172805187
git clone --depth 1 --no-tags https://github.com/Blinderblinder/Principle-of-Computer-Composition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172305753
git clone --depth 1 --no-tags https://github.com/SOHAIL73824/Memory-Tester-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171747470
git clone --depth 1 --no-tags https://github.com/Baileymnm1999/Baej.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171347080
git clone --depth 1 --no-tags https://github.com/vt-ece4514-s19/quadratic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171518152
git clone --depth 1 --no-tags https://github.com/binamaria/Functional-emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168909403
git clone --depth 1 --no-tags https://github.com/serliu/Homework3_559.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169631647
git clone --depth 1 --no-tags https://github.com/AnthonyAllwood/SystemonChipPYNQZ1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169936324
git clone --depth 1 --no-tags https://github.com/gtr/v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169505126
git clone --depth 1 --no-tags https://github.com/cs-ece-552/hw3-teann.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169775937
git clone --depth 1 --no-tags https://github.com/lxteam/ideal_pipeline_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171605025
git clone --depth 1 --no-tags https://github.com/yusufbavas/Single-cycle-MIPS-with-Structural-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171730875
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-starcevich.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171565040
git clone --depth 1 --no-tags https://github.com/sailesh31/Traffic-Light-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171287521
git clone --depth 1 --no-tags https://github.com/apollo-lhc/Cornell_CM_Rev1_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171301327
git clone --depth 1 --no-tags https://github.com/Ravikiran2402/Traffic-Sim-with-LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171288730
git clone --depth 1 --no-tags https://github.com/jfetkotto/VerilogSynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167962127
git clone --depth 1 --no-tags https://github.com/hsu12/mips_32bit_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170431999
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-Ghost-VR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170953710
git clone --depth 1 --no-tags https://github.com/alitoufighi/MIPS-Multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171650342
git clone --depth 1 --no-tags https://github.com/notphilphil/CS3220Spring19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171762019
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-chairithinug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171557365
git clone --depth 1 --no-tags https://github.com/SJ110/some-kind-of-courses.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167507384
git clone --depth 1 --no-tags https://github.com/Habab12/hi04031_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167551290
git clone --depth 1 --no-tags https://github.com/Vinayak658/Reconfigurable-computing-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168144058
git clone --depth 1 --no-tags https://github.com/hubertbanas/Arcade-VanVanCar_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168027341
git clone --depth 1 --no-tags https://github.com/hubertbanas/Arcade-Eeekk_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168026521
git clone --depth 1 --no-tags https://github.com/thawis2/verilogpractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167250757
git clone --depth 1 --no-tags https://github.com/tsangb/Past-Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167261528
git clone --depth 1 --no-tags https://github.com/PaulMatthewMartinez/Simple-Memory-and-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168300168
git clone --depth 1 --no-tags https://github.com/EmanElsaban/ChopSticks-Hand-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167909134
git clone --depth 1 --no-tags https://github.com/cbhughes87/verilog-five-stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169359623
git clone --depth 1 --no-tags https://github.com/tocisz/verilog-cellular-automaton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170011557
git clone --depth 1 --no-tags https://github.com/GHLoeng/single_cycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172113258
git clone --depth 1 --no-tags https://github.com/qwertyvipul/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172372359
git clone --depth 1 --no-tags https://github.com/joshuayoung1/Learn-Chinese-FPGA-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169510761
git clone --depth 1 --no-tags https://github.com/FarnamAdelkhani/digital-design-with-verilog-on-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172602559
git clone --depth 1 --no-tags https://github.com/monsoon235/Nexys4-DDR-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172756273
git clone --depth 1 --no-tags https://github.com/zetem/MIPS_Archituctre.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167979852
git clone --depth 1 --no-tags https://github.com/AlexanderDranitsa/jtag_bist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167173160
git clone --depth 1 --no-tags https://github.com/felix0901/origin_neat_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167323131
git clone --depth 1 --no-tags https://github.com/RHTome/Password-validation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172299426
git clone --depth 1 --no-tags https://github.com/dcochs3/Processors3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171187477
git clone --depth 1 --no-tags https://github.com/sudo-sh/hardware_sec_cw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170168804
git clone --depth 1 --no-tags https://github.com/wlmnzf/jtag_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167543628
git clone --depth 1 --no-tags https://github.com/hankbae/3TB4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167768832
git clone --depth 1 --no-tags https://github.com/cqiu2008/sim_fxx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167884942
git clone --depth 1 --no-tags https://github.com/schnelled/FPGA_Swiss_Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168578692
git clone --depth 1 --no-tags https://github.com/vj-sananda/rtl-visualize-formal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168382247
git clone --depth 1 --no-tags https://github.com/IshfaQFaisal/32Bit-MIPS-without-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169430810
git clone --depth 1 --no-tags https://github.com/sabinach/airpong-viz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169649113
git clone --depth 1 --no-tags https://github.com/edburke16/Digital-Design-Homework-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169624818
git clone --depth 1 --no-tags https://github.com/monkichi/AsicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169527618
git clone --depth 1 --no-tags https://github.com/vt-ece4514-s19/fsmd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169184217
git clone --depth 1 --no-tags https://github.com/lxteam/Redirect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171823491
git clone --depth 1 --no-tags https://github.com/hubertbanas/Arcade-DreamShopper_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168026499
git clone --depth 1 --no-tags https://github.com/shirleylin0422/Hardware-Design_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171805003
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-kwilson33.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171329229
git clone --depth 1 --no-tags https://github.com/pybfms/sdram_bfms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171075078
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-nataliebrooks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171159967
git clone --depth 1 --no-tags https://github.com/hubertbanas/Arcade-MsPacman_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168026858
git clone --depth 1 --no-tags https://github.com/shizakhalidi/Computer-Architecture-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167655687
git clone --depth 1 --no-tags https://github.com/alexeden/fpga-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167766435
git clone --depth 1 --no-tags https://github.com/Gonglja/Electronic-Competition-2015-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169078107
git clone --depth 1 --no-tags https://github.com/physalily/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168180371
git clone --depth 1 --no-tags https://github.com/Frigopie/Digital_Clases.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168389676
git clone --depth 1 --no-tags https://github.com/md03475/mf03475_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168702086
git clone --depth 1 --no-tags https://github.com/ss03516/ss03516_CS330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168700923
git clone --depth 1 --no-tags https://github.com/Abdullah43/si03481_cs330.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168698866
git clone --depth 1 --no-tags https://github.com/css-share/ip_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169348425
git clone --depth 1 --no-tags https://github.com/cs-ece-552/hw3-flaccidnarwhal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170403255
git clone --depth 1 --no-tags https://github.com/snxiong/26-bit-Hamming-Code-Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169828662
git clone --depth 1 --no-tags https://github.com/cs-ece-552/hw3-briannewberry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170019407
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-newPacifics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172146259
git clone --depth 1 --no-tags https://github.com/thomas-schofield/ARM_64_Warthog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170790528
git clone --depth 1 --no-tags https://github.com/yuan9/DTA-aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170619709
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-Jeremy-Intan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170959167
git clone --depth 1 --no-tags https://github.com/davmen41/TeamAPlusOrBust.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171056286
git clone --depth 1 --no-tags https://github.com/ibrahimakbulut/MIPS-SINGLE-CYCLE-PROCESSOR-IN-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171530599
git clone --depth 1 --no-tags https://github.com/NP-techcode/FIFO_Buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167841811
git clone --depth 1 --no-tags https://github.com/gjbang/FlappyBird_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/167632244
git clone --depth 1 --no-tags https://github.com/hubertbanas/Arcade-MrTNT_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/168026831
git clone --depth 1 --no-tags https://github.com/cs-ece-552/hw3-mattsinc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169689147
git clone --depth 1 --no-tags https://github.com/trash4299/ROM-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/169105773
git clone --depth 1 --no-tags https://github.com/mitshine/Switch-Arbiter-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170082824
git clone --depth 1 --no-tags https://github.com/Spirit3s/AES_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170416223
git clone --depth 1 --no-tags https://github.com/Ravikiran2402/Zero-One-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171289170
git clone --depth 1 --no-tags https://github.com/krawthekrow/encrypted-ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170543376
git clone --depth 1 --no-tags https://github.com/batuhantopalogluu/Single-cycle-MIPS-with-Structural-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170649104
git clone --depth 1 --no-tags https://github.com/AndrzejSc/VerilogExamples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/170669927
git clone --depth 1 --no-tags https://github.com/HectorAxal/VIVADO-BASYS-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/171899001
git clone --depth 1 --no-tags https://github.com/ver217/MIPS-5-stage-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172446601
git clone --depth 1 --no-tags https://github.com/nocannobbb/hardware-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172359907
