<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='484' ll='487' type='iterator_range&lt;llvm::MachineRegisterInfo::use_instr_iterator&gt; llvm::MachineRegisterInfo::use_instructions(llvm::Register Reg) const'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/GISelChangeObserver.cpp' l='20' u='c' c='_ZN4llvm19GISelChangeObserver20changingAllUsesOfRegERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='497' u='c' c='_ZN4llvm28LegalizationArtifactCombiner21replaceRegOrBuildCopyENS_8RegisterES1_RNS_19MachineRegisterInfoERNS_16MachineIRBuilderERNS_15SmallVectorImplIS15584151'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='816' u='c' c='_ZN4llvm28LegalizationArtifactCombiner21tryCombineInstructionERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='845' u='c' c='_ZN4llvm28LegalizationArtifactCombiner21tryCombineInstructionERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='822' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase12SinkIntoLoopEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1041' u='c' c='_ZL27isCopyFeedingInvariantStoreRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1102' u='c' c='_ZNK12_GLOBAL__N_115MachineLICMBase13HasLoopPHIUseEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1273' u='c' c='_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1345' u='c' c='_ZN12_GLOBAL__N_114KernelRewriter7rewriteEv'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1605' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander18filterInstructionsEPNS_17MachineBasicBlockEi'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1857' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander23CreateLCSSAExitingBlockEv'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1919' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander13rewriteUsesOfEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/TailDuplicator.cpp' l='299' u='c' c='_ZL12isDefLiveOutN4llvm8RegisterEPNS_17MachineBasicBlockEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64StackTaggingPreRA.cpp' l='280' u='c' c='_ZN12_GLOBAL__N_124AArch64StackTaggingPreRA22findFirstSlotCandidateEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='596' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='708' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='220' u='c' c='_ZN12_GLOBAL__N_114A15SDOptimizer20eraseInstrWithNoUsesEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='342' u='c' c='_ZN12_GLOBAL__N_119MVEVPTOptimisations19ConvertTailPredLoopEPN4llvm11MachineLoopEPNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterBankInfo.cpp' l='185' u='c' c='_ZN4llvm20MipsRegisterBankInfo27AmbiguousRegDefUseContainer10addDefUsesENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='435' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing18canMoveToBeginningERKN4llvm12MachineInstrERKNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='546' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing8canMergeERNS0_23CoalescingCandidateInfoES2_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='4489' u='c' c='_ZNK4llvm12PPCInstrInfo12simplifyToLIERNS_12MachineInstrES2_jPPS1_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='471' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='539' u='c' c='_ZN12_GLOBAL__N_120X86CmovConverterPass32checkForProfitableCmovCandidatesEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEERNS1_11SmallVectorINS6_IPNS1_12Ma287040'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupSetCC.cpp' l='82' u='c' c='_ZN12_GLOBAL__N_117X86FixupSetCCPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1792' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass24sinkPostLoadHardenedInstERN4llvm12MachineInstrERNS1_15SmallPtrSetImplIPS2_EE'/>
