12:04:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\aguss\Desktop\Github\FPGA\ultrascale\VQFTAXIBUS\VQFTAXIBUS\temp_xsdb_launch_script.tcl
12:05:46 INFO  : Registering command handlers for Vitis TCF services
12:06:03 INFO  : XSCT server has started successfully.
12:06:54 INFO  : plnx-install-location is set to ''
12:06:54 INFO  : Successfully done setting XSCT server connection channel  
12:06:54 INFO  : Successfully done query RDI_DATADIR 
12:06:54 INFO  : Successfully done setting workspace for the tool. 
12:59:10 INFO  : Checking for BSP changes to sync application flags for project 'VQFTAXIBUS'...
13:00:32 INFO  : Checking for BSP changes to sync application flags for project 'VQFTAXIBUS'...
13:05:09 INFO  : Checking for BSP changes to sync application flags for project 'VQFTAXIBUS'...
13:05:45 INFO  : Checking for BSP changes to sync application flags for project 'VQFTAXIBUS'...
13:06:44 INFO  : Checking for BSP changes to sync application flags for project 'VQFTAXIBUS'...
13:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A74CEA" && level==0} -index 0' command is executed.
13:19:22 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS/_ide/bitstream/VQFTAXIBUS_wrapper.bit"
13:20:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:01 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/boot/fsbl.elf'
13:20:02 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A74CEA' is selected.
13:20:02 INFO  : 'jtag frequency' command is executed.
13:20:02 INFO  : Sourcing of 'C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:20:02 INFO  : Context for 'APU' is selected.
13:20:03 INFO  : System reset is completed.
13:20:06 INFO  : 'after 3000' command is executed.
13:20:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A74CEA" && level==0} -index 0' command is executed.
13:20:23 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS/_ide/bitstream/VQFTAXIBUS_wrapper.bit"
13:20:23 INFO  : Context for 'APU' is selected.
13:20:24 INFO  : Hardware design information is loaded from 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa'.
13:20:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:24 INFO  : Context for 'APU' is selected.
13:20:24 INFO  : Boot mode is read from the target.
13:20:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:20:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:20:26 INFO  : The application 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:20:27 INFO  : 'set bp_20_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:20:28 INFO  : 'con -block -timeout 60' command is executed.
13:20:28 INFO  : 'bpremove $bp_20_26_fsbl_bp' command is executed.
13:20:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:20:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:20:29 INFO  : The application 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS/Debug/VQFTAXIBUS.elf' is downloaded to processor 'psu_cortexa53_0'.
13:20:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A74CEA" && level==0} -index 0
fpga -file C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS/_ide/bitstream/VQFTAXIBUS_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/boot/fsbl.elf
set bp_20_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS/Debug/VQFTAXIBUS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:20:30 INFO  : 'con' command is executed.
13:20:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:20:30 INFO  : Disconnected from the channel tcfchan#2.
13:21:00 INFO  : Checking for BSP changes to sync application flags for project 'VQFTAXIBUS'...
13:21:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:23 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/boot/fsbl.elf'
13:21:23 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A74CEA' is selected.
13:21:23 INFO  : 'jtag frequency' command is executed.
13:21:23 INFO  : Sourcing of 'C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:21:23 INFO  : Context for 'APU' is selected.
13:21:24 INFO  : System reset is completed.
13:21:27 INFO  : 'after 3000' command is executed.
13:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A74CEA" && level==0} -index 0' command is executed.
13:21:43 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS/_ide/bitstream/VQFTAXIBUS_wrapper.bit"
13:21:43 INFO  : Context for 'APU' is selected.
13:21:43 INFO  : Hardware design information is loaded from 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa'.
13:21:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:43 INFO  : Context for 'APU' is selected.
13:21:43 INFO  : Boot mode is read from the target.
13:21:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:21:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:21:45 INFO  : The application 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:21:45 INFO  : 'set bp_21_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:21:45 INFO  : 'con -block -timeout 60' command is executed.
13:21:45 INFO  : 'bpremove $bp_21_45_fsbl_bp' command is executed.
13:21:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:21:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:21:46 INFO  : The application 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS/Debug/VQFTAXIBUS.elf' is downloaded to processor 'psu_cortexa53_0'.
13:21:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A74CEA" && level==0} -index 0
fpga -file C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS/_ide/bitstream/VQFTAXIBUS_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/boot/fsbl.elf
set bp_21_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS/Debug/VQFTAXIBUS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:21:46 INFO  : 'con' command is executed.
13:21:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:21:46 INFO  : Disconnected from the channel tcfchan#3.
13:23:14 INFO  : Checking for BSP changes to sync application flags for project 'VQFTAXIBUS'...
13:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:34 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/boot/fsbl.elf'
13:23:34 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A74CEA' is selected.
13:23:34 INFO  : 'jtag frequency' command is executed.
13:23:34 INFO  : Sourcing of 'C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:23:34 INFO  : Context for 'APU' is selected.
13:23:35 INFO  : System reset is completed.
13:23:38 INFO  : 'after 3000' command is executed.
13:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A74CEA" && level==0} -index 0' command is executed.
13:23:54 INFO  : FPGA configured successfully with bitstream "C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS/_ide/bitstream/VQFTAXIBUS_wrapper.bit"
13:23:54 INFO  : Context for 'APU' is selected.
13:23:54 INFO  : Hardware design information is loaded from 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa'.
13:23:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:54 INFO  : Context for 'APU' is selected.
13:23:54 INFO  : Boot mode is read from the target.
13:23:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:23:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:23:55 INFO  : The application 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:23:55 INFO  : 'set bp_23_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:23:56 INFO  : 'con -block -timeout 60' command is executed.
13:23:56 INFO  : 'bpremove $bp_23_55_fsbl_bp' command is executed.
13:23:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:23:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:23:57 INFO  : The application 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS/Debug/VQFTAXIBUS.elf' is downloaded to processor 'psu_cortexa53_0'.
13:23:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A74CEA" && level==0} -index 0
fpga -file C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS/_ide/bitstream/VQFTAXIBUS_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/hw/VQFTAXIBUS_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS_wrapper/export/VQFTAXIBUS_wrapper/sw/VQFTAXIBUS_wrapper/boot/fsbl.elf
set bp_23_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS/Debug/VQFTAXIBUS.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:23:57 INFO  : 'con' command is executed.
13:23:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:23:57 INFO  : Disconnected from the channel tcfchan#4.
