ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_correlate_fast_q15.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_correlate_fast_q15,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_correlate_fast_q15
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_correlate_fast_q15:
  27              	.LVL0:
  28              	.LFB145:
  29              		.file 1 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c"
   1:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** /* ----------------------------------------------------------------------
   2:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Project:      CMSIS DSP Library
   3:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Title:        arm_correlate_fast_q15.c
   4:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Description:  Fast Q15 Correlation
   5:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  *
   6:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * $Date:        18. March 2019
   7:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * $Revision:    V1.6.0
   8:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  *
   9:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Target Processor: Cortex-M cores
  10:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * -------------------------------------------------------------------- */
  11:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** /*
  12:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  14:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  16:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * not use this file except in compliance with the License.
  18:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * You may obtain a copy of the License at
  19:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  20:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  *
  22:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * See the License for the specific language governing permissions and
  26:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  * limitations under the License.
  27:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  */
  28:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  29:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #include "arm_math.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 2


  30:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  31:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** /**
  32:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @ingroup groupFilters
  33:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  */
  34:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  35:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** /**
  36:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @addtogroup Corr
  37:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @{
  38:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  */
  39:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  40:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** /**
  41:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @brief         Correlation of Q15 sequences (fast version).
  42:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @param[in]     pSrcA      points to the first input sequence
  43:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @param[in]     srcALen    length of the first input sequence
  44:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @param[in]     pSrcB      points to the second input sequence
  45:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @param[in]     srcBLen    length of the second input sequence
  46:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @param[out]    pDst       points to the location where the output result is written.  Length 2 * 
  47:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @return        none
  48:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  49:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @par           Scaling and Overflow Behavior
  50:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    This fast version uses a 32-bit accumulator with 2.30 format.
  51:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    The accumulator maintains full precision of the intermediate multiplication resu
  52:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    There is no saturation on intermediate additions.
  53:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    Thus, if the accumulator overflows it wraps around and distorts the result.
  54:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    The input signals should be scaled down to avoid intermediate overflows.
  55:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    Scale down one of the inputs by 1/min(srcALen, srcBLen) to avoid overflow since 
  56:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    maximum of min(srcALen, srcBLen) number of additions is carried internally.
  57:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    The 2.30 accumulator is right shifted by 15 bits and then saturated to 1.15 form
  58:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  59:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   @remark
  60:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****                    Refer to \ref arm_correlate_q15() for a slower implementation of this function w
  61:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****  */
  62:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  63:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** void arm_correlate_fast_q15(
  64:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t * pSrcA,
  65:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         uint32_t srcALen,
  66:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t * pSrcB,
  67:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         uint32_t srcBLen,
  68:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         q15_t * pDst)
  69:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** {
  30              		.loc 1 69 1 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 0, frame = 56
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  70:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  34              		.loc 1 70 3 view .LVU1
  71:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *pIn2;                                   /* InputB pointer */
  35              		.loc 1 71 3 view .LVU2
  72:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         q15_t *pOut = pDst;                            /* Output pointer */
  36              		.loc 1 72 9 view .LVU3
  69:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  37              		.loc 1 69 1 is_stmt 0 view .LVU4
  38 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 36
  41              		.cfi_offset 4, -36
  42              		.cfi_offset 5, -32
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 3


  43              		.cfi_offset 6, -28
  44              		.cfi_offset 7, -24
  45              		.cfi_offset 8, -20
  46              		.cfi_offset 9, -16
  47              		.cfi_offset 10, -12
  48              		.cfi_offset 11, -8
  49              		.cfi_offset 14, -4
  73:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
  74:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *px;                                     /* Intermediate inputA pointer */
  75:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *py;                                     /* Intermediate inputB pointer */
  76:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *pSrc1;                                  /* Intermediate pointers */
  77:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         q31_t x0, x1, x2, x3, c0;                      /* Temporary variables for holding input and
  78:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
  79:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         uint32_t j, k, count, blkCnt;                  /* Loop counters */
  80:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         uint32_t outBlockSize;
  81:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         int32_t inc = 1;                               /* Destination address modifier */
  82:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  83:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  84:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
  85:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* srcB is always made to slide across srcA. */
  86:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
  87:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* But CORR(x, y) is reverse of CORR(y, x) */
  88:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
  89:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* and the destination pointer modifier, inc is set to -1 */
  90:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
  91:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* But to improve the performance,
  92:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * we include zeroes in the output instead of zero padding either of the the inputs*/
  93:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* If srcALen > srcBLen,
  94:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
  95:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* If srcALen < srcBLen,
  96:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
  97:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   if (srcALen >= srcBLen)
  50              		.loc 1 97 6 view .LVU5
  51 0004 9942     		cmp	r1, r3
  69:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  52              		.loc 1 69 1 view .LVU6
  53 0006 8FB0     		sub	sp, sp, #60
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 96
  56              	.LVL1:
  73:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
  57              		.loc 1 73 9 is_stmt 1 view .LVU7
  74:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *py;                                     /* Intermediate inputB pointer */
  58              		.loc 1 74 3 view .LVU8
  75:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *pSrc1;                                  /* Intermediate pointers */
  59              		.loc 1 75 3 view .LVU9
  76:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         q31_t x0, x1, x2, x3, c0;                      /* Temporary variables for holding input and
  60              		.loc 1 76 3 view .LVU10
  77:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
  61              		.loc 1 77 9 view .LVU11
  78:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         uint32_t j, k, count, blkCnt;                  /* Loop counters */
  62              		.loc 1 78 9 view .LVU12
  79:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         uint32_t outBlockSize;
  63              		.loc 1 79 9 view .LVU13
  80:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         int32_t inc = 1;                               /* Destination address modifier */
  64              		.loc 1 80 9 view .LVU14
  81:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 4


  65              		.loc 1 81 9 view .LVU15
  66              		.loc 1 97 3 view .LVU16
  69:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  67              		.loc 1 69 1 is_stmt 0 view .LVU17
  68 0008 0590     		str	r0, [sp, #20]
  69 000a 0092     		str	r2, [sp]
  70              		.loc 1 97 6 view .LVU18
  71 000c C0F0DB81 		bcc	.L2
  98:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
  99:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputA pointer */
 100:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn1 = pSrcA;
  72              		.loc 1 100 5 is_stmt 1 view .LVU19
  73              	.LVL2:
 101:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 102:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputB pointer */
 103:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn2 = pSrcB;
  74              		.loc 1 103 5 view .LVU20
 104:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 105:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Number of output samples is calculated */
 106:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     outBlockSize = (2U * srcALen) - 1U;
  75              		.loc 1 106 5 view .LVU21
 107:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 108:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* When srcALen > srcBLen, zero padding is done to srcB
 109:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      * to make their lengths equal.
 110:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      * Instead, (outBlockSize - (srcALen + srcBLen - 1))
 111:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      * number of output samples are made zero */
 112:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     j = outBlockSize - (srcALen + (srcBLen - 1U));
  76              		.loc 1 112 5 view .LVU22
 113:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 114:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Updating the pointer position to non zero value */
 115:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut += j;
  77              		.loc 1 115 5 view .LVU23
 112:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  78              		.loc 1 112 7 is_stmt 0 view .LVU24
  79 0010 CA1A     		subs	r2, r1, r3
  80              	.LVL3:
  81              		.loc 1 115 10 view .LVU25
  82 0012 1898     		ldr	r0, [sp, #96]
  83              	.LVL4:
  81:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
  84              		.loc 1 81 17 view .LVU26
  85 0014 4FF00108 		mov	r8, #1
  86              		.loc 1 115 10 view .LVU27
  87 0018 00EB4202 		add	r2, r0, r2, lsl #1
  88              	.LVL5:
  89              		.loc 1 115 10 view .LVU28
  90 001c 0292     		str	r2, [sp, #8]
  91              	.LVL6:
  92              	.L3:
 116:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 117:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 118:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   else
 119:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 120:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputA pointer */
 121:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn1 = pSrcB;
 122:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 123:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Initialization of inputB pointer */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 5


 124:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pIn2 = pSrcA;
 125:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 126:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* srcBLen is always considered as shorter or equal to srcALen */
 127:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     j = srcBLen;
 128:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     srcBLen = srcALen;
 129:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     srcALen = j;
 130:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 131:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* CORR(x, y) = Reverse order(CORR(y, x)) */
 132:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Hence set the destination pointer to point to the last output sample */
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut = pDst + ((srcALen + srcBLen) - 2U);
 134:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 135:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination address modifier is set to -1 */
 136:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     inc = -1;
 137:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 138:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 139:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 140:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The function is internally
 141:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * divided into three stages according to the number of multiplications that has to be
 142:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * taken place between inputA samples and inputB samples. In the first stage of the
 143:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * algorithm, the multiplications increase by one for every iteration.
 144:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * In the second stage of the algorithm, srcBLen number of multiplications are done.
 145:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * In the third stage of the algorithm, the multiplications decrease by one
 146:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * for every iteration. */
 147:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 148:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The algorithm is implemented in three stages.
 149:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      The loop counters of each stage is initiated here. */
 150:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   blockSize1 = srcBLen - 1U;
  93              		.loc 1 150 3 is_stmt 1 view .LVU29
 151:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   blockSize2 = srcALen - (srcBLen - 1U);
  94              		.loc 1 151 3 view .LVU30
  95 001e 4A1C     		adds	r2, r1, #1
 152:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   blockSize3 = blockSize1;
 153:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 154:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------------
 155:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * Initializations of stage1
 156:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * -------------------------*/
 157:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 158:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* sum = x[0] * y[srcBlen - 1]
 159:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[0] * y[srcBlen - 2] + x[1] * y[srcBlen - 1]
 160:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * ....
 161:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
 162:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    */
 163:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 164:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* In this stage the MAC operations are increased by 1 for every iteration.
 165:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      The count variable holds the number of MAC operations performed */
 166:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   count = 1U;
 167:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 168:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputA */
 169:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pIn1;
 170:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 171:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputB */
 172:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   pSrc1 = pIn2 + (srcBLen - 1U);
  96              		.loc 1 172 16 is_stmt 0 view .LVU31
  97 0020 6FF00046 		mvn	r6, #-2147483648
 173:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pSrc1;
 174:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 175:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* ------------------------
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 6


 176:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * Stage1 process
 177:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * ----------------------*/
 178:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 179:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* The first loop starts here */
 180:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   while (blockSize1 > 0U)
  98              		.loc 1 180 9 view .LVU32
  99 0024 B3F1010A 		subs	r10, r3, #1
 100              	.LVL7:
 172:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pSrc1;
 101              		.loc 1 172 16 view .LVU33
 102 0028 1E44     		add	r6, r6, r3
 103 002a 0492     		str	r2, [sp, #16]
 151:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   blockSize3 = blockSize1;
 104              		.loc 1 151 14 view .LVU34
 105 002c A2EB0302 		sub	r2, r2, r3
 106 0030 0A92     		str	r2, [sp, #40]
 107              	.LVL8:
 152:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 108              		.loc 1 152 3 is_stmt 1 view .LVU35
 166:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 109              		.loc 1 166 3 view .LVU36
 169:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 110              		.loc 1 169 3 view .LVU37
 172:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pSrc1;
 111              		.loc 1 172 3 view .LVU38
 172:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pSrc1;
 112              		.loc 1 172 16 is_stmt 0 view .LVU39
 113 0032 4FEA4602 		lsl	r2, r6, #1
 114              	.LVL9:
 172:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pSrc1;
 115              		.loc 1 172 16 view .LVU40
 116 0036 0392     		str	r2, [sp, #12]
 172:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pSrc1;
 117              		.loc 1 172 9 view .LVU41
 118 0038 009A     		ldr	r2, [sp]
 119 003a 02EB4606 		add	r6, r2, r6, lsl #1
 120              	.LVL10:
 173:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 121              		.loc 1 173 3 is_stmt 1 view .LVU42
 122              		.loc 1 180 3 view .LVU43
 123              		.loc 1 180 9 view .LVU44
 124 003e 00F05A81 		beq	.L4
 181:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 182:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Accumulator is made zero for every iteration */
 183:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     sum = 0;
 184:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 185:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 186:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count >> 2U;
 187:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 188:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 189:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 190:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0U)
 191:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 192:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* x[0] * y[srcBLen - 4] , x[1] * y[srcBLen - 3] */
 193:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 194:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* x[3] * y[srcBLen - 1] , x[2] * y[srcBLen - 2] */
 195:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 7


 196:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 197:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement loop counter */
 198:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 199:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 200:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 201:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 202:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****        No loop unrolling is used. */
 203:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count % 0x4U;
 204:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 205:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0U)
 206:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 207:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Perform the multiply-accumulates */
 208:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* x[0] * y[srcBLen - 1] */
 209:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(*px++, *py++, sum);
 210:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 211:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement the loop counter */
 212:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 213:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 214:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 215:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 216:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     *pOut = (q15_t) (sum >> 15);
 217:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 218:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut += inc;
 125              		.loc 1 218 10 is_stmt 0 view .LVU45
 126 0042 DDF814E0 		ldr	lr, [sp, #20]
 127 0046 4FEA480B 		lsl	fp, r8, #1
 128 004a B71E     		subs	r7, r6, #2
 129 004c DDF808C0 		ldr	ip, [sp, #8]
 130 0050 7546     		mov	r5, lr
 166:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 131              		.loc 1 166 9 view .LVU46
 132 0052 0124     		movs	r4, #1
 183:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 133              		.loc 1 183 9 view .LVU47
 134 0054 0022     		movs	r2, #0
 135 0056 CDF804A0 		str	r10, [sp, #4]
 136              	.LVL11:
 137              	.L5:
 203:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 138              		.loc 1 203 5 is_stmt 1 view .LVU48
 205:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 139              		.loc 1 205 5 view .LVU49
 205:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 140              		.loc 1 205 11 view .LVU50
 141 005a 14F00309 		ands	r9, r4, #3
 142              	.LVL12:
 205:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 143              		.loc 1 205 11 is_stmt 0 view .LVU51
 144 005e 09D0     		beq	.L8
 205:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 145              		.loc 1 205 11 view .LVU52
 146 0060 05EB4909 		add	r9, r5, r9, lsl #1
 147              	.LVL13:
 148              	.L9:
 209:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 149              		.loc 1 209 7 is_stmt 1 view .LVU53
 150              	.LBB110:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 8


 151              	.LBI110:
 152              		.file 2 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 9


  56:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 10


 113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 11


 170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 12


 227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 13


 284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 14


 341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 15


 398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 16


 455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 17


 512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 18


 569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 19


 626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 20


 683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 21


 740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 22


 797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 23


 854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 24


 911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 25


 968:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 26


1025:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 27


1082:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 28


1139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 29


1196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 30


1253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 31


1310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 32


1367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 33


1424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 34


1481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 35


1538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 36


1595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 37


1652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 38


1709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 39


1766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 40


1823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 41


1880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 42


1937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1979:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
 153              		.loc 2 1989 31 view .LVU54
 154              	.LBB111:
1990:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 43


 155              		.loc 2 1991 3 view .LVU55
1992:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 156              		.loc 2 1993 3 view .LVU56
 157              	.LBE111:
 158              	.LBE110:
 209:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 159              		.loc 1 209 13 is_stmt 0 view .LVU57
 160 0064 35F9021B 		ldrsh	r1, [r5], #2
 161              	.LVL14:
 209:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 162              		.loc 1 209 13 view .LVU58
 163 0068 36F9020B 		ldrsh	r0, [r6], #2
 164              	.LVL15:
 165              	.LBB113:
 166              	.LBB112:
 167              		.loc 2 1993 3 view .LVU59
 168              		.syntax unified
 169              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 170 006c 21FB0022 		smlad r2, r1, r0, r2
 171              	@ 0 "" 2
 172              	.LVL16:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 173              		.loc 2 1994 3 is_stmt 1 view .LVU60
 174              		.loc 2 1994 3 is_stmt 0 view .LVU61
 175              		.thumb
 176              		.syntax unified
 177              	.LBE112:
 178              	.LBE113:
 212:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 179              		.loc 1 212 7 is_stmt 1 view .LVU62
 205:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 180              		.loc 1 205 11 view .LVU63
 181 0070 4D45     		cmp	r5, r9
 182 0072 F7D1     		bne	.L9
 183              	.LVL17:
 184              	.L8:
 216:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 185              		.loc 1 216 5 view .LVU64
 219:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 220:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 221:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     py = pSrc1 - count;
 222:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     px = pIn1;
 223:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 224:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Increment MAC count */
 225:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     count++;
 186              		.loc 1 225 10 is_stmt 0 view .LVU65
 187 0074 04F10109 		add	r9, r4, #1
 216:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 188              		.loc 1 216 26 view .LVU66
 189 0078 D213     		asrs	r2, r2, #15
 221:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     px = pIn1;
 190              		.loc 1 221 16 view .LVU67
 191 007a 3E46     		mov	r6, r7
 192              	.LVL18:
 180:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 193              		.loc 1 180 9 view .LVU68
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 44


 194 007c 4B45     		cmp	r3, r9
 216:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 195              		.loc 1 216 13 view .LVU69
 196 007e ACF80020 		strh	r2, [ip]	@ movhi
 218:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 197              		.loc 1 218 5 is_stmt 1 view .LVU70
 218:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 198              		.loc 1 218 10 is_stmt 0 view .LVU71
 199 0082 DC44     		add	ip, ip, fp
 200              	.LVL19:
 221:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     px = pIn1;
 201              		.loc 1 221 5 is_stmt 1 view .LVU72
 222:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 202              		.loc 1 222 5 view .LVU73
 203              		.loc 1 225 5 view .LVU74
 226:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 227:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Decrement loop counter */
 228:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     blockSize1--;
 204              		.loc 1 228 5 view .LVU75
 180:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 205              		.loc 1 180 9 view .LVU76
 206 0084 1BD0     		beq	.L77
 183:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 207              		.loc 1 183 5 view .LVU77
 208              	.LVL20:
 186:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 209              		.loc 1 186 5 view .LVU78
 190:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 210              		.loc 1 190 5 view .LVU79
 190:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 211              		.loc 1 190 11 view .LVU80
 212 0086 5FEA9905 		lsrs	r5, r9, #2
 213              	.LVL21:
 190:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 214              		.loc 1 190 11 is_stmt 0 view .LVU81
 215 008a 00F0D781 		beq	.L39
 216 008e EE00     		lsls	r6, r5, #3
 217              	.LVL22:
 221:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     px = pIn1;
 218              		.loc 1 221 8 view .LVU82
 219 0090 3846     		mov	r0, r7
 220 0092 0EEBC505 		add	r5, lr, r5, lsl #3
 221              	.LVL23:
 190:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 222              		.loc 1 190 11 view .LVU83
 223 0096 7146     		mov	r1, lr
 183:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 224              		.loc 1 183 9 view .LVU84
 225 0098 0022     		movs	r2, #0
 226              	.LVL24:
 227              	.L7:
 193:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* x[3] * y[srcBLen - 1] , x[2] * y[srcBLen - 2] */
 228              		.loc 1 193 7 is_stmt 1 view .LVU85
 229              		.file 3 ".//Libraries/CMSIS/DSP/Include/arm_math.h"
   1:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 45


   4:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  34:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 46


  61:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  91:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 47


 118:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
 148:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 48


 175:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 205:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 49


 232:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 262:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 50


 289:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 319:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:.//Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 51


 346:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
 376:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 52


 403:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 433:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 458:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 53


 460:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 462:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 470:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 230              		.loc 3 472 3 view .LVU86
 473:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 231              		.loc 3 474 3 view .LVU87
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 232              		.loc 3 475 3 view .LVU88
 476:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 233              		.loc 3 477 3 view .LVU89
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 234              		.loc 3 472 3 view .LVU90
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 235              		.loc 3 474 3 view .LVU91
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 236              		.loc 3 475 3 view .LVU92
 237              		.loc 3 477 3 view .LVU93
 238              	.LBB114:
 239              	.LBI114:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 240              		.loc 2 1989 31 view .LVU94
 241              	.LBB115:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242              		.loc 2 1991 3 view .LVU95
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 243              		.loc 2 1993 3 view .LVU96
 244 009a 0C68     		ldr	r4, [r1]	@ unaligned
 245 009c D0F800A0 		ldr	r10, [r0]	@ unaligned
 246              		.syntax unified
 247              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 248 00a0 24FB0A22 		smlad r2, r4, r10, r2
 249              	@ 0 "" 2
 250              	.LVL25:
 251              		.loc 2 1994 3 view .LVU97
 252              		.loc 2 1994 3 is_stmt 0 view .LVU98
 253              		.thumb
 254              		.syntax unified
 255              	.LBE115:
 256              	.LBE114:
 195:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 257              		.loc 1 195 7 is_stmt 1 view .LVU99
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 258              		.loc 3 472 3 view .LVU100
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 259              		.loc 3 474 3 view .LVU101
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 54


 260 00a4 4C68     		ldr	r4, [r1, #4]	@ unaligned
 261              	.LVL26:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 262              		.loc 3 475 3 view .LVU102
 263 00a6 0830     		adds	r0, r0, #8
 264              	.LVL27:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 265              		.loc 3 475 3 is_stmt 0 view .LVU103
 266 00a8 50F804AC 		ldr	r10, [r0, #-4]	@ unaligned
 267 00ac 0831     		adds	r1, r1, #8
 268              	.LVL28:
 269              		.loc 3 477 3 is_stmt 1 view .LVU104
 270              	.LBB116:
 271              	.LBI116:
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 272              		.loc 3 469 28 view .LVU105
 273              	.LBB117:
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274              		.loc 3 472 3 view .LVU106
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 275              		.loc 3 474 3 view .LVU107
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 276              		.loc 3 475 3 view .LVU108
 277              		.loc 3 477 3 view .LVU109
 278              		.loc 3 477 3 is_stmt 0 view .LVU110
 279              	.LBE117:
 280              	.LBE116:
 281              	.LBB118:
 282              	.LBI118:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 283              		.loc 2 1989 31 is_stmt 1 view .LVU111
 284              	.LBB119:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 285              		.loc 2 1991 3 view .LVU112
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 286              		.loc 2 1993 3 view .LVU113
 287              		.syntax unified
 288              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 289 00ae 24FB0A22 		smlad r2, r4, r10, r2
 290              	@ 0 "" 2
 291              	.LVL29:
 292              		.loc 2 1994 3 view .LVU114
 293              		.loc 2 1994 3 is_stmt 0 view .LVU115
 294              		.thumb
 295              		.syntax unified
 296              	.LBE119:
 297              	.LBE118:
 198:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 298              		.loc 1 198 7 is_stmt 1 view .LVU116
 190:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 299              		.loc 1 190 11 view .LVU117
 300 00b2 A942     		cmp	r1, r5
 301 00b4 F1D1     		bne	.L7
 302 00b6 3E44     		add	r6, r6, r7
 303              	.LVL30:
 304              	.L6:
 190:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 55


 305              		.loc 1 190 11 is_stmt 0 view .LVU118
 306 00b8 023F     		subs	r7, r7, #2
 183:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 307              		.loc 1 183 9 view .LVU119
 308 00ba 4C46     		mov	r4, r9
 309 00bc CDE7     		b	.L5
 310              	.LVL31:
 311              	.L77:
 183:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 312              		.loc 1 183 9 view .LVU120
 313 00be DDE901A2 		ldrd	r10, r2, [sp, #4]
 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 230:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 231:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------------
 232:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * Initializations of stage2
 233:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * ------------------------*/
 234:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 235:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
 236:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen] * y[srcBLen-1]
 237:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * ....
 238:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen
 239:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    */
 240:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 241:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputA */
 242:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pIn1;
 243:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 244:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputB */
 245:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pIn2;
 246:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 247:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* count is the index by which the pointer pIn1 to be incremented */
 248:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   count = 0U;
 249:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 250:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------
 251:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * Stage2 process
 252:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * -------------------*/
 253:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 254:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 255:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * So, to loop unroll over blockSize2,
 256:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * srcBLen should be greater than or equal to 4 */
 257:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   if (srcBLen >= 4U)
 314              		.loc 1 257 6 view .LVU121
 315 00c2 B9F1030F 		cmp	r9, #3
 316 00c6 04FB0B22 		mla	r2, r4, fp, r2
 317 00ca 0292     		str	r2, [sp, #8]
 242:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 318              		.loc 1 242 3 is_stmt 1 view .LVU122
 319              	.LVL32:
 245:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 320              		.loc 1 245 3 view .LVU123
 248:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 321              		.loc 1 248 3 view .LVU124
 322              		.loc 1 257 3 view .LVU125
 323              		.loc 1 257 6 is_stmt 0 view .LVU126
 324 00cc 40F21381 		bls	.L4
 258:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 259:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Loop unroll over blockSize2, by 4 */
 260:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     blkCnt = blockSize2 >> 2U;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 56


 325              		.loc 1 260 5 is_stmt 1 view .LVU127
 326              	.LVL33:
 261:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 262:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (blkCnt > 0U)
 327              		.loc 1 262 5 view .LVU128
 328              		.loc 1 262 11 view .LVU129
 329 00d0 0A9B     		ldr	r3, [sp, #40]
 330              	.LVL34:
 331              		.loc 1 262 11 is_stmt 0 view .LVU130
 332 00d2 9908     		lsrs	r1, r3, #2
 333              	.LVL35:
 334              		.loc 1 262 11 view .LVU131
 335 00d4 0B91     		str	r1, [sp, #44]
 336 00d6 00F0AE81 		beq	.L40
 337 00da 09F00302 		and	r2, r9, #3
 338              	.LVL36:
 263:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 264:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Set all accumulators to zero */
 265:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc0 = 0;
 266:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc1 = 0;
 267:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc2 = 0;
 268:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc3 = 0;
 269:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 270:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* read x[0], x[1] samples */
 271:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       x0 = read_q15x2 ((q15_t *) px);
 272:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* read x[1], x[2] samples */
 273:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       x1 = read_q15x2 ((q15_t *) px + 1);
 274:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 	  px += 2U;
 275:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 276:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 277:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen >> 2U;
 339              		.loc 1 277 9 view .LVU132
 340 00de 4FEA9903 		lsr	r3, r9, #2
 242:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 341              		.loc 1 242 6 view .LVU133
 342 00e2 059C     		ldr	r4, [sp, #20]
 343 00e4 0392     		str	r2, [sp, #12]
 344 00e6 4FEAC802 		lsl	r2, r8, #3
 345              		.loc 1 277 9 view .LVU134
 346 00ea 0793     		str	r3, [sp, #28]
 347 00ec 0692     		str	r2, [sp, #24]
 348 00ee 029A     		ldr	r2, [sp, #8]
 349 00f0 CDF830A0 		str	r10, [sp, #48]
 350 00f4 A246     		mov	r10, r4
 351 00f6 02EB0B00 		add	r0, r2, fp
 352 00fa DA00     		lsls	r2, r3, #3
 353 00fc 013B     		subs	r3, r3, #1
 354 00fe CDF83490 		str	r9, [sp, #52]
 355 0102 0432     		adds	r2, r2, #4
 356 0104 8146     		mov	r9, r0
 357              	.LVL37:
 358              		.loc 1 277 9 view .LVU135
 359 0106 0191     		str	r1, [sp, #4]
 360              	.LVL38:
 361              		.loc 1 277 9 view .LVU136
 362 0108 0892     		str	r2, [sp, #32]
 363 010a 009A     		ldr	r2, [sp]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 57


 364 010c 02EBC303 		add	r3, r2, r3, lsl #3
 365 0110 0493     		str	r3, [sp, #16]
 366              	.LVL39:
 367              		.loc 1 277 9 view .LVU137
 368 0112 CBF10003 		rsb	r3, fp, #0
 369 0116 0993     		str	r3, [sp, #36]
 370              	.LVL40:
 371              	.L20:
 265:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc1 = 0;
 372              		.loc 1 265 7 is_stmt 1 view .LVU138
 266:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc2 = 0;
 373              		.loc 1 266 7 view .LVU139
 267:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc3 = 0;
 374              		.loc 1 267 7 view .LVU140
 268:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 375              		.loc 1 268 7 view .LVU141
 271:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* read x[1], x[2] samples */
 376              		.loc 1 271 7 view .LVU142
 377              	.LBB120:
 378              	.LBI120:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 379              		.loc 3 454 28 view .LVU143
 380              	.LBB121:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 381              		.loc 3 457 3 view .LVU144
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 382              		.loc 3 459 3 view .LVU145
 383              	.LBE121:
 384              	.LBE120:
 268:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 385              		.loc 1 268 12 is_stmt 0 view .LVU146
 386 0118 0023     		movs	r3, #0
 387              	.LBB123:
 388              	.LBB122:
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 389              		.loc 3 459 3 view .LVU147
 390 011a DAF80020 		ldr	r2, [r10]	@ unaligned
 391              	.LVL41:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 392              		.loc 3 461 3 is_stmt 1 view .LVU148
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 393              		.loc 3 461 3 is_stmt 0 view .LVU149
 394              	.LBE122:
 395              	.LBE123:
 273:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 	  px += 2U;
 396              		.loc 1 273 7 is_stmt 1 view .LVU150
 397              	.LBB124:
 398              	.LBI124:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 399              		.loc 3 454 28 view .LVU151
 400              	.LBB125:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401              		.loc 3 457 3 view .LVU152
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 402              		.loc 3 459 3 view .LVU153
 403 011e DAF80260 		ldr	r6, [r10, #2]	@ unaligned
 404              	.LVL42:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 58


 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 405              		.loc 3 461 3 view .LVU154
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 406              		.loc 3 461 3 is_stmt 0 view .LVU155
 407              	.LBE125:
 408              	.LBE124:
 274:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 409              		.loc 1 274 4 is_stmt 1 view .LVU156
 410 0122 0AF10400 		add	r0, r10, #4
 411              	.LVL43:
 412              		.loc 1 277 7 view .LVU157
 267:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc3 = 0;
 413              		.loc 1 267 12 is_stmt 0 view .LVU158
 414 0126 9C46     		mov	ip, r3
 266:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc2 = 0;
 415              		.loc 1 266 12 view .LVU159
 416 0128 1D46     		mov	r5, r3
 265:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       acc1 = 0;
 417              		.loc 1 265 12 view .LVU160
 418 012a 1C46     		mov	r4, r3
 419              	.LBB127:
 420              	.LBB126:
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 421              		.loc 3 459 3 view .LVU161
 422 012c DDF800E0 		ldr	lr, [sp]
 423              	.LBE126:
 424              	.LBE127:
 425              		.loc 1 277 9 view .LVU162
 426 0130 DDF81C80 		ldr	r8, [sp, #28]
 427              	.LVL44:
 428              	.L15:
 278:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 279:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 280:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 281:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       do
 429              		.loc 1 281 7 is_stmt 1 discriminator 1 view .LVU163
 282:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 283:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read the first two inputB samples using SIMD:
 284:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****          * y[0] and y[1] */
 285:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = read_q15x2_ia ((q15_t **) &py);
 430              		.loc 1 285 9 discriminator 1 view .LVU164
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 431              		.loc 3 472 3 discriminator 1 view .LVU165
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 432              		.loc 3 474 3 discriminator 1 view .LVU166
 433 0134 DEF80010 		ldr	r1, [lr]	@ unaligned
 434              	.LVL45:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 435              		.loc 3 475 3 discriminator 1 view .LVU167
 436              		.loc 3 477 3 discriminator 1 view .LVU168
 286:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 287:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc0 +=  x[0] * y[0] + x[1] * y[1] */
 288:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
 437              		.loc 1 288 9 discriminator 1 view .LVU169
 438              	.LBB128:
 439              	.LBI128:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 59


 440              		.loc 2 1989 31 discriminator 1 view .LVU170
 441              	.LBB129:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 442              		.loc 2 1991 3 discriminator 1 view .LVU171
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 443              		.loc 2 1993 3 discriminator 1 view .LVU172
 444              		.syntax unified
 445              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 446 0138 22FB0142 		smlad r2, r2, r1, r4
 447              	@ 0 "" 2
 448              	.LVL46:
 449              		.loc 2 1994 3 discriminator 1 view .LVU173
 450              		.loc 2 1994 3 is_stmt 0 discriminator 1 view .LVU174
 451              		.thumb
 452              		.syntax unified
 453              	.LBE129:
 454              	.LBE128:
 289:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 290:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc1 +=  x[1] * y[0] + x[2] * y[1] */
 291:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 455              		.loc 1 291 9 is_stmt 1 discriminator 1 view .LVU175
 456              	.LBB130:
 457              	.LBI130:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 458              		.loc 2 1989 31 discriminator 1 view .LVU176
 459              	.LBB131:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 460              		.loc 2 1991 3 discriminator 1 view .LVU177
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 461              		.loc 2 1993 3 discriminator 1 view .LVU178
 462              		.syntax unified
 463              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 464 013c 26FB0155 		smlad r5, r6, r1, r5
 465              	@ 0 "" 2
 466              	.LVL47:
 467              		.loc 2 1994 3 discriminator 1 view .LVU179
 468              		.loc 2 1994 3 is_stmt 0 discriminator 1 view .LVU180
 469              		.thumb
 470              		.syntax unified
 471              	.LBE131:
 472              	.LBE130:
 292:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 293:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[2], x[3] */
 294:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x2 = read_q15x2 ((q15_t *) px);
 473              		.loc 1 294 9 is_stmt 1 discriminator 1 view .LVU181
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474              		.loc 3 457 3 discriminator 1 view .LVU182
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 475              		.loc 3 459 3 discriminator 1 view .LVU183
 476 0140 0468     		ldr	r4, [r0]	@ unaligned
 477              	.LVL48:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 478              		.loc 3 461 3 discriminator 1 view .LVU184
 295:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 296:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[3], x[4] */
 297:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px + 1);
 479              		.loc 1 297 9 discriminator 1 view .LVU185
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 60


 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 480              		.loc 3 457 3 discriminator 1 view .LVU186
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 481              		.loc 3 459 3 discriminator 1 view .LVU187
 482 0142 D0F80270 		ldr	r7, [r0, #2]	@ unaligned
 483              	.LVL49:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 484              		.loc 3 461 3 discriminator 1 view .LVU188
 298:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 299:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc2 +=  x[2] * y[0] + x[3] * y[1] */
 300:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x2, c0, acc2);
 485              		.loc 1 300 9 discriminator 1 view .LVU189
 486              	.LBB132:
 487              	.LBI132:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 488              		.loc 2 1989 31 discriminator 1 view .LVU190
 489              	.LBB133:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 490              		.loc 2 1991 3 discriminator 1 view .LVU191
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 491              		.loc 2 1993 3 discriminator 1 view .LVU192
 492              		.syntax unified
 493              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 494 0146 24FB01CC 		smlad ip, r4, r1, ip
 495              	@ 0 "" 2
 496              	.LVL50:
 497              		.loc 2 1994 3 discriminator 1 view .LVU193
 498              		.loc 2 1994 3 is_stmt 0 discriminator 1 view .LVU194
 499              		.thumb
 500              		.syntax unified
 501              	.LBE133:
 502              	.LBE132:
 301:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 302:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc3 +=  x[3] * y[0] + x[4] * y[1] */
 303:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x3, c0, acc3);
 503              		.loc 1 303 9 is_stmt 1 discriminator 1 view .LVU195
 504              	.LBB134:
 505              	.LBI134:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 506              		.loc 2 1989 31 discriminator 1 view .LVU196
 507              	.LBB135:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 508              		.loc 2 1991 3 discriminator 1 view .LVU197
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 509              		.loc 2 1993 3 discriminator 1 view .LVU198
 510              		.syntax unified
 511              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 512 014a 27FB0133 		smlad r3, r7, r1, r3
 513              	@ 0 "" 2
 514              	.LVL51:
 515              		.loc 2 1994 3 discriminator 1 view .LVU199
 516              		.loc 2 1994 3 is_stmt 0 discriminator 1 view .LVU200
 517              		.thumb
 518              		.syntax unified
 519              	.LBE135:
 520              	.LBE134:
 304:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 61


 305:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[2] and y[3] */
 306:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = read_q15x2_ia ((q15_t **) &py);
 521              		.loc 1 306 9 is_stmt 1 discriminator 1 view .LVU201
 522              	.LBB136:
 523              	.LBI136:
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 524              		.loc 3 469 28 discriminator 1 view .LVU202
 525              	.LBB137:
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 526              		.loc 3 472 3 discriminator 1 view .LVU203
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 527              		.loc 3 474 3 discriminator 1 view .LVU204
 528 014e DEF80410 		ldr	r1, [lr, #4]	@ unaligned
 529              	.LVL52:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 530              		.loc 3 475 3 discriminator 1 view .LVU205
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 531              		.loc 3 475 3 is_stmt 0 discriminator 1 view .LVU206
 532 0152 0EF1080E 		add	lr, lr, #8
 533              	.LVL53:
 534              		.loc 3 477 3 is_stmt 1 discriminator 1 view .LVU207
 535              		.loc 3 477 3 is_stmt 0 discriminator 1 view .LVU208
 536              	.LBE137:
 537              	.LBE136:
 307:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 308:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc0 +=  x[2] * y[2] + x[3] * y[3] */
 309:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x2, c0, acc0);
 538              		.loc 1 309 9 is_stmt 1 discriminator 1 view .LVU209
 539              	.LBB138:
 540              	.LBI138:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 541              		.loc 2 1989 31 discriminator 1 view .LVU210
 542              	.LBB139:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 543              		.loc 2 1991 3 discriminator 1 view .LVU211
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 544              		.loc 2 1993 3 discriminator 1 view .LVU212
 545              		.syntax unified
 546              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 547 0156 24FB0124 		smlad r4, r4, r1, r2
 548              	@ 0 "" 2
 549              	.LVL54:
 550              		.loc 2 1994 3 discriminator 1 view .LVU213
 551              		.loc 2 1994 3 is_stmt 0 discriminator 1 view .LVU214
 552              		.thumb
 553              		.syntax unified
 554              	.LBE139:
 555              	.LBE138:
 310:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 311:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc1 +=  x[3] * y[2] + x[4] * y[3] */
 312:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x3, c0, acc1);
 556              		.loc 1 312 9 is_stmt 1 discriminator 1 view .LVU215
 557              	.LBB140:
 558              	.LBI140:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 559              		.loc 2 1989 31 discriminator 1 view .LVU216
 560              	.LBB141:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 62


1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 561              		.loc 2 1991 3 discriminator 1 view .LVU217
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 562              		.loc 2 1993 3 discriminator 1 view .LVU218
 563              		.syntax unified
 564              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 565 015a 27FB0155 		smlad r5, r7, r1, r5
 566              	@ 0 "" 2
 567              	.LVL55:
 568              		.loc 2 1994 3 discriminator 1 view .LVU219
 569              		.loc 2 1994 3 is_stmt 0 discriminator 1 view .LVU220
 570              		.thumb
 571              		.syntax unified
 572              	.LBE141:
 573              	.LBE140:
 313:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 314:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[4], x[5] */
 315:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x0 = read_q15x2 ((q15_t *) px + 2);
 574              		.loc 1 315 9 is_stmt 1 discriminator 1 view .LVU221
 575              	.LBB142:
 576              	.LBI142:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 577              		.loc 3 454 28 discriminator 1 view .LVU222
 578              	.LBB143:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 579              		.loc 3 457 3 discriminator 1 view .LVU223
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 580              		.loc 3 459 3 discriminator 1 view .LVU224
 581 015e 4268     		ldr	r2, [r0, #4]	@ unaligned
 582              	.LVL56:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 583              		.loc 3 461 3 discriminator 1 view .LVU225
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 584              		.loc 3 461 3 is_stmt 0 discriminator 1 view .LVU226
 585              	.LBE143:
 586              	.LBE142:
 316:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 317:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[5], x[6] */
 318:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x1 = read_q15x2 ((q15_t *) px + 3);
 587              		.loc 1 318 9 is_stmt 1 discriminator 1 view .LVU227
 588              	.LBB144:
 589              	.LBI144:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 590              		.loc 3 454 28 discriminator 1 view .LVU228
 591              	.LBB145:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 592              		.loc 3 457 3 discriminator 1 view .LVU229
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 593              		.loc 3 459 3 discriminator 1 view .LVU230
 594              	.LBE145:
 595              	.LBE144:
 319:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 		px += 4U;
 596              		.loc 1 319 6 is_stmt 0 discriminator 1 view .LVU231
 597 0160 0830     		adds	r0, r0, #8
 598              	.LVL57:
 599              		.loc 1 319 6 discriminator 1 view .LVU232
 600 0162 50F8026C 		ldr	r6, [r0, #-2]	@ unaligned
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 63


 601              	.LVL58:
 602              	.LBB147:
 603              	.LBB146:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 604              		.loc 3 461 3 is_stmt 1 discriminator 1 view .LVU233
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 605              		.loc 3 461 3 is_stmt 0 discriminator 1 view .LVU234
 606              	.LBE146:
 607              	.LBE147:
 608              		.loc 1 319 3 is_stmt 1 discriminator 1 view .LVU235
 320:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 321:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc2 +=  x[4] * y[2] + x[5] * y[3] */
 322:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x0, c0, acc2);
 609              		.loc 1 322 9 discriminator 1 view .LVU236
 610              	.LBB148:
 611              	.LBI148:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 612              		.loc 2 1989 31 discriminator 1 view .LVU237
 613              	.LBB149:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 614              		.loc 2 1991 3 discriminator 1 view .LVU238
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615              		.loc 2 1993 3 discriminator 1 view .LVU239
 616              		.syntax unified
 617              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 618 0166 22FB01CC 		smlad ip, r2, r1, ip
 619              	@ 0 "" 2
 620              	.LVL59:
 621              		.loc 2 1994 3 discriminator 1 view .LVU240
 622              		.loc 2 1994 3 is_stmt 0 discriminator 1 view .LVU241
 623              		.thumb
 624              		.syntax unified
 625              	.LBE149:
 626              	.LBE148:
 323:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 324:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* acc3 +=  x[5] * y[2] + x[6] * y[3] */
 325:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x1, c0, acc3);
 627              		.loc 1 325 9 is_stmt 1 discriminator 1 view .LVU242
 628              	.LBB150:
 629              	.LBI150:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 630              		.loc 2 1989 31 discriminator 1 view .LVU243
 631              	.LBB151:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 632              		.loc 2 1991 3 discriminator 1 view .LVU244
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 633              		.loc 2 1993 3 discriminator 1 view .LVU245
 634              		.syntax unified
 635              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 636 016a 26FB0133 		smlad r3, r6, r1, r3
 637              	@ 0 "" 2
 638              	.LVL60:
 639              		.loc 2 1994 3 discriminator 1 view .LVU246
 640              		.loc 2 1994 3 is_stmt 0 discriminator 1 view .LVU247
 641              		.thumb
 642              		.syntax unified
 643              	.LBE151:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 64


 644              	.LBE150:
 326:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 327:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       } while (--k);
 645              		.loc 1 327 15 is_stmt 1 discriminator 1 view .LVU248
 646              		.loc 1 327 7 is_stmt 0 discriminator 1 view .LVU249
 647 016e B8F10108 		subs	r8, r8, #1
 648              	.LVL61:
 649              		.loc 1 327 7 discriminator 1 view .LVU250
 650 0172 DFD1     		bne	.L15
 328:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 329:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* For the next MAC operations, SIMD is not used
 330:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****        * So, the 16 bit pointer if inputB, py is updated */
 331:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 332:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 333:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****        ** No loop unrolling is used. */
 334:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen % 0x4U;
 335:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 336:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       if (k == 1U)
 651              		.loc 1 336 10 view .LVU251
 652 0174 0398     		ldr	r0, [sp, #12]
 653              	.LVL62:
 654              		.loc 1 336 10 view .LVU252
 655 0176 0899     		ldr	r1, [sp, #32]
 656              	.LVL63:
 657              		.loc 1 336 10 view .LVU253
 658 0178 0128     		cmp	r0, #1
 659 017a 5144     		add	r1, r10, r1
 334:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 660              		.loc 1 334 7 is_stmt 1 view .LVU254
 661              	.LVL64:
 662              		.loc 1 336 7 view .LVU255
 663              		.loc 1 336 10 is_stmt 0 view .LVU256
 664 017c 00F04981 		beq	.L78
 665              	.LVL65:
 337:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 338:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[4] */
 339:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = *py;
 340:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 341:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 342:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 << 16U;
 343:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 344:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
 345:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 346:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 347:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[7] */
 348:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 349:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 		px++;
 350:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 351:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 352:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD (x0, c0, acc0);
 353:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD (x1, c0, acc1);
 354:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLADX(x1, c0, acc2);
 355:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
 356:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 357:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 358:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       if (k == 2U)
 666              		.loc 1 358 7 is_stmt 1 view .LVU257
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 65


 667              		.loc 1 358 10 is_stmt 0 view .LVU258
 668 0180 0398     		ldr	r0, [sp, #12]
 669 0182 0228     		cmp	r0, #2
 670 0184 00F03781 		beq	.L18
 359:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 360:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[4], y[5] */
 361:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = read_q15x2 ((q15_t *) py);
 362:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 363:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[7], x[8] */
 364:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 365:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 366:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[9] */
 367:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 368:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 		px += 2U;
 369:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 370:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 371:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
 372:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 373:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x3, c0, acc2);
 374:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x2, c0, acc3);
 375:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 376:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 377:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       if (k == 3U)
 671              		.loc 1 377 7 is_stmt 1 view .LVU259
 672              		.loc 1 377 10 is_stmt 0 view .LVU260
 673 0188 0328     		cmp	r0, #3
 674 018a 19D1     		bne	.L17
 378:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 379:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[4], y[5] */
 380:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = read_q15x2_ia ((q15_t **) &py);
 675              		.loc 1 380 9 is_stmt 1 view .LVU261
 676              	.LVL66:
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 677              		.loc 3 472 3 view .LVU262
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 678              		.loc 3 474 3 view .LVU263
 679 018c 0498     		ldr	r0, [sp, #16]
 680 018e D1F80270 		ldr	r7, [r1, #2]	@ unaligned
 681              	.LVL67:
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 682              		.loc 3 474 3 is_stmt 0 view .LVU264
 683 0192 8068     		ldr	r0, [r0, #8]	@ unaligned
 684              	.LVL68:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 685              		.loc 3 475 3 is_stmt 1 view .LVU265
 686              		.loc 3 477 3 view .LVU266
 381:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 382:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[7], x[8] */
 383:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 687              		.loc 1 383 9 view .LVU267
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 688              		.loc 3 457 3 view .LVU268
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 689              		.loc 3 459 3 view .LVU269
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 690              		.loc 3 461 3 view .LVU270
 384:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 66


 385:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[9] */
 386:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 691              		.loc 1 386 9 view .LVU271
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 692              		.loc 3 457 3 view .LVU272
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 693              		.loc 3 459 3 view .LVU273
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 694              		.loc 3 461 3 view .LVU274
 387:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 388:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 389:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLAD(x0, c0, acc0);
 695              		.loc 1 389 9 view .LVU275
 696              	.LBB152:
 697              	.LBI152:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 698              		.loc 2 1989 31 view .LVU276
 699              	.LBB153:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 700              		.loc 2 1991 3 view .LVU277
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 701              		.loc 2 1993 3 view .LVU278
 702              		.syntax unified
 703              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 704 0194 22FB0042 		smlad r2, r2, r0, r4
 705              	@ 0 "" 2
 706              	.LVL69:
 707              		.loc 2 1994 3 view .LVU279
 708              		.loc 2 1994 3 is_stmt 0 view .LVU280
 709              		.thumb
 710              		.syntax unified
 711              	.LBE153:
 712              	.LBE152:
 390:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 713              		.loc 1 390 9 is_stmt 1 view .LVU281
 714              	.LBB154:
 715              	.LBI154:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 716              		.loc 2 1989 31 view .LVU282
 717              	.LBB155:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 718              		.loc 2 1991 3 view .LVU283
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 719              		.loc 2 1993 3 view .LVU284
 720              		.syntax unified
 721              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 722 0198 26FB0055 		smlad r5, r6, r0, r5
 723              	@ 0 "" 2
 724              	.LVL70:
 725              		.loc 2 1994 3 view .LVU285
 726              		.loc 2 1994 3 is_stmt 0 view .LVU286
 727              		.thumb
 728              		.syntax unified
 729              	.LBE155:
 730              	.LBE154:
 391:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x3, c0, acc2);
 731              		.loc 1 391 9 is_stmt 1 view .LVU287
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 67


 732              	.LBB156:
 733              	.LBI156:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 734              		.loc 2 1989 31 view .LVU288
 735              	.LBB157:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736              		.loc 2 1991 3 view .LVU289
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 737              		.loc 2 1993 3 view .LVU290
 738 019c 0C68     		ldr	r4, [r1]	@ unaligned
 739              		.syntax unified
 740              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 741 019e 24FB00CC 		smlad ip, r4, r0, ip
 742              	@ 0 "" 2
 743              	.LVL71:
 744              		.loc 2 1994 3 view .LVU291
 745              		.loc 2 1994 3 is_stmt 0 view .LVU292
 746              		.thumb
 747              		.syntax unified
 748              	.LBE157:
 749              	.LBE156:
 392:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x2, c0, acc3);
 750              		.loc 1 392 9 is_stmt 1 view .LVU293
 751              	.LBB158:
 752              	.LBI158:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 753              		.loc 2 1989 31 view .LVU294
 754              	.LBB159:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 755              		.loc 2 1991 3 view .LVU295
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 756              		.loc 2 1993 3 view .LVU296
 757              		.syntax unified
 758              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 759 01a2 27FB0033 		smlad r3, r7, r0, r3
 760              	@ 0 "" 2
 761              	.LVL72:
 762              		.loc 2 1994 3 view .LVU297
 763              		.loc 2 1994 3 is_stmt 0 view .LVU298
 764              		.thumb
 765              		.syntax unified
 766              	.LBE159:
 767              	.LBE158:
 393:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 394:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = (*py);
 768              		.loc 1 394 9 is_stmt 1 view .LVU299
 769              		.loc 1 394 12 is_stmt 0 view .LVU300
 770 01a6 0498     		ldr	r0, [sp, #16]
 771              	.LVL73:
 772              		.loc 1 394 12 view .LVU301
 773 01a8 B0F90C00 		ldrsh	r0, [r0, #12]
 774              	.LVL74:
 395:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read y[6] */
 396:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 397:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 << 16U;
 398:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #else
 399:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         c0 = c0 & 0x0000FFFF;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 68


 775              		.loc 1 399 9 is_stmt 1 view .LVU302
 400:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 401:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 402:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Read x[10] */
 403:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         x3 = read_q15x2 ((q15_t *) px + 2);
 776              		.loc 1 403 9 view .LVU303
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 777              		.loc 3 457 3 view .LVU304
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 778              		.loc 3 459 3 view .LVU305
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 779              		.loc 3 461 3 view .LVU306
 404:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 		px += 3U;
 780              		.loc 1 404 3 view .LVU307
 405:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 406:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 407:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc0 = __SMLADX(x1, c0, acc0);
 781              		.loc 1 407 9 view .LVU308
 399:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 782              		.loc 1 399 12 is_stmt 0 view .LVU309
 783 01ac 80B2     		uxth	r0, r0
 784              	.LVL75:
 785              	.LBB160:
 786              	.LBI160:
1995:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
 787              		.loc 2 1997 31 is_stmt 1 view .LVU310
 788              	.LBB161:
1998:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 789              		.loc 2 1999 3 view .LVU311
2000:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 790              		.loc 2 2001 3 view .LVU312
 791              		.syntax unified
 792              	@ 2001 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 793 01ae 26FB1024 		smladx r4, r6, r0, r2
 794              	@ 0 "" 2
 795              	.LVL76:
2002:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 796              		.loc 2 2002 3 view .LVU313
 797              		.loc 2 2002 3 is_stmt 0 view .LVU314
 798              		.thumb
 799              		.syntax unified
 800              	.LBE161:
 801              	.LBE160:
 408:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD (x2, c0, acc1);
 802              		.loc 1 408 9 is_stmt 1 view .LVU315
 803              	.LBB162:
 804              	.LBI162:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 805              		.loc 2 1989 31 view .LVU316
 806              	.LBB163:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 807              		.loc 2 1991 3 view .LVU317
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 69


 808              		.loc 2 1993 3 view .LVU318
 809              		.syntax unified
 810              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 811 01b2 27FB0055 		smlad r5, r7, r0, r5
 812              	@ 0 "" 2
 813              	.LVL77:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 814              		.loc 2 1994 3 view .LVU319
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 815              		.loc 2 1994 3 is_stmt 0 view .LVU320
 816              		.thumb
 817              		.syntax unified
 818              	.LBE163:
 819              	.LBE162:
 409:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLADX(x2, c0, acc2);
 820              		.loc 1 409 9 is_stmt 1 view .LVU321
 821              	.LBB164:
 822              	.LBI164:
1997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 823              		.loc 2 1997 31 view .LVU322
 824              	.LBB165:
1999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 825              		.loc 2 1999 3 view .LVU323
2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 826              		.loc 2 2001 3 view .LVU324
 827              		.syntax unified
 828              	@ 2001 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 829 01b6 27FB10CC 		smladx ip, r7, r0, ip
 830              	@ 0 "" 2
 831              	.LVL78:
 832              		.loc 2 2002 3 view .LVU325
 833              		.loc 2 2002 3 is_stmt 0 view .LVU326
 834              		.thumb
 835              		.syntax unified
 836              	.LBE165:
 837              	.LBE164:
 410:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
 838              		.loc 1 410 9 is_stmt 1 view .LVU327
 839              	.LBB166:
 840              	.LBI166:
1997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 841              		.loc 2 1997 31 view .LVU328
 842              	.LBB167:
1999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 843              		.loc 2 1999 3 view .LVU329
2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 844              		.loc 2 2001 3 view .LVU330
 845 01ba 4A68     		ldr	r2, [r1, #4]	@ unaligned
 846              		.syntax unified
 847              	@ 2001 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 848 01bc 22FB1033 		smladx r3, r2, r0, r3
 849              	@ 0 "" 2
 850              	.LVL79:
 851              		.loc 2 2002 3 view .LVU331
 852              		.thumb
 853              		.syntax unified
 854              	.L17:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 70


 855              		.loc 2 2002 3 is_stmt 0 view .LVU332
 856              	.LBE167:
 857              	.LBE166:
 411:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 412:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 413:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 414:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc0 >> 15);
 858              		.loc 1 414 7 is_stmt 1 view .LVU333
 415:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 416:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 417:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 418:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc1 >> 15);
 419:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 420:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 421:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc2 >> 15);
 422:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 423:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 424:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (acc3 >> 15);
 859              		.loc 1 424 29 is_stmt 0 view .LVU334
 860 01c0 DB13     		asrs	r3, r3, #15
 861              	.LVL80:
 414:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 862              		.loc 1 414 15 view .LVU335
 863 01c2 099A     		ldr	r2, [sp, #36]
 414:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 864              		.loc 1 414 29 view .LVU336
 865 01c4 E413     		asrs	r4, r4, #15
 866              	.LVL81:
 414:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 867              		.loc 1 414 29 view .LVU337
 868 01c6 0AF1080A 		add	r10, r10, #8
 418:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 869              		.loc 1 418 29 view .LVU338
 870 01ca ED13     		asrs	r5, r5, #15
 871              	.LVL82:
 421:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 872              		.loc 1 421 29 view .LVU339
 873 01cc 4FEAEC3C 		asr	ip, ip, #15
 874              	.LVL83:
 414:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 875              		.loc 1 414 15 view .LVU340
 876 01d0 29F80240 		strh	r4, [r9, r2]	@ movhi
 416:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 877              		.loc 1 416 7 is_stmt 1 view .LVU341
 878              	.LVL84:
 418:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 879              		.loc 1 418 7 view .LVU342
 418:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 880              		.loc 1 418 15 is_stmt 0 view .LVU343
 881 01d4 A9F80050 		strh	r5, [r9]	@ movhi
 419:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 882              		.loc 1 419 7 is_stmt 1 view .LVU344
 883              	.LVL85:
 421:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 884              		.loc 1 421 7 view .LVU345
 421:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 885              		.loc 1 421 15 is_stmt 0 view .LVU346
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 71


 886 01d8 29F80BC0 		strh	ip, [r9, fp]	@ movhi
 422:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 887              		.loc 1 422 7 is_stmt 1 view .LVU347
 888              	.LVL86:
 889              		.loc 1 424 7 view .LVU348
 890              		.loc 1 424 15 is_stmt 0 view .LVU349
 891 01dc 29F81B30 		strh	r3, [r9, fp, lsl #1]	@ movhi
 425:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 892              		.loc 1 425 7 is_stmt 1 view .LVU350
 893              	.LVL87:
 426:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 427:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Increment the pointer pIn1 index, count by 4 */
 428:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       count += 4U;
 894              		.loc 1 428 7 view .LVU351
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 430:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 431:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       px = pIn1 + count;
 895              		.loc 1 431 7 view .LVU352
 432:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       py = pIn2;
 896              		.loc 1 432 7 view .LVU353
 433:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 434:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement loop counter */
 435:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       blkCnt--;
 897              		.loc 1 435 7 view .LVU354
 262:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 898              		.loc 1 262 11 view .LVU355
 899 01e0 069B     		ldr	r3, [sp, #24]
 900 01e2 9944     		add	r9, r9, r3
 901              	.LVL88:
 262:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 902              		.loc 1 262 11 is_stmt 0 view .LVU356
 903 01e4 019B     		ldr	r3, [sp, #4]
 904 01e6 013B     		subs	r3, r3, #1
 905              	.LVL89:
 262:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 906              		.loc 1 262 11 view .LVU357
 907 01e8 0193     		str	r3, [sp, #4]
 908 01ea 95D1     		bne	.L20
 909 01ec 0B9B     		ldr	r3, [sp, #44]
 910              	.LVL90:
 262:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 911              		.loc 1 262 11 view .LVU358
 912 01ee 0699     		ldr	r1, [sp, #24]
 913 01f0 0298     		ldr	r0, [sp, #8]
 914 01f2 01FB0302 		mla	r2, r1, r3, r0
 915 01f6 0599     		ldr	r1, [sp, #20]
 916 01f8 0292     		str	r2, [sp, #8]
 917 01fa 1A46     		mov	r2, r3
 918 01fc 9B00     		lsls	r3, r3, #2
 919 01fe 01EBC207 		add	r7, r1, r2, lsl #3
 920 0202 DDE90CA9 		ldrd	r10, r9, [sp, #48]
 921              	.LVL91:
 922              	.L14:
 436:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 437:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 438:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 439:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      ** No loop unrolling is used. */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 72


 440:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     blkCnt = blockSize2 % 0x4U;
 923              		.loc 1 440 5 is_stmt 1 view .LVU359
 441:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 442:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (blkCnt > 0U)
 924              		.loc 1 442 5 view .LVU360
 925              		.loc 1 442 11 view .LVU361
 926 0206 0A9A     		ldr	r2, [sp, #40]
 927 0208 12F00302 		ands	r2, r2, #3
 928              	.LVL92:
 929              		.loc 1 442 11 is_stmt 0 view .LVU362
 930 020c 0792     		str	r2, [sp, #28]
 931 020e 5FD0     		beq	.L21
 443:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 444:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Accumulator is made zero for every iteration */
 445:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = 0;
 446:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 447:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 448:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen >> 2U;
 932              		.loc 1 448 9 view .LVU363
 933 0210 4FEA9908 		lsr	r8, r9, #2
 934 0214 0599     		ldr	r1, [sp, #20]
 935 0216 03F1010C 		add	ip, r3, #1
 936 021a 1344     		add	r3, r3, r2
 937              	.LVL93:
 938              		.loc 1 448 9 view .LVU364
 939 021c 4FEAC800 		lsl	r0, r8, #3
 940 0220 8A1C     		adds	r2, r1, #2
 941              	.LVL94:
 942              		.loc 1 448 9 view .LVU365
 943 0222 09F00309 		and	r9, r9, #3
 944 0226 CDF820A0 		str	r10, [sp, #32]
 945 022a 0190     		str	r0, [sp, #4]
 946 022c 02EB4303 		add	r3, r2, r3, lsl #1
 947 0230 0098     		ldr	r0, [sp]
 948 0232 01EB4C0C 		add	ip, r1, ip, lsl #1
 949              	.LVL95:
 950              		.loc 1 448 9 view .LVU366
 951 0236 DDF808E0 		ldr	lr, [sp, #8]
 952 023a 9A46     		mov	r10, r3
 953 023c 00EBC804 		add	r4, r0, r8, lsl #3
 954 0240 0830     		adds	r0, r0, #8
 955 0242 0694     		str	r4, [sp, #24]
 956 0244 4FEA4904 		lsl	r4, r9, #1
 957 0248 0390     		str	r0, [sp, #12]
 958 024a 0494     		str	r4, [sp, #16]
 959              	.LVL96:
 960              	.L25:
 445:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 961              		.loc 1 445 7 is_stmt 1 view .LVU367
 962              		.loc 1 448 7 view .LVU368
 449:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 450:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 451:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 452:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       while (k > 0U)
 963              		.loc 1 452 7 view .LVU369
 964              		.loc 1 452 13 view .LVU370
 965 024c 07F10801 		add	r1, r7, #8
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 73


 966 0250 039A     		ldr	r2, [sp, #12]
 448:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 967              		.loc 1 448 9 is_stmt 0 view .LVU371
 968 0252 4446     		mov	r4, r8
 445:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 969              		.loc 1 445 11 view .LVU372
 970 0254 0025     		movs	r5, #0
 971              	.LVL97:
 972              	.L22:
 453:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 454:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 455:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) *px++ * *py++);
 973              		.loc 1 455 9 is_stmt 1 view .LVU373
 974              		.loc 1 455 13 is_stmt 0 view .LVU374
 975 0256 31F8083C 		ldrh	r3, [r1, #-8]
 452:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 976              		.loc 1 452 13 view .LVU375
 977 025a 013C     		subs	r4, r4, #1
 978              	.LVL98:
 979              		.loc 1 455 13 view .LVU376
 980 025c 32F8086C 		ldrh	r6, [r2, #-8]
 981 0260 01F10801 		add	r1, r1, #8
 982              	.LVL99:
 456:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) *px++ * *py++);
 983              		.loc 1 456 13 view .LVU377
 984 0264 31F80E0C 		ldrh	r0, [r1, #-14]
 985 0268 02F10802 		add	r2, r2, #8
 455:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) *px++ * *py++);
 986              		.loc 1 455 13 view .LVU378
 987 026c 13FB0655 		smlabb	r5, r3, r6, r5
 988              	.LVL100:
 989              		.loc 1 456 9 is_stmt 1 view .LVU379
 990              		.loc 1 456 13 is_stmt 0 view .LVU380
 991 0270 32F80E6C 		ldrh	r6, [r2, #-14]
 457:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) *px++ * *py++);
 992              		.loc 1 457 13 view .LVU381
 993 0274 31F80C3C 		ldrh	r3, [r1, #-12]
 456:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) *px++ * *py++);
 994              		.loc 1 456 13 view .LVU382
 995 0278 10FB0650 		smlabb	r0, r0, r6, r5
 996              	.LVL101:
 997              		.loc 1 457 9 is_stmt 1 view .LVU383
 998              		.loc 1 457 13 is_stmt 0 view .LVU384
 999 027c 32F80C6C 		ldrh	r6, [r2, #-12]
 458:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) *px++ * *py++);
 1000              		.loc 1 458 13 view .LVU385
 1001 0280 31F80A5C 		ldrh	r5, [r1, #-10]
 457:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) *px++ * *py++);
 1002              		.loc 1 457 13 view .LVU386
 1003 0284 13FB0603 		smlabb	r3, r3, r6, r0
 1004              	.LVL102:
 1005              		.loc 1 458 9 is_stmt 1 view .LVU387
 1006              		.loc 1 458 13 is_stmt 0 view .LVU388
 1007 0288 32F80A0C 		ldrh	r0, [r2, #-10]
 1008 028c 15FB0035 		smlabb	r5, r5, r0, r3
 1009              	.LVL103:
 459:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 74


 460:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Decrement loop counter */
 461:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         k--;
 1010              		.loc 1 461 9 is_stmt 1 view .LVU389
 452:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1011              		.loc 1 452 13 view .LVU390
 1012 0290 E1D1     		bne	.L22
 1013 0292 019B     		ldr	r3, [sp, #4]
 1014 0294 1F44     		add	r7, r7, r3
 462:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 463:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 464:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 465:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****        ** No loop unrolling is used. */
 466:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen % 0x4U;
 1015              		.loc 1 466 7 view .LVU391
 467:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 468:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       while (k > 0U)
 1016              		.loc 1 468 7 view .LVU392
 1017              	.LVL104:
 1018              		.loc 1 468 13 view .LVU393
 1019 0296 B9F1000F 		cmp	r9, #0
 1020 029a 0AD0     		beq	.L23
 1021 029c 049B     		ldr	r3, [sp, #16]
 1022 029e F818     		adds	r0, r7, r3
 458:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1023              		.loc 1 458 36 is_stmt 0 view .LVU394
 1024 02a0 069B     		ldr	r3, [sp, #24]
 1025              	.L24:
 1026              	.LVL105:
 469:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 470:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulates */
 471:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) * px++ * *py++);
 1027              		.loc 1 471 9 is_stmt 1 view .LVU395
 1028              		.loc 1 471 13 is_stmt 0 view .LVU396
 1029 02a2 37F8021B 		ldrh	r1, [r7], #2
 1030              	.LVL106:
 1031              		.loc 1 471 13 view .LVU397
 1032 02a6 33F8022B 		ldrh	r2, [r3], #2
 1033              	.LVL107:
 468:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1034              		.loc 1 468 13 view .LVU398
 1035 02aa 8742     		cmp	r7, r0
 1036              		.loc 1 471 13 view .LVU399
 1037 02ac 11FB0255 		smlabb	r5, r1, r2, r5
 1038              	.LVL108:
 472:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 473:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Decrement loop counter */
 474:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         k--;
 1039              		.loc 1 474 9 is_stmt 1 view .LVU400
 468:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1040              		.loc 1 468 13 view .LVU401
 1041 02b0 F7D1     		bne	.L24
 1042              	.LVL109:
 1043              	.L23:
 475:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 476:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 477:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 478:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (sum >> 15);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 75


 1044              		.loc 1 478 7 view .LVU402
 479:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 480:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 481:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 482:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Increment the pointer pIn1 index, count by 1 */
 483:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       count++;
 484:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 485:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 486:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       px = pIn1 + count;
 1045              		.loc 1 486 17 is_stmt 0 view .LVU403
 1046 02b2 6746     		mov	r7, ip
 1047              	.LVL110:
 1048              		.loc 1 486 17 view .LVU404
 1049 02b4 0CF1020C 		add	ip, ip, #2
 478:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1050              		.loc 1 478 28 view .LVU405
 1051 02b8 ED13     		asrs	r5, r5, #15
 1052              	.LVL111:
 442:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1053              		.loc 1 442 11 view .LVU406
 1054 02ba E245     		cmp	r10, ip
 478:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1055              		.loc 1 478 15 view .LVU407
 1056 02bc AEF80050 		strh	r5, [lr]	@ movhi
 480:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1057              		.loc 1 480 7 is_stmt 1 view .LVU408
 480:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1058              		.loc 1 480 12 is_stmt 0 view .LVU409
 1059 02c0 DE44     		add	lr, lr, fp
 1060              	.LVL112:
 483:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1061              		.loc 1 483 7 is_stmt 1 view .LVU410
 1062              		.loc 1 486 7 view .LVU411
 487:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       py = pIn2;
 1063              		.loc 1 487 7 view .LVU412
 488:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 489:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement loop counter */
 490:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       blkCnt--;
 1064              		.loc 1 490 7 view .LVU413
 442:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1065              		.loc 1 442 11 view .LVU414
 1066 02c2 C3D1     		bne	.L25
 1067 02c4 029A     		ldr	r2, [sp, #8]
 1068 02c6 DDE9073A 		ldrd	r3, r10, [sp, #28]
 1069 02ca 03FB0B23 		mla	r3, r3, fp, r2
 1070 02ce 0293     		str	r3, [sp, #8]
 1071              	.LVL113:
 1072              	.L21:
 491:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 492:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 493:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   else
 494:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 495:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the srcBLen is not a multiple of 4,
 496:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      * the blockSize2 loop cannot be unrolled by 4 */
 497:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     blkCnt = blockSize2;
 498:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 499:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (blkCnt > 0U)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 76


 500:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 501:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Accumulator is made zero for every iteration */
 502:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = 0;
 503:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 504:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* srcBLen number of MACS should be performed */
 505:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k = srcBLen;
 506:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 507:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       while (k > 0U)
 508:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 509:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Perform the multiply-accumulate */
 510:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         sum += ((q31_t) *px++ * *py++);
 511:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 512:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         /* Decrement loop counter */
 513:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         k--;
 514:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 515:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 516:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 517:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       *pOut = (q15_t) (sum >> 15);
 518:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 519:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       pOut += inc;
 520:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 521:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Increment MAC count */
 522:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       count++;
 523:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 524:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 525:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       px = pIn1 + count;
 526:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       py = pIn2;
 527:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 528:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement loop counter */
 529:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       blkCnt--;
 530:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 531:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 532:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 533:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* --------------------------
 534:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * Initializations of stage3
 535:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * -------------------------*/
 536:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 537:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLe
 538:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLe
 539:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * ....
 540:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
 541:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * sum +=  x[srcALen-1] * y[0]
 542:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    */
 543:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 544:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* In this stage the MAC operations are decreased by 1 for every iteration.
 545:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      The count variable holds the number of MAC operations performed */
 546:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   count = srcBLen - 1U;
 1073              		.loc 1 546 3 view .LVU415
 547:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 548:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputA */
 549:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 1074              		.loc 1 549 3 view .LVU416
 1075              		.loc 1 549 9 is_stmt 0 view .LVU417
 1076 02d0 059B     		ldr	r3, [sp, #20]
 550:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pSrc1;
 551:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 552:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* Working pointer of inputB */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 77


 553:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   py = pIn2;
 554:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 555:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   /* -------------------
 556:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * Stage3 process
 557:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****    * ------------------*/
 558:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 559:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   while (blockSize3 > 0U)
 560:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 561:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Accumulator is made zero for every iteration */
 562:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     sum = 0;
 563:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 564:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 565:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count >> 2U;
 566:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 567:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 568:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 569:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0U)
 1077              		.loc 1 569 11 view .LVU418
 1078 02d2 5FEA9A0E 		lsrs	lr, r10, #2
 549:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pSrc1;
 1079              		.loc 1 549 9 view .LVU419
 1080 02d6 0A9A     		ldr	r2, [sp, #40]
 1081 02d8 029F     		ldr	r7, [sp, #8]
 1082 02da 03EB4205 		add	r5, r3, r2, lsl #1
 1083              	.LVL114:
 550:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pSrc1;
 1084              		.loc 1 550 3 is_stmt 1 view .LVU420
 553:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1085              		.loc 1 553 3 view .LVU421
 559:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 1086              		.loc 1 559 3 view .LVU422
 559:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 1087              		.loc 1 559 9 view .LVU423
 559:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 1088              		.loc 1 559 9 is_stmt 0 view .LVU424
 1089 02de DDF800C0 		ldr	ip, [sp]
 1090              	.LVL115:
 562:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1091              		.loc 1 562 5 is_stmt 1 view .LVU425
 565:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1092              		.loc 1 565 5 view .LVU426
 1093              		.loc 1 569 5 view .LVU427
 1094              		.loc 1 569 11 view .LVU428
 1095 02e2 43D1     		bne	.L79
 1096              	.LVL116:
 1097              	.L30:
 570:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 571:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Perform the multiply-accumulates */
 572:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* sum += x[srcALen - srcBLen + 4] * y[3] , sum += x[srcALen - srcBLen + 3] * y[2] */
 573:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 574:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* sum += x[srcALen - srcBLen + 2] * y[1] , sum += x[srcALen - srcBLen + 1] * y[0] */
 575:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(read_q15x2_ia ((q15_t **) &px), read_q15x2_ia ((q15_t **) &py), sum);
 576:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 577:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement loop counter */
 578:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 579:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 580:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 78


 581:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 582:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****      ** No loop unrolling is used. */
 583:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     k = count % 0x4U;
 1098              		.loc 1 583 5 view .LVU429
 584:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 585:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     while (k > 0U)
 1099              		.loc 1 585 5 view .LVU430
 1100              		.loc 1 585 11 view .LVU431
 1101 02e4 BAF1000F 		cmp	r10, #0
 1102 02e8 00F0A380 		beq	.L42
 562:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1103              		.loc 1 562 9 is_stmt 0 view .LVU432
 1104 02ec 7346     		mov	r3, lr
 1105              		.loc 1 585 11 view .LVU433
 1106 02ee 2A46     		mov	r2, r5
 1107 02f0 E646     		mov	lr, ip
 1108 02f2 5446     		mov	r4, r10
 1109 02f4 52E0     		b	.L32
 1110              	.LVL117:
 1111              	.L4:
 499:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1112              		.loc 1 499 11 is_stmt 1 view .LVU434
 1113 02f6 0A9A     		ldr	r2, [sp, #40]
 1114 02f8 4AB3     		cbz	r2, .L12
 1115 02fa 0398     		ldr	r0, [sp, #12]
 1116 02fc C3EBC37E 		rsb	lr, r3, r3, lsl #31
 1117 0300 059A     		ldr	r2, [sp, #20]
 519:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1118              		.loc 1 519 12 is_stmt 0 view .LVU435
 1119 0302 4FEA480B 		lsl	fp, r8, #1
 1120 0306 0230     		adds	r0, r0, #2
 1121 0308 049C     		ldr	r4, [sp, #16]
 1122 030a 029F     		ldr	r7, [sp, #8]
 1123 030c 4FEA4E0E 		lsl	lr, lr, #1
 1124 0310 02EB440C 		add	ip, r2, r4, lsl #1
 1125 0314 1044     		add	r0, r0, r2
 1126 0316 009E     		ldr	r6, [sp]
 1127              	.LVL118:
 1128              	.L13:
 519:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1129              		.loc 1 519 12 view .LVU436
 1130 0318 0EEB0002 		add	r2, lr, r0
 1131              	.LVL119:
 507:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1132              		.loc 1 507 13 is_stmt 1 view .LVU437
 1133 031c 002B     		cmp	r3, #0
 1134 031e 00F08680 		beq	.L80
 507:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1135              		.loc 1 507 13 is_stmt 0 view .LVU438
 1136 0322 3446     		mov	r4, r6
 502:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1137              		.loc 1 502 11 view .LVU439
 1138 0324 0021     		movs	r1, #0
 1139              	.LVL120:
 1140              	.L27:
 510:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1141              		.loc 1 510 9 is_stmt 1 view .LVU440
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 79


 510:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1142              		.loc 1 510 13 is_stmt 0 view .LVU441
 1143 0326 32F8029B 		ldrh	r9, [r2], #2
 1144              	.LVL121:
 510:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1145              		.loc 1 510 13 view .LVU442
 1146 032a 34F8025B 		ldrh	r5, [r4], #2
 1147              	.LVL122:
 507:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1148              		.loc 1 507 13 view .LVU443
 1149 032e 8242     		cmp	r2, r0
 510:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1150              		.loc 1 510 13 view .LVU444
 1151 0330 19FB0511 		smlabb	r1, r9, r5, r1
 1152              	.LVL123:
 513:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 1153              		.loc 1 513 9 is_stmt 1 view .LVU445
 507:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1154              		.loc 1 507 13 view .LVU446
 1155 0334 F7D1     		bne	.L27
 1156 0336 41F3CF31 		sbfx	r1, r1, #15, #16
 1157              	.LVL124:
 1158              	.L28:
 517:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1159              		.loc 1 517 7 view .LVU447
 1160 033a 0230     		adds	r0, r0, #2
 517:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Destination pointer is updated according to the address modifier, inc */
 1161              		.loc 1 517 13 is_stmt 0 view .LVU448
 1162 033c 3980     		strh	r1, [r7]	@ movhi
 519:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1163              		.loc 1 519 7 is_stmt 1 view .LVU449
 519:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1164              		.loc 1 519 12 is_stmt 0 view .LVU450
 1165 033e 5F44     		add	r7, r7, fp
 1166              	.LVL125:
 522:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1167              		.loc 1 522 7 is_stmt 1 view .LVU451
 525:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       py = pIn2;
 1168              		.loc 1 525 7 view .LVU452
 526:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1169              		.loc 1 526 7 view .LVU453
 529:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 1170              		.loc 1 529 7 view .LVU454
 499:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1171              		.loc 1 499 11 view .LVU455
 1172 0340 8445     		cmp	ip, r0
 1173 0342 E9D1     		bne	.L13
 1174 0344 029A     		ldr	r2, [sp, #8]
 1175 0346 0A9B     		ldr	r3, [sp, #40]
 1176              	.LVL126:
 499:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1177              		.loc 1 499 11 is_stmt 0 view .LVU456
 1178 0348 03FB0B23 		mla	r3, r3, fp, r2
 1179 034c 0293     		str	r3, [sp, #8]
 1180              	.LVL127:
 1181              	.L12:
 546:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 80


 1182              		.loc 1 546 3 is_stmt 1 view .LVU457
 549:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pSrc1;
 1183              		.loc 1 549 3 view .LVU458
 549:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   px = pSrc1;
 1184              		.loc 1 549 9 is_stmt 0 view .LVU459
 1185 034e 059B     		ldr	r3, [sp, #20]
 1186 0350 0A9A     		ldr	r2, [sp, #40]
 1187 0352 03EB4205 		add	r5, r3, r2, lsl #1
 1188              	.LVL128:
 550:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1189              		.loc 1 550 3 is_stmt 1 view .LVU460
 553:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1190              		.loc 1 553 3 view .LVU461
 559:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 1191              		.loc 1 559 3 view .LVU462
 559:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 1192              		.loc 1 559 9 view .LVU463
 1193 0356 BAF1000F 		cmp	r10, #0
 1194 035a 31D0     		beq	.L1
 1195 035c 4FEA480B 		lsl	fp, r8, #1
 1196 0360 029F     		ldr	r7, [sp, #8]
 1197 0362 DDF800C0 		ldr	ip, [sp]
 1198              	.LVL129:
 1199              	.L37:
 562:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1200              		.loc 1 562 5 view .LVU464
 565:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1201              		.loc 1 565 5 view .LVU465
 569:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1202              		.loc 1 569 5 view .LVU466
 569:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1203              		.loc 1 569 11 view .LVU467
 1204 0366 5FEA9A0E 		lsrs	lr, r10, #2
 1205              	.LVL130:
 569:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1206              		.loc 1 569 11 is_stmt 0 view .LVU468
 1207 036a BBD0     		beq	.L30
 1208              	.L79:
 569:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1209              		.loc 1 569 11 view .LVU469
 1210 036c 6046     		mov	r0, ip
 1211 036e 2946     		mov	r1, r5
 1212 0370 7446     		mov	r4, lr
 562:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1213              		.loc 1 562 9 view .LVU470
 1214 0372 0023     		movs	r3, #0
 1215              	.LVL131:
 1216              	.L31:
 573:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* sum += x[srcALen - srcBLen + 2] * y[1] , sum += x[srcALen - srcBLen + 1] * y[0] */
 1217              		.loc 1 573 7 is_stmt 1 view .LVU471
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1218              		.loc 3 472 3 view .LVU472
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1219              		.loc 3 474 3 view .LVU473
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1220              		.loc 3 475 3 view .LVU474
 1221              		.loc 3 477 3 view .LVU475
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 81


 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1222              		.loc 3 472 3 view .LVU476
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1223              		.loc 3 474 3 view .LVU477
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1224              		.loc 3 475 3 view .LVU478
 1225              		.loc 3 477 3 view .LVU479
 1226              	.LBB168:
 1227              	.LBI168:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1228              		.loc 2 1989 31 view .LVU480
 1229              	.LBB169:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1230              		.loc 2 1991 3 view .LVU481
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1231              		.loc 2 1993 3 view .LVU482
 1232 0374 0A68     		ldr	r2, [r1]	@ unaligned
 1233 0376 0668     		ldr	r6, [r0]	@ unaligned
 1234              		.syntax unified
 1235              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1236 0378 22FB0633 		smlad r3, r2, r6, r3
 1237              	@ 0 "" 2
 1238              	.LVL132:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1239              		.loc 2 1994 3 view .LVU483
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1240              		.loc 2 1994 3 is_stmt 0 view .LVU484
 1241              		.thumb
 1242              		.syntax unified
 1243              	.LBE169:
 1244              	.LBE168:
 575:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1245              		.loc 1 575 7 is_stmt 1 view .LVU485
 1246              	.LBB170:
 1247              	.LBI170:
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 1248              		.loc 3 469 28 view .LVU486
 1249              	.LBB171:
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1250              		.loc 3 472 3 view .LVU487
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1251              		.loc 3 474 3 view .LVU488
 1252 037c 4A68     		ldr	r2, [r1, #4]	@ unaligned
 1253              	.LVL133:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1254              		.loc 3 475 3 view .LVU489
 1255 037e 0830     		adds	r0, r0, #8
 1256              	.LVL134:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1257              		.loc 3 475 3 is_stmt 0 view .LVU490
 1258 0380 50F8046C 		ldr	r6, [r0, #-4]	@ unaligned
 1259 0384 0831     		adds	r1, r1, #8
 1260              	.LVL135:
 1261              		.loc 3 477 3 is_stmt 1 view .LVU491
 1262              		.loc 3 477 3 is_stmt 0 view .LVU492
 1263              	.LBE171:
 1264              	.LBE170:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 82


 1265              	.LBB172:
 1266              	.LBI172:
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 1267              		.loc 3 469 28 is_stmt 1 view .LVU493
 1268              	.LBB173:
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1269              		.loc 3 472 3 view .LVU494
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1270              		.loc 3 474 3 view .LVU495
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1271              		.loc 3 475 3 view .LVU496
 1272              		.loc 3 477 3 view .LVU497
 1273              		.loc 3 477 3 is_stmt 0 view .LVU498
 1274              	.LBE173:
 1275              	.LBE172:
 1276              	.LBB174:
 1277              	.LBI174:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1278              		.loc 2 1989 31 is_stmt 1 view .LVU499
 1279              	.LBB175:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1280              		.loc 2 1991 3 view .LVU500
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1281              		.loc 2 1993 3 view .LVU501
 1282              		.syntax unified
 1283              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1284 0386 22FB0633 		smlad r3, r2, r6, r3
 1285              	@ 0 "" 2
 1286              	.LVL136:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1287              		.loc 2 1994 3 view .LVU502
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1288              		.loc 2 1994 3 is_stmt 0 view .LVU503
 1289              		.thumb
 1290              		.syntax unified
 1291              	.LBE175:
 1292              	.LBE174:
 578:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 1293              		.loc 1 578 7 is_stmt 1 view .LVU504
 569:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1294              		.loc 1 569 11 view .LVU505
 1295 038a 013C     		subs	r4, r4, #1
 1296              	.LVL137:
 569:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1297              		.loc 1 569 11 is_stmt 0 view .LVU506
 1298 038c F2D1     		bne	.L31
 1299              		.loc 1 585 11 view .LVU507
 1300 038e 1AF00304 		ands	r4, r10, #3
 1301              	.LVL138:
 1302              		.loc 1 585 11 view .LVU508
 1303 0392 05EBCE02 		add	r2, r5, lr, lsl #3
 1304 0396 0CEBCE0E 		add	lr, ip, lr, lsl #3
 583:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1305              		.loc 1 583 5 is_stmt 1 view .LVU509
 1306              	.LVL139:
 1307              		.loc 1 585 5 view .LVU510
 1308              		.loc 1 585 11 view .LVU511
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 83


 1309 039a 25D0     		beq	.L81
 1310              	.LVL140:
 1311              	.L32:
 1312              		.loc 1 585 11 is_stmt 0 view .LVU512
 1313 039c 02EB4404 		add	r4, r2, r4, lsl #1
 1314              	.LVL141:
 1315              	.L35:
 586:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 587:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Perform the multiply-accumulates */
 588:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       sum = __SMLAD(*px++, *py++, sum);
 1316              		.loc 1 588 7 is_stmt 1 view .LVU513
 1317              	.LBB176:
 1318              	.LBI176:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1319              		.loc 2 1989 31 view .LVU514
 1320              	.LBB177:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1321              		.loc 2 1991 3 view .LVU515
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1322              		.loc 2 1993 3 view .LVU516
 1323              	.LBE177:
 1324              	.LBE176:
 1325              		.loc 1 588 13 is_stmt 0 view .LVU517
 1326 03a0 32F9021B 		ldrsh	r1, [r2], #2
 1327              	.LVL142:
 1328              		.loc 1 588 13 view .LVU518
 1329 03a4 3EF9020B 		ldrsh	r0, [lr], #2
 1330              	.LVL143:
 1331              	.LBB179:
 1332              	.LBB178:
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1333              		.loc 2 1993 3 view .LVU519
 1334              		.syntax unified
 1335              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1336 03a8 21FB0033 		smlad r3, r1, r0, r3
 1337              	@ 0 "" 2
 1338              	.LVL144:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1339              		.loc 2 1994 3 is_stmt 1 view .LVU520
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1340              		.loc 2 1994 3 is_stmt 0 view .LVU521
 1341              		.thumb
 1342              		.syntax unified
 1343              	.LBE178:
 1344              	.LBE179:
 589:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 590:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       /* Decrement loop counter */
 591:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       k--;
 1345              		.loc 1 591 7 is_stmt 1 view .LVU522
 585:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1346              		.loc 1 585 11 view .LVU523
 1347 03ac A242     		cmp	r2, r4
 1348 03ae F7D1     		bne	.L35
 1349              	.LVL145:
 1350              	.L34:
 592:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     }
 593:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 84


 594:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 595:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     *pOut = (q15_t) (sum >> 15);
 1351              		.loc 1 595 5 view .LVU524
 1352              		.loc 1 595 26 is_stmt 0 view .LVU525
 1353 03b0 DB13     		asrs	r3, r3, #15
 559:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 1354              		.loc 1 559 9 view .LVU526
 1355 03b2 BAF1010A 		subs	r10, r10, #1
 1356              	.LVL146:
 596:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 597:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     pOut += inc;
 598:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 599:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 600:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     px = ++pSrc1;
 1357              		.loc 1 600 8 view .LVU527
 1358 03b6 05F10205 		add	r5, r5, #2
 1359              	.LVL147:
 595:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1360              		.loc 1 595 13 view .LVU528
 1361 03ba 3B80     		strh	r3, [r7]	@ movhi
 597:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1362              		.loc 1 597 5 is_stmt 1 view .LVU529
 597:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1363              		.loc 1 597 10 is_stmt 0 view .LVU530
 1364 03bc 5F44     		add	r7, r7, fp
 1365              	.LVL148:
 1366              		.loc 1 600 5 is_stmt 1 view .LVU531
 601:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     py = pIn2;
 1367              		.loc 1 601 5 view .LVU532
 602:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 603:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Decrement the MAC count */
 604:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     count--;
 1368              		.loc 1 604 5 view .LVU533
 605:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 606:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Decrement the loop counter */
 607:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     blockSize3--;
 1369              		.loc 1 607 5 view .LVU534
 559:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 1370              		.loc 1 559 9 view .LVU535
 1371 03be D2D1     		bne	.L37
 1372              	.LVL149:
 1373              	.L1:
 608:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 609:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 610:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** }
 1374              		.loc 1 610 1 is_stmt 0 view .LVU536
 1375 03c0 0FB0     		add	sp, sp, #60
 1376              	.LCFI2:
 1377              		.cfi_remember_state
 1378              		.cfi_def_cfa_offset 36
 1379              	.LVL150:
 1380              		.loc 1 610 1 view .LVU537
 1381              		@ sp needed
 1382 03c2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1383              	.LVL151:
 1384              	.L2:
 1385              	.LCFI3:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 85


 1386              		.cfi_restore_state
 121:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1387              		.loc 1 121 5 is_stmt 1 view .LVU538
 124:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1388              		.loc 1 124 5 view .LVU539
 127:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     srcBLen = srcALen;
 1389              		.loc 1 127 5 view .LVU540
 128:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     srcALen = j;
 1390              		.loc 1 128 5 view .LVU541
 129:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1391              		.loc 1 129 5 view .LVU542
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1392              		.loc 1 133 5 view .LVU543
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1393              		.loc 1 133 17 is_stmt 0 view .LVU544
 1394 03c6 1F4A     		ldr	r2, .L82
 1395              	.LVL152:
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1396              		.loc 1 133 10 view .LVU545
 1397 03c8 0846     		mov	r0, r1
 1398              	.LVL153:
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1399              		.loc 1 133 10 view .LVU546
 1400 03ca 059C     		ldr	r4, [sp, #20]
 136:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1401              		.loc 1 136 9 view .LVU547
 1402 03cc 4FF0FF38 		mov	r8, #-1
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1403              		.loc 1 133 17 view .LVU548
 1404 03d0 1A44     		add	r2, r2, r3
 121:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1405              		.loc 1 121 10 view .LVU549
 1406 03d2 009D     		ldr	r5, [sp]
 124:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1407              		.loc 1 124 10 view .LVU550
 1408 03d4 0094     		str	r4, [sp]
 1409              	.LVL154:
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1410              		.loc 1 133 17 view .LVU551
 1411 03d6 0A44     		add	r2, r2, r1
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1412              		.loc 1 133 10 view .LVU552
 1413 03d8 1946     		mov	r1, r3
 1414              	.LVL155:
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1415              		.loc 1 133 10 view .LVU553
 1416 03da 0346     		mov	r3, r0
 1417              	.LVL156:
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1418              		.loc 1 133 10 view .LVU554
 1419 03dc 1898     		ldr	r0, [sp, #96]
 1420              	.LVL157:
 121:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1421              		.loc 1 121 10 view .LVU555
 1422 03de 0595     		str	r5, [sp, #20]
 1423              	.LVL158:
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 86


 1424              		.loc 1 133 10 view .LVU556
 1425 03e0 00EB4202 		add	r2, r0, r2, lsl #1
 1426 03e4 0292     		str	r2, [sp, #8]
 1427              	.LVL159:
 136:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1428              		.loc 1 136 5 is_stmt 1 view .LVU557
 136:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1429              		.loc 1 136 5 is_stmt 0 view .LVU558
 1430 03e6 1AE6     		b	.L3
 1431              	.LVL160:
 1432              	.L81:
 595:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1433              		.loc 1 595 5 is_stmt 1 view .LVU559
 595:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1434              		.loc 1 595 26 is_stmt 0 view .LVU560
 1435 03e8 DB13     		asrs	r3, r3, #15
 1436              	.LVL161:
 600:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     py = pIn2;
 1437              		.loc 1 600 8 view .LVU561
 1438 03ea 0235     		adds	r5, r5, #2
 1439              	.LVL162:
 604:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1440              		.loc 1 604 10 view .LVU562
 1441 03ec 0AF1FF3A 		add	r10, r10, #-1
 1442              	.LVL163:
 595:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     /* Destination pointer is updated according to the address modifier, inc */
 1443              		.loc 1 595 13 view .LVU563
 1444 03f0 3B80     		strh	r3, [r7]	@ movhi
 597:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1445              		.loc 1 597 5 is_stmt 1 view .LVU564
 597:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1446              		.loc 1 597 10 is_stmt 0 view .LVU565
 1447 03f2 5F44     		add	r7, r7, fp
 1448              	.LVL164:
 600:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     py = pIn2;
 1449              		.loc 1 600 5 is_stmt 1 view .LVU566
 601:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1450              		.loc 1 601 5 view .LVU567
 604:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1451              		.loc 1 604 5 view .LVU568
 607:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   }
 1452              		.loc 1 607 5 view .LVU569
 559:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 1453              		.loc 1 559 9 view .LVU570
 559:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****   {
 1454              		.loc 1 559 9 is_stmt 0 view .LVU571
 1455 03f4 B7E7     		b	.L37
 1456              	.LVL165:
 1457              	.L18:
 361:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1458              		.loc 1 361 9 is_stmt 1 view .LVU572
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1459              		.loc 3 457 3 view .LVU573
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1460              		.loc 3 459 3 view .LVU574
 1461 03f6 0498     		ldr	r0, [sp, #16]
 1462 03f8 8068     		ldr	r0, [r0, #8]	@ unaligned
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 87


 1463              	.LVL166:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1464              		.loc 3 461 3 view .LVU575
 364:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1465              		.loc 1 364 9 view .LVU576
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1466              		.loc 3 457 3 view .LVU577
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1467              		.loc 3 459 3 view .LVU578
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1468              		.loc 3 461 3 view .LVU579
 367:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 		px += 2U;
 1469              		.loc 1 367 9 view .LVU580
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1470              		.loc 3 457 3 view .LVU581
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1471              		.loc 3 459 3 view .LVU582
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1472              		.loc 3 461 3 view .LVU583
 368:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1473              		.loc 1 368 3 view .LVU584
 371:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD(x1, c0, acc1);
 1474              		.loc 1 371 9 view .LVU585
 1475              	.LBB180:
 1476              	.LBI180:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1477              		.loc 2 1989 31 view .LVU586
 1478              	.LBB181:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1479              		.loc 2 1991 3 view .LVU587
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1480              		.loc 2 1993 3 view .LVU588
 1481              		.syntax unified
 1482              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1483 03fa 22FB0044 		smlad r4, r2, r0, r4
 1484              	@ 0 "" 2
 1485              	.LVL167:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1486              		.loc 2 1994 3 view .LVU589
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1487              		.loc 2 1994 3 is_stmt 0 view .LVU590
 1488              		.thumb
 1489              		.syntax unified
 1490              	.LBE181:
 1491              	.LBE180:
 372:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLAD(x3, c0, acc2);
 1492              		.loc 1 372 9 is_stmt 1 view .LVU591
 1493              	.LBB182:
 1494              	.LBI182:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1495              		.loc 2 1989 31 view .LVU592
 1496              	.LBB183:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1497              		.loc 2 1991 3 view .LVU593
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1498              		.loc 2 1993 3 view .LVU594
 1499              		.syntax unified
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 88


 1500              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1501 03fe 26FB0055 		smlad r5, r6, r0, r5
 1502              	@ 0 "" 2
 1503              	.LVL168:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1504              		.loc 2 1994 3 view .LVU595
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1505              		.loc 2 1994 3 is_stmt 0 view .LVU596
 1506              		.thumb
 1507              		.syntax unified
 1508              	.LBE183:
 1509              	.LBE182:
 373:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLAD(x2, c0, acc3);
 1510              		.loc 1 373 9 is_stmt 1 view .LVU597
 1511              	.LBB184:
 1512              	.LBI184:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1513              		.loc 2 1989 31 view .LVU598
 1514              	.LBB185:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1515              		.loc 2 1991 3 view .LVU599
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1516              		.loc 2 1993 3 view .LVU600
 1517 0402 0A68     		ldr	r2, [r1]	@ unaligned
 1518              	.LVL169:
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1519              		.loc 2 1993 3 is_stmt 0 view .LVU601
 1520              		.syntax unified
 1521              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1522 0404 22FB00CC 		smlad ip, r2, r0, ip
 1523              	@ 0 "" 2
 1524              	.LVL170:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1525              		.loc 2 1994 3 is_stmt 1 view .LVU602
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1526              		.loc 2 1994 3 is_stmt 0 view .LVU603
 1527              		.thumb
 1528              		.syntax unified
 1529              	.LBE185:
 1530              	.LBE184:
 374:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 1531              		.loc 1 374 9 is_stmt 1 view .LVU604
 1532              	.LBB186:
 1533              	.LBI186:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1534              		.loc 2 1989 31 view .LVU605
 1535              	.LBB187:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1536              		.loc 2 1991 3 view .LVU606
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1537              		.loc 2 1993 3 view .LVU607
 1538 0408 D1F80220 		ldr	r2, [r1, #2]	@ unaligned
 1539              		.syntax unified
 1540              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1541 040c 22FB0033 		smlad r3, r2, r0, r3
 1542              	@ 0 "" 2
 1543              	.LVL171:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 89


1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1544              		.loc 2 1994 3 view .LVU608
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1545              		.loc 2 1994 3 is_stmt 0 view .LVU609
 1546              		.thumb
 1547              		.syntax unified
 1548              	.LBE187:
 1549              	.LBE186:
 377:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1550              		.loc 1 377 7 is_stmt 1 view .LVU610
 1551 0410 D6E6     		b	.L17
 1552              	.LVL172:
 1553              	.L78:
 339:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1554              		.loc 1 339 9 view .LVU611
 339:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1555              		.loc 1 339 12 is_stmt 0 view .LVU612
 1556 0412 0498     		ldr	r0, [sp, #16]
 1557 0414 B0F90800 		ldrsh	r0, [r0, #8]
 1558              	.LVL173:
 344:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 1559              		.loc 1 344 9 is_stmt 1 view .LVU613
 348:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 		px++;
 1560              		.loc 1 348 9 view .LVU614
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1561              		.loc 3 457 3 view .LVU615
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1562              		.loc 3 459 3 view .LVU616
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1563              		.loc 3 461 3 view .LVU617
 349:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1564              		.loc 1 349 3 view .LVU618
 352:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc1 = __SMLAD (x1, c0, acc1);
 1565              		.loc 1 352 9 view .LVU619
 344:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 1566              		.loc 1 344 12 is_stmt 0 view .LVU620
 1567 0418 80B2     		uxth	r0, r0
 1568              	.LVL174:
 1569              	.LBB188:
 1570              	.LBI188:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1571              		.loc 2 1989 31 is_stmt 1 view .LVU621
 1572              	.LBB189:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1573              		.loc 2 1991 3 view .LVU622
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1574              		.loc 2 1993 3 view .LVU623
 1575              		.syntax unified
 1576              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1577 041a 22FB0044 		smlad r4, r2, r0, r4
 1578              	@ 0 "" 2
 1579              	.LVL175:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1580              		.loc 2 1994 3 view .LVU624
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1581              		.loc 2 1994 3 is_stmt 0 view .LVU625
 1582              		.thumb
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 90


 1583              		.syntax unified
 1584              	.LBE189:
 1585              	.LBE188:
 353:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc2 = __SMLADX(x1, c0, acc2);
 1586              		.loc 1 353 9 is_stmt 1 view .LVU626
 1587              	.LBB190:
 1588              	.LBI190:
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1589              		.loc 2 1989 31 view .LVU627
 1590              	.LBB191:
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1591              		.loc 2 1991 3 view .LVU628
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1592              		.loc 2 1993 3 view .LVU629
 1593              		.syntax unified
 1594              	@ 1993 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1595 041e 26FB0055 		smlad r5, r6, r0, r5
 1596              	@ 0 "" 2
 1597              	.LVL176:
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1598              		.loc 2 1994 3 view .LVU630
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1599              		.loc 2 1994 3 is_stmt 0 view .LVU631
 1600              		.thumb
 1601              		.syntax unified
 1602              	.LBE191:
 1603              	.LBE190:
 354:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****         acc3 = __SMLADX(x3, c0, acc3);
 1604              		.loc 1 354 9 is_stmt 1 view .LVU632
 1605              	.LBB192:
 1606              	.LBI192:
1997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1607              		.loc 2 1997 31 view .LVU633
 1608              	.LBB193:
1999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1609              		.loc 2 1999 3 view .LVU634
2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1610              		.loc 2 2001 3 view .LVU635
 1611              		.syntax unified
 1612              	@ 2001 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1613 0422 26FB10CC 		smladx ip, r6, r0, ip
 1614              	@ 0 "" 2
 1615              	.LVL177:
 1616              		.loc 2 2002 3 view .LVU636
 1617              		.loc 2 2002 3 is_stmt 0 view .LVU637
 1618              		.thumb
 1619              		.syntax unified
 1620              	.LBE193:
 1621              	.LBE192:
 355:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       }
 1622              		.loc 1 355 9 is_stmt 1 view .LVU638
 1623              	.LBB194:
 1624              	.LBI194:
1997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1625              		.loc 2 1997 31 view .LVU639
 1626              	.LBB195:
1999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 91


 1627              		.loc 2 1999 3 view .LVU640
2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1628              		.loc 2 2001 3 view .LVU641
 1629 0426 0A68     		ldr	r2, [r1]	@ unaligned
 1630              	.LVL178:
2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1631              		.loc 2 2001 3 is_stmt 0 view .LVU642
 1632              		.syntax unified
 1633              	@ 2001 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1634 0428 22FB1033 		smladx r3, r2, r0, r3
 1635              	@ 0 "" 2
 1636              	.LVL179:
 1637              		.loc 2 2002 3 is_stmt 1 view .LVU643
 1638              		.loc 2 2002 3 is_stmt 0 view .LVU644
 1639              		.thumb
 1640              		.syntax unified
 1641              	.LBE195:
 1642              	.LBE194:
 358:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1643              		.loc 1 358 7 is_stmt 1 view .LVU645
 377:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1644              		.loc 1 377 7 view .LVU646
 1645 042c C8E6     		b	.L17
 1646              	.LVL180:
 1647              	.L80:
 507:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****       {
 1648              		.loc 1 507 13 is_stmt 0 view .LVU647
 1649 042e 1946     		mov	r1, r3
 1650 0430 83E7     		b	.L28
 1651              	.LVL181:
 1652              	.L42:
 562:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1653              		.loc 1 562 9 view .LVU648
 1654 0432 5346     		mov	r3, r10
 1655 0434 BCE7     		b	.L34
 1656              	.LVL182:
 1657              	.L40:
 248:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1658              		.loc 1 248 9 view .LVU649
 1659 0436 0B9B     		ldr	r3, [sp, #44]
 242:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1660              		.loc 1 242 6 view .LVU650
 1661 0438 059F     		ldr	r7, [sp, #20]
 1662 043a E4E6     		b	.L14
 1663              	.LVL183:
 1664              	.L39:
 183:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c **** 
 1665              		.loc 1 183 9 view .LVU651
 1666 043c 2A46     		mov	r2, r5
 190:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1667              		.loc 1 190 11 view .LVU652
 1668 043e 7546     		mov	r5, lr
 1669              	.LVL184:
 190:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_correlate_fast_q15.c ****     {
 1670              		.loc 1 190 11 view .LVU653
 1671 0440 3AE6     		b	.L6
 1672              	.L83:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 92


 1673 0442 00BF     		.align	2
 1674              	.L82:
 1675 0444 FEFFFF7F 		.word	2147483646
 1676              		.cfi_endproc
 1677              	.LFE145:
 1679              		.text
 1680              	.Letext0:
 1681              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/
 1682              		.file 5 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_std
 1683              		.file 6 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock
 1684              		.file 7 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_typ
 1685              		.file 8 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/in
 1686              		.file 9 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reen
 1687              		.file 10 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/math.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s 			page 93


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_correlate_fast_q15.c
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s:17     .text.arm_correlate_fast_q15:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s:26     .text.arm_correlate_fast_q15:0000000000000000 arm_correlate_fast_q15
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccsnESPB.s:1675   .text.arm_correlate_fast_q15:0000000000000444 $d

NO UNDEFINED SYMBOLS
