

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Fri Aug 11 18:03:47 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       Row_pipeline
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       43| 1.720 us | 1.720 us |   43|   43|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop  |       41|       41|        30|         12|          1|     2|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     602|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     47|    2922|    3288|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|    1643|    -|
|Register         |        0|      -|    2410|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     47|    5332|    5565|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_bkb_U1   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U2   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U3   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U4   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U5   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U6   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U7   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U8   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U9   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U10  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_dEe_U20  |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_cud_U11  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U12  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U13  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U14  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U15  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U16  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U17  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U18  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U19  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     47| 2922| 3288|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln34_1_fu_1614_p2     |     +    |      0|  0|  15|           1|           5|
    |add_ln34_2_fu_1675_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln34_fu_1470_p2       |     +    |      0|  0|  15|           2|           5|
    |r_fu_990_p2               |     +    |      0|  0|  10|           2|           1|
    |sub_ln34_1_fu_1552_p2     |     -    |      0|  0|  15|           5|           5|
    |sub_ln34_fu_1348_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln33_1_fu_1455_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_2_fu_1516_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_3_fu_1599_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_4_fu_1660_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_5_fu_1721_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_1394_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln33_10_fu_1703_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_11_fu_1709_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_1_fu_1382_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_2_fu_1437_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_3_fu_1443_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_4_fu_1498_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_5_fu_1504_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_6_fu_1581_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_7_fu_1587_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_8_fu_1642_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln33_9_fu_1648_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_1376_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_984_p2        |   icmp   |      0|  0|   9|           2|           3|
    |or_ln26_10_fu_1163_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln26_11_fu_1177_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln26_12_fu_1191_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln26_13_fu_1205_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln26_14_fu_1261_p2     |    or    |      0|  0|   5|           5|           1|
    |or_ln26_15_fu_1246_p2     |    or    |      0|  0|   5|           5|           2|
    |or_ln26_16_fu_1275_p2     |    or    |      0|  0|   5|           5|           2|
    |or_ln26_17_fu_1289_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln26_18_fu_1303_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln26_19_fu_1317_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln26_1_fu_1009_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln26_20_fu_1331_p2     |    or    |      0|  0|   5|           5|           3|
    |or_ln26_2_fu_1038_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln26_3_fu_1052_p2      |    or    |      0|  0|   5|           5|           3|
    |or_ln26_4_fu_1066_p2      |    or    |      0|  0|   5|           5|           3|
    |or_ln26_5_fu_1080_p2      |    or    |      0|  0|   5|           5|           3|
    |or_ln26_6_fu_1094_p2      |    or    |      0|  0|   5|           5|           3|
    |or_ln26_7_fu_1135_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_8_fu_1120_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln26_9_fu_1149_p2      |    or    |      0|  0|   5|           5|           2|
    |or_ln26_fu_1024_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln33_1_fu_1449_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_2_fu_1510_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_3_fu_1593_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_4_fu_1654_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_5_fu_1715_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_1388_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_1_fu_1531_p2      |    or    |      0|  0|   3|           3|           1|
    |or_ln34_fu_1409_p2        |    or    |      0|  0|   5|           5|           1|
    |select_ln33_1_fu_1461_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_2_fu_1522_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_3_fu_1605_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_4_fu_1666_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_5_fu_1727_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln33_fu_1400_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln26_fu_1227_p2       |    xor   |      0|  0|   3|           2|           3|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 602|         339|         309|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  62|         15|    1|         15|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_r_0_phi_fu_454_p4  |   9|          2|    2|          4|
    |conv_out_address0             |  38|          7|    4|         28|
    |conv_out_d0                   |  38|          7|   32|        224|
    |grp_fu_462_p0                 |  15|          3|   32|         96|
    |grp_fu_462_p1                 |  44|          9|   32|        288|
    |grp_fu_467_p0                 |  15|          3|   32|         96|
    |grp_fu_467_p1                 |  47|         10|   32|        320|
    |grp_fu_472_p0                 |  15|          3|   32|         96|
    |grp_fu_472_p1                 |  47|         10|   32|        320|
    |grp_fu_477_p0                 |  15|          3|   32|         96|
    |grp_fu_477_p1                 |  50|         11|   32|        352|
    |grp_fu_482_p0                 |  15|          3|   32|         96|
    |grp_fu_482_p1                 |  50|         11|   32|        352|
    |grp_fu_487_p0                 |  15|          3|   32|         96|
    |grp_fu_487_p1                 |  47|         10|   32|        320|
    |grp_fu_498_p0                 |  33|          6|   32|        192|
    |grp_fu_498_p1                 |  53|         12|   32|        384|
    |grp_fu_503_p0                 |  33|          6|   32|        192|
    |grp_fu_503_p1                 |  53|         12|   32|        384|
    |grp_fu_508_p0                 |  33|          6|   32|        192|
    |grp_fu_508_p1                 |  50|         11|   32|        352|
    |grp_fu_513_p0                 |  33|          6|   32|        192|
    |grp_fu_513_p1                 |  50|         11|   32|        352|
    |grp_fu_530_p0                 |  15|          3|   32|         96|
    |grp_fu_530_p1                 |  56|         13|   32|        416|
    |grp_fu_537_p0                 |  21|          4|   32|        128|
    |grp_fu_537_p1                 |  56|         13|   32|        416|
    |grp_fu_543_p0                 |  15|          3|   32|         96|
    |grp_fu_543_p1                 |  56|         13|   32|        416|
    |grp_fu_550_p0                 |  15|          3|   32|         96|
    |grp_fu_550_p1                 |  56|         13|   32|        416|
    |grp_fu_556_p0                 |  15|          3|   32|         96|
    |grp_fu_556_p1                 |  56|         13|   32|        416|
    |grp_fu_563_p0                 |  15|          3|   32|         96|
    |grp_fu_563_p1                 |  56|         13|   32|        416|
    |grp_fu_569_p1                 |  56|         13|   32|        416|
    |grp_fu_576_p0                 |  15|          3|   32|         96|
    |grp_fu_576_p1                 |  56|         13|   32|        416|
    |grp_fu_583_p1                 |  56|         13|   32|        416|
    |grp_fu_703_p0                 |  38|          7|   32|        224|
    |input_r_address0              |  56|         13|    5|         65|
    |input_r_address1              |  56|         13|    5|         65|
    |r_0_reg_450                   |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |1643|        356| 1236|       9847|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  14|   0|   14|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |icmp_ln8_reg_1736              |   1|   0|    1|          0|
    |r_0_reg_450                    |   2|   0|    2|          0|
    |r_reg_1740                     |   2|   0|    2|          0|
    |reg_720                        |  32|   0|   32|          0|
    |reg_733                        |  32|   0|   32|          0|
    |reg_739                        |  32|   0|   32|          0|
    |reg_745                        |  32|   0|   32|          0|
    |reg_752                        |  32|   0|   32|          0|
    |reg_758                        |  32|   0|   32|          0|
    |reg_765                        |  32|   0|   32|          0|
    |reg_771                        |  32|   0|   32|          0|
    |reg_778                        |  32|   0|   32|          0|
    |reg_785                        |  32|   0|   32|          0|
    |reg_797                        |  32|   0|   32|          0|
    |reg_808                        |  32|   0|   32|          0|
    |reg_819                        |  32|   0|   32|          0|
    |reg_840                        |  32|   0|   32|          0|
    |reg_846                        |  32|   0|   32|          0|
    |reg_858                        |  32|   0|   32|          0|
    |reg_863                        |  32|   0|   32|          0|
    |reg_868                        |  32|   0|   32|          0|
    |reg_873                        |  32|   0|   32|          0|
    |reg_878                        |  32|   0|   32|          0|
    |reg_883                        |  32|   0|   32|          0|
    |reg_888                        |  32|   0|   32|          0|
    |reg_893                        |  32|   0|   32|          0|
    |reg_899                        |  32|   0|   32|          0|
    |reg_905                        |  32|   0|   32|          0|
    |reg_911                        |  32|   0|   32|          0|
    |reg_917                        |  32|   0|   32|          0|
    |reg_923                        |  32|   0|   32|          0|
    |reg_929                        |  32|   0|   32|          0|
    |reg_935                        |  32|   0|   32|          0|
    |reg_940                        |  32|   0|   32|          0|
    |reg_946                        |  32|   0|   32|          0|
    |reg_952                        |  32|   0|   32|          0|
    |reg_958                        |  32|   0|   32|          0|
    |reg_965                        |  32|   0|   32|          0|
    |reg_972                        |  32|   0|   32|          0|
    |reg_978                        |  32|   0|   32|          0|
    |sub_ln34_1_reg_2084            |   4|   0|    5|          1|
    |sub_ln34_reg_2078              |   4|   0|    5|          1|
    |tmp_12_reg_1746                |   2|   0|    5|          3|
    |tmp_12_reg_1746_pp0_iter1_reg  |   2|   0|    5|          3|
    |tmp_1_0_0_2_0_1_reg_1943       |  32|   0|   32|          0|
    |tmp_1_0_0_2_1_1_reg_1948       |  32|   0|   32|          0|
    |tmp_1_0_0_2_1_reg_1908         |  32|   0|   32|          0|
    |tmp_1_0_0_2_2_1_reg_2028       |  32|   0|   32|          0|
    |tmp_1_0_0_2_2_reg_1983         |  32|   0|   32|          0|
    |tmp_1_0_0_2_reg_1903           |  32|   0|   32|          0|
    |tmp_1_0_1_1_2_1_reg_1883       |  32|   0|   32|          0|
    |tmp_1_0_1_2_0_1_reg_1953       |  32|   0|   32|          0|
    |tmp_1_0_1_2_1_1_reg_1958       |  32|   0|   32|          0|
    |tmp_1_0_1_2_1_reg_1918         |  32|   0|   32|          0|
    |tmp_1_0_1_2_2_1_reg_2033       |  32|   0|   32|          0|
    |tmp_1_0_1_2_2_reg_1988         |  32|   0|   32|          0|
    |tmp_1_0_1_2_reg_1913           |  32|   0|   32|          0|
    |tmp_1_0_2_2_0_1_reg_1963       |  32|   0|   32|          0|
    |tmp_1_0_2_2_1_1_reg_1968       |  32|   0|   32|          0|
    |tmp_1_0_2_2_1_reg_1923         |  32|   0|   32|          0|
    |tmp_1_0_2_2_2_1_reg_2038       |  32|   0|   32|          0|
    |tmp_1_0_2_2_2_reg_1993         |  32|   0|   32|          0|
    |tmp_1_1_0_2_0_1_reg_1973       |  32|   0|   32|          0|
    |tmp_1_1_0_2_1_1_reg_2003       |  32|   0|   32|          0|
    |tmp_1_1_0_2_1_reg_1998         |  32|   0|   32|          0|
    |tmp_1_1_0_2_2_1_reg_2043       |  32|   0|   32|          0|
    |tmp_1_1_1_1_2_reg_1888         |  32|   0|   32|          0|
    |tmp_1_1_1_2_1_1_reg_2013       |  32|   0|   32|          0|
    |tmp_1_1_1_2_1_reg_2008         |  32|   0|   32|          0|
    |tmp_1_1_1_2_2_1_reg_2053       |  32|   0|   32|          0|
    |tmp_1_1_1_2_2_reg_2048         |  32|   0|   32|          0|
    |tmp_1_1_1_2_reg_1928           |  32|   0|   32|          0|
    |tmp_1_1_2_2_0_1_reg_1978       |  32|   0|   32|          0|
    |tmp_1_1_2_2_1_1_reg_2023       |  32|   0|   32|          0|
    |tmp_1_1_2_2_1_reg_2018         |  32|   0|   32|          0|
    |tmp_1_1_2_2_2_1_reg_2063       |  32|   0|   32|          0|
    |tmp_1_1_2_2_2_reg_2058         |  32|   0|   32|          0|
    |tmp_20_reg_1847                |   2|   0|    3|          1|
    |tmp_20_reg_1847_pp0_iter1_reg  |   2|   0|    3|          1|
    |tmp_21_reg_1797                |   2|   0|    5|          3|
    |tmp_29_reg_1853                |   2|   0|    5|          3|
    |w_sum_3_1_1_1_2_1_reg_2068     |  32|   0|   32|          0|
    |w_sum_3_1_2_1_2_1_reg_2073     |  32|   0|   32|          0|
    |icmp_ln8_reg_1736              |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |2410|  32| 2363|         16|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |    4|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

