0.7
2020.2
May  7 2023
15:24:31
C:/Xilinx/Vivado/2023.1/Projects/DRCDeliverablePlatform/project_1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,axi_vip_v1_1_14;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_14,,,,,,
C:/Xilinx/Vivado/2023.1/Projects/DRCDeliverablePlatform/project_1.srcs/sources_1/new/ClockDivider.vhd,1734176383,vhdl,,,,clockdivider,,,,,,,,
C:/Xilinx/Vivado/2023.1/Projects/DRCDeliverablePlatform/project_1.srcs/sources_1/new/DAC_CTRL.vhd,1734204699,vhdl,,,,dac_ctrl,,,,,,,,
