Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 26 11:24:27 2024
| Host         : Samsung-SmartFridge running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   153 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           16 |
| No           | No                    | Yes                    |             123 |           52 |
| No           | Yes                   | No                     |              59 |           17 |
| Yes          | No                    | No                     |              32 |           13 |
| Yes          | No                    | Yes                    |             250 |           78 |
| Yes          | Yes                   | No                     |              71 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                                   Enable Signal                                                   |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  pixel_tick_BUFG | vga_sync_unit/hsync_i_1_n_0                                                                                       | reset                                            |                1 |              1 |         1.00 |
|  pixel_tick_BUFG |                                                                                                                   | reset                                            |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG   | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0_i_1_n_0 |                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1_n_0 |                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | enemy_module_unit/move_cnt_next                                                                                   | reset                                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   |                                                                                                                   | vga_sync_unit/x_reg[5]_0                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG   |                                                                                                                   | vga_sync_unit/y_reg[9]_3                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG   | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_0_0_i_1_n_0 |                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1_n_0 |                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | block_module_unit/block_map_unit/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0_i_1_n_0 |                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | bm_module/rom_offset_reg                                                                                          | reset                                            |                2 |              5 |         2.50 |
|  pixel_tick_BUFG |                                                                                                                   |                                                  |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG   | bomb_module_unit/exp_block_addr_next[9]_i_1_n_0                                                                   |                                                  |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG   | enemy_module_unit/x_e_next                                                                                        | reset                                            |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG   | bm_module/y_b_reg0                                                                                                | reset                                            |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG   | enemy_module_unit/y_e_next                                                                                        | reset                                            |                4 |             10 |         2.50 |
|  pixel_tick_BUFG | vga_sync_unit/x_c[9]_i_1_n_0                                                                                      | reset                                            |                4 |             10 |         2.50 |
|  pixel_tick_BUFG | vga_sync_unit/y_c[9]_i_1_n_0                                                                                      |                                                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG   |                                                                                                                   | vga_sync_unit/SR[0]                              |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG   | bm_module/x_b_reg0                                                                                                | reset                                            |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG   | pixel_tick_BUFG                                                                                                   | reset                                            |                8 |             12 |         1.50 |
|  clk_IBUF_BUFG   | bomb_module_unit/CEC                                                                                              |                                                  |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG   | db_a/db_reg[0]_i_1__3_n_0                                                                                         | reset                                            |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG   | db_d/db_reg[0]_i_1__0_n_0                                                                                         | reset                                            |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG   | db_l/db_reg[0]_i_1__1_n_0                                                                                         | reset                                            |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG   | db_r/db_reg[0]_i_1__2_n_0                                                                                         | reset                                            |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG   | db_u/db_reg[0]_i_1_n_0                                                                                            | reset                                            |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG   |                                                                                                                   |                                                  |               12 |             19 |         1.58 |
|  pixel_tick_BUFG | vga_sync_unit/v_counter                                                                                           | vga_sync_unit/v_counter[20]_i_1_n_0              |                5 |             20 |         4.00 |
|  pixel_tick_BUFG | vga_sync_unit/y0                                                                                                  | vga_sync_unit/p_0_in                             |                4 |             20 |         5.00 |
|  pixel_tick_BUFG | vga_sync_unit/h_counter[20]_i_1_n_0                                                                               | reset                                            |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG   | enemy_module_unit/motion_timer_next                                                                               | reset                                            |                4 |             22 |         5.50 |
|  clk_IBUF_BUFG   | enemy_module_unit/motion_timer_max_next                                                                           | reset                                            |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG   |                                                                                                                   | vga_sync_unit/u_clk_divider/clkcount[24]_i_1_n_0 |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG   | db_d/E[0]                                                                                                         | reset                                            |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG   | game_lives_unit/invisibility_reg0                                                                                 | reset                                            |                6 |             28 |         4.67 |
|  clk_IBUF_BUFG   |                                                                                                                   | reset                                            |               54 |            136 |         2.52 |
+------------------+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


