<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" xmlns="http://schemas.microsoft.com/developer/msbuild/2003" ToolsVersion="14.0">
  <PropertyGroup>
    <Configuration Condition=" '$(Configuration)' == '' ">Debug</Configuration>
    <Platform Condition=" '$(Platform)' == '' ">AnyCPU</Platform>
    <ProjectGuid>{63222124-707C-5EFD-8289-2728351FB7E9}</ProjectGuid>
    <ProductVersion>8.0.30703</ProductVersion>
    <SchemaVersion>2.0</SchemaVersion>
    <OutputType>Library</OutputType>
    <AssemblyName>cores-riscv</AssemblyName>
    <TargetFrameworkVersion>v4.6.2</TargetFrameworkVersion>
    <PropertiesLocation>..\..\..\..\..\output\properties.csproj</PropertiesLocation>
  </PropertyGroup>
  <Import Project="$(PropertiesLocation)" />
  <PropertyGroup Condition=" '$(Configuration)|$(Platform)' == 'Debug|AnyCPU' ">
    <LangVersion>7.2</LangVersion>
    <DebugSymbols>true</DebugSymbols>
    <DebugType>full</DebugType>
    <OutputPath>bin\Debug</OutputPath>
    <DefineConstants>DEBUG;$(DefineConstants)</DefineConstants>
    <WarningLevel>4</WarningLevel>
    <Optimize>false</Optimize>
  </PropertyGroup>
  <PropertyGroup Condition=" '$(Configuration)|$(Platform)' == 'Release|AnyCPU' ">
    <LangVersion>7.2</LangVersion>
    <OutputPath>bin\Release</OutputPath>
    <WarningLevel>4</WarningLevel>
    <Optimize>true</Optimize>
  </PropertyGroup>
  <Target Name="SetEndianess" BeforeTargets="Build">
    <!-- Endianess cannot be set directly in Project tag, as it would be visible in Monodevelop then -->
    <PropertyGroup>
      <Architecture>riscv</Architecture>
      <EmulatedTarget>riscv</EmulatedTarget>
    </PropertyGroup>
    <ItemGroup>
      <Endianess Include="le" />
    </ItemGroup>
  </Target>
  <Import Project="./cores.template.csproj" />
  <ItemGroup>
    <Compile Include="RiscV\RiscV32.cs" />
    <Compile Include="RiscV\VexRiscv.cs" />
    <Compile Include="RiscV\PicoRV32.cs" />
    <Compile Include="RiscV\RiscV32Registers.cs">
      <DependentUpon>RiscV32Registers.tt</DependentUpon>
    </Compile>
    <Compile Include="RiscV\CoreLevelInterruptor.cs" />
    <Compile Include="RiscV\MiV_CoreLevelInterruptor.cs" />
    <Compile Include="RiscV\BaseRiscV.cs" />
    <Compile Include="RiscV\PlatformLevelInterruptController.cs" />
    <Compile Include="RiscV\PrivilegeLevel.cs" />
    <Compile Include="RiscV\IbexRiscV32.cs" />
    <Compile Include="RiscV\Minerva.cs" />
    <Compile Include="RiscV\Ri5cy.cs" />
    <Compile Include="RiscV\OpenTitan_BigNumberAcceleratorCore.cs" />
    <Compile Include="RiscV\SimpleCSR.cs" />
    <Compile Include="RiscV\CSRValidationLevel.cs" />
    <Compile Include="RiscV\RiscVCpuHooksExtensions.cs" />
    <Compile Include="RiscV\RiscVInstructionPythonEngine.cs" />
    <Compile Include="RiscV\RiscVCsrPythonEngine.cs" />
    <Compile Include="RiscV\CV32E40P.cs" />
    <Compile Include="RiscV\PULP_InterruptController.cs" />
    <Compile Include="RiscV\PULP_EventController.cs" />
    <Compile Include="RiscV\OpenTitan_PlatformLevelInterruptController.cs" />
    <Compile Include="RiscV\PLIC\IPlatformLevelInterruptController.cs" />
    <Compile Include="RiscV\PLIC\IrqContext.cs" />
    <Compile Include="RiscV\PLIC\IrqSource.cs" />
    <Compile Include="RiscV\PLIC\PlatformLevelInterruptControllerBase.cs" />
    <Compile Include="RiscV\RegisterDescription.cs" />
    <Compile Include="RiscV\NonstandardCSR.cs" />
    <Compile Include="RiscV\VectorInstructionsOpcodes.cs" />
    <Compile Include="RiscV\RiscvOpcodesParser.cs" />
    <Compile Include="RiscV\Andes_AndeStarV5Extension.cs" />
    <Compile Include="RiscV\CoreLocalInterruptController.cs" />
    <Compile Include="RiscV\VeeR_EL2.cs" />
  </ItemGroup>
  <ItemGroup>
    <None Include="RiscV\RiscV32Registers.tt">
      <Generator>TextTemplatingFileGenerator</Generator>
      <LastGenOutput>RiscV32Registers.cs</LastGenOutput>
    </None>
  </ItemGroup>
  <ItemGroup>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-custom">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Custom</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-pseudo">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Pseudo</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv32a">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv32a</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv32b">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv32b</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv32c">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv32c</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv32d">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv32d</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv32d-zfh">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv32d-zfh</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv32f">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv32f</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv32h">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv32h</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv32i">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv32i</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv32k">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv32k</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv32m">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv32m</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv32q">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv32q</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv32q-zfh">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv32q-zfh</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv32zfh">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv32zfh</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv64a">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv64a</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv64b">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv64b</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv64c">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv64c</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv64d">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv64d</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv64f">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv64f</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv64h">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv64h</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv64i">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv64i</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv64k">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv64k</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv64m">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv64m</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv64q">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv64q</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rv64zfh">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rv64zfh</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rvc">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rvc</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rvk">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rvk</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rvp">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rvp</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rvv">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rvv</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-rvv-pseudo">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Rvv-pseudo</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-svinval">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.Svinval</LogicalName>
    </EmbeddedResource>
    <EmbeddedResource Include="RiscV/opcodes/opcodes-system">
      <LogicalName>Antmicro.Renode.Cores.RiscV.Opcodes.System</LogicalName>
    </EmbeddedResource>
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="..\Main\Emulator.csproj">
      <Project>{2901AECB-A54F-4FD8-9AC1-033D86DC7257}</Project>
      <Name>Emulator</Name>
    </ProjectReference>
    <ProjectReference Include="..\..\..\..\..\lib\Migrant\Migrant\Migrant.csproj">
      <Project>{5F87C357-09FB-4F53-BE37-41FE5BD88957}</Project>
      <Name>Migrant</Name>
    </ProjectReference>
    <ProjectReference Include="..\..\..\..\..\lib\ELFSharp\ELFSharp\ELFSharp.csproj">
      <Project>{CF944E09-7C14-433C-A185-161848E989B3}</Project>
      <Name>ELFSharp</Name>
    </ProjectReference>
    <ProjectReference Include="..\Extensions\Extensions.csproj">
      <Project>{4C636FAF-4650-4088-8EA8-2FCCC225E9CF}</Project>
      <Name>Extensions</Name>
    </ProjectReference>
    <ProjectReference Include="..\Peripherals\Peripherals.csproj">
      <Project>{66400796-0C5B-4386-A859-50A2AC3F3DB7}</Project>
      <Name>Peripherals</Name>
    </ProjectReference>
  </ItemGroup>
  <ItemGroup>
    <Reference Include="System" />
    <Reference Include="System.Numerics" />
    <Reference Include="Microsoft.Scripting">
      <HintPath>..\..\..\..\..\lib\resources\libraries\Microsoft.Scripting.dll</HintPath>
    </Reference>
    <Reference Include="Microsoft.CSharp" />
  </ItemGroup>
  <ProjectExtensions>
    <MonoDevelop>
      <Properties>
        <Policies>
          <DotNetNamingPolicy DirectoryNamespaceAssociation="PrefixedHierarchical" ResourceNamePolicy="FileName">
            <inheritsSet />
            <inheritsScope />
          </DotNetNamingPolicy>
          <TextStylePolicy FileWidth="120" TabWidth="4" IndentWidth="4" RemoveTrailingWhitespace="True" TabsToSpaces="True" NoTabsAfterNonTabs="True" EolMarker="Unix" scope="text/x-csharp">
            <inheritsSet />
            <inheritsScope />
          </TextStylePolicy>
          <CSharpFormattingPolicy IndentBlock="True" IndentBraces="False" IndentSwitchSection="True" IndentSwitchCaseSection="True" LabelPositioning="OneLess" NewLinesForBracesInTypes="True" NewLinesForBracesInMethods="True" NewLinesForBracesInProperties="True" NewLinesForBracesInAccessors="True" NewLinesForBracesInAnonymousMethods="True" NewLinesForBracesInControlBlocks="True" NewLinesForBracesInAnonymousTypes="True" NewLinesForBracesInObjectCollectionArrayInitializers="True" NewLinesForBracesInLambdaExpressionBody="True" NewLineForElse="True" NewLineForCatch="True" NewLineForFinally="True" NewLineForMembersInObjectInit="True" NewLineForMembersInAnonymousTypes="True" NewLineForClausesInQuery="True" SpacingAfterMethodDeclarationName="False" SpaceWithinMethodDeclarationParenthesis="False" SpaceBetweenEmptyMethodDeclarationParentheses="False" SpaceAfterMethodCallName="False" SpaceWithinMethodCallParentheses="False" SpaceBetweenEmptyMethodCallParentheses="False" SpaceWithinExpressionParentheses="False" SpaceWithinCastParentheses="False" SpaceWithinOtherParentheses="False" SpaceAfterCast="False" SpacesIgnoreAroundVariableDeclaration="False" SpaceBeforeOpenSquareBracket="False" SpaceBetweenEmptySquareBrackets="False" SpaceWithinSquareBrackets="False" SpaceAfterColonInBaseTypeDeclaration="True" SpaceAfterComma="True" SpaceAfterDot="False" SpaceAfterSemicolonsInForStatement="True" SpaceBeforeColonInBaseTypeDeclaration="True" SpaceBeforeComma="False" SpaceBeforeDot="False" SpaceBeforeSemicolonsInForStatement="False" SpacingAroundBinaryOperator="Single" WrappingPreserveSingleLine="True" WrappingKeepStatementsOnSingleLine="True" PlaceSystemDirectiveFirst="True" SpaceAfterControlFlowStatementKeyword="False" scope="text/x-csharp">
            <inheritsSet />
            <inheritsScope />
          </CSharpFormattingPolicy>
          <TextStylePolicy FileWidth="120" TabWidth="4" IndentWidth="4" RemoveTrailingWhitespace="True" TabsToSpaces="True" NoTabsAfterNonTabs="True" EolMarker="Unix" scope="text/plain">
            <inheritsSet />
            <inheritsScope />
          </TextStylePolicy>
          <TextStylePolicy FileWidth="120" TabWidth="4" IndentWidth="4" RemoveTrailingWhitespace="True" TabsToSpaces="True" NoTabsAfterNonTabs="True" EolMarker="Unix" scope="application/t4-template">
            <inheritsSet />
            <inheritsScope />
          </TextStylePolicy>
          <StandardHeader IncludeInNewFiles="True" Text="&#xA;Copyright (c) 2010-${Year} Antmicro&#xA;&#xA; This file is licensed under the MIT License.&#xA; Full license text is available in 'licenses/MIT.txt'.&#xA;" />
        </Policies>
      </Properties>
    </MonoDevelop>
  </ProjectExtensions>
</Project>
