

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Mar 26 21:28:24 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        LABA1
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       13|       13|         6|          1|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    100|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     41|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     201|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     201|    286|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  41|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln54_1_fu_154_p2              |         +|   0|  0|  13|           4|           1|
    |add_ln54_fu_163_p2                |         +|   0|  0|  10|           2|           1|
    |add_ln56_fu_196_p2                |         +|   0|  0|  10|           2|           1|
    |add_ln60_2_fu_355_p2              |         +|   0|  0|   7|           4|           4|
    |sub_ln60_fu_346_p2                |         -|   0|  0|   7|           4|           4|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_175                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln54_fu_148_p2               |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln56_fu_169_p2               |      icmp|   0|  0|   8|           2|           2|
    |select_ln54_1_fu_188_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln54_2_fu_245_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln54_3_fu_262_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln54_4_fu_279_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln54_fu_175_p3             |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 100|          31|          49|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                  |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |b_blk_n                               |   9|          2|    1|          2|
    |i_fu_70                               |   9|          2|    2|          4|
    |indvar_flatten_fu_74                  |   9|          2|    4|          8|
    |j_fu_66                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   19|         38|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |i_fu_70                              |   2|   0|    2|          0|
    |icmp_ln54_reg_409                    |   1|   0|    1|          0|
    |icmp_ln56_reg_413                    |   1|   0|    1|          0|
    |indvar_flatten_fu_74                 |   4|   0|    4|          0|
    |j_fu_66                              |   2|   0|    2|          0|
    |select_ln54_1_reg_425                |   2|   0|    2|          0|
    |select_ln54_2_reg_436                |   8|   0|    8|          0|
    |select_ln54_2_reg_436_pp0_iter2_reg  |   8|   0|    8|          0|
    |select_ln54_3_reg_441                |   8|   0|    8|          0|
    |select_ln54_reg_420                  |   2|   0|    2|          0|
    |tmp_4_reg_456                        |   8|   0|    8|          0|
    |trunc_ln60_reg_451                   |   8|   0|    8|          0|
    |trunc_ln60_reg_451_pp0_iter2_reg     |   8|   0|    8|          0|
    |select_ln54_1_reg_425                |  64|  32|    2|          0|
    |select_ln54_reg_420                  |  64|  32|    2|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 201|  64|   77|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|b_dout             |   in|   24|     ap_fifo|             b|       pointer|
|b_empty_n          |   in|    1|     ap_fifo|             b|       pointer|
|b_read             |  out|    1|     ap_fifo|             b|       pointer|
|a_address0         |  out|    2|   ap_memory|             a|         array|
|a_ce0              |  out|    1|   ap_memory|             a|         array|
|a_q0               |   in|   24|   ap_memory|             a|         array|
|a_address1         |  out|    2|   ap_memory|             a|         array|
|a_ce1              |  out|    1|   ap_memory|             a|         array|
|a_q1               |   in|   24|   ap_memory|             a|         array|
|res_address0       |  out|    4|   ap_memory|           res|         array|
|res_ce0            |  out|    1|   ap_memory|           res|         array|
|res_we0            |  out|    1|   ap_memory|           res|         array|
|res_d0             |  out|   16|   ap_memory|           res|         array|
+-------------------+-----+-----+------------+--------------+--------------+

