// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2020 TechNexion Ltd.
 *
 * Author: Ray Chang <ray.chang@technexion.com>
 *
 */

/dts-v1/;
/plugin/;

#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	fragment@0 {
		target-path = "/";
		__overlay__ {
			regulators {
				reg_lvds_pwr: regulator_lvdspwr {
					regulator-always-on;
				};

				reg_lvds_backlight_pwr: regulator_lvdsblpwr {
					regulator-always-on;
				};
			};

			lvds_backlight: lvds_backlight {
				status = "okay";
			};
		};
	};

	fragment@1 {
		target = <&mipi_dsi>;
		__overlay__ {
			status = "okay";
			#address-cells = <1>;
			#size-cells = <0>;
			panel@0 {
				reg = <0>;
				compatible = "vxt,vl215192108-panel";
				backlight = <&lvds_backlight>;
				dsi,flags = <0x0007>;
				dsi,format = <0>;
				dsi,lanes = <4>;
				panel-width-mm  = <476>;
				panel-height-mm = <268>;
				bus-format = <0x100a>;	/* MEDIA_BUS_FMT_RGB888_1X24 */
				bus-flags = <1>;
				refresh-rate = <60>;
				rotate = <0>;
				/* horz-flip; */
				/* vert-flip; */

				panel-timing {
					clock-frequency = <71200000>;
					hactive = <1920>;
					vactive = <1080>;
					hfront-porch = <45>;
					hsync-len = <10>;
					hback-porch = <45>;
					vfront-porch = <18>;
					vsync-len = <4>;
					vback-porch = <18>;
					/* flags = DISPLAY_FLAGS_HSYNC_HIGH | DISPLAY_FLAGS_VSYNC_HIGH */
					vsync-active = <0>;
					hsync-active = <0>;
				};
			};
		};
	};

	fragment@2 {
		target = <&i2c1>;
		__overlay__ {
			dsi_lvds_bridge: sn65dsi84@2d {
				sn65dsi84,addresses = <0x09 0x0A 0x0B 0x0D
									0x10 0x11 0x12 0x13
									0x18 0x19 0x1A 0x1B
									0x20 0x21 0x22 0x23
									0x24 0x25 0x26 0x27
									0x28 0x29 0x2A 0x2B
									0x2C 0x2D 0x2E 0x2F
									0x30 0x31 0x32 0x33
									0x34 0x35 0x36 0x37
									0x38 0x39 0x3A 0x3B
									0x3C 0x3D 0x3E 0x0D>;

				sn65dsi84,values = </* reset and clock registers */
									0x00 0x05 0x1b 0x00
									/* DSI registers */
									0x26 0x00 0x35 0x00
									/* LVDS registers */
									0x6c 0x00 0x03 0x00

									/* video registers */
									/* cha-al-len-l, cha-al-len-h, chb-al-len-l, chb-al-len-h */
									0x80 0x07 0x00 0x00
									/* cha-v-ds-l, cha-v-ds-h, chb-v-ds-l, chb-v-ds-h */
									0x00 0x00 0x00 0x00
									/* cha-sdl, cha-sdh, chb-sdl, chb-sdh */
									0xf8 0x01 0x00 0x00
									/* cha-hs-pwl, cha-hs-pwh, chb-hs-pwl, chb-hs-pwh */
									0x0a 0x00 0x00 0x00
									/* cha-vs-pwl, cha-vs-pwh, chb-vs-pwl, chb-vs-pwh */
									0x0e 0x00 0x00 0x00
									/*cha-hbp, chb-hbp, cha-vbp, chb-vbp*/
									0x28 0x00 0x00 0x00
									/* cha-hfp, chb-hfp, cha-vfp, chb-vfp*/
									0x00 0x00 0x00 0x00

									0x00 0x00 0x00 0x01>;
				status = "okay";
			};
		};
	};
};
