{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621262131926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621262131926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 11:35:31 2021 " "Processing started: Mon May 17 11:35:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621262131926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262131926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC -c PC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC -c PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262131927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621262132532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621262132532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_bits-behavior " "Found design unit 1: divisor_bits-behavior" {  } { { "divisor_bits.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/divisor_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143907 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_bits " "Found entity 1: divisor_bits" {  } { { "divisor_bits.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/divisor_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behavior " "Found design unit 1: ula-behavior" {  } { { "ula.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/ula.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143909 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplex2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplex2x1-behavior " "Found design unit 1: multiplex2x1-behavior" {  } { { "multiplex2x1.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/multiplex2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143912 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplex2x1 " "Found entity 1: multiplex2x1" {  } { { "multiplex2x1.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/multiplex2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "PC.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143915 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memROM-Behavior " "Found design unit 1: memROM-Behavior" {  } { { "memROM.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143918 ""} { "Info" "ISGN_ENTITY_NAME" "1 memROM " "Found entity 1: memROM" {  } { { "memROM.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behavior " "Found design unit 1: main-behavior" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143920 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum4-Behavior " "Found design unit 1: sum4-Behavior" {  } { { "sum4.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/sum4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143922 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum4 " "Found entity 1: sum4" {  } { { "sum4.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/sum4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedcontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedcontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeDControle-behavior " "Found design unit 1: unidadeDControle-behavior" {  } { { "unidadeDControle.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/unidadeDControle.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143924 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeDControle " "Found entity 1: unidadeDControle" {  } { { "unidadeDControle.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/unidadeDControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradores-Behavior " "Found design unit 1: registradores-Behavior" {  } { { "registradores.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/registradores.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143927 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "registradores.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/registradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender4x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender4x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender4x8-behavior " "Found design unit 1: extender4x8-behavior" {  } { { "extender4x8.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/extender4x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143929 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender4x8 " "Found entity 1: extender4x8" {  } { { "extender4x8.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/extender4x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender2x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender2x8-behavior " "Found design unit 1: extender2x8-behavior" {  } { { "extender2x8.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/extender2x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143931 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender2x8 " "Found entity 1: extender2x8" {  } { { "extender2x8.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/extender2x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex8bits2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplex8bits2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplex8bits2x1-behavior " "Found design unit 1: multiplex8bits2x1-behavior" {  } { { "multiplex8bits2x1.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/multiplex8bits2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143933 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplex8bits2x1 " "Found entity 1: multiplex8bits2x1" {  } { { "multiplex8bits2x1.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/multiplex8bits2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate-behavior " "Found design unit 1: andgate-behavior" {  } { { "andgate.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/andgate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143936 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "andgate.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/andgate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memRAM-behavior " "Found design unit 1: memRAM-behavior" {  } { { "memRAM.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memRAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143938 ""} { "Info" "ISGN_ENTITY_NAME" "1 memRAM " "Found entity 1: memRAM" {  } { { "memRAM.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621262143938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262143938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621262143989 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "registradoFake main.vhd(147) " "VHDL Signal Declaration warning at main.vhd(147): used implicit default value for signal \"registradoFake\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 147 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621262143991 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saidaMultiplex2Final main.vhd(175) " "Verilog HDL or VHDL warning at main.vhd(175): object \"saidaMultiplex2Final\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621262143991 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:Pc_para_MemoriaInstru " "Elaborating entity \"PC\" for hierarchy \"PC:Pc_para_MemoriaInstru\"" {  } { { "main.vhd" "Pc_para_MemoriaInstru" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262144113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4 sum4:somador4bits " "Elaborating entity \"sum4\" for hierarchy \"sum4:somador4bits\"" {  } { { "main.vhd" "somador4bits" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262144173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memROM memROM:rom_para_divisao " "Elaborating entity \"memROM\" for hierarchy \"memROM:rom_para_divisao\"" {  } { { "main.vhd" "rom_para_divisao" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262144199 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_endereco memROM.vhd(25) " "VHDL Process Statement warning at memROM.vhd(25): signal \"PC_endereco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memROM.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memROM.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621262144238 "|main|memROM:Memoria_DivisaoBits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_bits divisor_bits:divisaoDeBits " "Elaborating entity \"divisor_bits\" for hierarchy \"divisor_bits:divisaoDeBits\"" {  } { { "main.vhd" "divisaoDeBits" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262144239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender4x8 extender4x8:enderecoComExtensor " "Elaborating entity \"extender4x8\" for hierarchy \"extender4x8:enderecoComExtensor\"" {  } { { "main.vhd" "enderecoComExtensor" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262144240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeDControle unidadeDControle:unidadedecontrole " "Elaborating entity \"unidadeDControle\" for hierarchy \"unidadeDControle:unidadedecontrole\"" {  } { { "main.vhd" "unidadedecontrole" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262144268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender2x8 extender2x8:extensor2x8dadoA " "Elaborating entity \"extender2x8\" for hierarchy \"extender2x8:extensor2x8dadoA\"" {  } { { "main.vhd" "extensor2x8dadoA" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262144269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex2x1 multiplex2x1:multiplexAntesRegis " "Elaborating entity \"multiplex2x1\" for hierarchy \"multiplex2x1:multiplexAntesRegis\"" {  } { { "main.vhd" "multiplexAntesRegis" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262144288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:registradoresConexao " "Elaborating entity \"registradores\" for hierarchy \"registradores:registradoresConexao\"" {  } { { "main.vhd" "registradoresConexao" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262144311 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "registrador registradores.vhd(16) " "VHDL Signal Declaration warning at registradores.vhd(16): used implicit default value for signal \"registrador\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "registradores.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/registradores.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621262144352 "|main|registradores:registradoresConexao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex8bits2x1 multiplex8bits2x1:multiplexDepoisRegis " "Elaborating entity \"multiplex8bits2x1\" for hierarchy \"multiplex8bits2x1:multiplexDepoisRegis\"" {  } { { "main.vhd" "multiplexDepoisRegis" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262144353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ligacaoULA " "Elaborating entity \"ula\" for hierarchy \"ula:ligacaoULA\"" {  } { { "main.vhd" "ligacaoULA" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262144378 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero ula.vhd(10) " "VHDL Signal Declaration warning at ula.vhd(10): used implicit default value for signal \"zero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ula.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/ula.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621262144418 "|main|ula:ligacaoULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opULA ula.vhd(19) " "VHDL Process Statement warning at ula.vhd(19): signal \"opULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/ula.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621262144418 "|main|ula:ligacaoULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaA ula.vhd(20) " "VHDL Process Statement warning at ula.vhd(20): signal \"entradaA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/ula.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621262144418 "|main|ula:ligacaoULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaB ula.vhd(20) " "VHDL Process Statement warning at ula.vhd(20): signal \"entradaB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/ula.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621262144418 "|main|ula:ligacaoULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaA ula.vhd(21) " "VHDL Process Statement warning at ula.vhd(21): signal \"entradaA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/ula.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621262144418 "|main|ula:ligacaoULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entradaB ula.vhd(21) " "VHDL Process Statement warning at ula.vhd(21): signal \"entradaB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/ula.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1621262144418 "|main|ula:ligacaoULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate andgate:dvi_e_zero " "Elaborating entity \"andgate\" for hierarchy \"andgate:dvi_e_zero\"" {  } { { "main.vhd" "dvi_e_zero" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262144419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memRAM memRAM:conexaomemRAM " "Elaborating entity \"memRAM\" for hierarchy \"memRAM:conexaomemRAM\"" {  } { { "main.vhd" "conexaomemRAM" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262144444 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "memRAM.vhd(16) " "VHDL Subtype or Type Declaration warning at memRAM.vhd(16): subtype or type has null range" {  } { { "memRAM.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memRAM.vhd" 16 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1621262144470 "|main|memRAM:conexaomemRAM"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "saidaLeituraDado memRAM.vhd(11) " "Using initial value X (don't care) for net \"saidaLeituraDado\" at memRAM.vhd(11)" {  } { { "memRAM.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/memRAM.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262144470 "|main|memRAM:conexaomemRAM"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "opcodeteste\[1\] GND " "Pin \"opcodeteste\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621262145069 "|main|opcodeteste[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcodeteste\[2\] GND " "Pin \"opcodeteste\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621262145069 "|main|opcodeteste[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcodeteste\[3\] GND " "Pin \"opcodeteste\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621262145069 "|main|opcodeteste[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621262145069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621262145155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621262145498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621262145498 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "teste\[1\] " "No output dependent on input pin \"teste\[1\]\"" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621262145557 "|main|teste[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "teste\[2\] " "No output dependent on input pin \"teste\[2\]\"" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621262145557 "|main|teste[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "teste\[3\] " "No output dependent on input pin \"teste\[3\]\"" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621262145557 "|main|teste[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "teste\[4\] " "No output dependent on input pin \"teste\[4\]\"" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621262145557 "|main|teste[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "teste\[5\] " "No output dependent on input pin \"teste\[5\]\"" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621262145557 "|main|teste[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "teste\[6\] " "No output dependent on input pin \"teste\[6\]\"" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621262145557 "|main|teste[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "teste\[7\] " "No output dependent on input pin \"teste\[7\]\"" {  } { { "main.vhd" "" { Text "C:/githubProject/AOC_CristianoReginaldo_UFRR_2020/AOC/main.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1621262145557 "|main|teste[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1621262145557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621262145557 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621262145557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621262145557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621262145557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621262145583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 17 11:35:45 2021 " "Processing ended: Mon May 17 11:35:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621262145583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621262145583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621262145583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621262145583 ""}
