# CPU_Implement-Verilog
Implement  Single Cycle RISC-V Datapath
