Vivado Simulator 2020.1
Time resolution is 1 ps
Block Memory Generator module Controller_w_BRAM_TB.UUT.\genblk1[0].br_coupler .BRAM_HIER.BRAM_HIER_i.bram_hier_C1.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Controller_w_BRAM_TB.UUT.\genblk1[0].br_coupler .BRAM_HIER.BRAM_HIER_i.bram_hier_C1.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Controller_w_BRAM_TB.UUT.\genblk1[0].br_coupler .BRAM_HIER.BRAM_HIER_i.bram_hier_C1.blk_mem_gen_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Controller_w_BRAM_TB.UUT.\genblk1[1].br_coupler .BRAM_HIER.BRAM_HIER_i.bram_hier_C1.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Controller_w_BRAM_TB.UUT.\genblk1[1].br_coupler .BRAM_HIER.BRAM_HIER_i.bram_hier_C1.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Controller_w_BRAM_TB.UUT.\genblk1[1].br_coupler .BRAM_HIER.BRAM_HIER_i.bram_hier_C1.blk_mem_gen_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Controller_w_BRAM_TB.UUT.\genblk1[2].br_coupler .BRAM_HIER.BRAM_HIER_i.bram_hier_C1.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Controller_w_BRAM_TB.UUT.\genblk1[2].br_coupler .BRAM_HIER.BRAM_HIER_i.bram_hier_C1.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Controller_w_BRAM_TB.UUT.\genblk1[2].br_coupler .BRAM_HIER.BRAM_HIER_i.bram_hier_C1.blk_mem_gen_2.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Stopped at time : 1235 ns : File "C:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v" Line 307
blk_mem_gen_v8_4_4 WARNING: Address 7fc is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 7fc is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 7fc is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 7fc is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 7fc is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 7fc is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 7fc is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 7fc is outside range for B Read
blk_mem_gen_v8_4_4 WARNING: Address 7fc is outside range for B Read
cSum =         18 ; count =           x ; @AA@
