<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2753" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2753{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_2753{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_2753{left:727px;bottom:1076px;letter-spacing:0.25px;word-spacing:0.56px;}
#t4_2753{left:426px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.6px;}
#t5_2753{left:69px;bottom:978px;letter-spacing:0.14px;}
#t6_2753{left:150px;bottom:978px;letter-spacing:0.22px;}
#t7_2753{left:69px;bottom:953px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_2753{left:69px;bottom:936px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_2753{left:69px;bottom:920px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_2753{left:69px;bottom:893px;}
#tb_2753{left:95px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#tc_2753{left:754px;bottom:903px;}
#td_2753{left:761px;bottom:897px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#te_2753{left:95px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_2753{left:799px;bottom:887px;}
#tg_2753{left:806px;bottom:880px;}
#th_2753{left:69px;bottom:854px;}
#ti_2753{left:95px;bottom:857px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_2753{left:69px;bottom:831px;}
#tk_2753{left:95px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_2753{left:69px;bottom:810px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tm_2753{left:69px;bottom:793px;letter-spacing:-0.12px;word-spacing:-0.48px;}
#tn_2753{left:140px;bottom:800px;}
#to_2753{left:155px;bottom:793px;letter-spacing:-0.23px;word-spacing:-0.42px;}
#tp_2753{left:401px;bottom:800px;}
#tq_2753{left:416px;bottom:793px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tr_2753{left:69px;bottom:766px;}
#ts_2753{left:95px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_2753{left:69px;bottom:744px;}
#tu_2753{left:95px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_2753{left:69px;bottom:721px;}
#tw_2753{left:95px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_2753{left:95px;bottom:707px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ty_2753{left:69px;bottom:639px;letter-spacing:0.14px;}
#tz_2753{left:150px;bottom:639px;letter-spacing:0.2px;word-spacing:0.07px;}
#t10_2753{left:69px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_2753{left:69px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_2753{left:69px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_2753{left:69px;bottom:564px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t14_2753{left:69px;bottom:505px;letter-spacing:0.12px;}
#t15_2753{left:151px;bottom:505px;letter-spacing:0.15px;word-spacing:0.01px;}
#t16_2753{left:69px;bottom:481px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t17_2753{left:69px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_2753{left:69px;bottom:448px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t19_2753{left:69px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_2753{left:69px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_2753{left:69px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t1c_2753{left:69px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_2753{left:69px;bottom:341px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1e_2753{left:69px;bottom:324px;letter-spacing:-0.18px;word-spacing:-0.36px;}
#t1f_2753{left:69px;bottom:154px;letter-spacing:-0.08px;}
#t1g_2753{left:91px;bottom:154px;letter-spacing:-0.12px;}
#t1h_2753{left:69px;bottom:133px;letter-spacing:-0.12px;}
#t1i_2753{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t1j_2753{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_2753{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2753{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_2753{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2753{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_2753{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_2753{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_2753{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_2753{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2753" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2753Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2753" style="-webkit-user-select: none;"><object width="935" height="1210" data="2753/2753.svg" type="image/svg+xml" id="pdf2753" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2753" class="t s1_2753">Vol. 2D </span><span id="t2_2753" class="t s1_2753">7-1 </span>
<span id="t3_2753" class="t s2_2753">CHAPTER 7 </span>
<span id="t4_2753" class="t s2_2753">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t5_2753" class="t s3_2753">7.1 </span><span id="t6_2753" class="t s3_2753">OVERVIEW </span>
<span id="t7_2753" class="t s4_2753">This chapter describes the Safer Mode Extensions (SMX) for the Intel 64 and IA-32 architectures. Safer Mode </span>
<span id="t8_2753" class="t s4_2753">Extensions (SMX) provide a programming interface for system software to establish a measured environment </span>
<span id="t9_2753" class="t s4_2753">within the platform to support trust decisions by end users. The measured environment includes: </span>
<span id="ta_2753" class="t s5_2753">• </span><span id="tb_2753" class="t s4_2753">Measured launch of a system executive, referred to as a Measured Launched Environment (MLE) </span>
<span id="tc_2753" class="t s6_2753">1 </span>
<span id="td_2753" class="t s4_2753">. The system </span>
<span id="te_2753" class="t s4_2753">executive may be based on a Virtual Machine Monitor (VMM), a measured VMM is referred to as MVMM </span>
<span id="tf_2753" class="t s6_2753">2 </span>
<span id="tg_2753" class="t s4_2753">. </span>
<span id="th_2753" class="t s5_2753">• </span><span id="ti_2753" class="t s4_2753">Mechanisms to ensure the above measurement is protected and stored in a secure location in the platform. </span>
<span id="tj_2753" class="t s5_2753">• </span><span id="tk_2753" class="t s4_2753">Protection mechanisms that allow the VMM to control attempts to modify the VMM. </span>
<span id="tl_2753" class="t s4_2753">The measurement and protection mechanisms used by a measured environment are supported by the capabilities </span>
<span id="tm_2753" class="t s4_2753">of an Intel </span>
<span id="tn_2753" class="t s6_2753">® </span>
<span id="to_2753" class="t s4_2753">Trusted Execution Technology (Intel </span>
<span id="tp_2753" class="t s6_2753">® </span>
<span id="tq_2753" class="t s4_2753">TXT) platform: </span>
<span id="tr_2753" class="t s5_2753">• </span><span id="ts_2753" class="t s4_2753">The SMX are the processor’s programming interface in an Intel TXT platform. </span>
<span id="tt_2753" class="t s5_2753">• </span><span id="tu_2753" class="t s4_2753">The chipset in an Intel TXT platform provides enforcement of the protection mechanisms. </span>
<span id="tv_2753" class="t s5_2753">• </span><span id="tw_2753" class="t s4_2753">Trusted Platform Module (TPM) 1.2 in the platform provides platform configuration registers (PCRs) to store </span>
<span id="tx_2753" class="t s4_2753">software measurement values. </span>
<span id="ty_2753" class="t s3_2753">7.2 </span><span id="tz_2753" class="t s3_2753">SMX FUNCTIONALITY </span>
<span id="t10_2753" class="t s4_2753">SMX functionality is provided in an Intel 64 processor through the GETSEC instruction via leaf functions. The </span>
<span id="t11_2753" class="t s4_2753">GETSEC instruction supports multiple leaf functions. Leaf functions are selected by the value in EAX at the time </span>
<span id="t12_2753" class="t s4_2753">GETSEC is executed. Each GETSEC leaf function is documented separately in the reference pages with a unique </span>
<span id="t13_2753" class="t s4_2753">mnemonic (even though these mnemonics share the same opcode, 0F 37). </span>
<span id="t14_2753" class="t s7_2753">7.2.1 </span><span id="t15_2753" class="t s7_2753">Detecting and Enabling SMX </span>
<span id="t16_2753" class="t s4_2753">Software can detect support for SMX operation using the CPUID instruction. If software executes CPUID with 1 in </span>
<span id="t17_2753" class="t s4_2753">EAX, a value of 1 in bit 6 of ECX indicates support for SMX operation (GETSEC is available), see CPUID instruction </span>
<span id="t18_2753" class="t s4_2753">for the layout of feature flags of reported by CPUID.01H:ECX. </span>
<span id="t19_2753" class="t s4_2753">System software enables SMX operation by setting CR4.SMXE[Bit 14] = 1 before attempting to execute GETSEC. </span>
<span id="t1a_2753" class="t s4_2753">Otherwise, execution of GETSEC results in the processor signaling an invalid opcode exception (#UD). </span>
<span id="t1b_2753" class="t s4_2753">If the CPUID SMX feature flag is clear (CPUID.01H.ECX[Bit 6] = 0), attempting to set CR4.SMXE[Bit 14] results in </span>
<span id="t1c_2753" class="t s4_2753">a general protection exception. </span>
<span id="t1d_2753" class="t s4_2753">The IA32_FEATURE_CONTROL MSR (at address 03AH) provides feature control bits that configure operation of </span>
<span id="t1e_2753" class="t s4_2753">VMX and SMX. These bits are documented in Table 7-1. </span>
<span id="t1f_2753" class="t s8_2753">1. </span><span id="t1g_2753" class="t s8_2753">See the Intel® Trusted Execution Technology Measured Launched Environment Programming Guide. </span>
<span id="t1h_2753" class="t s8_2753">2. </span><span id="t1i_2753" class="t s8_2753">An MVMM is sometimes referred to as a measured launched environment (MLE). See the Intel® Trusted Execution Technology Mea- </span>
<span id="t1j_2753" class="t s8_2753">sured Launched Environment Programming Guide. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
