{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637697070374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637697070383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 14:51:10 2021 " "Processing started: Tue Nov 23 14:51:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637697070383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697070383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram_fp -c ram_fp " "Command: quartus_map --read_settings_files=on --write_settings_files=off ram_fp -c ram_fp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697070384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637697070882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637697070882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/or_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/or_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_mips-bhv " "Found design unit 1: or_mips-bhv" {  } { { "../or_mips.vhd" "" { Text "D:/DD/final project/week1/or_mips.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082179 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_mips " "Found entity 1: or_mips" {  } { { "../or_mips.vhd" "" { Text "D:/DD/final project/week1/or_mips.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/and_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/and_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_mips-bhv " "Found design unit 1: and_mips-bhv" {  } { { "../and_mips.vhd" "" { Text "D:/DD/final project/week1/and_mips.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082181 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_mips " "Found entity 1: and_mips" {  } { { "../and_mips.vhd" "" { Text "D:/DD/final project/week1/and_mips.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/zero_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/zero_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_extend-bhv " "Found design unit 1: zero_extend-bhv" {  } { { "../zero_extend.vhd" "" { Text "D:/DD/final project/week1/zero_extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082183 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "../zero_extend.vhd" "" { Text "D:/DD/final project/week1/zero_extend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/shift_left_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/shift_left_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Left_25-bhv " "Found design unit 1: Shift_Left_25-bhv" {  } { { "../Shift_Left_25.vhd" "" { Text "D:/DD/final project/week1/Shift_Left_25.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082185 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_25 " "Found entity 1: Shift_Left_25" {  } { { "../Shift_Left_25.vhd" "" { Text "D:/DD/final project/week1/Shift_Left_25.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-bhv " "Found design unit 1: sign_extend-bhv" {  } { { "../sign_extend.vhd" "" { Text "D:/DD/final project/week1/sign_extend.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082187 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../sign_extend.vhd" "" { Text "D:/DD/final project/week1/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/shift_left_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/shift_left_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Left_2-bhv " "Found design unit 1: Shift_Left_2-bhv" {  } { { "../Shift_Left_2.vhd" "" { Text "D:/DD/final project/week1/Shift_Left_2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082189 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Left_2 " "Found entity 1: Shift_Left_2" {  } { { "../Shift_Left_2.vhd" "" { Text "D:/DD/final project/week1/Shift_Left_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/regist_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/regist_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regist_fp-bhv " "Found design unit 1: regist_fp-bhv" {  } { { "../regist_fp.vhd" "" { Text "D:/DD/final project/week1/regist_fp.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082191 ""} { "Info" "ISGN_ENTITY_NAME" "1 regist_fp " "Found entity 1: regist_fp" {  } { { "../regist_fp.vhd" "" { Text "D:/DD/final project/week1/regist_fp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/reg_file.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /dd/final project/week1/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-async_read " "Found design unit 1: reg_file-async_read" {  } { { "../reg_file.vhd" "" { Text "D:/DD/final project/week1/reg_file.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082193 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg_file-sync_read_during_write " "Found design unit 2: reg_file-sync_read_during_write" {  } { { "../reg_file.vhd" "" { Text "D:/DD/final project/week1/reg_file.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082193 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reg_file-sync_read " "Found design unit 3: reg_file-sync_read" {  } { { "../reg_file.vhd" "" { Text "D:/DD/final project/week1/reg_file.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082193 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../reg_file.vhd" "" { Text "D:/DD/final project/week1/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/ram_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/ram_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_fp-SYN " "Found design unit 1: ram_fp-SYN" {  } { { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082195 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_fp " "Found entity 1: ram_fp" {  } { { "../ram_fp.vhd" "" { Text "D:/DD/final project/week1/ram_fp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-bhv " "Found design unit 1: pc-bhv" {  } { { "../pc.vhd" "" { Text "D:/DD/final project/week1/pc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082197 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../pc.vhd" "" { Text "D:/DD/final project/week1/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/mux_7x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_7x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_7x1-bhv " "Found design unit 1: mux_7x1-bhv" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082199 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_7x1 " "Found entity 1: mux_7x1" {  } { { "../mux_7x1.vhd" "" { Text "D:/DD/final project/week1/mux_7x1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1-bhv " "Found design unit 1: mux_4x1-bhv" {  } { { "../mux_4x1.vhd" "" { Text "D:/DD/final project/week1/mux_4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082201 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "../mux_4x1.vhd" "" { Text "D:/DD/final project/week1/mux_4x1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/mux_3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3x1-bhv " "Found design unit 1: mux_3x1-bhv" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082203 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3x1 " "Found entity 1: mux_3x1" {  } { { "../mux_3x1.vhd" "" { Text "D:/DD/final project/week1/mux_3x1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-bhv " "Found design unit 1: mux_2x1-bhv" {  } { { "../mux_2x1.vhd" "" { Text "D:/DD/final project/week1/mux_2x1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082205 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../mux_2x1.vhd" "" { Text "D:/DD/final project/week1/mux_2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_tb-tb " "Found design unit 1: memory_tb-tb" {  } { { "../memory_tb.vhd" "" { Text "D:/DD/final project/week1/memory_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082207 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "../memory_tb.vhd" "" { Text "D:/DD/final project/week1/memory_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/memory_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/memory_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_mips-bhv " "Found design unit 1: memory_mips-bhv" {  } { { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082209 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_mips " "Found entity 1: memory_mips" {  } { { "../memory_mips.vhd" "" { Text "D:/DD/final project/week1/memory_mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/logic_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/logic_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_mips-bhv " "Found design unit 1: logic_mips-bhv" {  } { { "../logic_mips.vhd" "" { Text "D:/DD/final project/week1/logic_mips.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082211 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_mips " "Found entity 1: logic_mips" {  } { { "../logic_mips.vhd" "" { Text "D:/DD/final project/week1/logic_mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-bhv " "Found design unit 1: IR-bhv" {  } { { "../IR.vhd" "" { Text "D:/DD/final project/week1/IR.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082213 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../IR.vhd" "" { Text "D:/DD/final project/week1/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/factorial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/factorial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 factorial-FSMD " "Found design unit 1: factorial-FSMD" {  } { { "../factorial.vhd" "" { Text "D:/DD/final project/week1/factorial.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082215 ""} { "Info" "ISGN_ENTITY_NAME" "1 factorial " "Found entity 1: factorial" {  } { { "../factorial.vhd" "" { Text "D:/DD/final project/week1/factorial.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/datapath_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/datapath_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_mips-bhv " "Found design unit 1: datapath_mips-bhv" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082217 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_mips " "Found entity 1: datapath_mips" {  } { { "../datapath_mips.vhd" "" { Text "D:/DD/final project/week1/datapath_mips.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Concat-bhv " "Found design unit 1: Concat-bhv" {  } { { "../concat.vhd" "" { Text "D:/DD/final project/week1/concat.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082219 ""} { "Info" "ISGN_ENTITY_NAME" "1 Concat " "Found entity 1: Concat" {  } { { "../concat.vhd" "" { Text "D:/DD/final project/week1/concat.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082219 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "alu_mips_tb.vhd(88) " "VHDL warning at alu_mips_tb.vhd(88): constant value overflow" {  } { { "../alu_mips_tb.vhd" "" { Text "D:/DD/final project/week1/alu_mips_tb.vhd" 88 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1637697082223 ""}
{ "Warning" "WVRFX_VHDL_CONST_VALUE_OVERFLOW" "alu_mips_tb.vhd(102) " "VHDL warning at alu_mips_tb.vhd(102): constant value overflow" {  } { { "../alu_mips_tb.vhd" "" { Text "D:/DD/final project/week1/alu_mips_tb.vhd" 102 0 0 } }  } 0 10639 "VHDL warning at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1637697082224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/alu_mips_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/alu_mips_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_mips_tb-TB " "Found design unit 1: alu_mips_tb-TB" {  } { { "../alu_mips_tb.vhd" "" { Text "D:/DD/final project/week1/alu_mips_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082224 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_mips_tb " "Found entity 1: alu_mips_tb" {  } { { "../alu_mips_tb.vhd" "" { Text "D:/DD/final project/week1/alu_mips_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/alu_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /dd/final project/week1/alu_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_mips-BHV " "Found design unit 1: alu_mips-BHV" {  } { { "../alu_mips.vhd" "" { Text "D:/DD/final project/week1/alu_mips.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082226 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_mips " "Found entity 1: alu_mips" {  } { { "../alu_mips.vhd" "" { Text "D:/DD/final project/week1/alu_mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637697082226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082226 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement alu_controller.vhd(23) " "VHDL syntax error at alu_controller.vhd(23) near text \"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement" {  } { { "../alu_controller.vhd" "" { Text "D:/DD/final project/week1/alu_controller.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082229 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" alu_controller.vhd(25) " "VHDL syntax error at alu_controller.vhd(25) near text \"then\";  expecting \"<=\"" {  } { { "../alu_controller.vhd" "" { Text "D:/DD/final project/week1/alu_controller.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/week1/alu_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /dd/final project/week1/alu_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082230 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/DD/final project/ram_fp.vhd D:/DD/final project/week1/ram_fp.vhd " "File \"D:/DD/final project/ram_fp.vhd\" is a duplicate of already analyzed file \"D:/DD/final project/week1/ram_fp.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1637697082232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dd/final project/ram_fp.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /dd/final project/ram_fp.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082232 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637697082386 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 23 14:51:22 2021 " "Processing ended: Tue Nov 23 14:51:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637697082386 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637697082386 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637697082386 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697082386 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637697083095 ""}
