
---------- Begin Simulation Statistics ----------
final_tick                               485469017500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93770                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740100                       # Number of bytes of host memory used
host_op_rate                                    94082                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6541.69                       # Real time elapsed on the host
host_tick_rate                               74211560                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613413586                       # Number of instructions simulated
sim_ops                                     615452358                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.485469                       # Number of seconds simulated
sim_ticks                                485469017500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.942720                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76007219                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88439392                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6435801                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119442827                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11653661                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11760390                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          106729                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154952575                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052591                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509382                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4559505                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138979686                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17055854                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532327                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       53234482                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561808582                       # Number of instructions committed
system.cpu0.commit.committedOps             562319243                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    876690937                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.641411                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.431199                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    611276311     69.73%     69.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    158806984     18.11%     87.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     34610620      3.95%     91.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     35087371      4.00%     95.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12240096      1.40%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4336317      0.49%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1001583      0.11%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2275801      0.26%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17055854      1.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    876690937                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672318                       # Number of function calls committed.
system.cpu0.commit.int_insts                543446334                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174759383                       # Number of loads committed
system.cpu0.commit.membars                    1019942                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019948      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311066827     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175268757     31.17%     87.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69808732     12.41%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562319243                       # Class of committed instruction
system.cpu0.commit.refs                     245077517                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561808582                       # Number of Instructions Simulated
system.cpu0.committedOps                    562319243                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.704125                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.704125                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            102258774                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1880798                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74452371                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             626497171                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               343434903                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                433464062                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4564349                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8480248                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2434071                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154952575                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                100006515                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    544018544                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2346437                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     643813793                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           53                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               12881306                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.161849                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         335696775                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          87660880                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.672466                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         886156159                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.727101                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.938725                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               435983657     49.20%     49.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               332455308     37.52%     86.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60829681      6.86%     93.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43459508      4.90%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10516409      1.19%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1745250      0.20%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  145302      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     465      0.00%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020579      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           886156159                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       71235832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4666327                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146258086                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.637712                       # Inst execution rate
system.cpu0.iew.exec_refs                   274751690                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77256743                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               84539011                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197155930                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512605                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2294171                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78228492                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          615541010                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197494947                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3889503                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610540612                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                436967                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1802572                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4564349                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2849052                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        65551                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9137279                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        28736                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4899                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3524709                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22396547                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7910358                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4899                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       822014                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3844313                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270504972                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604093807                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838985                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226949531                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.630979                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604217759                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743027279                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386282023                       # number of integer regfile writes
system.cpu0.ipc                              0.586811                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.586811                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020951      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            331769450     54.00%     54.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213286      0.69%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018060      0.17%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199290250     32.43%     87.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77118066     12.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614430115                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     683882                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001113                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 106875     15.63%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                499873     73.09%     88.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                77129     11.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614092990                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2115748841                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604093755                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        668767000                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 614008298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614430115                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532712                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       53221764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            48678                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           385                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11521737                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    886156159                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.693366                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.869247                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          458532276     51.74%     51.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          285497129     32.22%     83.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104775627     11.82%     95.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31127278      3.51%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5596610      0.63%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             294085      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             231919      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              58361      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              42874      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      886156159                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.641775                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7360964                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1321273                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197155930                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78228492                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1027                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       957391991                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13546051                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               91511702                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357830128                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3565911                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               347801909                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               2992804                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13793                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            759971109                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             623319955                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          399751587                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                431128200                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4353791                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4564349                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11050415                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41921455                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       759971065                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         99584                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3138                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7847268                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3125                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1475176003                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1240578210                       # The number of ROB writes
system.cpu0.timesIdled                       11612577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  994                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.948120                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4424791                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5466206                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1035479                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7310074                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137106                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         173121                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           36015                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8351280                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8994                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509160                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           624341                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4418921                       # Number of branches committed
system.cpu1.commit.bw_lim_events               425445                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12025839                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19241449                       # Number of instructions committed
system.cpu1.commit.committedOps              19750816                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    109342941                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180632                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.817751                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    100790083     92.18%     92.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4318755      3.95%     96.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1514505      1.39%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1354042      1.24%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       326956      0.30%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       116329      0.11%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       429886      0.39%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        66940      0.06%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       425445      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    109342941                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227339                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18550404                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5319808                       # Number of loads committed
system.cpu1.commit.membars                    1018418                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018418      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11644020     58.95%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5828968     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259272      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19750816                       # Class of committed instruction
system.cpu1.commit.refs                       7088252                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19241449                       # Number of Instructions Simulated
system.cpu1.committedOps                     19750816                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.838716                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.838716                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             87489483                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               416159                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3748785                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              34451000                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6646267                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 15431564                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                624759                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               469932                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1128544                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8351280                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6084105                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    103388006                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                99137                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      39828560                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                2071794                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074336                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6896680                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4561897                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.354519                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         111320617                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.371999                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.882904                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                86967796     78.12%     78.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14715409     13.22%     91.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5744685      5.16%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2116334      1.90%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  649762      0.58%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  501768      0.45%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  624679      0.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      15      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     169      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           111320617                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1024731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              641934                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5634870                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.203873                       # Inst execution rate
system.cpu1.iew.exec_refs                     7705070                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1861057                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               76888930                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8899752                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1095820                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           473191                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             3093952                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           31770080                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5844013                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           285795                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             22904217                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                470244                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1345537                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                624759                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2356675                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12625                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          133015                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5947                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          419                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          890                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3579944                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1325508                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           419                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       148462                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        493472                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12737456                       # num instructions consuming a value
system.cpu1.iew.wb_count                     22681136                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.830139                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10573861                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.201888                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      22688014                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                28917859                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14808636                       # number of integer regfile writes
system.cpu1.ipc                              0.171271                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.171271                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018616      4.39%      4.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             14383551     62.02%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6420522     27.69%     94.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1367178      5.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              23190012                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     526596                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022708                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  75278     14.30%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                411210     78.09%     92.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                40104      7.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              22697976                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158247460                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     22681124                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         43789584                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  28452850                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 23190012                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3317230                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12019263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            20251                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1789042                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9086074                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    111320617                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.208317                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.644906                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           96408078     86.60%     86.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           10092151      9.07%     95.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2810432      2.52%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1046051      0.94%     99.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             702472      0.63%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             103764      0.09%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             112488      0.10%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              26240      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              18941      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      111320617                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.206417                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6273101                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          975376                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8899752                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3093952                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    197                       # number of misc regfile reads
system.cpu1.numCycles                       112345348                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   858576500                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               81736779                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13163806                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2410952                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7507983                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                987472                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9458                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             41233671                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              33520623                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           22203175                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 15279661                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2500850                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                624759                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6143036                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9039369                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        41233659                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28399                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               788                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5474514                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           788                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   140693137                       # The number of ROB reads
system.cpu1.rob.rob_writes                   65531877                       # The number of ROB writes
system.cpu1.timesIdled                          12698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.439091                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2204658                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2775281                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           255877                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          3892933                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             96915                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          99897                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2982                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4291292                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2631                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509168                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170754                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647047                       # Number of branches committed
system.cpu2.commit.bw_lim_events               361122                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1437369                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16504190                       # Number of instructions committed
system.cpu2.commit.committedOps              17013562                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    108950776                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.156158                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.772804                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    101746422     93.39%     93.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3613239      3.32%     96.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1236853      1.14%     97.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1144397      1.05%     98.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       226922      0.21%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        90409      0.08%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       475167      0.44%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        56245      0.05%     99.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       361122      0.33%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    108950776                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174034                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15891987                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697048                       # Number of loads committed
system.cpu2.commit.membars                    1018419                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018419      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9795915     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206216     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992874      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17013562                       # Class of committed instruction
system.cpu2.commit.refs                       6199102                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16504190                       # Number of Instructions Simulated
system.cpu2.committedOps                     17013562                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.642551                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.642551                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             98690738                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87729                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2103362                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19047989                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2894291                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6480358                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                171036                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               224289                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1013748                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4291292                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3018671                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    105779167                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                46619                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      19361246                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 512318                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039143                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3214835                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2301573                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.176605                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         109250171                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.181893                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.595841                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                96908255     88.70%     88.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7523830      6.89%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2844154      2.60%     98.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1454514      1.33%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  367148      0.34%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   86466      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   65611      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     181      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           109250171                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         379755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              182606                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3881186                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.164659                       # Inst execution rate
system.cpu2.iew.exec_refs                     6568241                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526833                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               86119978                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5066560                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510026                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           183728                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1554700                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18446491                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5041408                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           154942                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18051512                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                386061                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1328094                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                171036                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2323082                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        10706                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           92048                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3691                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          387                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       369512                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        52646                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           127                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        47327                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        135279                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10352321                       # num instructions consuming a value
system.cpu2.iew.wb_count                     17926295                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.863918                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  8943561                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163516                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      17930338                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22298351                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12112468                       # number of integer regfile writes
system.cpu2.ipc                              0.150545                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.150545                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018620      5.59%      5.59% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10580764     58.12%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5584346     30.67%     94.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1022581      5.62%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18206454                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     510528                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.028041                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  71163     13.94%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     13.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                402864     78.91%     92.85% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                36497      7.15%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17698346                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         146194910                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     17926283                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         19879500                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  16917926                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18206454                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528565                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1432928                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            21331                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           366                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       533053                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    109250171                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.166649                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.590486                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           97661949     89.39%     89.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7880650      7.21%     96.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2078963      1.90%     98.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             751450      0.69%     99.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             657198      0.60%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              81679      0.07%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             104340      0.10%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              21235      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              12707      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      109250171                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.166072                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3188767                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          360629                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5066560                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1554700                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu2.numCycles                       109629926                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   861292187                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               92148229                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441268                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3401950                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3383790                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                960512                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 4819                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23302575                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              18831010                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12743027                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6745667                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2325645                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                171036                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6772996                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1301759                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23302563                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28453                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               842                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6706882                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           841                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   127039545                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37201487                       # The number of ROB writes
system.cpu2.timesIdled                           4830                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            80.677733                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2134206                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2645347                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           402941                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3707808                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            112969                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         200680                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           87711                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4181858                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1199                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509187                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           234423                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470307                       # Number of branches committed
system.cpu3.commit.bw_lim_events               318364                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528238                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1772820                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859365                       # Number of instructions committed
system.cpu3.commit.committedOps              16368737                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    101097086                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.161911                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.778511                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     94067884     93.05%     93.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3524225      3.49%     96.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1268514      1.25%     97.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1099532      1.09%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       211597      0.21%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        79160      0.08%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       474882      0.47%     99.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        52928      0.05%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       318364      0.31%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    101097086                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151189                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15253697                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568495                       # Number of loads committed
system.cpu3.commit.membars                    1018412                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018412      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9352913     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077682     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919592      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16368737                       # Class of committed instruction
system.cpu3.commit.refs                       5997286                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859365                       # Number of Instructions Simulated
system.cpu3.committedOps                     16368737                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.408777                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.408777                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             90712216                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               169412                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2051293                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19249747                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3064938                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6323921                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                234733                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               308804                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1136745                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4181858                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3055125                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     97814999                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                44337                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      19666787                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 806502                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.041144                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3254262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2247175                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.193496                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         101472553                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.198850                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.632208                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                89301897     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7179362      7.08%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2868150      2.83%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1445194      1.42%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  528113      0.52%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   85278      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   64374      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     176      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           101472553                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         166583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              244473                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3718352                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.171674                       # Inst execution rate
system.cpu3.iew.exec_refs                     6313323                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442193                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               78268716                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4900612                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510130                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           404985                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1458223                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18137867                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4871130                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           308025                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17448830                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                505462                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1288471                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                234733                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2339029                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         9916                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           80587                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1963                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          129                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       332117                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        29432                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           114                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        42311                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        202162                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10016221                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17344570                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.864533                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8659354                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.170649                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17348068                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21434532                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11769390                       # number of integer regfile writes
system.cpu3.ipc                              0.156036                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.156036                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018639      5.74%      5.74% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10393466     58.53%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5408527     30.46%     94.73% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936082      5.27%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17756855                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     505187                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028450                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  72783     14.41%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                398423     78.87%     93.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                33977      6.73%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17243387                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         137520147                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17344558                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         19907077                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  16609215                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17756855                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528652                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1769129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            28725                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           414                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       754140                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    101472553                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.174992                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.602198                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           90122244     88.81%     88.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7766457      7.65%     96.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2001038      1.97%     98.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             722814      0.71%     99.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             652817      0.64%     99.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              75742      0.07%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             101589      0.10%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              18448      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              11404      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      101472553                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.174705                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3174958                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          361359                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4900612                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1458223                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    227                       # number of misc regfile reads
system.cpu3.numCycles                       101639136                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   869282853                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               84327638                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036048                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3246124                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3648250                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                925828                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 2538                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23372252                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              18981222                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13087225                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6636667                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2328037                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                234733                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6592466                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2051177                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23372240                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         32799                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               905                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6598693                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           904                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   118919044                       # The number of ROB reads
system.cpu3.rob.rob_writes                   36659147                       # The number of ROB writes
system.cpu3.timesIdled                           2365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3213071                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1490708                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5162556                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             267359                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                288040                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4454439                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8854619                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       315408                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        87006                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25955687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2148397                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52044215                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2235403                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3202132                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1597459                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2802603                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              926                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            571                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1249677                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1249644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3202132                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1248                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13306392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13306392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    387151040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               387151040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1391                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4454554                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4454554    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4454554                       # Request fanout histogram
system.membus.respLayer1.occupancy        23022470728                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16324627894                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                239                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          120                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3586228162.500000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20832046526.428020                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          117     97.50%     97.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.33% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        46000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 197695776500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            120                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    55121638000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 430347379500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3012694                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3012694                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3012694                       # number of overall hits
system.cpu2.icache.overall_hits::total        3012694                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5977                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5977                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5977                       # number of overall misses
system.cpu2.icache.overall_misses::total         5977                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    333472500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    333472500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    333472500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    333472500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3018671                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3018671                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3018671                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3018671                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001980                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001980                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001980                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001980                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 55792.621717                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55792.621717                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 55792.621717                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55792.621717                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          318                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5277                       # number of writebacks
system.cpu2.icache.writebacks::total             5277                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          668                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          668                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          668                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          668                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5309                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5309                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5309                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5309                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    296892500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    296892500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    296892500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    296892500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001759                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001759                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001759                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001759                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 55922.490111                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55922.490111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 55922.490111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55922.490111                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5277                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3012694                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3012694                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5977                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5977                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    333472500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    333472500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3018671                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3018671                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001980                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001980                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 55792.621717                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55792.621717                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          668                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          668                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5309                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5309                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    296892500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    296892500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001759                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001759                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 55922.490111                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55922.490111                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.979661                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2949282                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5277                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           558.893690                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        306749000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.979661                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999364                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999364                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6042651                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6042651                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4776183                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4776183                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4776183                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4776183                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1121109                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1121109                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1121109                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1121109                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 108023070411                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 108023070411                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 108023070411                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 108023070411                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5897292                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5897292                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5897292                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5897292                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.190106                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.190106                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.190106                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.190106                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 96353.762579                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96353.762579                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 96353.762579                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96353.762579                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       876704                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        54347                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            11919                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            377                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    73.555164                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   144.156499                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531775                       # number of writebacks
system.cpu2.dcache.writebacks::total           531775                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       794816                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       794816                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       794816                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       794816                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326293                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326293                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326293                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326293                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  31770754712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  31770754712                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  31770754712                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  31770754712                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055329                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055329                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055329                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055329                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 97368.790357                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 97368.790357                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 97368.790357                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 97368.790357                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531775                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4286394                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4286394                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       618424                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       618424                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  54494092500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  54494092500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4904818                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4904818                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.126085                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.126085                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 88117.687056                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88117.687056                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       462694                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       462694                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155730                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155730                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  12553430000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  12553430000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031750                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031750                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 80610.222822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 80610.222822                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       489789                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        489789                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       502685                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       502685                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  53528977911                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  53528977911                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992474                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992474                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.506497                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.506497                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 106486.125329                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 106486.125329                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       332122                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       332122                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170563                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170563                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  19217324712                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  19217324712                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171856                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171856                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 112669.950177                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 112669.950177                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          314                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          230                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          230                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5168000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5168000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.422794                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.422794                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22469.565217                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22469.565217                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           78                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           78                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       561500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       561500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.143382                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.143382                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7198.717949                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7198.717949                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          153                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       915000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       915000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.427374                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.427374                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5980.392157                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5980.392157                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          149                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       782000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       782000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.416201                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.416201                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5248.322148                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5248.322148                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       293000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       293000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       277000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       277000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284909                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284909                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224259                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224259                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21214361500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21214361500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509168                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509168                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440442                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440442                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 94597.592516                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 94597.592516                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224258                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224258                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20990102500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20990102500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440440                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440440                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 93598.009881                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 93598.009881                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.180615                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5610139                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550379                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.193229                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        306760500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.180615                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.911894                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.911894                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13365131                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13365131                       # Number of data accesses
system.cpu3.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3290434397.727273                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   19880420326.916283                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          129     97.73%     97.73% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 197695845500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    51131677000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 434337340500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3051977                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3051977                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3051977                       # number of overall hits
system.cpu3.icache.overall_hits::total        3051977                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3148                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3148                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3148                       # number of overall misses
system.cpu3.icache.overall_misses::total         3148                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    168998000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    168998000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    168998000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    168998000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3055125                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3055125                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3055125                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3055125                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001030                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001030                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001030                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001030                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 53684.243964                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53684.243964                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 53684.243964                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53684.243964                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          470                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    78.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2841                       # number of writebacks
system.cpu3.icache.writebacks::total             2841                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          275                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          275                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          275                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          275                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2873                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2873                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2873                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2873                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    152173500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    152173500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    152173500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    152173500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000940                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000940                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000940                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000940                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 52966.759485                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52966.759485                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 52966.759485                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52966.759485                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2841                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3051977                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3051977                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3148                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3148                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    168998000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    168998000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3055125                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3055125                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001030                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001030                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 53684.243964                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53684.243964                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          275                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          275                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2873                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2873                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    152173500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    152173500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000940                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000940                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 52966.759485                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52966.759485                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.979350                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3008329                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2841                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1058.897923                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        312189000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.979350                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999355                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999355                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6113123                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6113123                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4595515                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4595515                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4595515                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4595515                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1075764                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1075764                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1075764                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1075764                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 103180288035                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 103180288035                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 103180288035                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 103180288035                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5671279                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5671279                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5671279                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5671279                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.189686                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.189686                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.189686                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.189686                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 95913.497789                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 95913.497789                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 95913.497789                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 95913.497789                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       850777                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        27817                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11141                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            203                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    76.364509                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   137.029557                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495928                       # number of writebacks
system.cpu3.dcache.writebacks::total           495928                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       769873                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       769873                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       769873                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       769873                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305891                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305891                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305891                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305891                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  28852406764                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  28852406764                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  28852406764                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  28852406764                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053937                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053937                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053937                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053937                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 94322.509534                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94322.509534                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 94322.509534                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94322.509534                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495928                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4152269                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4152269                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       599818                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       599818                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  52953119000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  52953119000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4752087                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4752087                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.126222                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.126222                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 88281.977200                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 88281.977200                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       449632                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       449632                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150186                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150186                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  12062179000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  12062179000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031604                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031604                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 80314.936146                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 80314.936146                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       443246                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        443246                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       475946                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       475946                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  50227169035                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  50227169035                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919192                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919192                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.517787                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.517787                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 105531.234709                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 105531.234709                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       320241                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       320241                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155705                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155705                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  16790227764                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16790227764                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169393                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169393                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 107833.581221                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 107833.581221                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          316                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          249                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          249                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4808500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4808500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.440708                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.440708                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19311.244980                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19311.244980                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          167                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           82                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           82                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       424000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       424000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.145133                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.145133                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5170.731707                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5170.731707                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          194                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       885500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       885500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          358                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.458101                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.458101                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5399.390244                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5399.390244                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       752500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       752500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.441341                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.441341                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4762.658228                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4762.658228                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       362500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       362500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       337500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       337500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305635                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305635                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203552                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203552                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19148523500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19148523500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509187                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509187                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399759                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399759                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94071.900546                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94071.900546                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203552                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203552                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18944971500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18944971500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399759                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399759                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93071.900546                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93071.900546                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.357774                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5409575                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509236                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.622923                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        312200500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.357774                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.854930                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.854930                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12872040                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12872040                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    615730090.909091                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   882219823.343276                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       118500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2248751500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   478695986500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6773031000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     86194993                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        86194993                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     86194993                       # number of overall hits
system.cpu0.icache.overall_hits::total       86194993                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13811522                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13811522                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13811522                       # number of overall misses
system.cpu0.icache.overall_misses::total     13811522                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 179673369494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 179673369494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 179673369494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 179673369494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    100006515                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    100006515                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    100006515                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    100006515                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138106                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138106                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138106                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138106                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13008.947855                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13008.947855                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13008.947855                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13008.947855                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1690                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.886792                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12798205                       # number of writebacks
system.cpu0.icache.writebacks::total         12798205                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1013284                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1013284                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1013284                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1013284                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12798238                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12798238                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12798238                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12798238                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157579896994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157579896994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157579896994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157579896994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127974                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127974                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127974                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127974                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12312.624362                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12312.624362                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12312.624362                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12312.624362                       # average overall mshr miss latency
system.cpu0.icache.replacements              12798205                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     86194993                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       86194993                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13811522                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13811522                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 179673369494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 179673369494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    100006515                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    100006515                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138106                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138106                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13008.947855                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13008.947855                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1013284                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1013284                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12798238                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12798238                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157579896994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157579896994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127974                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127974                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12312.624362                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12312.624362                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999905                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           98991831                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12798205                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.734821                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999905                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        212811267                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       212811267                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238964344                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238964344                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238964344                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238964344                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15359349                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15359349                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15359349                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15359349                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 392199285949                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 392199285949                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 392199285949                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 392199285949                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254323693                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254323693                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254323693                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254323693                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060393                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060393                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060393                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060393                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25534.889919                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25534.889919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25534.889919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25534.889919                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3603859                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       100060                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            72258                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1089                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.874879                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.882461                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11578622                       # number of writebacks
system.cpu0.dcache.writebacks::total         11578622                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3951644                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3951644                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3951644                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3951644                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11407705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11407705                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11407705                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11407705                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 204630033746                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 204630033746                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 204630033746                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 204630033746                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044855                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044855                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044855                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044855                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17937.879157                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17937.879157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17937.879157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17937.879157                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11578622                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172821949                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172821949                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11694996                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11694996                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 264784162500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 264784162500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184516945                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184516945                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063382                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063382                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22640.808300                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22640.808300                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2230533                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2230533                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9464463                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9464463                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 156210059000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 156210059000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051293                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16504.904610                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16504.904610                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66142395                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66142395                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3664353                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3664353                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 127415123449                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 127415123449                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69806748                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69806748                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052493                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052493                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34771.519952                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34771.519952                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1721111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1721111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1943242                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1943242                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  48419974746                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  48419974746                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027837                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027837                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24917.110039                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24917.110039                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1531                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1531                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          569                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          569                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7813000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7813000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.270952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.270952                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13731.107206                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13731.107206                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          540                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          540                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1342000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1342000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013810                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013810                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 46275.862069                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46275.862069                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1720                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1720                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          281                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          281                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2222500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2222500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2001                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2001                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.140430                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.140430                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7909.252669                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7909.252669                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1950500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1950500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.137431                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.137431                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7092.727273                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7092.727273                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        44500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        44500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        41500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        41500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318402                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318402                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       190980                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       190980                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16217225000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16217225000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509382                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509382                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.374925                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.374925                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84915.828883                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84915.828883                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       190980                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       190980                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16026245000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16026245000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.374925                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.374925                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83915.828883                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83915.828883                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.844664                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250885037                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11598411                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.630984                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.844664                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995146                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995146                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521272795                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521272795                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12766213                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10984677                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8063                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              136483                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                2919                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              118864                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1615                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              126332                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24145166                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12766213                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10984677                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8063                       # number of overall hits
system.l2.overall_hits::.cpu1.data             136483                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               2919                       # number of overall hits
system.l2.overall_hits::.cpu2.data             118864                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1615                       # number of overall hits
system.l2.overall_hits::.cpu3.data             126332                       # number of overall hits
system.l2.overall_hits::total                24145166                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             32024                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            591335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            408676                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2390                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            413576                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1258                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            369875                       # number of demand (read+write) misses
system.l2.demand_misses::total                1825465                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            32024                       # number of overall misses
system.l2.overall_misses::.cpu0.data           591335                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6331                       # number of overall misses
system.l2.overall_misses::.cpu1.data           408676                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2390                       # number of overall misses
system.l2.overall_misses::.cpu2.data           413576                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1258                       # number of overall misses
system.l2.overall_misses::.cpu3.data           369875                       # number of overall misses
system.l2.overall_misses::total               1825465                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2999583916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  65842481583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    678126451                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50157321301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    252926983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  50156958918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    127693492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  45213421486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     215428514130                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2999583916                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  65842481583                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    678126451                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50157321301                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    252926983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  50156958918                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    127693492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  45213421486                       # number of overall miss cycles
system.l2.overall_miss_latency::total    215428514130                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12798237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11576012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          545159                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5309                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          532440                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496207                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25970631                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12798237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11576012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         545159                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5309                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         532440                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496207                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25970631                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002502                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.051083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.439836                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.749646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.450179                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.776756                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.437870                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.745405                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070290                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002502                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.051083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.439836                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.749646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.450179                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.776756                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.437870                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.745405                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070290                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93666.747315                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111345.483665                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 107112.059864                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122731.262176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 105827.189540                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121276.280340                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101505.160572                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 122239.733656                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118012.952387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93666.747315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111345.483665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 107112.059864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122731.262176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 105827.189540                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121276.280340                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101505.160572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 122239.733656                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118012.952387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1309666                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     42576                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.760663                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2151585                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1597459                       # number of writebacks
system.l2.writebacks::total                   1597459                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            217                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          59906                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            490                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14900                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            383                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          14058                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          12616                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              102837                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           217                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         59906                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           490                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14900                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           383                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         14058                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           267                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         12616                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             102837                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        31807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       531429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       393776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       399518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       357259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1722628                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        31807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       531429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       393776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       399518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       357259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2795631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4518259                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2663908418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  56219842050                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    580829456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44710686153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    203387983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  44735182290                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     97454492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  40326579824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 189537870666                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2663908418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  56219842050                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    580829456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44710686153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    203387983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  44735182290                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     97454492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  40326579824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 278038195361                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 467576066027                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.045908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.405794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.722314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.378037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.750353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.344936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.719980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066330                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.045908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.405794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.722314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.378037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.750353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.344936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.719980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173976                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83752.268935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105789.940048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 99440.071221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113543.451488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 101339.303936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111972.883049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 98339.547931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 112877.715674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110028.323391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83752.268935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105789.940048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 99440.071221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113543.451488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 101339.303936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111972.883049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 98339.547931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 112877.715674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99454.540088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103485.892692                       # average overall mshr miss latency
system.l2.replacements                        6564143                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3384450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3384450                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3384450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3384450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22476764                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22476764                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22476764                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22476764                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2795631                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2795631                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 278038195361                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 278038195361                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99454.540088                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99454.540088                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  122                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            81                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 95                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1657500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1657500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              217                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.931034                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.156250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.063830                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.117647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.437788                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20462.962963                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17447.368421                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1632000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       103500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        61500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       125500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1922500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.931034                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.156250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.063830                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.117647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.437788                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20148.148148                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20916.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20236.842105                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            148                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.291667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.193548                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.230769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.421053                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.277027                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       423500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       117000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       822000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.291667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.193548                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.230769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.421053                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.277027                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20312.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20048.780488                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1751089                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            56974                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            49485                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            59421                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1916969                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         365998                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         316338                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         327694                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         287176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1297206                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  42129573837                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37948762753                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38805567296                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  34302500809                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  153186404695                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2117087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3214175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.172878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.847382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.868802                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.828559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.403589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115108.754247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119962.706829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118420.133710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119447.658610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118089.497501                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        29242                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6653                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         6435                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         6071                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            48401                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       336756                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       309685                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       321259                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       281105                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1248805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  36426086010                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34125174365                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34885454924                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  30843807413                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 136280522712                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.159066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.829561                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.851741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.811043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.388530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108167.593183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110193.178116                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108589.813590                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109723.439330                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109128.745250                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12766213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8063                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          2919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1615                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12778810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        32024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            42003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2999583916                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    678126451                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    252926983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    127693492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4058330842                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12798237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5309                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2873                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12820813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002502                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.439836                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.450179                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.437870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93666.747315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 107112.059864                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 105827.189540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101505.160572                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96620.023379                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          217                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          490                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          383                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          267                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1357                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        31807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2007                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          991                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        40646                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2663908418                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    580829456                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    203387983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     97454492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3545580349                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002485                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.405794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.378037                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.344936                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83752.268935                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 99440.071221                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 101339.303936                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 98339.547931                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87230.732397                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9233588                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        79509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        69379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        66911                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9449387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       225337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        92338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        85882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        82699                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          486256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  23712907746                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  12208558548                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  11351391622                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  10910920677                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  58183778593                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9458925                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       171847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149610                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9935643                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023823                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.537327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.553146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.552764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105233.085317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 132215.973359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 132174.281246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 131935.339932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119656.680006                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        30664                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8247                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         7623                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         6545                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        53079                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       194673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        84091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        78259                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        76154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       433177                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  19793756040                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  10585511788                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   9849727366                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   9482772411                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  49711767605                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.489336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.504048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.509017                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101676.945647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 125881.625715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 125860.634125                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 124521.002324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114760.865893                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          433                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          160                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          151                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          148                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               892                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          674                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          337                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          295                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          303                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1609                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11111950                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6138957                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      6504947                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      6786945                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     30542799                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          497                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          446                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          451                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2501                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.608853                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.678068                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.661435                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.671840                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.643343                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16486.572700                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18216.489614                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 22050.667797                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 22399.158416                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18982.472965                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          141                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           70                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           74                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           77                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          362                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          533                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          267                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          221                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          226                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1247                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10891417                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      5504941                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      4612956                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      4688954                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     25698268                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.481481                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.537223                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.495516                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.501109                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.498601                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20434.178236                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20617.756554                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20873.104072                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20747.584071                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20608.073777                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999815                       # Cycle average of tags in use
system.l2.tags.total_refs                    54459223                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6565396                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.294888                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.720277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.808754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.281132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.499473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.513758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.474587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.673596                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.433129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.075137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.145018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.008027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.007415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.323025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 421243172                       # Number of tag accesses
system.l2.tags.data_accesses                421243172                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2035584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34055808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        373824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      25212672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        128448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      25579712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         63424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      22875904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    174588288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          284913664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2035584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       373824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       128448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        63424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2601280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102237376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102237376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          31806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         532122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         393948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         399683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         357436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2727942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4451776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1597459                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1597459                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4193026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         70150322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           770026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         51934667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           264585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         52690720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           130645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         47121244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    359628075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             586883310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4193026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       770026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       264585                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       130645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5358282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      210595058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            210595058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      210595058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4193026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        70150322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          770026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        51934667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          264585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        52690720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          130645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        47121244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    359628075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            797478368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1589936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     31806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    516913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    388711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    393273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    350637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2718389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002146607750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97811                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97812                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7287746                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1500645                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4451776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1597459                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4451776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1597459                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  43208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7523                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            220713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            218936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            231049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            295263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            285096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            328212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            307000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            275659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            316666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            333572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           368668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           263786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           268961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           236102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           230243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           228642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            115556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            133871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            114776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            134854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            145132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           123779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           102990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75817                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 226593881905                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22042840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            309254531905                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51398.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70148.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3246141                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  983973                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4451776                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1597459                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  451304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  549368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  536010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  486632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  387972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  306594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  228587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  178837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  141508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  136589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 182668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 317327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 214067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  88977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  70172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  54744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  39441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  24400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  75523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  88235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  96278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 109556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 104126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 102324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  10895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     11                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1768357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.093648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.758457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.308767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       592928     33.53%     33.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       692856     39.18%     72.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       178023     10.07%     82.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        95469      5.40%     88.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        78458      4.44%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29210      1.65%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16290      0.92%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11464      0.65%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        73659      4.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1768357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.071852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    209.123223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97807     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97812                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.858558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88135     90.11%     90.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              729      0.75%     90.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5385      5.51%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2061      2.11%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              863      0.88%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              332      0.34%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              161      0.16%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               75      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               36      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97811                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              282148352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2765312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101754496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               284913664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102237376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       581.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       209.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    586.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    210.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  485468999500                       # Total gap between requests
system.mem_ctrls.avgGap                      80252.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2035584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     33082432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       373824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     24877504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       128448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     25169472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        63424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     22440768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    173976896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101754496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4193025.562130749226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68145300.333197891712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 770026.482688980293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 51244267.096818387508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 264585.370785273670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 51845681.377596870065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 130644.794443550665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 46224923.097177878022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 358368690.335629940033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 209600391.234029680490                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        31806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       532122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       393948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       399683                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          991                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       357436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2727942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1597459                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1343092583                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  34134934382                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    333701595                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28246842065                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    118403605                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28045350861                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     55583806                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25415004594                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 191561618414                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11683985124912                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42227.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     64148.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     57130.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71701.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     58995.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70168.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     56088.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     71103.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70222.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7314106.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6848602320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3640099485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16041009600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4404829140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38322189360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      70953638190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     126669670560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       266880038655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.736500                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 328550681865                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16210740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 140707595635                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5777545200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3070815330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15436165920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3894490620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38322189360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     115547027880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      89117342400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       271165576710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.564124                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 230439204046                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16210740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 238819073454                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3605003201.680672                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20911101438.897556                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          116     97.48%     97.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 197695847000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56473636500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 428995381000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6067555                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6067555                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6067555                       # number of overall hits
system.cpu1.icache.overall_hits::total        6067555                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16550                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16550                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16550                       # number of overall misses
system.cpu1.icache.overall_misses::total        16550                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    897202499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    897202499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    897202499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    897202499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6084105                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6084105                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6084105                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6084105                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002720                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002720                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002720                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002720                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54211.631360                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54211.631360                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54211.631360                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54211.631360                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          683                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    75.888889                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14362                       # number of writebacks
system.cpu1.icache.writebacks::total            14362                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2156                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2156                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2156                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2156                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14394                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14394                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14394                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14394                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    794660500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    794660500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    794660500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    794660500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002366                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002366                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002366                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002366                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 55207.760178                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55207.760178                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 55207.760178                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55207.760178                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14362                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6067555                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6067555                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16550                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16550                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    897202499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    897202499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6084105                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6084105                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002720                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002720                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54211.631360                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54211.631360                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2156                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2156                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14394                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14394                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    794660500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    794660500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 55207.760178                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55207.760178                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980007                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6045003                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14362                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           420.902590                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        301036000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980007                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999375                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999375                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12182604                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12182604                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5704426                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5704426                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5704426                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5704426                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1208713                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1208713                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1208713                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1208713                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 117323762653                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 117323762653                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 117323762653                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 117323762653                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6913139                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6913139                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6913139                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6913139                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.174843                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.174843                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.174843                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.174843                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97065.029211                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97065.029211                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97065.029211                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97065.029211                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       966083                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        70697                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            13864                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            601                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.682848                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   117.632280                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       545799                       # number of writebacks
system.cpu1.dcache.writebacks::total           545799                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       859104                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       859104                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       859104                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       859104                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       349609                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       349609                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       349609                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       349609                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  33611918769                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  33611918769                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  33611918769                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  33611918769                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050572                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050572                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050572                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050572                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96141.457368                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96141.457368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96141.457368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96141.457368                       # average overall mshr miss latency
system.cpu1.dcache.replacements                545799                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4976374                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4976374                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       677894                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       677894                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  59511923500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  59511923500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5654268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5654268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.119891                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.119891                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87789.423568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87789.423568                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       505537                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       505537                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       172357                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       172357                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  13568515000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13568515000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030483                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030483                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 78723.318461                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78723.318461                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       728052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        728052                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       530819                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       530819                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  57811839153                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  57811839153                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1258871                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1258871                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.421663                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.421663                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108910.644029                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108910.644029                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       353567                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       353567                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177252                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177252                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  20043403769                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  20043403769                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140802                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140802                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 113078.576089                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 113078.576089                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          221                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          221                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5124500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5124500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.419355                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.419355                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23187.782805                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23187.782805                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           67                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       514500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       514500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.127135                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.127135                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7679.104478                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7679.104478                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          161                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       992000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       992000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.442308                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.442308                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6161.490683                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6161.490683                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       852000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       852000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.436813                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.436813                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5358.490566                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5358.490566                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       280000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       280000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       261000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       261000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292157                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292157                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217003                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217003                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19636404500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19636404500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509160                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509160                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426198                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426198                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90489.092317                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90489.092317                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217003                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217003                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19419401500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19419401500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426198                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426198                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89489.092317                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89489.092317                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.436443                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6562420                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           566455                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.585069                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        301047500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.436443                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.919889                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919889                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15412865                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15412865                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 485469017500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22758800                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4981909                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22588325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4966684                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4421539                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1045                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           678                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1723                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           63                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           63                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3284042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3284042                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12820814                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9937991                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2501                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2501                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38394679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34754879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        43150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1658363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        15895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1615522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77993416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1638172224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1481895872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1840384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69820928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       677504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68109632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       365696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63496384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3324378624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11059330                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106863936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         37045416                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078651                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.327533                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34523519     93.19%     93.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2332460      6.30%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  37867      0.10%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 100824      0.27%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  50742      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           37045416                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52006479649                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826395861                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8159529                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764571110                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4448154                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17398764581                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19234540975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         850574599                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          21832414                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               527321088500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 434424                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746932                       # Number of bytes of host memory used
host_op_rate                                   435794                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1654.28                       # Real time elapsed on the host
host_tick_rate                               25299191                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718661475                       # Number of instructions simulated
sim_ops                                     720927903                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041852                       # Number of seconds simulated
sim_ticks                                 41852071000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.849189                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7082356                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7389062                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1326117                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         12948337                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34829                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54976                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20147                       # Number of indirect misses.
system.cpu0.branchPred.lookups               13923595                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12345                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4262                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1117795                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5984714                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1399603                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140468                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       21262097                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27518339                       # Number of instructions committed
system.cpu0.commit.committedOps              27583578                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     68503064                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.402662                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.371468                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     58234317     85.01%     85.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5663800      8.27%     93.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1412760      2.06%     95.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       767636      1.12%     96.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       356822      0.52%     96.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       167881      0.25%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       173882      0.25%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       326363      0.48%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1399603      2.04%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     68503064                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70103                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27143770                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6802874                       # Number of loads committed
system.cpu0.commit.membars                      98227                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98911      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19603107     71.07%     71.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6982      0.03%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6806562     24.68%     96.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1062872      3.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27583578                       # Class of committed instruction
system.cpu0.commit.refs                       7870317                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27518339                       # Number of Instructions Simulated
system.cpu0.committedOps                     27583578                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.932789                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.932789                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             35143745                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               210040                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6148288                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              54163871                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7546270                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 27452444                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1120597                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               645823                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               985299                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   13923595                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3728297                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     64126496                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                83316                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          822                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      61789531                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 311                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2657838                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.172524                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6791807                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7117185                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.765617                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          72248355                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.860193                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.048112                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                35101915     48.59%     48.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                19676449     27.23%     75.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11468336     15.87%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5264001      7.29%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  255730      0.35%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  294677      0.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  118177      0.16%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15513      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   53557      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            72248355                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2829                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2052                       # number of floating regfile writes
system.cpu0.idleCycles                        8457139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1238178                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9140216                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.534483                       # Inst execution rate
system.cpu0.iew.exec_refs                    12440854                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1156903                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                9824668                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12105590                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             73497                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           572496                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1248238                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           48804963                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11283951                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1327451                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             43135692                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 60444                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3887771                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1120597                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3990029                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       103025                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           21887                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          205                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5302716                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       180795                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           212                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       442297                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        795881                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 30093546                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41391944                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824448                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 24810570                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.512876                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      41646122                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                55428631                       # number of integer regfile reads
system.cpu0.int_regfile_writes               31337566                       # number of integer regfile writes
system.cpu0.ipc                              0.340972                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.340972                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101550      0.23%      0.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             31368684     70.55%     70.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7498      0.02%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1957      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 21      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1383      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            11816124     26.58%     97.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1163961      2.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            638      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              44463143                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3414                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6783                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3307                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3448                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     230725                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005189                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 119729     51.89%     51.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   110      0.05%     51.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     66      0.03%     51.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     51.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     51.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     51.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     51.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     51.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     51.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     51.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 94368     40.90%     92.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16407      7.11%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               26      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              44588904                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         161468059                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41388637                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         70023086                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  48591319                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 44463143                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             213644                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       21221387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69476                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         73176                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8578101                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     72248355                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.615421                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.111824                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           48310159     66.87%     66.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12700723     17.58%     84.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5935263      8.22%     92.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2767985      3.83%     96.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1698608      2.35%     98.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             424633      0.59%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             243160      0.34%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             131210      0.18%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              36614      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       72248355                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.550931                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           124781                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           12942                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12105590                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1248238                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6193                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        80705494                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2998648                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20216247                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20508337                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                383884                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8844194                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9946957                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               305825                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             67223561                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              51899111                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           39019427                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26881550                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                539283                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1120597                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11120638                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                18511094                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2899                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        67220662                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4065129                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             66735                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2310908                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         66763                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   115918040                       # The number of ROB reads
system.cpu0.rob.rob_writes                  101443914                       # The number of ROB writes
system.cpu0.timesIdled                         109846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2639                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.949494                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7165205                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7241275                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1340942                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12911756                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12706                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17075                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4369                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13801028                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2035                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4047                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1138276                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5727572                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1288603                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129265                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21852995                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26132413                       # Number of instructions committed
system.cpu1.commit.committedOps              26193990                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     65318687                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.401018                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.358493                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     55352954     84.74%     84.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5595752      8.57%     93.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1390652      2.13%     95.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       709177      1.09%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       331585      0.51%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       163320      0.25%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       168869      0.26%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       317775      0.49%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1288603      1.97%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     65318687                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20412                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25770253                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6541025                       # Number of loads committed
system.cpu1.commit.membars                      92550                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92550      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18803490     71.79%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            199      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6545072     24.99%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        752325      2.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26193990                       # Class of committed instruction
system.cpu1.commit.refs                       7297397                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26132413                       # Number of Instructions Simulated
system.cpu1.committedOps                     26193990                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.712350                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.712350                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             34054880                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               203741                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6212212                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              53496571                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5650483                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27320741                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1139858                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               642774                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               983669                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13801028                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3558305                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     63231393                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                61305                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      60986859                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2685048                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.194709                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4575629                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7177911                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.860421                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          69149631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.887246                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.043750                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                32365199     46.80%     46.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19472568     28.16%     74.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11398670     16.48%     91.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5256784      7.60%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  214014      0.31%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  274005      0.40%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  124387      0.18%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   11952      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   32052      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            69149631                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1730623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1264081                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8979805                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.594558                       # Inst execution rate
system.cpu1.iew.exec_refs                    11939552                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    865756                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                9948855                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             11931292                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             61538                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           583661                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              999436                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           48007897                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11073796                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1345781                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             42142432                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 59336                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3686526                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1139858                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3788461                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        88340                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           12795                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5390267                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       243064                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            68                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       454413                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        809668                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 29611459                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40406245                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824938                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 24427606                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.570063                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40688200                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                54091179                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30807212                       # number of integer regfile writes
system.cpu1.ipc                              0.368684                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.368684                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            94077      0.22%      0.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30912879     71.08%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 235      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11608158     26.69%     97.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             872510      2.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              43488213                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     193071                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004440                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 111532     57.77%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     57.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 80794     41.85%     99.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  745      0.39%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              43587207                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         156391300                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40406245                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         69821865                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  47820291                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 43488213                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             187606                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21813907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            72172                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         58341                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8888134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     69149631                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.628900                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.114315                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           45730492     66.13%     66.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12286654     17.77%     83.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5953564      8.61%     92.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2746095      3.97%     96.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1665814      2.41%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             393658      0.57%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             220614      0.32%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             121004      0.17%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              31736      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       69149631                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.613545                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           133567                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9290                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            11931292                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             999436                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1527                       # number of misc regfile reads
system.cpu1.numCycles                        70880254                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    12748717                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               20179842                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19663905                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                377900                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6975985                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9803149                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               301660                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             66339450                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              51174586                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           38622925                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 26713884                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                142452                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1139858                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10568284                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18959020                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        66339450                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3571778                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             56166                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2239854                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         56143                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   112067865                       # The number of ROB reads
system.cpu1.rob.rob_writes                   99931901                       # The number of ROB writes
system.cpu1.timesIdled                          22091                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.927885                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7156462                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7383285                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1345487                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12813993                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12746                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17097                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4351                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13698520                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1984                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3910                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1147536                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5688363                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1230377                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115017                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       22046088                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25928179                       # Number of instructions committed
system.cpu2.commit.committedOps              25982674                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     64662435                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.401820                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.346920                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     54566413     84.39%     84.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5741562      8.88%     93.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1420124      2.20%     95.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       714191      1.10%     96.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       329188      0.51%     97.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       176547      0.27%     97.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       172443      0.27%     97.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       311590      0.48%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1230377      1.90%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     64662435                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20389                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25571235                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6472680                       # Number of loads committed
system.cpu2.commit.membars                      81968                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        81968      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18695817     71.95%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            219      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6476590     24.93%     97.20% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        727726      2.80%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25982674                       # Class of committed instruction
system.cpu2.commit.refs                       7204316                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25928179                       # Number of Instructions Simulated
system.cpu2.committedOps                     25982674                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.709974                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.709974                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             33164276                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               198958                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6232045                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              53539248                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5717951                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 27503121                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1149072                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               635228                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               973863                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13698520                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3656819                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     62496073                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                59815                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61101539                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2694046                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.194956                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4665075                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7169208                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.869591                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          68508283                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.896102                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.037008                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                31511142     46.00%     46.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                19679757     28.73%     74.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11482348     16.76%     91.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5210797      7.61%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  213975      0.31%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  283367      0.41%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   82159      0.12%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   10013      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   34725      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            68508283                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1756408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1274874                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8936142                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.597979                       # Inst execution rate
system.cpu2.iew.exec_refs                    11851656                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    855510                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               10020066                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11856381                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             53634                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           590360                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1018394                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           47991937                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10996146                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1358074                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42016783                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 61075                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3430342                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1149072                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3535368                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        85587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           12530                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5383701                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       286758                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            60                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       469341                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        805533                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 29381774                       # num instructions consuming a value
system.cpu2.iew.wb_count                     40296004                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823848                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24206128                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.573489                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40585308                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                53924174                       # number of integer regfile reads
system.cpu2.int_regfile_writes               30764625                       # number of integer regfile writes
system.cpu2.ipc                              0.369007                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.369007                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83442      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             30905037     71.25%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 267      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11528025     26.58%     98.02% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             857732      1.98%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43374857                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     186355                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004296                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 107958     57.93%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     57.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 77688     41.69%     99.62% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  709      0.38%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43477770                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         155516871                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     40296004                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         70001259                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  47826654                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43374857                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             165283                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       22009263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            72519                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         50266                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      9025958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     68508283                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.633133                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.112092                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           45100862     65.83%     65.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12254176     17.89%     83.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6000459      8.76%     92.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2742220      4.00%     96.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1676051      2.45%     98.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             387659      0.57%     99.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             205089      0.30%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             114066      0.17%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              27701      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       68508283                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.617307                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           108789                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           10086                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11856381                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1018394                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1474                       # number of misc regfile reads
system.cpu2.numCycles                        70264691                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    13364303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               20026431                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19523484                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                364687                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7039775                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               9667644                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               305891                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             66403691                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              51196719                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           38685106                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 26885951                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 82107                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1149072                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10349270                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                19161622                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        66403691                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3057784                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             49224                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2146539                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         49225                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   111451044                       # The number of ROB reads
system.cpu2.rob.rob_writes                   99910144                       # The number of ROB writes
system.cpu2.timesIdled                          22075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.837327                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                6950076                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7177063                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1312833                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         12486652                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12777                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17210                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4433                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13361172                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1842                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          4052                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1115435                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5623597                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1233998                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98854                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       21778720                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25668958                       # Number of instructions committed
system.cpu3.commit.committedOps              25715303                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     63226337                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.406718                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.357184                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     53294909     84.29%     84.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5621921      8.89%     93.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1377577      2.18%     95.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       729826      1.15%     96.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       324840      0.51%     97.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       177700      0.28%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       170056      0.27%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       295510      0.47%     98.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1233998      1.95%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     63226337                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20379                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25318327                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6371918                       # Number of loads committed
system.cpu3.commit.membars                      69731                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69731      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18543908     72.11%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            213      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6375970     24.79%     97.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        725127      2.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25715303                       # Class of committed instruction
system.cpu3.commit.refs                       7101097                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25668958                       # Number of Instructions Simulated
system.cpu3.committedOps                     25715303                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.678532                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.678532                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             32206454                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               198451                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6100544                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              52910086                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5635593                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27104392                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1117025                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               635677                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               959410                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13361172                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3557663                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     61139329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                58170                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      60098510                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2628846                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.194330                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4569024                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           6962853                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.874095                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          67022874                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.899271                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.031005                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                30652688     45.73%     45.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19324403     28.83%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11273926     16.82%     91.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5191851      7.75%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  222198      0.33%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  278020      0.41%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   42063      0.06%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9135      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   28590      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            67022874                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1732258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1239310                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 8817243                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.604392                       # Inst execution rate
system.cpu3.iew.exec_refs                    11647460                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    835750                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               10052189                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11693547                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             42281                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           566332                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              981827                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           47459153                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10811710                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1341732                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             41555049                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 62150                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3168621                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1117025                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3275118                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        79771                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           12933                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5321629                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       252648                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            63                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       456199                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        783111                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 29134777                       # num instructions consuming a value
system.cpu3.iew.wb_count                     39886178                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.823103                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 23980927                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.580119                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      40165876                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                53324633                       # number of integer regfile reads
system.cpu3.int_regfile_writes               30491902                       # number of integer regfile writes
system.cpu3.ipc                              0.373339                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.373339                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71271      0.17%      0.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             30645859     71.44%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 240      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.61% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11343173     26.44%     98.05% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             835884      1.95%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              42896781                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     185347                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004321                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 110870     59.82%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     59.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 73518     39.67%     99.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  959      0.52%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              43010857                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         153073410                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     39886178                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         69203064                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  47329329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 42896781                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             129824                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       21743850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            71627                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         30970                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8889263                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     67022874                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.640032                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.119300                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           43974782     65.61%     65.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           11975375     17.87%     83.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5945554      8.87%     92.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2741175      4.09%     96.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1648902      2.46%     98.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             384278      0.57%     99.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             208384      0.31%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             115921      0.17%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              28503      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       67022874                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.623907                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           114479                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9888                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11693547                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             981827                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1540                       # number of misc regfile reads
system.cpu3.numCycles                        68755132                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    14873702                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               19774857                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19331580                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                351748                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6928819                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               9493601                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               299635                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             65639737                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              50635684                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           38353897                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 26506904                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                114752                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1117025                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10199938                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                19022317                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        65639737                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2495331                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             37052                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2129405                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         37053                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   109476989                       # The number of ROB reads
system.cpu3.rob.rob_writes                   98791357                       # The number of ROB writes
system.cpu3.timesIdled                          21932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3898115                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1412322                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5770950                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             270210                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                343860                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4526385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8748822                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       740739                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       353322                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2590687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2095034                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5659468                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2448356                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4432679                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       380232                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3843551                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13387                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20734                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58113                       # Transaction distribution
system.membus.trans_dist::ReadExResp            57605                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4432681                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13239106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13239106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    311713024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               311713024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30510                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4525039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4525039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4525039                       # Request fanout histogram
system.membus.respLayer1.occupancy        22960663585                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             54.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11546322642                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1472                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          737                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9118173.677069                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12406645.096149                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          737    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    123210500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            737                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    35131977000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6720094000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3632282                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3632282                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3632282                       # number of overall hits
system.cpu2.icache.overall_hits::total        3632282                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24536                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24536                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24536                       # number of overall misses
system.cpu2.icache.overall_misses::total        24536                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1462311500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1462311500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1462311500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1462311500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3656818                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3656818                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3656818                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3656818                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006710                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006710                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006710                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006710                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 59598.610205                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59598.610205                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 59598.610205                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59598.610205                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2926                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    69.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23004                       # number of writebacks
system.cpu2.icache.writebacks::total            23004                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1532                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1532                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1532                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1532                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23004                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23004                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23004                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23004                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1349940000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1349940000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1349940000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1349940000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006291                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006291                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006291                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006291                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 58682.837767                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58682.837767                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 58682.837767                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58682.837767                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23004                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3632282                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3632282                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24536                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24536                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1462311500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1462311500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3656818                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3656818                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006710                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006710                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 59598.610205                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59598.610205                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1532                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1532                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23004                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23004                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1349940000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1349940000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006291                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006291                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 58682.837767                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58682.837767                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3724007                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23036                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           161.660314                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7336640                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7336640                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8693726                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8693726                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8693726                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8693726                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2524689                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2524689                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2524689                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2524689                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 194287970119                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 194287970119                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 194287970119                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 194287970119                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11218415                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11218415                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11218415                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11218415                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.225049                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.225049                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.225049                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.225049                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 76955.209184                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 76955.209184                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 76955.209184                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 76955.209184                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5675216                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        99737                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            92186                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1200                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.562667                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.114167                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       617798                       # number of writebacks
system.cpu2.dcache.writebacks::total           617798                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1894432                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1894432                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1894432                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1894432                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       630257                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       630257                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       630257                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       630257                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  52378596864                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  52378596864                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  52378596864                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  52378596864                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.056181                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056181                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.056181                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056181                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 83106.727675                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83106.727675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 83106.727675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83106.727675                       # average overall mshr miss latency
system.cpu2.dcache.replacements                617795                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8136240                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8136240                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2382114                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2382114                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 183904778000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 183904778000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10518354                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10518354                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.226472                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.226472                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 77202.341282                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 77202.341282                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1780721                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1780721                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       601393                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       601393                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50614321000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50614321000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.057176                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.057176                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84161.806007                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84161.806007                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       557486                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        557486                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       142575                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       142575                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10383192119                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10383192119                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       700061                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       700061                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.203661                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.203661                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 72826.176532                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 72826.176532                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       113711                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       113711                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28864                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28864                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1764275864                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1764275864                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041231                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041231                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 61123.748060                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61123.748060                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27071                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27071                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1679                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1679                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     40729500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     40729500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.058400                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.058400                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24258.189398                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24258.189398                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          482                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          482                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1197                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1197                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15323000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15323000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.041635                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.041635                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12801.169591                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12801.169591                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21774                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21774                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5633                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5633                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     40244500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     40244500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27407                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27407                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.205531                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.205531                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7144.416829                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7144.416829                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5420                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5420                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     34971500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     34971500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.197760                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.197760                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6452.306273                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6452.306273                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2142000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2142000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1995000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1995000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1074                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1074                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2836                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2836                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     53453500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     53453500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3910                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3910                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.725320                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.725320                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 18848.201693                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 18848.201693                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2834                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2834                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     50617500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     50617500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.724808                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.724808                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 17860.797459                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 17860.797459                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.992543                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9387080                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           631344                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.868408                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.992543                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968517                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968517                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23188280                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23188280                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1646                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          824                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9071501.820388                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   15950048.489958                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          824    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    231359500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            824                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34377153500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7474917500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3532808                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3532808                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3532808                       # number of overall hits
system.cpu3.icache.overall_hits::total        3532808                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24855                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24855                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24855                       # number of overall misses
system.cpu3.icache.overall_misses::total        24855                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1471159997                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1471159997                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1471159997                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1471159997                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3557663                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3557663                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3557663                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3557663                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006986                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006986                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006986                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006986                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 59189.700141                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59189.700141                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 59189.700141                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59189.700141                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1154                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    33.941176                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           32                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23139                       # number of writebacks
system.cpu3.icache.writebacks::total            23139                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1716                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1716                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1716                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1716                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23139                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23139                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23139                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23139                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1343874500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1343874500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1343874500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1343874500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006504                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006504                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006504                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006504                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58078.330956                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58078.330956                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58078.330956                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58078.330956                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23139                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3532808                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3532808                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24855                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24855                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1471159997                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1471159997                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3557663                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3557663                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006986                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006986                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 59189.700141                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59189.700141                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1716                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1716                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23139                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23139                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1343874500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1343874500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006504                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006504                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58078.330956                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58078.330956                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3602468                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23171                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           155.473135                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7138465                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7138465                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8562857                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8562857                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8562857                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8562857                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2507024                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2507024                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2507024                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2507024                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 192932410342                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 192932410342                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 192932410342                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 192932410342                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11069881                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11069881                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11069881                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11069881                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.226473                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.226473                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.226473                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.226473                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 76956.746462                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 76956.746462                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 76956.746462                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 76956.746462                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5303079                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       104571                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            85824                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1224                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.790164                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    85.433824                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       604658                       # number of writebacks
system.cpu3.dcache.writebacks::total           604658                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1889503                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1889503                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1889503                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1889503                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       617521                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       617521                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       617521                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       617521                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  51106037841                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  51106037841                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  51106037841                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  51106037841                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055784                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055784                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055784                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055784                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 82759.999807                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82759.999807                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 82759.999807                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82759.999807                       # average overall mshr miss latency
system.cpu3.dcache.replacements                604658                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8007911                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8007911                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2360374                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2360374                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 182371612500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 182371612500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10368285                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10368285                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.227653                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.227653                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 77263.862634                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 77263.862634                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1772774                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1772774                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       587600                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       587600                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  49322812000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  49322812000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.056673                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.056673                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83939.434990                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83939.434990                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       554946                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        554946                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       146650                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       146650                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10560797842                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10560797842                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       701596                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       701596                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.209023                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.209023                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 72013.623198                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72013.623198                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       116729                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       116729                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29921                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29921                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1783225841                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1783225841                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042647                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042647                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 59597.802246                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 59597.802246                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        22993                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22993                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1672                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1672                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     44444000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     44444000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.067788                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.067788                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26581.339713                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26581.339713                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          508                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          508                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1164                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1164                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     14686500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     14686500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.047192                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.047192                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12617.268041                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12617.268041                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17958                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17958                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5219                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5219                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     34389500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     34389500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23177                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23177                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.225180                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.225180                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6589.289136                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6589.289136                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5055                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5055                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     29460500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     29460500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.218104                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.218104                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5827.992087                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5827.992087                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1692000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1692000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1566000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1566000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1128                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1128                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2924                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2924                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     50549999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     50549999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         4052                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         4052                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.721619                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.721619                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 17287.961354                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 17287.961354                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2924                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2924                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     47625999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     47625999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.721619                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.721619                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 16287.961354                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 16287.961354                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.772168                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9234874                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           618243                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.937288                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.772168                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.961630                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.961630                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22861767                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22861767                       # Number of data accesses
system.cpu0.numPwrStateTransitions                516                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          258                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5811833.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12535100.448121                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          258    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    100829000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            258                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    40352618000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1499453000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3610028                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3610028                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3610028                       # number of overall hits
system.cpu0.icache.overall_hits::total        3610028                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       118264                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        118264                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       118264                       # number of overall misses
system.cpu0.icache.overall_misses::total       118264                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7022462483                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7022462483                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7022462483                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7022462483                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3728292                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3728292                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3728292                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3728292                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031721                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031721                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031721                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031721                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 59379.544773                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59379.544773                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 59379.544773                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59379.544773                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        17817                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          157                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              375                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.512000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    52.333333                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110089                       # number of writebacks
system.cpu0.icache.writebacks::total           110089                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8174                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8174                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8174                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8174                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110090                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110090                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110090                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110090                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6487296484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6487296484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6487296484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6487296484                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029528                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029528                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029528                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029528                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 58927.209410                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58927.209410                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 58927.209410                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58927.209410                       # average overall mshr miss latency
system.cpu0.icache.replacements                110089                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3610028                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3610028                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       118264                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       118264                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7022462483                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7022462483                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3728292                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3728292                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031721                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031721                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 59379.544773                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59379.544773                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8174                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8174                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110090                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110090                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6487296484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6487296484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029528                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029528                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 58927.209410                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58927.209410                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3721516                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110121                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            33.794789                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7566673                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7566673                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8975593                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8975593                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8975593                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8975593                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2781476                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2781476                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2781476                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2781476                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 209028324314                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 209028324314                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 209028324314                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 209028324314                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11757069                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11757069                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11757069                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11757069                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.236579                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.236579                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.236579                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.236579                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75150.144856                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75150.144856                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75150.144856                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75150.144856                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6663197                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       105632                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           114594                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1258                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.146125                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.968203                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       696264                       # number of writebacks
system.cpu0.dcache.writebacks::total           696264                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2072722                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2072722                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2072722                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2072722                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       708754                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       708754                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       708754                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       708754                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  57665726060                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  57665726060                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  57665726060                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  57665726060                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060283                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060283                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060283                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060283                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81362.117265                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81362.117265                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81362.117265                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81362.117265                       # average overall mshr miss latency
system.cpu0.dcache.replacements                696261                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8251235                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8251235                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2477308                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2477308                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 189890899500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 189890899500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10728543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10728543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.230908                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.230908                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76652.115724                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76652.115724                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1828620                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1828620                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       648688                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       648688                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  54044044500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54044044500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.060464                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.060464                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 83312.847625                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83312.847625                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       724358                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        724358                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       304168                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       304168                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  19137424814                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  19137424814                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1028526                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1028526                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.295732                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.295732                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62917.285231                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62917.285231                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       244102                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       244102                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        60066                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        60066                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3621681560                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3621681560                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058400                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058400                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60295.034795                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60295.034795                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33041                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33041                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2683                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2683                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     68586000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     68586000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.075104                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.075104                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25563.175550                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25563.175550                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2017                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2017                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          666                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          666                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5934500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5934500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018643                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018643                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8910.660661                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8910.660661                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27542                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27542                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6927                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6927                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     58656500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     58656500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34469                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34469                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.200963                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.200963                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8467.807132                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8467.807132                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6778                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6778                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     51927500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     51927500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.196640                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.196640                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7661.183240                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7661.183240                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       738500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       738500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       689500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       689500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2035                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2035                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2227                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2227                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     46272000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     46272000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4262                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4262                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.522525                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.522525                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 20777.727885                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 20777.727885                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2227                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2227                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     44045000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     44045000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.522525                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.522525                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 19777.727885                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 19777.727885                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.753566                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9758115                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           707516                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.792077                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.753566                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992299                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992299                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         24370532                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        24370532                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               44699                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              234611                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10882                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              219043                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               10867                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              216114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               11209                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              214423                       # number of demand (read+write) hits
system.l2.demand_hits::total                   961848                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              44699                       # number of overall hits
system.l2.overall_hits::.cpu0.data             234611                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10882                       # number of overall hits
system.l2.overall_hits::.cpu1.data             219043                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              10867                       # number of overall hits
system.l2.overall_hits::.cpu2.data             216114                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              11209                       # number of overall hits
system.l2.overall_hits::.cpu3.data             214423                       # number of overall hits
system.l2.overall_hits::total                  961848                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             65390                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            459007                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            410050                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             12137                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            403073                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             11930                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            391170                       # number of demand (read+write) misses
system.l2.demand_misses::total                1765112                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            65390                       # number of overall misses
system.l2.overall_misses::.cpu0.data           459007                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12355                       # number of overall misses
system.l2.overall_misses::.cpu1.data           410050                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            12137                       # number of overall misses
system.l2.overall_misses::.cpu2.data           403073                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            11930                       # number of overall misses
system.l2.overall_misses::.cpu3.data           391170                       # number of overall misses
system.l2.overall_misses::total               1765112                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5823685437                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  53036633044                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1187808956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  48926304643                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1178925453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  48158127293                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1168632957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46907790260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     206387908043                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5823685437                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  53036633044                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1187808956                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  48926304643                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1178925453                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  48158127293                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1168632957                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46907790260                       # number of overall miss cycles
system.l2.overall_miss_latency::total    206387908043                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110089                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          693618                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          629093                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23004                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          619187                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23139                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          605593                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2726960                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110089                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         693618                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         629093                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23004                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         619187                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23139                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         605593                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2726960                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.593974                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.661758                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.531695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.651811                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.527604                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.650971                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.515580                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.645929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.647282                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.593974                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.661758                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.531695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.651811                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.527604                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.650971                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.515580                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.645929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.647282                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89060.795794                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 115546.457993                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96139.939781                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119317.899385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97134.831754                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119477.432855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97957.498491                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119916.635376                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 116926.239266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89060.795794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 115546.457993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96139.939781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119317.899385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97134.831754                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119477.432855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97957.498491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119916.635376                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 116926.239266                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3452113                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    207119                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      16.667293                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2383874                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              380232                       # number of writebacks
system.l2.writebacks::total                    380232                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1347                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          64173                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4407                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          53862                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          52236                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3970                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          51438                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              235617                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1347                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         64173                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4407                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         53862                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         52236                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3970                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         51438                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             235617                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       394834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       356188                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       350837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       339732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1529495                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       394834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       356188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       350837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       339732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3148140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4677635                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5091718444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  44751348109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    721611462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  41560194684                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    725781965                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  41023023877                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    736125469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  39922805411                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 174532609421                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5091718444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  44751348109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    721611462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  41560194684                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    725781965                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  41023023877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    736125469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  39922805411                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 307975147006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 482507756427                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.581738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.569238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.342041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.566193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.345722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.566609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.344008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.560991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.560879                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.581738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.569238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.342041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.566193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.345722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.566609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.344008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.560991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.715330                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79504.683478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 113342.184586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90791.578007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116680.502106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91258.891613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 116929.012268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 92478.073995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 117512.643528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114111.265104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79504.683478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 113342.184586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90791.578007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116680.502106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91258.891613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 116929.012268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 92478.073995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 117512.643528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97827.652838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103152.075018                       # average overall mshr miss latency
system.l2.replacements                        6456248                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       447109                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           447109                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       447109                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       447109                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1831924                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1831924                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1831924                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1831924                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3148140                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3148140                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 307975147006                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 307975147006                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97827.652838                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97827.652838                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             160                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             336                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             312                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             288                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1096                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           732                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           315                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           316                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           394                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1757                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9591999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       417000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       452499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       724500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11185998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          892                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          651                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          628                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          682                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2853                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.820628                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.483871                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.503185                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.577713                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.615843                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13103.823770                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1323.809524                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1431.958861                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1838.832487                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6366.532726                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          731                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          315                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          316                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          393                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1755                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     14669492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6339496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6383999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      8029498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     35422485                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.819507                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.483871                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.503185                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.576246                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.615142                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20067.704514                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20125.384127                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20202.528481                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20431.292621                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20183.752137                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           626                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           401                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           461                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           307                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1795                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          874                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          531                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          499                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          399                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2303                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     15007498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      9499498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      9014498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      6040000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     39561494                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1500                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          932                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          960                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          706                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4098                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.582667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.569742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.519792                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.565156                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.561981                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17171.050343                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 17889.826742                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 18065.126253                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 15137.844612                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 17178.243161                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          871                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          531                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          499                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          398                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2299                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     17533999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     10648499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      9983499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      7996000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     46161997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.580667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.569742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.519792                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.563739                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.561005                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20130.882893                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20053.670433                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20007.012024                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20090.452261                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20079.163549                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            19337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            12836                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            12964                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            13410                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 58547                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          36413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          14498                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          14016                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          14072                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               78999                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3261578869                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1619575381                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1568612375                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1573416871                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8023183496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55750                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137546                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.653148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.530402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.519496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.512044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.574346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89571.825145                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111710.262174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 111915.837257                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 111811.886796                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101560.570336                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        13058                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3215                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2521                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         2884                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            21678                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        23355                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        11283                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        11495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        11188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          57321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2270307921                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1294050413                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1292427911                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1275030417                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6131816662                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.418924                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.412783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.426056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.407103                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.416741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97208.645729                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 114690.278561                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 112433.920052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 113964.105917                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106973.302315                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         44699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10882                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         10867                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         11209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              77657                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        65390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        12137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        11930                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           101812                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5823685437                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1187808956                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1178925453                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1168632957                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9359052803                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110089                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23004                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.593974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.531695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.527604                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.515580                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.567296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89060.795794                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96139.939781                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97134.831754                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97957.498491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91924.849752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1347                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4407                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4184                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3970                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13908                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64043                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7948                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7953                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87904                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5091718444                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    721611462                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    725781965                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    736125469                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7275237340                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.581738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.342041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.345722                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.344008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.489800                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79504.683478                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90791.578007                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91258.891613                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 92478.073995                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82763.438979                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       215274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       206207                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       203150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       201013                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            825644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       422594                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       395552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       389057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       377098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1584301                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  49775054175                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47306729262                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  46589514918                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  45334373389                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 189005671744                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       637868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       601759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       592207                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       578111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2409945                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.662510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.657326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.656961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.652293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.657401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117784.573787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119596.738891                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 119749.843642                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120219.076710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119299.092624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        51115                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        50647                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        49715                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        48554                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       200031                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       371479                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       344905                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       339342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       328544                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1384270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42481040188                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40266144271                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  39730595966                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38647774994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 161125555419                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.582376                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.573161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.573012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.568306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.574399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114356.505181                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116745.608997                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 117081.280732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 117633.482864                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116397.491399                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          150                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           21                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               191                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          174                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           28                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             257                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7061997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       515496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1142996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       318999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      9039488                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          324                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           448                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.537037                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.722222                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.743590                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.571429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.573661                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 40586.189655                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19826.769231                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 39413.655172                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 11392.821429                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 35173.105058                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          112                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          136                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          121                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1225497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       388000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       270499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       493999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2377995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.191358                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.555556                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.358974                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.510204                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.270089                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19766.080645                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19400                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19321.357143                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19759.960000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19652.851240                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999566                       # Cycle average of tags in use
system.l2.tags.total_refs                     7736116                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6456637                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.198165                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.013505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.847184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.891494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.203501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.979550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.202592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.861728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.178020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.730572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.091419                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.297086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.060805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.044714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.042665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.470178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46564389                       # Number of tag accesses
system.l2.tags.data_accesses                 46564389                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4098880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      25313600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        508736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22823552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        509056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      22481472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        509504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      21764224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    189369152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          287378176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4098880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       508736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       509056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       509504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5626176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24334848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24334848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         395525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         356618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         351273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         340066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2958893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4490284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       380232                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             380232                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         97937328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        604835063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         12155575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        545338652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         12163221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        537165102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         12173926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        520027408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4524725957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6866522233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     97937328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     12155575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     12163221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     12173926                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        134430050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      581449076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            581449076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      581449076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        97937328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       604835063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        12155575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       545338652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        12163221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       537165102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        12173926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       520027408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4524725957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7447971308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    370914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    387452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    352203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    347084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    336231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2953309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000243698750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22751                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22750                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5485858                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             351583                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4490286                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     380232                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4490286                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   380232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26098                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9318                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            196202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            212674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            211414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            216687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            288907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            285548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            278367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            264244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            267280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            219534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           253481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           198724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           214974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           321490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           488252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           546410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27076                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 240729829015                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22320940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            324433354015                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     53924.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                72674.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3843088                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  336145                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4490286                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               380232                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  165630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  157793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  162273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  163987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  166735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  168079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  168087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  168763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  194136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 430694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1082174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 703193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 195921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 156303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 118479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  75863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  35940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  10440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       655862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    471.815839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   312.912981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.605811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       100608     15.34%     15.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       152375     23.23%     38.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        79245     12.08%     50.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        57778      8.81%     59.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45544      6.94%     66.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29737      4.53%     70.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19597      2.99%     73.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13876      2.12%     76.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       157102     23.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       655862                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     196.222637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    104.037485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    233.063471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         12837     56.43%     56.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3369     14.81%     71.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2858     12.56%     83.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         1596      7.02%     90.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          948      4.17%     94.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          491      2.16%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          245      1.08%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          150      0.66%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           91      0.40%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           62      0.27%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           40      0.18%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           18      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           15      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            6      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            8      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22750                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.303503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.267547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.210055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20739     91.16%     91.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              297      1.31%     92.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              635      2.79%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              371      1.63%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              238      1.05%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              152      0.67%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              111      0.49%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               75      0.33%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               48      0.21%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.12%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.09%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               11      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22751                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              285708032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1670272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23738176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               287378304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24334848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6826.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       567.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6866.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    581.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        57.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    53.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41852042500                       # Total gap between requests
system.mem_ctrls.avgGap                       8592.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4098880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     24796928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       508736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22540992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       509056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     22213376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       509504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     21518784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    189011776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23738176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 97937327.880381360650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 592489867.466773629189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 12155575.288018602878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 538587254.140900254250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 12163221.265681214631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 530759302.209919333458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 12173925.634408868849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 514162943.095456421375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4516186928.957470893860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 567192385.772259712219                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       395525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7949                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       356618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7954                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       351273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       340066                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2958894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       380232                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2435335608                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  28230988683                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    387992629                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26623195966                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    392087378                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26306930446                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    402086895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25670429495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 213984306915                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1175149527353                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38024.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     71375.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48810.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74654.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49294.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     74890.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     50507.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     75486.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     72319.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3090611.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2828753760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1503518280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17922435300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          964546380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3303690000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      18856850010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191742720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45571536450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1088.871718                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    339639002                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1397500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40114931998                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1854115200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            985478010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         13951867020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          971629920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3303690000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18340122780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        626881440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40033784370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        956.554441                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1468883268                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1397500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38985687732                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1654                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          828                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7744393.115942                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10188013.561230                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          828    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     63858000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            828                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    35439713500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6412357500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3533597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3533597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3533597                       # number of overall hits
system.cpu1.icache.overall_hits::total        3533597                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24708                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24708                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24708                       # number of overall misses
system.cpu1.icache.overall_misses::total        24708                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1482546998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1482546998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1482546998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1482546998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3558305                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3558305                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3558305                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3558305                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006944                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006944                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006944                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006944                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60002.711591                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60002.711591                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60002.711591                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60002.711591                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3159                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    68.673913                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23237                       # number of writebacks
system.cpu1.icache.writebacks::total            23237                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1471                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1471                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1471                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1471                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23237                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23237                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23237                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23237                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1359044998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1359044998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1359044998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1359044998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006530                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006530                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006530                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006530                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58486.250290                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58486.250290                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58486.250290                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58486.250290                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23237                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3533597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3533597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24708                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24708                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1482546998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1482546998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3558305                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3558305                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006944                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006944                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60002.711591                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60002.711591                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1471                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1471                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23237                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23237                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1359044998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1359044998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006530                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006530                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58486.250290                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58486.250290                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3593780                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23269                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           154.444970                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7139847                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7139847                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8732055                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8732055                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8732055                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8732055                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2568962                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2568962                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2568962                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2568962                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 197997849137                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 197997849137                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 197997849137                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 197997849137                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11301017                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11301017                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11301017                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11301017                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227321                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227321                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227321                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227321                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77073.093778                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77073.093778                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77073.093778                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77073.093778                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5833850                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       115166                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            95117                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1243                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.333410                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.651649                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       628105                       # number of writebacks
system.cpu1.dcache.writebacks::total           628105                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1928198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1928198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1928198                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1928198                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       640764                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       640764                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       640764                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       640764                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53220659882                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53220659882                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53220659882                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53220659882                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056700                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056700                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056700                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056700                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83058.130422                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83058.130422                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83058.130422                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83058.130422                       # average overall mshr miss latency
system.cpu1.dcache.replacements                628105                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8163498                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8163498                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2416335                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2416335                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 186621056500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 186621056500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10579833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10579833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.228391                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.228391                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77233.105716                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77233.105716                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1804855                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1804855                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       611480                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       611480                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  51407118000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  51407118000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.057797                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.057797                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84069.990842                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84069.990842                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       568557                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        568557                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       152627                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       152627                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11376792637                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11376792637                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       721184                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721184                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.211634                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.211634                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74539.843127                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74539.843127                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       123343                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       123343                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29284                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29284                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1813541882                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1813541882                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040605                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040605                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 61929.445499                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61929.445499                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30537                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30537                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1655                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1655                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     42309500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     42309500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.051410                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.051410                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25564.652568                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25564.652568                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          452                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          452                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1203                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1203                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15926500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15926500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.037370                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.037370                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13238.985869                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13238.985869                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24882                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24882                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5921                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5921                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     42003000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     42003000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30803                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30803                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.192222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.192222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7093.903057                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7093.903057                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5744                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5744                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     36403000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     36403000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.186475                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.186475                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6337.569638                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6337.569638                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2133500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2133500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1989500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1989500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1033                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1033                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         3014                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         3014                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     54743500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     54743500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4047                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4047                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.744749                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.744749                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 18163.072329                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 18163.072329                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         3014                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         3014                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     51729500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     51729500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.744749                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.744749                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 17163.072329                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 17163.072329                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.086868                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9442150                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           641919                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.709255                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.086868                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971465                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971465                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23378007                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23378007                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  41852071000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2632041                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           12                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       827341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2279167                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6076016                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4874490                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14421                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22531                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36952                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          466                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           145414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          145414                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179469                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2452584                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          448                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          448                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       330267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2111116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1909623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1878388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1838441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8275975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14091392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88952320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2974336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80460352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2944512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79167168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2961792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77455680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              349007552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11411719                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27597568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14222691                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.279525                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.631777                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11212807     78.84%     78.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2408375     16.93%     95.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 313650      2.21%     97.98% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 211508      1.49%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  76351      0.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14222691                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5612593104                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         957393518                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          36627228                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         937580465                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          36715888                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1072209269                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165624988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         973445495                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37084302                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
