{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 23:51:09 2019 " "Info: Processing started: Thu May 16 23:51:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Proj_Hardware EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Proj_Hardware" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "137 137 " "Critical Warning: No exact pin location assignment(s) for 137 pins of 137 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[0\] " "Info: Pin OPCode\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[1\] " "Info: Pin OPCode\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[2\] " "Info: Pin OPCode\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 326 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[3\] " "Info: Pin OPCode\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[4\] " "Info: Pin OPCode\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[5\] " "Info: Pin OPCode\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 329 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[0\] " "Info: Pin PCOut\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 330 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[1\] " "Info: Pin PCOut\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[2\] " "Info: Pin PCOut\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[3\] " "Info: Pin PCOut\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[4\] " "Info: Pin PCOut\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[5\] " "Info: Pin PCOut\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[6\] " "Info: Pin PCOut\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[7\] " "Info: Pin PCOut\[7\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[8\] " "Info: Pin PCOut\[8\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[9\] " "Info: Pin PCOut\[9\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[10\] " "Info: Pin PCOut\[10\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[11\] " "Info: Pin PCOut\[11\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[12\] " "Info: Pin PCOut\[12\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[13\] " "Info: Pin PCOut\[13\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[14\] " "Info: Pin PCOut\[14\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[15\] " "Info: Pin PCOut\[15\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[16\] " "Info: Pin PCOut\[16\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 346 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[17\] " "Info: Pin PCOut\[17\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 347 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[18\] " "Info: Pin PCOut\[18\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[19\] " "Info: Pin PCOut\[19\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[20\] " "Info: Pin PCOut\[20\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 350 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[21\] " "Info: Pin PCOut\[21\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 351 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[22\] " "Info: Pin PCOut\[22\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 352 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[23\] " "Info: Pin PCOut\[23\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 353 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[24\] " "Info: Pin PCOut\[24\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 354 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[25\] " "Info: Pin PCOut\[25\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[26\] " "Info: Pin PCOut\[26\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 356 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[27\] " "Info: Pin PCOut\[27\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[28\] " "Info: Pin PCOut\[28\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[29\] " "Info: Pin PCOut\[29\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[30\] " "Info: Pin PCOut\[30\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[31\] " "Info: Pin PCOut\[31\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 361 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[0\] " "Info: Pin EPCOut\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[1\] " "Info: Pin EPCOut\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[2\] " "Info: Pin EPCOut\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[3\] " "Info: Pin EPCOut\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[4\] " "Info: Pin EPCOut\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 366 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[5\] " "Info: Pin EPCOut\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 367 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[6\] " "Info: Pin EPCOut\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[7\] " "Info: Pin EPCOut\[7\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[8\] " "Info: Pin EPCOut\[8\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[9\] " "Info: Pin EPCOut\[9\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[10\] " "Info: Pin EPCOut\[10\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 372 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[11\] " "Info: Pin EPCOut\[11\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 373 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[12\] " "Info: Pin EPCOut\[12\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 374 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[13\] " "Info: Pin EPCOut\[13\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 375 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[14\] " "Info: Pin EPCOut\[14\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 376 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[15\] " "Info: Pin EPCOut\[15\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 377 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[16\] " "Info: Pin EPCOut\[16\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 378 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[17\] " "Info: Pin EPCOut\[17\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[18\] " "Info: Pin EPCOut\[18\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[19\] " "Info: Pin EPCOut\[19\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[20\] " "Info: Pin EPCOut\[20\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[21\] " "Info: Pin EPCOut\[21\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[22\] " "Info: Pin EPCOut\[22\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[23\] " "Info: Pin EPCOut\[23\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[24\] " "Info: Pin EPCOut\[24\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[25\] " "Info: Pin EPCOut\[25\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[26\] " "Info: Pin EPCOut\[26\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[27\] " "Info: Pin EPCOut\[27\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 389 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[28\] " "Info: Pin EPCOut\[28\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[29\] " "Info: Pin EPCOut\[29\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[30\] " "Info: Pin EPCOut\[30\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[31\] " "Info: Pin EPCOut\[31\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[0\] " "Info: Pin MDROut\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[1\] " "Info: Pin MDROut\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[2\] " "Info: Pin MDROut\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 396 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[3\] " "Info: Pin MDROut\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[4\] " "Info: Pin MDROut\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 398 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[5\] " "Info: Pin MDROut\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[6\] " "Info: Pin MDROut\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 400 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[7\] " "Info: Pin MDROut\[7\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 401 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[8\] " "Info: Pin MDROut\[8\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 402 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[9\] " "Info: Pin MDROut\[9\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 403 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[10\] " "Info: Pin MDROut\[10\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 404 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[11\] " "Info: Pin MDROut\[11\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 405 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[12\] " "Info: Pin MDROut\[12\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 406 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[13\] " "Info: Pin MDROut\[13\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[14\] " "Info: Pin MDROut\[14\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 408 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[15\] " "Info: Pin MDROut\[15\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 409 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[16\] " "Info: Pin MDROut\[16\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 410 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[17\] " "Info: Pin MDROut\[17\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 411 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[18\] " "Info: Pin MDROut\[18\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 412 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[19\] " "Info: Pin MDROut\[19\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 413 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[20\] " "Info: Pin MDROut\[20\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 414 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[21\] " "Info: Pin MDROut\[21\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 415 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[22\] " "Info: Pin MDROut\[22\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 416 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[23\] " "Info: Pin MDROut\[23\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 417 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[24\] " "Info: Pin MDROut\[24\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 418 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[25\] " "Info: Pin MDROut\[25\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 419 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[26\] " "Info: Pin MDROut\[26\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 420 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[27\] " "Info: Pin MDROut\[27\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 421 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[28\] " "Info: Pin MDROut\[28\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 422 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[29\] " "Info: Pin MDROut\[29\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 423 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[30\] " "Info: Pin MDROut\[30\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 424 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[31\] " "Info: Pin MDROut\[31\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 425 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[0\] " "Info: Pin rs\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 426 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[1\] " "Info: Pin rs\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 427 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[2\] " "Info: Pin rs\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 428 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[3\] " "Info: Pin rs\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 429 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[4\] " "Info: Pin rs\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 430 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[0\] " "Info: Pin rt\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 431 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[1\] " "Info: Pin rt\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 432 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[2\] " "Info: Pin rt\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 433 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[3\] " "Info: Pin rt\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 434 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[4\] " "Info: Pin rt\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 435 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[0\] " "Info: Pin inst15_0\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 436 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[1\] " "Info: Pin inst15_0\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 437 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[2\] " "Info: Pin inst15_0\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 438 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[3\] " "Info: Pin inst15_0\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 439 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[4\] " "Info: Pin inst15_0\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 440 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[5\] " "Info: Pin inst15_0\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 441 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[6\] " "Info: Pin inst15_0\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 442 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[7\] " "Info: Pin inst15_0\[7\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[7] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 443 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[8\] " "Info: Pin inst15_0\[8\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[8] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 444 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[9\] " "Info: Pin inst15_0\[9\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[9] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 445 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[10\] " "Info: Pin inst15_0\[10\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[10] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 446 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[11\] " "Info: Pin inst15_0\[11\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[11] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 447 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[12\] " "Info: Pin inst15_0\[12\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[12] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[13\] " "Info: Pin inst15_0\[13\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[13] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 449 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[14\] " "Info: Pin inst15_0\[14\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[14] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 450 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[15\] " "Info: Pin inst15_0\[15\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[15] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 451 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[0\] " "Info: Pin CurState\[0\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[0] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 452 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[1\] " "Info: Pin CurState\[1\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[1] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 453 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[2\] " "Info: Pin CurState\[2\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[2] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 454 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[3\] " "Info: Pin CurState\[3\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[3] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 455 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[4\] " "Info: Pin CurState\[4\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[4] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 456 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[5\] " "Info: Pin CurState\[5\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[5] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 457 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[6\] " "Info: Pin CurState\[6\] not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[6] } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 458 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { clock } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 460 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { reset } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 461 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { clock } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 460 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[0\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[1\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[2\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[3\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[3\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 286 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[4\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[4\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[5\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[5\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[6\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[6\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|PCWrite " "Info: Destination node UnidadeControle:CtrlUnit\|PCWrite" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 34 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|PCWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|ALUorMem " "Info: Destination node UnidadeControle:CtrlUnit\|ALUorMem" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 20 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|ALUorMem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|PCCond\[1\]~0 " "Info: Destination node UnidadeControle:CtrlUnit\|PCCond\[1\]~0" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|PCCond[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 836 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { reset } } } { "VCPU.sv" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } } { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 461 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "135 unused 3.3V 0 135 0 " "Info: Number of I/O pins in group: 135 (unused VREF, 3.3V VCCIO, 0 input, 135 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.464 ns register register " "Info: Estimated most critical path is register to register delay of 10.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UnidadeControle:CtrlUnit\|ALUOp\[1\] 1 REG LAB_X23_Y12 53 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X23_Y12; Fanout = 53; REG Node = 'UnidadeControle:CtrlUnit\|ALUOp\[1\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|ALUOp[1] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.357 ns) 0.804 ns Ula32:ALU\|Mux58~0 2 COMB LAB_X23_Y14 4 " "Info: 2: + IC(0.447 ns) + CELL(0.357 ns) = 0.804 ns; Loc. = LAB_X23_Y14; Fanout = 4; COMB Node = 'Ula32:ALU\|Mux58~0'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { UnidadeControle:CtrlUnit|ALUOp[1] Ula32:ALU|Mux58~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.138 ns) + CELL(0.357 ns) 1.299 ns Ula32:ALU\|carry_temp\[5\]~26 3 COMB LAB_X22_Y14 1 " "Info: 3: + IC(0.138 ns) + CELL(0.357 ns) = 1.299 ns; Loc. = LAB_X22_Y14; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[5\]~26'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[5]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 2.073 ns Ula32:ALU\|carry_temp\[5\]~8 4 COMB LAB_X22_Y15 4 " "Info: 4: + IC(0.620 ns) + CELL(0.154 ns) = 2.073 ns; Loc. = LAB_X22_Y15; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[5\]~8'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:ALU|carry_temp[5]~26 Ula32:ALU|carry_temp[5]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.474 ns Ula32:ALU\|carry_temp\[7\]~9 5 COMB LAB_X22_Y15 4 " "Info: 5: + IC(0.044 ns) + CELL(0.357 ns) = 2.474 ns; Loc. = LAB_X22_Y15; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[7\]~9'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[5]~8 Ula32:ALU|carry_temp[7]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.875 ns Ula32:ALU\|carry_temp\[9\]~10 6 COMB LAB_X22_Y15 4 " "Info: 6: + IC(0.044 ns) + CELL(0.357 ns) = 2.875 ns; Loc. = LAB_X22_Y15; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[9\]~10'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[7]~9 Ula32:ALU|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 3.276 ns Ula32:ALU\|carry_temp\[11\]~11 7 COMB LAB_X22_Y15 4 " "Info: 7: + IC(0.044 ns) + CELL(0.357 ns) = 3.276 ns; Loc. = LAB_X22_Y15; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[11\]~11'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[9]~10 Ula32:ALU|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 3.677 ns Ula32:ALU\|carry_temp\[13\]~12 8 COMB LAB_X22_Y15 4 " "Info: 8: + IC(0.044 ns) + CELL(0.357 ns) = 3.677 ns; Loc. = LAB_X22_Y15; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[13\]~12'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[11]~11 Ula32:ALU|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.357 ns) 4.429 ns Ula32:ALU\|carry_temp\[15\]~13 9 COMB LAB_X18_Y15 4 " "Info: 9: + IC(0.395 ns) + CELL(0.357 ns) = 4.429 ns; Loc. = LAB_X18_Y15; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[15\]~13'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { Ula32:ALU|carry_temp[13]~12 Ula32:ALU|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 4.830 ns Ula32:ALU\|carry_temp\[17\]~14 10 COMB LAB_X18_Y15 4 " "Info: 10: + IC(0.044 ns) + CELL(0.357 ns) = 4.830 ns; Loc. = LAB_X18_Y15; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[17\]~14'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[15]~13 Ula32:ALU|carry_temp[17]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 5.231 ns Ula32:ALU\|carry_temp\[19\]~15 11 COMB LAB_X18_Y15 4 " "Info: 11: + IC(0.044 ns) + CELL(0.357 ns) = 5.231 ns; Loc. = LAB_X18_Y15; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[19\]~15'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[17]~14 Ula32:ALU|carry_temp[19]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 5.632 ns Ula32:ALU\|carry_temp\[21\]~16 12 COMB LAB_X18_Y15 4 " "Info: 12: + IC(0.044 ns) + CELL(0.357 ns) = 5.632 ns; Loc. = LAB_X18_Y15; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[21\]~16'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[19]~15 Ula32:ALU|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 6.033 ns Ula32:ALU\|carry_temp\[23\]~17 13 COMB LAB_X18_Y15 4 " "Info: 13: + IC(0.044 ns) + CELL(0.357 ns) = 6.033 ns; Loc. = LAB_X18_Y15; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[23\]~17'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[21]~16 Ula32:ALU|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 6.434 ns Ula32:ALU\|carry_temp\[25\]~18 14 COMB LAB_X18_Y15 4 " "Info: 14: + IC(0.044 ns) + CELL(0.357 ns) = 6.434 ns; Loc. = LAB_X18_Y15; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[25\]~18'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[23]~17 Ula32:ALU|carry_temp[25]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 6.835 ns Ula32:ALU\|carry_temp\[27\]~19 15 COMB LAB_X18_Y15 5 " "Info: 15: + IC(0.044 ns) + CELL(0.357 ns) = 6.835 ns; Loc. = LAB_X18_Y15; Fanout = 5; COMB Node = 'Ula32:ALU\|carry_temp\[27\]~19'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[25]~18 Ula32:ALU|carry_temp[27]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 7.236 ns Ula32:ALU\|carry_temp\[29\]~20 16 COMB LAB_X18_Y15 8 " "Info: 16: + IC(0.023 ns) + CELL(0.378 ns) = 7.236 ns; Loc. = LAB_X18_Y15; Fanout = 8; COMB Node = 'Ula32:ALU\|carry_temp\[29\]~20'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[27]~19 Ula32:ALU|carry_temp[29]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 8.010 ns Ula32:ALU\|Mux0~1 17 COMB LAB_X18_Y14 3 " "Info: 17: + IC(0.502 ns) + CELL(0.272 ns) = 8.010 ns; Loc. = LAB_X18_Y14; Fanout = 3; COMB Node = 'Ula32:ALU\|Mux0~1'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:ALU|carry_temp[29]~20 Ula32:ALU|Mux0~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 8.411 ns Ula32:ALU\|Equal0~7 18 COMB LAB_X18_Y14 3 " "Info: 18: + IC(0.247 ns) + CELL(0.154 ns) = 8.411 ns; Loc. = LAB_X18_Y14; Fanout = 3; COMB Node = 'Ula32:ALU\|Equal0~7'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|Mux0~1 Ula32:ALU|Equal0~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 9.185 ns UnidadeControle:CtrlUnit\|Mux18~30 19 COMB LAB_X17_Y15 1 " "Info: 19: + IC(0.502 ns) + CELL(0.272 ns) = 9.185 ns; Loc. = LAB_X17_Y15; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux18~30'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:ALU|Equal0~7 UnidadeControle:CtrlUnit|Mux18~30 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 9.586 ns UnidadeControle:CtrlUnit\|Mux15~0 20 COMB LAB_X17_Y15 1 " "Info: 20: + IC(0.129 ns) + CELL(0.272 ns) = 9.586 ns; Loc. = LAB_X17_Y15; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux15~0'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { UnidadeControle:CtrlUnit|Mux18~30 UnidadeControle:CtrlUnit|Mux15~0 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.357 ns) 10.309 ns UnidadeControle:CtrlUnit\|Mux15~2 21 COMB LAB_X15_Y15 1 " "Info: 21: + IC(0.366 ns) + CELL(0.357 ns) = 10.309 ns; Loc. = LAB_X15_Y15; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit\|Mux15~2'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { UnidadeControle:CtrlUnit|Mux15~0 UnidadeControle:CtrlUnit|Mux15~2 } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 10.464 ns UnidadeControle:CtrlUnit\|state\[3\] 22 REG LAB_X15_Y15 65 " "Info: 22: + IC(0.000 ns) + CELL(0.155 ns) = 10.464 ns; Loc. = LAB_X15_Y15; Fanout = 65; REG Node = 'UnidadeControle:CtrlUnit\|state\[3\]'" {  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UnidadeControle:CtrlUnit|Mux15~2 UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "UnidadeControle.v" "" { Text "C:/Users/Ivan Neves/Desktop/infrahardware/ProjetoVerilog/UnidadeControle.v" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.655 ns ( 63.60 % ) " "Info: Total cell delay = 6.655 ns ( 63.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.809 ns ( 36.40 % ) " "Info: Total interconnect delay = 3.809 ns ( 36.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "10.464 ns" { UnidadeControle:CtrlUnit|ALUOp[1] Ula32:ALU|Mux58~0 Ula32:ALU|carry_temp[5]~26 Ula32:ALU|carry_temp[5]~8 Ula32:ALU|carry_temp[7]~9 Ula32:ALU|carry_temp[9]~10 Ula32:ALU|carry_temp[11]~11 Ula32:ALU|carry_temp[13]~12 Ula32:ALU|carry_temp[15]~13 Ula32:ALU|carry_temp[17]~14 Ula32:ALU|carry_temp[19]~15 Ula32:ALU|carry_temp[21]~16 Ula32:ALU|carry_temp[23]~17 Ula32:ALU|carry_temp[25]~18 Ula32:ALU|carry_temp[27]~19 Ula32:ALU|carry_temp[29]~20 Ula32:ALU|Mux0~1 Ula32:ALU|Equal0~7 UnidadeControle:CtrlUnit|Mux18~30 UnidadeControle:CtrlUnit|Mux15~0 UnidadeControle:CtrlUnit|Mux15~2 UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "135 " "Warning: Found 135 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[0\] 0 " "Info: Pin \"OPCode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[1\] 0 " "Info: Pin \"OPCode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[2\] 0 " "Info: Pin \"OPCode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[3\] 0 " "Info: Pin \"OPCode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[4\] 0 " "Info: Pin \"OPCode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[5\] 0 " "Info: Pin \"OPCode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[0\] 0 " "Info: Pin \"PCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[1\] 0 " "Info: Pin \"PCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[2\] 0 " "Info: Pin \"PCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[3\] 0 " "Info: Pin \"PCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[4\] 0 " "Info: Pin \"PCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[5\] 0 " "Info: Pin \"PCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[6\] 0 " "Info: Pin \"PCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[7\] 0 " "Info: Pin \"PCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[8\] 0 " "Info: Pin \"PCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[9\] 0 " "Info: Pin \"PCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[10\] 0 " "Info: Pin \"PCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[11\] 0 " "Info: Pin \"PCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[12\] 0 " "Info: Pin \"PCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[13\] 0 " "Info: Pin \"PCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[14\] 0 " "Info: Pin \"PCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[15\] 0 " "Info: Pin \"PCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[16\] 0 " "Info: Pin \"PCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[17\] 0 " "Info: Pin \"PCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[18\] 0 " "Info: Pin \"PCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[19\] 0 " "Info: Pin \"PCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[20\] 0 " "Info: Pin \"PCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[21\] 0 " "Info: Pin \"PCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[22\] 0 " "Info: Pin \"PCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[23\] 0 " "Info: Pin \"PCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[24\] 0 " "Info: Pin \"PCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[25\] 0 " "Info: Pin \"PCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[26\] 0 " "Info: Pin \"PCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[27\] 0 " "Info: Pin \"PCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[28\] 0 " "Info: Pin \"PCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[29\] 0 " "Info: Pin \"PCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[30\] 0 " "Info: Pin \"PCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[31\] 0 " "Info: Pin \"PCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[0\] 0 " "Info: Pin \"EPCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[1\] 0 " "Info: Pin \"EPCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[2\] 0 " "Info: Pin \"EPCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[3\] 0 " "Info: Pin \"EPCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[4\] 0 " "Info: Pin \"EPCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[5\] 0 " "Info: Pin \"EPCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[6\] 0 " "Info: Pin \"EPCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[7\] 0 " "Info: Pin \"EPCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[8\] 0 " "Info: Pin \"EPCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[9\] 0 " "Info: Pin \"EPCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[10\] 0 " "Info: Pin \"EPCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[11\] 0 " "Info: Pin \"EPCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[12\] 0 " "Info: Pin \"EPCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[13\] 0 " "Info: Pin \"EPCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[14\] 0 " "Info: Pin \"EPCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[15\] 0 " "Info: Pin \"EPCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[16\] 0 " "Info: Pin \"EPCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[17\] 0 " "Info: Pin \"EPCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[18\] 0 " "Info: Pin \"EPCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[19\] 0 " "Info: Pin \"EPCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[20\] 0 " "Info: Pin \"EPCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[21\] 0 " "Info: Pin \"EPCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[22\] 0 " "Info: Pin \"EPCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[23\] 0 " "Info: Pin \"EPCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[24\] 0 " "Info: Pin \"EPCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[25\] 0 " "Info: Pin \"EPCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[26\] 0 " "Info: Pin \"EPCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[27\] 0 " "Info: Pin \"EPCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[28\] 0 " "Info: Pin \"EPCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[29\] 0 " "Info: Pin \"EPCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[30\] 0 " "Info: Pin \"EPCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[31\] 0 " "Info: Pin \"EPCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[0\] 0 " "Info: Pin \"MDROut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[1\] 0 " "Info: Pin \"MDROut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[2\] 0 " "Info: Pin \"MDROut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[3\] 0 " "Info: Pin \"MDROut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[4\] 0 " "Info: Pin \"MDROut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[5\] 0 " "Info: Pin \"MDROut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[6\] 0 " "Info: Pin \"MDROut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[7\] 0 " "Info: Pin \"MDROut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[8\] 0 " "Info: Pin \"MDROut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[9\] 0 " "Info: Pin \"MDROut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[10\] 0 " "Info: Pin \"MDROut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[11\] 0 " "Info: Pin \"MDROut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[12\] 0 " "Info: Pin \"MDROut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[13\] 0 " "Info: Pin \"MDROut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[14\] 0 " "Info: Pin \"MDROut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[15\] 0 " "Info: Pin \"MDROut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[16\] 0 " "Info: Pin \"MDROut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[17\] 0 " "Info: Pin \"MDROut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[18\] 0 " "Info: Pin \"MDROut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[19\] 0 " "Info: Pin \"MDROut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[20\] 0 " "Info: Pin \"MDROut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[21\] 0 " "Info: Pin \"MDROut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[22\] 0 " "Info: Pin \"MDROut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[23\] 0 " "Info: Pin \"MDROut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[24\] 0 " "Info: Pin \"MDROut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[25\] 0 " "Info: Pin \"MDROut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[26\] 0 " "Info: Pin \"MDROut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[27\] 0 " "Info: Pin \"MDROut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[28\] 0 " "Info: Pin \"MDROut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[29\] 0 " "Info: Pin \"MDROut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[30\] 0 " "Info: Pin \"MDROut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[31\] 0 " "Info: Pin \"MDROut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[0\] 0 " "Info: Pin \"rs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[1\] 0 " "Info: Pin \"rs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[2\] 0 " "Info: Pin \"rs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[3\] 0 " "Info: Pin \"rs\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[4\] 0 " "Info: Pin \"rs\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[0\] 0 " "Info: Pin \"rt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[1\] 0 " "Info: Pin \"rt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[2\] 0 " "Info: Pin \"rt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[3\] 0 " "Info: Pin \"rt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[4\] 0 " "Info: Pin \"rt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[0\] 0 " "Info: Pin \"inst15_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[1\] 0 " "Info: Pin \"inst15_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[2\] 0 " "Info: Pin \"inst15_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[3\] 0 " "Info: Pin \"inst15_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[4\] 0 " "Info: Pin \"inst15_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[5\] 0 " "Info: Pin \"inst15_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[6\] 0 " "Info: Pin \"inst15_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[7\] 0 " "Info: Pin \"inst15_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[8\] 0 " "Info: Pin \"inst15_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[9\] 0 " "Info: Pin \"inst15_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[10\] 0 " "Info: Pin \"inst15_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[11\] 0 " "Info: Pin \"inst15_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[12\] 0 " "Info: Pin \"inst15_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[13\] 0 " "Info: Pin \"inst15_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[14\] 0 " "Info: Pin \"inst15_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[15\] 0 " "Info: Pin \"inst15_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[0\] 0 " "Info: Pin \"CurState\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[1\] 0 " "Info: Pin \"CurState\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[2\] 0 " "Info: Pin \"CurState\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[3\] 0 " "Info: Pin \"CurState\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[4\] 0 " "Info: Pin \"CurState\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[5\] 0 " "Info: Pin \"CurState\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[6\] 0 " "Info: Pin \"CurState\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 23:51:13 2019 " "Info: Processing ended: Thu May 16 23:51:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
