Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,154
design__inferred_latch__count,0
design__instance__count,48743
design__instance__area,779458
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,2
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,138
design__max_cap_violation__count__corner:nom_tt_025C_3v30,3
power__internal__total,0.16544856131076813
power__switching__total,0.16185946762561798
power__leakage__total,0.0000026666723442758666
power__total,0.3273106813430786
clock__skew__worst_hold__corner:nom_tt_025C_3v30,3.5701496103283605
clock__skew__worst_setup__corner:nom_tt_025C_3v30,5.123873914632062
timing__hold__ws__corner:nom_tt_025C_3v30,0.584004416911406
timing__setup__ws__corner:nom_tt_025C_3v30,40.67251894845445
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.584004
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,40.672520
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,412
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,138
design__max_cap_violation__count__corner:nom_ss_125C_3v00,4
clock__skew__worst_hold__corner:nom_ss_125C_3v00,7.334778325648184
clock__skew__worst_setup__corner:nom_ss_125C_3v00,9.91339038917648
timing__hold__ws__corner:nom_ss_125C_3v00,1.4753976236119575
timing__setup__ws__corner:nom_ss_125C_3v00,18.164638307647028
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.475398
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,18.164639
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,138
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,5
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,2.003890443632921
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,3.083614340040672
timing__hold__ws__corner:nom_ff_n40C_3v60,0.2186841880589071
timing__setup__ws__corner:nom_ff_n40C_3v60,46.325032232550875
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.218684
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,50.086239
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,611
design__max_fanout_violation__count,138
design__max_cap_violation__count,6
clock__skew__worst_hold,7.50604133427051
clock__skew__worst_setup,3.0302319289270727
timing__hold__ws,0.21791880028408386
timing__setup__ws,17.590825294300704
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.217919
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.590826
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1075.76 736.96
design__core__bbox,3.36 3.92 1072.4 733.04
design__io,45
design__die__area,792792
design__core__area,779458
design__instance__count__stdcell,28173
design__instance__area__stdcell,611890
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.785019
design__instance__utilization__stdcell,0.785019
design__rows,186
design__rows:GF018hv5v_mcu_sc7,186
design__sites,355074
design__sites:GF018hv5v_mcu_sc7,355074
design__instance__count__class:tie_cell,11
design__instance__area__class:tie_cell,96.5888
design__instance__count__class:buffer,2
design__instance__area__class:buffer,114.15
design__instance__count__class:inverter,1050
design__instance__area__class:inverter,10220.9
design__instance__count__class:sequential_cell,2093
design__instance__area__class:sequential_cell,160175
design__instance__count__class:multi_input_combinational_cell,16712
design__instance__area__class:multi_input_combinational_cell,351961
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__area__class:endcap_cell,1633.23
design__instance__count__class:tap_cell,5080
design__instance__area__class:tap_cell,22303.2
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,2582
design__instance__area__class:timing_repair_buffer,53677
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,708983
design__violations,0
design__instance__count__class:clock_buffer,213
design__instance__area__class:clock_buffer,10708.2
design__instance__count__class:clock_inverter,57
design__instance__area__class:clock_inverter,996.621
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
global_route__vias,157677
global_route__wirelength,1203972
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
design__instance__area__class:antenna_cell,4.3904
route__net,22627
route__net__special,2
route__drc_errors__iter:0,3388
route__wirelength__iter:0,751053
route__drc_errors__iter:1,600
route__wirelength__iter:1,744455
route__drc_errors__iter:2,485
route__wirelength__iter:2,743125
route__drc_errors__iter:3,13
route__wirelength__iter:3,742935
route__drc_errors__iter:4,0
route__wirelength__iter:4,742919
route__drc_errors,0
route__wirelength,742919
route__vias,135309
route__vias__singlecut,135309
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,1053.51
design__instance__count__class:fill_cell,20570
design__instance__area__class:fill_cell,167568
timing__unannotated_net__count__corner:nom_tt_025C_3v30,120
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,120
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,120
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,138
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,3.5199022470803634
clock__skew__worst_setup__corner:min_tt_025C_3v30,5.034094616983593
timing__hold__ws__corner:min_tt_025C_3v30,0.5828222514013512
timing__setup__ws__corner:min_tt_025C_3v30,40.929643055515925
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.582822
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,40.929642
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,120
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,253
design__max_fanout_violation__count__corner:min_ss_125C_3v00,138
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,7.188876364339236
clock__skew__worst_setup__corner:min_ss_125C_3v00,9.741211668577545
timing__hold__ws__corner:min_ss_125C_3v00,1.4732429027048253
timing__setup__ws__corner:min_ss_125C_3v00,18.648770167063034
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.473243
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,18.648769
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,120
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,138
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,1.9724100688793487
clock__skew__worst_setup__corner:min_ff_n40C_3v60,3.0302319289270727
timing__hold__ws__corner:min_ff_n40C_3v60,0.21791880028408386
timing__setup__ws__corner:min_ff_n40C_3v60,46.40712834256243
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.217919
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,50.233986
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,120
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,6
design__max_fanout_violation__count__corner:max_tt_025C_3v30,138
design__max_cap_violation__count__corner:max_tt_025C_3v30,6
clock__skew__worst_hold__corner:max_tt_025C_3v30,3.6608024314773107
clock__skew__worst_setup__corner:max_tt_025C_3v30,5.232883607878542
timing__hold__ws__corner:max_tt_025C_3v30,0.5854610295609101
timing__setup__ws__corner:max_tt_025C_3v30,40.370325114389054
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.585461
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,40.370327
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,120
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,611
design__max_fanout_violation__count__corner:max_ss_125C_3v00,138
design__max_cap_violation__count__corner:max_ss_125C_3v00,6
clock__skew__worst_hold__corner:max_ss_125C_3v00,7.50604133427051
clock__skew__worst_setup__corner:max_ss_125C_3v00,10.117500901223567
timing__hold__ws__corner:max_ss_125C_3v00,1.4780559416973023
timing__setup__ws__corner:max_ss_125C_3v00,17.590825294300704
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.478056
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,17.590826
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,120
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,138
design__max_cap_violation__count__corner:max_ff_n40C_3v60,6
clock__skew__worst_hold__corner:max_ff_n40C_3v60,2.040733639836313
clock__skew__worst_setup__corner:max_ff_n40C_3v60,3.1485905884837226
timing__hold__ws__corner:max_ff_n40C_3v60,0.21962388085352616
timing__setup__ws__corner:max_ff_n40C_3v60,46.229378966757594
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.219624
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,49.908882
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,120
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,120
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29858
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29987
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0014213
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.00250194
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.000144467
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.00250194
design_powergrid__voltage__worst,0.00250194
design_powergrid__voltage__worst__net:VPWR,3.29858
design_powergrid__drop__worst,0.00250194
design_powergrid__drop__worst__net:VPWR,0.0014213
design_powergrid__voltage__worst__net:VGND,0.00250194
design_powergrid__drop__worst__net:VGND,0.00250194
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00012899999999999999140964934696285126847214996814727783203125
ir__drop__worst,0.00142000000000000003823330541052882836083881556987762451171875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
