$date
	Wed Mar 29 18:26:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module instp $end
$var wire 1 ! clk $end
$var wire 4 " max [3:0] $end
$var wire 4 # outputM_ [3:0] $end
$var wire 1 $ rst $end
$var wire 1 % S $end
$var wire 1 & R $end
$var reg 4 ' outputM [3:0] $end
$var reg 1 ( qLatch $end
$scope begin FFD $end
$upscope $end
$scope begin Latch_RS $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
bx '
x&
x%
x$
bx #
bx "
0!
$end
#1
1!
#2
1$
b111 "
0!
#3
0(
0%
1&
b0 #
b0 '
1!
#4
0$
0!
#5
0&
b1 #
b1 '
1!
#6
0!
#7
b10 #
b10 '
1!
#8
0!
#9
b11 #
b11 '
1!
#10
0!
#11
b100 #
b100 '
1!
#12
0!
#13
b101 #
b101 '
1!
#14
0!
#15
b110 #
b110 '
1!
#16
0!
#17
1(
1%
b111 #
b111 '
1!
#18
0!
#19
0%
b110 #
b110 '
1!
#20
0!
#21
b101 #
b101 '
1!
#22
0!
#23
b100 #
b100 '
1!
#24
0!
#25
b11 #
b11 '
1!
#26
0!
#27
b10 #
b10 '
1!
#28
0!
#29
b1 #
b1 '
1!
#30
0!
#31
0(
1&
b0 #
b0 '
1!
#32
0!
#33
0&
b1 #
b1 '
1!
#34
0!
#35
b10 #
b10 '
1!
#36
0!
#37
b11 #
b11 '
1!
#38
0!
#39
b100 #
b100 '
1!
#40
0!
#41
b101 #
b101 '
1!
#42
0!
#43
b110 #
b110 '
1!
#44
0!
#45
1(
1%
b111 #
b111 '
1!
#46
0!
#47
0%
b110 #
b110 '
1!
#48
0!
#49
b101 #
b101 '
1!
#50
0!
#51
b100 #
b100 '
1!
#52
0!
#53
b11 #
b11 '
1!
#54
0!
#55
b10 #
b10 '
1!
#56
0!
#57
b1 #
b1 '
1!
#58
0!
#59
0(
1&
b0 #
b0 '
1!
#60
0!
#61
0&
b1 #
b1 '
1!
#62
0!
#63
b10 #
b10 '
1!
#64
0!
#65
b11 #
b11 '
1!
#66
0!
#67
b100 #
b100 '
1!
#68
0!
#69
b101 #
b101 '
1!
#70
0!
#71
b110 #
b110 '
1!
#72
0!
#73
1(
1%
b111 #
b111 '
1!
#74
0!
#75
0%
b110 #
b110 '
1!
#76
0!
#77
b101 #
b101 '
1!
#78
0!
#79
b100 #
b100 '
1!
#80
0!
#81
b11 #
b11 '
1!
#82
0!
#83
b10 #
b10 '
1!
#84
0!
#85
b1 #
b1 '
1!
#86
0!
#87
0(
1&
b0 #
b0 '
1!
#88
0!
#89
0&
b1 #
b1 '
1!
#90
0!
#91
b10 #
b10 '
1!
#92
0!
#93
b11 #
b11 '
1!
#94
0!
#95
b100 #
b100 '
1!
#96
0!
#97
b101 #
b101 '
1!
#98
0!
#99
b110 #
b110 '
1!
#100
0!
#101
1(
1%
b111 #
b111 '
1!
#102
0!
#103
0%
b110 #
b110 '
1!
#104
0!
