/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Xilinx HLS common header
 *
 * Copyright (C) 2013-2015 Xilinx, Inc.
 *
 * Contacts: Radhey Shyam Pandey <radheys@xilinx.com>
 */

#ifndef __XILINX_HLS_COMMON_H__
#define __XILINX_HLS_COMMON_H__

#include <linux/bitops.h>

#define XHLS_DEF_WIDTH                          1920
#define XHLS_DEF_HEIGHT                         1080

#define XHLS_REG_CTRL_DONE                      BIT(1)
#define XHLS_REG_CTRL_IDLE                      BIT(2)
#define XHLS_REG_CTRL_READY                     BIT(3)
#define XHLS_REG_CTRL_AUTO_RESTART              BIT(7)
#define XHLS_REG_GIE                            0x04
#define XHLS_REG_GIE_GIE                        BIT(0)
#define XHLS_REG_IER                            0x08
#define XHLS_REG_IER_DONE                       BIT(0)
#define XHLS_REG_IER_READY                      BIT(1)
#define XHLS_REG_ISR                            0x0c
#define XHLS_REG_ISR_DONE                       BIT(0)
#define XHLS_REG_ISR_READY                      BIT(1)
#define XHLS_REG_ROWS                           0x10
#define XHLS_REG_COLS                           0x18

#endif /* __XILINX_HLS_COMMON_H__ */
