-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity network_top_sigm is
port (
    ap_ready : OUT STD_LOGIC;
    x_val : IN STD_LOGIC_VECTOR (11 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of network_top_sigm is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv12_E00 : STD_LOGIC_VECTOR (11 downto 0) := "111000000000";
    constant ap_const_lv12_200 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_400 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln8_fu_18_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln9_fu_24_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln14_fu_38_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln19_fu_52_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln19_1_fu_44_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln8_fu_30_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    add_ln9_fu_24_p2 <= std_logic_vector(unsigned(x_val) + unsigned(ap_const_lv12_200));
    ap_ready <= ap_const_logic_1;
    ap_return <= 
        select_ln19_1_fu_44_p3 when (icmp_ln19_fu_52_p2(0) = '1') else 
        select_ln8_fu_30_p3;
    icmp_ln14_fu_38_p2 <= "1" when (signed(x_val) < signed(ap_const_lv12_E00)) else "0";
    icmp_ln19_fu_52_p2 <= "1" when (unsigned(add_ln9_fu_24_p2) > unsigned(ap_const_lv12_400)) else "0";
    icmp_ln8_fu_18_p2 <= "1" when (signed(x_val) > signed(ap_const_lv12_E00)) else "0";
    select_ln19_1_fu_44_p3 <= 
        ap_const_lv12_0 when (icmp_ln14_fu_38_p2(0) = '1') else 
        ap_const_lv12_200;
    select_ln8_fu_30_p3 <= 
        ap_const_lv12_0 when (icmp_ln8_fu_18_p2(0) = '1') else 
        add_ln9_fu_24_p2;
end behav;
