Assertion report generated on: 12-May-2024 04:17:01 PM

Assertion summary report for design: TENBASET_TxD
#################################################

   Target    | Total | Passed | Failed | Vacuous | Hit | Miss
------------ | ----- | ------ | ------ | ------- | --- | ----
Ethernet_TDm |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
Ethernet_TDp |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
  readram    |   5   |   0    |   0    |    5    | 0.0 | 1.0 


Resource usage summary report for the desing: TENBASET_TxD
##########################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:02.083813        |     904.77    
   Simulation     |       0:00:02.026237        |     968.77    
     D Parse      |       0:02:31.331961        |    1030.49    
     Mining       |       0:05:54.334830        |    1094.05    
     Overall      |       0:08:43.826998        |    1094.05    
