#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed May 21 16:21:15 2025
# Process ID         : 73216
# Current directory  : /home/user1/projects/build/env_test
# Command line       : vivado -mode batch -source ../../sim/compile.tcl -tclargs env_test -log vivado.log
# Log file           : /home/user1/projects/build/env_test/vivado.log
# Journal file       : /home/user1/projects/build/env_test/vivado.jou
# Running On         : user1-B70TV-AN5TB8W
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-6400 CPU @ 2.70GHz
# CPU Frequency      : 2700.015 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 8204 MB
# Swap memory        : 4294 MB
# Total Virtual      : 12498 MB
# Available Virtual  : 8264 MB
#-----------------------------------------------------------
source ../../sim/compile.tcl
# set TARGET [lindex $argv 0]
# set src_files [glob ../../${TARGET}/src/*.sv ../../${TARGET}/src/*.v]
# set tb_files [glob ../../${TARGET}/tb/*.sv ../../${TARGET}/tb/*.v]
# exec xvlog -sv {*}$src_files {*}$tb_files
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user1/projects/env_test/src/env_test.v" into library work
INFO: [VRFC 10-311] analyzing module env_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/user1/projects/env_test/tb/tb_env_test.sv" into library work
INFO: [VRFC 10-311] analyzing module tb_env_test
ERROR: [VRFC 10-4982] syntax error near '$display' [/home/user1/projects/env_test/tb/tb_env_test.sv:10]
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/user1/projects/env_test/tb/tb_env_test.sv:12]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [/home/user1/projects/env_test/tb/tb_env_test.sv:12]
ERROR: [VRFC 10-4982] syntax error near '$dumpvars' [/home/user1/projects/env_test/tb/tb_env_test.sv:16]
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/user1/projects/env_test/tb/tb_env_test.sv:17]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [/home/user1/projects/env_test/tb/tb_env_test.sv:17]
ERROR: [VRFC 10-8530] module 'tb_env_test' is ignored due to previous errors [/home/user1/projects/env_test/tb/tb_env_test.sv:1]
child process exited abnormally
    while executing
"exec xvlog -sv {*}$src_files {*}$tb_files"
    (file "../../sim/compile.tcl" line 5)
INFO: [Common 17-206] Exiting Vivado at Wed May 21 16:21:20 2025...
