Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2.1 (lin64) Build 3414424 Sun Dec 19 10:57:14 MST 2021
| Date             : Thu Jan 19 16:59:16 2023
| Host             : Strength running 64-bit Ubuntu 20.04.4 LTS
| Command          : report_power -file pattern_hdmi_power_routed.rpt -pb pattern_hdmi_power_summary_routed.pb -rpx pattern_hdmi_power_routed.rpx
| Design           : pattern_hdmi
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.447        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.336        |
| Device Static (W)        | 0.111        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 79.8         |
| Junction Temperature (C) | 30.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |       15 |       --- |             --- |
| Slice Logic    |    <0.001 |      393 |       --- |             --- |
|   LUT as Logic |    <0.001 |      187 |     53200 |            0.35 |
|   Register     |    <0.001 |       75 |    106400 |            0.07 |
|   CARRY4       |    <0.001 |       32 |     13300 |            0.24 |
|   Others       |     0.000 |       36 |       --- |             --- |
| Signals        |    <0.001 |      232 |       --- |             --- |
| MMCM           |     0.200 |        2 |         4 |           50.00 |
| I/O            |     0.133 |       10 |       125 |            8.00 |
| Static Power   |     0.111 |          |           |                 |
| Total          |     0.447 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.012 |       0.003 |      0.009 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.122 |       0.111 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------+-------------------------------------------------+-----------------+
| Clock             | Domain                                          | Constraint (ns) |
+-------------------+-------------------------------------------------+-----------------+
| CLK               | CLK                                             |             8.0 |
| CLKFBIN           | reg2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN   |            39.7 |
| CLKFBIN_1         | reg2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN   |            39.7 |
| PCK_pckgen        | pattern/syncgen/pckgen/inst/PCK_pckgen          |            39.7 |
| PCK_pckgen_1      | pattern/syncgen/pckgen/inst/PCK_pckgen          |            39.7 |
| PixelClkIO        | reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk  |            39.7 |
| PixelClkIO_1      | reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk  |            39.7 |
| SerialClkIO       | reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk |             7.9 |
| SerialClkIO_1     | reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk |             7.9 |
| clkfbout_pckgen   | pattern/syncgen/pckgen/inst/clkfbout_pckgen     |            40.0 |
| clkfbout_pckgen_1 | pattern/syncgen/pckgen/inst/clkfbout_pckgen     |            40.0 |
| sys_clk_pin       | CLK                                             |             8.0 |
+-------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| pattern_hdmi                         |     0.336 |
|   pattern                            |     0.115 |
|     syncgen                          |     0.115 |
|       pckgen                         |     0.115 |
|   reg2dvi                            |     0.221 |
|     U0                               |     0.221 |
|       ClockGenInternal.ClockGenX     |     0.086 |
|       ClockSerializer                |     0.033 |
|       DataEncoders[0].DataSerializer |     0.034 |
|       DataEncoders[1].DataSerializer |     0.034 |
|       DataEncoders[2].DataSerializer |     0.034 |
+--------------------------------------+-----------+


