{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672845101105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672845101111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 15:11:40 2023 " "Processing started: Wed Jan 04 15:11:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672845101111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845101111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp2 -c tp2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp2 -c tp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845101111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672845101643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672845101643 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Desktop/ISEL/LSD/lab4/sumsub.vhd " "Can't analyze file -- file ../../../Desktop/ISEL/LSD/lab4/sumsub.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1672845111326 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Desktop/ISEL/LSD/lab4/fulladder.vhd " "Can't analyze file -- file ../../../Desktop/ISEL/LSD/lab4/fulladder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1672845111326 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Desktop/ISEL/LSD/lab4/flags.vhd " "Can't analyze file -- file ../../../Desktop/ISEL/LSD/lab4/flags.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1672845111326 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Desktop/ISEL/LSD/lab4/au.vhd " "Can't analyze file -- file ../../../Desktop/ISEL/LSD/lab4/au.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1672845111326 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Desktop/ISEL/LSD/lab4/adder.vhd " "Can't analyze file -- file ../../../Desktop/ISEL/LSD/lab4/adder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1672845111326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnorr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xnorr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xnorr-xnorr " "Found design unit 1: xnorr-xnorr" {  } { { "xnorr.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/xnorr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845111924 ""} { "Info" "ISGN_ENTITY_NAME" "1 xnorr " "Found entity 1: xnorr" {  } { { "xnorr.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/xnorr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845111924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845111924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlab2_full_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tlab2_full_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TLab2_full_tb-arc_tlab2_full_tb " "Found design unit 1: TLab2_full_tb-arc_tlab2_full_tb" {  } { { "TLab2_full_tb.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/TLab2_full_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845111938 ""} { "Info" "ISGN_ENTITY_NAME" "1 TLab2_full_tb " "Found entity 1: TLab2_full_tb" {  } { { "TLab2_full_tb.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/TLab2_full_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845111938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845111938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orr-orr " "Found design unit 1: orr-orr" {  } { { "orr.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/orr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845111954 ""} { "Info" "ISGN_ENTITY_NAME" "1 orr " "Found entity 1: orr" {  } { { "orr.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/orr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845111954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845111954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1-mux4_1 " "Found design unit 1: mux4_1-mux4_1" {  } { { "mux4_1.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/mux4_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845111969 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/mux4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845111969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845111969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-mux2_1 " "Found design unit 1: mux2_1-mux2_1" {  } { { "mux2_1.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/mux2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845111979 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845111979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845111979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsr-lsr " "Found design unit 1: lsr-lsr" {  } { { "lsr.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/lsr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845111992 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsr " "Found entity 1: lsr" {  } { { "lsr.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/lsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845111992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845111992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_module-logic_module " "Found design unit 1: logic_module-logic_module" {  } { { "logic_module.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/logic_module.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845112001 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_module " "Found entity 1: logic_module" {  } { { "logic_module.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/logic_module.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845112001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845112001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asr-asr " "Found design unit 1: asr-asr" {  } { { "asr.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/asr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845112019 ""} { "Info" "ISGN_ENTITY_NAME" "1 asr " "Found entity 1: asr" {  } { { "asr.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/asr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845112019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845112019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Flags-arq_ALU_Flags " "Found design unit 1: ALU_Flags-arq_ALU_Flags" {  } { { "alu_flags.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/alu_flags.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845112032 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Flags " "Found entity 1: ALU_Flags" {  } { { "alu_flags.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/alu_flags.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845112032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845112032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu " "Found design unit 1: alu-alu" {  } { { "alu.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845112032 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845112032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845112032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_4_1-mux4_4_1 " "Found design unit 1: mux4_4_1-mux4_4_1" {  } { { "mux4_4_1.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/mux4_4_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845112048 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_4_1 " "Found entity 1: mux4_4_1" {  } { { "mux4_4_1.vhd" "" { Text "C:/Users/mpmig/ISEL/LSD/tp2/mux4_4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672845112048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845112048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672845112174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_module logic_module:logic_module0 " "Elaborating entity \"logic_module\" for hierarchy \"logic_module:logic_module0\"" {  } { { "alu.vhd" "logic_module0" { Text "C:/Users/mpmig/ISEL/LSD/tp2/alu.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672845112227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsr logic_module:logic_module0\|lsr:lsr0 " "Elaborating entity \"lsr\" for hierarchy \"logic_module:logic_module0\|lsr:lsr0\"" {  } { { "logic_module.vhd" "lsr0" { Text "C:/Users/mpmig/ISEL/LSD/tp2/logic_module.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672845112253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 logic_module:logic_module0\|lsr:lsr0\|mux4_1:mux0 " "Elaborating entity \"mux4_1\" for hierarchy \"logic_module:logic_module0\|lsr:lsr0\|mux4_1:mux0\"" {  } { { "lsr.vhd" "mux0" { Text "C:/Users/mpmig/ISEL/LSD/tp2/lsr.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672845112286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asr logic_module:logic_module0\|asr:asr0 " "Elaborating entity \"asr\" for hierarchy \"logic_module:logic_module0\|asr:asr0\"" {  } { { "logic_module.vhd" "asr0" { Text "C:/Users/mpmig/ISEL/LSD/tp2/logic_module.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672845112309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orr logic_module:logic_module0\|orr:or0 " "Elaborating entity \"orr\" for hierarchy \"logic_module:logic_module0\|orr:or0\"" {  } { { "logic_module.vhd" "or0" { Text "C:/Users/mpmig/ISEL/LSD/tp2/logic_module.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672845112334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xnorr logic_module:logic_module0\|xnorr:xnor0 " "Elaborating entity \"xnorr\" for hierarchy \"logic_module:logic_module0\|xnorr:xnor0\"" {  } { { "logic_module.vhd" "xnor0" { Text "C:/Users/mpmig/ISEL/LSD/tp2/logic_module.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672845112348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_4_1 logic_module:logic_module0\|mux4_4_1:mux4bits " "Elaborating entity \"mux4_4_1\" for hierarchy \"logic_module:logic_module0\|mux4_4_1:mux4bits\"" {  } { { "logic_module.vhd" "mux4bits" { Text "C:/Users/mpmig/ISEL/LSD/tp2/logic_module.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672845112379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:mux " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:mux\"" {  } { { "alu.vhd" "mux" { Text "C:/Users/mpmig/ISEL/LSD/tp2/alu.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672845112397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Flags ALU_Flags:flags " "Elaborating entity \"ALU_Flags\" for hierarchy \"ALU_Flags:flags\"" {  } { { "alu.vhd" "flags" { Text "C:/Users/mpmig/ISEL/LSD/tp2/alu.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672845112426 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "au0 au " "Node instance \"au0\" instantiates undefined entity \"au\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "alu.vhd" "au0" { Text "C:/Users/mpmig/ISEL/LSD/tp2/alu.vhd" 62 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1672845112445 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672845112710 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jan 04 15:11:52 2023 " "Processing ended: Wed Jan 04 15:11:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672845112710 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672845112710 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672845112710 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672845112710 ""}
