Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu May 11 14:32:05 2017
| Host         : i1A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_driver_timing_summary_routed.rpt -rpx vga_driver_timing_summary_routed.rpx
| Design       : vga_driver
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: CLK_1000HZ_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: CLK_25MHz_reg/Q (HIGH)

 There are 661 register/latch pins with no clock driven by root clock pin: CLK_divided_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1456 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.898        0.000                      0                  148        0.144        0.000                      0                  148        4.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.898        0.000                      0                  148        0.144        0.000                      0                  148        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 CLK_1000HzCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1000HzCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.684ns (25.625%)  route 1.985ns (74.375%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.295     4.174    CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CLK_1000HzCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.393     4.567 f  CLK_1000HzCount_reg[12]/Q
                         net (fo=2, routed)           0.595     5.162    CLK_1000HzCount_reg_n_0_[12]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.097     5.259 f  CLK_1000HzCount[16]_i_10/O
                         net (fo=1, routed)           0.276     5.535    CLK_1000HzCount[16]_i_10_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.097     5.632 f  CLK_1000HzCount[16]_i_9/O
                         net (fo=1, routed)           0.382     6.013    CLK_1000HzCount[16]_i_9_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.097     6.110 r  CLK_1000HzCount[16]_i_3/O
                         net (fo=17, routed)          0.733     6.843    CLK_1000HZ
    SLICE_X2Y17          FDRE                                         r  CLK_1000HzCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.195    13.921    CLK_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  CLK_1000HzCount_reg[13]/C
                         clock pessimism              0.229    14.150    
                         clock uncertainty           -0.035    14.115    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.373    13.742    CLK_1000HzCount_reg[13]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 CLK_1000HzCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1000HzCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.684ns (25.625%)  route 1.985ns (74.375%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.295     4.174    CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CLK_1000HzCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.393     4.567 f  CLK_1000HzCount_reg[12]/Q
                         net (fo=2, routed)           0.595     5.162    CLK_1000HzCount_reg_n_0_[12]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.097     5.259 f  CLK_1000HzCount[16]_i_10/O
                         net (fo=1, routed)           0.276     5.535    CLK_1000HzCount[16]_i_10_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.097     5.632 f  CLK_1000HzCount[16]_i_9/O
                         net (fo=1, routed)           0.382     6.013    CLK_1000HzCount[16]_i_9_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.097     6.110 r  CLK_1000HzCount[16]_i_3/O
                         net (fo=17, routed)          0.733     6.843    CLK_1000HZ
    SLICE_X2Y17          FDRE                                         r  CLK_1000HzCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.195    13.921    CLK_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  CLK_1000HzCount_reg[14]/C
                         clock pessimism              0.229    14.150    
                         clock uncertainty           -0.035    14.115    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.373    13.742    CLK_1000HzCount_reg[14]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 CLK_1000HzCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1000HzCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.684ns (25.625%)  route 1.985ns (74.375%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.295     4.174    CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CLK_1000HzCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.393     4.567 f  CLK_1000HzCount_reg[12]/Q
                         net (fo=2, routed)           0.595     5.162    CLK_1000HzCount_reg_n_0_[12]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.097     5.259 f  CLK_1000HzCount[16]_i_10/O
                         net (fo=1, routed)           0.276     5.535    CLK_1000HzCount[16]_i_10_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.097     5.632 f  CLK_1000HzCount[16]_i_9/O
                         net (fo=1, routed)           0.382     6.013    CLK_1000HzCount[16]_i_9_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.097     6.110 r  CLK_1000HzCount[16]_i_3/O
                         net (fo=17, routed)          0.733     6.843    CLK_1000HZ
    SLICE_X2Y17          FDRE                                         r  CLK_1000HzCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.195    13.921    CLK_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  CLK_1000HzCount_reg[15]/C
                         clock pessimism              0.229    14.150    
                         clock uncertainty           -0.035    14.115    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.373    13.742    CLK_1000HzCount_reg[15]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 CLK_1000HzCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1000HzCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.684ns (25.625%)  route 1.985ns (74.375%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 13.921 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.295     4.174    CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CLK_1000HzCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.393     4.567 f  CLK_1000HzCount_reg[12]/Q
                         net (fo=2, routed)           0.595     5.162    CLK_1000HzCount_reg_n_0_[12]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.097     5.259 f  CLK_1000HzCount[16]_i_10/O
                         net (fo=1, routed)           0.276     5.535    CLK_1000HzCount[16]_i_10_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.097     5.632 f  CLK_1000HzCount[16]_i_9/O
                         net (fo=1, routed)           0.382     6.013    CLK_1000HzCount[16]_i_9_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.097     6.110 r  CLK_1000HzCount[16]_i_3/O
                         net (fo=17, routed)          0.733     6.843    CLK_1000HZ
    SLICE_X2Y17          FDRE                                         r  CLK_1000HzCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.195    13.921    CLK_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  CLK_1000HzCount_reg[16]/C
                         clock pessimism              0.229    14.150    
                         clock uncertainty           -0.035    14.115    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.373    13.742    CLK_1000HzCount_reg[16]
  -------------------------------------------------------------------
                         required time                         13.742    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 CLK_1000HzCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1000HZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.781ns (25.889%)  route 2.236ns (74.111%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.295     4.174    CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CLK_1000HzCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.393     4.567 f  CLK_1000HzCount_reg[12]/Q
                         net (fo=2, routed)           0.595     5.162    CLK_1000HzCount_reg_n_0_[12]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.097     5.259 f  CLK_1000HzCount[16]_i_10/O
                         net (fo=1, routed)           0.276     5.535    CLK_1000HzCount[16]_i_10_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.097     5.632 f  CLK_1000HzCount[16]_i_9/O
                         net (fo=1, routed)           0.382     6.013    CLK_1000HzCount[16]_i_9_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.097     6.110 r  CLK_1000HzCount[16]_i_3/O
                         net (fo=17, routed)          0.983     7.094    CLK_1000HZ
    SLICE_X3Y18          LUT2 (Prop_lut2_I0_O)        0.097     7.191 r  CLK_1000HZ_i_1/O
                         net (fo=1, routed)           0.000     7.191    CLK_1000HZ_i_1_n_0
    SLICE_X3Y18          FDRE                                         r  CLK_1000HZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.194    13.920    CLK_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  CLK_1000HZ_reg/C
                         clock pessimism              0.229    14.149    
                         clock uncertainty           -0.035    14.114    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)        0.030    14.144    CLK_1000HZ_reg
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  6.953    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 Clk_2000hzCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_2000hzCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.632ns (23.983%)  route 2.003ns (76.017%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.286     4.165    CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  Clk_2000hzCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.341     4.506 f  Clk_2000hzCount_reg[12]/Q
                         net (fo=2, routed)           0.615     5.121    Clk_2000hzCount_reg_n_0_[12]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.097     5.218 f  Clk_2000hzCount[15]_i_9/O
                         net (fo=1, routed)           0.206     5.423    Clk_2000hzCount[15]_i_9_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.097     5.520 f  Clk_2000hzCount[15]_i_8/O
                         net (fo=1, routed)           0.594     6.114    Clk_2000hzCount[15]_i_8_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.097     6.211 r  Clk_2000hzCount[15]_i_3/O
                         net (fo=16, routed)          0.589     6.800    CLK_div_2000Hz
    SLICE_X3Y24          FDRE                                         r  Clk_2000hzCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.187    13.913    CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Clk_2000hzCount_reg[13]/C
                         clock pessimism              0.229    14.142    
                         clock uncertainty           -0.035    14.107    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.314    13.793    Clk_2000hzCount_reg[13]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 Clk_2000hzCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_2000hzCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.632ns (23.983%)  route 2.003ns (76.017%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.286     4.165    CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  Clk_2000hzCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.341     4.506 f  Clk_2000hzCount_reg[12]/Q
                         net (fo=2, routed)           0.615     5.121    Clk_2000hzCount_reg_n_0_[12]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.097     5.218 f  Clk_2000hzCount[15]_i_9/O
                         net (fo=1, routed)           0.206     5.423    Clk_2000hzCount[15]_i_9_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.097     5.520 f  Clk_2000hzCount[15]_i_8/O
                         net (fo=1, routed)           0.594     6.114    Clk_2000hzCount[15]_i_8_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.097     6.211 r  Clk_2000hzCount[15]_i_3/O
                         net (fo=16, routed)          0.589     6.800    CLK_div_2000Hz
    SLICE_X3Y24          FDRE                                         r  Clk_2000hzCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.187    13.913    CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Clk_2000hzCount_reg[14]/C
                         clock pessimism              0.229    14.142    
                         clock uncertainty           -0.035    14.107    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.314    13.793    Clk_2000hzCount_reg[14]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 Clk_2000hzCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_2000hzCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.632ns (23.983%)  route 2.003ns (76.017%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 13.913 - 10.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.286     4.165    CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  Clk_2000hzCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.341     4.506 f  Clk_2000hzCount_reg[12]/Q
                         net (fo=2, routed)           0.615     5.121    Clk_2000hzCount_reg_n_0_[12]
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.097     5.218 f  Clk_2000hzCount[15]_i_9/O
                         net (fo=1, routed)           0.206     5.423    Clk_2000hzCount[15]_i_9_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.097     5.520 f  Clk_2000hzCount[15]_i_8/O
                         net (fo=1, routed)           0.594     6.114    Clk_2000hzCount[15]_i_8_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.097     6.211 r  Clk_2000hzCount[15]_i_3/O
                         net (fo=16, routed)          0.589     6.800    CLK_div_2000Hz
    SLICE_X3Y24          FDRE                                         r  Clk_2000hzCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.187    13.913    CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  Clk_2000hzCount_reg[15]/C
                         clock pessimism              0.229    14.142    
                         clock uncertainty           -0.035    14.107    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.314    13.793    Clk_2000hzCount_reg[15]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 CLK_1000HzCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1000HzCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.684ns (26.614%)  route 1.886ns (73.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.295     4.174    CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CLK_1000HzCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.393     4.567 f  CLK_1000HzCount_reg[12]/Q
                         net (fo=2, routed)           0.595     5.162    CLK_1000HzCount_reg_n_0_[12]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.097     5.259 f  CLK_1000HzCount[16]_i_10/O
                         net (fo=1, routed)           0.276     5.535    CLK_1000HzCount[16]_i_10_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.097     5.632 f  CLK_1000HzCount[16]_i_9/O
                         net (fo=1, routed)           0.382     6.013    CLK_1000HzCount[16]_i_9_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.097     6.110 r  CLK_1000HzCount[16]_i_3/O
                         net (fo=17, routed)          0.634     6.744    CLK_1000HZ
    SLICE_X2Y16          FDRE                                         r  CLK_1000HzCount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.196    13.922    CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CLK_1000HzCount_reg[10]/C
                         clock pessimism              0.252    14.174    
                         clock uncertainty           -0.035    14.139    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.373    13.766    CLK_1000HzCount_reg[10]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 CLK_1000HzCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1000HzCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.684ns (26.614%)  route 1.886ns (73.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.295     4.174    CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CLK_1000HzCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.393     4.567 f  CLK_1000HzCount_reg[12]/Q
                         net (fo=2, routed)           0.595     5.162    CLK_1000HzCount_reg_n_0_[12]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.097     5.259 f  CLK_1000HzCount[16]_i_10/O
                         net (fo=1, routed)           0.276     5.535    CLK_1000HzCount[16]_i_10_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.097     5.632 f  CLK_1000HzCount[16]_i_9/O
                         net (fo=1, routed)           0.382     6.013    CLK_1000HzCount[16]_i_9_n_0
    SLICE_X3Y14          LUT6 (Prop_lut6_I5_O)        0.097     6.110 r  CLK_1000HzCount[16]_i_3/O
                         net (fo=17, routed)          0.634     6.744    CLK_1000HZ
    SLICE_X2Y16          FDRE                                         r  CLK_1000HzCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.196    13.922    CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  CLK_1000HzCount_reg[11]/C
                         clock pessimism              0.252    14.174    
                         clock uncertainty           -0.035    14.139    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.373    13.766    CLK_1000HzCount_reg[11]
  -------------------------------------------------------------------
                         required time                         13.766    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  7.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 CLK_div_250Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.339%)  route 0.078ns (35.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  CLK_div_250Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CLK_div_250Hz_reg/Q
                         net (fo=3, routed)           0.078     1.690    CLK_div_250Hz_reg_n_0
    SLICE_X1Y18          FDRE                                         r  led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.857     1.984    CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  led1_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.075     1.546    led1_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK_1000HZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.921%)  route 0.131ns (48.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  CLK_1000HZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CLK_1000HZ_reg/Q
                         net (fo=17, routed)          0.131     1.743    CLK_1000HZ_reg_n_0
    SLICE_X2Y19          FDRE                                         r  led3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     1.983    CLK_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  led3_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.059     1.543    led3_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 CLK_div_500Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_div_500Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.944%)  route 0.165ns (44.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  CLK_div_500Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  CLK_div_500Hz_reg/Q
                         net (fo=3, routed)           0.165     1.797    CLK_div_500Hz_reg_n_0
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     1.842 r  CLK_div_500Hz_i_1/O
                         net (fo=1, routed)           0.000     1.842    CLK_div_500Hz_i_1_n_0
    SLICE_X2Y22          FDRE                                         r  CLK_div_500Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.853     1.980    CLK_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  CLK_div_500Hz_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y22          FDRE (Hold_fdre_C_D)         0.121     1.589    CLK_div_500Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 CLK_1000HzCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1000HzCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.703%)  route 0.119ns (30.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  CLK_1000HzCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  CLK_1000HzCount_reg[3]/Q
                         net (fo=2, routed)           0.119     1.757    CLK_1000HzCount_reg_n_0_[3]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  CLK_1000HzCount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    CLK_1000HzCount_reg[4]_i_1_n_5
    SLICE_X2Y14          FDRE                                         r  CLK_1000HzCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  CLK_1000HzCount_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134     1.608    CLK_1000HzCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Clk_500hzCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_500hzCount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  Clk_500hzCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Clk_500hzCount_reg[12]/Q
                         net (fo=2, routed)           0.115     1.723    Clk_500hzCount_reg_n_0_[12]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  Clk_500hzCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    Clk_500hzCount_reg[12]_i_1_n_4
    SLICE_X1Y23          FDRE                                         r  Clk_500hzCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.978    CLK_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  Clk_500hzCount_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    Clk_500hzCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Clk_500hzCount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_500hzCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  Clk_500hzCount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Clk_500hzCount_reg[16]/Q
                         net (fo=2, routed)           0.115     1.722    Clk_500hzCount_reg_n_0_[16]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  Clk_500hzCount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    Clk_500hzCount_reg[16]_i_1_n_4
    SLICE_X1Y24          FDRE                                         r  Clk_500hzCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.850     1.977    CLK_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  Clk_500hzCount_reg[16]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    Clk_500hzCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Clk_500hzCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_500hzCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  Clk_500hzCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Clk_500hzCount_reg[4]/Q
                         net (fo=2, routed)           0.115     1.725    Clk_500hzCount_reg_n_0_[4]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  Clk_500hzCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    Clk_500hzCount_reg[4]_i_1_n_4
    SLICE_X1Y21          FDRE                                         r  Clk_500hzCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     1.981    CLK_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  Clk_500hzCount_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    Clk_500hzCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Clk_500hzCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_500hzCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  Clk_500hzCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Clk_500hzCount_reg[8]/Q
                         net (fo=2, routed)           0.115     1.725    Clk_500hzCount_reg_n_0_[8]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  Clk_500hzCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    Clk_500hzCount_reg[8]_i_1_n_4
    SLICE_X1Y22          FDRE                                         r  Clk_500hzCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.853     1.980    CLK_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  Clk_500hzCount_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    Clk_500hzCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clk_2000hzCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_2000hzCount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  Clk_2000hzCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Clk_2000hzCount_reg[12]/Q
                         net (fo=2, routed)           0.117     1.724    Clk_2000hzCount_reg_n_0_[12]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  Clk_2000hzCount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    Clk_2000hzCount_reg[12]_i_1_n_4
    SLICE_X3Y23          FDRE                                         r  Clk_2000hzCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.978    CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  Clk_2000hzCount_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    Clk_2000hzCount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Clk_2000hzCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_2000hzCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  Clk_2000hzCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Clk_2000hzCount_reg[4]/Q
                         net (fo=2, routed)           0.117     1.726    Clk_2000hzCount_reg_n_0_[4]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  Clk_2000hzCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    Clk_2000hzCount_reg[4]_i_1_n_4
    SLICE_X3Y21          FDRE                                         r  Clk_2000hzCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     1.981    CLK_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  Clk_2000hzCount_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    Clk_2000hzCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    CLK_1000HZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    CLK_1000HzCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    CLK_1000HzCount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    CLK_1000HzCount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    CLK_1000HzCount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    CLK_1000HzCount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    CLK_1000HzCount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    CLK_1000HzCount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    Clk_250hzCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    CLK_1000HZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    CLK_1000HzCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    CLK_1000HzCount_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    CLK_1000HzCount_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    CLK_1000HzCount_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    CLK_1000HzCount_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    CLK_1000HzCount_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Clk_250hzCount_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Clk_250hzCount_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Clk_250hzCount_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y14    CLK_1000HzCount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    CLK_1000HzCount_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    CLK_1000HzCount_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    CLK_1000HzCount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Clk_250hzCount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Clk_250hzCount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Clk_250hzCount_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Clk_250hzCount_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Clk_250hzCount_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Clk_250hzCount_reg[6]/C



