<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MainModule.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MainModule.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MainModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MainModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MainModule.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MainModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MainModule.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MainModule.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MainModule.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MainModule.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MainModule.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainModule.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MainModule.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MainModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MainModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MainModule.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MainModule.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MainModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainModule_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MainModule_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MainModule_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MainModule_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MainModule_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MainModule_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainModule_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainModule_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MainModule_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MainModule_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainModule_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainModule_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MainModule_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MainModule_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainModule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RobotTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RobotTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RobotTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="smartpreview.twr"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1462207905" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1462207905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463501108" xil_pn:in_ck="-6136687841803891293" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1463501108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUControlUnit.vhd"/>
      <outfile xil_pn:name="ALUDataTypes.vhd"/>
      <outfile xil_pn:name="ALUPackage.vhd"/>
      <outfile xil_pn:name="AndGate.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="DEC_5x32.vhd"/>
      <outfile xil_pn:name="DataMemory.vhd"/>
      <outfile xil_pn:name="InstructionMemory.vhd"/>
      <outfile xil_pn:name="MUX_2x1.vhd"/>
      <outfile xil_pn:name="MUX_2x1_5.vhd"/>
      <outfile xil_pn:name="MUX_32x1.vhd"/>
      <outfile xil_pn:name="MUX_4x1.vhd"/>
      <outfile xil_pn:name="MainModule.vhd"/>
      <outfile xil_pn:name="MainModulePackage.vhd"/>
      <outfile xil_pn:name="OneBitALU.vhd"/>
      <outfile xil_pn:name="OneBitAdder.vhd"/>
      <outfile xil_pn:name="OrGate.vhd"/>
      <outfile xil_pn:name="PC_reg.vhd"/>
      <outfile xil_pn:name="REG32.vhd"/>
      <outfile xil_pn:name="RegFileDataTypes.vhd"/>
      <outfile xil_pn:name="RegFilePackage.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RobotTest.vhd"/>
      <outfile xil_pn:name="SignExtend.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1462208199" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7292815842491500228" xil_pn:start_ts="1462208199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462208199" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3354939907139023208" xil_pn:start_ts="1462208199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462207905" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-850368790715888965" xil_pn:start_ts="1462207905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463501108" xil_pn:in_ck="-6136687841803891293" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1463501108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUControlUnit.vhd"/>
      <outfile xil_pn:name="ALUDataTypes.vhd"/>
      <outfile xil_pn:name="ALUPackage.vhd"/>
      <outfile xil_pn:name="AndGate.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="DEC_5x32.vhd"/>
      <outfile xil_pn:name="DataMemory.vhd"/>
      <outfile xil_pn:name="InstructionMemory.vhd"/>
      <outfile xil_pn:name="MUX_2x1.vhd"/>
      <outfile xil_pn:name="MUX_2x1_5.vhd"/>
      <outfile xil_pn:name="MUX_32x1.vhd"/>
      <outfile xil_pn:name="MUX_4x1.vhd"/>
      <outfile xil_pn:name="MainModule.vhd"/>
      <outfile xil_pn:name="MainModulePackage.vhd"/>
      <outfile xil_pn:name="OneBitALU.vhd"/>
      <outfile xil_pn:name="OneBitAdder.vhd"/>
      <outfile xil_pn:name="OrGate.vhd"/>
      <outfile xil_pn:name="PC_reg.vhd"/>
      <outfile xil_pn:name="REG32.vhd"/>
      <outfile xil_pn:name="RegFileDataTypes.vhd"/>
      <outfile xil_pn:name="RegFilePackage.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RobotTest.vhd"/>
      <outfile xil_pn:name="SignExtend.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1463501508" xil_pn:in_ck="-6136687841803891293" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7292487961338460535" xil_pn:start_ts="1463501499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RobotTest_beh.prj"/>
      <outfile xil_pn:name="RobotTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1463501508" xil_pn:in_ck="4074310909806555285" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6984702111405928598" xil_pn:start_ts="1463501508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RobotTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1462208002" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1462208001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462208002" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8805912631308030074" xil_pn:start_ts="1462208002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462208002" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-850368790715888965" xil_pn:start_ts="1462208002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462208002" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1462208002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462208002" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3744874639009599410" xil_pn:start_ts="1462208002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462208002" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1462208002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1462208002" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8282245865260975163" xil_pn:start_ts="1462208002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463501308" xil_pn:in_ck="6085794111745179053" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="598746285773921519" xil_pn:start_ts="1463501189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MainModule.lso"/>
      <outfile xil_pn:name="MainModule.ngc"/>
      <outfile xil_pn:name="MainModule.ngr"/>
      <outfile xil_pn:name="MainModule.prj"/>
      <outfile xil_pn:name="MainModule.stx"/>
      <outfile xil_pn:name="MainModule.syr"/>
      <outfile xil_pn:name="MainModule.xst"/>
      <outfile xil_pn:name="MainModule_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1462208019" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2101622604095161539" xil_pn:start_ts="1462208019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1463500853" xil_pn:in_ck="-3400164085338301871" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5517394521190398013" xil_pn:start_ts="1463500833">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="MainModule.bld"/>
      <outfile xil_pn:name="MainModule.ngd"/>
      <outfile xil_pn:name="MainModule_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1463501042" xil_pn:in_ck="-3400164085338301870" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="3373610943407121171" xil_pn:start_ts="1463500853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MainModule.pcf"/>
      <outfile xil_pn:name="MainModule_map.map"/>
      <outfile xil_pn:name="MainModule_map.mrp"/>
      <outfile xil_pn:name="MainModule_map.ncd"/>
      <outfile xil_pn:name="MainModule_map.ngm"/>
      <outfile xil_pn:name="MainModule_map.xrpt"/>
      <outfile xil_pn:name="MainModule_summary.xml"/>
      <outfile xil_pn:name="MainModule_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1463501356" xil_pn:in_ck="3135057994517856875" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8066324139983898644" xil_pn:start_ts="1463501134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MainModule.ncd"/>
      <outfile xil_pn:name="MainModule.pad"/>
      <outfile xil_pn:name="MainModule.par"/>
      <outfile xil_pn:name="MainModule.ptwx"/>
      <outfile xil_pn:name="MainModule.unroutes"/>
      <outfile xil_pn:name="MainModule.xpi"/>
      <outfile xil_pn:name="MainModule_pad.csv"/>
      <outfile xil_pn:name="MainModule_pad.txt"/>
      <outfile xil_pn:name="MainModule_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:name="TRAN_postRouteTrce">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
