<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PS2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="kb_monitor.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="kb_monitor.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="kb_monitor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="kb_monitor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="kb_monitor.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="kb_monitor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="kb_monitor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="kb_monitor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="kb_monitor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="kb_monitor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="kb_monitor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="kb_monitor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="kb_monitor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="kb_monitor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="kb_monitor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="kb_monitor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="kb_monitor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="kb_monitor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="kb_monitor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="kb_monitor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="kb_monitor.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="kb_monitor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="kb_monitor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="kb_monitor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="kb_monitor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="kb_monitor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="kb_monitor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="kb_monitor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="kb_monitor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="kb_monitor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="kb_monitor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="kb_monitor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="kb_monitor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="kb_monitor_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="kb_monitor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="kb_monitor_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="kb_monitor_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="kb_monitor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1557063921" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1557063921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557063921" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6182692489574441833" xil_pn:start_ts="1557063921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557063921" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1553133638958384424" xil_pn:start_ts="1557063921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557063921" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1557063921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557063921" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5717989412033842667" xil_pn:start_ts="1557063921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557063921" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1557063921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557063921" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7232831937448163618" xil_pn:start_ts="1557063921">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557068418" xil_pn:in_ck="3789158556682988641" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4562669974642335897" xil_pn:start_ts="1557068402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="kb_monitor.lso"/>
      <outfile xil_pn:name="kb_monitor.ngc"/>
      <outfile xil_pn:name="kb_monitor.ngr"/>
      <outfile xil_pn:name="kb_monitor.prj"/>
      <outfile xil_pn:name="kb_monitor.stx"/>
      <outfile xil_pn:name="kb_monitor.syr"/>
      <outfile xil_pn:name="kb_monitor.xst"/>
      <outfile xil_pn:name="kb_monitor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1557069031" xil_pn:in_ck="4765628541" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767553563637301270" xil_pn:start_ts="1557069031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557069042" xil_pn:in_ck="1091482147570099991" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7287298039487416882" xil_pn:start_ts="1557069031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="kb_monitor.bld"/>
      <outfile xil_pn:name="kb_monitor.ngd"/>
      <outfile xil_pn:name="kb_monitor_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1557069062" xil_pn:in_ck="1091482148861567960" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1557069042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="kb_monitor.pcf"/>
      <outfile xil_pn:name="kb_monitor_map.map"/>
      <outfile xil_pn:name="kb_monitor_map.mrp"/>
      <outfile xil_pn:name="kb_monitor_map.ncd"/>
      <outfile xil_pn:name="kb_monitor_map.ngm"/>
      <outfile xil_pn:name="kb_monitor_map.xrpt"/>
      <outfile xil_pn:name="kb_monitor_summary.xml"/>
      <outfile xil_pn:name="kb_monitor_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1557069088" xil_pn:in_ck="5366397898873575217" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1557069062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="kb_monitor.ncd"/>
      <outfile xil_pn:name="kb_monitor.pad"/>
      <outfile xil_pn:name="kb_monitor.par"/>
      <outfile xil_pn:name="kb_monitor.ptwx"/>
      <outfile xil_pn:name="kb_monitor.unroutes"/>
      <outfile xil_pn:name="kb_monitor.xpi"/>
      <outfile xil_pn:name="kb_monitor_pad.csv"/>
      <outfile xil_pn:name="kb_monitor_pad.txt"/>
      <outfile xil_pn:name="kb_monitor_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1557069102" xil_pn:in_ck="7212746824791786135" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1557069088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="kb_monitor.bgn"/>
      <outfile xil_pn:name="kb_monitor.bit"/>
      <outfile xil_pn:name="kb_monitor.drc"/>
      <outfile xil_pn:name="kb_monitor.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1557069150" xil_pn:in_ck="7212746824791773281" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1557069149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557069088" xil_pn:in_ck="1091481978387796052" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1557069078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="kb_monitor.twr"/>
      <outfile xil_pn:name="kb_monitor.twx"/>
    </transform>
  </transforms>

</generated_project>
