{"Source Block": ["hdl/library/xilinx/common/ad_data_in.v@184:202@HdlStmIf", "  endgenerate\n\n  // iddr\n\n  generate\n  if ((FPGA_TECHNOLOGY == ULTRASCALE) || (FPGA_TECHNOLOGY == ULTRASCALE_PLUS)) begin\n  IDDRE1 #(.DDR_CLK_EDGE (IDDR_CLK_EDGE)) i_rx_data_iddr (\n    .R (1'b0),\n    .C (rx_clk),\n    .CB (~rx_clk),\n    .D (rx_data_idelay_s),\n    .Q1 (rx_data_p),\n    .Q2 (rx_data_n));\n  end\n  endgenerate\n\n  generate\n  if (FPGA_TECHNOLOGY == SEVEN_SERIES) begin\n  IDDR #(.DDR_CLK_EDGE (IDDR_CLK_EDGE)) i_rx_data_iddr (\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[190, "  IDDRE1 #(.DDR_CLK_EDGE (IDDR_CLK_EDGE)) i_rx_data_iddr (\n"], [191, "    .R (1'b0),\n"], [192, "    .C (rx_clk),\n"], [193, "    .CB (~rx_clk),\n"], [194, "    .D (rx_data_idelay_s),\n"], [195, "    .Q1 (rx_data_p),\n"], [196, "    .Q2 (rx_data_n));\n"]], "Add": [[196, "    IDDRE1 #(\n"], [196, "      .DDR_CLK_EDGE (IDDR_CLK_EDGE)\n"], [196, "    ) i_rx_data_iddr (\n"], [196, "      .R (1'b0),\n"], [196, "      .C (rx_clk),\n"], [196, "      .CB (~rx_clk),\n"], [196, "      .D (rx_data_idelay_s),\n"], [196, "      .Q1 (rx_data_p),\n"], [196, "      .Q2 (rx_data_n));\n"]]}}