0.7
2020.2
May 22 2024
19:03:11
F:/my@VLSI course/verilog/code/ram_single_port/ram_single_port.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
F:/my@VLSI course/verilog/code/ram_single_port/ram_single_port.srcs/sources_1/new/ram_single_port.v,1730539132,verilog,,,,ram_single_port,,,,,,,,
