
Perfil_Trapezoidal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010a84  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000650  08010c28  08010c28  00011c28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011278  08011278  000132c8  2**0
                  CONTENTS
  4 .ARM          00000008  08011278  08011278  00012278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011280  08011280  000132c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011280  08011280  00012280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011284  08011284  00012284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c8  20000000  08011288  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000068d8  200002c8  08011550  000132c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006ba0  08011550  00013ba0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000132c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bca3  00000000  00000000  000132f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c2d  00000000  00000000  0002ef9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001920  00000000  00000000  00033bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001309  00000000  00000000  000354e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cdb3  00000000  00000000  000367f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000207d2  00000000  00000000  000535a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a674a  00000000  00000000  00073d76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011a4c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b58  00000000  00000000  0011a504  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  0012205c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002c8 	.word	0x200002c8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010c0c 	.word	0x08010c0c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002cc 	.word	0x200002cc
 80001dc:	08010c0c 	.word	0x08010c0c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <ADC_Init_Custom>:
 *      Author: CamiloA
 */
#include "main.h"
#include "adc_custom.h"

void ADC_Init_Custom(ADC_HandleTypeDef *use_hadc){
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]


	use_hadc->Instance = ADC1;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	4a19      	ldr	r2, [pc, #100]	@ (8001064 <ADC_Init_Custom+0x70>)
 8001000:	601a      	str	r2, [r3, #0]
	use_hadc->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001008:	605a      	str	r2, [r3, #4]
	use_hadc->Init.Resolution = ADC_RESOLUTION_12B;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2200      	movs	r2, #0
 800100e:	609a      	str	r2, [r3, #8]
	use_hadc->Init.ScanConvMode = DISABLE;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2200      	movs	r2, #0
 8001014:	611a      	str	r2, [r3, #16]
	use_hadc->Init.ContinuousConvMode = DISABLE;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2200      	movs	r2, #0
 800101a:	761a      	strb	r2, [r3, #24]
	use_hadc->Init.DiscontinuousConvMode = DISABLE;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2200      	movs	r2, #0
 8001020:	f883 2020 	strb.w	r2, [r3, #32]
	use_hadc->Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2200      	movs	r2, #0
 8001028:	62da      	str	r2, [r3, #44]	@ 0x2c
	use_hadc->Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4a0e      	ldr	r2, [pc, #56]	@ (8001068 <ADC_Init_Custom+0x74>)
 800102e:	629a      	str	r2, [r3, #40]	@ 0x28
	use_hadc->Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	60da      	str	r2, [r3, #12]
	use_hadc->Init.NbrOfConversion = 1;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2201      	movs	r2, #1
 800103a:	61da      	str	r2, [r3, #28]
	use_hadc->Init.DMAContinuousRequests = DISABLE;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2200      	movs	r2, #0
 8001040:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	use_hadc->Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2201      	movs	r2, #1
 8001048:	615a      	str	r2, [r3, #20]
	   if (HAL_ADC_Init(use_hadc) != HAL_OK)
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f002 f98a 	bl	8003364 <HAL_ADC_Init>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <ADC_Init_Custom+0x66>
	   {
	     Error_Handler();
 8001056:	f001 fded 	bl	8002c34 <Error_Handler>
	   }
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40012000 	.word	0x40012000
 8001068:	0f000001 	.word	0x0f000001

0800106c <ADC_SelectCH>:

//Parametro para seleccionar el canal:
//ADC_CHANNEL_0
uint32_t ADC_SelectCH(ADC_HandleTypeDef *use_hadc, uint32_t Channel){
 800106c:	b580      	push	{r7, lr}
 800106e:	b088      	sub	sp, #32
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	6039      	str	r1, [r7, #0]

	ADC_ChannelConfTypeDef sConfig = {0};
 8001076:	f107 030c 	add.w	r3, r7, #12
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	60da      	str	r2, [r3, #12]
	uint32_t result;

	sConfig.Channel = Channel;
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = 1;
 8001088:	2301      	movs	r3, #1
 800108a:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
	if (HAL_ADC_ConfigChannel(use_hadc, &sConfig) != HAL_OK)
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	4619      	mov	r1, r3
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f002 fb28 	bl	80036ec <HAL_ADC_ConfigChannel>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <ADC_SelectCH+0x3a>
	{
	Error_Handler();
 80010a2:	f001 fdc7 	bl	8002c34 <Error_Handler>
	}

	HAL_ADC_Start(use_hadc);
 80010a6:	6878      	ldr	r0, [r7, #4]
 80010a8:	f002 f9a0 	bl	80033ec <HAL_ADC_Start>
	HAL_ADC_PollForConversion(use_hadc, HAL_MAX_DELAY);
 80010ac:	f04f 31ff 	mov.w	r1, #4294967295
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f002 fa82 	bl	80035ba <HAL_ADC_PollForConversion>
	result= HAL_ADC_GetValue(use_hadc);
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f002 fb0a 	bl	80036d0 <HAL_ADC_GetValue>
 80010bc:	61f8      	str	r0, [r7, #28]
	HAL_ADC_Stop(use_hadc);
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f002 fa48 	bl	8003554 <HAL_ADC_Stop>
	return result;
 80010c4:	69fb      	ldr	r3, [r7, #28]
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3720      	adds	r7, #32
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
	...

080010d0 <ades_motordc_getpwm>:
 *      Author: jandr
 */

#include "ades_motordc.h"

float ades_motordc_getpwm(float speed){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	ed87 0a01 	vstr	s0, [r7, #4]
	float Voltage = ((1.00/181.67) * speed) + 0.258;
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f7ff fa3c 	bl	8000558 <__aeabi_f2d>
 80010e0:	a31c      	add	r3, pc, #112	@ (adr r3, 8001154 <ades_motordc_getpwm+0x84>)
 80010e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e6:	f7ff fa8f 	bl	8000608 <__aeabi_dmul>
 80010ea:	4602      	mov	r2, r0
 80010ec:	460b      	mov	r3, r1
 80010ee:	4610      	mov	r0, r2
 80010f0:	4619      	mov	r1, r3
 80010f2:	a31a      	add	r3, pc, #104	@ (adr r3, 800115c <ades_motordc_getpwm+0x8c>)
 80010f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f8:	f7ff f8d0 	bl	800029c <__adddf3>
 80010fc:	4602      	mov	r2, r0
 80010fe:	460b      	mov	r3, r1
 8001100:	4610      	mov	r0, r2
 8001102:	4619      	mov	r1, r3
 8001104:	f7ff fd78 	bl	8000bf8 <__aeabi_d2f>
 8001108:	4603      	mov	r3, r0
 800110a:	617b      	str	r3, [r7, #20]
	float DutyCycle = Voltage/7.11;
 800110c:	6978      	ldr	r0, [r7, #20]
 800110e:	f7ff fa23 	bl	8000558 <__aeabi_f2d>
 8001112:	a314      	add	r3, pc, #80	@ (adr r3, 8001164 <ades_motordc_getpwm+0x94>)
 8001114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001118:	f7ff fba0 	bl	800085c <__aeabi_ddiv>
 800111c:	4602      	mov	r2, r0
 800111e:	460b      	mov	r3, r1
 8001120:	4610      	mov	r0, r2
 8001122:	4619      	mov	r1, r3
 8001124:	f7ff fd68 	bl	8000bf8 <__aeabi_d2f>
 8001128:	4603      	mov	r3, r0
 800112a:	613b      	str	r3, [r7, #16]
	float ccr = 65535 * DutyCycle;
 800112c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001130:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001150 <ades_motordc_getpwm+0x80>
 8001134:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001138:	edc7 7a03 	vstr	s15, [r7, #12]
	return ccr;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	ee07 3a90 	vmov	s15, r3
}
 8001142:	eeb0 0a67 	vmov.f32	s0, s15
 8001146:	3718      	adds	r7, #24
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	f3af 8000 	nop.w
 8001150:	477fff00 	.word	0x477fff00
 8001154:	405b165d 	.word	0x405b165d
 8001158:	3f768bdf 	.word	0x3f768bdf
 800115c:	6e978d50 	.word	0x6e978d50
 8001160:	3fd08312 	.word	0x3fd08312
 8001164:	d70a3d71 	.word	0xd70a3d71
 8001168:	401c70a3 	.word	0x401c70a3
 800116c:	00000000 	.word	0x00000000

08001170 <ades_motordc_getpwm_angular>:

float ades_motordc_getpwm_angular(float speed){
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
 8001176:	ed87 0a01 	vstr	s0, [r7, #4]
	float Voltage = ((1.00/29.0) * speed) + 0.258;
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff f9ec 	bl	8000558 <__aeabi_f2d>
 8001180:	a31c      	add	r3, pc, #112	@ (adr r3, 80011f4 <ades_motordc_getpwm_angular+0x84>)
 8001182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001186:	f7ff fa3f 	bl	8000608 <__aeabi_dmul>
 800118a:	4602      	mov	r2, r0
 800118c:	460b      	mov	r3, r1
 800118e:	4610      	mov	r0, r2
 8001190:	4619      	mov	r1, r3
 8001192:	a31a      	add	r3, pc, #104	@ (adr r3, 80011fc <ades_motordc_getpwm_angular+0x8c>)
 8001194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001198:	f7ff f880 	bl	800029c <__adddf3>
 800119c:	4602      	mov	r2, r0
 800119e:	460b      	mov	r3, r1
 80011a0:	4610      	mov	r0, r2
 80011a2:	4619      	mov	r1, r3
 80011a4:	f7ff fd28 	bl	8000bf8 <__aeabi_d2f>
 80011a8:	4603      	mov	r3, r0
 80011aa:	617b      	str	r3, [r7, #20]
	float DutyCycle = Voltage/7.11;
 80011ac:	6978      	ldr	r0, [r7, #20]
 80011ae:	f7ff f9d3 	bl	8000558 <__aeabi_f2d>
 80011b2:	a314      	add	r3, pc, #80	@ (adr r3, 8001204 <ades_motordc_getpwm_angular+0x94>)
 80011b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b8:	f7ff fb50 	bl	800085c <__aeabi_ddiv>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	4610      	mov	r0, r2
 80011c2:	4619      	mov	r1, r3
 80011c4:	f7ff fd18 	bl	8000bf8 <__aeabi_d2f>
 80011c8:	4603      	mov	r3, r0
 80011ca:	613b      	str	r3, [r7, #16]
	float ccr = 65535 * DutyCycle;
 80011cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80011d0:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80011f0 <ades_motordc_getpwm_angular+0x80>
 80011d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011d8:	edc7 7a03 	vstr	s15, [r7, #12]
	return ccr;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	ee07 3a90 	vmov	s15, r3
}
 80011e2:	eeb0 0a67 	vmov.f32	s0, s15
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	f3af 8000 	nop.w
 80011f0:	477fff00 	.word	0x477fff00
 80011f4:	611a7b96 	.word	0x611a7b96
 80011f8:	3fa1a7b9 	.word	0x3fa1a7b9
 80011fc:	6e978d50 	.word	0x6e978d50
 8001200:	3fd08312 	.word	0x3fd08312
 8001204:	d70a3d71 	.word	0xd70a3d71
 8001208:	401c70a3 	.word	0x401c70a3

0800120c <ades_motordc_set_motorR>:


void ades_motordc_set_motorR(int32_t ccr){
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
	if (ccr == 0){
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d10a      	bne.n	8001230 <ades_motordc_set_motorR+0x24>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2101      	movs	r1, #1
 800121e:	4812      	ldr	r0, [pc, #72]	@ (8001268 <ades_motordc_set_motorR+0x5c>)
 8001220:	f002 ff28 	bl	8004074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 8001224:	2200      	movs	r2, #0
 8001226:	2102      	movs	r1, #2
 8001228:	480f      	ldr	r0, [pc, #60]	@ (8001268 <ades_motordc_set_motorR+0x5c>)
 800122a:	f002 ff23 	bl	8004074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
	}else {
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
	}
}
 800122e:	e017      	b.n	8001260 <ades_motordc_set_motorR+0x54>
	}else if (ccr > 0)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	dd0a      	ble.n	800124c <ades_motordc_set_motorR+0x40>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 8001236:	2201      	movs	r2, #1
 8001238:	2101      	movs	r1, #1
 800123a:	480b      	ldr	r0, [pc, #44]	@ (8001268 <ades_motordc_set_motorR+0x5c>)
 800123c:	f002 ff1a 	bl	8004074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 0);
 8001240:	2200      	movs	r2, #0
 8001242:	2102      	movs	r1, #2
 8001244:	4808      	ldr	r0, [pc, #32]	@ (8001268 <ades_motordc_set_motorR+0x5c>)
 8001246:	f002 ff15 	bl	8004074 <HAL_GPIO_WritePin>
}
 800124a:	e009      	b.n	8001260 <ades_motordc_set_motorR+0x54>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 800124c:	2200      	movs	r2, #0
 800124e:	2101      	movs	r1, #1
 8001250:	4805      	ldr	r0, [pc, #20]	@ (8001268 <ades_motordc_set_motorR+0x5c>)
 8001252:	f002 ff0f 	bl	8004074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, 1);
 8001256:	2201      	movs	r2, #1
 8001258:	2102      	movs	r1, #2
 800125a:	4803      	ldr	r0, [pc, #12]	@ (8001268 <ades_motordc_set_motorR+0x5c>)
 800125c:	f002 ff0a 	bl	8004074 <HAL_GPIO_WritePin>
}
 8001260:	bf00      	nop
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40020000 	.word	0x40020000

0800126c <ades_motordc_set_motorL>:

void ades_motordc_set_motorL (int32_t ccr){
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
	if (ccr == 0){
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d10a      	bne.n	8001290 <ades_motordc_set_motorL+0x24>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 800127a:	2200      	movs	r2, #0
 800127c:	2102      	movs	r1, #2
 800127e:	4812      	ldr	r0, [pc, #72]	@ (80012c8 <ades_motordc_set_motorL+0x5c>)
 8001280:	f002 fef8 	bl	8004074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 8001284:	2200      	movs	r2, #0
 8001286:	2104      	movs	r1, #4
 8001288:	480f      	ldr	r0, [pc, #60]	@ (80012c8 <ades_motordc_set_motorL+0x5c>)
 800128a:	f002 fef3 	bl	8004074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
	}else {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
	}
}
 800128e:	e017      	b.n	80012c0 <ades_motordc_set_motorL+0x54>
	}else if (ccr > 0)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2b00      	cmp	r3, #0
 8001294:	dd0a      	ble.n	80012ac <ades_motordc_set_motorL+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8001296:	2201      	movs	r2, #1
 8001298:	2104      	movs	r1, #4
 800129a:	480b      	ldr	r0, [pc, #44]	@ (80012c8 <ades_motordc_set_motorL+0x5c>)
 800129c:	f002 feea 	bl	8004074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 80012a0:	2200      	movs	r2, #0
 80012a2:	2102      	movs	r1, #2
 80012a4:	4808      	ldr	r0, [pc, #32]	@ (80012c8 <ades_motordc_set_motorL+0x5c>)
 80012a6:	f002 fee5 	bl	8004074 <HAL_GPIO_WritePin>
}
 80012aa:	e009      	b.n	80012c0 <ades_motordc_set_motorL+0x54>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 80012ac:	2200      	movs	r2, #0
 80012ae:	2104      	movs	r1, #4
 80012b0:	4805      	ldr	r0, [pc, #20]	@ (80012c8 <ades_motordc_set_motorL+0x5c>)
 80012b2:	f002 fedf 	bl	8004074 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 80012b6:	2201      	movs	r2, #1
 80012b8:	2102      	movs	r1, #2
 80012ba:	4803      	ldr	r0, [pc, #12]	@ (80012c8 <ades_motordc_set_motorL+0x5c>)
 80012bc:	f002 feda 	bl	8004074 <HAL_GPIO_WritePin>
}
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40020400 	.word	0x40020400

080012cc <ades_ir_PowerDownAll>:

#include "ades_ir.h"

// tx driver

void ades_ir_PowerDownAll(void){
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 0);
 80012d0:	2200      	movs	r2, #0
 80012d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012d6:	480b      	ldr	r0, [pc, #44]	@ (8001304 <ades_ir_PowerDownAll+0x38>)
 80012d8:	f002 fecc 	bl	8004074 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 0);
 80012dc:	2200      	movs	r2, #0
 80012de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012e2:	4808      	ldr	r0, [pc, #32]	@ (8001304 <ades_ir_PowerDownAll+0x38>)
 80012e4:	f002 fec6 	bl	8004074 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 80012e8:	2200      	movs	r2, #0
 80012ea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80012ee:	4805      	ldr	r0, [pc, #20]	@ (8001304 <ades_ir_PowerDownAll+0x38>)
 80012f0:	f002 fec0 	bl	8004074 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);
 80012f4:	2200      	movs	r2, #0
 80012f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012fa:	4802      	ldr	r0, [pc, #8]	@ (8001304 <ades_ir_PowerDownAll+0x38>)
 80012fc:	f002 feba 	bl	8004074 <HAL_GPIO_WritePin>
}
 8001300:	bf00      	nop
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40020400 	.word	0x40020400

08001308 <ades_ir_PowerUp>:
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);
}

void ades_ir_PowerUp(uint8_t pin){
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	71fb      	strb	r3, [r7, #7]
	if(pin == 1) HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	2b01      	cmp	r3, #1
 8001316:	d105      	bne.n	8001324 <ades_ir_PowerUp+0x1c>
 8001318:	2201      	movs	r2, #1
 800131a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800131e:	4811      	ldr	r0, [pc, #68]	@ (8001364 <ades_ir_PowerUp+0x5c>)
 8001320:	f002 fea8 	bl	8004074 <HAL_GPIO_WritePin>
	if(pin == 2) HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, 1);
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	2b02      	cmp	r3, #2
 8001328:	d105      	bne.n	8001336 <ades_ir_PowerUp+0x2e>
 800132a:	2201      	movs	r2, #1
 800132c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001330:	480c      	ldr	r0, [pc, #48]	@ (8001364 <ades_ir_PowerUp+0x5c>)
 8001332:	f002 fe9f 	bl	8004074 <HAL_GPIO_WritePin>
	if(pin == 3) HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	2b03      	cmp	r3, #3
 800133a:	d105      	bne.n	8001348 <ades_ir_PowerUp+0x40>
 800133c:	2201      	movs	r2, #1
 800133e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001342:	4808      	ldr	r0, [pc, #32]	@ (8001364 <ades_ir_PowerUp+0x5c>)
 8001344:	f002 fe96 	bl	8004074 <HAL_GPIO_WritePin>
	if(pin == 4) HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 1);
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	2b04      	cmp	r3, #4
 800134c:	d105      	bne.n	800135a <ades_ir_PowerUp+0x52>
 800134e:	2201      	movs	r2, #1
 8001350:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001354:	4803      	ldr	r0, [pc, #12]	@ (8001364 <ades_ir_PowerUp+0x5c>)
 8001356:	f002 fe8d 	bl	8004074 <HAL_GPIO_WritePin>
}
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40020400 	.word	0x40020400

08001368 <interpolacion1>:

//interpolaciones

float interpolacion1(float dato){
 8001368:	b5b0      	push	{r4, r5, r7, lr}
 800136a:	b0ac      	sub	sp, #176	@ 0xb0
 800136c:	af00      	add	r7, sp, #0
 800136e:	ed87 0a01 	vstr	s0, [r7, #4]
	float y;
	float datos1[39] = {1356.0, 1230.0, 980.0, 783.0, 633.0, 494.0, 370.0, 298.0, 230.0, 189.0, 156.0, 128.0, 111.0, 94.0, 82.0, 70.0, 58.0, 50.0, 43.0, 39.89, 33.8, 30.14, 27.6, 23.9, 22.9, 19.7, 18.0, 15.0, 14.0, 12.8, 11.6, 10.6, 9.3, 8.8, 8.1, 7.6, 7.0, 6.2, 5.8};
 8001372:	4a51      	ldr	r2, [pc, #324]	@ (80014b8 <interpolacion1+0x150>)
 8001374:	f107 0308 	add.w	r3, r7, #8
 8001378:	4611      	mov	r1, r2
 800137a:	229c      	movs	r2, #156	@ 0x9c
 800137c:	4618      	mov	r0, r3
 800137e:	f00c f8ec 	bl	800d55a <memcpy>
	if(dato > datos1[0]) y = 5.0;
 8001382:	edd7 7a02 	vldr	s15, [r7, #8]
 8001386:	ed97 7a01 	vldr	s14, [r7, #4]
 800138a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800138e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001392:	dd02      	ble.n	800139a <interpolacion1+0x32>
 8001394:	4b49      	ldr	r3, [pc, #292]	@ (80014bc <interpolacion1+0x154>)
 8001396:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	for (int i = 1; i < 39; i ++){
 800139a:	2301      	movs	r3, #1
 800139c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80013a0:	e071      	b.n	8001486 <interpolacion1+0x11e>
		float m = (5.0)/(datos1[i] - datos1[i-1]);
 80013a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	33b0      	adds	r3, #176	@ 0xb0
 80013aa:	443b      	add	r3, r7
 80013ac:	3ba8      	subs	r3, #168	@ 0xa8
 80013ae:	ed93 7a00 	vldr	s14, [r3]
 80013b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80013b6:	3b01      	subs	r3, #1
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	33b0      	adds	r3, #176	@ 0xb0
 80013bc:	443b      	add	r3, r7
 80013be:	3ba8      	subs	r3, #168	@ 0xa8
 80013c0:	edd3 7a00 	vldr	s15, [r3]
 80013c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013c8:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80013cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013d0:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
		if (dato < datos1[i-1] && dato > datos1[i]) y = m*(dato - datos1[i-1]) + (float)(i)*5.0;
 80013d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80013d8:	3b01      	subs	r3, #1
 80013da:	009b      	lsls	r3, r3, #2
 80013dc:	33b0      	adds	r3, #176	@ 0xb0
 80013de:	443b      	add	r3, r7
 80013e0:	3ba8      	subs	r3, #168	@ 0xa8
 80013e2:	edd3 7a00 	vldr	s15, [r3]
 80013e6:	ed97 7a01 	vldr	s14, [r7, #4]
 80013ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f2:	d543      	bpl.n	800147c <interpolacion1+0x114>
 80013f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	33b0      	adds	r3, #176	@ 0xb0
 80013fc:	443b      	add	r3, r7
 80013fe:	3ba8      	subs	r3, #168	@ 0xa8
 8001400:	edd3 7a00 	vldr	s15, [r3]
 8001404:	ed97 7a01 	vldr	s14, [r7, #4]
 8001408:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800140c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001410:	dd34      	ble.n	800147c <interpolacion1+0x114>
 8001412:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001416:	3b01      	subs	r3, #1
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	33b0      	adds	r3, #176	@ 0xb0
 800141c:	443b      	add	r3, r7
 800141e:	3ba8      	subs	r3, #168	@ 0xa8
 8001420:	edd3 7a00 	vldr	s15, [r3]
 8001424:	ed97 7a01 	vldr	s14, [r7, #4]
 8001428:	ee37 7a67 	vsub.f32	s14, s14, s15
 800142c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001430:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001434:	ee17 0a90 	vmov	r0, s15
 8001438:	f7ff f88e 	bl	8000558 <__aeabi_f2d>
 800143c:	4604      	mov	r4, r0
 800143e:	460d      	mov	r5, r1
 8001440:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001444:	ee07 3a90 	vmov	s15, r3
 8001448:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800144c:	ee17 0a90 	vmov	r0, s15
 8001450:	f7ff f882 	bl	8000558 <__aeabi_f2d>
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	4b19      	ldr	r3, [pc, #100]	@ (80014c0 <interpolacion1+0x158>)
 800145a:	f7ff f8d5 	bl	8000608 <__aeabi_dmul>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	4620      	mov	r0, r4
 8001464:	4629      	mov	r1, r5
 8001466:	f7fe ff19 	bl	800029c <__adddf3>
 800146a:	4602      	mov	r2, r0
 800146c:	460b      	mov	r3, r1
 800146e:	4610      	mov	r0, r2
 8001470:	4619      	mov	r1, r3
 8001472:	f7ff fbc1 	bl	8000bf8 <__aeabi_d2f>
 8001476:	4603      	mov	r3, r0
 8001478:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	for (int i = 1; i < 39; i ++){
 800147c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001480:	3301      	adds	r3, #1
 8001482:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001486:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800148a:	2b26      	cmp	r3, #38	@ 0x26
 800148c:	dd89      	ble.n	80013a2 <interpolacion1+0x3a>
	}
	if (dato < datos1[38]) y = 200.0;
 800148e:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8001492:	ed97 7a01 	vldr	s14, [r7, #4]
 8001496:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800149a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149e:	d502      	bpl.n	80014a6 <interpolacion1+0x13e>
 80014a0:	4b08      	ldr	r3, [pc, #32]	@ (80014c4 <interpolacion1+0x15c>)
 80014a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	return y;
 80014a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80014aa:	ee07 3a90 	vmov	s15, r3
}
 80014ae:	eeb0 0a67 	vmov.f32	s0, s15
 80014b2:	37b0      	adds	r7, #176	@ 0xb0
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bdb0      	pop	{r4, r5, r7, pc}
 80014b8:	08010c28 	.word	0x08010c28
 80014bc:	40a00000 	.word	0x40a00000
 80014c0:	40140000 	.word	0x40140000
 80014c4:	43480000 	.word	0x43480000

080014c8 <interpolacion2>:

float interpolacion2(uint16_t dato){
 80014c8:	b5b0      	push	{r4, r5, r7, lr}
 80014ca:	b0aa      	sub	sp, #168	@ 0xa8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	80fb      	strh	r3, [r7, #6]
	float y;
	float datos2[37] = {1043.0, 970.0, 850.0, 743.0, 637.0, 555.0, 481.0, 422.0, 363.0, 322.0, 282.0, 250.0, 224.0, 201.0, 180.0, 162.0, 147.0, 135.0, 124.0, 113.0, 103.0, 94.0, 87.0, 80.0, 74.0, 68.0, 63.0, 58.0, 54.0, 50.0, 46.0, 43.0, 40.0, 37.0, 34.0, 32.0, 30.0};
 80014d2:	4a51      	ldr	r2, [pc, #324]	@ (8001618 <interpolacion2+0x150>)
 80014d4:	f107 0308 	add.w	r3, r7, #8
 80014d8:	4611      	mov	r1, r2
 80014da:	2294      	movs	r2, #148	@ 0x94
 80014dc:	4618      	mov	r0, r3
 80014de:	f00c f83c 	bl	800d55a <memcpy>
	for (int i = 1; i < 37; i ++){
 80014e2:	2301      	movs	r3, #1
 80014e4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80014e8:	e079      	b.n	80015de <interpolacion2+0x116>
		float m = (5.0/(datos2[i-1] - datos2[i]));
 80014ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80014ee:	3b01      	subs	r3, #1
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	33a8      	adds	r3, #168	@ 0xa8
 80014f4:	443b      	add	r3, r7
 80014f6:	3ba0      	subs	r3, #160	@ 0xa0
 80014f8:	ed93 7a00 	vldr	s14, [r3]
 80014fc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	33a8      	adds	r3, #168	@ 0xa8
 8001504:	443b      	add	r3, r7
 8001506:	3ba0      	subs	r3, #160	@ 0xa0
 8001508:	edd3 7a00 	vldr	s15, [r3]
 800150c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001510:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8001514:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001518:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
		if (dato < datos2[i-1] && dato > datos2[i]) y = m*(dato - datos2[i]) + (float)(i)*5.0;
 800151c:	88fb      	ldrh	r3, [r7, #6]
 800151e:	ee07 3a90 	vmov	s15, r3
 8001522:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001526:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800152a:	3b01      	subs	r3, #1
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	33a8      	adds	r3, #168	@ 0xa8
 8001530:	443b      	add	r3, r7
 8001532:	3ba0      	subs	r3, #160	@ 0xa0
 8001534:	edd3 7a00 	vldr	s15, [r3]
 8001538:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800153c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001540:	d548      	bpl.n	80015d4 <interpolacion2+0x10c>
 8001542:	88fb      	ldrh	r3, [r7, #6]
 8001544:	ee07 3a90 	vmov	s15, r3
 8001548:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800154c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	33a8      	adds	r3, #168	@ 0xa8
 8001554:	443b      	add	r3, r7
 8001556:	3ba0      	subs	r3, #160	@ 0xa0
 8001558:	edd3 7a00 	vldr	s15, [r3]
 800155c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001564:	dd36      	ble.n	80015d4 <interpolacion2+0x10c>
 8001566:	88fb      	ldrh	r3, [r7, #6]
 8001568:	ee07 3a90 	vmov	s15, r3
 800156c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001570:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	33a8      	adds	r3, #168	@ 0xa8
 8001578:	443b      	add	r3, r7
 800157a:	3ba0      	subs	r3, #160	@ 0xa0
 800157c:	edd3 7a00 	vldr	s15, [r3]
 8001580:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001584:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8001588:	ee67 7a27 	vmul.f32	s15, s14, s15
 800158c:	ee17 0a90 	vmov	r0, s15
 8001590:	f7fe ffe2 	bl	8000558 <__aeabi_f2d>
 8001594:	4604      	mov	r4, r0
 8001596:	460d      	mov	r5, r1
 8001598:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800159c:	ee07 3a90 	vmov	s15, r3
 80015a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015a4:	ee17 0a90 	vmov	r0, s15
 80015a8:	f7fe ffd6 	bl	8000558 <__aeabi_f2d>
 80015ac:	f04f 0200 	mov.w	r2, #0
 80015b0:	4b1a      	ldr	r3, [pc, #104]	@ (800161c <interpolacion2+0x154>)
 80015b2:	f7ff f829 	bl	8000608 <__aeabi_dmul>
 80015b6:	4602      	mov	r2, r0
 80015b8:	460b      	mov	r3, r1
 80015ba:	4620      	mov	r0, r4
 80015bc:	4629      	mov	r1, r5
 80015be:	f7fe fe6d 	bl	800029c <__adddf3>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4610      	mov	r0, r2
 80015c8:	4619      	mov	r1, r3
 80015ca:	f7ff fb15 	bl	8000bf8 <__aeabi_d2f>
 80015ce:	4603      	mov	r3, r0
 80015d0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	for (int i = 1; i < 37; i ++){
 80015d4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80015d8:	3301      	adds	r3, #1
 80015da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80015de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80015e2:	2b24      	cmp	r3, #36	@ 0x24
 80015e4:	dd81      	ble.n	80014ea <interpolacion2+0x22>
	}
	if (dato < datos2[36]) y = 200.0;
 80015e6:	88fb      	ldrh	r3, [r7, #6]
 80015e8:	ee07 3a90 	vmov	s15, r3
 80015ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f0:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80015f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015fc:	d502      	bpl.n	8001604 <interpolacion2+0x13c>
 80015fe:	4b08      	ldr	r3, [pc, #32]	@ (8001620 <interpolacion2+0x158>)
 8001600:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	return y;
 8001604:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001608:	ee07 3a90 	vmov	s15, r3
}
 800160c:	eeb0 0a67 	vmov.f32	s0, s15
 8001610:	37a8      	adds	r7, #168	@ 0xa8
 8001612:	46bd      	mov	sp, r7
 8001614:	bdb0      	pop	{r4, r5, r7, pc}
 8001616:	bf00      	nop
 8001618:	08010cc4 	.word	0x08010cc4
 800161c:	40140000 	.word	0x40140000
 8001620:	43480000 	.word	0x43480000

08001624 <interpolacion3>:

float interpolacion3(uint16_t dato){
 8001624:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001628:	b098      	sub	sp, #96	@ 0x60
 800162a:	af00      	add	r7, sp, #0
 800162c:	4603      	mov	r3, r0
 800162e:	80fb      	strh	r3, [r7, #6]
	float y;
	uint32_t datos3[20];
	if (dato >= datos3[0]) y = 0;
 8001630:	88fa      	ldrh	r2, [r7, #6]
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	429a      	cmp	r2, r3
 8001636:	d302      	bcc.n	800163e <interpolacion3+0x1a>
 8001638:	f04f 0300 	mov.w	r3, #0
 800163c:	65fb      	str	r3, [r7, #92]	@ 0x5c
	for (int i = 1; i < 18; i ++){
 800163e:	2301      	movs	r3, #1
 8001640:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001642:	e05c      	b.n	80016fe <interpolacion3+0xda>
		if (dato > datos3[i] && dato <= datos3[i-1]) y = (i*0.5) + (-0.5)/(datos3[i-1]-datos3[i])*(dato - datos3[i]);
 8001644:	88fa      	ldrh	r2, [r7, #6]
 8001646:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	3360      	adds	r3, #96	@ 0x60
 800164c:	443b      	add	r3, r7
 800164e:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8001652:	429a      	cmp	r2, r3
 8001654:	d950      	bls.n	80016f8 <interpolacion3+0xd4>
 8001656:	88fa      	ldrh	r2, [r7, #6]
 8001658:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800165a:	3b01      	subs	r3, #1
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	3360      	adds	r3, #96	@ 0x60
 8001660:	443b      	add	r3, r7
 8001662:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8001666:	429a      	cmp	r2, r3
 8001668:	d846      	bhi.n	80016f8 <interpolacion3+0xd4>
 800166a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800166c:	f7fe ff62 	bl	8000534 <__aeabi_i2d>
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	4b2b      	ldr	r3, [pc, #172]	@ (8001724 <interpolacion3+0x100>)
 8001676:	f7fe ffc7 	bl	8000608 <__aeabi_dmul>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4614      	mov	r4, r2
 8001680:	461d      	mov	r5, r3
 8001682:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001684:	3b01      	subs	r3, #1
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	3360      	adds	r3, #96	@ 0x60
 800168a:	443b      	add	r3, r7
 800168c:	f853 2c58 	ldr.w	r2, [r3, #-88]
 8001690:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	3360      	adds	r3, #96	@ 0x60
 8001696:	443b      	add	r3, r7
 8001698:	f853 3c58 	ldr.w	r3, [r3, #-88]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	4618      	mov	r0, r3
 80016a0:	f7fe ff38 	bl	8000514 <__aeabi_ui2d>
 80016a4:	4602      	mov	r2, r0
 80016a6:	460b      	mov	r3, r1
 80016a8:	f04f 0000 	mov.w	r0, #0
 80016ac:	491e      	ldr	r1, [pc, #120]	@ (8001728 <interpolacion3+0x104>)
 80016ae:	f7ff f8d5 	bl	800085c <__aeabi_ddiv>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	4690      	mov	r8, r2
 80016b8:	4699      	mov	r9, r3
 80016ba:	88fa      	ldrh	r2, [r7, #6]
 80016bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	3360      	adds	r3, #96	@ 0x60
 80016c2:	443b      	add	r3, r7
 80016c4:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7fe ff22 	bl	8000514 <__aeabi_ui2d>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4640      	mov	r0, r8
 80016d6:	4649      	mov	r1, r9
 80016d8:	f7fe ff96 	bl	8000608 <__aeabi_dmul>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4620      	mov	r0, r4
 80016e2:	4629      	mov	r1, r5
 80016e4:	f7fe fdda 	bl	800029c <__adddf3>
 80016e8:	4602      	mov	r2, r0
 80016ea:	460b      	mov	r3, r1
 80016ec:	4610      	mov	r0, r2
 80016ee:	4619      	mov	r1, r3
 80016f0:	f7ff fa82 	bl	8000bf8 <__aeabi_d2f>
 80016f4:	4603      	mov	r3, r0
 80016f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
	for (int i = 1; i < 18; i ++){
 80016f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80016fa:	3301      	adds	r3, #1
 80016fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80016fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001700:	2b11      	cmp	r3, #17
 8001702:	dd9f      	ble.n	8001644 <interpolacion3+0x20>
	}
	if (dato <= datos3[19]) y = 200;
 8001704:	88fa      	ldrh	r2, [r7, #6]
 8001706:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001708:	429a      	cmp	r2, r3
 800170a:	d801      	bhi.n	8001710 <interpolacion3+0xec>
 800170c:	4b07      	ldr	r3, [pc, #28]	@ (800172c <interpolacion3+0x108>)
 800170e:	65fb      	str	r3, [r7, #92]	@ 0x5c
	return y;
 8001710:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001712:	ee07 3a90 	vmov	s15, r3
}
 8001716:	eeb0 0a67 	vmov.f32	s0, s15
 800171a:	3760      	adds	r7, #96	@ 0x60
 800171c:	46bd      	mov	sp, r7
 800171e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001722:	bf00      	nop
 8001724:	3fe00000 	.word	0x3fe00000
 8001728:	bfe00000 	.word	0xbfe00000
 800172c:	43480000 	.word	0x43480000

08001730 <interpolacion4>:

float interpolacion4(uint16_t dato){
 8001730:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001734:	b098      	sub	sp, #96	@ 0x60
 8001736:	af00      	add	r7, sp, #0
 8001738:	4603      	mov	r3, r0
 800173a:	80fb      	strh	r3, [r7, #6]
	float y;
	uint32_t datos4[20];
	if (dato >= datos4[0]) y = 0;
 800173c:	88fa      	ldrh	r2, [r7, #6]
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	429a      	cmp	r2, r3
 8001742:	d302      	bcc.n	800174a <interpolacion4+0x1a>
 8001744:	f04f 0300 	mov.w	r3, #0
 8001748:	65fb      	str	r3, [r7, #92]	@ 0x5c
	for (int i = 1; i < 18; i ++){
 800174a:	2301      	movs	r3, #1
 800174c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800174e:	e05c      	b.n	800180a <interpolacion4+0xda>
		if (dato > datos4[i] && dato <= datos4[i-1]) y = (i*0.5) + (-0.5)/(datos4[i-1]-datos4[i])*(dato - datos4[i]);
 8001750:	88fa      	ldrh	r2, [r7, #6]
 8001752:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	3360      	adds	r3, #96	@ 0x60
 8001758:	443b      	add	r3, r7
 800175a:	f853 3c58 	ldr.w	r3, [r3, #-88]
 800175e:	429a      	cmp	r2, r3
 8001760:	d950      	bls.n	8001804 <interpolacion4+0xd4>
 8001762:	88fa      	ldrh	r2, [r7, #6]
 8001764:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001766:	3b01      	subs	r3, #1
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	3360      	adds	r3, #96	@ 0x60
 800176c:	443b      	add	r3, r7
 800176e:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8001772:	429a      	cmp	r2, r3
 8001774:	d846      	bhi.n	8001804 <interpolacion4+0xd4>
 8001776:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001778:	f7fe fedc 	bl	8000534 <__aeabi_i2d>
 800177c:	f04f 0200 	mov.w	r2, #0
 8001780:	4b2b      	ldr	r3, [pc, #172]	@ (8001830 <interpolacion4+0x100>)
 8001782:	f7fe ff41 	bl	8000608 <__aeabi_dmul>
 8001786:	4602      	mov	r2, r0
 8001788:	460b      	mov	r3, r1
 800178a:	4614      	mov	r4, r2
 800178c:	461d      	mov	r5, r3
 800178e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001790:	3b01      	subs	r3, #1
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	3360      	adds	r3, #96	@ 0x60
 8001796:	443b      	add	r3, r7
 8001798:	f853 2c58 	ldr.w	r2, [r3, #-88]
 800179c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	3360      	adds	r3, #96	@ 0x60
 80017a2:	443b      	add	r3, r7
 80017a4:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7fe feb2 	bl	8000514 <__aeabi_ui2d>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	f04f 0000 	mov.w	r0, #0
 80017b8:	491e      	ldr	r1, [pc, #120]	@ (8001834 <interpolacion4+0x104>)
 80017ba:	f7ff f84f 	bl	800085c <__aeabi_ddiv>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4690      	mov	r8, r2
 80017c4:	4699      	mov	r9, r3
 80017c6:	88fa      	ldrh	r2, [r7, #6]
 80017c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	3360      	adds	r3, #96	@ 0x60
 80017ce:	443b      	add	r3, r7
 80017d0:	f853 3c58 	ldr.w	r3, [r3, #-88]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7fe fe9c 	bl	8000514 <__aeabi_ui2d>
 80017dc:	4602      	mov	r2, r0
 80017de:	460b      	mov	r3, r1
 80017e0:	4640      	mov	r0, r8
 80017e2:	4649      	mov	r1, r9
 80017e4:	f7fe ff10 	bl	8000608 <__aeabi_dmul>
 80017e8:	4602      	mov	r2, r0
 80017ea:	460b      	mov	r3, r1
 80017ec:	4620      	mov	r0, r4
 80017ee:	4629      	mov	r1, r5
 80017f0:	f7fe fd54 	bl	800029c <__adddf3>
 80017f4:	4602      	mov	r2, r0
 80017f6:	460b      	mov	r3, r1
 80017f8:	4610      	mov	r0, r2
 80017fa:	4619      	mov	r1, r3
 80017fc:	f7ff f9fc 	bl	8000bf8 <__aeabi_d2f>
 8001800:	4603      	mov	r3, r0
 8001802:	65fb      	str	r3, [r7, #92]	@ 0x5c
	for (int i = 1; i < 18; i ++){
 8001804:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001806:	3301      	adds	r3, #1
 8001808:	65bb      	str	r3, [r7, #88]	@ 0x58
 800180a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800180c:	2b11      	cmp	r3, #17
 800180e:	dd9f      	ble.n	8001750 <interpolacion4+0x20>
	}
	if (dato <= datos4[19]) y = 200;
 8001810:	88fa      	ldrh	r2, [r7, #6]
 8001812:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001814:	429a      	cmp	r2, r3
 8001816:	d801      	bhi.n	800181c <interpolacion4+0xec>
 8001818:	4b07      	ldr	r3, [pc, #28]	@ (8001838 <interpolacion4+0x108>)
 800181a:	65fb      	str	r3, [r7, #92]	@ 0x5c
	return y;
 800181c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800181e:	ee07 3a90 	vmov	s15, r3
}
 8001822:	eeb0 0a67 	vmov.f32	s0, s15
 8001826:	3760      	adds	r7, #96	@ 0x60
 8001828:	46bd      	mov	sp, r7
 800182a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800182e:	bf00      	nop
 8001830:	3fe00000 	.word	0x3fe00000
 8001834:	bfe00000 	.word	0xbfe00000
 8001838:	43480000 	.word	0x43480000

0800183c <ades_ir_ReadADC>:

// rx driver


uint16_t ades_ir_ReadADC(uint8_t canal, ADC_HandleTypeDef *hadc){
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	6039      	str	r1, [r7, #0]
 8001846:	71fb      	strb	r3, [r7, #7]
	uint16_t v_adc;
	v_adc = ADC_SelectCH(hadc, canal);
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	4619      	mov	r1, r3
 800184c:	6838      	ldr	r0, [r7, #0]
 800184e:	f7ff fc0d 	bl	800106c <ADC_SelectCH>
 8001852:	4603      	mov	r3, r0
 8001854:	81fb      	strh	r3, [r7, #14]
	return v_adc;
 8001856:	89fb      	ldrh	r3, [r7, #14]
}
 8001858:	4618      	mov	r0, r3
 800185a:	3710      	adds	r7, #16
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <ades_ir_GetDistance>:

float ades_ir_GetDistance(uint8_t pin, float adc){
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	ed87 0a00 	vstr	s0, [r7]
 800186c:	71fb      	strb	r3, [r7, #7]
	float distance = 0;
 800186e:	f04f 0300 	mov.w	r3, #0
 8001872:	60fb      	str	r3, [r7, #12]
	if(pin == 1) distance = interpolacion1(adc);
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	2b01      	cmp	r3, #1
 8001878:	d105      	bne.n	8001886 <ades_ir_GetDistance+0x26>
 800187a:	ed97 0a00 	vldr	s0, [r7]
 800187e:	f7ff fd73 	bl	8001368 <interpolacion1>
 8001882:	ed87 0a03 	vstr	s0, [r7, #12]
	if(pin == 2) distance = interpolacion2(adc);
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	2b02      	cmp	r3, #2
 800188a:	d10b      	bne.n	80018a4 <ades_ir_GetDistance+0x44>
 800188c:	edd7 7a00 	vldr	s15, [r7]
 8001890:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001894:	ee17 3a90 	vmov	r3, s15
 8001898:	b29b      	uxth	r3, r3
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff fe14 	bl	80014c8 <interpolacion2>
 80018a0:	ed87 0a03 	vstr	s0, [r7, #12]
	if(pin == 3) distance = interpolacion3(adc);
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	2b03      	cmp	r3, #3
 80018a8:	d10b      	bne.n	80018c2 <ades_ir_GetDistance+0x62>
 80018aa:	edd7 7a00 	vldr	s15, [r7]
 80018ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018b2:	ee17 3a90 	vmov	r3, s15
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff feb3 	bl	8001624 <interpolacion3>
 80018be:	ed87 0a03 	vstr	s0, [r7, #12]
	if(pin == 4) distance = interpolacion4(adc);
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	2b04      	cmp	r3, #4
 80018c6:	d10b      	bne.n	80018e0 <ades_ir_GetDistance+0x80>
 80018c8:	edd7 7a00 	vldr	s15, [r7]
 80018cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018d0:	ee17 3a90 	vmov	r3, s15
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff ff2a 	bl	8001730 <interpolacion4>
 80018dc:	ed87 0a03 	vstr	s0, [r7, #12]

	return distance;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	ee07 3a90 	vmov	s15, r3
}
 80018e6:	eeb0 0a67 	vmov.f32	s0, s15
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <ades_ir_CalculateDistances>:

void ades_ir_CalculateDistances(Eye* eye, ADC_HandleTypeDef *hadc){
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b092      	sub	sp, #72	@ 0x48
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
	  uint16_t ADC_RES;
	  float AD_RES;
	  float Prom_ADC;
	  for (int j = 0; j < 4; j++){
 80018fa:	2300      	movs	r3, #0
 80018fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80018fe:	e03e      	b.n	800197e <ades_ir_CalculateDistances+0x8e>
		  for (int i = 0; i < 4; i++){
 8001900:	2300      	movs	r3, #0
 8001902:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001904:	e01e      	b.n	8001944 <ades_ir_CalculateDistances+0x54>
			  ades_ir_PowerDownAll();
 8001906:	f7ff fce1 	bl	80012cc <ades_ir_PowerDownAll>
			  uint16_t AD_RES1 = ades_ir_ReadADC(ADC_CHANNEL_4, hadc);
 800190a:	6839      	ldr	r1, [r7, #0]
 800190c:	2004      	movs	r0, #4
 800190e:	f7ff ff95 	bl	800183c <ades_ir_ReadADC>
 8001912:	4603      	mov	r3, r0
 8001914:	81fb      	strh	r3, [r7, #14]
			  ades_ir_PowerUp(1);
 8001916:	2001      	movs	r0, #1
 8001918:	f7ff fcf6 	bl	8001308 <ades_ir_PowerUp>
			  uint16_t AD_RES2 = ades_ir_ReadADC(ADC_CHANNEL_4, hadc);
 800191c:	6839      	ldr	r1, [r7, #0]
 800191e:	2004      	movs	r0, #4
 8001920:	f7ff ff8c 	bl	800183c <ades_ir_ReadADC>
 8001924:	4603      	mov	r3, r0
 8001926:	81bb      	strh	r3, [r7, #12]
			  ADC_RES += AD_RES2 - AD_RES1;
 8001928:	89ba      	ldrh	r2, [r7, #12]
 800192a:	89fb      	ldrh	r3, [r7, #14]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	b29a      	uxth	r2, r3
 8001930:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001934:	4413      	add	r3, r2
 8001936:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
			  ades_ir_PowerDownAll();
 800193a:	f7ff fcc7 	bl	80012cc <ades_ir_PowerDownAll>
		  for (int i = 0; i < 4; i++){
 800193e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001940:	3301      	adds	r3, #1
 8001942:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001946:	2b03      	cmp	r3, #3
 8001948:	dddd      	ble.n	8001906 <ades_ir_CalculateDistances+0x16>
		  }
		  AD_RES = (float)(ADC_RES)/4.0;
 800194a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800194e:	ee07 3a90 	vmov	s15, r3
 8001952:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001956:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800195a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800195e:	edc7 7a07 	vstr	s15, [r7, #28]
		  Prom_ADC += AD_RES;
 8001962:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001966:	edd7 7a07 	vldr	s15, [r7, #28]
 800196a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800196e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		  ADC_RES = 0;
 8001972:	2300      	movs	r3, #0
 8001974:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	  for (int j = 0; j < 4; j++){
 8001978:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800197a:	3301      	adds	r3, #1
 800197c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800197e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001980:	2b03      	cmp	r3, #3
 8001982:	ddbd      	ble.n	8001900 <ades_ir_CalculateDistances+0x10>
	  }

	  Prom_ADC = Prom_ADC / 4.0;
 8001984:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001988:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800198c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001990:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	  eye->distance_1 = ades_ir_GetDistance(1, Prom_ADC);
 8001994:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 8001998:	2001      	movs	r0, #1
 800199a:	f7ff ff61 	bl	8001860 <ades_ir_GetDistance>
 800199e:	eef0 7a40 	vmov.f32	s15, s0
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	edc3 7a00 	vstr	s15, [r3]
	  Prom_ADC = 0.0;
 80019a8:	f04f 0300 	mov.w	r3, #0
 80019ac:	643b      	str	r3, [r7, #64]	@ 0x40

	  for (int j = 0; j < 4; j++){
 80019ae:	2300      	movs	r3, #0
 80019b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80019b2:	e03e      	b.n	8001a32 <ades_ir_CalculateDistances+0x142>
		  for (int i = 0; i < 4; i++){
 80019b4:	2300      	movs	r3, #0
 80019b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80019b8:	e01e      	b.n	80019f8 <ades_ir_CalculateDistances+0x108>
			  ades_ir_PowerDownAll();
 80019ba:	f7ff fc87 	bl	80012cc <ades_ir_PowerDownAll>
			  uint16_t AD_RES1 = ades_ir_ReadADC(ADC_CHANNEL_5, hadc);
 80019be:	6839      	ldr	r1, [r7, #0]
 80019c0:	2005      	movs	r0, #5
 80019c2:	f7ff ff3b 	bl	800183c <ades_ir_ReadADC>
 80019c6:	4603      	mov	r3, r0
 80019c8:	827b      	strh	r3, [r7, #18]
			  ades_ir_PowerUp(2);
 80019ca:	2002      	movs	r0, #2
 80019cc:	f7ff fc9c 	bl	8001308 <ades_ir_PowerUp>
			  uint16_t AD_RES2 = ades_ir_ReadADC(ADC_CHANNEL_5, hadc);
 80019d0:	6839      	ldr	r1, [r7, #0]
 80019d2:	2005      	movs	r0, #5
 80019d4:	f7ff ff32 	bl	800183c <ades_ir_ReadADC>
 80019d8:	4603      	mov	r3, r0
 80019da:	823b      	strh	r3, [r7, #16]
			  ADC_RES += AD_RES2 - AD_RES1;
 80019dc:	8a3a      	ldrh	r2, [r7, #16]
 80019de:	8a7b      	ldrh	r3, [r7, #18]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80019e8:	4413      	add	r3, r2
 80019ea:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
			  ades_ir_PowerDownAll();
 80019ee:	f7ff fc6d 	bl	80012cc <ades_ir_PowerDownAll>
		  for (int i = 0; i < 4; i++){
 80019f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019f4:	3301      	adds	r3, #1
 80019f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80019f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019fa:	2b03      	cmp	r3, #3
 80019fc:	dddd      	ble.n	80019ba <ades_ir_CalculateDistances+0xca>
		  }
		  AD_RES = (float)(ADC_RES)/4.0;
 80019fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001a02:	ee07 3a90 	vmov	s15, r3
 8001a06:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a0a:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001a0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a12:	edc7 7a07 	vstr	s15, [r7, #28]
		  Prom_ADC += AD_RES;
 8001a16:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001a1a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a22:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		  ADC_RES = 0;
 8001a26:	2300      	movs	r3, #0
 8001a28:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	  for (int j = 0; j < 4; j++){
 8001a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a2e:	3301      	adds	r3, #1
 8001a30:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a34:	2b03      	cmp	r3, #3
 8001a36:	ddbd      	ble.n	80019b4 <ades_ir_CalculateDistances+0xc4>
	  }

	  Prom_ADC = Prom_ADC / 4.0;
 8001a38:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001a3c:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001a40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a44:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	  eye->distance_2 = ades_ir_GetDistance(1, Prom_ADC);
 8001a48:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	f7ff ff07 	bl	8001860 <ades_ir_GetDistance>
 8001a52:	eef0 7a40 	vmov.f32	s15, s0
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	edc3 7a01 	vstr	s15, [r3, #4]
	  Prom_ADC = 0.0;
 8001a5c:	f04f 0300 	mov.w	r3, #0
 8001a60:	643b      	str	r3, [r7, #64]	@ 0x40

	  for (int j = 0; j < 4; j++){
 8001a62:	2300      	movs	r3, #0
 8001a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a66:	e03e      	b.n	8001ae6 <ades_ir_CalculateDistances+0x1f6>
		  for (int i = 0; i < 4; i++){
 8001a68:	2300      	movs	r3, #0
 8001a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a6c:	e01e      	b.n	8001aac <ades_ir_CalculateDistances+0x1bc>
			  ades_ir_PowerDownAll();
 8001a6e:	f7ff fc2d 	bl	80012cc <ades_ir_PowerDownAll>
			  uint16_t AD_RES1 = ades_ir_ReadADC(ADC_CHANNEL_6, hadc);
 8001a72:	6839      	ldr	r1, [r7, #0]
 8001a74:	2006      	movs	r0, #6
 8001a76:	f7ff fee1 	bl	800183c <ades_ir_ReadADC>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	82fb      	strh	r3, [r7, #22]
			  ades_ir_PowerUp(3);
 8001a7e:	2003      	movs	r0, #3
 8001a80:	f7ff fc42 	bl	8001308 <ades_ir_PowerUp>
			  uint16_t AD_RES2 = ades_ir_ReadADC(ADC_CHANNEL_6, hadc);
 8001a84:	6839      	ldr	r1, [r7, #0]
 8001a86:	2006      	movs	r0, #6
 8001a88:	f7ff fed8 	bl	800183c <ades_ir_ReadADC>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	82bb      	strh	r3, [r7, #20]
			  ADC_RES += AD_RES2 - AD_RES1;
 8001a90:	8aba      	ldrh	r2, [r7, #20]
 8001a92:	8afb      	ldrh	r3, [r7, #22]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001a9c:	4413      	add	r3, r2
 8001a9e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
			  ades_ir_PowerDownAll();
 8001aa2:	f7ff fc13 	bl	80012cc <ades_ir_PowerDownAll>
		  for (int i = 0; i < 4; i++){
 8001aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aae:	2b03      	cmp	r3, #3
 8001ab0:	dddd      	ble.n	8001a6e <ades_ir_CalculateDistances+0x17e>
		  }
		  AD_RES = (float)(ADC_RES)/4.0;
 8001ab2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001ab6:	ee07 3a90 	vmov	s15, r3
 8001aba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001abe:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001ac2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ac6:	edc7 7a07 	vstr	s15, [r7, #28]
		  Prom_ADC += AD_RES;
 8001aca:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001ace:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ad2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ad6:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		  ADC_RES = 0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	  for (int j = 0; j < 4; j++){
 8001ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ae8:	2b03      	cmp	r3, #3
 8001aea:	ddbd      	ble.n	8001a68 <ades_ir_CalculateDistances+0x178>
	  }

	  Prom_ADC = Prom_ADC / 4.0;
 8001aec:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001af0:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001af4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001af8:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	  eye->distance_3 = ades_ir_GetDistance(1, Prom_ADC);
 8001afc:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 8001b00:	2001      	movs	r0, #1
 8001b02:	f7ff fead 	bl	8001860 <ades_ir_GetDistance>
 8001b06:	eef0 7a40 	vmov.f32	s15, s0
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	edc3 7a02 	vstr	s15, [r3, #8]
	  Prom_ADC = 0.0;
 8001b10:	f04f 0300 	mov.w	r3, #0
 8001b14:	643b      	str	r3, [r7, #64]	@ 0x40

	  for (int j = 0; j < 4; j++){
 8001b16:	2300      	movs	r3, #0
 8001b18:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b1a:	e03e      	b.n	8001b9a <ades_ir_CalculateDistances+0x2aa>
		  for (int i = 0; i < 4; i++){
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	623b      	str	r3, [r7, #32]
 8001b20:	e01e      	b.n	8001b60 <ades_ir_CalculateDistances+0x270>
			  ades_ir_PowerDownAll();
 8001b22:	f7ff fbd3 	bl	80012cc <ades_ir_PowerDownAll>
			  uint16_t AD_RES1 = ades_ir_ReadADC(ADC_CHANNEL_7, hadc);
 8001b26:	6839      	ldr	r1, [r7, #0]
 8001b28:	2007      	movs	r0, #7
 8001b2a:	f7ff fe87 	bl	800183c <ades_ir_ReadADC>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	837b      	strh	r3, [r7, #26]
			  ades_ir_PowerUp(4);
 8001b32:	2004      	movs	r0, #4
 8001b34:	f7ff fbe8 	bl	8001308 <ades_ir_PowerUp>
			  uint16_t AD_RES2 = ades_ir_ReadADC(ADC_CHANNEL_7, hadc);
 8001b38:	6839      	ldr	r1, [r7, #0]
 8001b3a:	2007      	movs	r0, #7
 8001b3c:	f7ff fe7e 	bl	800183c <ades_ir_ReadADC>
 8001b40:	4603      	mov	r3, r0
 8001b42:	833b      	strh	r3, [r7, #24]
			  ADC_RES += AD_RES2 - AD_RES1;
 8001b44:	8b3a      	ldrh	r2, [r7, #24]
 8001b46:	8b7b      	ldrh	r3, [r7, #26]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001b50:	4413      	add	r3, r2
 8001b52:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
			  ades_ir_PowerDownAll();
 8001b56:	f7ff fbb9 	bl	80012cc <ades_ir_PowerDownAll>
		  for (int i = 0; i < 4; i++){
 8001b5a:	6a3b      	ldr	r3, [r7, #32]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	623b      	str	r3, [r7, #32]
 8001b60:	6a3b      	ldr	r3, [r7, #32]
 8001b62:	2b03      	cmp	r3, #3
 8001b64:	dddd      	ble.n	8001b22 <ades_ir_CalculateDistances+0x232>
		  }
		  AD_RES = (float)(ADC_RES)/4.0;
 8001b66:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001b6a:	ee07 3a90 	vmov	s15, r3
 8001b6e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b72:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001b76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b7a:	edc7 7a07 	vstr	s15, [r7, #28]
		  Prom_ADC += AD_RES;
 8001b7e:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001b82:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b8a:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		  ADC_RES = 0;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
	  for (int j = 0; j < 4; j++){
 8001b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b96:	3301      	adds	r3, #1
 8001b98:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b9c:	2b03      	cmp	r3, #3
 8001b9e:	ddbd      	ble.n	8001b1c <ades_ir_CalculateDistances+0x22c>
	  }

	  Prom_ADC = Prom_ADC / 4.0;
 8001ba0:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001ba4:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001ba8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bac:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	  eye->distance_4 = ades_ir_GetDistance(2, Prom_ADC);
 8001bb0:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 8001bb4:	2002      	movs	r0, #2
 8001bb6:	f7ff fe53 	bl	8001860 <ades_ir_GetDistance>
 8001bba:	eef0 7a40 	vmov.f32	s15, s0
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	edc3 7a03 	vstr	s15, [r3, #12]
	  Prom_ADC = 0.0;
 8001bc4:	f04f 0300 	mov.w	r3, #0
 8001bc8:	643b      	str	r3, [r7, #64]	@ 0x40

}
 8001bca:	bf00      	nop
 8001bcc:	3748      	adds	r7, #72	@ 0x48
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
	...

08001bd4 <ades_movimiento_lineal>:
 *      Author: jandr
 */

#include "ades_movimiento.h"

void ades_movimiento_lineal(float distance, float vel_max, float aceleracion, Pose * pose, Move * move, ControlSpeed * pid){
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08c      	sub	sp, #48	@ 0x30
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	ed87 0a05 	vstr	s0, [r7, #20]
 8001bde:	edc7 0a04 	vstr	s1, [r7, #16]
 8001be2:	ed87 1a03 	vstr	s2, [r7, #12]
 8001be6:	60b8      	str	r0, [r7, #8]
 8001be8:	6079      	str	r1, [r7, #4]
 8001bea:	603a      	str	r2, [r7, #0]
   	float d_aceleracion = ades_trapezoidal_GetDistanceAc(aceleracion, vel_max);
 8001bec:	edd7 0a04 	vldr	s1, [r7, #16]
 8001bf0:	ed97 0a03 	vldr	s0, [r7, #12]
 8001bf4:	f000 fac6 	bl	8002184 <ades_trapezoidal_GetDistanceAc>
 8001bf8:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
   	float d_constante = ades_trapezoidal_GetDistanceCte(distance , d_aceleracion);
 8001bfc:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 8001c00:	ed97 0a05 	vldr	s0, [r7, #20]
 8001c04:	f000 faec 	bl	80021e0 <ades_trapezoidal_GetDistanceCte>
 8001c08:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
   	move->time_s = 0;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	605a      	str	r2, [r3, #4]
   	pid->vel_ref = vel_max;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	693a      	ldr	r2, [r7, #16]
 8001c16:	601a      	str	r2, [r3, #0]

   	TIM5->CNT = 0;
 8001c18:	4b4e      	ldr	r3, [pc, #312]	@ (8001d54 <ades_movimiento_lineal+0x180>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	625a      	str	r2, [r3, #36]	@ 0x24

	while (pose->velLineal < vel_max){
 8001c1e:	e02c      	b.n	8001c7a <ades_movimiento_lineal+0xa6>
		uint32_t ccr_value = ades_motordc_getpwm(aceleracion * (float)(TIM5->CNT/1000000));
 8001c20:	4b4c      	ldr	r3, [pc, #304]	@ (8001d54 <ades_movimiento_lineal+0x180>)
 8001c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c24:	4a4c      	ldr	r2, [pc, #304]	@ (8001d58 <ades_movimiento_lineal+0x184>)
 8001c26:	fba2 2303 	umull	r2, r3, r2, r3
 8001c2a:	0c9b      	lsrs	r3, r3, #18
 8001c2c:	ee07 3a90 	vmov	s15, r3
 8001c30:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c34:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c3c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c40:	f7ff fa46 	bl	80010d0 <ades_motordc_getpwm>
 8001c44:	eef0 7a40 	vmov.f32	s15, s0
 8001c48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c4c:	ee17 3a90 	vmov	r3, s15
 8001c50:	61fb      	str	r3, [r7, #28]
		ades_motordc_set_motorL(ccr_value);
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff fb09 	bl	800126c <ades_motordc_set_motorL>
		ades_motordc_set_motorR(ccr_value);
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff fad5 	bl	800120c <ades_motordc_set_motorR>
		TIM3->CCR2 = ccr_value;
 8001c62:	4a3e      	ldr	r2, [pc, #248]	@ (8001d5c <ades_movimiento_lineal+0x188>)
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	6393      	str	r3, [r2, #56]	@ 0x38
		TIM10->CCR1 = ccr_value;
 8001c68:	4a3d      	ldr	r2, [pc, #244]	@ (8001d60 <ades_movimiento_lineal+0x18c>)
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	6353      	str	r3, [r2, #52]	@ 0x34
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c74:	483b      	ldr	r0, [pc, #236]	@ (8001d64 <ades_movimiento_lineal+0x190>)
 8001c76:	f002 f9fd 	bl	8004074 <HAL_GPIO_WritePin>
	while (pose->velLineal < vel_max){
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c80:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c8c:	dcc8      	bgt.n	8001c20 <ades_movimiento_lineal+0x4c>
	}

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c94:	4833      	ldr	r0, [pc, #204]	@ (8001d64 <ades_movimiento_lineal+0x190>)
 8001c96:	f002 f9ed 	bl	8004074 <HAL_GPIO_WritePin>

	while (pose->avanceLineal <= d_constante){
 8001c9a:	bf00      	nop
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001ca2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001ca6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cae:	daf5      	bge.n	8001c9c <ades_movimiento_lineal+0xc8>
		//uint32_t ccr_bruto = ades_motordc_getpwm(pid->vel_ref);
		//TIM3->CCR2 = ccr_bruto; //+ pid->CCRL;
		//TIM10->CCR1 = ccr_bruto; //+ pid->CCRR;
	}

	TIM5->CNT = 0;
 8001cb0:	4b28      	ldr	r3, [pc, #160]	@ (8001d54 <ades_movimiento_lineal+0x180>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	625a      	str	r2, [r3, #36]	@ 0x24

	float velocidad = pose->velLineal;
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	627b      	str	r3, [r7, #36]	@ 0x24

	while (pose->velLineal > 0.0){
 8001cbc:	e031      	b.n	8001d22 <ades_movimiento_lineal+0x14e>
		move->time_s = TIM5->CNT;
 8001cbe:	4b25      	ldr	r3, [pc, #148]	@ (8001d54 <ades_movimiento_lineal+0x180>)
 8001cc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	605a      	str	r2, [r3, #4]
		uint32_t ccr_value = ades_motordc_getpwm(velocidad - aceleracion * (float)(move->time_s/1000000));
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	4a23      	ldr	r2, [pc, #140]	@ (8001d58 <ades_movimiento_lineal+0x184>)
 8001ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd0:	0c9b      	lsrs	r3, r3, #18
 8001cd2:	ee07 3a90 	vmov	s15, r3
 8001cd6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001cda:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ce2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001ce6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cea:	eeb0 0a67 	vmov.f32	s0, s15
 8001cee:	f7ff f9ef 	bl	80010d0 <ades_motordc_getpwm>
 8001cf2:	eef0 7a40 	vmov.f32	s15, s0
 8001cf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cfa:	ee17 3a90 	vmov	r3, s15
 8001cfe:	623b      	str	r3, [r7, #32]
		TIM3->CCR2 = ccr_value;
 8001d00:	4a16      	ldr	r2, [pc, #88]	@ (8001d5c <ades_movimiento_lineal+0x188>)
 8001d02:	6a3b      	ldr	r3, [r7, #32]
 8001d04:	6393      	str	r3, [r2, #56]	@ 0x38
		TIM10->CCR1 = ccr_value;
 8001d06:	4a16      	ldr	r2, [pc, #88]	@ (8001d60 <ades_movimiento_lineal+0x18c>)
 8001d08:	6a3b      	ldr	r3, [r7, #32]
 8001d0a:	6353      	str	r3, [r2, #52]	@ 0x34
		ades_motordc_set_motorL(ccr_value);
 8001d0c:	6a3b      	ldr	r3, [r7, #32]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff faac 	bl	800126c <ades_motordc_set_motorL>
		ades_motordc_set_motorR(ccr_value);
 8001d14:	6a3b      	ldr	r3, [r7, #32]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff fa78 	bl	800120c <ades_motordc_set_motorR>
		move->desacelera = 1;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	709a      	strb	r2, [r3, #2]
	while (pose->velLineal > 0.0){
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d28:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d30:	dcc5      	bgt.n	8001cbe <ades_movimiento_lineal+0xea>
	}
	ades_motordc_set_motorL(0);
 8001d32:	2000      	movs	r0, #0
 8001d34:	f7ff fa9a 	bl	800126c <ades_motordc_set_motorL>
	ades_motordc_set_motorR(0);
 8001d38:	2000      	movs	r0, #0
 8001d3a:	f7ff fa67 	bl	800120c <ades_motordc_set_motorR>

	move->time_s = 0;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2200      	movs	r2, #0
 8001d42:	605a      	str	r2, [r3, #4]
	ades_odometria_reset(pose);
 8001d44:	68b8      	ldr	r0, [r7, #8]
 8001d46:	f000 f9c5 	bl	80020d4 <ades_odometria_reset>
}
 8001d4a:	bf00      	nop
 8001d4c:	3730      	adds	r7, #48	@ 0x30
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40000c00 	.word	0x40000c00
 8001d58:	431bde83 	.word	0x431bde83
 8001d5c:	40000400 	.word	0x40000400
 8001d60:	40014400 	.word	0x40014400
 8001d64:	40020800 	.word	0x40020800

08001d68 <ades_movimiento_angular>:

void ades_movimiento_angular(float amplitud, float vel_max, float aceleracion, Pose * pose, Move * move, ControlSpeed * pid){
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b08c      	sub	sp, #48	@ 0x30
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001d72:	edc7 0a04 	vstr	s1, [r7, #16]
 8001d76:	ed87 1a03 	vstr	s2, [r7, #12]
 8001d7a:	60b8      	str	r0, [r7, #8]
 8001d7c:	6079      	str	r1, [r7, #4]
 8001d7e:	603a      	str	r2, [r7, #0]
   	float Am_aceleracion = ades_trapezoidal_GetAmplitudeAc(aceleracion, vel_max);
 8001d80:	edd7 0a04 	vldr	s1, [r7, #16]
 8001d84:	ed97 0a03 	vldr	s0, [r7, #12]
 8001d88:	f000 fa43 	bl	8002212 <ades_trapezoidal_GetAmplitudeAc>
 8001d8c:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
   	float Am_constante = ades_trapezoidal_GetAmplitudeCte(amplitud , Am_aceleracion);
 8001d90:	edd7 0a0b 	vldr	s1, [r7, #44]	@ 0x2c
 8001d94:	ed97 0a05 	vldr	s0, [r7, #20]
 8001d98:	f000 fa69 	bl	800226e <ades_trapezoidal_GetAmplitudeCte>
 8001d9c:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
   	move->time_s = 0;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	605a      	str	r2, [r3, #4]
   	pid->vel_ref = vel_max;
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	601a      	str	r2, [r3, #0]

   	TIM5->CNT = 0;
 8001dac:	4b4f      	ldr	r3, [pc, #316]	@ (8001eec <ades_movimiento_angular+0x184>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	625a      	str	r2, [r3, #36]	@ 0x24

	while (pose->velAngular < vel_max){
 8001db2:	e02d      	b.n	8001e10 <ades_movimiento_angular+0xa8>
		uint32_t ccr_value = ades_motordc_getpwm_angular(aceleracion * (float)(TIM5->CNT/1000000));
 8001db4:	4b4d      	ldr	r3, [pc, #308]	@ (8001eec <ades_movimiento_angular+0x184>)
 8001db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db8:	4a4d      	ldr	r2, [pc, #308]	@ (8001ef0 <ades_movimiento_angular+0x188>)
 8001dba:	fba2 2303 	umull	r2, r3, r2, r3
 8001dbe:	0c9b      	lsrs	r3, r3, #18
 8001dc0:	ee07 3a90 	vmov	s15, r3
 8001dc4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001dc8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dd0:	eeb0 0a67 	vmov.f32	s0, s15
 8001dd4:	f7ff f9cc 	bl	8001170 <ades_motordc_getpwm_angular>
 8001dd8:	eef0 7a40 	vmov.f32	s15, s0
 8001ddc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001de0:	ee17 3a90 	vmov	r3, s15
 8001de4:	61fb      	str	r3, [r7, #28]
		ades_motordc_set_motorL((int32_t)(-1 * ccr_value));
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	425b      	negs	r3, r3
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7ff fa3e 	bl	800126c <ades_motordc_set_motorL>
		ades_motordc_set_motorR(ccr_value);
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff fa0a 	bl	800120c <ades_motordc_set_motorR>
		TIM3->CCR2 =  ccr_value;
 8001df8:	4a3e      	ldr	r2, [pc, #248]	@ (8001ef4 <ades_movimiento_angular+0x18c>)
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	6393      	str	r3, [r2, #56]	@ 0x38
		TIM10->CCR1 = ccr_value;
 8001dfe:	4a3e      	ldr	r2, [pc, #248]	@ (8001ef8 <ades_movimiento_angular+0x190>)
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	6353      	str	r3, [r2, #52]	@ 0x34
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 8001e04:	2201      	movs	r2, #1
 8001e06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e0a:	483c      	ldr	r0, [pc, #240]	@ (8001efc <ades_movimiento_angular+0x194>)
 8001e0c:	f002 f932 	bl	8004074 <HAL_GPIO_WritePin>
	while (pose->velAngular < vel_max){
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	edd3 7a06 	vldr	s15, [r3, #24]
 8001e16:	ed97 7a04 	vldr	s14, [r7, #16]
 8001e1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e22:	dcc7      	bgt.n	8001db4 <ades_movimiento_angular+0x4c>
	}

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8001e24:	2200      	movs	r2, #0
 8001e26:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001e2a:	4834      	ldr	r0, [pc, #208]	@ (8001efc <ades_movimiento_angular+0x194>)
 8001e2c:	f002 f922 	bl	8004074 <HAL_GPIO_WritePin>

	while (pose->theta <= Am_constante){
 8001e30:	bf00      	nop
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e38:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001e3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e44:	daf5      	bge.n	8001e32 <ades_movimiento_angular+0xca>
		//uint32_t ccr_bruto = ades_motordc_getpwm(pid->vel_ref);
		//TIM3->CCR2 = ccr_bruto; //+ pid->CCRL;
		//TIM10->CCR1 = ccr_bruto; //+ pid->CCRR;
	}

	TIM5->CNT = 0;
 8001e46:	4b29      	ldr	r3, [pc, #164]	@ (8001eec <ades_movimiento_angular+0x184>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	625a      	str	r2, [r3, #36]	@ 0x24

	float velocidad = pose->velAngular;
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	627b      	str	r3, [r7, #36]	@ 0x24

	while (pose->velAngular > 0.0){
 8001e52:	e032      	b.n	8001eba <ades_movimiento_angular+0x152>
		move->time_s = TIM5->CNT;
 8001e54:	4b25      	ldr	r3, [pc, #148]	@ (8001eec <ades_movimiento_angular+0x184>)
 8001e56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	605a      	str	r2, [r3, #4]
		uint32_t ccr_value = ades_motordc_getpwm(velocidad - aceleracion * (float)(move->time_s/1000000));
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	4a23      	ldr	r2, [pc, #140]	@ (8001ef0 <ades_movimiento_angular+0x188>)
 8001e62:	fba2 2303 	umull	r2, r3, r2, r3
 8001e66:	0c9b      	lsrs	r3, r3, #18
 8001e68:	ee07 3a90 	vmov	s15, r3
 8001e6c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e70:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e78:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001e7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e80:	eeb0 0a67 	vmov.f32	s0, s15
 8001e84:	f7ff f924 	bl	80010d0 <ades_motordc_getpwm>
 8001e88:	eef0 7a40 	vmov.f32	s15, s0
 8001e8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e90:	ee17 3a90 	vmov	r3, s15
 8001e94:	623b      	str	r3, [r7, #32]
		TIM3->CCR2 = ccr_value;
 8001e96:	4a17      	ldr	r2, [pc, #92]	@ (8001ef4 <ades_movimiento_angular+0x18c>)
 8001e98:	6a3b      	ldr	r3, [r7, #32]
 8001e9a:	6393      	str	r3, [r2, #56]	@ 0x38
		TIM10->CCR1 = ccr_value;
 8001e9c:	4a16      	ldr	r2, [pc, #88]	@ (8001ef8 <ades_movimiento_angular+0x190>)
 8001e9e:	6a3b      	ldr	r3, [r7, #32]
 8001ea0:	6353      	str	r3, [r2, #52]	@ 0x34
		ades_motordc_set_motorL((int32_t)(-1 * ccr_value));
 8001ea2:	6a3b      	ldr	r3, [r7, #32]
 8001ea4:	425b      	negs	r3, r3
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff f9e0 	bl	800126c <ades_motordc_set_motorL>
		ades_motordc_set_motorR(ccr_value);
 8001eac:	6a3b      	ldr	r3, [r7, #32]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff f9ac 	bl	800120c <ades_motordc_set_motorR>
		move->desacelera = 1;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	709a      	strb	r2, [r3, #2]
	while (pose->velAngular > 0.0){
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	edd3 7a06 	vldr	s15, [r3, #24]
 8001ec0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec8:	dcc4      	bgt.n	8001e54 <ades_movimiento_angular+0xec>
	}
	ades_motordc_set_motorL(0);
 8001eca:	2000      	movs	r0, #0
 8001ecc:	f7ff f9ce 	bl	800126c <ades_motordc_set_motorL>
	ades_motordc_set_motorR(0);
 8001ed0:	2000      	movs	r0, #0
 8001ed2:	f7ff f99b 	bl	800120c <ades_motordc_set_motorR>

	move->time_s = 0;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	605a      	str	r2, [r3, #4]
	ades_odometria_reset(pose);
 8001edc:	68b8      	ldr	r0, [r7, #8]
 8001ede:	f000 f8f9 	bl	80020d4 <ades_odometria_reset>
}
 8001ee2:	bf00      	nop
 8001ee4:	3730      	adds	r7, #48	@ 0x30
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40000c00 	.word	0x40000c00
 8001ef0:	431bde83 	.word	0x431bde83
 8001ef4:	40000400 	.word	0x40000400
 8001ef8:	40014400 	.word	0x40014400
 8001efc:	40020800 	.word	0x40020800

08001f00 <updatePose>:
 *      Author: jandr
 */

#include "ades_odometria.h"

void updatePose (int16_t left_pulses, int16_t right_pulses, float delta_time_ms, Pose* pose){
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08a      	sub	sp, #40	@ 0x28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	ed87 0a02 	vstr	s0, [r7, #8]
 8001f0c:	607a      	str	r2, [r7, #4]
 8001f0e:	81fb      	strh	r3, [r7, #14]
 8001f10:	460b      	mov	r3, r1
 8001f12:	81bb      	strh	r3, [r7, #12]
	float delta_time_s = delta_time_ms / 1000.0;
 8001f14:	ed97 7a02 	vldr	s14, [r7, #8]
 8001f18:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 80020c8 <updatePose+0x1c8>
 8001f1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f20:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	//static const float stop_threshold = 5.0; ???

	float delta_left_pulses = (float)left_pulses - (float)pose->left_last_pulses;
 8001f24:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f28:	ee07 3a90 	vmov	s15, r3
 8001f2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001f36:	ee07 3a90 	vmov	s15, r3
 8001f3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f42:	edc7 7a08 	vstr	s15, [r7, #32]
	float delta_right_pulses = (float)right_pulses - (float)pose->right_last_pulses;
 8001f46:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001f4a:	ee07 3a90 	vmov	s15, r3
 8001f4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001f58:	ee07 3a90 	vmov	s15, r3
 8001f5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f64:	edc7 7a07 	vstr	s15, [r7, #28]

	pose->left_distance_mm = (2.0 * PI * RADIO * (float)delta_left_pulses) / PULSOS;
 8001f68:	6a38      	ldr	r0, [r7, #32]
 8001f6a:	f7fe faf5 	bl	8000558 <__aeabi_f2d>
 8001f6e:	a354      	add	r3, pc, #336	@ (adr r3, 80020c0 <updatePose+0x1c0>)
 8001f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f74:	f7fe fb48 	bl	8000608 <__aeabi_dmul>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	4610      	mov	r0, r2
 8001f7e:	4619      	mov	r1, r3
 8001f80:	f04f 0200 	mov.w	r2, #0
 8001f84:	4b51      	ldr	r3, [pc, #324]	@ (80020cc <updatePose+0x1cc>)
 8001f86:	f7fe fc69 	bl	800085c <__aeabi_ddiv>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	4610      	mov	r0, r2
 8001f90:	4619      	mov	r1, r3
 8001f92:	f7fe fe31 	bl	8000bf8 <__aeabi_d2f>
 8001f96:	4602      	mov	r2, r0
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	621a      	str	r2, [r3, #32]
	pose->right_distance_mm = (2.0 * PI * RADIO * (float)delta_right_pulses) / PULSOS;
 8001f9c:	69f8      	ldr	r0, [r7, #28]
 8001f9e:	f7fe fadb 	bl	8000558 <__aeabi_f2d>
 8001fa2:	a347      	add	r3, pc, #284	@ (adr r3, 80020c0 <updatePose+0x1c0>)
 8001fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa8:	f7fe fb2e 	bl	8000608 <__aeabi_dmul>
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	4610      	mov	r0, r2
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	f04f 0200 	mov.w	r2, #0
 8001fb8:	4b44      	ldr	r3, [pc, #272]	@ (80020cc <updatePose+0x1cc>)
 8001fba:	f7fe fc4f 	bl	800085c <__aeabi_ddiv>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	4610      	mov	r0, r2
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	f7fe fe17 	bl	8000bf8 <__aeabi_d2f>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	625a      	str	r2, [r3, #36]	@ 0x24
	pose->left_distance_mm_acum += pose->left_distance_mm;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	edd3 7a08 	vldr	s15, [r3, #32]
 8001fdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	pose->right_distance_mm_acum += pose->right_distance_mm;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001ff2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	pose->left_last_pulses = left_pulses;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	89fa      	ldrh	r2, [r7, #14]
 8002000:	861a      	strh	r2, [r3, #48]	@ 0x30
	pose->right_last_pulses = right_pulses;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	89ba      	ldrh	r2, [r7, #12]
 8002006:	865a      	strh	r2, [r3, #50]	@ 0x32

	float delta_lineal = (pose->left_distance_mm + pose->right_distance_mm) / 2.0;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	ed93 7a08 	vldr	s14, [r3, #32]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002014:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002018:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800201c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002020:	edc7 7a06 	vstr	s15, [r7, #24]
	pose->avanceLineal += delta_lineal;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	ed93 7a07 	vldr	s14, [r3, #28]
 800202a:	edd7 7a06 	vldr	s15, [r7, #24]
 800202e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	edc3 7a07 	vstr	s15, [r3, #28]
	pose->velLineal = delta_lineal/delta_time_s;
 8002038:	edd7 6a06 	vldr	s13, [r7, #24]
 800203c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002040:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	edc3 7a05 	vstr	s15, [r3, #20]
	pose->velMotorL = pose->left_distance_mm / delta_time_s;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	edd3 6a08 	vldr	s13, [r3, #32]
 8002050:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002054:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	edc3 7a03 	vstr	s15, [r3, #12]
	pose->velMotorR = pose->right_distance_mm / delta_time_s;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8002064:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002068:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	edc3 7a04 	vstr	s15, [r3, #16]

	float delta_angular = (pose->right_distance_mm - pose->left_distance_mm) / BASE_WHEEL_MM;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	edd3 7a08 	vldr	s15, [r3, #32]
 800207e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002082:	eddf 6a13 	vldr	s13, [pc, #76]	@ 80020d0 <updatePose+0x1d0>
 8002086:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800208a:	edc7 7a05 	vstr	s15, [r7, #20]
	pose->velAngular = delta_angular / delta_time_s;
 800208e:	edd7 6a05 	vldr	s13, [r7, #20]
 8002092:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002096:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	edc3 7a06 	vstr	s15, [r3, #24]

	pose->theta += delta_angular;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	ed93 7a02 	vldr	s14, [r3, #8]
 80020a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80020aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	edc3 7a02 	vstr	s15, [r3, #8]
	//if (pose->theta > PI) pose->theta -= 2.0 * M_PI;
	//else if (pose->theta < -M_PI) pose->theta += 2.0 * M_PI;

}
 80020b4:	bf00      	nop
 80020b6:	3728      	adds	r7, #40	@ 0x28
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	f3af 8000 	nop.w
 80020c0:	bf5d7880 	.word	0xbf5d7880
 80020c4:	405a2760 	.word	0x405a2760
 80020c8:	447a0000 	.word	0x447a0000
 80020cc:	40863000 	.word	0x40863000
 80020d0:	42aa0000 	.word	0x42aa0000

080020d4 <ades_odometria_reset>:

void ades_odometria_reset (Pose* pose){
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
	pose->x = 0.0;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f04f 0200 	mov.w	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
	pose->y = 0.0;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	605a      	str	r2, [r3, #4]
	pose->theta = 0.0;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f04f 0200 	mov.w	r2, #0
 80020f2:	609a      	str	r2, [r3, #8]
	pose->velMotorL = 0.0;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f04f 0200 	mov.w	r2, #0
 80020fa:	60da      	str	r2, [r3, #12]
	pose->velMotorR = 0.0;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f04f 0200 	mov.w	r2, #0
 8002102:	611a      	str	r2, [r3, #16]
	pose->velLineal = 0.0;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f04f 0200 	mov.w	r2, #0
 800210a:	615a      	str	r2, [r3, #20]
	pose->velAngular = 0.0;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f04f 0200 	mov.w	r2, #0
 8002112:	619a      	str	r2, [r3, #24]
	pose->avanceLineal = 0.0;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f04f 0200 	mov.w	r2, #0
 800211a:	61da      	str	r2, [r3, #28]
	pose->left_distance_mm = 0.0;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f04f 0200 	mov.w	r2, #0
 8002122:	621a      	str	r2, [r3, #32]
	pose->right_distance_mm = 0.0;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f04f 0200 	mov.w	r2, #0
 800212a:	625a      	str	r2, [r3, #36]	@ 0x24
	pose->left_distance_mm_acum = 0.0;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f04f 0200 	mov.w	r2, #0
 8002132:	629a      	str	r2, [r3, #40]	@ 0x28
	pose->right_distance_mm_acum = 0.0;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f04f 0200 	mov.w	r2, #0
 800213a:	62da      	str	r2, [r3, #44]	@ 0x2c

}
 800213c:	bf00      	nop
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <ades_speedcontrol_configure>:
 *      Author: jandr
 */

#include "ades_speedcontrol.h"

void ades_speedcontrol_configure(ControlSpeed* pid, float KP, float KI, float KD, float valor_objetivo){
 8002148:	b480      	push	{r7}
 800214a:	b087      	sub	sp, #28
 800214c:	af00      	add	r7, sp, #0
 800214e:	6178      	str	r0, [r7, #20]
 8002150:	ed87 0a04 	vstr	s0, [r7, #16]
 8002154:	edc7 0a03 	vstr	s1, [r7, #12]
 8002158:	ed87 1a02 	vstr	s2, [r7, #8]
 800215c:	edc7 1a01 	vstr	s3, [r7, #4]
	pid->kP = KP;
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	61da      	str	r2, [r3, #28]
	pid->kI = KI;
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	621a      	str	r2, [r3, #32]
	pid->kD = KD;
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	68ba      	ldr	r2, [r7, #8]
 8002170:	625a      	str	r2, [r3, #36]	@ 0x24
	pid->vel_ref = valor_objetivo;
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	601a      	str	r2, [r3, #0]
}
 8002178:	bf00      	nop
 800217a:	371c      	adds	r7, #28
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <ades_trapezoidal_GetDistanceAc>:
 *      Author: jandr
 */

#include "ades_trapezoidal.h"

float ades_trapezoidal_GetDistanceAc (float aceleracion, float v_max){
 8002184:	b5b0      	push	{r4, r5, r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	ed87 0a01 	vstr	s0, [r7, #4]
 800218e:	edc7 0a00 	vstr	s1, [r7]
	float d_aceleracion;
	d_aceleracion = (v_max * v_max) / (2.0 * aceleracion);
 8002192:	edd7 7a00 	vldr	s15, [r7]
 8002196:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800219a:	ee17 0a90 	vmov	r0, s15
 800219e:	f7fe f9db 	bl	8000558 <__aeabi_f2d>
 80021a2:	4604      	mov	r4, r0
 80021a4:	460d      	mov	r5, r1
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f7fe f9d6 	bl	8000558 <__aeabi_f2d>
 80021ac:	4602      	mov	r2, r0
 80021ae:	460b      	mov	r3, r1
 80021b0:	f7fe f874 	bl	800029c <__adddf3>
 80021b4:	4602      	mov	r2, r0
 80021b6:	460b      	mov	r3, r1
 80021b8:	4620      	mov	r0, r4
 80021ba:	4629      	mov	r1, r5
 80021bc:	f7fe fb4e 	bl	800085c <__aeabi_ddiv>
 80021c0:	4602      	mov	r2, r0
 80021c2:	460b      	mov	r3, r1
 80021c4:	4610      	mov	r0, r2
 80021c6:	4619      	mov	r1, r3
 80021c8:	f7fe fd16 	bl	8000bf8 <__aeabi_d2f>
 80021cc:	4603      	mov	r3, r0
 80021ce:	60fb      	str	r3, [r7, #12]
	return d_aceleracion;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	ee07 3a90 	vmov	s15, r3
}
 80021d6:	eeb0 0a67 	vmov.f32	s0, s15
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bdb0      	pop	{r4, r5, r7, pc}

080021e0 <ades_trapezoidal_GetDistanceCte>:
float ades_trapezoidal_GetDistanceCte (float d_deseada, float d_aceleracion){
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	ed87 0a01 	vstr	s0, [r7, #4]
 80021ea:	edc7 0a00 	vstr	s1, [r7]
	float d_constante;
	d_constante = d_deseada - (d_aceleracion);
 80021ee:	ed97 7a01 	vldr	s14, [r7, #4]
 80021f2:	edd7 7a00 	vldr	s15, [r7]
 80021f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021fa:	edc7 7a03 	vstr	s15, [r7, #12]
	return d_constante;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	ee07 3a90 	vmov	s15, r3
}
 8002204:	eeb0 0a67 	vmov.f32	s0, s15
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <ades_trapezoidal_GetAmplitudeAc>:

float ades_trapezoidal_GetAmplitudeAc (float aceleracion, float val_max){
 8002212:	b5b0      	push	{r4, r5, r7, lr}
 8002214:	b084      	sub	sp, #16
 8002216:	af00      	add	r7, sp, #0
 8002218:	ed87 0a01 	vstr	s0, [r7, #4]
 800221c:	edc7 0a00 	vstr	s1, [r7]
	float amp_aceleracion;
	amp_aceleracion = (val_max * val_max) / (2.0 * aceleracion);
 8002220:	edd7 7a00 	vldr	s15, [r7]
 8002224:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002228:	ee17 0a90 	vmov	r0, s15
 800222c:	f7fe f994 	bl	8000558 <__aeabi_f2d>
 8002230:	4604      	mov	r4, r0
 8002232:	460d      	mov	r5, r1
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f7fe f98f 	bl	8000558 <__aeabi_f2d>
 800223a:	4602      	mov	r2, r0
 800223c:	460b      	mov	r3, r1
 800223e:	f7fe f82d 	bl	800029c <__adddf3>
 8002242:	4602      	mov	r2, r0
 8002244:	460b      	mov	r3, r1
 8002246:	4620      	mov	r0, r4
 8002248:	4629      	mov	r1, r5
 800224a:	f7fe fb07 	bl	800085c <__aeabi_ddiv>
 800224e:	4602      	mov	r2, r0
 8002250:	460b      	mov	r3, r1
 8002252:	4610      	mov	r0, r2
 8002254:	4619      	mov	r1, r3
 8002256:	f7fe fccf 	bl	8000bf8 <__aeabi_d2f>
 800225a:	4603      	mov	r3, r0
 800225c:	60fb      	str	r3, [r7, #12]
	return amp_aceleracion;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	ee07 3a90 	vmov	s15, r3
}
 8002264:	eeb0 0a67 	vmov.f32	s0, s15
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bdb0      	pop	{r4, r5, r7, pc}

0800226e <ades_trapezoidal_GetAmplitudeCte>:

float ades_trapezoidal_GetAmplitudeCte (float Amp_deseada, float Amp_aceleracion){
 800226e:	b480      	push	{r7}
 8002270:	b085      	sub	sp, #20
 8002272:	af00      	add	r7, sp, #0
 8002274:	ed87 0a01 	vstr	s0, [r7, #4]
 8002278:	edc7 0a00 	vstr	s1, [r7]
	float amp_constante;
	amp_constante = Amp_deseada - Amp_aceleracion;
 800227c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002280:	edd7 7a00 	vldr	s15, [r7]
 8002284:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002288:	edc7 7a03 	vstr	s15, [r7, #12]
	return amp_constante;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	ee07 3a90 	vmov	s15, r3
}
 8002292:	eeb0 0a67 	vmov.f32	s0, s15
 8002296:	3714      	adds	r7, #20
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	4a07      	ldr	r2, [pc, #28]	@ (80022cc <vApplicationGetIdleTaskMemory+0x2c>)
 80022b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	4a06      	ldr	r2, [pc, #24]	@ (80022d0 <vApplicationGetIdleTaskMemory+0x30>)
 80022b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2280      	movs	r2, #128	@ 0x80
 80022bc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80022be:	bf00      	nop
 80022c0:	3714      	adds	r7, #20
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	200002e4 	.word	0x200002e4
 80022d0:	20000338 	.word	0x20000338

080022d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022d4:	b5b0      	push	{r4, r5, r7, lr}
 80022d6:	b09c      	sub	sp, #112	@ 0x70
 80022d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022da:	f000 ffad 	bl	8003238 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022de:	f000 f8b3 	bl	8002448 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022e2:	f000 fb75 	bl	80029d0 <MX_GPIO_Init>
  MX_TIM2_Init();
 80022e6:	f000 f9c1 	bl	800266c <MX_TIM2_Init>
  MX_TIM3_Init();
 80022ea:	f000 fa0b 	bl	8002704 <MX_TIM3_Init>
  MX_TIM4_Init();
 80022ee:	f000 fa7f 	bl	80027f0 <MX_TIM4_Init>
  MX_TIM5_Init();
 80022f2:	f000 fad1 	bl	8002898 <MX_TIM5_Init>
  MX_TIM1_Init();
 80022f6:	f000 f961 	bl	80025bc <MX_TIM1_Init>
  MX_TIM10_Init();
 80022fa:	f000 fb1b 	bl	8002934 <MX_TIM10_Init>
  MX_ADC1_Init();
 80022fe:	f000 f90b 	bl	8002518 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8002302:	483e      	ldr	r0, [pc, #248]	@ (80023fc <main+0x128>)
 8002304:	f003 fe14 	bl	8005f30 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim5);
 8002308:	483d      	ldr	r0, [pc, #244]	@ (8002400 <main+0x12c>)
 800230a:	f003 fdb7 	bl	8005e7c <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800230e:	2104      	movs	r1, #4
 8002310:	483c      	ldr	r0, [pc, #240]	@ (8002404 <main+0x130>)
 8002312:	f003 fec9 	bl	80060a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim10, TIM_CHANNEL_1);
 8002316:	2100      	movs	r1, #0
 8002318:	483b      	ldr	r0, [pc, #236]	@ (8002408 <main+0x134>)
 800231a:	f003 fec5 	bl	80060a8 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 800231e:	213c      	movs	r1, #60	@ 0x3c
 8002320:	483a      	ldr	r0, [pc, #232]	@ (800240c <main+0x138>)
 8002322:	f004 f817 	bl	8006354 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8002326:	213c      	movs	r1, #60	@ 0x3c
 8002328:	4839      	ldr	r0, [pc, #228]	@ (8002410 <main+0x13c>)
 800232a:	f004 f813 	bl	8006354 <HAL_TIM_Encoder_Start>
  ades_speedcontrol_configure(&pid, 1.0, 1.0, 1.0, 290.0);
 800232e:	eddf 1a39 	vldr	s3, [pc, #228]	@ 8002414 <main+0x140>
 8002332:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8002336:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 800233a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800233e:	4836      	ldr	r0, [pc, #216]	@ (8002418 <main+0x144>)
 8002340:	f7ff ff02 	bl	8002148 <ades_speedcontrol_configure>
   pose.left_last_pulses = 0;
 8002344:	4b35      	ldr	r3, [pc, #212]	@ (800241c <main+0x148>)
 8002346:	2200      	movs	r2, #0
 8002348:	861a      	strh	r2, [r3, #48]	@ 0x30
   pose.right_last_pulses = 0;
 800234a:	4b34      	ldr	r3, [pc, #208]	@ (800241c <main+0x148>)
 800234c:	2200      	movs	r2, #0
 800234e:	865a      	strh	r2, [r3, #50]	@ 0x32
   move.time_s = 0;
 8002350:	4b33      	ldr	r3, [pc, #204]	@ (8002420 <main+0x14c>)
 8002352:	2200      	movs	r2, #0
 8002354:	605a      	str	r2, [r3, #4]
   ADC_Init_Custom(&hadc1);
 8002356:	4833      	ldr	r0, [pc, #204]	@ (8002424 <main+0x150>)
 8002358:	f7fe fe4c 	bl	8000ff4 <ADC_Init_Custom>
   ades_ir_PowerDownAll();
 800235c:	f7fe ffb6 	bl	80012cc <ades_ir_PowerDownAll>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task1 */
  osThreadStaticDef(Task1, StartDefaultTask, osPriorityHigh, 0, 128, Task1Buffer, &Task1ControlBlock);
 8002360:	4b31      	ldr	r3, [pc, #196]	@ (8002428 <main+0x154>)
 8002362:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8002366:	461d      	mov	r5, r3
 8002368:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800236a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800236c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002370:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 8002374:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002378:	2100      	movs	r1, #0
 800237a:	4618      	mov	r0, r3
 800237c:	f008 f992 	bl	800a6a4 <osThreadCreate>
 8002380:	4603      	mov	r3, r0
 8002382:	4a2a      	ldr	r2, [pc, #168]	@ (800242c <main+0x158>)
 8002384:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task2 */
  osThreadStaticDef(Task2, StartTask02, osPriorityNormal, 0, 128, Task2Buffer, &Task2ControlBlock);
 8002386:	4b2a      	ldr	r3, [pc, #168]	@ (8002430 <main+0x15c>)
 8002388:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 800238c:	461d      	mov	r5, r3
 800238e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002390:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002392:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002396:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task2Handle = osThreadCreate(osThread(Task2), NULL);
 800239a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800239e:	2100      	movs	r1, #0
 80023a0:	4618      	mov	r0, r3
 80023a2:	f008 f97f 	bl	800a6a4 <osThreadCreate>
 80023a6:	4603      	mov	r3, r0
 80023a8:	4a22      	ldr	r2, [pc, #136]	@ (8002434 <main+0x160>)
 80023aa:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task3 */
  osThreadStaticDef(Task3, StartTask03, osPriorityHigh, 0, 128, Task3Buffer, &Task3ControlBlock);
 80023ac:	4b22      	ldr	r3, [pc, #136]	@ (8002438 <main+0x164>)
 80023ae:	f107 041c 	add.w	r4, r7, #28
 80023b2:	461d      	mov	r5, r3
 80023b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80023bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task3Handle = osThreadCreate(osThread(Task3), NULL);
 80023c0:	f107 031c 	add.w	r3, r7, #28
 80023c4:	2100      	movs	r1, #0
 80023c6:	4618      	mov	r0, r3
 80023c8:	f008 f96c 	bl	800a6a4 <osThreadCreate>
 80023cc:	4603      	mov	r3, r0
 80023ce:	4a1b      	ldr	r2, [pc, #108]	@ (800243c <main+0x168>)
 80023d0:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task4 */
  osThreadStaticDef(Task4, StartTask04, osPriorityNormal, 0, 128, Task4Buffer, &Task4ControlBlock);
 80023d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002440 <main+0x16c>)
 80023d4:	463c      	mov	r4, r7
 80023d6:	461d      	mov	r5, r3
 80023d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80023e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task4Handle = osThreadCreate(osThread(Task4), NULL);
 80023e4:	463b      	mov	r3, r7
 80023e6:	2100      	movs	r1, #0
 80023e8:	4618      	mov	r0, r3
 80023ea:	f008 f95b 	bl	800a6a4 <osThreadCreate>
 80023ee:	4603      	mov	r3, r0
 80023f0:	4a14      	ldr	r2, [pc, #80]	@ (8002444 <main+0x170>)
 80023f2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80023f4:	f008 f94f 	bl	800a696 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80023f8:	bf00      	nop
 80023fa:	e7fd      	b.n	80023f8 <main+0x124>
 80023fc:	200005c8 	.word	0x200005c8
 8002400:	200006a0 	.word	0x200006a0
 8002404:	20000610 	.word	0x20000610
 8002408:	200006e8 	.word	0x200006e8
 800240c:	20000658 	.word	0x20000658
 8002410:	20000580 	.word	0x20000580
 8002414:	43910000 	.word	0x43910000
 8002418:	200010cc 	.word	0x200010cc
 800241c:	20001090 	.word	0x20001090
 8002420:	20001104 	.word	0x20001104
 8002424:	20000538 	.word	0x20000538
 8002428:	08010d60 	.word	0x08010d60
 800242c:	20000730 	.word	0x20000730
 8002430:	08010d84 	.word	0x08010d84
 8002434:	20000988 	.word	0x20000988
 8002438:	08010da8 	.word	0x08010da8
 800243c:	20000be0 	.word	0x20000be0
 8002440:	08010dcc 	.word	0x08010dcc
 8002444:	20000e38 	.word	0x20000e38

08002448 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b094      	sub	sp, #80	@ 0x50
 800244c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800244e:	f107 0320 	add.w	r3, r7, #32
 8002452:	2230      	movs	r2, #48	@ 0x30
 8002454:	2100      	movs	r1, #0
 8002456:	4618      	mov	r0, r3
 8002458:	f00a ffff 	bl	800d45a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800245c:	f107 030c 	add.w	r3, r7, #12
 8002460:	2200      	movs	r2, #0
 8002462:	601a      	str	r2, [r3, #0]
 8002464:	605a      	str	r2, [r3, #4]
 8002466:	609a      	str	r2, [r3, #8]
 8002468:	60da      	str	r2, [r3, #12]
 800246a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800246c:	2300      	movs	r3, #0
 800246e:	60bb      	str	r3, [r7, #8]
 8002470:	4b27      	ldr	r3, [pc, #156]	@ (8002510 <SystemClock_Config+0xc8>)
 8002472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002474:	4a26      	ldr	r2, [pc, #152]	@ (8002510 <SystemClock_Config+0xc8>)
 8002476:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800247a:	6413      	str	r3, [r2, #64]	@ 0x40
 800247c:	4b24      	ldr	r3, [pc, #144]	@ (8002510 <SystemClock_Config+0xc8>)
 800247e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002480:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002484:	60bb      	str	r3, [r7, #8]
 8002486:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002488:	2300      	movs	r3, #0
 800248a:	607b      	str	r3, [r7, #4]
 800248c:	4b21      	ldr	r3, [pc, #132]	@ (8002514 <SystemClock_Config+0xcc>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a20      	ldr	r2, [pc, #128]	@ (8002514 <SystemClock_Config+0xcc>)
 8002492:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002496:	6013      	str	r3, [r2, #0]
 8002498:	4b1e      	ldr	r3, [pc, #120]	@ (8002514 <SystemClock_Config+0xcc>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80024a0:	607b      	str	r3, [r7, #4]
 80024a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024a4:	2301      	movs	r3, #1
 80024a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024ae:	2302      	movs	r3, #2
 80024b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80024b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80024b8:	2319      	movs	r3, #25
 80024ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80024bc:	23c0      	movs	r3, #192	@ 0xc0
 80024be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024c0:	2302      	movs	r3, #2
 80024c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80024c4:	2304      	movs	r3, #4
 80024c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024c8:	f107 0320 	add.w	r3, r7, #32
 80024cc:	4618      	mov	r0, r3
 80024ce:	f003 f855 	bl	800557c <HAL_RCC_OscConfig>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80024d8:	f000 fbac 	bl	8002c34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024dc:	230f      	movs	r3, #15
 80024de:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024e0:	2302      	movs	r3, #2
 80024e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024ee:	2300      	movs	r3, #0
 80024f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80024f2:	f107 030c 	add.w	r3, r7, #12
 80024f6:	2103      	movs	r1, #3
 80024f8:	4618      	mov	r0, r3
 80024fa:	f003 fab7 	bl	8005a6c <HAL_RCC_ClockConfig>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002504:	f000 fb96 	bl	8002c34 <Error_Handler>
  }
}
 8002508:	bf00      	nop
 800250a:	3750      	adds	r7, #80	@ 0x50
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	40023800 	.word	0x40023800
 8002514:	40007000 	.word	0x40007000

08002518 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800251e:	463b      	mov	r3, r7
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]
 8002524:	605a      	str	r2, [r3, #4]
 8002526:	609a      	str	r2, [r3, #8]
 8002528:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800252a:	4b21      	ldr	r3, [pc, #132]	@ (80025b0 <MX_ADC1_Init+0x98>)
 800252c:	4a21      	ldr	r2, [pc, #132]	@ (80025b4 <MX_ADC1_Init+0x9c>)
 800252e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002530:	4b1f      	ldr	r3, [pc, #124]	@ (80025b0 <MX_ADC1_Init+0x98>)
 8002532:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002536:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002538:	4b1d      	ldr	r3, [pc, #116]	@ (80025b0 <MX_ADC1_Init+0x98>)
 800253a:	2200      	movs	r2, #0
 800253c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800253e:	4b1c      	ldr	r3, [pc, #112]	@ (80025b0 <MX_ADC1_Init+0x98>)
 8002540:	2200      	movs	r2, #0
 8002542:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002544:	4b1a      	ldr	r3, [pc, #104]	@ (80025b0 <MX_ADC1_Init+0x98>)
 8002546:	2200      	movs	r2, #0
 8002548:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800254a:	4b19      	ldr	r3, [pc, #100]	@ (80025b0 <MX_ADC1_Init+0x98>)
 800254c:	2200      	movs	r2, #0
 800254e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002552:	4b17      	ldr	r3, [pc, #92]	@ (80025b0 <MX_ADC1_Init+0x98>)
 8002554:	2200      	movs	r2, #0
 8002556:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002558:	4b15      	ldr	r3, [pc, #84]	@ (80025b0 <MX_ADC1_Init+0x98>)
 800255a:	4a17      	ldr	r2, [pc, #92]	@ (80025b8 <MX_ADC1_Init+0xa0>)
 800255c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800255e:	4b14      	ldr	r3, [pc, #80]	@ (80025b0 <MX_ADC1_Init+0x98>)
 8002560:	2200      	movs	r2, #0
 8002562:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002564:	4b12      	ldr	r3, [pc, #72]	@ (80025b0 <MX_ADC1_Init+0x98>)
 8002566:	2201      	movs	r2, #1
 8002568:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800256a:	4b11      	ldr	r3, [pc, #68]	@ (80025b0 <MX_ADC1_Init+0x98>)
 800256c:	2200      	movs	r2, #0
 800256e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002572:	4b0f      	ldr	r3, [pc, #60]	@ (80025b0 <MX_ADC1_Init+0x98>)
 8002574:	2201      	movs	r2, #1
 8002576:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002578:	480d      	ldr	r0, [pc, #52]	@ (80025b0 <MX_ADC1_Init+0x98>)
 800257a:	f000 fef3 	bl	8003364 <HAL_ADC_Init>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002584:	f000 fb56 	bl	8002c34 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002588:	2304      	movs	r3, #4
 800258a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800258c:	2301      	movs	r3, #1
 800258e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002590:	2300      	movs	r3, #0
 8002592:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002594:	463b      	mov	r3, r7
 8002596:	4619      	mov	r1, r3
 8002598:	4805      	ldr	r0, [pc, #20]	@ (80025b0 <MX_ADC1_Init+0x98>)
 800259a:	f001 f8a7 	bl	80036ec <HAL_ADC_ConfigChannel>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80025a4:	f000 fb46 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80025a8:	bf00      	nop
 80025aa:	3710      	adds	r7, #16
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	20000538 	.word	0x20000538
 80025b4:	40012000 	.word	0x40012000
 80025b8:	0f000001 	.word	0x0f000001

080025bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08c      	sub	sp, #48	@ 0x30
 80025c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80025c2:	f107 030c 	add.w	r3, r7, #12
 80025c6:	2224      	movs	r2, #36	@ 0x24
 80025c8:	2100      	movs	r1, #0
 80025ca:	4618      	mov	r0, r3
 80025cc:	f00a ff45 	bl	800d45a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025d0:	1d3b      	adds	r3, r7, #4
 80025d2:	2200      	movs	r2, #0
 80025d4:	601a      	str	r2, [r3, #0]
 80025d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80025d8:	4b22      	ldr	r3, [pc, #136]	@ (8002664 <MX_TIM1_Init+0xa8>)
 80025da:	4a23      	ldr	r2, [pc, #140]	@ (8002668 <MX_TIM1_Init+0xac>)
 80025dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80025de:	4b21      	ldr	r3, [pc, #132]	@ (8002664 <MX_TIM1_Init+0xa8>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025e4:	4b1f      	ldr	r3, [pc, #124]	@ (8002664 <MX_TIM1_Init+0xa8>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80025ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002664 <MX_TIM1_Init+0xa8>)
 80025ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025f2:	4b1c      	ldr	r3, [pc, #112]	@ (8002664 <MX_TIM1_Init+0xa8>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80025f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002664 <MX_TIM1_Init+0xa8>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025fe:	4b19      	ldr	r3, [pc, #100]	@ (8002664 <MX_TIM1_Init+0xa8>)
 8002600:	2200      	movs	r2, #0
 8002602:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002604:	2301      	movs	r3, #1
 8002606:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002608:	2300      	movs	r3, #0
 800260a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800260c:	2301      	movs	r3, #1
 800260e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002610:	2300      	movs	r3, #0
 8002612:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002614:	2300      	movs	r3, #0
 8002616:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002618:	2300      	movs	r3, #0
 800261a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800261c:	2301      	movs	r3, #1
 800261e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002620:	2300      	movs	r3, #0
 8002622:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002624:	2300      	movs	r3, #0
 8002626:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002628:	f107 030c 	add.w	r3, r7, #12
 800262c:	4619      	mov	r1, r3
 800262e:	480d      	ldr	r0, [pc, #52]	@ (8002664 <MX_TIM1_Init+0xa8>)
 8002630:	f003 fdea 	bl	8006208 <HAL_TIM_Encoder_Init>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800263a:	f000 fafb 	bl	8002c34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800263e:	2300      	movs	r3, #0
 8002640:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002642:	2300      	movs	r3, #0
 8002644:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002646:	1d3b      	adds	r3, r7, #4
 8002648:	4619      	mov	r1, r3
 800264a:	4806      	ldr	r0, [pc, #24]	@ (8002664 <MX_TIM1_Init+0xa8>)
 800264c:	f004 fc8e 	bl	8006f6c <HAL_TIMEx_MasterConfigSynchronization>
 8002650:	4603      	mov	r3, r0
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8002656:	f000 faed 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800265a:	bf00      	nop
 800265c:	3730      	adds	r7, #48	@ 0x30
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000580 	.word	0x20000580
 8002668:	40010000 	.word	0x40010000

0800266c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b086      	sub	sp, #24
 8002670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002672:	f107 0308 	add.w	r3, r7, #8
 8002676:	2200      	movs	r2, #0
 8002678:	601a      	str	r2, [r3, #0]
 800267a:	605a      	str	r2, [r3, #4]
 800267c:	609a      	str	r2, [r3, #8]
 800267e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002680:	463b      	mov	r3, r7
 8002682:	2200      	movs	r2, #0
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002688:	4b1d      	ldr	r3, [pc, #116]	@ (8002700 <MX_TIM2_Init+0x94>)
 800268a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800268e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 8002690:	4b1b      	ldr	r3, [pc, #108]	@ (8002700 <MX_TIM2_Init+0x94>)
 8002692:	225f      	movs	r2, #95	@ 0x5f
 8002694:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002696:	4b1a      	ldr	r3, [pc, #104]	@ (8002700 <MX_TIM2_Init+0x94>)
 8002698:	2200      	movs	r2, #0
 800269a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 800269c:	4b18      	ldr	r3, [pc, #96]	@ (8002700 <MX_TIM2_Init+0x94>)
 800269e:	f242 720f 	movw	r2, #9999	@ 0x270f
 80026a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026a4:	4b16      	ldr	r3, [pc, #88]	@ (8002700 <MX_TIM2_Init+0x94>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026aa:	4b15      	ldr	r3, [pc, #84]	@ (8002700 <MX_TIM2_Init+0x94>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80026b0:	4813      	ldr	r0, [pc, #76]	@ (8002700 <MX_TIM2_Init+0x94>)
 80026b2:	f003 fb93 	bl	8005ddc <HAL_TIM_Base_Init>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80026bc:	f000 faba 	bl	8002c34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80026c6:	f107 0308 	add.w	r3, r7, #8
 80026ca:	4619      	mov	r1, r3
 80026cc:	480c      	ldr	r0, [pc, #48]	@ (8002700 <MX_TIM2_Init+0x94>)
 80026ce:	f004 f881 	bl	80067d4 <HAL_TIM_ConfigClockSource>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80026d8:	f000 faac 	bl	8002c34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026dc:	2300      	movs	r3, #0
 80026de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026e0:	2300      	movs	r3, #0
 80026e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026e4:	463b      	mov	r3, r7
 80026e6:	4619      	mov	r1, r3
 80026e8:	4805      	ldr	r0, [pc, #20]	@ (8002700 <MX_TIM2_Init+0x94>)
 80026ea:	f004 fc3f 	bl	8006f6c <HAL_TIMEx_MasterConfigSynchronization>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80026f4:	f000 fa9e 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80026f8:	bf00      	nop
 80026fa:	3718      	adds	r7, #24
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	200005c8 	.word	0x200005c8

08002704 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b08e      	sub	sp, #56	@ 0x38
 8002708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800270a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800270e:	2200      	movs	r2, #0
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	605a      	str	r2, [r3, #4]
 8002714:	609a      	str	r2, [r3, #8]
 8002716:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002718:	f107 0320 	add.w	r3, r7, #32
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002722:	1d3b      	adds	r3, r7, #4
 8002724:	2200      	movs	r2, #0
 8002726:	601a      	str	r2, [r3, #0]
 8002728:	605a      	str	r2, [r3, #4]
 800272a:	609a      	str	r2, [r3, #8]
 800272c:	60da      	str	r2, [r3, #12]
 800272e:	611a      	str	r2, [r3, #16]
 8002730:	615a      	str	r2, [r3, #20]
 8002732:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002734:	4b2c      	ldr	r3, [pc, #176]	@ (80027e8 <MX_TIM3_Init+0xe4>)
 8002736:	4a2d      	ldr	r2, [pc, #180]	@ (80027ec <MX_TIM3_Init+0xe8>)
 8002738:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800273a:	4b2b      	ldr	r3, [pc, #172]	@ (80027e8 <MX_TIM3_Init+0xe4>)
 800273c:	2200      	movs	r2, #0
 800273e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002740:	4b29      	ldr	r3, [pc, #164]	@ (80027e8 <MX_TIM3_Init+0xe4>)
 8002742:	2200      	movs	r2, #0
 8002744:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002746:	4b28      	ldr	r3, [pc, #160]	@ (80027e8 <MX_TIM3_Init+0xe4>)
 8002748:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800274c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800274e:	4b26      	ldr	r3, [pc, #152]	@ (80027e8 <MX_TIM3_Init+0xe4>)
 8002750:	2200      	movs	r2, #0
 8002752:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002754:	4b24      	ldr	r3, [pc, #144]	@ (80027e8 <MX_TIM3_Init+0xe4>)
 8002756:	2200      	movs	r2, #0
 8002758:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800275a:	4823      	ldr	r0, [pc, #140]	@ (80027e8 <MX_TIM3_Init+0xe4>)
 800275c:	f003 fb3e 	bl	8005ddc <HAL_TIM_Base_Init>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002766:	f000 fa65 	bl	8002c34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800276a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800276e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002770:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002774:	4619      	mov	r1, r3
 8002776:	481c      	ldr	r0, [pc, #112]	@ (80027e8 <MX_TIM3_Init+0xe4>)
 8002778:	f004 f82c 	bl	80067d4 <HAL_TIM_ConfigClockSource>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002782:	f000 fa57 	bl	8002c34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002786:	4818      	ldr	r0, [pc, #96]	@ (80027e8 <MX_TIM3_Init+0xe4>)
 8002788:	f003 fc34 	bl	8005ff4 <HAL_TIM_PWM_Init>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002792:	f000 fa4f 	bl	8002c34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002796:	2300      	movs	r3, #0
 8002798:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800279a:	2300      	movs	r3, #0
 800279c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800279e:	f107 0320 	add.w	r3, r7, #32
 80027a2:	4619      	mov	r1, r3
 80027a4:	4810      	ldr	r0, [pc, #64]	@ (80027e8 <MX_TIM3_Init+0xe4>)
 80027a6:	f004 fbe1 	bl	8006f6c <HAL_TIMEx_MasterConfigSynchronization>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80027b0:	f000 fa40 	bl	8002c34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027b4:	2360      	movs	r3, #96	@ 0x60
 80027b6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80027b8:	2300      	movs	r3, #0
 80027ba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027bc:	2300      	movs	r3, #0
 80027be:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027c0:	2300      	movs	r3, #0
 80027c2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027c4:	1d3b      	adds	r3, r7, #4
 80027c6:	2204      	movs	r2, #4
 80027c8:	4619      	mov	r1, r3
 80027ca:	4807      	ldr	r0, [pc, #28]	@ (80027e8 <MX_TIM3_Init+0xe4>)
 80027cc:	f003 ff40 	bl	8006650 <HAL_TIM_PWM_ConfigChannel>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80027d6:	f000 fa2d 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80027da:	4803      	ldr	r0, [pc, #12]	@ (80027e8 <MX_TIM3_Init+0xe4>)
 80027dc:	f000 fb86 	bl	8002eec <HAL_TIM_MspPostInit>

}
 80027e0:	bf00      	nop
 80027e2:	3738      	adds	r7, #56	@ 0x38
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	20000610 	.word	0x20000610
 80027ec:	40000400 	.word	0x40000400

080027f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b08c      	sub	sp, #48	@ 0x30
 80027f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80027f6:	f107 030c 	add.w	r3, r7, #12
 80027fa:	2224      	movs	r2, #36	@ 0x24
 80027fc:	2100      	movs	r1, #0
 80027fe:	4618      	mov	r0, r3
 8002800:	f00a fe2b 	bl	800d45a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002804:	1d3b      	adds	r3, r7, #4
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800280c:	4b20      	ldr	r3, [pc, #128]	@ (8002890 <MX_TIM4_Init+0xa0>)
 800280e:	4a21      	ldr	r2, [pc, #132]	@ (8002894 <MX_TIM4_Init+0xa4>)
 8002810:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002812:	4b1f      	ldr	r3, [pc, #124]	@ (8002890 <MX_TIM4_Init+0xa0>)
 8002814:	2200      	movs	r2, #0
 8002816:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002818:	4b1d      	ldr	r3, [pc, #116]	@ (8002890 <MX_TIM4_Init+0xa0>)
 800281a:	2200      	movs	r2, #0
 800281c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800281e:	4b1c      	ldr	r3, [pc, #112]	@ (8002890 <MX_TIM4_Init+0xa0>)
 8002820:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002824:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002826:	4b1a      	ldr	r3, [pc, #104]	@ (8002890 <MX_TIM4_Init+0xa0>)
 8002828:	2200      	movs	r2, #0
 800282a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800282c:	4b18      	ldr	r3, [pc, #96]	@ (8002890 <MX_TIM4_Init+0xa0>)
 800282e:	2200      	movs	r2, #0
 8002830:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002832:	2301      	movs	r3, #1
 8002834:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002836:	2300      	movs	r3, #0
 8002838:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800283a:	2301      	movs	r3, #1
 800283c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800283e:	2300      	movs	r3, #0
 8002840:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002842:	2300      	movs	r3, #0
 8002844:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002846:	2300      	movs	r3, #0
 8002848:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800284a:	2301      	movs	r3, #1
 800284c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800284e:	2300      	movs	r3, #0
 8002850:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002852:	2300      	movs	r3, #0
 8002854:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002856:	f107 030c 	add.w	r3, r7, #12
 800285a:	4619      	mov	r1, r3
 800285c:	480c      	ldr	r0, [pc, #48]	@ (8002890 <MX_TIM4_Init+0xa0>)
 800285e:	f003 fcd3 	bl	8006208 <HAL_TIM_Encoder_Init>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002868:	f000 f9e4 	bl	8002c34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800286c:	2300      	movs	r3, #0
 800286e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002870:	2300      	movs	r3, #0
 8002872:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002874:	1d3b      	adds	r3, r7, #4
 8002876:	4619      	mov	r1, r3
 8002878:	4805      	ldr	r0, [pc, #20]	@ (8002890 <MX_TIM4_Init+0xa0>)
 800287a:	f004 fb77 	bl	8006f6c <HAL_TIMEx_MasterConfigSynchronization>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002884:	f000 f9d6 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002888:	bf00      	nop
 800288a:	3730      	adds	r7, #48	@ 0x30
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	20000658 	.word	0x20000658
 8002894:	40000800 	.word	0x40000800

08002898 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800289e:	f107 0308 	add.w	r3, r7, #8
 80028a2:	2200      	movs	r2, #0
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	605a      	str	r2, [r3, #4]
 80028a8:	609a      	str	r2, [r3, #8]
 80028aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028ac:	463b      	mov	r3, r7
 80028ae:	2200      	movs	r2, #0
 80028b0:	601a      	str	r2, [r3, #0]
 80028b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80028b4:	4b1d      	ldr	r3, [pc, #116]	@ (800292c <MX_TIM5_Init+0x94>)
 80028b6:	4a1e      	ldr	r2, [pc, #120]	@ (8002930 <MX_TIM5_Init+0x98>)
 80028b8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 96-1;
 80028ba:	4b1c      	ldr	r3, [pc, #112]	@ (800292c <MX_TIM5_Init+0x94>)
 80028bc:	225f      	movs	r2, #95	@ 0x5f
 80028be:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028c0:	4b1a      	ldr	r3, [pc, #104]	@ (800292c <MX_TIM5_Init+0x94>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80028c6:	4b19      	ldr	r3, [pc, #100]	@ (800292c <MX_TIM5_Init+0x94>)
 80028c8:	f04f 32ff 	mov.w	r2, #4294967295
 80028cc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028ce:	4b17      	ldr	r3, [pc, #92]	@ (800292c <MX_TIM5_Init+0x94>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028d4:	4b15      	ldr	r3, [pc, #84]	@ (800292c <MX_TIM5_Init+0x94>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80028da:	4814      	ldr	r0, [pc, #80]	@ (800292c <MX_TIM5_Init+0x94>)
 80028dc:	f003 fa7e 	bl	8005ddc <HAL_TIM_Base_Init>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80028e6:	f000 f9a5 	bl	8002c34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80028f0:	f107 0308 	add.w	r3, r7, #8
 80028f4:	4619      	mov	r1, r3
 80028f6:	480d      	ldr	r0, [pc, #52]	@ (800292c <MX_TIM5_Init+0x94>)
 80028f8:	f003 ff6c 	bl	80067d4 <HAL_TIM_ConfigClockSource>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002902:	f000 f997 	bl	8002c34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002906:	2300      	movs	r3, #0
 8002908:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800290a:	2300      	movs	r3, #0
 800290c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800290e:	463b      	mov	r3, r7
 8002910:	4619      	mov	r1, r3
 8002912:	4806      	ldr	r0, [pc, #24]	@ (800292c <MX_TIM5_Init+0x94>)
 8002914:	f004 fb2a 	bl	8006f6c <HAL_TIMEx_MasterConfigSynchronization>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800291e:	f000 f989 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002922:	bf00      	nop
 8002924:	3718      	adds	r7, #24
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	200006a0 	.word	0x200006a0
 8002930:	40000c00 	.word	0x40000c00

08002934 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b088      	sub	sp, #32
 8002938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800293a:	1d3b      	adds	r3, r7, #4
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
 8002940:	605a      	str	r2, [r3, #4]
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	60da      	str	r2, [r3, #12]
 8002946:	611a      	str	r2, [r3, #16]
 8002948:	615a      	str	r2, [r3, #20]
 800294a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800294c:	4b1e      	ldr	r3, [pc, #120]	@ (80029c8 <MX_TIM10_Init+0x94>)
 800294e:	4a1f      	ldr	r2, [pc, #124]	@ (80029cc <MX_TIM10_Init+0x98>)
 8002950:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8002952:	4b1d      	ldr	r3, [pc, #116]	@ (80029c8 <MX_TIM10_Init+0x94>)
 8002954:	2200      	movs	r2, #0
 8002956:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002958:	4b1b      	ldr	r3, [pc, #108]	@ (80029c8 <MX_TIM10_Init+0x94>)
 800295a:	2200      	movs	r2, #0
 800295c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800295e:	4b1a      	ldr	r3, [pc, #104]	@ (80029c8 <MX_TIM10_Init+0x94>)
 8002960:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002964:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002966:	4b18      	ldr	r3, [pc, #96]	@ (80029c8 <MX_TIM10_Init+0x94>)
 8002968:	2200      	movs	r2, #0
 800296a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800296c:	4b16      	ldr	r3, [pc, #88]	@ (80029c8 <MX_TIM10_Init+0x94>)
 800296e:	2200      	movs	r2, #0
 8002970:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8002972:	4815      	ldr	r0, [pc, #84]	@ (80029c8 <MX_TIM10_Init+0x94>)
 8002974:	f003 fa32 	bl	8005ddc <HAL_TIM_Base_Init>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d001      	beq.n	8002982 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 800297e:	f000 f959 	bl	8002c34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8002982:	4811      	ldr	r0, [pc, #68]	@ (80029c8 <MX_TIM10_Init+0x94>)
 8002984:	f003 fb36 	bl	8005ff4 <HAL_TIM_PWM_Init>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 800298e:	f000 f951 	bl	8002c34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002992:	2360      	movs	r3, #96	@ 0x60
 8002994:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002996:	2300      	movs	r3, #0
 8002998:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800299a:	2300      	movs	r3, #0
 800299c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800299e:	2300      	movs	r3, #0
 80029a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029a2:	1d3b      	adds	r3, r7, #4
 80029a4:	2200      	movs	r2, #0
 80029a6:	4619      	mov	r1, r3
 80029a8:	4807      	ldr	r0, [pc, #28]	@ (80029c8 <MX_TIM10_Init+0x94>)
 80029aa:	f003 fe51 	bl	8006650 <HAL_TIM_PWM_ConfigChannel>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80029b4:	f000 f93e 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80029b8:	4803      	ldr	r0, [pc, #12]	@ (80029c8 <MX_TIM10_Init+0x94>)
 80029ba:	f000 fa97 	bl	8002eec <HAL_TIM_MspPostInit>

}
 80029be:	bf00      	nop
 80029c0:	3720      	adds	r7, #32
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	200006e8 	.word	0x200006e8
 80029cc:	40014400 	.word	0x40014400

080029d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b08a      	sub	sp, #40	@ 0x28
 80029d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d6:	f107 0314 	add.w	r3, r7, #20
 80029da:	2200      	movs	r2, #0
 80029dc:	601a      	str	r2, [r3, #0]
 80029de:	605a      	str	r2, [r3, #4]
 80029e0:	609a      	str	r2, [r3, #8]
 80029e2:	60da      	str	r2, [r3, #12]
 80029e4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029e6:	2300      	movs	r3, #0
 80029e8:	613b      	str	r3, [r7, #16]
 80029ea:	4b46      	ldr	r3, [pc, #280]	@ (8002b04 <MX_GPIO_Init+0x134>)
 80029ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ee:	4a45      	ldr	r2, [pc, #276]	@ (8002b04 <MX_GPIO_Init+0x134>)
 80029f0:	f043 0304 	orr.w	r3, r3, #4
 80029f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029f6:	4b43      	ldr	r3, [pc, #268]	@ (8002b04 <MX_GPIO_Init+0x134>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	f003 0304 	and.w	r3, r3, #4
 80029fe:	613b      	str	r3, [r7, #16]
 8002a00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	4b3f      	ldr	r3, [pc, #252]	@ (8002b04 <MX_GPIO_Init+0x134>)
 8002a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0a:	4a3e      	ldr	r2, [pc, #248]	@ (8002b04 <MX_GPIO_Init+0x134>)
 8002a0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a12:	4b3c      	ldr	r3, [pc, #240]	@ (8002b04 <MX_GPIO_Init+0x134>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a1a:	60fb      	str	r3, [r7, #12]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a1e:	2300      	movs	r3, #0
 8002a20:	60bb      	str	r3, [r7, #8]
 8002a22:	4b38      	ldr	r3, [pc, #224]	@ (8002b04 <MX_GPIO_Init+0x134>)
 8002a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a26:	4a37      	ldr	r2, [pc, #220]	@ (8002b04 <MX_GPIO_Init+0x134>)
 8002a28:	f043 0301 	orr.w	r3, r3, #1
 8002a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a2e:	4b35      	ldr	r3, [pc, #212]	@ (8002b04 <MX_GPIO_Init+0x134>)
 8002a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	60bb      	str	r3, [r7, #8]
 8002a38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	607b      	str	r3, [r7, #4]
 8002a3e:	4b31      	ldr	r3, [pc, #196]	@ (8002b04 <MX_GPIO_Init+0x134>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a42:	4a30      	ldr	r2, [pc, #192]	@ (8002b04 <MX_GPIO_Init+0x134>)
 8002a44:	f043 0302 	orr.w	r3, r3, #2
 8002a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a4a:	4b2e      	ldr	r3, [pc, #184]	@ (8002b04 <MX_GPIO_Init+0x134>)
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	607b      	str	r3, [r7, #4]
 8002a54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002a56:	2200      	movs	r2, #0
 8002a58:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002a5c:	482a      	ldr	r0, [pc, #168]	@ (8002b08 <MX_GPIO_Init+0x138>)
 8002a5e:	f001 fb09 	bl	8004074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8002a62:	2200      	movs	r2, #0
 8002a64:	2103      	movs	r1, #3
 8002a66:	4829      	ldr	r0, [pc, #164]	@ (8002b0c <MX_GPIO_Init+0x13c>)
 8002a68:	f001 fb04 	bl	8004074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f24f 0106 	movw	r1, #61446	@ 0xf006
 8002a72:	4827      	ldr	r0, [pc, #156]	@ (8002b10 <MX_GPIO_Init+0x140>)
 8002a74:	f001 fafe 	bl	8004074 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002a78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a82:	2300      	movs	r3, #0
 8002a84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a86:	2300      	movs	r3, #0
 8002a88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a8a:	f107 0314 	add.w	r3, r7, #20
 8002a8e:	4619      	mov	r1, r3
 8002a90:	481d      	ldr	r0, [pc, #116]	@ (8002b08 <MX_GPIO_Init+0x138>)
 8002a92:	f001 f96b 	bl	8003d6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a96:	2303      	movs	r3, #3
 8002a98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aa6:	f107 0314 	add.w	r3, r7, #20
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4817      	ldr	r0, [pc, #92]	@ (8002b0c <MX_GPIO_Init+0x13c>)
 8002aae:	f001 f95d 	bl	8003d6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB13
                           PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 8002ab2:	f24f 0306 	movw	r3, #61446	@ 0xf006
 8002ab6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abc:	2300      	movs	r3, #0
 8002abe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ac4:	f107 0314 	add.w	r3, r7, #20
 8002ac8:	4619      	mov	r1, r3
 8002aca:	4811      	ldr	r0, [pc, #68]	@ (8002b10 <MX_GPIO_Init+0x140>)
 8002acc:	f001 f94e 	bl	8003d6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ad0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ad4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ad6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002ada:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002adc:	2301      	movs	r3, #1
 8002ade:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae0:	f107 0314 	add.w	r3, r7, #20
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	4809      	ldr	r0, [pc, #36]	@ (8002b0c <MX_GPIO_Init+0x13c>)
 8002ae8:	f001 f940 	bl	8003d6c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002aec:	2200      	movs	r2, #0
 8002aee:	2105      	movs	r1, #5
 8002af0:	2028      	movs	r0, #40	@ 0x28
 8002af2:	f001 f904 	bl	8003cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002af6:	2028      	movs	r0, #40	@ 0x28
 8002af8:	f001 f91d 	bl	8003d36 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002afc:	bf00      	nop
 8002afe:	3728      	adds	r7, #40	@ 0x28
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	40023800 	.word	0x40023800
 8002b08:	40020800 	.word	0x40020800
 8002b0c:	40020000 	.word	0x40020000
 8002b10:	40020400 	.word	0x40020400

08002b14 <HAL_GPIO_EXTI_Callback>:
void ades_delay_us(uint32_t tiempo){
	TIM5->CNT = 0;
	while(TIM5->CNT >= tiempo);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_10) // If The INT Source Is EXTI Line9 (A9 Pin)
 8002b1e:	88fb      	ldrh	r3, [r7, #6]
 8002b20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b24:	d102      	bne.n	8002b2c <HAL_GPIO_EXTI_Callback+0x18>
    {
    	flag1 = 1;// Toggle The Output (LED) Pin
 8002b26:	4b04      	ldr	r3, [pc, #16]	@ (8002b38 <HAL_GPIO_EXTI_Callback+0x24>)
 8002b28:	2201      	movs	r2, #1
 8002b2a:	701a      	strb	r2, [r3, #0]
    }
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	20001110 	.word	0x20001110

08002b3c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002b44:	f009 f80e 	bl	800bb64 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  updatePose ((int16_t) TIM4->CNT, (int16_t) TIM1->CNT, 10.0, &pose);
 8002b48:	4b08      	ldr	r3, [pc, #32]	@ (8002b6c <StartDefaultTask+0x30>)
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4c:	b21b      	sxth	r3, r3
 8002b4e:	4a08      	ldr	r2, [pc, #32]	@ (8002b70 <StartDefaultTask+0x34>)
 8002b50:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b52:	b211      	sxth	r1, r2
 8002b54:	4a07      	ldr	r2, [pc, #28]	@ (8002b74 <StartDefaultTask+0x38>)
 8002b56:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff f9d0 	bl	8001f00 <updatePose>
	  osDelay(10);
 8002b60:	200a      	movs	r0, #10
 8002b62:	f007 fdeb 	bl	800a73c <osDelay>
	  updatePose ((int16_t) TIM4->CNT, (int16_t) TIM1->CNT, 10.0, &pose);
 8002b66:	bf00      	nop
 8002b68:	e7ee      	b.n	8002b48 <StartDefaultTask+0xc>
 8002b6a:	bf00      	nop
 8002b6c:	40000800 	.word	0x40000800
 8002b70:	40010000 	.word	0x40010000
 8002b74:	20001090 	.word	0x20001090

08002b78 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b082      	sub	sp, #8
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	if(flag1 == 1){
 8002b80:	4b15      	ldr	r3, [pc, #84]	@ (8002bd8 <StartTask02+0x60>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d123      	bne.n	8002bd0 <StartTask02+0x58>
		ades_movimiento_lineal(5*180.0, 100.0, 150.0, &pose, &move, &pid);
 8002b88:	4a14      	ldr	r2, [pc, #80]	@ (8002bdc <StartTask02+0x64>)
 8002b8a:	4915      	ldr	r1, [pc, #84]	@ (8002be0 <StartTask02+0x68>)
 8002b8c:	4815      	ldr	r0, [pc, #84]	@ (8002be4 <StartTask02+0x6c>)
 8002b8e:	ed9f 1a16 	vldr	s2, [pc, #88]	@ 8002be8 <StartTask02+0x70>
 8002b92:	eddf 0a16 	vldr	s1, [pc, #88]	@ 8002bec <StartTask02+0x74>
 8002b96:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8002bf0 <StartTask02+0x78>
 8002b9a:	f7ff f81b 	bl	8001bd4 <ades_movimiento_lineal>
		ades_movimiento_angular(M_PI, 1.0, 4.8, &pose, &move, &pid);
 8002b9e:	4a0f      	ldr	r2, [pc, #60]	@ (8002bdc <StartTask02+0x64>)
 8002ba0:	490f      	ldr	r1, [pc, #60]	@ (8002be0 <StartTask02+0x68>)
 8002ba2:	4810      	ldr	r0, [pc, #64]	@ (8002be4 <StartTask02+0x6c>)
 8002ba4:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 8002bf4 <StartTask02+0x7c>
 8002ba8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8002bac:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 8002bf8 <StartTask02+0x80>
 8002bb0:	f7ff f8da 	bl	8001d68 <ades_movimiento_angular>
		ades_movimiento_lineal(2*180.0, 100.0, 150.0, &pose, &move, &pid);
 8002bb4:	4a09      	ldr	r2, [pc, #36]	@ (8002bdc <StartTask02+0x64>)
 8002bb6:	490a      	ldr	r1, [pc, #40]	@ (8002be0 <StartTask02+0x68>)
 8002bb8:	480a      	ldr	r0, [pc, #40]	@ (8002be4 <StartTask02+0x6c>)
 8002bba:	ed9f 1a0b 	vldr	s2, [pc, #44]	@ 8002be8 <StartTask02+0x70>
 8002bbe:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 8002bec <StartTask02+0x74>
 8002bc2:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8002bfc <StartTask02+0x84>
 8002bc6:	f7ff f805 	bl	8001bd4 <ades_movimiento_lineal>
		flag1 = 0;
 8002bca:	4b03      	ldr	r3, [pc, #12]	@ (8002bd8 <StartTask02+0x60>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	701a      	strb	r2, [r3, #0]
	}
    osDelay(1);
 8002bd0:	2001      	movs	r0, #1
 8002bd2:	f007 fdb3 	bl	800a73c <osDelay>
	if(flag1 == 1){
 8002bd6:	e7d3      	b.n	8002b80 <StartTask02+0x8>
 8002bd8:	20001110 	.word	0x20001110
 8002bdc:	200010cc 	.word	0x200010cc
 8002be0:	20001104 	.word	0x20001104
 8002be4:	20001090 	.word	0x20001090
 8002be8:	43160000 	.word	0x43160000
 8002bec:	42c80000 	.word	0x42c80000
 8002bf0:	44610000 	.word	0x44610000
 8002bf4:	4099999a 	.word	0x4099999a
 8002bf8:	3fc90ff9 	.word	0x3fc90ff9
 8002bfc:	43b40000 	.word	0x43b40000

08002c00 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;){
	  ades_ir_CalculateDistances(&eye, &hadc1);
 8002c08:	4904      	ldr	r1, [pc, #16]	@ (8002c1c <StartTask03+0x1c>)
 8002c0a:	4805      	ldr	r0, [pc, #20]	@ (8002c20 <StartTask03+0x20>)
 8002c0c:	f7fe fe70 	bl	80018f0 <ades_ir_CalculateDistances>
      osDelay(1);
 8002c10:	2001      	movs	r0, #1
 8002c12:	f007 fd93 	bl	800a73c <osDelay>
	  ades_ir_CalculateDistances(&eye, &hadc1);
 8002c16:	bf00      	nop
 8002c18:	e7f6      	b.n	8002c08 <StartTask03+0x8>
 8002c1a:	bf00      	nop
 8002c1c:	20000538 	.word	0x20000538
 8002c20:	200010f4 	.word	0x200010f4

08002c24 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002c2c:	2001      	movs	r0, #1
 8002c2e:	f007 fd85 	bl	800a73c <osDelay>
 8002c32:	e7fb      	b.n	8002c2c <StartTask04+0x8>

08002c34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c38:	b672      	cpsid	i
}
 8002c3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c3c:	bf00      	nop
 8002c3e:	e7fd      	b.n	8002c3c <Error_Handler+0x8>

08002c40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	607b      	str	r3, [r7, #4]
 8002c4a:	4b12      	ldr	r3, [pc, #72]	@ (8002c94 <HAL_MspInit+0x54>)
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4e:	4a11      	ldr	r2, [pc, #68]	@ (8002c94 <HAL_MspInit+0x54>)
 8002c50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c54:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c56:	4b0f      	ldr	r3, [pc, #60]	@ (8002c94 <HAL_MspInit+0x54>)
 8002c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c5e:	607b      	str	r3, [r7, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	603b      	str	r3, [r7, #0]
 8002c66:	4b0b      	ldr	r3, [pc, #44]	@ (8002c94 <HAL_MspInit+0x54>)
 8002c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c94 <HAL_MspInit+0x54>)
 8002c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c72:	4b08      	ldr	r3, [pc, #32]	@ (8002c94 <HAL_MspInit+0x54>)
 8002c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c7a:	603b      	str	r3, [r7, #0]
 8002c7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002c7e:	2200      	movs	r2, #0
 8002c80:	210f      	movs	r1, #15
 8002c82:	f06f 0001 	mvn.w	r0, #1
 8002c86:	f001 f83a 	bl	8003cfe <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c8a:	bf00      	nop
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40023800 	.word	0x40023800

08002c98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b08a      	sub	sp, #40	@ 0x28
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca0:	f107 0314 	add.w	r3, r7, #20
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]
 8002ca8:	605a      	str	r2, [r3, #4]
 8002caa:	609a      	str	r2, [r3, #8]
 8002cac:	60da      	str	r2, [r3, #12]
 8002cae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a17      	ldr	r2, [pc, #92]	@ (8002d14 <HAL_ADC_MspInit+0x7c>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d127      	bne.n	8002d0a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002cba:	2300      	movs	r3, #0
 8002cbc:	613b      	str	r3, [r7, #16]
 8002cbe:	4b16      	ldr	r3, [pc, #88]	@ (8002d18 <HAL_ADC_MspInit+0x80>)
 8002cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc2:	4a15      	ldr	r2, [pc, #84]	@ (8002d18 <HAL_ADC_MspInit+0x80>)
 8002cc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cca:	4b13      	ldr	r3, [pc, #76]	@ (8002d18 <HAL_ADC_MspInit+0x80>)
 8002ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd2:	613b      	str	r3, [r7, #16]
 8002cd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	60fb      	str	r3, [r7, #12]
 8002cda:	4b0f      	ldr	r3, [pc, #60]	@ (8002d18 <HAL_ADC_MspInit+0x80>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cde:	4a0e      	ldr	r2, [pc, #56]	@ (8002d18 <HAL_ADC_MspInit+0x80>)
 8002ce0:	f043 0301 	orr.w	r3, r3, #1
 8002ce4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8002d18 <HAL_ADC_MspInit+0x80>)
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002cf2:	23f0      	movs	r3, #240	@ 0xf0
 8002cf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cfe:	f107 0314 	add.w	r3, r7, #20
 8002d02:	4619      	mov	r1, r3
 8002d04:	4805      	ldr	r0, [pc, #20]	@ (8002d1c <HAL_ADC_MspInit+0x84>)
 8002d06:	f001 f831 	bl	8003d6c <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002d0a:	bf00      	nop
 8002d0c:	3728      	adds	r7, #40	@ 0x28
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	40012000 	.word	0x40012000
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	40020000 	.word	0x40020000

08002d20 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b08c      	sub	sp, #48	@ 0x30
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d28:	f107 031c 	add.w	r3, r7, #28
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	605a      	str	r2, [r3, #4]
 8002d32:	609a      	str	r2, [r3, #8]
 8002d34:	60da      	str	r2, [r3, #12]
 8002d36:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a32      	ldr	r2, [pc, #200]	@ (8002e08 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d12d      	bne.n	8002d9e <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d42:	2300      	movs	r3, #0
 8002d44:	61bb      	str	r3, [r7, #24]
 8002d46:	4b31      	ldr	r3, [pc, #196]	@ (8002e0c <HAL_TIM_Encoder_MspInit+0xec>)
 8002d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d4a:	4a30      	ldr	r2, [pc, #192]	@ (8002e0c <HAL_TIM_Encoder_MspInit+0xec>)
 8002d4c:	f043 0301 	orr.w	r3, r3, #1
 8002d50:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d52:	4b2e      	ldr	r3, [pc, #184]	@ (8002e0c <HAL_TIM_Encoder_MspInit+0xec>)
 8002d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	61bb      	str	r3, [r7, #24]
 8002d5c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d5e:	2300      	movs	r3, #0
 8002d60:	617b      	str	r3, [r7, #20]
 8002d62:	4b2a      	ldr	r3, [pc, #168]	@ (8002e0c <HAL_TIM_Encoder_MspInit+0xec>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d66:	4a29      	ldr	r2, [pc, #164]	@ (8002e0c <HAL_TIM_Encoder_MspInit+0xec>)
 8002d68:	f043 0301 	orr.w	r3, r3, #1
 8002d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d6e:	4b27      	ldr	r3, [pc, #156]	@ (8002e0c <HAL_TIM_Encoder_MspInit+0xec>)
 8002d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	617b      	str	r3, [r7, #20]
 8002d78:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002d7a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002d7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d80:	2302      	movs	r3, #2
 8002d82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d84:	2300      	movs	r3, #0
 8002d86:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d90:	f107 031c 	add.w	r3, r7, #28
 8002d94:	4619      	mov	r1, r3
 8002d96:	481e      	ldr	r0, [pc, #120]	@ (8002e10 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d98:	f000 ffe8 	bl	8003d6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002d9c:	e030      	b.n	8002e00 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM4)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a1c      	ldr	r2, [pc, #112]	@ (8002e14 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d12b      	bne.n	8002e00 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002da8:	2300      	movs	r3, #0
 8002daa:	613b      	str	r3, [r7, #16]
 8002dac:	4b17      	ldr	r3, [pc, #92]	@ (8002e0c <HAL_TIM_Encoder_MspInit+0xec>)
 8002dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db0:	4a16      	ldr	r2, [pc, #88]	@ (8002e0c <HAL_TIM_Encoder_MspInit+0xec>)
 8002db2:	f043 0304 	orr.w	r3, r3, #4
 8002db6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002db8:	4b14      	ldr	r3, [pc, #80]	@ (8002e0c <HAL_TIM_Encoder_MspInit+0xec>)
 8002dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbc:	f003 0304 	and.w	r3, r3, #4
 8002dc0:	613b      	str	r3, [r7, #16]
 8002dc2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	60fb      	str	r3, [r7, #12]
 8002dc8:	4b10      	ldr	r3, [pc, #64]	@ (8002e0c <HAL_TIM_Encoder_MspInit+0xec>)
 8002dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dcc:	4a0f      	ldr	r2, [pc, #60]	@ (8002e0c <HAL_TIM_Encoder_MspInit+0xec>)
 8002dce:	f043 0302 	orr.w	r3, r3, #2
 8002dd2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8002e0c <HAL_TIM_Encoder_MspInit+0xec>)
 8002dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	60fb      	str	r3, [r7, #12]
 8002dde:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002de0:	23c0      	movs	r3, #192	@ 0xc0
 8002de2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002de4:	2302      	movs	r3, #2
 8002de6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de8:	2300      	movs	r3, #0
 8002dea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dec:	2300      	movs	r3, #0
 8002dee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002df0:	2302      	movs	r3, #2
 8002df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002df4:	f107 031c 	add.w	r3, r7, #28
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4807      	ldr	r0, [pc, #28]	@ (8002e18 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002dfc:	f000 ffb6 	bl	8003d6c <HAL_GPIO_Init>
}
 8002e00:	bf00      	nop
 8002e02:	3730      	adds	r7, #48	@ 0x30
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	40010000 	.word	0x40010000
 8002e0c:	40023800 	.word	0x40023800
 8002e10:	40020000 	.word	0x40020000
 8002e14:	40000800 	.word	0x40000800
 8002e18:	40020400 	.word	0x40020400

08002e1c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e2c:	d116      	bne.n	8002e5c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e2e:	2300      	movs	r3, #0
 8002e30:	617b      	str	r3, [r7, #20]
 8002e32:	4b2a      	ldr	r3, [pc, #168]	@ (8002edc <HAL_TIM_Base_MspInit+0xc0>)
 8002e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e36:	4a29      	ldr	r2, [pc, #164]	@ (8002edc <HAL_TIM_Base_MspInit+0xc0>)
 8002e38:	f043 0301 	orr.w	r3, r3, #1
 8002e3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e3e:	4b27      	ldr	r3, [pc, #156]	@ (8002edc <HAL_TIM_Base_MspInit+0xc0>)
 8002e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	617b      	str	r3, [r7, #20]
 8002e48:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	2105      	movs	r1, #5
 8002e4e:	201c      	movs	r0, #28
 8002e50:	f000 ff55 	bl	8003cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002e54:	201c      	movs	r0, #28
 8002e56:	f000 ff6e 	bl	8003d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002e5a:	e03a      	b.n	8002ed2 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM3)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a1f      	ldr	r2, [pc, #124]	@ (8002ee0 <HAL_TIM_Base_MspInit+0xc4>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d10e      	bne.n	8002e84 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e66:	2300      	movs	r3, #0
 8002e68:	613b      	str	r3, [r7, #16]
 8002e6a:	4b1c      	ldr	r3, [pc, #112]	@ (8002edc <HAL_TIM_Base_MspInit+0xc0>)
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6e:	4a1b      	ldr	r2, [pc, #108]	@ (8002edc <HAL_TIM_Base_MspInit+0xc0>)
 8002e70:	f043 0302 	orr.w	r3, r3, #2
 8002e74:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e76:	4b19      	ldr	r3, [pc, #100]	@ (8002edc <HAL_TIM_Base_MspInit+0xc0>)
 8002e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	613b      	str	r3, [r7, #16]
 8002e80:	693b      	ldr	r3, [r7, #16]
}
 8002e82:	e026      	b.n	8002ed2 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM5)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a16      	ldr	r2, [pc, #88]	@ (8002ee4 <HAL_TIM_Base_MspInit+0xc8>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d10e      	bne.n	8002eac <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002e8e:	2300      	movs	r3, #0
 8002e90:	60fb      	str	r3, [r7, #12]
 8002e92:	4b12      	ldr	r3, [pc, #72]	@ (8002edc <HAL_TIM_Base_MspInit+0xc0>)
 8002e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e96:	4a11      	ldr	r2, [pc, #68]	@ (8002edc <HAL_TIM_Base_MspInit+0xc0>)
 8002e98:	f043 0308 	orr.w	r3, r3, #8
 8002e9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002edc <HAL_TIM_Base_MspInit+0xc0>)
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
}
 8002eaa:	e012      	b.n	8002ed2 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM10)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ee8 <HAL_TIM_Base_MspInit+0xcc>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d10d      	bne.n	8002ed2 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60bb      	str	r3, [r7, #8]
 8002eba:	4b08      	ldr	r3, [pc, #32]	@ (8002edc <HAL_TIM_Base_MspInit+0xc0>)
 8002ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ebe:	4a07      	ldr	r2, [pc, #28]	@ (8002edc <HAL_TIM_Base_MspInit+0xc0>)
 8002ec0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ec4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ec6:	4b05      	ldr	r3, [pc, #20]	@ (8002edc <HAL_TIM_Base_MspInit+0xc0>)
 8002ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ece:	60bb      	str	r3, [r7, #8]
 8002ed0:	68bb      	ldr	r3, [r7, #8]
}
 8002ed2:	bf00      	nop
 8002ed4:	3718      	adds	r7, #24
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	40023800 	.word	0x40023800
 8002ee0:	40000400 	.word	0x40000400
 8002ee4:	40000c00 	.word	0x40000c00
 8002ee8:	40014400 	.word	0x40014400

08002eec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b08a      	sub	sp, #40	@ 0x28
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef4:	f107 0314 	add.w	r3, r7, #20
 8002ef8:	2200      	movs	r2, #0
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	605a      	str	r2, [r3, #4]
 8002efe:	609a      	str	r2, [r3, #8]
 8002f00:	60da      	str	r2, [r3, #12]
 8002f02:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a24      	ldr	r2, [pc, #144]	@ (8002f9c <HAL_TIM_MspPostInit+0xb0>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d11e      	bne.n	8002f4c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	613b      	str	r3, [r7, #16]
 8002f12:	4b23      	ldr	r3, [pc, #140]	@ (8002fa0 <HAL_TIM_MspPostInit+0xb4>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f16:	4a22      	ldr	r2, [pc, #136]	@ (8002fa0 <HAL_TIM_MspPostInit+0xb4>)
 8002f18:	f043 0302 	orr.w	r3, r3, #2
 8002f1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f1e:	4b20      	ldr	r3, [pc, #128]	@ (8002fa0 <HAL_TIM_MspPostInit+0xb4>)
 8002f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	613b      	str	r3, [r7, #16]
 8002f28:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002f2a:	2320      	movs	r3, #32
 8002f2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f2e:	2302      	movs	r3, #2
 8002f30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f32:	2300      	movs	r3, #0
 8002f34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f36:	2300      	movs	r3, #0
 8002f38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f3e:	f107 0314 	add.w	r3, r7, #20
 8002f42:	4619      	mov	r1, r3
 8002f44:	4817      	ldr	r0, [pc, #92]	@ (8002fa4 <HAL_TIM_MspPostInit+0xb8>)
 8002f46:	f000 ff11 	bl	8003d6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8002f4a:	e023      	b.n	8002f94 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM10)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a15      	ldr	r2, [pc, #84]	@ (8002fa8 <HAL_TIM_MspPostInit+0xbc>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d11e      	bne.n	8002f94 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f56:	2300      	movs	r3, #0
 8002f58:	60fb      	str	r3, [r7, #12]
 8002f5a:	4b11      	ldr	r3, [pc, #68]	@ (8002fa0 <HAL_TIM_MspPostInit+0xb4>)
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5e:	4a10      	ldr	r2, [pc, #64]	@ (8002fa0 <HAL_TIM_MspPostInit+0xb4>)
 8002f60:	f043 0302 	orr.w	r3, r3, #2
 8002f64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f66:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa0 <HAL_TIM_MspPostInit+0xb4>)
 8002f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f6a:	f003 0302 	and.w	r3, r3, #2
 8002f6e:	60fb      	str	r3, [r7, #12]
 8002f70:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002f72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f78:	2302      	movs	r3, #2
 8002f7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f80:	2300      	movs	r3, #0
 8002f82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8002f84:	2303      	movs	r3, #3
 8002f86:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f88:	f107 0314 	add.w	r3, r7, #20
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	4805      	ldr	r0, [pc, #20]	@ (8002fa4 <HAL_TIM_MspPostInit+0xb8>)
 8002f90:	f000 feec 	bl	8003d6c <HAL_GPIO_Init>
}
 8002f94:	bf00      	nop
 8002f96:	3728      	adds	r7, #40	@ 0x28
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40000400 	.word	0x40000400
 8002fa0:	40023800 	.word	0x40023800
 8002fa4:	40020400 	.word	0x40020400
 8002fa8:	40014400 	.word	0x40014400

08002fac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fb0:	bf00      	nop
 8002fb2:	e7fd      	b.n	8002fb0 <NMI_Handler+0x4>

08002fb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fb8:	bf00      	nop
 8002fba:	e7fd      	b.n	8002fb8 <HardFault_Handler+0x4>

08002fbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fc0:	bf00      	nop
 8002fc2:	e7fd      	b.n	8002fc0 <MemManage_Handler+0x4>

08002fc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fc8:	bf00      	nop
 8002fca:	e7fd      	b.n	8002fc8 <BusFault_Handler+0x4>

08002fcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fd0:	bf00      	nop
 8002fd2:	e7fd      	b.n	8002fd0 <UsageFault_Handler+0x4>

08002fd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fd8:	bf00      	nop
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe0:	4770      	bx	lr

08002fe2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fe6:	f000 f979 	bl	80032dc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002fea:	f008 f937 	bl	800b25c <xTaskGetSchedulerState>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d001      	beq.n	8002ff8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002ff4:	f008 fb78 	bl	800b6e8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ff8:	bf00      	nop
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003000:	4802      	ldr	r0, [pc, #8]	@ (800300c <TIM2_IRQHandler+0x10>)
 8003002:	f003 fa35 	bl	8006470 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003006:	bf00      	nop
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	200005c8 	.word	0x200005c8

08003010 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003014:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003018:	f001 f846 	bl	80040a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800301c:	bf00      	nop
 800301e:	bd80      	pop	{r7, pc}

08003020 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003024:	4802      	ldr	r0, [pc, #8]	@ (8003030 <OTG_FS_IRQHandler+0x10>)
 8003026:	f001 f99b 	bl	8004360 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800302a:	bf00      	nop
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	20006350 	.word	0x20006350

08003034 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003034:	b480      	push	{r7}
 8003036:	af00      	add	r7, sp, #0
  return 1;
 8003038:	2301      	movs	r3, #1
}
 800303a:	4618      	mov	r0, r3
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <_kill>:

int _kill(int pid, int sig)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800304e:	f00a fa57 	bl	800d500 <__errno>
 8003052:	4603      	mov	r3, r0
 8003054:	2216      	movs	r2, #22
 8003056:	601a      	str	r2, [r3, #0]
  return -1;
 8003058:	f04f 33ff 	mov.w	r3, #4294967295
}
 800305c:	4618      	mov	r0, r3
 800305e:	3708      	adds	r7, #8
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <_exit>:

void _exit (int status)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800306c:	f04f 31ff 	mov.w	r1, #4294967295
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f7ff ffe7 	bl	8003044 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003076:	bf00      	nop
 8003078:	e7fd      	b.n	8003076 <_exit+0x12>

0800307a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b086      	sub	sp, #24
 800307e:	af00      	add	r7, sp, #0
 8003080:	60f8      	str	r0, [r7, #12]
 8003082:	60b9      	str	r1, [r7, #8]
 8003084:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003086:	2300      	movs	r3, #0
 8003088:	617b      	str	r3, [r7, #20]
 800308a:	e00a      	b.n	80030a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800308c:	f3af 8000 	nop.w
 8003090:	4601      	mov	r1, r0
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	1c5a      	adds	r2, r3, #1
 8003096:	60ba      	str	r2, [r7, #8]
 8003098:	b2ca      	uxtb	r2, r1
 800309a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	3301      	adds	r3, #1
 80030a0:	617b      	str	r3, [r7, #20]
 80030a2:	697a      	ldr	r2, [r7, #20]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	429a      	cmp	r2, r3
 80030a8:	dbf0      	blt.n	800308c <_read+0x12>
  }

  return len;
 80030aa:	687b      	ldr	r3, [r7, #4]
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]
 80030c4:	e009      	b.n	80030da <_write+0x26>
  {
    __io_putchar(*ptr++);
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	1c5a      	adds	r2, r3, #1
 80030ca:	60ba      	str	r2, [r7, #8]
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	4618      	mov	r0, r3
 80030d0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	3301      	adds	r3, #1
 80030d8:	617b      	str	r3, [r7, #20]
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	429a      	cmp	r2, r3
 80030e0:	dbf1      	blt.n	80030c6 <_write+0x12>
  }
  return len;
 80030e2:	687b      	ldr	r3, [r7, #4]
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3718      	adds	r7, #24
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <_close>:

int _close(int file)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003114:	605a      	str	r2, [r3, #4]
  return 0;
 8003116:	2300      	movs	r3, #0
}
 8003118:	4618      	mov	r0, r3
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <_isatty>:

int _isatty(int file)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800312c:	2301      	movs	r3, #1
}
 800312e:	4618      	mov	r0, r3
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr

0800313a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800313a:	b480      	push	{r7}
 800313c:	b085      	sub	sp, #20
 800313e:	af00      	add	r7, sp, #0
 8003140:	60f8      	str	r0, [r7, #12]
 8003142:	60b9      	str	r1, [r7, #8]
 8003144:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003146:	2300      	movs	r3, #0
}
 8003148:	4618      	mov	r0, r3
 800314a:	3714      	adds	r7, #20
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b086      	sub	sp, #24
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800315c:	4a14      	ldr	r2, [pc, #80]	@ (80031b0 <_sbrk+0x5c>)
 800315e:	4b15      	ldr	r3, [pc, #84]	@ (80031b4 <_sbrk+0x60>)
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003168:	4b13      	ldr	r3, [pc, #76]	@ (80031b8 <_sbrk+0x64>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d102      	bne.n	8003176 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003170:	4b11      	ldr	r3, [pc, #68]	@ (80031b8 <_sbrk+0x64>)
 8003172:	4a12      	ldr	r2, [pc, #72]	@ (80031bc <_sbrk+0x68>)
 8003174:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003176:	4b10      	ldr	r3, [pc, #64]	@ (80031b8 <_sbrk+0x64>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4413      	add	r3, r2
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	429a      	cmp	r2, r3
 8003182:	d207      	bcs.n	8003194 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003184:	f00a f9bc 	bl	800d500 <__errno>
 8003188:	4603      	mov	r3, r0
 800318a:	220c      	movs	r2, #12
 800318c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800318e:	f04f 33ff 	mov.w	r3, #4294967295
 8003192:	e009      	b.n	80031a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003194:	4b08      	ldr	r3, [pc, #32]	@ (80031b8 <_sbrk+0x64>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800319a:	4b07      	ldr	r3, [pc, #28]	@ (80031b8 <_sbrk+0x64>)
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4413      	add	r3, r2
 80031a2:	4a05      	ldr	r2, [pc, #20]	@ (80031b8 <_sbrk+0x64>)
 80031a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031a6:	68fb      	ldr	r3, [r7, #12]
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3718      	adds	r7, #24
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	20020000 	.word	0x20020000
 80031b4:	00000400 	.word	0x00000400
 80031b8:	20001114 	.word	0x20001114
 80031bc:	20006ba0 	.word	0x20006ba0

080031c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031c0:	b480      	push	{r7}
 80031c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031c4:	4b06      	ldr	r3, [pc, #24]	@ (80031e0 <SystemInit+0x20>)
 80031c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ca:	4a05      	ldr	r2, [pc, #20]	@ (80031e0 <SystemInit+0x20>)
 80031cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031d4:	bf00      	nop
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	e000ed00 	.word	0xe000ed00

080031e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80031e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800321c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80031e8:	f7ff ffea 	bl	80031c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80031ec:	480c      	ldr	r0, [pc, #48]	@ (8003220 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80031ee:	490d      	ldr	r1, [pc, #52]	@ (8003224 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80031f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003228 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80031f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031f4:	e002      	b.n	80031fc <LoopCopyDataInit>

080031f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031fa:	3304      	adds	r3, #4

080031fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003200:	d3f9      	bcc.n	80031f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003202:	4a0a      	ldr	r2, [pc, #40]	@ (800322c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003204:	4c0a      	ldr	r4, [pc, #40]	@ (8003230 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003206:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003208:	e001      	b.n	800320e <LoopFillZerobss>

0800320a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800320a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800320c:	3204      	adds	r2, #4

0800320e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800320e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003210:	d3fb      	bcc.n	800320a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003212:	f00a f97b 	bl	800d50c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003216:	f7ff f85d 	bl	80022d4 <main>
  bx  lr    
 800321a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800321c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003220:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003224:	200002c8 	.word	0x200002c8
  ldr r2, =_sidata
 8003228:	08011288 	.word	0x08011288
  ldr r2, =_sbss
 800322c:	200002c8 	.word	0x200002c8
  ldr r4, =_ebss
 8003230:	20006ba0 	.word	0x20006ba0

08003234 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003234:	e7fe      	b.n	8003234 <ADC_IRQHandler>
	...

08003238 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800323c:	4b0e      	ldr	r3, [pc, #56]	@ (8003278 <HAL_Init+0x40>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a0d      	ldr	r2, [pc, #52]	@ (8003278 <HAL_Init+0x40>)
 8003242:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003246:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003248:	4b0b      	ldr	r3, [pc, #44]	@ (8003278 <HAL_Init+0x40>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a0a      	ldr	r2, [pc, #40]	@ (8003278 <HAL_Init+0x40>)
 800324e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003252:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003254:	4b08      	ldr	r3, [pc, #32]	@ (8003278 <HAL_Init+0x40>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a07      	ldr	r2, [pc, #28]	@ (8003278 <HAL_Init+0x40>)
 800325a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800325e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003260:	2003      	movs	r0, #3
 8003262:	f000 fd41 	bl	8003ce8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003266:	200f      	movs	r0, #15
 8003268:	f000 f808 	bl	800327c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800326c:	f7ff fce8 	bl	8002c40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	40023c00 	.word	0x40023c00

0800327c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003284:	4b12      	ldr	r3, [pc, #72]	@ (80032d0 <HAL_InitTick+0x54>)
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	4b12      	ldr	r3, [pc, #72]	@ (80032d4 <HAL_InitTick+0x58>)
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	4619      	mov	r1, r3
 800328e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003292:	fbb3 f3f1 	udiv	r3, r3, r1
 8003296:	fbb2 f3f3 	udiv	r3, r2, r3
 800329a:	4618      	mov	r0, r3
 800329c:	f000 fd59 	bl	8003d52 <HAL_SYSTICK_Config>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d001      	beq.n	80032aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e00e      	b.n	80032c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2b0f      	cmp	r3, #15
 80032ae:	d80a      	bhi.n	80032c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032b0:	2200      	movs	r2, #0
 80032b2:	6879      	ldr	r1, [r7, #4]
 80032b4:	f04f 30ff 	mov.w	r0, #4294967295
 80032b8:	f000 fd21 	bl	8003cfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032bc:	4a06      	ldr	r2, [pc, #24]	@ (80032d8 <HAL_InitTick+0x5c>)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
 80032c4:	e000      	b.n	80032c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3708      	adds	r7, #8
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20000000 	.word	0x20000000
 80032d4:	20000008 	.word	0x20000008
 80032d8:	20000004 	.word	0x20000004

080032dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032e0:	4b06      	ldr	r3, [pc, #24]	@ (80032fc <HAL_IncTick+0x20>)
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	461a      	mov	r2, r3
 80032e6:	4b06      	ldr	r3, [pc, #24]	@ (8003300 <HAL_IncTick+0x24>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4413      	add	r3, r2
 80032ec:	4a04      	ldr	r2, [pc, #16]	@ (8003300 <HAL_IncTick+0x24>)
 80032ee:	6013      	str	r3, [r2, #0]
}
 80032f0:	bf00      	nop
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	20000008 	.word	0x20000008
 8003300:	20001118 	.word	0x20001118

08003304 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  return uwTick;
 8003308:	4b03      	ldr	r3, [pc, #12]	@ (8003318 <HAL_GetTick+0x14>)
 800330a:	681b      	ldr	r3, [r3, #0]
}
 800330c:	4618      	mov	r0, r3
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	20001118 	.word	0x20001118

0800331c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003324:	f7ff ffee 	bl	8003304 <HAL_GetTick>
 8003328:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003334:	d005      	beq.n	8003342 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003336:	4b0a      	ldr	r3, [pc, #40]	@ (8003360 <HAL_Delay+0x44>)
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	461a      	mov	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4413      	add	r3, r2
 8003340:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003342:	bf00      	nop
 8003344:	f7ff ffde 	bl	8003304 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	68fa      	ldr	r2, [r7, #12]
 8003350:	429a      	cmp	r2, r3
 8003352:	d8f7      	bhi.n	8003344 <HAL_Delay+0x28>
  {
  }
}
 8003354:	bf00      	nop
 8003356:	bf00      	nop
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	20000008 	.word	0x20000008

08003364 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800336c:	2300      	movs	r3, #0
 800336e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d101      	bne.n	800337a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e033      	b.n	80033e2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337e:	2b00      	cmp	r3, #0
 8003380:	d109      	bne.n	8003396 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f7ff fc88 	bl	8002c98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339a:	f003 0310 	and.w	r3, r3, #16
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d118      	bne.n	80033d4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80033aa:	f023 0302 	bic.w	r3, r3, #2
 80033ae:	f043 0202 	orr.w	r2, r3, #2
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 faca 	bl	8003950 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c6:	f023 0303 	bic.w	r3, r3, #3
 80033ca:	f043 0201 	orr.w	r2, r3, #1
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80033d2:	e001      	b.n	80033d8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80033e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
	...

080033ec <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b085      	sub	sp, #20
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d101      	bne.n	8003406 <HAL_ADC_Start+0x1a>
 8003402:	2302      	movs	r3, #2
 8003404:	e097      	b.n	8003536 <HAL_ADC_Start+0x14a>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	f003 0301 	and.w	r3, r3, #1
 8003418:	2b01      	cmp	r3, #1
 800341a:	d018      	beq.n	800344e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	689a      	ldr	r2, [r3, #8]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f042 0201 	orr.w	r2, r2, #1
 800342a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800342c:	4b45      	ldr	r3, [pc, #276]	@ (8003544 <HAL_ADC_Start+0x158>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a45      	ldr	r2, [pc, #276]	@ (8003548 <HAL_ADC_Start+0x15c>)
 8003432:	fba2 2303 	umull	r2, r3, r2, r3
 8003436:	0c9a      	lsrs	r2, r3, #18
 8003438:	4613      	mov	r3, r2
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	4413      	add	r3, r2
 800343e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003440:	e002      	b.n	8003448 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	3b01      	subs	r3, #1
 8003446:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d1f9      	bne.n	8003442 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f003 0301 	and.w	r3, r3, #1
 8003458:	2b01      	cmp	r3, #1
 800345a:	d15f      	bne.n	800351c <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003460:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003464:	f023 0301 	bic.w	r3, r3, #1
 8003468:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800347a:	2b00      	cmp	r3, #0
 800347c:	d007      	beq.n	800348e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003482:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003486:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003492:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003496:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800349a:	d106      	bne.n	80034aa <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034a0:	f023 0206 	bic.w	r2, r3, #6
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	645a      	str	r2, [r3, #68]	@ 0x44
 80034a8:	e002      	b.n	80034b0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034b8:	4b24      	ldr	r3, [pc, #144]	@ (800354c <HAL_ADC_Start+0x160>)
 80034ba:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80034c4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f003 031f 	and.w	r3, r3, #31
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10f      	bne.n	80034f2 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d129      	bne.n	8003534 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80034ee:	609a      	str	r2, [r3, #8]
 80034f0:	e020      	b.n	8003534 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a16      	ldr	r2, [pc, #88]	@ (8003550 <HAL_ADC_Start+0x164>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d11b      	bne.n	8003534 <HAL_ADC_Start+0x148>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d114      	bne.n	8003534 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	689a      	ldr	r2, [r3, #8]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003518:	609a      	str	r2, [r3, #8]
 800351a:	e00b      	b.n	8003534 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003520:	f043 0210 	orr.w	r2, r3, #16
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800352c:	f043 0201 	orr.w	r2, r3, #1
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3714      	adds	r7, #20
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	20000000 	.word	0x20000000
 8003548:	431bde83 	.word	0x431bde83
 800354c:	40012300 	.word	0x40012300
 8003550:	40012000 	.word	0x40012000

08003554 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003562:	2b01      	cmp	r3, #1
 8003564:	d101      	bne.n	800356a <HAL_ADC_Stop+0x16>
 8003566:	2302      	movs	r3, #2
 8003568:	e021      	b.n	80035ae <HAL_ADC_Stop+0x5a>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2201      	movs	r2, #1
 800356e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0201 	bic.w	r2, r2, #1
 8003580:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b00      	cmp	r3, #0
 800358e:	d109      	bne.n	80035a4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003594:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003598:	f023 0301 	bic.w	r3, r3, #1
 800359c:	f043 0201 	orr.w	r2, r3, #1
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr

080035ba <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80035ba:	b580      	push	{r7, lr}
 80035bc:	b084      	sub	sp, #16
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
 80035c2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80035c4:	2300      	movs	r3, #0
 80035c6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035d6:	d113      	bne.n	8003600 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80035e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035e6:	d10b      	bne.n	8003600 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ec:	f043 0220 	orr.w	r2, r3, #32
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e063      	b.n	80036c8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003600:	f7ff fe80 	bl	8003304 <HAL_GetTick>
 8003604:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003606:	e021      	b.n	800364c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800360e:	d01d      	beq.n	800364c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d007      	beq.n	8003626 <HAL_ADC_PollForConversion+0x6c>
 8003616:	f7ff fe75 	bl	8003304 <HAL_GetTick>
 800361a:	4602      	mov	r2, r0
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	683a      	ldr	r2, [r7, #0]
 8003622:	429a      	cmp	r2, r3
 8003624:	d212      	bcs.n	800364c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b02      	cmp	r3, #2
 8003632:	d00b      	beq.n	800364c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003638:	f043 0204 	orr.w	r2, r3, #4
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e03d      	b.n	80036c8 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b02      	cmp	r3, #2
 8003658:	d1d6      	bne.n	8003608 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f06f 0212 	mvn.w	r2, #18
 8003662:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003668:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d123      	bne.n	80036c6 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003682:	2b00      	cmp	r3, #0
 8003684:	d11f      	bne.n	80036c6 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800368c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003690:	2b00      	cmp	r3, #0
 8003692:	d006      	beq.n	80036a2 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d111      	bne.n	80036c6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d105      	bne.n	80036c6 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036be:	f043 0201 	orr.w	r2, r3, #1
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3710      	adds	r7, #16
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b083      	sub	sp, #12
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80036de:	4618      	mov	r0, r3
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
	...

080036ec <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80036f6:	2300      	movs	r3, #0
 80036f8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003700:	2b01      	cmp	r3, #1
 8003702:	d101      	bne.n	8003708 <HAL_ADC_ConfigChannel+0x1c>
 8003704:	2302      	movs	r3, #2
 8003706:	e113      	b.n	8003930 <HAL_ADC_ConfigChannel+0x244>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2b09      	cmp	r3, #9
 8003716:	d925      	bls.n	8003764 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68d9      	ldr	r1, [r3, #12]
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	b29b      	uxth	r3, r3
 8003724:	461a      	mov	r2, r3
 8003726:	4613      	mov	r3, r2
 8003728:	005b      	lsls	r3, r3, #1
 800372a:	4413      	add	r3, r2
 800372c:	3b1e      	subs	r3, #30
 800372e:	2207      	movs	r2, #7
 8003730:	fa02 f303 	lsl.w	r3, r2, r3
 8003734:	43da      	mvns	r2, r3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	400a      	ands	r2, r1
 800373c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68d9      	ldr	r1, [r3, #12]
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	689a      	ldr	r2, [r3, #8]
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	b29b      	uxth	r3, r3
 800374e:	4618      	mov	r0, r3
 8003750:	4603      	mov	r3, r0
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	4403      	add	r3, r0
 8003756:	3b1e      	subs	r3, #30
 8003758:	409a      	lsls	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	430a      	orrs	r2, r1
 8003760:	60da      	str	r2, [r3, #12]
 8003762:	e022      	b.n	80037aa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	6919      	ldr	r1, [r3, #16]
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	b29b      	uxth	r3, r3
 8003770:	461a      	mov	r2, r3
 8003772:	4613      	mov	r3, r2
 8003774:	005b      	lsls	r3, r3, #1
 8003776:	4413      	add	r3, r2
 8003778:	2207      	movs	r2, #7
 800377a:	fa02 f303 	lsl.w	r3, r2, r3
 800377e:	43da      	mvns	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	400a      	ands	r2, r1
 8003786:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	6919      	ldr	r1, [r3, #16]
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	689a      	ldr	r2, [r3, #8]
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	b29b      	uxth	r3, r3
 8003798:	4618      	mov	r0, r3
 800379a:	4603      	mov	r3, r0
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	4403      	add	r3, r0
 80037a0:	409a      	lsls	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	430a      	orrs	r2, r1
 80037a8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	2b06      	cmp	r3, #6
 80037b0:	d824      	bhi.n	80037fc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	685a      	ldr	r2, [r3, #4]
 80037bc:	4613      	mov	r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4413      	add	r3, r2
 80037c2:	3b05      	subs	r3, #5
 80037c4:	221f      	movs	r2, #31
 80037c6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ca:	43da      	mvns	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	400a      	ands	r2, r1
 80037d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	b29b      	uxth	r3, r3
 80037e0:	4618      	mov	r0, r3
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	685a      	ldr	r2, [r3, #4]
 80037e6:	4613      	mov	r3, r2
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	4413      	add	r3, r2
 80037ec:	3b05      	subs	r3, #5
 80037ee:	fa00 f203 	lsl.w	r2, r0, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	430a      	orrs	r2, r1
 80037f8:	635a      	str	r2, [r3, #52]	@ 0x34
 80037fa:	e04c      	b.n	8003896 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	2b0c      	cmp	r3, #12
 8003802:	d824      	bhi.n	800384e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685a      	ldr	r2, [r3, #4]
 800380e:	4613      	mov	r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	4413      	add	r3, r2
 8003814:	3b23      	subs	r3, #35	@ 0x23
 8003816:	221f      	movs	r2, #31
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	43da      	mvns	r2, r3
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	400a      	ands	r2, r1
 8003824:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	b29b      	uxth	r3, r3
 8003832:	4618      	mov	r0, r3
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	685a      	ldr	r2, [r3, #4]
 8003838:	4613      	mov	r3, r2
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	4413      	add	r3, r2
 800383e:	3b23      	subs	r3, #35	@ 0x23
 8003840:	fa00 f203 	lsl.w	r2, r0, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	430a      	orrs	r2, r1
 800384a:	631a      	str	r2, [r3, #48]	@ 0x30
 800384c:	e023      	b.n	8003896 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	4613      	mov	r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	4413      	add	r3, r2
 800385e:	3b41      	subs	r3, #65	@ 0x41
 8003860:	221f      	movs	r2, #31
 8003862:	fa02 f303 	lsl.w	r3, r2, r3
 8003866:	43da      	mvns	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	400a      	ands	r2, r1
 800386e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	b29b      	uxth	r3, r3
 800387c:	4618      	mov	r0, r3
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	685a      	ldr	r2, [r3, #4]
 8003882:	4613      	mov	r3, r2
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	4413      	add	r3, r2
 8003888:	3b41      	subs	r3, #65	@ 0x41
 800388a:	fa00 f203 	lsl.w	r2, r0, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	430a      	orrs	r2, r1
 8003894:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003896:	4b29      	ldr	r3, [pc, #164]	@ (800393c <HAL_ADC_ConfigChannel+0x250>)
 8003898:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a28      	ldr	r2, [pc, #160]	@ (8003940 <HAL_ADC_ConfigChannel+0x254>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d10f      	bne.n	80038c4 <HAL_ADC_ConfigChannel+0x1d8>
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2b12      	cmp	r3, #18
 80038aa:	d10b      	bne.n	80038c4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003940 <HAL_ADC_ConfigChannel+0x254>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d12b      	bne.n	8003926 <HAL_ADC_ConfigChannel+0x23a>
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a1c      	ldr	r2, [pc, #112]	@ (8003944 <HAL_ADC_ConfigChannel+0x258>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d003      	beq.n	80038e0 <HAL_ADC_ConfigChannel+0x1f4>
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2b11      	cmp	r3, #17
 80038de:	d122      	bne.n	8003926 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a11      	ldr	r2, [pc, #68]	@ (8003944 <HAL_ADC_ConfigChannel+0x258>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d111      	bne.n	8003926 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003902:	4b11      	ldr	r3, [pc, #68]	@ (8003948 <HAL_ADC_ConfigChannel+0x25c>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a11      	ldr	r2, [pc, #68]	@ (800394c <HAL_ADC_ConfigChannel+0x260>)
 8003908:	fba2 2303 	umull	r2, r3, r2, r3
 800390c:	0c9a      	lsrs	r2, r3, #18
 800390e:	4613      	mov	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	4413      	add	r3, r2
 8003914:	005b      	lsls	r3, r3, #1
 8003916:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003918:	e002      	b.n	8003920 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	3b01      	subs	r3, #1
 800391e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d1f9      	bne.n	800391a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3714      	adds	r7, #20
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr
 800393c:	40012300 	.word	0x40012300
 8003940:	40012000 	.word	0x40012000
 8003944:	10000012 	.word	0x10000012
 8003948:	20000000 	.word	0x20000000
 800394c:	431bde83 	.word	0x431bde83

08003950 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003950:	b480      	push	{r7}
 8003952:	b085      	sub	sp, #20
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003958:	4b79      	ldr	r3, [pc, #484]	@ (8003b40 <ADC_Init+0x1f0>)
 800395a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	685a      	ldr	r2, [r3, #4]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	431a      	orrs	r2, r3
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003984:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6859      	ldr	r1, [r3, #4]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	691b      	ldr	r3, [r3, #16]
 8003990:	021a      	lsls	r2, r3, #8
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	430a      	orrs	r2, r1
 8003998:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	685a      	ldr	r2, [r3, #4]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80039a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	6859      	ldr	r1, [r3, #4]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	689a      	ldr	r2, [r3, #8]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	689a      	ldr	r2, [r3, #8]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80039ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	6899      	ldr	r1, [r3, #8]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	68da      	ldr	r2, [r3, #12]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	430a      	orrs	r2, r1
 80039dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e2:	4a58      	ldr	r2, [pc, #352]	@ (8003b44 <ADC_Init+0x1f4>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d022      	beq.n	8003a2e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689a      	ldr	r2, [r3, #8]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80039f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	6899      	ldr	r1, [r3, #8]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	430a      	orrs	r2, r1
 8003a08:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	689a      	ldr	r2, [r3, #8]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003a18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	6899      	ldr	r1, [r3, #8]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	609a      	str	r2, [r3, #8]
 8003a2c:	e00f      	b.n	8003a4e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a3c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	689a      	ldr	r2, [r3, #8]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003a4c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f022 0202 	bic.w	r2, r2, #2
 8003a5c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	6899      	ldr	r1, [r3, #8]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	7e1b      	ldrb	r3, [r3, #24]
 8003a68:	005a      	lsls	r2, r3, #1
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d01b      	beq.n	8003ab4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685a      	ldr	r2, [r3, #4]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a8a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	685a      	ldr	r2, [r3, #4]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003a9a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	6859      	ldr	r1, [r3, #4]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	035a      	lsls	r2, r3, #13
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	605a      	str	r2, [r3, #4]
 8003ab2:	e007      	b.n	8003ac4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	685a      	ldr	r2, [r3, #4]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ac2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003ad2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	69db      	ldr	r3, [r3, #28]
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	051a      	lsls	r2, r3, #20
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	689a      	ldr	r2, [r3, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003af8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	6899      	ldr	r1, [r3, #8]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003b06:	025a      	lsls	r2, r3, #9
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	430a      	orrs	r2, r1
 8003b0e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b1e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	6899      	ldr	r1, [r3, #8]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	029a      	lsls	r2, r3, #10
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	430a      	orrs	r2, r1
 8003b32:	609a      	str	r2, [r3, #8]
}
 8003b34:	bf00      	nop
 8003b36:	3714      	adds	r7, #20
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr
 8003b40:	40012300 	.word	0x40012300
 8003b44:	0f000001 	.word	0x0f000001

08003b48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b085      	sub	sp, #20
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f003 0307 	and.w	r3, r3, #7
 8003b56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b58:	4b0c      	ldr	r3, [pc, #48]	@ (8003b8c <__NVIC_SetPriorityGrouping+0x44>)
 8003b5a:	68db      	ldr	r3, [r3, #12]
 8003b5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b5e:	68ba      	ldr	r2, [r7, #8]
 8003b60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b64:	4013      	ands	r3, r2
 8003b66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b7a:	4a04      	ldr	r2, [pc, #16]	@ (8003b8c <__NVIC_SetPriorityGrouping+0x44>)
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	60d3      	str	r3, [r2, #12]
}
 8003b80:	bf00      	nop
 8003b82:	3714      	adds	r7, #20
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr
 8003b8c:	e000ed00 	.word	0xe000ed00

08003b90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b90:	b480      	push	{r7}
 8003b92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b94:	4b04      	ldr	r3, [pc, #16]	@ (8003ba8 <__NVIC_GetPriorityGrouping+0x18>)
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	0a1b      	lsrs	r3, r3, #8
 8003b9a:	f003 0307 	and.w	r3, r3, #7
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba6:	4770      	bx	lr
 8003ba8:	e000ed00 	.word	0xe000ed00

08003bac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b083      	sub	sp, #12
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	db0b      	blt.n	8003bd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bbe:	79fb      	ldrb	r3, [r7, #7]
 8003bc0:	f003 021f 	and.w	r2, r3, #31
 8003bc4:	4907      	ldr	r1, [pc, #28]	@ (8003be4 <__NVIC_EnableIRQ+0x38>)
 8003bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bca:	095b      	lsrs	r3, r3, #5
 8003bcc:	2001      	movs	r0, #1
 8003bce:	fa00 f202 	lsl.w	r2, r0, r2
 8003bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003bd6:	bf00      	nop
 8003bd8:	370c      	adds	r7, #12
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	e000e100 	.word	0xe000e100

08003be8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	4603      	mov	r3, r0
 8003bf0:	6039      	str	r1, [r7, #0]
 8003bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	db0a      	blt.n	8003c12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	b2da      	uxtb	r2, r3
 8003c00:	490c      	ldr	r1, [pc, #48]	@ (8003c34 <__NVIC_SetPriority+0x4c>)
 8003c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c06:	0112      	lsls	r2, r2, #4
 8003c08:	b2d2      	uxtb	r2, r2
 8003c0a:	440b      	add	r3, r1
 8003c0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c10:	e00a      	b.n	8003c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	b2da      	uxtb	r2, r3
 8003c16:	4908      	ldr	r1, [pc, #32]	@ (8003c38 <__NVIC_SetPriority+0x50>)
 8003c18:	79fb      	ldrb	r3, [r7, #7]
 8003c1a:	f003 030f 	and.w	r3, r3, #15
 8003c1e:	3b04      	subs	r3, #4
 8003c20:	0112      	lsls	r2, r2, #4
 8003c22:	b2d2      	uxtb	r2, r2
 8003c24:	440b      	add	r3, r1
 8003c26:	761a      	strb	r2, [r3, #24]
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr
 8003c34:	e000e100 	.word	0xe000e100
 8003c38:	e000ed00 	.word	0xe000ed00

08003c3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b089      	sub	sp, #36	@ 0x24
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f003 0307 	and.w	r3, r3, #7
 8003c4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	f1c3 0307 	rsb	r3, r3, #7
 8003c56:	2b04      	cmp	r3, #4
 8003c58:	bf28      	it	cs
 8003c5a:	2304      	movcs	r3, #4
 8003c5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	3304      	adds	r3, #4
 8003c62:	2b06      	cmp	r3, #6
 8003c64:	d902      	bls.n	8003c6c <NVIC_EncodePriority+0x30>
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	3b03      	subs	r3, #3
 8003c6a:	e000      	b.n	8003c6e <NVIC_EncodePriority+0x32>
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c70:	f04f 32ff 	mov.w	r2, #4294967295
 8003c74:	69bb      	ldr	r3, [r7, #24]
 8003c76:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7a:	43da      	mvns	r2, r3
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	401a      	ands	r2, r3
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c84:	f04f 31ff 	mov.w	r1, #4294967295
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c8e:	43d9      	mvns	r1, r3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c94:	4313      	orrs	r3, r2
         );
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3724      	adds	r7, #36	@ 0x24
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
	...

08003ca4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	3b01      	subs	r3, #1
 8003cb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003cb4:	d301      	bcc.n	8003cba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e00f      	b.n	8003cda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003cba:	4a0a      	ldr	r2, [pc, #40]	@ (8003ce4 <SysTick_Config+0x40>)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003cc2:	210f      	movs	r1, #15
 8003cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003cc8:	f7ff ff8e 	bl	8003be8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ccc:	4b05      	ldr	r3, [pc, #20]	@ (8003ce4 <SysTick_Config+0x40>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cd2:	4b04      	ldr	r3, [pc, #16]	@ (8003ce4 <SysTick_Config+0x40>)
 8003cd4:	2207      	movs	r2, #7
 8003cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3708      	adds	r7, #8
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	e000e010 	.word	0xe000e010

08003ce8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	f7ff ff29 	bl	8003b48 <__NVIC_SetPriorityGrouping>
}
 8003cf6:	bf00      	nop
 8003cf8:	3708      	adds	r7, #8
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003cfe:	b580      	push	{r7, lr}
 8003d00:	b086      	sub	sp, #24
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	4603      	mov	r3, r0
 8003d06:	60b9      	str	r1, [r7, #8]
 8003d08:	607a      	str	r2, [r7, #4]
 8003d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d10:	f7ff ff3e 	bl	8003b90 <__NVIC_GetPriorityGrouping>
 8003d14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d16:	687a      	ldr	r2, [r7, #4]
 8003d18:	68b9      	ldr	r1, [r7, #8]
 8003d1a:	6978      	ldr	r0, [r7, #20]
 8003d1c:	f7ff ff8e 	bl	8003c3c <NVIC_EncodePriority>
 8003d20:	4602      	mov	r2, r0
 8003d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d26:	4611      	mov	r1, r2
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7ff ff5d 	bl	8003be8 <__NVIC_SetPriority>
}
 8003d2e:	bf00      	nop
 8003d30:	3718      	adds	r7, #24
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}

08003d36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d36:	b580      	push	{r7, lr}
 8003d38:	b082      	sub	sp, #8
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7ff ff31 	bl	8003bac <__NVIC_EnableIRQ>
}
 8003d4a:	bf00      	nop
 8003d4c:	3708      	adds	r7, #8
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b082      	sub	sp, #8
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f7ff ffa2 	bl	8003ca4 <SysTick_Config>
 8003d60:	4603      	mov	r3, r0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3708      	adds	r7, #8
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
	...

08003d6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b089      	sub	sp, #36	@ 0x24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d76:	2300      	movs	r3, #0
 8003d78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d82:	2300      	movs	r3, #0
 8003d84:	61fb      	str	r3, [r7, #28]
 8003d86:	e159      	b.n	800403c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d88:	2201      	movs	r2, #1
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	697a      	ldr	r2, [r7, #20]
 8003d98:	4013      	ands	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	f040 8148 	bne.w	8004036 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	f003 0303 	and.w	r3, r3, #3
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d005      	beq.n	8003dbe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d130      	bne.n	8003e20 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	005b      	lsls	r3, r3, #1
 8003dc8:	2203      	movs	r2, #3
 8003dca:	fa02 f303 	lsl.w	r3, r2, r3
 8003dce:	43db      	mvns	r3, r3
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	68da      	ldr	r2, [r3, #12]
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	005b      	lsls	r3, r3, #1
 8003dde:	fa02 f303 	lsl.w	r3, r2, r3
 8003de2:	69ba      	ldr	r2, [r7, #24]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003df4:	2201      	movs	r2, #1
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	43db      	mvns	r3, r3
 8003dfe:	69ba      	ldr	r2, [r7, #24]
 8003e00:	4013      	ands	r3, r2
 8003e02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	091b      	lsrs	r3, r3, #4
 8003e0a:	f003 0201 	and.w	r2, r3, #1
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	fa02 f303 	lsl.w	r3, r2, r3
 8003e14:	69ba      	ldr	r2, [r7, #24]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f003 0303 	and.w	r3, r3, #3
 8003e28:	2b03      	cmp	r3, #3
 8003e2a:	d017      	beq.n	8003e5c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	005b      	lsls	r3, r3, #1
 8003e36:	2203      	movs	r2, #3
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	43db      	mvns	r3, r3
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	4013      	ands	r3, r2
 8003e42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	689a      	ldr	r2, [r3, #8]
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	005b      	lsls	r3, r3, #1
 8003e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e50:	69ba      	ldr	r2, [r7, #24]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f003 0303 	and.w	r3, r3, #3
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d123      	bne.n	8003eb0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	08da      	lsrs	r2, r3, #3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	3208      	adds	r2, #8
 8003e70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	f003 0307 	and.w	r3, r3, #7
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	220f      	movs	r2, #15
 8003e80:	fa02 f303 	lsl.w	r3, r2, r3
 8003e84:	43db      	mvns	r3, r3
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	4013      	ands	r3, r2
 8003e8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	691a      	ldr	r2, [r3, #16]
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	f003 0307 	and.w	r3, r3, #7
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9c:	69ba      	ldr	r2, [r7, #24]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	08da      	lsrs	r2, r3, #3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	3208      	adds	r2, #8
 8003eaa:	69b9      	ldr	r1, [r7, #24]
 8003eac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	005b      	lsls	r3, r3, #1
 8003eba:	2203      	movs	r2, #3
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	69ba      	ldr	r2, [r7, #24]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f003 0203 	and.w	r2, r3, #3
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	005b      	lsls	r3, r3, #1
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	69ba      	ldr	r2, [r7, #24]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	f000 80a2 	beq.w	8004036 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60fb      	str	r3, [r7, #12]
 8003ef6:	4b57      	ldr	r3, [pc, #348]	@ (8004054 <HAL_GPIO_Init+0x2e8>)
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efa:	4a56      	ldr	r2, [pc, #344]	@ (8004054 <HAL_GPIO_Init+0x2e8>)
 8003efc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f00:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f02:	4b54      	ldr	r3, [pc, #336]	@ (8004054 <HAL_GPIO_Init+0x2e8>)
 8003f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f0a:	60fb      	str	r3, [r7, #12]
 8003f0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f0e:	4a52      	ldr	r2, [pc, #328]	@ (8004058 <HAL_GPIO_Init+0x2ec>)
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	089b      	lsrs	r3, r3, #2
 8003f14:	3302      	adds	r3, #2
 8003f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	f003 0303 	and.w	r3, r3, #3
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	220f      	movs	r2, #15
 8003f26:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2a:	43db      	mvns	r3, r3
 8003f2c:	69ba      	ldr	r2, [r7, #24]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a49      	ldr	r2, [pc, #292]	@ (800405c <HAL_GPIO_Init+0x2f0>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d019      	beq.n	8003f6e <HAL_GPIO_Init+0x202>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a48      	ldr	r2, [pc, #288]	@ (8004060 <HAL_GPIO_Init+0x2f4>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d013      	beq.n	8003f6a <HAL_GPIO_Init+0x1fe>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a47      	ldr	r2, [pc, #284]	@ (8004064 <HAL_GPIO_Init+0x2f8>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d00d      	beq.n	8003f66 <HAL_GPIO_Init+0x1fa>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a46      	ldr	r2, [pc, #280]	@ (8004068 <HAL_GPIO_Init+0x2fc>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d007      	beq.n	8003f62 <HAL_GPIO_Init+0x1f6>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a45      	ldr	r2, [pc, #276]	@ (800406c <HAL_GPIO_Init+0x300>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d101      	bne.n	8003f5e <HAL_GPIO_Init+0x1f2>
 8003f5a:	2304      	movs	r3, #4
 8003f5c:	e008      	b.n	8003f70 <HAL_GPIO_Init+0x204>
 8003f5e:	2307      	movs	r3, #7
 8003f60:	e006      	b.n	8003f70 <HAL_GPIO_Init+0x204>
 8003f62:	2303      	movs	r3, #3
 8003f64:	e004      	b.n	8003f70 <HAL_GPIO_Init+0x204>
 8003f66:	2302      	movs	r3, #2
 8003f68:	e002      	b.n	8003f70 <HAL_GPIO_Init+0x204>
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e000      	b.n	8003f70 <HAL_GPIO_Init+0x204>
 8003f6e:	2300      	movs	r3, #0
 8003f70:	69fa      	ldr	r2, [r7, #28]
 8003f72:	f002 0203 	and.w	r2, r2, #3
 8003f76:	0092      	lsls	r2, r2, #2
 8003f78:	4093      	lsls	r3, r2
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f80:	4935      	ldr	r1, [pc, #212]	@ (8004058 <HAL_GPIO_Init+0x2ec>)
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	089b      	lsrs	r3, r3, #2
 8003f86:	3302      	adds	r3, #2
 8003f88:	69ba      	ldr	r2, [r7, #24]
 8003f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f8e:	4b38      	ldr	r3, [pc, #224]	@ (8004070 <HAL_GPIO_Init+0x304>)
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	43db      	mvns	r3, r3
 8003f98:	69ba      	ldr	r2, [r7, #24]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d003      	beq.n	8003fb2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003faa:	69ba      	ldr	r2, [r7, #24]
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003fb2:	4a2f      	ldr	r2, [pc, #188]	@ (8004070 <HAL_GPIO_Init+0x304>)
 8003fb4:	69bb      	ldr	r3, [r7, #24]
 8003fb6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003fb8:	4b2d      	ldr	r3, [pc, #180]	@ (8004070 <HAL_GPIO_Init+0x304>)
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	43db      	mvns	r3, r3
 8003fc2:	69ba      	ldr	r2, [r7, #24]
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d003      	beq.n	8003fdc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003fd4:	69ba      	ldr	r2, [r7, #24]
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003fdc:	4a24      	ldr	r2, [pc, #144]	@ (8004070 <HAL_GPIO_Init+0x304>)
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003fe2:	4b23      	ldr	r3, [pc, #140]	@ (8004070 <HAL_GPIO_Init+0x304>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	43db      	mvns	r3, r3
 8003fec:	69ba      	ldr	r2, [r7, #24]
 8003fee:	4013      	ands	r3, r2
 8003ff0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003ffe:	69ba      	ldr	r2, [r7, #24]
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	4313      	orrs	r3, r2
 8004004:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004006:	4a1a      	ldr	r2, [pc, #104]	@ (8004070 <HAL_GPIO_Init+0x304>)
 8004008:	69bb      	ldr	r3, [r7, #24]
 800400a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800400c:	4b18      	ldr	r3, [pc, #96]	@ (8004070 <HAL_GPIO_Init+0x304>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	43db      	mvns	r3, r3
 8004016:	69ba      	ldr	r2, [r7, #24]
 8004018:	4013      	ands	r3, r2
 800401a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d003      	beq.n	8004030 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004028:	69ba      	ldr	r2, [r7, #24]
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	4313      	orrs	r3, r2
 800402e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004030:	4a0f      	ldr	r2, [pc, #60]	@ (8004070 <HAL_GPIO_Init+0x304>)
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	3301      	adds	r3, #1
 800403a:	61fb      	str	r3, [r7, #28]
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	2b0f      	cmp	r3, #15
 8004040:	f67f aea2 	bls.w	8003d88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004044:	bf00      	nop
 8004046:	bf00      	nop
 8004048:	3724      	adds	r7, #36	@ 0x24
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	40023800 	.word	0x40023800
 8004058:	40013800 	.word	0x40013800
 800405c:	40020000 	.word	0x40020000
 8004060:	40020400 	.word	0x40020400
 8004064:	40020800 	.word	0x40020800
 8004068:	40020c00 	.word	0x40020c00
 800406c:	40021000 	.word	0x40021000
 8004070:	40013c00 	.word	0x40013c00

08004074 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
 800407c:	460b      	mov	r3, r1
 800407e:	807b      	strh	r3, [r7, #2]
 8004080:	4613      	mov	r3, r2
 8004082:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004084:	787b      	ldrb	r3, [r7, #1]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d003      	beq.n	8004092 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800408a:	887a      	ldrh	r2, [r7, #2]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004090:	e003      	b.n	800409a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004092:	887b      	ldrh	r3, [r7, #2]
 8004094:	041a      	lsls	r2, r3, #16
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	619a      	str	r2, [r3, #24]
}
 800409a:	bf00      	nop
 800409c:	370c      	adds	r7, #12
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr
	...

080040a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b082      	sub	sp, #8
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	4603      	mov	r3, r0
 80040b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80040b2:	4b08      	ldr	r3, [pc, #32]	@ (80040d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040b4:	695a      	ldr	r2, [r3, #20]
 80040b6:	88fb      	ldrh	r3, [r7, #6]
 80040b8:	4013      	ands	r3, r2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d006      	beq.n	80040cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80040be:	4a05      	ldr	r2, [pc, #20]	@ (80040d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040c0:	88fb      	ldrh	r3, [r7, #6]
 80040c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80040c4:	88fb      	ldrh	r3, [r7, #6]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7fe fd24 	bl	8002b14 <HAL_GPIO_EXTI_Callback>
  }
}
 80040cc:	bf00      	nop
 80040ce:	3708      	adds	r7, #8
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	40013c00 	.word	0x40013c00

080040d8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b086      	sub	sp, #24
 80040dc:	af02      	add	r7, sp, #8
 80040de:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d101      	bne.n	80040ea <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e101      	b.n	80042ee <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d106      	bne.n	800410a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f007 ff0d 	bl	800bf24 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2203      	movs	r2, #3
 800410e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004118:	d102      	bne.n	8004120 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4618      	mov	r0, r3
 8004126:	f003 f8ba 	bl	800729e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6818      	ldr	r0, [r3, #0]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	7c1a      	ldrb	r2, [r3, #16]
 8004132:	f88d 2000 	strb.w	r2, [sp]
 8004136:	3304      	adds	r3, #4
 8004138:	cb0e      	ldmia	r3, {r1, r2, r3}
 800413a:	f002 ff99 	bl	8007070 <USB_CoreInit>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d005      	beq.n	8004150 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2202      	movs	r2, #2
 8004148:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e0ce      	b.n	80042ee <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2100      	movs	r1, #0
 8004156:	4618      	mov	r0, r3
 8004158:	f003 f8b2 	bl	80072c0 <USB_SetCurrentMode>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d005      	beq.n	800416e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2202      	movs	r2, #2
 8004166:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e0bf      	b.n	80042ee <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800416e:	2300      	movs	r3, #0
 8004170:	73fb      	strb	r3, [r7, #15]
 8004172:	e04a      	b.n	800420a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004174:	7bfa      	ldrb	r2, [r7, #15]
 8004176:	6879      	ldr	r1, [r7, #4]
 8004178:	4613      	mov	r3, r2
 800417a:	00db      	lsls	r3, r3, #3
 800417c:	4413      	add	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	440b      	add	r3, r1
 8004182:	3315      	adds	r3, #21
 8004184:	2201      	movs	r2, #1
 8004186:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004188:	7bfa      	ldrb	r2, [r7, #15]
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	4613      	mov	r3, r2
 800418e:	00db      	lsls	r3, r3, #3
 8004190:	4413      	add	r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	440b      	add	r3, r1
 8004196:	3314      	adds	r3, #20
 8004198:	7bfa      	ldrb	r2, [r7, #15]
 800419a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800419c:	7bfa      	ldrb	r2, [r7, #15]
 800419e:	7bfb      	ldrb	r3, [r7, #15]
 80041a0:	b298      	uxth	r0, r3
 80041a2:	6879      	ldr	r1, [r7, #4]
 80041a4:	4613      	mov	r3, r2
 80041a6:	00db      	lsls	r3, r3, #3
 80041a8:	4413      	add	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	440b      	add	r3, r1
 80041ae:	332e      	adds	r3, #46	@ 0x2e
 80041b0:	4602      	mov	r2, r0
 80041b2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80041b4:	7bfa      	ldrb	r2, [r7, #15]
 80041b6:	6879      	ldr	r1, [r7, #4]
 80041b8:	4613      	mov	r3, r2
 80041ba:	00db      	lsls	r3, r3, #3
 80041bc:	4413      	add	r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	440b      	add	r3, r1
 80041c2:	3318      	adds	r3, #24
 80041c4:	2200      	movs	r2, #0
 80041c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80041c8:	7bfa      	ldrb	r2, [r7, #15]
 80041ca:	6879      	ldr	r1, [r7, #4]
 80041cc:	4613      	mov	r3, r2
 80041ce:	00db      	lsls	r3, r3, #3
 80041d0:	4413      	add	r3, r2
 80041d2:	009b      	lsls	r3, r3, #2
 80041d4:	440b      	add	r3, r1
 80041d6:	331c      	adds	r3, #28
 80041d8:	2200      	movs	r2, #0
 80041da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80041dc:	7bfa      	ldrb	r2, [r7, #15]
 80041de:	6879      	ldr	r1, [r7, #4]
 80041e0:	4613      	mov	r3, r2
 80041e2:	00db      	lsls	r3, r3, #3
 80041e4:	4413      	add	r3, r2
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	440b      	add	r3, r1
 80041ea:	3320      	adds	r3, #32
 80041ec:	2200      	movs	r2, #0
 80041ee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80041f0:	7bfa      	ldrb	r2, [r7, #15]
 80041f2:	6879      	ldr	r1, [r7, #4]
 80041f4:	4613      	mov	r3, r2
 80041f6:	00db      	lsls	r3, r3, #3
 80041f8:	4413      	add	r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	440b      	add	r3, r1
 80041fe:	3324      	adds	r3, #36	@ 0x24
 8004200:	2200      	movs	r2, #0
 8004202:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004204:	7bfb      	ldrb	r3, [r7, #15]
 8004206:	3301      	adds	r3, #1
 8004208:	73fb      	strb	r3, [r7, #15]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	791b      	ldrb	r3, [r3, #4]
 800420e:	7bfa      	ldrb	r2, [r7, #15]
 8004210:	429a      	cmp	r2, r3
 8004212:	d3af      	bcc.n	8004174 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004214:	2300      	movs	r3, #0
 8004216:	73fb      	strb	r3, [r7, #15]
 8004218:	e044      	b.n	80042a4 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800421a:	7bfa      	ldrb	r2, [r7, #15]
 800421c:	6879      	ldr	r1, [r7, #4]
 800421e:	4613      	mov	r3, r2
 8004220:	00db      	lsls	r3, r3, #3
 8004222:	4413      	add	r3, r2
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	440b      	add	r3, r1
 8004228:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800422c:	2200      	movs	r2, #0
 800422e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004230:	7bfa      	ldrb	r2, [r7, #15]
 8004232:	6879      	ldr	r1, [r7, #4]
 8004234:	4613      	mov	r3, r2
 8004236:	00db      	lsls	r3, r3, #3
 8004238:	4413      	add	r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	440b      	add	r3, r1
 800423e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004242:	7bfa      	ldrb	r2, [r7, #15]
 8004244:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004246:	7bfa      	ldrb	r2, [r7, #15]
 8004248:	6879      	ldr	r1, [r7, #4]
 800424a:	4613      	mov	r3, r2
 800424c:	00db      	lsls	r3, r3, #3
 800424e:	4413      	add	r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	440b      	add	r3, r1
 8004254:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004258:	2200      	movs	r2, #0
 800425a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800425c:	7bfa      	ldrb	r2, [r7, #15]
 800425e:	6879      	ldr	r1, [r7, #4]
 8004260:	4613      	mov	r3, r2
 8004262:	00db      	lsls	r3, r3, #3
 8004264:	4413      	add	r3, r2
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	440b      	add	r3, r1
 800426a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800426e:	2200      	movs	r2, #0
 8004270:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004272:	7bfa      	ldrb	r2, [r7, #15]
 8004274:	6879      	ldr	r1, [r7, #4]
 8004276:	4613      	mov	r3, r2
 8004278:	00db      	lsls	r3, r3, #3
 800427a:	4413      	add	r3, r2
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	440b      	add	r3, r1
 8004280:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004288:	7bfa      	ldrb	r2, [r7, #15]
 800428a:	6879      	ldr	r1, [r7, #4]
 800428c:	4613      	mov	r3, r2
 800428e:	00db      	lsls	r3, r3, #3
 8004290:	4413      	add	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	440b      	add	r3, r1
 8004296:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800429a:	2200      	movs	r2, #0
 800429c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800429e:	7bfb      	ldrb	r3, [r7, #15]
 80042a0:	3301      	adds	r3, #1
 80042a2:	73fb      	strb	r3, [r7, #15]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	791b      	ldrb	r3, [r3, #4]
 80042a8:	7bfa      	ldrb	r2, [r7, #15]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d3b5      	bcc.n	800421a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6818      	ldr	r0, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	7c1a      	ldrb	r2, [r3, #16]
 80042b6:	f88d 2000 	strb.w	r2, [sp]
 80042ba:	3304      	adds	r3, #4
 80042bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80042be:	f003 f84b 	bl	8007358 <USB_DevInit>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d005      	beq.n	80042d4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2202      	movs	r2, #2
 80042cc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e00c      	b.n	80042ee <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2201      	movs	r2, #1
 80042de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f004 f895 	bl	8008416 <USB_DevDisconnect>

  return HAL_OK;
 80042ec:	2300      	movs	r3, #0
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80042f6:	b580      	push	{r7, lr}
 80042f8:	b084      	sub	sp, #16
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800430a:	2b01      	cmp	r3, #1
 800430c:	d101      	bne.n	8004312 <HAL_PCD_Start+0x1c>
 800430e:	2302      	movs	r3, #2
 8004310:	e022      	b.n	8004358 <HAL_PCD_Start+0x62>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2201      	movs	r2, #1
 8004316:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004322:	2b00      	cmp	r3, #0
 8004324:	d009      	beq.n	800433a <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800432a:	2b01      	cmp	r3, #1
 800432c:	d105      	bne.n	800433a <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004332:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4618      	mov	r0, r3
 8004340:	f002 ff9c 	bl	800727c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4618      	mov	r0, r3
 800434a:	f004 f843 	bl	80083d4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004360:	b590      	push	{r4, r7, lr}
 8004362:	b08d      	sub	sp, #52	@ 0x34
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800436e:	6a3b      	ldr	r3, [r7, #32]
 8004370:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4618      	mov	r0, r3
 8004378:	f004 f901 	bl	800857e <USB_GetMode>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	f040 848c 	bne.w	8004c9c <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4618      	mov	r0, r3
 800438a:	f004 f865 	bl	8008458 <USB_ReadInterrupts>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	f000 8482 	beq.w	8004c9a <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004396:	69fb      	ldr	r3, [r7, #28]
 8004398:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	0a1b      	lsrs	r3, r3, #8
 80043a0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f004 f852 	bl	8008458 <USB_ReadInterrupts>
 80043b4:	4603      	mov	r3, r0
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d107      	bne.n	80043ce <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	695a      	ldr	r2, [r3, #20]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f002 0202 	and.w	r2, r2, #2
 80043cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f004 f840 	bl	8008458 <USB_ReadInterrupts>
 80043d8:	4603      	mov	r3, r0
 80043da:	f003 0310 	and.w	r3, r3, #16
 80043de:	2b10      	cmp	r3, #16
 80043e0:	d161      	bne.n	80044a6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	699a      	ldr	r2, [r3, #24]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f022 0210 	bic.w	r2, r2, #16
 80043f0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80043f2:	6a3b      	ldr	r3, [r7, #32]
 80043f4:	6a1b      	ldr	r3, [r3, #32]
 80043f6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	f003 020f 	and.w	r2, r3, #15
 80043fe:	4613      	mov	r3, r2
 8004400:	00db      	lsls	r3, r3, #3
 8004402:	4413      	add	r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	4413      	add	r3, r2
 800440e:	3304      	adds	r3, #4
 8004410:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	0c5b      	lsrs	r3, r3, #17
 8004416:	f003 030f 	and.w	r3, r3, #15
 800441a:	2b02      	cmp	r3, #2
 800441c:	d124      	bne.n	8004468 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800441e:	69ba      	ldr	r2, [r7, #24]
 8004420:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004424:	4013      	ands	r3, r2
 8004426:	2b00      	cmp	r3, #0
 8004428:	d035      	beq.n	8004496 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	091b      	lsrs	r3, r3, #4
 8004432:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004434:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004438:	b29b      	uxth	r3, r3
 800443a:	461a      	mov	r2, r3
 800443c:	6a38      	ldr	r0, [r7, #32]
 800443e:	f003 fe77 	bl	8008130 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	68da      	ldr	r2, [r3, #12]
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	091b      	lsrs	r3, r3, #4
 800444a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800444e:	441a      	add	r2, r3
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	695a      	ldr	r2, [r3, #20]
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	091b      	lsrs	r3, r3, #4
 800445c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004460:	441a      	add	r2, r3
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	615a      	str	r2, [r3, #20]
 8004466:	e016      	b.n	8004496 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004468:	69bb      	ldr	r3, [r7, #24]
 800446a:	0c5b      	lsrs	r3, r3, #17
 800446c:	f003 030f 	and.w	r3, r3, #15
 8004470:	2b06      	cmp	r3, #6
 8004472:	d110      	bne.n	8004496 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800447a:	2208      	movs	r2, #8
 800447c:	4619      	mov	r1, r3
 800447e:	6a38      	ldr	r0, [r7, #32]
 8004480:	f003 fe56 	bl	8008130 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	695a      	ldr	r2, [r3, #20]
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	091b      	lsrs	r3, r3, #4
 800448c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004490:	441a      	add	r2, r3
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	699a      	ldr	r2, [r3, #24]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f042 0210 	orr.w	r2, r2, #16
 80044a4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f003 ffd4 	bl	8008458 <USB_ReadInterrupts>
 80044b0:	4603      	mov	r3, r0
 80044b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80044b6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80044ba:	f040 80a7 	bne.w	800460c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80044be:	2300      	movs	r3, #0
 80044c0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4618      	mov	r0, r3
 80044c8:	f003 ffd9 	bl	800847e <USB_ReadDevAllOutEpInterrupt>
 80044cc:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80044ce:	e099      	b.n	8004604 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80044d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	f000 808e 	beq.w	80045f8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044e2:	b2d2      	uxtb	r2, r2
 80044e4:	4611      	mov	r1, r2
 80044e6:	4618      	mov	r0, r3
 80044e8:	f003 fffd 	bl	80084e6 <USB_ReadDevOutEPInterrupt>
 80044ec:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	f003 0301 	and.w	r3, r3, #1
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00c      	beq.n	8004512 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80044f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fa:	015a      	lsls	r2, r3, #5
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	4413      	add	r3, r2
 8004500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004504:	461a      	mov	r2, r3
 8004506:	2301      	movs	r3, #1
 8004508:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800450a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f000 fea3 	bl	8005258 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	f003 0308 	and.w	r3, r3, #8
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00c      	beq.n	8004536 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800451c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451e:	015a      	lsls	r2, r3, #5
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	4413      	add	r3, r2
 8004524:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004528:	461a      	mov	r2, r3
 800452a:	2308      	movs	r3, #8
 800452c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800452e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 ff79 	bl	8005428 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	f003 0310 	and.w	r3, r3, #16
 800453c:	2b00      	cmp	r3, #0
 800453e:	d008      	beq.n	8004552 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004542:	015a      	lsls	r2, r3, #5
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	4413      	add	r3, r2
 8004548:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800454c:	461a      	mov	r2, r3
 800454e:	2310      	movs	r3, #16
 8004550:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	f003 0302 	and.w	r3, r3, #2
 8004558:	2b00      	cmp	r3, #0
 800455a:	d030      	beq.n	80045be <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800455c:	6a3b      	ldr	r3, [r7, #32]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004564:	2b80      	cmp	r3, #128	@ 0x80
 8004566:	d109      	bne.n	800457c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	69fa      	ldr	r2, [r7, #28]
 8004572:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004576:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800457a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800457c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800457e:	4613      	mov	r3, r2
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	4413      	add	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800458a:	687a      	ldr	r2, [r7, #4]
 800458c:	4413      	add	r3, r2
 800458e:	3304      	adds	r3, #4
 8004590:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	78db      	ldrb	r3, [r3, #3]
 8004596:	2b01      	cmp	r3, #1
 8004598:	d108      	bne.n	80045ac <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	2200      	movs	r2, #0
 800459e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80045a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	4619      	mov	r1, r3
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f007 fdb8 	bl	800c11c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80045ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ae:	015a      	lsls	r2, r3, #5
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	4413      	add	r3, r2
 80045b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045b8:	461a      	mov	r2, r3
 80045ba:	2302      	movs	r3, #2
 80045bc:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	f003 0320 	and.w	r3, r3, #32
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d008      	beq.n	80045da <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80045c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ca:	015a      	lsls	r2, r3, #5
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	4413      	add	r3, r2
 80045d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045d4:	461a      	mov	r2, r3
 80045d6:	2320      	movs	r3, #32
 80045d8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d009      	beq.n	80045f8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80045e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e6:	015a      	lsls	r2, r3, #5
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	4413      	add	r3, r2
 80045ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045f0:	461a      	mov	r2, r3
 80045f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80045f6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80045f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fa:	3301      	adds	r3, #1
 80045fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80045fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004600:	085b      	lsrs	r3, r3, #1
 8004602:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004606:	2b00      	cmp	r3, #0
 8004608:	f47f af62 	bne.w	80044d0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4618      	mov	r0, r3
 8004612:	f003 ff21 	bl	8008458 <USB_ReadInterrupts>
 8004616:	4603      	mov	r3, r0
 8004618:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800461c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004620:	f040 80db 	bne.w	80047da <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4618      	mov	r0, r3
 800462a:	f003 ff42 	bl	80084b2 <USB_ReadDevAllInEpInterrupt>
 800462e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004630:	2300      	movs	r3, #0
 8004632:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004634:	e0cd      	b.n	80047d2 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004638:	f003 0301 	and.w	r3, r3, #1
 800463c:	2b00      	cmp	r3, #0
 800463e:	f000 80c2 	beq.w	80047c6 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004648:	b2d2      	uxtb	r2, r2
 800464a:	4611      	mov	r1, r2
 800464c:	4618      	mov	r0, r3
 800464e:	f003 ff68 	bl	8008522 <USB_ReadDevInEPInterrupt>
 8004652:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	f003 0301 	and.w	r3, r3, #1
 800465a:	2b00      	cmp	r3, #0
 800465c:	d057      	beq.n	800470e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800465e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004660:	f003 030f 	and.w	r3, r3, #15
 8004664:	2201      	movs	r2, #1
 8004666:	fa02 f303 	lsl.w	r3, r2, r3
 800466a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004672:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	43db      	mvns	r3, r3
 8004678:	69f9      	ldr	r1, [r7, #28]
 800467a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800467e:	4013      	ands	r3, r2
 8004680:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004684:	015a      	lsls	r2, r3, #5
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	4413      	add	r3, r2
 800468a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800468e:	461a      	mov	r2, r3
 8004690:	2301      	movs	r3, #1
 8004692:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	799b      	ldrb	r3, [r3, #6]
 8004698:	2b01      	cmp	r3, #1
 800469a:	d132      	bne.n	8004702 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800469c:	6879      	ldr	r1, [r7, #4]
 800469e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046a0:	4613      	mov	r3, r2
 80046a2:	00db      	lsls	r3, r3, #3
 80046a4:	4413      	add	r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	440b      	add	r3, r1
 80046aa:	3320      	adds	r3, #32
 80046ac:	6819      	ldr	r1, [r3, #0]
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b2:	4613      	mov	r3, r2
 80046b4:	00db      	lsls	r3, r3, #3
 80046b6:	4413      	add	r3, r2
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	4403      	add	r3, r0
 80046bc:	331c      	adds	r3, #28
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4419      	add	r1, r3
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046c6:	4613      	mov	r3, r2
 80046c8:	00db      	lsls	r3, r3, #3
 80046ca:	4413      	add	r3, r2
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	4403      	add	r3, r0
 80046d0:	3320      	adds	r3, #32
 80046d2:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80046d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d113      	bne.n	8004702 <HAL_PCD_IRQHandler+0x3a2>
 80046da:	6879      	ldr	r1, [r7, #4]
 80046dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046de:	4613      	mov	r3, r2
 80046e0:	00db      	lsls	r3, r3, #3
 80046e2:	4413      	add	r3, r2
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	440b      	add	r3, r1
 80046e8:	3324      	adds	r3, #36	@ 0x24
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d108      	bne.n	8004702 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6818      	ldr	r0, [r3, #0]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80046fa:	461a      	mov	r2, r3
 80046fc:	2101      	movs	r1, #1
 80046fe:	f003 ff6f 	bl	80085e0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004704:	b2db      	uxtb	r3, r3
 8004706:	4619      	mov	r1, r3
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f007 fc8c 	bl	800c026 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	f003 0308 	and.w	r3, r3, #8
 8004714:	2b00      	cmp	r3, #0
 8004716:	d008      	beq.n	800472a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471a:	015a      	lsls	r2, r3, #5
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	4413      	add	r3, r2
 8004720:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004724:	461a      	mov	r2, r3
 8004726:	2308      	movs	r3, #8
 8004728:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	f003 0310 	and.w	r3, r3, #16
 8004730:	2b00      	cmp	r3, #0
 8004732:	d008      	beq.n	8004746 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004736:	015a      	lsls	r2, r3, #5
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	4413      	add	r3, r2
 800473c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004740:	461a      	mov	r2, r3
 8004742:	2310      	movs	r3, #16
 8004744:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800474c:	2b00      	cmp	r3, #0
 800474e:	d008      	beq.n	8004762 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004752:	015a      	lsls	r2, r3, #5
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	4413      	add	r3, r2
 8004758:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800475c:	461a      	mov	r2, r3
 800475e:	2340      	movs	r3, #64	@ 0x40
 8004760:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	f003 0302 	and.w	r3, r3, #2
 8004768:	2b00      	cmp	r3, #0
 800476a:	d023      	beq.n	80047b4 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800476c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800476e:	6a38      	ldr	r0, [r7, #32]
 8004770:	f002 ff56 	bl	8007620 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004774:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004776:	4613      	mov	r3, r2
 8004778:	00db      	lsls	r3, r3, #3
 800477a:	4413      	add	r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	3310      	adds	r3, #16
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	4413      	add	r3, r2
 8004784:	3304      	adds	r3, #4
 8004786:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	78db      	ldrb	r3, [r3, #3]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d108      	bne.n	80047a2 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	2200      	movs	r2, #0
 8004794:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004798:	b2db      	uxtb	r3, r3
 800479a:	4619      	mov	r1, r3
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f007 fccf 	bl	800c140 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80047a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a4:	015a      	lsls	r2, r3, #5
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	4413      	add	r3, r2
 80047aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047ae:	461a      	mov	r2, r3
 80047b0:	2302      	movs	r3, #2
 80047b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80047be:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f000 fcbd 	bl	8005140 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80047c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c8:	3301      	adds	r3, #1
 80047ca:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80047cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047ce:	085b      	lsrs	r3, r3, #1
 80047d0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80047d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f47f af2e 	bne.w	8004636 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4618      	mov	r0, r3
 80047e0:	f003 fe3a 	bl	8008458 <USB_ReadInterrupts>
 80047e4:	4603      	mov	r3, r0
 80047e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80047ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047ee:	d122      	bne.n	8004836 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	69fa      	ldr	r2, [r7, #28]
 80047fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80047fe:	f023 0301 	bic.w	r3, r3, #1
 8004802:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800480a:	2b01      	cmp	r3, #1
 800480c:	d108      	bne.n	8004820 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004816:	2100      	movs	r1, #0
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 fea3 	bl	8005564 <HAL_PCDEx_LPM_Callback>
 800481e:	e002      	b.n	8004826 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f007 fc6d 	bl	800c100 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	695a      	ldr	r2, [r3, #20]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004834:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4618      	mov	r0, r3
 800483c:	f003 fe0c 	bl	8008458 <USB_ReadInterrupts>
 8004840:	4603      	mov	r3, r0
 8004842:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004846:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800484a:	d112      	bne.n	8004872 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f003 0301 	and.w	r3, r3, #1
 8004858:	2b01      	cmp	r3, #1
 800485a:	d102      	bne.n	8004862 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f007 fc29 	bl	800c0b4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	695a      	ldr	r2, [r3, #20]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004870:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4618      	mov	r0, r3
 8004878:	f003 fdee 	bl	8008458 <USB_ReadInterrupts>
 800487c:	4603      	mov	r3, r0
 800487e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004882:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004886:	f040 80b7 	bne.w	80049f8 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	69fa      	ldr	r2, [r7, #28]
 8004894:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004898:	f023 0301 	bic.w	r3, r3, #1
 800489c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2110      	movs	r1, #16
 80048a4:	4618      	mov	r0, r3
 80048a6:	f002 febb 	bl	8007620 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048aa:	2300      	movs	r3, #0
 80048ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048ae:	e046      	b.n	800493e <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80048b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048b2:	015a      	lsls	r2, r3, #5
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	4413      	add	r3, r2
 80048b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048bc:	461a      	mov	r2, r3
 80048be:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80048c2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80048c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048c6:	015a      	lsls	r2, r3, #5
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	4413      	add	r3, r2
 80048cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048d4:	0151      	lsls	r1, r2, #5
 80048d6:	69fa      	ldr	r2, [r7, #28]
 80048d8:	440a      	add	r2, r1
 80048da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80048e2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80048e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e6:	015a      	lsls	r2, r3, #5
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	4413      	add	r3, r2
 80048ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048f0:	461a      	mov	r2, r3
 80048f2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80048f6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80048f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048fa:	015a      	lsls	r2, r3, #5
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	4413      	add	r3, r2
 8004900:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004908:	0151      	lsls	r1, r2, #5
 800490a:	69fa      	ldr	r2, [r7, #28]
 800490c:	440a      	add	r2, r1
 800490e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004912:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004916:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800491a:	015a      	lsls	r2, r3, #5
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	4413      	add	r3, r2
 8004920:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004928:	0151      	lsls	r1, r2, #5
 800492a:	69fa      	ldr	r2, [r7, #28]
 800492c:	440a      	add	r2, r1
 800492e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004932:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004936:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800493a:	3301      	adds	r3, #1
 800493c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	791b      	ldrb	r3, [r3, #4]
 8004942:	461a      	mov	r2, r3
 8004944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004946:	4293      	cmp	r3, r2
 8004948:	d3b2      	bcc.n	80048b0 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004950:	69db      	ldr	r3, [r3, #28]
 8004952:	69fa      	ldr	r2, [r7, #28]
 8004954:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004958:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800495c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	7bdb      	ldrb	r3, [r3, #15]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d016      	beq.n	8004994 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800496c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004970:	69fa      	ldr	r2, [r7, #28]
 8004972:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004976:	f043 030b 	orr.w	r3, r3, #11
 800497a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004986:	69fa      	ldr	r2, [r7, #28]
 8004988:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800498c:	f043 030b 	orr.w	r3, r3, #11
 8004990:	6453      	str	r3, [r2, #68]	@ 0x44
 8004992:	e015      	b.n	80049c0 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004994:	69fb      	ldr	r3, [r7, #28]
 8004996:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	69fa      	ldr	r2, [r7, #28]
 800499e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80049a6:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80049aa:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	69fa      	ldr	r2, [r7, #28]
 80049b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049ba:	f043 030b 	orr.w	r3, r3, #11
 80049be:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	69fa      	ldr	r2, [r7, #28]
 80049ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80049ce:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80049d2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6818      	ldr	r0, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80049e2:	461a      	mov	r2, r3
 80049e4:	f003 fdfc 	bl	80085e0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	695a      	ldr	r2, [r3, #20]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80049f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4618      	mov	r0, r3
 80049fe:	f003 fd2b 	bl	8008458 <USB_ReadInterrupts>
 8004a02:	4603      	mov	r3, r0
 8004a04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a0c:	d123      	bne.n	8004a56 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4618      	mov	r0, r3
 8004a14:	f003 fdc1 	bl	800859a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f002 fe78 	bl	8007712 <USB_GetDevSpeed>
 8004a22:	4603      	mov	r3, r0
 8004a24:	461a      	mov	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681c      	ldr	r4, [r3, #0]
 8004a2e:	f001 f9c9 	bl	8005dc4 <HAL_RCC_GetHCLKFreq>
 8004a32:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004a38:	461a      	mov	r2, r3
 8004a3a:	4620      	mov	r0, r4
 8004a3c:	f002 fb7c 	bl	8007138 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f007 fb18 	bl	800c076 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	695a      	ldr	r2, [r3, #20]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004a54:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f003 fcfc 	bl	8008458 <USB_ReadInterrupts>
 8004a60:	4603      	mov	r3, r0
 8004a62:	f003 0308 	and.w	r3, r3, #8
 8004a66:	2b08      	cmp	r3, #8
 8004a68:	d10a      	bne.n	8004a80 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f007 faf5 	bl	800c05a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	695a      	ldr	r2, [r3, #20]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f002 0208 	and.w	r2, r2, #8
 8004a7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4618      	mov	r0, r3
 8004a86:	f003 fce7 	bl	8008458 <USB_ReadInterrupts>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a90:	2b80      	cmp	r3, #128	@ 0x80
 8004a92:	d123      	bne.n	8004adc <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004a94:	6a3b      	ldr	r3, [r7, #32]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a9c:	6a3b      	ldr	r3, [r7, #32]
 8004a9e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aa4:	e014      	b.n	8004ad0 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004aa6:	6879      	ldr	r1, [r7, #4]
 8004aa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aaa:	4613      	mov	r3, r2
 8004aac:	00db      	lsls	r3, r3, #3
 8004aae:	4413      	add	r3, r2
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	440b      	add	r3, r1
 8004ab4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d105      	bne.n	8004aca <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 fb0a 	bl	80050de <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004acc:	3301      	adds	r3, #1
 8004ace:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	791b      	ldrb	r3, [r3, #4]
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d3e4      	bcc.n	8004aa6 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f003 fcb9 	bl	8008458 <USB_ReadInterrupts>
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004aec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004af0:	d13c      	bne.n	8004b6c <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004af2:	2301      	movs	r3, #1
 8004af4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004af6:	e02b      	b.n	8004b50 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afa:	015a      	lsls	r2, r3, #5
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	4413      	add	r3, r2
 8004b00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b08:	6879      	ldr	r1, [r7, #4]
 8004b0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	00db      	lsls	r3, r3, #3
 8004b10:	4413      	add	r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	440b      	add	r3, r1
 8004b16:	3318      	adds	r3, #24
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d115      	bne.n	8004b4a <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004b1e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	da12      	bge.n	8004b4a <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004b24:	6879      	ldr	r1, [r7, #4]
 8004b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b28:	4613      	mov	r3, r2
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	4413      	add	r3, r2
 8004b2e:	009b      	lsls	r3, r3, #2
 8004b30:	440b      	add	r3, r1
 8004b32:	3317      	adds	r3, #23
 8004b34:	2201      	movs	r2, #1
 8004b36:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	4619      	mov	r1, r3
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 faca 	bl	80050de <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	791b      	ldrb	r3, [r3, #4]
 8004b54:	461a      	mov	r2, r3
 8004b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d3cd      	bcc.n	8004af8 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	695a      	ldr	r2, [r3, #20]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004b6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4618      	mov	r0, r3
 8004b72:	f003 fc71 	bl	8008458 <USB_ReadInterrupts>
 8004b76:	4603      	mov	r3, r0
 8004b78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b80:	d156      	bne.n	8004c30 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004b82:	2301      	movs	r3, #1
 8004b84:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b86:	e045      	b.n	8004c14 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b8a:	015a      	lsls	r2, r3, #5
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	4413      	add	r3, r2
 8004b90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004b98:	6879      	ldr	r1, [r7, #4]
 8004b9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	00db      	lsls	r3, r3, #3
 8004ba0:	4413      	add	r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	440b      	add	r3, r1
 8004ba6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004baa:	781b      	ldrb	r3, [r3, #0]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d12e      	bne.n	8004c0e <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004bb0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	da2b      	bge.n	8004c0e <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	0c1a      	lsrs	r2, r3, #16
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004bc0:	4053      	eors	r3, r2
 8004bc2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d121      	bne.n	8004c0e <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004bca:	6879      	ldr	r1, [r7, #4]
 8004bcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bce:	4613      	mov	r3, r2
 8004bd0:	00db      	lsls	r3, r3, #3
 8004bd2:	4413      	add	r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	440b      	add	r3, r1
 8004bd8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004bdc:	2201      	movs	r2, #1
 8004bde:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004be0:	6a3b      	ldr	r3, [r7, #32]
 8004be2:	699b      	ldr	r3, [r3, #24]
 8004be4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004be8:	6a3b      	ldr	r3, [r7, #32]
 8004bea:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004bec:	6a3b      	ldr	r3, [r7, #32]
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d10a      	bne.n	8004c0e <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	69fa      	ldr	r2, [r7, #28]
 8004c02:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004c06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c0a:	6053      	str	r3, [r2, #4]
            break;
 8004c0c:	e008      	b.n	8004c20 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	3301      	adds	r3, #1
 8004c12:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	791b      	ldrb	r3, [r3, #4]
 8004c18:	461a      	mov	r2, r3
 8004c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d3b3      	bcc.n	8004b88 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	695a      	ldr	r2, [r3, #20]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004c2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4618      	mov	r0, r3
 8004c36:	f003 fc0f 	bl	8008458 <USB_ReadInterrupts>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004c40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c44:	d10a      	bne.n	8004c5c <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f007 fa8c 	bl	800c164 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	695a      	ldr	r2, [r3, #20]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004c5a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4618      	mov	r0, r3
 8004c62:	f003 fbf9 	bl	8008458 <USB_ReadInterrupts>
 8004c66:	4603      	mov	r3, r0
 8004c68:	f003 0304 	and.w	r3, r3, #4
 8004c6c:	2b04      	cmp	r3, #4
 8004c6e:	d115      	bne.n	8004c9c <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	f003 0304 	and.w	r3, r3, #4
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d002      	beq.n	8004c88 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f007 fa7c 	bl	800c180 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	6859      	ldr	r1, [r3, #4]
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	69ba      	ldr	r2, [r7, #24]
 8004c94:	430a      	orrs	r2, r1
 8004c96:	605a      	str	r2, [r3, #4]
 8004c98:	e000      	b.n	8004c9c <HAL_PCD_IRQHandler+0x93c>
      return;
 8004c9a:	bf00      	nop
    }
  }
}
 8004c9c:	3734      	adds	r7, #52	@ 0x34
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd90      	pop	{r4, r7, pc}

08004ca2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004ca2:	b580      	push	{r7, lr}
 8004ca4:	b082      	sub	sp, #8
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
 8004caa:	460b      	mov	r3, r1
 8004cac:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d101      	bne.n	8004cbc <HAL_PCD_SetAddress+0x1a>
 8004cb8:	2302      	movs	r3, #2
 8004cba:	e012      	b.n	8004ce2 <HAL_PCD_SetAddress+0x40>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	78fa      	ldrb	r2, [r7, #3]
 8004cc8:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	78fa      	ldrb	r2, [r7, #3]
 8004cd0:	4611      	mov	r1, r2
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f003 fb58 	bl	8008388 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3708      	adds	r7, #8
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}

08004cea <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004cea:	b580      	push	{r7, lr}
 8004cec:	b084      	sub	sp, #16
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	6078      	str	r0, [r7, #4]
 8004cf2:	4608      	mov	r0, r1
 8004cf4:	4611      	mov	r1, r2
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	70fb      	strb	r3, [r7, #3]
 8004cfc:	460b      	mov	r3, r1
 8004cfe:	803b      	strh	r3, [r7, #0]
 8004d00:	4613      	mov	r3, r2
 8004d02:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004d04:	2300      	movs	r3, #0
 8004d06:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	da0f      	bge.n	8004d30 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d10:	78fb      	ldrb	r3, [r7, #3]
 8004d12:	f003 020f 	and.w	r2, r3, #15
 8004d16:	4613      	mov	r3, r2
 8004d18:	00db      	lsls	r3, r3, #3
 8004d1a:	4413      	add	r3, r2
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	3310      	adds	r3, #16
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	4413      	add	r3, r2
 8004d24:	3304      	adds	r3, #4
 8004d26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	705a      	strb	r2, [r3, #1]
 8004d2e:	e00f      	b.n	8004d50 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d30:	78fb      	ldrb	r3, [r7, #3]
 8004d32:	f003 020f 	and.w	r2, r3, #15
 8004d36:	4613      	mov	r3, r2
 8004d38:	00db      	lsls	r3, r3, #3
 8004d3a:	4413      	add	r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	4413      	add	r3, r2
 8004d46:	3304      	adds	r3, #4
 8004d48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004d50:	78fb      	ldrb	r3, [r7, #3]
 8004d52:	f003 030f 	and.w	r3, r3, #15
 8004d56:	b2da      	uxtb	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004d5c:	883b      	ldrh	r3, [r7, #0]
 8004d5e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	78ba      	ldrb	r2, [r7, #2]
 8004d6a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	785b      	ldrb	r3, [r3, #1]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d004      	beq.n	8004d7e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	781b      	ldrb	r3, [r3, #0]
 8004d78:	461a      	mov	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004d7e:	78bb      	ldrb	r3, [r7, #2]
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d102      	bne.n	8004d8a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2200      	movs	r2, #0
 8004d88:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d101      	bne.n	8004d98 <HAL_PCD_EP_Open+0xae>
 8004d94:	2302      	movs	r3, #2
 8004d96:	e00e      	b.n	8004db6 <HAL_PCD_EP_Open+0xcc>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68f9      	ldr	r1, [r7, #12]
 8004da6:	4618      	mov	r0, r3
 8004da8:	f002 fcd8 	bl	800775c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004db4:	7afb      	ldrb	r3, [r7, #11]
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3710      	adds	r7, #16
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004dbe:	b580      	push	{r7, lr}
 8004dc0:	b084      	sub	sp, #16
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004dca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	da0f      	bge.n	8004df2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dd2:	78fb      	ldrb	r3, [r7, #3]
 8004dd4:	f003 020f 	and.w	r2, r3, #15
 8004dd8:	4613      	mov	r3, r2
 8004dda:	00db      	lsls	r3, r3, #3
 8004ddc:	4413      	add	r3, r2
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	3310      	adds	r3, #16
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	4413      	add	r3, r2
 8004de6:	3304      	adds	r3, #4
 8004de8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2201      	movs	r2, #1
 8004dee:	705a      	strb	r2, [r3, #1]
 8004df0:	e00f      	b.n	8004e12 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004df2:	78fb      	ldrb	r3, [r7, #3]
 8004df4:	f003 020f 	and.w	r2, r3, #15
 8004df8:	4613      	mov	r3, r2
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	4413      	add	r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	4413      	add	r3, r2
 8004e08:	3304      	adds	r3, #4
 8004e0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e12:	78fb      	ldrb	r3, [r7, #3]
 8004e14:	f003 030f 	and.w	r3, r3, #15
 8004e18:	b2da      	uxtb	r2, r3
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d101      	bne.n	8004e2c <HAL_PCD_EP_Close+0x6e>
 8004e28:	2302      	movs	r3, #2
 8004e2a:	e00e      	b.n	8004e4a <HAL_PCD_EP_Close+0x8c>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	68f9      	ldr	r1, [r7, #12]
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f002 fd16 	bl	800786c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	3710      	adds	r7, #16
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b086      	sub	sp, #24
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	60f8      	str	r0, [r7, #12]
 8004e5a:	607a      	str	r2, [r7, #4]
 8004e5c:	603b      	str	r3, [r7, #0]
 8004e5e:	460b      	mov	r3, r1
 8004e60:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e62:	7afb      	ldrb	r3, [r7, #11]
 8004e64:	f003 020f 	and.w	r2, r3, #15
 8004e68:	4613      	mov	r3, r2
 8004e6a:	00db      	lsls	r3, r3, #3
 8004e6c:	4413      	add	r3, r2
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004e74:	68fa      	ldr	r2, [r7, #12]
 8004e76:	4413      	add	r3, r2
 8004e78:	3304      	adds	r3, #4
 8004e7a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	2200      	movs	r2, #0
 8004e92:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e94:	7afb      	ldrb	r3, [r7, #11]
 8004e96:	f003 030f 	and.w	r3, r3, #15
 8004e9a:	b2da      	uxtb	r2, r3
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	799b      	ldrb	r3, [r3, #6]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d102      	bne.n	8004eae <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6818      	ldr	r0, [r3, #0]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	799b      	ldrb	r3, [r3, #6]
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	6979      	ldr	r1, [r7, #20]
 8004eba:	f002 fdb3 	bl	8007a24 <USB_EPStartXfer>

  return HAL_OK;
 8004ebe:	2300      	movs	r3, #0
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3718      	adds	r7, #24
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b083      	sub	sp, #12
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004ed4:	78fb      	ldrb	r3, [r7, #3]
 8004ed6:	f003 020f 	and.w	r2, r3, #15
 8004eda:	6879      	ldr	r1, [r7, #4]
 8004edc:	4613      	mov	r3, r2
 8004ede:	00db      	lsls	r3, r3, #3
 8004ee0:	4413      	add	r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	440b      	add	r3, r1
 8004ee6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004eea:	681b      	ldr	r3, [r3, #0]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	607a      	str	r2, [r7, #4]
 8004f02:	603b      	str	r3, [r7, #0]
 8004f04:	460b      	mov	r3, r1
 8004f06:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f08:	7afb      	ldrb	r3, [r7, #11]
 8004f0a:	f003 020f 	and.w	r2, r3, #15
 8004f0e:	4613      	mov	r3, r2
 8004f10:	00db      	lsls	r3, r3, #3
 8004f12:	4413      	add	r3, r2
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	3310      	adds	r3, #16
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	3304      	adds	r3, #4
 8004f1e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	683a      	ldr	r2, [r7, #0]
 8004f2a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	2201      	movs	r2, #1
 8004f36:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f38:	7afb      	ldrb	r3, [r7, #11]
 8004f3a:	f003 030f 	and.w	r3, r3, #15
 8004f3e:	b2da      	uxtb	r2, r3
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	799b      	ldrb	r3, [r3, #6]
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d102      	bne.n	8004f52 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6818      	ldr	r0, [r3, #0]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	799b      	ldrb	r3, [r3, #6]
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	6979      	ldr	r1, [r7, #20]
 8004f5e:	f002 fd61 	bl	8007a24 <USB_EPStartXfer>

  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3718      	adds	r7, #24
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	460b      	mov	r3, r1
 8004f76:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004f78:	78fb      	ldrb	r3, [r7, #3]
 8004f7a:	f003 030f 	and.w	r3, r3, #15
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	7912      	ldrb	r2, [r2, #4]
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d901      	bls.n	8004f8a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e04f      	b.n	800502a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	da0f      	bge.n	8004fb2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f92:	78fb      	ldrb	r3, [r7, #3]
 8004f94:	f003 020f 	and.w	r2, r3, #15
 8004f98:	4613      	mov	r3, r2
 8004f9a:	00db      	lsls	r3, r3, #3
 8004f9c:	4413      	add	r3, r2
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	3310      	adds	r3, #16
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	3304      	adds	r3, #4
 8004fa8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2201      	movs	r2, #1
 8004fae:	705a      	strb	r2, [r3, #1]
 8004fb0:	e00d      	b.n	8004fce <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004fb2:	78fa      	ldrb	r2, [r7, #3]
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	00db      	lsls	r3, r3, #3
 8004fb8:	4413      	add	r3, r2
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	4413      	add	r3, r2
 8004fc4:	3304      	adds	r3, #4
 8004fc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004fd4:	78fb      	ldrb	r3, [r7, #3]
 8004fd6:	f003 030f 	and.w	r3, r3, #15
 8004fda:	b2da      	uxtb	r2, r3
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d101      	bne.n	8004fee <HAL_PCD_EP_SetStall+0x82>
 8004fea:	2302      	movs	r3, #2
 8004fec:	e01d      	b.n	800502a <HAL_PCD_EP_SetStall+0xbe>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68f9      	ldr	r1, [r7, #12]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f003 f8ef 	bl	80081e0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005002:	78fb      	ldrb	r3, [r7, #3]
 8005004:	f003 030f 	and.w	r3, r3, #15
 8005008:	2b00      	cmp	r3, #0
 800500a:	d109      	bne.n	8005020 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6818      	ldr	r0, [r3, #0]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	7999      	ldrb	r1, [r3, #6]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800501a:	461a      	mov	r2, r3
 800501c:	f003 fae0 	bl	80085e0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005028:	2300      	movs	r3, #0
}
 800502a:	4618      	mov	r0, r3
 800502c:	3710      	adds	r7, #16
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}

08005032 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005032:	b580      	push	{r7, lr}
 8005034:	b084      	sub	sp, #16
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
 800503a:	460b      	mov	r3, r1
 800503c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800503e:	78fb      	ldrb	r3, [r7, #3]
 8005040:	f003 030f 	and.w	r3, r3, #15
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	7912      	ldrb	r2, [r2, #4]
 8005048:	4293      	cmp	r3, r2
 800504a:	d901      	bls.n	8005050 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e042      	b.n	80050d6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005050:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005054:	2b00      	cmp	r3, #0
 8005056:	da0f      	bge.n	8005078 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005058:	78fb      	ldrb	r3, [r7, #3]
 800505a:	f003 020f 	and.w	r2, r3, #15
 800505e:	4613      	mov	r3, r2
 8005060:	00db      	lsls	r3, r3, #3
 8005062:	4413      	add	r3, r2
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	3310      	adds	r3, #16
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	4413      	add	r3, r2
 800506c:	3304      	adds	r3, #4
 800506e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2201      	movs	r2, #1
 8005074:	705a      	strb	r2, [r3, #1]
 8005076:	e00f      	b.n	8005098 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005078:	78fb      	ldrb	r3, [r7, #3]
 800507a:	f003 020f 	and.w	r2, r3, #15
 800507e:	4613      	mov	r3, r2
 8005080:	00db      	lsls	r3, r3, #3
 8005082:	4413      	add	r3, r2
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	4413      	add	r3, r2
 800508e:	3304      	adds	r3, #4
 8005090:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800509e:	78fb      	ldrb	r3, [r7, #3]
 80050a0:	f003 030f 	and.w	r3, r3, #15
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d101      	bne.n	80050b8 <HAL_PCD_EP_ClrStall+0x86>
 80050b4:	2302      	movs	r3, #2
 80050b6:	e00e      	b.n	80050d6 <HAL_PCD_EP_ClrStall+0xa4>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68f9      	ldr	r1, [r7, #12]
 80050c6:	4618      	mov	r0, r3
 80050c8:	f003 f8f8 	bl	80082bc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80050d4:	2300      	movs	r3, #0
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3710      	adds	r7, #16
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}

080050de <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050de:	b580      	push	{r7, lr}
 80050e0:	b084      	sub	sp, #16
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	6078      	str	r0, [r7, #4]
 80050e6:	460b      	mov	r3, r1
 80050e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80050ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	da0c      	bge.n	800510c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050f2:	78fb      	ldrb	r3, [r7, #3]
 80050f4:	f003 020f 	and.w	r2, r3, #15
 80050f8:	4613      	mov	r3, r2
 80050fa:	00db      	lsls	r3, r3, #3
 80050fc:	4413      	add	r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	3310      	adds	r3, #16
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	4413      	add	r3, r2
 8005106:	3304      	adds	r3, #4
 8005108:	60fb      	str	r3, [r7, #12]
 800510a:	e00c      	b.n	8005126 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800510c:	78fb      	ldrb	r3, [r7, #3]
 800510e:	f003 020f 	and.w	r2, r3, #15
 8005112:	4613      	mov	r3, r2
 8005114:	00db      	lsls	r3, r3, #3
 8005116:	4413      	add	r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	4413      	add	r3, r2
 8005122:	3304      	adds	r3, #4
 8005124:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68f9      	ldr	r1, [r7, #12]
 800512c:	4618      	mov	r0, r3
 800512e:	f002 ff17 	bl	8007f60 <USB_EPStopXfer>
 8005132:	4603      	mov	r3, r0
 8005134:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005136:	7afb      	ldrb	r3, [r7, #11]
}
 8005138:	4618      	mov	r0, r3
 800513a:	3710      	adds	r7, #16
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b08a      	sub	sp, #40	@ 0x28
 8005144:	af02      	add	r7, sp, #8
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005154:	683a      	ldr	r2, [r7, #0]
 8005156:	4613      	mov	r3, r2
 8005158:	00db      	lsls	r3, r3, #3
 800515a:	4413      	add	r3, r2
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	3310      	adds	r3, #16
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	4413      	add	r3, r2
 8005164:	3304      	adds	r3, #4
 8005166:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	695a      	ldr	r2, [r3, #20]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	691b      	ldr	r3, [r3, #16]
 8005170:	429a      	cmp	r2, r3
 8005172:	d901      	bls.n	8005178 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e06b      	b.n	8005250 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	691a      	ldr	r2, [r3, #16]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	695b      	ldr	r3, [r3, #20]
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	69fa      	ldr	r2, [r7, #28]
 800518a:	429a      	cmp	r2, r3
 800518c:	d902      	bls.n	8005194 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	3303      	adds	r3, #3
 8005198:	089b      	lsrs	r3, r3, #2
 800519a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800519c:	e02a      	b.n	80051f4 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	691a      	ldr	r2, [r3, #16]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	69fa      	ldr	r2, [r7, #28]
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d902      	bls.n	80051ba <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	3303      	adds	r3, #3
 80051be:	089b      	lsrs	r3, r3, #2
 80051c0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	68d9      	ldr	r1, [r3, #12]
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	b2da      	uxtb	r2, r3
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80051d2:	9300      	str	r3, [sp, #0]
 80051d4:	4603      	mov	r3, r0
 80051d6:	6978      	ldr	r0, [r7, #20]
 80051d8:	f002 ff6c 	bl	80080b4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	68da      	ldr	r2, [r3, #12]
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	441a      	add	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	695a      	ldr	r2, [r3, #20]
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	441a      	add	r2, r3
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	015a      	lsls	r2, r3, #5
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	4413      	add	r3, r2
 80051fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005200:	699b      	ldr	r3, [r3, #24]
 8005202:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005204:	69ba      	ldr	r2, [r7, #24]
 8005206:	429a      	cmp	r2, r3
 8005208:	d809      	bhi.n	800521e <PCD_WriteEmptyTxFifo+0xde>
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	695a      	ldr	r2, [r3, #20]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005212:	429a      	cmp	r2, r3
 8005214:	d203      	bcs.n	800521e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d1bf      	bne.n	800519e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	691a      	ldr	r2, [r3, #16]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	695b      	ldr	r3, [r3, #20]
 8005226:	429a      	cmp	r2, r3
 8005228:	d811      	bhi.n	800524e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	f003 030f 	and.w	r3, r3, #15
 8005230:	2201      	movs	r2, #1
 8005232:	fa02 f303 	lsl.w	r3, r2, r3
 8005236:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005238:	693b      	ldr	r3, [r7, #16]
 800523a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800523e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	43db      	mvns	r3, r3
 8005244:	6939      	ldr	r1, [r7, #16]
 8005246:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800524a:	4013      	ands	r3, r2
 800524c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	3720      	adds	r7, #32
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}

08005258 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b088      	sub	sp, #32
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
 8005260:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005268:	69fb      	ldr	r3, [r7, #28]
 800526a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	333c      	adds	r3, #60	@ 0x3c
 8005270:	3304      	adds	r3, #4
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	015a      	lsls	r2, r3, #5
 800527a:	69bb      	ldr	r3, [r7, #24]
 800527c:	4413      	add	r3, r2
 800527e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	799b      	ldrb	r3, [r3, #6]
 800528a:	2b01      	cmp	r3, #1
 800528c:	d17b      	bne.n	8005386 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	f003 0308 	and.w	r3, r3, #8
 8005294:	2b00      	cmp	r3, #0
 8005296:	d015      	beq.n	80052c4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	4a61      	ldr	r2, [pc, #388]	@ (8005420 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800529c:	4293      	cmp	r3, r2
 800529e:	f240 80b9 	bls.w	8005414 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	f000 80b3 	beq.w	8005414 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	015a      	lsls	r2, r3, #5
 80052b2:	69bb      	ldr	r3, [r7, #24]
 80052b4:	4413      	add	r3, r2
 80052b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052ba:	461a      	mov	r2, r3
 80052bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052c0:	6093      	str	r3, [r2, #8]
 80052c2:	e0a7      	b.n	8005414 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	f003 0320 	and.w	r3, r3, #32
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d009      	beq.n	80052e2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	015a      	lsls	r2, r3, #5
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	4413      	add	r3, r2
 80052d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052da:	461a      	mov	r2, r3
 80052dc:	2320      	movs	r3, #32
 80052de:	6093      	str	r3, [r2, #8]
 80052e0:	e098      	b.n	8005414 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f040 8093 	bne.w	8005414 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	4a4b      	ldr	r2, [pc, #300]	@ (8005420 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d90f      	bls.n	8005316 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d00a      	beq.n	8005316 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	015a      	lsls	r2, r3, #5
 8005304:	69bb      	ldr	r3, [r7, #24]
 8005306:	4413      	add	r3, r2
 8005308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800530c:	461a      	mov	r2, r3
 800530e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005312:	6093      	str	r3, [r2, #8]
 8005314:	e07e      	b.n	8005414 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005316:	683a      	ldr	r2, [r7, #0]
 8005318:	4613      	mov	r3, r2
 800531a:	00db      	lsls	r3, r3, #3
 800531c:	4413      	add	r3, r2
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	4413      	add	r3, r2
 8005328:	3304      	adds	r3, #4
 800532a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6a1a      	ldr	r2, [r3, #32]
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	0159      	lsls	r1, r3, #5
 8005334:	69bb      	ldr	r3, [r7, #24]
 8005336:	440b      	add	r3, r1
 8005338:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800533c:	691b      	ldr	r3, [r3, #16]
 800533e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005342:	1ad2      	subs	r2, r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d114      	bne.n	8005378 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d109      	bne.n	800536a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6818      	ldr	r0, [r3, #0]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005360:	461a      	mov	r2, r3
 8005362:	2101      	movs	r1, #1
 8005364:	f003 f93c 	bl	80085e0 <USB_EP0_OutStart>
 8005368:	e006      	b.n	8005378 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	68da      	ldr	r2, [r3, #12]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	441a      	add	r2, r3
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	b2db      	uxtb	r3, r3
 800537c:	4619      	mov	r1, r3
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f006 fe36 	bl	800bff0 <HAL_PCD_DataOutStageCallback>
 8005384:	e046      	b.n	8005414 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	4a26      	ldr	r2, [pc, #152]	@ (8005424 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d124      	bne.n	80053d8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005394:	2b00      	cmp	r3, #0
 8005396:	d00a      	beq.n	80053ae <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	015a      	lsls	r2, r3, #5
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	4413      	add	r3, r2
 80053a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053a4:	461a      	mov	r2, r3
 80053a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053aa:	6093      	str	r3, [r2, #8]
 80053ac:	e032      	b.n	8005414 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	f003 0320 	and.w	r3, r3, #32
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d008      	beq.n	80053ca <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	015a      	lsls	r2, r3, #5
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	4413      	add	r3, r2
 80053c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053c4:	461a      	mov	r2, r3
 80053c6:	2320      	movs	r3, #32
 80053c8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	4619      	mov	r1, r3
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f006 fe0d 	bl	800bff0 <HAL_PCD_DataOutStageCallback>
 80053d6:	e01d      	b.n	8005414 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d114      	bne.n	8005408 <PCD_EP_OutXfrComplete_int+0x1b0>
 80053de:	6879      	ldr	r1, [r7, #4]
 80053e0:	683a      	ldr	r2, [r7, #0]
 80053e2:	4613      	mov	r3, r2
 80053e4:	00db      	lsls	r3, r3, #3
 80053e6:	4413      	add	r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	440b      	add	r3, r1
 80053ec:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d108      	bne.n	8005408 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6818      	ldr	r0, [r3, #0]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005400:	461a      	mov	r2, r3
 8005402:	2100      	movs	r1, #0
 8005404:	f003 f8ec 	bl	80085e0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	b2db      	uxtb	r3, r3
 800540c:	4619      	mov	r1, r3
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f006 fdee 	bl	800bff0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3720      	adds	r7, #32
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	4f54300a 	.word	0x4f54300a
 8005424:	4f54310a 	.word	0x4f54310a

08005428 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b086      	sub	sp, #24
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	333c      	adds	r3, #60	@ 0x3c
 8005440:	3304      	adds	r3, #4
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	015a      	lsls	r2, r3, #5
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	4413      	add	r3, r2
 800544e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	4a15      	ldr	r2, [pc, #84]	@ (80054b0 <PCD_EP_OutSetupPacket_int+0x88>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d90e      	bls.n	800547c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005464:	2b00      	cmp	r3, #0
 8005466:	d009      	beq.n	800547c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	015a      	lsls	r2, r3, #5
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	4413      	add	r3, r2
 8005470:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005474:	461a      	mov	r2, r3
 8005476:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800547a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f006 fda5 	bl	800bfcc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	4a0a      	ldr	r2, [pc, #40]	@ (80054b0 <PCD_EP_OutSetupPacket_int+0x88>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d90c      	bls.n	80054a4 <PCD_EP_OutSetupPacket_int+0x7c>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	799b      	ldrb	r3, [r3, #6]
 800548e:	2b01      	cmp	r3, #1
 8005490:	d108      	bne.n	80054a4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6818      	ldr	r0, [r3, #0]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800549c:	461a      	mov	r2, r3
 800549e:	2101      	movs	r1, #1
 80054a0:	f003 f89e 	bl	80085e0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3718      	adds	r7, #24
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
 80054ae:	bf00      	nop
 80054b0:	4f54300a 	.word	0x4f54300a

080054b4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b085      	sub	sp, #20
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	460b      	mov	r3, r1
 80054be:	70fb      	strb	r3, [r7, #3]
 80054c0:	4613      	mov	r3, r2
 80054c2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ca:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80054cc:	78fb      	ldrb	r3, [r7, #3]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d107      	bne.n	80054e2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80054d2:	883b      	ldrh	r3, [r7, #0]
 80054d4:	0419      	lsls	r1, r3, #16
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68ba      	ldr	r2, [r7, #8]
 80054dc:	430a      	orrs	r2, r1
 80054de:	629a      	str	r2, [r3, #40]	@ 0x28
 80054e0:	e028      	b.n	8005534 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e8:	0c1b      	lsrs	r3, r3, #16
 80054ea:	68ba      	ldr	r2, [r7, #8]
 80054ec:	4413      	add	r3, r2
 80054ee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80054f0:	2300      	movs	r3, #0
 80054f2:	73fb      	strb	r3, [r7, #15]
 80054f4:	e00d      	b.n	8005512 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	7bfb      	ldrb	r3, [r7, #15]
 80054fc:	3340      	adds	r3, #64	@ 0x40
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	4413      	add	r3, r2
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	0c1b      	lsrs	r3, r3, #16
 8005506:	68ba      	ldr	r2, [r7, #8]
 8005508:	4413      	add	r3, r2
 800550a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800550c:	7bfb      	ldrb	r3, [r7, #15]
 800550e:	3301      	adds	r3, #1
 8005510:	73fb      	strb	r3, [r7, #15]
 8005512:	7bfa      	ldrb	r2, [r7, #15]
 8005514:	78fb      	ldrb	r3, [r7, #3]
 8005516:	3b01      	subs	r3, #1
 8005518:	429a      	cmp	r2, r3
 800551a:	d3ec      	bcc.n	80054f6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800551c:	883b      	ldrh	r3, [r7, #0]
 800551e:	0418      	lsls	r0, r3, #16
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6819      	ldr	r1, [r3, #0]
 8005524:	78fb      	ldrb	r3, [r7, #3]
 8005526:	3b01      	subs	r3, #1
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	4302      	orrs	r2, r0
 800552c:	3340      	adds	r3, #64	@ 0x40
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	440b      	add	r3, r1
 8005532:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3714      	adds	r7, #20
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr

08005542 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005542:	b480      	push	{r7}
 8005544:	b083      	sub	sp, #12
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
 800554a:	460b      	mov	r3, r1
 800554c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	887a      	ldrh	r2, [r7, #2]
 8005554:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005556:	2300      	movs	r3, #0
}
 8005558:	4618      	mov	r0, r3
 800555a:	370c      	adds	r7, #12
 800555c:	46bd      	mov	sp, r7
 800555e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005562:	4770      	bx	lr

08005564 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005564:	b480      	push	{r7}
 8005566:	b083      	sub	sp, #12
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	460b      	mov	r3, r1
 800556e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005570:	bf00      	nop
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b086      	sub	sp, #24
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d101      	bne.n	800558e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e267      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0301 	and.w	r3, r3, #1
 8005596:	2b00      	cmp	r3, #0
 8005598:	d075      	beq.n	8005686 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800559a:	4b88      	ldr	r3, [pc, #544]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	f003 030c 	and.w	r3, r3, #12
 80055a2:	2b04      	cmp	r3, #4
 80055a4:	d00c      	beq.n	80055c0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055a6:	4b85      	ldr	r3, [pc, #532]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80055ae:	2b08      	cmp	r3, #8
 80055b0:	d112      	bne.n	80055d8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055b2:	4b82      	ldr	r3, [pc, #520]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80055ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055be:	d10b      	bne.n	80055d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055c0:	4b7e      	ldr	r3, [pc, #504]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d05b      	beq.n	8005684 <HAL_RCC_OscConfig+0x108>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d157      	bne.n	8005684 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e242      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055e0:	d106      	bne.n	80055f0 <HAL_RCC_OscConfig+0x74>
 80055e2:	4b76      	ldr	r3, [pc, #472]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a75      	ldr	r2, [pc, #468]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 80055e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055ec:	6013      	str	r3, [r2, #0]
 80055ee:	e01d      	b.n	800562c <HAL_RCC_OscConfig+0xb0>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80055f8:	d10c      	bne.n	8005614 <HAL_RCC_OscConfig+0x98>
 80055fa:	4b70      	ldr	r3, [pc, #448]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a6f      	ldr	r2, [pc, #444]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 8005600:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005604:	6013      	str	r3, [r2, #0]
 8005606:	4b6d      	ldr	r3, [pc, #436]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a6c      	ldr	r2, [pc, #432]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 800560c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005610:	6013      	str	r3, [r2, #0]
 8005612:	e00b      	b.n	800562c <HAL_RCC_OscConfig+0xb0>
 8005614:	4b69      	ldr	r3, [pc, #420]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a68      	ldr	r2, [pc, #416]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 800561a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800561e:	6013      	str	r3, [r2, #0]
 8005620:	4b66      	ldr	r3, [pc, #408]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a65      	ldr	r2, [pc, #404]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 8005626:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800562a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d013      	beq.n	800565c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005634:	f7fd fe66 	bl	8003304 <HAL_GetTick>
 8005638:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800563a:	e008      	b.n	800564e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800563c:	f7fd fe62 	bl	8003304 <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	2b64      	cmp	r3, #100	@ 0x64
 8005648:	d901      	bls.n	800564e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e207      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800564e:	4b5b      	ldr	r3, [pc, #364]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005656:	2b00      	cmp	r3, #0
 8005658:	d0f0      	beq.n	800563c <HAL_RCC_OscConfig+0xc0>
 800565a:	e014      	b.n	8005686 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800565c:	f7fd fe52 	bl	8003304 <HAL_GetTick>
 8005660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005662:	e008      	b.n	8005676 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005664:	f7fd fe4e 	bl	8003304 <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	2b64      	cmp	r3, #100	@ 0x64
 8005670:	d901      	bls.n	8005676 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e1f3      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005676:	4b51      	ldr	r3, [pc, #324]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1f0      	bne.n	8005664 <HAL_RCC_OscConfig+0xe8>
 8005682:	e000      	b.n	8005686 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005684:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 0302 	and.w	r3, r3, #2
 800568e:	2b00      	cmp	r3, #0
 8005690:	d063      	beq.n	800575a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005692:	4b4a      	ldr	r3, [pc, #296]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	f003 030c 	and.w	r3, r3, #12
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00b      	beq.n	80056b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800569e:	4b47      	ldr	r3, [pc, #284]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80056a6:	2b08      	cmp	r3, #8
 80056a8:	d11c      	bne.n	80056e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056aa:	4b44      	ldr	r3, [pc, #272]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d116      	bne.n	80056e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056b6:	4b41      	ldr	r3, [pc, #260]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0302 	and.w	r3, r3, #2
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d005      	beq.n	80056ce <HAL_RCC_OscConfig+0x152>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d001      	beq.n	80056ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e1c7      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056ce:	4b3b      	ldr	r3, [pc, #236]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	00db      	lsls	r3, r3, #3
 80056dc:	4937      	ldr	r1, [pc, #220]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 80056de:	4313      	orrs	r3, r2
 80056e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056e2:	e03a      	b.n	800575a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	68db      	ldr	r3, [r3, #12]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d020      	beq.n	800572e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056ec:	4b34      	ldr	r3, [pc, #208]	@ (80057c0 <HAL_RCC_OscConfig+0x244>)
 80056ee:	2201      	movs	r2, #1
 80056f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056f2:	f7fd fe07 	bl	8003304 <HAL_GetTick>
 80056f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056f8:	e008      	b.n	800570c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056fa:	f7fd fe03 	bl	8003304 <HAL_GetTick>
 80056fe:	4602      	mov	r2, r0
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	2b02      	cmp	r3, #2
 8005706:	d901      	bls.n	800570c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005708:	2303      	movs	r3, #3
 800570a:	e1a8      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800570c:	4b2b      	ldr	r3, [pc, #172]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0302 	and.w	r3, r3, #2
 8005714:	2b00      	cmp	r3, #0
 8005716:	d0f0      	beq.n	80056fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005718:	4b28      	ldr	r3, [pc, #160]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	00db      	lsls	r3, r3, #3
 8005726:	4925      	ldr	r1, [pc, #148]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 8005728:	4313      	orrs	r3, r2
 800572a:	600b      	str	r3, [r1, #0]
 800572c:	e015      	b.n	800575a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800572e:	4b24      	ldr	r3, [pc, #144]	@ (80057c0 <HAL_RCC_OscConfig+0x244>)
 8005730:	2200      	movs	r2, #0
 8005732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005734:	f7fd fde6 	bl	8003304 <HAL_GetTick>
 8005738:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800573a:	e008      	b.n	800574e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800573c:	f7fd fde2 	bl	8003304 <HAL_GetTick>
 8005740:	4602      	mov	r2, r0
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	1ad3      	subs	r3, r2, r3
 8005746:	2b02      	cmp	r3, #2
 8005748:	d901      	bls.n	800574e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800574a:	2303      	movs	r3, #3
 800574c:	e187      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800574e:	4b1b      	ldr	r3, [pc, #108]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0302 	and.w	r3, r3, #2
 8005756:	2b00      	cmp	r3, #0
 8005758:	d1f0      	bne.n	800573c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 0308 	and.w	r3, r3, #8
 8005762:	2b00      	cmp	r3, #0
 8005764:	d036      	beq.n	80057d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d016      	beq.n	800579c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800576e:	4b15      	ldr	r3, [pc, #84]	@ (80057c4 <HAL_RCC_OscConfig+0x248>)
 8005770:	2201      	movs	r2, #1
 8005772:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005774:	f7fd fdc6 	bl	8003304 <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800577a:	e008      	b.n	800578e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800577c:	f7fd fdc2 	bl	8003304 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b02      	cmp	r3, #2
 8005788:	d901      	bls.n	800578e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e167      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800578e:	4b0b      	ldr	r3, [pc, #44]	@ (80057bc <HAL_RCC_OscConfig+0x240>)
 8005790:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005792:	f003 0302 	and.w	r3, r3, #2
 8005796:	2b00      	cmp	r3, #0
 8005798:	d0f0      	beq.n	800577c <HAL_RCC_OscConfig+0x200>
 800579a:	e01b      	b.n	80057d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800579c:	4b09      	ldr	r3, [pc, #36]	@ (80057c4 <HAL_RCC_OscConfig+0x248>)
 800579e:	2200      	movs	r2, #0
 80057a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057a2:	f7fd fdaf 	bl	8003304 <HAL_GetTick>
 80057a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057a8:	e00e      	b.n	80057c8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057aa:	f7fd fdab 	bl	8003304 <HAL_GetTick>
 80057ae:	4602      	mov	r2, r0
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	2b02      	cmp	r3, #2
 80057b6:	d907      	bls.n	80057c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80057b8:	2303      	movs	r3, #3
 80057ba:	e150      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
 80057bc:	40023800 	.word	0x40023800
 80057c0:	42470000 	.word	0x42470000
 80057c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057c8:	4b88      	ldr	r3, [pc, #544]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 80057ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057cc:	f003 0302 	and.w	r3, r3, #2
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d1ea      	bne.n	80057aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0304 	and.w	r3, r3, #4
 80057dc:	2b00      	cmp	r3, #0
 80057de:	f000 8097 	beq.w	8005910 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057e2:	2300      	movs	r3, #0
 80057e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057e6:	4b81      	ldr	r3, [pc, #516]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 80057e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d10f      	bne.n	8005812 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057f2:	2300      	movs	r3, #0
 80057f4:	60bb      	str	r3, [r7, #8]
 80057f6:	4b7d      	ldr	r3, [pc, #500]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 80057f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057fa:	4a7c      	ldr	r2, [pc, #496]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 80057fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005800:	6413      	str	r3, [r2, #64]	@ 0x40
 8005802:	4b7a      	ldr	r3, [pc, #488]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 8005804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005806:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800580a:	60bb      	str	r3, [r7, #8]
 800580c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800580e:	2301      	movs	r3, #1
 8005810:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005812:	4b77      	ldr	r3, [pc, #476]	@ (80059f0 <HAL_RCC_OscConfig+0x474>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800581a:	2b00      	cmp	r3, #0
 800581c:	d118      	bne.n	8005850 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800581e:	4b74      	ldr	r3, [pc, #464]	@ (80059f0 <HAL_RCC_OscConfig+0x474>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a73      	ldr	r2, [pc, #460]	@ (80059f0 <HAL_RCC_OscConfig+0x474>)
 8005824:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005828:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800582a:	f7fd fd6b 	bl	8003304 <HAL_GetTick>
 800582e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005830:	e008      	b.n	8005844 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005832:	f7fd fd67 	bl	8003304 <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	2b02      	cmp	r3, #2
 800583e:	d901      	bls.n	8005844 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e10c      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005844:	4b6a      	ldr	r3, [pc, #424]	@ (80059f0 <HAL_RCC_OscConfig+0x474>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800584c:	2b00      	cmp	r3, #0
 800584e:	d0f0      	beq.n	8005832 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	2b01      	cmp	r3, #1
 8005856:	d106      	bne.n	8005866 <HAL_RCC_OscConfig+0x2ea>
 8005858:	4b64      	ldr	r3, [pc, #400]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 800585a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800585c:	4a63      	ldr	r2, [pc, #396]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 800585e:	f043 0301 	orr.w	r3, r3, #1
 8005862:	6713      	str	r3, [r2, #112]	@ 0x70
 8005864:	e01c      	b.n	80058a0 <HAL_RCC_OscConfig+0x324>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	2b05      	cmp	r3, #5
 800586c:	d10c      	bne.n	8005888 <HAL_RCC_OscConfig+0x30c>
 800586e:	4b5f      	ldr	r3, [pc, #380]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 8005870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005872:	4a5e      	ldr	r2, [pc, #376]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 8005874:	f043 0304 	orr.w	r3, r3, #4
 8005878:	6713      	str	r3, [r2, #112]	@ 0x70
 800587a:	4b5c      	ldr	r3, [pc, #368]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 800587c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800587e:	4a5b      	ldr	r2, [pc, #364]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 8005880:	f043 0301 	orr.w	r3, r3, #1
 8005884:	6713      	str	r3, [r2, #112]	@ 0x70
 8005886:	e00b      	b.n	80058a0 <HAL_RCC_OscConfig+0x324>
 8005888:	4b58      	ldr	r3, [pc, #352]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 800588a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800588c:	4a57      	ldr	r2, [pc, #348]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 800588e:	f023 0301 	bic.w	r3, r3, #1
 8005892:	6713      	str	r3, [r2, #112]	@ 0x70
 8005894:	4b55      	ldr	r3, [pc, #340]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 8005896:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005898:	4a54      	ldr	r2, [pc, #336]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 800589a:	f023 0304 	bic.w	r3, r3, #4
 800589e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d015      	beq.n	80058d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058a8:	f7fd fd2c 	bl	8003304 <HAL_GetTick>
 80058ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058ae:	e00a      	b.n	80058c6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058b0:	f7fd fd28 	bl	8003304 <HAL_GetTick>
 80058b4:	4602      	mov	r2, r0
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058be:	4293      	cmp	r3, r2
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e0cb      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058c6:	4b49      	ldr	r3, [pc, #292]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 80058c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058ca:	f003 0302 	and.w	r3, r3, #2
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d0ee      	beq.n	80058b0 <HAL_RCC_OscConfig+0x334>
 80058d2:	e014      	b.n	80058fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058d4:	f7fd fd16 	bl	8003304 <HAL_GetTick>
 80058d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058da:	e00a      	b.n	80058f2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058dc:	f7fd fd12 	bl	8003304 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d901      	bls.n	80058f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e0b5      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058f2:	4b3e      	ldr	r3, [pc, #248]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 80058f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058f6:	f003 0302 	and.w	r3, r3, #2
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1ee      	bne.n	80058dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80058fe:	7dfb      	ldrb	r3, [r7, #23]
 8005900:	2b01      	cmp	r3, #1
 8005902:	d105      	bne.n	8005910 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005904:	4b39      	ldr	r3, [pc, #228]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 8005906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005908:	4a38      	ldr	r2, [pc, #224]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 800590a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800590e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	699b      	ldr	r3, [r3, #24]
 8005914:	2b00      	cmp	r3, #0
 8005916:	f000 80a1 	beq.w	8005a5c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800591a:	4b34      	ldr	r3, [pc, #208]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f003 030c 	and.w	r3, r3, #12
 8005922:	2b08      	cmp	r3, #8
 8005924:	d05c      	beq.n	80059e0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	699b      	ldr	r3, [r3, #24]
 800592a:	2b02      	cmp	r3, #2
 800592c:	d141      	bne.n	80059b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800592e:	4b31      	ldr	r3, [pc, #196]	@ (80059f4 <HAL_RCC_OscConfig+0x478>)
 8005930:	2200      	movs	r2, #0
 8005932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005934:	f7fd fce6 	bl	8003304 <HAL_GetTick>
 8005938:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800593a:	e008      	b.n	800594e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800593c:	f7fd fce2 	bl	8003304 <HAL_GetTick>
 8005940:	4602      	mov	r2, r0
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	1ad3      	subs	r3, r2, r3
 8005946:	2b02      	cmp	r3, #2
 8005948:	d901      	bls.n	800594e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800594a:	2303      	movs	r3, #3
 800594c:	e087      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800594e:	4b27      	ldr	r3, [pc, #156]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005956:	2b00      	cmp	r3, #0
 8005958:	d1f0      	bne.n	800593c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	69da      	ldr	r2, [r3, #28]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a1b      	ldr	r3, [r3, #32]
 8005962:	431a      	orrs	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005968:	019b      	lsls	r3, r3, #6
 800596a:	431a      	orrs	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005970:	085b      	lsrs	r3, r3, #1
 8005972:	3b01      	subs	r3, #1
 8005974:	041b      	lsls	r3, r3, #16
 8005976:	431a      	orrs	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800597c:	061b      	lsls	r3, r3, #24
 800597e:	491b      	ldr	r1, [pc, #108]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 8005980:	4313      	orrs	r3, r2
 8005982:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005984:	4b1b      	ldr	r3, [pc, #108]	@ (80059f4 <HAL_RCC_OscConfig+0x478>)
 8005986:	2201      	movs	r2, #1
 8005988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800598a:	f7fd fcbb 	bl	8003304 <HAL_GetTick>
 800598e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005990:	e008      	b.n	80059a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005992:	f7fd fcb7 	bl	8003304 <HAL_GetTick>
 8005996:	4602      	mov	r2, r0
 8005998:	693b      	ldr	r3, [r7, #16]
 800599a:	1ad3      	subs	r3, r2, r3
 800599c:	2b02      	cmp	r3, #2
 800599e:	d901      	bls.n	80059a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e05c      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059a4:	4b11      	ldr	r3, [pc, #68]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d0f0      	beq.n	8005992 <HAL_RCC_OscConfig+0x416>
 80059b0:	e054      	b.n	8005a5c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059b2:	4b10      	ldr	r3, [pc, #64]	@ (80059f4 <HAL_RCC_OscConfig+0x478>)
 80059b4:	2200      	movs	r2, #0
 80059b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059b8:	f7fd fca4 	bl	8003304 <HAL_GetTick>
 80059bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059be:	e008      	b.n	80059d2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059c0:	f7fd fca0 	bl	8003304 <HAL_GetTick>
 80059c4:	4602      	mov	r2, r0
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	1ad3      	subs	r3, r2, r3
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	d901      	bls.n	80059d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	e045      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059d2:	4b06      	ldr	r3, [pc, #24]	@ (80059ec <HAL_RCC_OscConfig+0x470>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d1f0      	bne.n	80059c0 <HAL_RCC_OscConfig+0x444>
 80059de:	e03d      	b.n	8005a5c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	699b      	ldr	r3, [r3, #24]
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d107      	bne.n	80059f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e038      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
 80059ec:	40023800 	.word	0x40023800
 80059f0:	40007000 	.word	0x40007000
 80059f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80059f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005a68 <HAL_RCC_OscConfig+0x4ec>)
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	699b      	ldr	r3, [r3, #24]
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d028      	beq.n	8005a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d121      	bne.n	8005a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	d11a      	bne.n	8005a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005a28:	4013      	ands	r3, r2
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005a2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d111      	bne.n	8005a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a3e:	085b      	lsrs	r3, r3, #1
 8005a40:	3b01      	subs	r3, #1
 8005a42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d107      	bne.n	8005a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d001      	beq.n	8005a5c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e000      	b.n	8005a5e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3718      	adds	r7, #24
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	40023800 	.word	0x40023800

08005a6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d101      	bne.n	8005a80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e0cc      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a80:	4b68      	ldr	r3, [pc, #416]	@ (8005c24 <HAL_RCC_ClockConfig+0x1b8>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0307 	and.w	r3, r3, #7
 8005a88:	683a      	ldr	r2, [r7, #0]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d90c      	bls.n	8005aa8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a8e:	4b65      	ldr	r3, [pc, #404]	@ (8005c24 <HAL_RCC_ClockConfig+0x1b8>)
 8005a90:	683a      	ldr	r2, [r7, #0]
 8005a92:	b2d2      	uxtb	r2, r2
 8005a94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a96:	4b63      	ldr	r3, [pc, #396]	@ (8005c24 <HAL_RCC_ClockConfig+0x1b8>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0307 	and.w	r3, r3, #7
 8005a9e:	683a      	ldr	r2, [r7, #0]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d001      	beq.n	8005aa8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e0b8      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f003 0302 	and.w	r3, r3, #2
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d020      	beq.n	8005af6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 0304 	and.w	r3, r3, #4
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d005      	beq.n	8005acc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ac0:	4b59      	ldr	r3, [pc, #356]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	4a58      	ldr	r2, [pc, #352]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005aca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0308 	and.w	r3, r3, #8
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d005      	beq.n	8005ae4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ad8:	4b53      	ldr	r3, [pc, #332]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	4a52      	ldr	r2, [pc, #328]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ade:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005ae2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ae4:	4b50      	ldr	r3, [pc, #320]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	494d      	ldr	r1, [pc, #308]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005af2:	4313      	orrs	r3, r2
 8005af4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0301 	and.w	r3, r3, #1
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d044      	beq.n	8005b8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d107      	bne.n	8005b1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b0a:	4b47      	ldr	r3, [pc, #284]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d119      	bne.n	8005b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e07f      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d003      	beq.n	8005b2a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b26:	2b03      	cmp	r3, #3
 8005b28:	d107      	bne.n	8005b3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b2a:	4b3f      	ldr	r3, [pc, #252]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d109      	bne.n	8005b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e06f      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b3a:	4b3b      	ldr	r3, [pc, #236]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0302 	and.w	r3, r3, #2
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d101      	bne.n	8005b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	e067      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b4a:	4b37      	ldr	r3, [pc, #220]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	f023 0203 	bic.w	r2, r3, #3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	4934      	ldr	r1, [pc, #208]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b5c:	f7fd fbd2 	bl	8003304 <HAL_GetTick>
 8005b60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b62:	e00a      	b.n	8005b7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b64:	f7fd fbce 	bl	8003304 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d901      	bls.n	8005b7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e04f      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b7a:	4b2b      	ldr	r3, [pc, #172]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f003 020c 	and.w	r2, r3, #12
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	009b      	lsls	r3, r3, #2
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d1eb      	bne.n	8005b64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b8c:	4b25      	ldr	r3, [pc, #148]	@ (8005c24 <HAL_RCC_ClockConfig+0x1b8>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0307 	and.w	r3, r3, #7
 8005b94:	683a      	ldr	r2, [r7, #0]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d20c      	bcs.n	8005bb4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b9a:	4b22      	ldr	r3, [pc, #136]	@ (8005c24 <HAL_RCC_ClockConfig+0x1b8>)
 8005b9c:	683a      	ldr	r2, [r7, #0]
 8005b9e:	b2d2      	uxtb	r2, r2
 8005ba0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ba2:	4b20      	ldr	r3, [pc, #128]	@ (8005c24 <HAL_RCC_ClockConfig+0x1b8>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0307 	and.w	r3, r3, #7
 8005baa:	683a      	ldr	r2, [r7, #0]
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d001      	beq.n	8005bb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e032      	b.n	8005c1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0304 	and.w	r3, r3, #4
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d008      	beq.n	8005bd2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005bc0:	4b19      	ldr	r3, [pc, #100]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	4916      	ldr	r1, [pc, #88]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f003 0308 	and.w	r3, r3, #8
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d009      	beq.n	8005bf2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bde:	4b12      	ldr	r3, [pc, #72]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	00db      	lsls	r3, r3, #3
 8005bec:	490e      	ldr	r1, [pc, #56]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005bf2:	f000 f821 	bl	8005c38 <HAL_RCC_GetSysClockFreq>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8005c28 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	091b      	lsrs	r3, r3, #4
 8005bfe:	f003 030f 	and.w	r3, r3, #15
 8005c02:	490a      	ldr	r1, [pc, #40]	@ (8005c2c <HAL_RCC_ClockConfig+0x1c0>)
 8005c04:	5ccb      	ldrb	r3, [r1, r3]
 8005c06:	fa22 f303 	lsr.w	r3, r2, r3
 8005c0a:	4a09      	ldr	r2, [pc, #36]	@ (8005c30 <HAL_RCC_ClockConfig+0x1c4>)
 8005c0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005c0e:	4b09      	ldr	r3, [pc, #36]	@ (8005c34 <HAL_RCC_ClockConfig+0x1c8>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4618      	mov	r0, r3
 8005c14:	f7fd fb32 	bl	800327c <HAL_InitTick>

  return HAL_OK;
 8005c18:	2300      	movs	r3, #0
}
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	3710      	adds	r7, #16
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	40023c00 	.word	0x40023c00
 8005c28:	40023800 	.word	0x40023800
 8005c2c:	08010e38 	.word	0x08010e38
 8005c30:	20000000 	.word	0x20000000
 8005c34:	20000004 	.word	0x20000004

08005c38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c3c:	b090      	sub	sp, #64	@ 0x40
 8005c3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005c40:	2300      	movs	r3, #0
 8005c42:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005c44:	2300      	movs	r3, #0
 8005c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c50:	4b59      	ldr	r3, [pc, #356]	@ (8005db8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f003 030c 	and.w	r3, r3, #12
 8005c58:	2b08      	cmp	r3, #8
 8005c5a:	d00d      	beq.n	8005c78 <HAL_RCC_GetSysClockFreq+0x40>
 8005c5c:	2b08      	cmp	r3, #8
 8005c5e:	f200 80a1 	bhi.w	8005da4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d002      	beq.n	8005c6c <HAL_RCC_GetSysClockFreq+0x34>
 8005c66:	2b04      	cmp	r3, #4
 8005c68:	d003      	beq.n	8005c72 <HAL_RCC_GetSysClockFreq+0x3a>
 8005c6a:	e09b      	b.n	8005da4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c6c:	4b53      	ldr	r3, [pc, #332]	@ (8005dbc <HAL_RCC_GetSysClockFreq+0x184>)
 8005c6e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c70:	e09b      	b.n	8005daa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c72:	4b53      	ldr	r3, [pc, #332]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005c74:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c76:	e098      	b.n	8005daa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c78:	4b4f      	ldr	r3, [pc, #316]	@ (8005db8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005c80:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c82:	4b4d      	ldr	r3, [pc, #308]	@ (8005db8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d028      	beq.n	8005ce0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c8e:	4b4a      	ldr	r3, [pc, #296]	@ (8005db8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	099b      	lsrs	r3, r3, #6
 8005c94:	2200      	movs	r2, #0
 8005c96:	623b      	str	r3, [r7, #32]
 8005c98:	627a      	str	r2, [r7, #36]	@ 0x24
 8005c9a:	6a3b      	ldr	r3, [r7, #32]
 8005c9c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005ca0:	2100      	movs	r1, #0
 8005ca2:	4b47      	ldr	r3, [pc, #284]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ca4:	fb03 f201 	mul.w	r2, r3, r1
 8005ca8:	2300      	movs	r3, #0
 8005caa:	fb00 f303 	mul.w	r3, r0, r3
 8005cae:	4413      	add	r3, r2
 8005cb0:	4a43      	ldr	r2, [pc, #268]	@ (8005dc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005cb2:	fba0 1202 	umull	r1, r2, r0, r2
 8005cb6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005cb8:	460a      	mov	r2, r1
 8005cba:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005cbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cbe:	4413      	add	r3, r2
 8005cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	61bb      	str	r3, [r7, #24]
 8005cc8:	61fa      	str	r2, [r7, #28]
 8005cca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005cce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005cd2:	f7fa ffe1 	bl	8000c98 <__aeabi_uldivmod>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	460b      	mov	r3, r1
 8005cda:	4613      	mov	r3, r2
 8005cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005cde:	e053      	b.n	8005d88 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ce0:	4b35      	ldr	r3, [pc, #212]	@ (8005db8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	099b      	lsrs	r3, r3, #6
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	613b      	str	r3, [r7, #16]
 8005cea:	617a      	str	r2, [r7, #20]
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005cf2:	f04f 0b00 	mov.w	fp, #0
 8005cf6:	4652      	mov	r2, sl
 8005cf8:	465b      	mov	r3, fp
 8005cfa:	f04f 0000 	mov.w	r0, #0
 8005cfe:	f04f 0100 	mov.w	r1, #0
 8005d02:	0159      	lsls	r1, r3, #5
 8005d04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d08:	0150      	lsls	r0, r2, #5
 8005d0a:	4602      	mov	r2, r0
 8005d0c:	460b      	mov	r3, r1
 8005d0e:	ebb2 080a 	subs.w	r8, r2, sl
 8005d12:	eb63 090b 	sbc.w	r9, r3, fp
 8005d16:	f04f 0200 	mov.w	r2, #0
 8005d1a:	f04f 0300 	mov.w	r3, #0
 8005d1e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005d22:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005d26:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005d2a:	ebb2 0408 	subs.w	r4, r2, r8
 8005d2e:	eb63 0509 	sbc.w	r5, r3, r9
 8005d32:	f04f 0200 	mov.w	r2, #0
 8005d36:	f04f 0300 	mov.w	r3, #0
 8005d3a:	00eb      	lsls	r3, r5, #3
 8005d3c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d40:	00e2      	lsls	r2, r4, #3
 8005d42:	4614      	mov	r4, r2
 8005d44:	461d      	mov	r5, r3
 8005d46:	eb14 030a 	adds.w	r3, r4, sl
 8005d4a:	603b      	str	r3, [r7, #0]
 8005d4c:	eb45 030b 	adc.w	r3, r5, fp
 8005d50:	607b      	str	r3, [r7, #4]
 8005d52:	f04f 0200 	mov.w	r2, #0
 8005d56:	f04f 0300 	mov.w	r3, #0
 8005d5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005d5e:	4629      	mov	r1, r5
 8005d60:	028b      	lsls	r3, r1, #10
 8005d62:	4621      	mov	r1, r4
 8005d64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d68:	4621      	mov	r1, r4
 8005d6a:	028a      	lsls	r2, r1, #10
 8005d6c:	4610      	mov	r0, r2
 8005d6e:	4619      	mov	r1, r3
 8005d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d72:	2200      	movs	r2, #0
 8005d74:	60bb      	str	r3, [r7, #8]
 8005d76:	60fa      	str	r2, [r7, #12]
 8005d78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d7c:	f7fa ff8c 	bl	8000c98 <__aeabi_uldivmod>
 8005d80:	4602      	mov	r2, r0
 8005d82:	460b      	mov	r3, r1
 8005d84:	4613      	mov	r3, r2
 8005d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005d88:	4b0b      	ldr	r3, [pc, #44]	@ (8005db8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	0c1b      	lsrs	r3, r3, #16
 8005d8e:	f003 0303 	and.w	r3, r3, #3
 8005d92:	3301      	adds	r3, #1
 8005d94:	005b      	lsls	r3, r3, #1
 8005d96:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005d98:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005da0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005da2:	e002      	b.n	8005daa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005da4:	4b05      	ldr	r3, [pc, #20]	@ (8005dbc <HAL_RCC_GetSysClockFreq+0x184>)
 8005da6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005da8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005daa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3740      	adds	r7, #64	@ 0x40
 8005db0:	46bd      	mov	sp, r7
 8005db2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005db6:	bf00      	nop
 8005db8:	40023800 	.word	0x40023800
 8005dbc:	00f42400 	.word	0x00f42400
 8005dc0:	017d7840 	.word	0x017d7840

08005dc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005dc8:	4b03      	ldr	r3, [pc, #12]	@ (8005dd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005dca:	681b      	ldr	r3, [r3, #0]
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	20000000 	.word	0x20000000

08005ddc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e041      	b.n	8005e72 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d106      	bne.n	8005e08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f7fd f80a 	bl	8002e1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2202      	movs	r2, #2
 8005e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	3304      	adds	r3, #4
 8005e18:	4619      	mov	r1, r3
 8005e1a:	4610      	mov	r0, r2
 8005e1c:	f000 fdd4 	bl	80069c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3708      	adds	r7, #8
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
	...

08005e7c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b085      	sub	sp, #20
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d001      	beq.n	8005e94 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	e03c      	b.n	8005f0e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2202      	movs	r2, #2
 8005e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a1e      	ldr	r2, [pc, #120]	@ (8005f1c <HAL_TIM_Base_Start+0xa0>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d018      	beq.n	8005ed8 <HAL_TIM_Base_Start+0x5c>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eae:	d013      	beq.n	8005ed8 <HAL_TIM_Base_Start+0x5c>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a1a      	ldr	r2, [pc, #104]	@ (8005f20 <HAL_TIM_Base_Start+0xa4>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d00e      	beq.n	8005ed8 <HAL_TIM_Base_Start+0x5c>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a19      	ldr	r2, [pc, #100]	@ (8005f24 <HAL_TIM_Base_Start+0xa8>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d009      	beq.n	8005ed8 <HAL_TIM_Base_Start+0x5c>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a17      	ldr	r2, [pc, #92]	@ (8005f28 <HAL_TIM_Base_Start+0xac>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d004      	beq.n	8005ed8 <HAL_TIM_Base_Start+0x5c>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a16      	ldr	r2, [pc, #88]	@ (8005f2c <HAL_TIM_Base_Start+0xb0>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d111      	bne.n	8005efc <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	f003 0307 	and.w	r3, r3, #7
 8005ee2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2b06      	cmp	r3, #6
 8005ee8:	d010      	beq.n	8005f0c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f042 0201 	orr.w	r2, r2, #1
 8005ef8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005efa:	e007      	b.n	8005f0c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f042 0201 	orr.w	r2, r2, #1
 8005f0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3714      	adds	r7, #20
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	40010000 	.word	0x40010000
 8005f20:	40000400 	.word	0x40000400
 8005f24:	40000800 	.word	0x40000800
 8005f28:	40000c00 	.word	0x40000c00
 8005f2c:	40014000 	.word	0x40014000

08005f30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b085      	sub	sp, #20
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	2b01      	cmp	r3, #1
 8005f42:	d001      	beq.n	8005f48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	e044      	b.n	8005fd2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2202      	movs	r2, #2
 8005f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68da      	ldr	r2, [r3, #12]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f042 0201 	orr.w	r2, r2, #1
 8005f5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a1e      	ldr	r2, [pc, #120]	@ (8005fe0 <HAL_TIM_Base_Start_IT+0xb0>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d018      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x6c>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f72:	d013      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x6c>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a1a      	ldr	r2, [pc, #104]	@ (8005fe4 <HAL_TIM_Base_Start_IT+0xb4>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d00e      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x6c>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a19      	ldr	r2, [pc, #100]	@ (8005fe8 <HAL_TIM_Base_Start_IT+0xb8>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d009      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x6c>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a17      	ldr	r2, [pc, #92]	@ (8005fec <HAL_TIM_Base_Start_IT+0xbc>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d004      	beq.n	8005f9c <HAL_TIM_Base_Start_IT+0x6c>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a16      	ldr	r2, [pc, #88]	@ (8005ff0 <HAL_TIM_Base_Start_IT+0xc0>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d111      	bne.n	8005fc0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	f003 0307 	and.w	r3, r3, #7
 8005fa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2b06      	cmp	r3, #6
 8005fac:	d010      	beq.n	8005fd0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f042 0201 	orr.w	r2, r2, #1
 8005fbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fbe:	e007      	b.n	8005fd0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f042 0201 	orr.w	r2, r2, #1
 8005fce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3714      	adds	r7, #20
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr
 8005fde:	bf00      	nop
 8005fe0:	40010000 	.word	0x40010000
 8005fe4:	40000400 	.word	0x40000400
 8005fe8:	40000800 	.word	0x40000800
 8005fec:	40000c00 	.word	0x40000c00
 8005ff0:	40014000 	.word	0x40014000

08005ff4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d101      	bne.n	8006006 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e041      	b.n	800608a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b00      	cmp	r3, #0
 8006010:	d106      	bne.n	8006020 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 f839 	bl	8006092 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2202      	movs	r2, #2
 8006024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	3304      	adds	r3, #4
 8006030:	4619      	mov	r1, r3
 8006032:	4610      	mov	r0, r2
 8006034:	f000 fcc8 	bl	80069c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006088:	2300      	movs	r3, #0
}
 800608a:	4618      	mov	r0, r3
 800608c:	3708      	adds	r7, #8
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}

08006092 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006092:	b480      	push	{r7}
 8006094:	b083      	sub	sp, #12
 8006096:	af00      	add	r7, sp, #0
 8006098:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800609a:	bf00      	nop
 800609c:	370c      	adds	r7, #12
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
	...

080060a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b084      	sub	sp, #16
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d109      	bne.n	80060cc <HAL_TIM_PWM_Start+0x24>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	bf14      	ite	ne
 80060c4:	2301      	movne	r3, #1
 80060c6:	2300      	moveq	r3, #0
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	e022      	b.n	8006112 <HAL_TIM_PWM_Start+0x6a>
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	2b04      	cmp	r3, #4
 80060d0:	d109      	bne.n	80060e6 <HAL_TIM_PWM_Start+0x3e>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b01      	cmp	r3, #1
 80060dc:	bf14      	ite	ne
 80060de:	2301      	movne	r3, #1
 80060e0:	2300      	moveq	r3, #0
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	e015      	b.n	8006112 <HAL_TIM_PWM_Start+0x6a>
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	2b08      	cmp	r3, #8
 80060ea:	d109      	bne.n	8006100 <HAL_TIM_PWM_Start+0x58>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80060f2:	b2db      	uxtb	r3, r3
 80060f4:	2b01      	cmp	r3, #1
 80060f6:	bf14      	ite	ne
 80060f8:	2301      	movne	r3, #1
 80060fa:	2300      	moveq	r3, #0
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	e008      	b.n	8006112 <HAL_TIM_PWM_Start+0x6a>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006106:	b2db      	uxtb	r3, r3
 8006108:	2b01      	cmp	r3, #1
 800610a:	bf14      	ite	ne
 800610c:	2301      	movne	r3, #1
 800610e:	2300      	moveq	r3, #0
 8006110:	b2db      	uxtb	r3, r3
 8006112:	2b00      	cmp	r3, #0
 8006114:	d001      	beq.n	800611a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e068      	b.n	80061ec <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d104      	bne.n	800612a <HAL_TIM_PWM_Start+0x82>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2202      	movs	r2, #2
 8006124:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006128:	e013      	b.n	8006152 <HAL_TIM_PWM_Start+0xaa>
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	2b04      	cmp	r3, #4
 800612e:	d104      	bne.n	800613a <HAL_TIM_PWM_Start+0x92>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2202      	movs	r2, #2
 8006134:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006138:	e00b      	b.n	8006152 <HAL_TIM_PWM_Start+0xaa>
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	2b08      	cmp	r3, #8
 800613e:	d104      	bne.n	800614a <HAL_TIM_PWM_Start+0xa2>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2202      	movs	r2, #2
 8006144:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006148:	e003      	b.n	8006152 <HAL_TIM_PWM_Start+0xaa>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2202      	movs	r2, #2
 800614e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2201      	movs	r2, #1
 8006158:	6839      	ldr	r1, [r7, #0]
 800615a:	4618      	mov	r0, r3
 800615c:	f000 fee0 	bl	8006f20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a23      	ldr	r2, [pc, #140]	@ (80061f4 <HAL_TIM_PWM_Start+0x14c>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d107      	bne.n	800617a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006178:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a1d      	ldr	r2, [pc, #116]	@ (80061f4 <HAL_TIM_PWM_Start+0x14c>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d018      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x10e>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800618c:	d013      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x10e>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a19      	ldr	r2, [pc, #100]	@ (80061f8 <HAL_TIM_PWM_Start+0x150>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d00e      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x10e>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a17      	ldr	r2, [pc, #92]	@ (80061fc <HAL_TIM_PWM_Start+0x154>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d009      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x10e>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a16      	ldr	r2, [pc, #88]	@ (8006200 <HAL_TIM_PWM_Start+0x158>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d004      	beq.n	80061b6 <HAL_TIM_PWM_Start+0x10e>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a14      	ldr	r2, [pc, #80]	@ (8006204 <HAL_TIM_PWM_Start+0x15c>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d111      	bne.n	80061da <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f003 0307 	and.w	r3, r3, #7
 80061c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2b06      	cmp	r3, #6
 80061c6:	d010      	beq.n	80061ea <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f042 0201 	orr.w	r2, r2, #1
 80061d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061d8:	e007      	b.n	80061ea <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f042 0201 	orr.w	r2, r2, #1
 80061e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3710      	adds	r7, #16
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	40010000 	.word	0x40010000
 80061f8:	40000400 	.word	0x40000400
 80061fc:	40000800 	.word	0x40000800
 8006200:	40000c00 	.word	0x40000c00
 8006204:	40014000 	.word	0x40014000

08006208 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b086      	sub	sp, #24
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
 8006210:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d101      	bne.n	800621c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e097      	b.n	800634c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006222:	b2db      	uxtb	r3, r3
 8006224:	2b00      	cmp	r3, #0
 8006226:	d106      	bne.n	8006236 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f7fc fd75 	bl	8002d20 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2202      	movs	r2, #2
 800623a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	6812      	ldr	r2, [r2, #0]
 8006248:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800624c:	f023 0307 	bic.w	r3, r3, #7
 8006250:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	3304      	adds	r3, #4
 800625a:	4619      	mov	r1, r3
 800625c:	4610      	mov	r0, r2
 800625e:	f000 fbb3 	bl	80069c8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	699b      	ldr	r3, [r3, #24]
 8006270:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	6a1b      	ldr	r3, [r3, #32]
 8006278:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	697a      	ldr	r2, [r7, #20]
 8006280:	4313      	orrs	r3, r2
 8006282:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800628a:	f023 0303 	bic.w	r3, r3, #3
 800628e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	689a      	ldr	r2, [r3, #8]
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	699b      	ldr	r3, [r3, #24]
 8006298:	021b      	lsls	r3, r3, #8
 800629a:	4313      	orrs	r3, r2
 800629c:	693a      	ldr	r2, [r7, #16]
 800629e:	4313      	orrs	r3, r2
 80062a0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80062a8:	f023 030c 	bic.w	r3, r3, #12
 80062ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80062b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	68da      	ldr	r2, [r3, #12]
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	69db      	ldr	r3, [r3, #28]
 80062c2:	021b      	lsls	r3, r3, #8
 80062c4:	4313      	orrs	r3, r2
 80062c6:	693a      	ldr	r2, [r7, #16]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	691b      	ldr	r3, [r3, #16]
 80062d0:	011a      	lsls	r2, r3, #4
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	6a1b      	ldr	r3, [r3, #32]
 80062d6:	031b      	lsls	r3, r3, #12
 80062d8:	4313      	orrs	r3, r2
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	4313      	orrs	r3, r2
 80062de:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80062e6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80062ee:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	685a      	ldr	r2, [r3, #4]
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	695b      	ldr	r3, [r3, #20]
 80062f8:	011b      	lsls	r3, r3, #4
 80062fa:	4313      	orrs	r3, r2
 80062fc:	68fa      	ldr	r2, [r7, #12]
 80062fe:	4313      	orrs	r3, r2
 8006300:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	693a      	ldr	r2, [r7, #16]
 8006310:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68fa      	ldr	r2, [r7, #12]
 8006318:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2201      	movs	r2, #1
 800631e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2201      	movs	r2, #1
 8006326:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2201      	movs	r2, #1
 800632e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2201      	movs	r2, #1
 8006336:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2201      	movs	r2, #1
 800633e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2201      	movs	r2, #1
 8006346:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800634a:	2300      	movs	r3, #0
}
 800634c:	4618      	mov	r0, r3
 800634e:	3718      	adds	r7, #24
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}

08006354 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b084      	sub	sp, #16
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006364:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800636c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006374:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800637c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d110      	bne.n	80063a6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006384:	7bfb      	ldrb	r3, [r7, #15]
 8006386:	2b01      	cmp	r3, #1
 8006388:	d102      	bne.n	8006390 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800638a:	7b7b      	ldrb	r3, [r7, #13]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d001      	beq.n	8006394 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e069      	b.n	8006468 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2202      	movs	r2, #2
 8006398:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2202      	movs	r2, #2
 80063a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063a4:	e031      	b.n	800640a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	2b04      	cmp	r3, #4
 80063aa:	d110      	bne.n	80063ce <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80063ac:	7bbb      	ldrb	r3, [r7, #14]
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d102      	bne.n	80063b8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80063b2:	7b3b      	ldrb	r3, [r7, #12]
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d001      	beq.n	80063bc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	e055      	b.n	8006468 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2202      	movs	r2, #2
 80063c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2202      	movs	r2, #2
 80063c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80063cc:	e01d      	b.n	800640a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80063ce:	7bfb      	ldrb	r3, [r7, #15]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d108      	bne.n	80063e6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80063d4:	7bbb      	ldrb	r3, [r7, #14]
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d105      	bne.n	80063e6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80063da:	7b7b      	ldrb	r3, [r7, #13]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d102      	bne.n	80063e6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80063e0:	7b3b      	ldrb	r3, [r7, #12]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d001      	beq.n	80063ea <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e03e      	b.n	8006468 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2202      	movs	r2, #2
 80063ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2202      	movs	r2, #2
 80063f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2202      	movs	r2, #2
 80063fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2202      	movs	r2, #2
 8006406:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d003      	beq.n	8006418 <HAL_TIM_Encoder_Start+0xc4>
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	2b04      	cmp	r3, #4
 8006414:	d008      	beq.n	8006428 <HAL_TIM_Encoder_Start+0xd4>
 8006416:	e00f      	b.n	8006438 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	2201      	movs	r2, #1
 800641e:	2100      	movs	r1, #0
 8006420:	4618      	mov	r0, r3
 8006422:	f000 fd7d 	bl	8006f20 <TIM_CCxChannelCmd>
      break;
 8006426:	e016      	b.n	8006456 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	2201      	movs	r2, #1
 800642e:	2104      	movs	r1, #4
 8006430:	4618      	mov	r0, r3
 8006432:	f000 fd75 	bl	8006f20 <TIM_CCxChannelCmd>
      break;
 8006436:	e00e      	b.n	8006456 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2201      	movs	r2, #1
 800643e:	2100      	movs	r1, #0
 8006440:	4618      	mov	r0, r3
 8006442:	f000 fd6d 	bl	8006f20 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2201      	movs	r2, #1
 800644c:	2104      	movs	r1, #4
 800644e:	4618      	mov	r0, r3
 8006450:	f000 fd66 	bl	8006f20 <TIM_CCxChannelCmd>
      break;
 8006454:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f042 0201 	orr.w	r2, r2, #1
 8006464:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006466:	2300      	movs	r3, #0
}
 8006468:	4618      	mov	r0, r3
 800646a:	3710      	adds	r7, #16
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}

08006470 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b084      	sub	sp, #16
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	691b      	ldr	r3, [r3, #16]
 8006486:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	f003 0302 	and.w	r3, r3, #2
 800648e:	2b00      	cmp	r3, #0
 8006490:	d020      	beq.n	80064d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f003 0302 	and.w	r3, r3, #2
 8006498:	2b00      	cmp	r3, #0
 800649a:	d01b      	beq.n	80064d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f06f 0202 	mvn.w	r2, #2
 80064a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2201      	movs	r2, #1
 80064aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	f003 0303 	and.w	r3, r3, #3
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d003      	beq.n	80064c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 fa65 	bl	800698a <HAL_TIM_IC_CaptureCallback>
 80064c0:	e005      	b.n	80064ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 fa57 	bl	8006976 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f000 fa68 	bl	800699e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	f003 0304 	and.w	r3, r3, #4
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d020      	beq.n	8006520 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f003 0304 	and.w	r3, r3, #4
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d01b      	beq.n	8006520 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f06f 0204 	mvn.w	r2, #4
 80064f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2202      	movs	r2, #2
 80064f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006502:	2b00      	cmp	r3, #0
 8006504:	d003      	beq.n	800650e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 fa3f 	bl	800698a <HAL_TIM_IC_CaptureCallback>
 800650c:	e005      	b.n	800651a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f000 fa31 	bl	8006976 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f000 fa42 	bl	800699e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	f003 0308 	and.w	r3, r3, #8
 8006526:	2b00      	cmp	r3, #0
 8006528:	d020      	beq.n	800656c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f003 0308 	and.w	r3, r3, #8
 8006530:	2b00      	cmp	r3, #0
 8006532:	d01b      	beq.n	800656c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f06f 0208 	mvn.w	r2, #8
 800653c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2204      	movs	r2, #4
 8006542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	69db      	ldr	r3, [r3, #28]
 800654a:	f003 0303 	and.w	r3, r3, #3
 800654e:	2b00      	cmp	r3, #0
 8006550:	d003      	beq.n	800655a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 fa19 	bl	800698a <HAL_TIM_IC_CaptureCallback>
 8006558:	e005      	b.n	8006566 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 fa0b 	bl	8006976 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f000 fa1c 	bl	800699e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	f003 0310 	and.w	r3, r3, #16
 8006572:	2b00      	cmp	r3, #0
 8006574:	d020      	beq.n	80065b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f003 0310 	and.w	r3, r3, #16
 800657c:	2b00      	cmp	r3, #0
 800657e:	d01b      	beq.n	80065b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f06f 0210 	mvn.w	r2, #16
 8006588:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2208      	movs	r2, #8
 800658e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	69db      	ldr	r3, [r3, #28]
 8006596:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800659a:	2b00      	cmp	r3, #0
 800659c:	d003      	beq.n	80065a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 f9f3 	bl	800698a <HAL_TIM_IC_CaptureCallback>
 80065a4:	e005      	b.n	80065b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 f9e5 	bl	8006976 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 f9f6 	bl	800699e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	f003 0301 	and.w	r3, r3, #1
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d00c      	beq.n	80065dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f003 0301 	and.w	r3, r3, #1
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d007      	beq.n	80065dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f06f 0201 	mvn.w	r2, #1
 80065d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f000 f9c3 	bl	8006962 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00c      	beq.n	8006600 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d007      	beq.n	8006600 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80065f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 fd2e 	bl	800705c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006606:	2b00      	cmp	r3, #0
 8006608:	d00c      	beq.n	8006624 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006610:	2b00      	cmp	r3, #0
 8006612:	d007      	beq.n	8006624 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800661c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 f9c7 	bl	80069b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	f003 0320 	and.w	r3, r3, #32
 800662a:	2b00      	cmp	r3, #0
 800662c:	d00c      	beq.n	8006648 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	f003 0320 	and.w	r3, r3, #32
 8006634:	2b00      	cmp	r3, #0
 8006636:	d007      	beq.n	8006648 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f06f 0220 	mvn.w	r2, #32
 8006640:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 fd00 	bl	8007048 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006648:	bf00      	nop
 800664a:	3710      	adds	r7, #16
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b086      	sub	sp, #24
 8006654:	af00      	add	r7, sp, #0
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800665c:	2300      	movs	r3, #0
 800665e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006666:	2b01      	cmp	r3, #1
 8006668:	d101      	bne.n	800666e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800666a:	2302      	movs	r3, #2
 800666c:	e0ae      	b.n	80067cc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	2201      	movs	r2, #1
 8006672:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2b0c      	cmp	r3, #12
 800667a:	f200 809f 	bhi.w	80067bc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800667e:	a201      	add	r2, pc, #4	@ (adr r2, 8006684 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006684:	080066b9 	.word	0x080066b9
 8006688:	080067bd 	.word	0x080067bd
 800668c:	080067bd 	.word	0x080067bd
 8006690:	080067bd 	.word	0x080067bd
 8006694:	080066f9 	.word	0x080066f9
 8006698:	080067bd 	.word	0x080067bd
 800669c:	080067bd 	.word	0x080067bd
 80066a0:	080067bd 	.word	0x080067bd
 80066a4:	0800673b 	.word	0x0800673b
 80066a8:	080067bd 	.word	0x080067bd
 80066ac:	080067bd 	.word	0x080067bd
 80066b0:	080067bd 	.word	0x080067bd
 80066b4:	0800677b 	.word	0x0800677b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	68b9      	ldr	r1, [r7, #8]
 80066be:	4618      	mov	r0, r3
 80066c0:	f000 fa08 	bl	8006ad4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	699a      	ldr	r2, [r3, #24]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f042 0208 	orr.w	r2, r2, #8
 80066d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	699a      	ldr	r2, [r3, #24]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f022 0204 	bic.w	r2, r2, #4
 80066e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	6999      	ldr	r1, [r3, #24]
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	691a      	ldr	r2, [r3, #16]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	430a      	orrs	r2, r1
 80066f4:	619a      	str	r2, [r3, #24]
      break;
 80066f6:	e064      	b.n	80067c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	68b9      	ldr	r1, [r7, #8]
 80066fe:	4618      	mov	r0, r3
 8006700:	f000 fa4e 	bl	8006ba0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	699a      	ldr	r2, [r3, #24]
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006712:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	699a      	ldr	r2, [r3, #24]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006722:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	6999      	ldr	r1, [r3, #24]
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	021a      	lsls	r2, r3, #8
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	430a      	orrs	r2, r1
 8006736:	619a      	str	r2, [r3, #24]
      break;
 8006738:	e043      	b.n	80067c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	68b9      	ldr	r1, [r7, #8]
 8006740:	4618      	mov	r0, r3
 8006742:	f000 fa99 	bl	8006c78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	69da      	ldr	r2, [r3, #28]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f042 0208 	orr.w	r2, r2, #8
 8006754:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	69da      	ldr	r2, [r3, #28]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f022 0204 	bic.w	r2, r2, #4
 8006764:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	69d9      	ldr	r1, [r3, #28]
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	691a      	ldr	r2, [r3, #16]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	430a      	orrs	r2, r1
 8006776:	61da      	str	r2, [r3, #28]
      break;
 8006778:	e023      	b.n	80067c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	68b9      	ldr	r1, [r7, #8]
 8006780:	4618      	mov	r0, r3
 8006782:	f000 fae3 	bl	8006d4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	69da      	ldr	r2, [r3, #28]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006794:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	69da      	ldr	r2, [r3, #28]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	69d9      	ldr	r1, [r3, #28]
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	691b      	ldr	r3, [r3, #16]
 80067b0:	021a      	lsls	r2, r3, #8
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	430a      	orrs	r2, r1
 80067b8:	61da      	str	r2, [r3, #28]
      break;
 80067ba:	e002      	b.n	80067c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	75fb      	strb	r3, [r7, #23]
      break;
 80067c0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80067ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3718      	adds	r7, #24
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}

080067d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b084      	sub	sp, #16
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067de:	2300      	movs	r3, #0
 80067e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80067e8:	2b01      	cmp	r3, #1
 80067ea:	d101      	bne.n	80067f0 <HAL_TIM_ConfigClockSource+0x1c>
 80067ec:	2302      	movs	r3, #2
 80067ee:	e0b4      	b.n	800695a <HAL_TIM_ConfigClockSource+0x186>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2202      	movs	r2, #2
 80067fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800680e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006816:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68ba      	ldr	r2, [r7, #8]
 800681e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006828:	d03e      	beq.n	80068a8 <HAL_TIM_ConfigClockSource+0xd4>
 800682a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800682e:	f200 8087 	bhi.w	8006940 <HAL_TIM_ConfigClockSource+0x16c>
 8006832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006836:	f000 8086 	beq.w	8006946 <HAL_TIM_ConfigClockSource+0x172>
 800683a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800683e:	d87f      	bhi.n	8006940 <HAL_TIM_ConfigClockSource+0x16c>
 8006840:	2b70      	cmp	r3, #112	@ 0x70
 8006842:	d01a      	beq.n	800687a <HAL_TIM_ConfigClockSource+0xa6>
 8006844:	2b70      	cmp	r3, #112	@ 0x70
 8006846:	d87b      	bhi.n	8006940 <HAL_TIM_ConfigClockSource+0x16c>
 8006848:	2b60      	cmp	r3, #96	@ 0x60
 800684a:	d050      	beq.n	80068ee <HAL_TIM_ConfigClockSource+0x11a>
 800684c:	2b60      	cmp	r3, #96	@ 0x60
 800684e:	d877      	bhi.n	8006940 <HAL_TIM_ConfigClockSource+0x16c>
 8006850:	2b50      	cmp	r3, #80	@ 0x50
 8006852:	d03c      	beq.n	80068ce <HAL_TIM_ConfigClockSource+0xfa>
 8006854:	2b50      	cmp	r3, #80	@ 0x50
 8006856:	d873      	bhi.n	8006940 <HAL_TIM_ConfigClockSource+0x16c>
 8006858:	2b40      	cmp	r3, #64	@ 0x40
 800685a:	d058      	beq.n	800690e <HAL_TIM_ConfigClockSource+0x13a>
 800685c:	2b40      	cmp	r3, #64	@ 0x40
 800685e:	d86f      	bhi.n	8006940 <HAL_TIM_ConfigClockSource+0x16c>
 8006860:	2b30      	cmp	r3, #48	@ 0x30
 8006862:	d064      	beq.n	800692e <HAL_TIM_ConfigClockSource+0x15a>
 8006864:	2b30      	cmp	r3, #48	@ 0x30
 8006866:	d86b      	bhi.n	8006940 <HAL_TIM_ConfigClockSource+0x16c>
 8006868:	2b20      	cmp	r3, #32
 800686a:	d060      	beq.n	800692e <HAL_TIM_ConfigClockSource+0x15a>
 800686c:	2b20      	cmp	r3, #32
 800686e:	d867      	bhi.n	8006940 <HAL_TIM_ConfigClockSource+0x16c>
 8006870:	2b00      	cmp	r3, #0
 8006872:	d05c      	beq.n	800692e <HAL_TIM_ConfigClockSource+0x15a>
 8006874:	2b10      	cmp	r3, #16
 8006876:	d05a      	beq.n	800692e <HAL_TIM_ConfigClockSource+0x15a>
 8006878:	e062      	b.n	8006940 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800688a:	f000 fb29 	bl	8006ee0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800689c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	68ba      	ldr	r2, [r7, #8]
 80068a4:	609a      	str	r2, [r3, #8]
      break;
 80068a6:	e04f      	b.n	8006948 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80068b8:	f000 fb12 	bl	8006ee0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	689a      	ldr	r2, [r3, #8]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068ca:	609a      	str	r2, [r3, #8]
      break;
 80068cc:	e03c      	b.n	8006948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80068da:	461a      	mov	r2, r3
 80068dc:	f000 fa86 	bl	8006dec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2150      	movs	r1, #80	@ 0x50
 80068e6:	4618      	mov	r0, r3
 80068e8:	f000 fadf 	bl	8006eaa <TIM_ITRx_SetConfig>
      break;
 80068ec:	e02c      	b.n	8006948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80068fa:	461a      	mov	r2, r3
 80068fc:	f000 faa5 	bl	8006e4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	2160      	movs	r1, #96	@ 0x60
 8006906:	4618      	mov	r0, r3
 8006908:	f000 facf 	bl	8006eaa <TIM_ITRx_SetConfig>
      break;
 800690c:	e01c      	b.n	8006948 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800691a:	461a      	mov	r2, r3
 800691c:	f000 fa66 	bl	8006dec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2140      	movs	r1, #64	@ 0x40
 8006926:	4618      	mov	r0, r3
 8006928:	f000 fabf 	bl	8006eaa <TIM_ITRx_SetConfig>
      break;
 800692c:	e00c      	b.n	8006948 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4619      	mov	r1, r3
 8006938:	4610      	mov	r0, r2
 800693a:	f000 fab6 	bl	8006eaa <TIM_ITRx_SetConfig>
      break;
 800693e:	e003      	b.n	8006948 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006940:	2301      	movs	r3, #1
 8006942:	73fb      	strb	r3, [r7, #15]
      break;
 8006944:	e000      	b.n	8006948 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006946:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2201      	movs	r2, #1
 800694c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006958:	7bfb      	ldrb	r3, [r7, #15]
}
 800695a:	4618      	mov	r0, r3
 800695c:	3710      	adds	r7, #16
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}

08006962 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006962:	b480      	push	{r7}
 8006964:	b083      	sub	sp, #12
 8006966:	af00      	add	r7, sp, #0
 8006968:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800696a:	bf00      	nop
 800696c:	370c      	adds	r7, #12
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr

08006976 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006976:	b480      	push	{r7}
 8006978:	b083      	sub	sp, #12
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800697e:	bf00      	nop
 8006980:	370c      	adds	r7, #12
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr

0800698a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800698a:	b480      	push	{r7}
 800698c:	b083      	sub	sp, #12
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006992:	bf00      	nop
 8006994:	370c      	adds	r7, #12
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr

0800699e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800699e:	b480      	push	{r7}
 80069a0:	b083      	sub	sp, #12
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80069a6:	bf00      	nop
 80069a8:	370c      	adds	r7, #12
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr

080069b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80069b2:	b480      	push	{r7}
 80069b4:	b083      	sub	sp, #12
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80069ba:	bf00      	nop
 80069bc:	370c      	adds	r7, #12
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
	...

080069c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b085      	sub	sp, #20
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
 80069d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	4a37      	ldr	r2, [pc, #220]	@ (8006ab8 <TIM_Base_SetConfig+0xf0>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d00f      	beq.n	8006a00 <TIM_Base_SetConfig+0x38>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069e6:	d00b      	beq.n	8006a00 <TIM_Base_SetConfig+0x38>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	4a34      	ldr	r2, [pc, #208]	@ (8006abc <TIM_Base_SetConfig+0xf4>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d007      	beq.n	8006a00 <TIM_Base_SetConfig+0x38>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	4a33      	ldr	r2, [pc, #204]	@ (8006ac0 <TIM_Base_SetConfig+0xf8>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d003      	beq.n	8006a00 <TIM_Base_SetConfig+0x38>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a32      	ldr	r2, [pc, #200]	@ (8006ac4 <TIM_Base_SetConfig+0xfc>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d108      	bne.n	8006a12 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	68fa      	ldr	r2, [r7, #12]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	4a28      	ldr	r2, [pc, #160]	@ (8006ab8 <TIM_Base_SetConfig+0xf0>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d01b      	beq.n	8006a52 <TIM_Base_SetConfig+0x8a>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a20:	d017      	beq.n	8006a52 <TIM_Base_SetConfig+0x8a>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4a25      	ldr	r2, [pc, #148]	@ (8006abc <TIM_Base_SetConfig+0xf4>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d013      	beq.n	8006a52 <TIM_Base_SetConfig+0x8a>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	4a24      	ldr	r2, [pc, #144]	@ (8006ac0 <TIM_Base_SetConfig+0xf8>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d00f      	beq.n	8006a52 <TIM_Base_SetConfig+0x8a>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	4a23      	ldr	r2, [pc, #140]	@ (8006ac4 <TIM_Base_SetConfig+0xfc>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d00b      	beq.n	8006a52 <TIM_Base_SetConfig+0x8a>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	4a22      	ldr	r2, [pc, #136]	@ (8006ac8 <TIM_Base_SetConfig+0x100>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d007      	beq.n	8006a52 <TIM_Base_SetConfig+0x8a>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	4a21      	ldr	r2, [pc, #132]	@ (8006acc <TIM_Base_SetConfig+0x104>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d003      	beq.n	8006a52 <TIM_Base_SetConfig+0x8a>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	4a20      	ldr	r2, [pc, #128]	@ (8006ad0 <TIM_Base_SetConfig+0x108>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d108      	bne.n	8006a64 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	68db      	ldr	r3, [r3, #12]
 8006a5e:	68fa      	ldr	r2, [r7, #12]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	695b      	ldr	r3, [r3, #20]
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	689a      	ldr	r2, [r3, #8]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a0c      	ldr	r2, [pc, #48]	@ (8006ab8 <TIM_Base_SetConfig+0xf0>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d103      	bne.n	8006a92 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	691a      	ldr	r2, [r3, #16]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f043 0204 	orr.w	r2, r3, #4
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	601a      	str	r2, [r3, #0]
}
 8006aaa:	bf00      	nop
 8006aac:	3714      	adds	r7, #20
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr
 8006ab6:	bf00      	nop
 8006ab8:	40010000 	.word	0x40010000
 8006abc:	40000400 	.word	0x40000400
 8006ac0:	40000800 	.word	0x40000800
 8006ac4:	40000c00 	.word	0x40000c00
 8006ac8:	40014000 	.word	0x40014000
 8006acc:	40014400 	.word	0x40014400
 8006ad0:	40014800 	.word	0x40014800

08006ad4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b087      	sub	sp, #28
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a1b      	ldr	r3, [r3, #32]
 8006ae2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a1b      	ldr	r3, [r3, #32]
 8006ae8:	f023 0201 	bic.w	r2, r3, #1
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f023 0303 	bic.w	r3, r3, #3
 8006b0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	68fa      	ldr	r2, [r7, #12]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	f023 0302 	bic.w	r3, r3, #2
 8006b1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	689b      	ldr	r3, [r3, #8]
 8006b22:	697a      	ldr	r2, [r7, #20]
 8006b24:	4313      	orrs	r3, r2
 8006b26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4a1c      	ldr	r2, [pc, #112]	@ (8006b9c <TIM_OC1_SetConfig+0xc8>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d10c      	bne.n	8006b4a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	f023 0308 	bic.w	r3, r3, #8
 8006b36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	697a      	ldr	r2, [r7, #20]
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	f023 0304 	bic.w	r3, r3, #4
 8006b48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a13      	ldr	r2, [pc, #76]	@ (8006b9c <TIM_OC1_SetConfig+0xc8>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d111      	bne.n	8006b76 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	695b      	ldr	r3, [r3, #20]
 8006b66:	693a      	ldr	r2, [r7, #16]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	693a      	ldr	r2, [r7, #16]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	68fa      	ldr	r2, [r7, #12]
 8006b80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	685a      	ldr	r2, [r3, #4]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	697a      	ldr	r2, [r7, #20]
 8006b8e:	621a      	str	r2, [r3, #32]
}
 8006b90:	bf00      	nop
 8006b92:	371c      	adds	r7, #28
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr
 8006b9c:	40010000 	.word	0x40010000

08006ba0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b087      	sub	sp, #28
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a1b      	ldr	r3, [r3, #32]
 8006bae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a1b      	ldr	r3, [r3, #32]
 8006bb4:	f023 0210 	bic.w	r2, r3, #16
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	699b      	ldr	r3, [r3, #24]
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	021b      	lsls	r3, r3, #8
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	f023 0320 	bic.w	r3, r3, #32
 8006bea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	689b      	ldr	r3, [r3, #8]
 8006bf0:	011b      	lsls	r3, r3, #4
 8006bf2:	697a      	ldr	r2, [r7, #20]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	4a1e      	ldr	r2, [pc, #120]	@ (8006c74 <TIM_OC2_SetConfig+0xd4>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d10d      	bne.n	8006c1c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	011b      	lsls	r3, r3, #4
 8006c0e:	697a      	ldr	r2, [r7, #20]
 8006c10:	4313      	orrs	r3, r2
 8006c12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a15      	ldr	r2, [pc, #84]	@ (8006c74 <TIM_OC2_SetConfig+0xd4>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d113      	bne.n	8006c4c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	695b      	ldr	r3, [r3, #20]
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	693a      	ldr	r2, [r7, #16]
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	009b      	lsls	r3, r3, #2
 8006c46:	693a      	ldr	r2, [r7, #16]
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	693a      	ldr	r2, [r7, #16]
 8006c50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	685a      	ldr	r2, [r3, #4]
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	697a      	ldr	r2, [r7, #20]
 8006c64:	621a      	str	r2, [r3, #32]
}
 8006c66:	bf00      	nop
 8006c68:	371c      	adds	r7, #28
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr
 8006c72:	bf00      	nop
 8006c74:	40010000 	.word	0x40010000

08006c78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b087      	sub	sp, #28
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
 8006c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a1b      	ldr	r3, [r3, #32]
 8006c86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6a1b      	ldr	r3, [r3, #32]
 8006c8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	69db      	ldr	r3, [r3, #28]
 8006c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f023 0303 	bic.w	r3, r3, #3
 8006cae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68fa      	ldr	r2, [r7, #12]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006cc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	021b      	lsls	r3, r3, #8
 8006cc8:	697a      	ldr	r2, [r7, #20]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8006d48 <TIM_OC3_SetConfig+0xd0>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d10d      	bne.n	8006cf2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006cdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	68db      	ldr	r3, [r3, #12]
 8006ce2:	021b      	lsls	r3, r3, #8
 8006ce4:	697a      	ldr	r2, [r7, #20]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006cf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a14      	ldr	r2, [pc, #80]	@ (8006d48 <TIM_OC3_SetConfig+0xd0>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d113      	bne.n	8006d22 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006d00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	011b      	lsls	r3, r3, #4
 8006d10:	693a      	ldr	r2, [r7, #16]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	699b      	ldr	r3, [r3, #24]
 8006d1a:	011b      	lsls	r3, r3, #4
 8006d1c:	693a      	ldr	r2, [r7, #16]
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	693a      	ldr	r2, [r7, #16]
 8006d26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	68fa      	ldr	r2, [r7, #12]
 8006d2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	685a      	ldr	r2, [r3, #4]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	697a      	ldr	r2, [r7, #20]
 8006d3a:	621a      	str	r2, [r3, #32]
}
 8006d3c:	bf00      	nop
 8006d3e:	371c      	adds	r7, #28
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr
 8006d48:	40010000 	.word	0x40010000

08006d4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b087      	sub	sp, #28
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a1b      	ldr	r3, [r3, #32]
 8006d5a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6a1b      	ldr	r3, [r3, #32]
 8006d60:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	69db      	ldr	r3, [r3, #28]
 8006d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	021b      	lsls	r3, r3, #8
 8006d8a:	68fa      	ldr	r2, [r7, #12]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	031b      	lsls	r3, r3, #12
 8006d9e:	693a      	ldr	r2, [r7, #16]
 8006da0:	4313      	orrs	r3, r2
 8006da2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4a10      	ldr	r2, [pc, #64]	@ (8006de8 <TIM_OC4_SetConfig+0x9c>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d109      	bne.n	8006dc0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006db2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	695b      	ldr	r3, [r3, #20]
 8006db8:	019b      	lsls	r3, r3, #6
 8006dba:	697a      	ldr	r2, [r7, #20]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	697a      	ldr	r2, [r7, #20]
 8006dc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	68fa      	ldr	r2, [r7, #12]
 8006dca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	685a      	ldr	r2, [r3, #4]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	693a      	ldr	r2, [r7, #16]
 8006dd8:	621a      	str	r2, [r3, #32]
}
 8006dda:	bf00      	nop
 8006ddc:	371c      	adds	r7, #28
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop
 8006de8:	40010000 	.word	0x40010000

08006dec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b087      	sub	sp, #28
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6a1b      	ldr	r3, [r3, #32]
 8006dfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6a1b      	ldr	r3, [r3, #32]
 8006e02:	f023 0201 	bic.w	r2, r3, #1
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	699b      	ldr	r3, [r3, #24]
 8006e0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006e16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	011b      	lsls	r3, r3, #4
 8006e1c:	693a      	ldr	r2, [r7, #16]
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	f023 030a 	bic.w	r3, r3, #10
 8006e28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e2a:	697a      	ldr	r2, [r7, #20]
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	693a      	ldr	r2, [r7, #16]
 8006e36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	697a      	ldr	r2, [r7, #20]
 8006e3c:	621a      	str	r2, [r3, #32]
}
 8006e3e:	bf00      	nop
 8006e40:	371c      	adds	r7, #28
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr

08006e4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e4a:	b480      	push	{r7}
 8006e4c:	b087      	sub	sp, #28
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	60f8      	str	r0, [r7, #12]
 8006e52:	60b9      	str	r1, [r7, #8]
 8006e54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6a1b      	ldr	r3, [r3, #32]
 8006e5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	6a1b      	ldr	r3, [r3, #32]
 8006e60:	f023 0210 	bic.w	r2, r3, #16
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	699b      	ldr	r3, [r3, #24]
 8006e6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	031b      	lsls	r3, r3, #12
 8006e7a:	693a      	ldr	r2, [r7, #16]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e86:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	011b      	lsls	r3, r3, #4
 8006e8c:	697a      	ldr	r2, [r7, #20]
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	693a      	ldr	r2, [r7, #16]
 8006e96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	621a      	str	r2, [r3, #32]
}
 8006e9e:	bf00      	nop
 8006ea0:	371c      	adds	r7, #28
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea8:	4770      	bx	lr

08006eaa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006eaa:	b480      	push	{r7}
 8006eac:	b085      	sub	sp, #20
 8006eae:	af00      	add	r7, sp, #0
 8006eb0:	6078      	str	r0, [r7, #4]
 8006eb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ec0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ec2:	683a      	ldr	r2, [r7, #0]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	f043 0307 	orr.w	r3, r3, #7
 8006ecc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	68fa      	ldr	r2, [r7, #12]
 8006ed2:	609a      	str	r2, [r3, #8]
}
 8006ed4:	bf00      	nop
 8006ed6:	3714      	adds	r7, #20
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr

08006ee0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b087      	sub	sp, #28
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	60f8      	str	r0, [r7, #12]
 8006ee8:	60b9      	str	r1, [r7, #8]
 8006eea:	607a      	str	r2, [r7, #4]
 8006eec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ef4:	697b      	ldr	r3, [r7, #20]
 8006ef6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006efa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	021a      	lsls	r2, r3, #8
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	431a      	orrs	r2, r3
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	4313      	orrs	r3, r2
 8006f08:	697a      	ldr	r2, [r7, #20]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	697a      	ldr	r2, [r7, #20]
 8006f12:	609a      	str	r2, [r3, #8]
}
 8006f14:	bf00      	nop
 8006f16:	371c      	adds	r7, #28
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1e:	4770      	bx	lr

08006f20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b087      	sub	sp, #28
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	f003 031f 	and.w	r3, r3, #31
 8006f32:	2201      	movs	r2, #1
 8006f34:	fa02 f303 	lsl.w	r3, r2, r3
 8006f38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6a1a      	ldr	r2, [r3, #32]
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	43db      	mvns	r3, r3
 8006f42:	401a      	ands	r2, r3
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6a1a      	ldr	r2, [r3, #32]
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	f003 031f 	and.w	r3, r3, #31
 8006f52:	6879      	ldr	r1, [r7, #4]
 8006f54:	fa01 f303 	lsl.w	r3, r1, r3
 8006f58:	431a      	orrs	r2, r3
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	621a      	str	r2, [r3, #32]
}
 8006f5e:	bf00      	nop
 8006f60:	371c      	adds	r7, #28
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr
	...

08006f6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b085      	sub	sp, #20
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f7c:	2b01      	cmp	r3, #1
 8006f7e:	d101      	bne.n	8006f84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006f80:	2302      	movs	r3, #2
 8006f82:	e050      	b.n	8007026 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2202      	movs	r2, #2
 8006f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006faa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	68fa      	ldr	r2, [r7, #12]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	68fa      	ldr	r2, [r7, #12]
 8006fbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a1c      	ldr	r2, [pc, #112]	@ (8007034 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d018      	beq.n	8006ffa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fd0:	d013      	beq.n	8006ffa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a18      	ldr	r2, [pc, #96]	@ (8007038 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d00e      	beq.n	8006ffa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a16      	ldr	r2, [pc, #88]	@ (800703c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d009      	beq.n	8006ffa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a15      	ldr	r2, [pc, #84]	@ (8007040 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d004      	beq.n	8006ffa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a13      	ldr	r2, [pc, #76]	@ (8007044 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d10c      	bne.n	8007014 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007000:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	68ba      	ldr	r2, [r7, #8]
 8007008:	4313      	orrs	r3, r2
 800700a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	68ba      	ldr	r2, [r7, #8]
 8007012:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2200      	movs	r2, #0
 8007020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007024:	2300      	movs	r3, #0
}
 8007026:	4618      	mov	r0, r3
 8007028:	3714      	adds	r7, #20
 800702a:	46bd      	mov	sp, r7
 800702c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007030:	4770      	bx	lr
 8007032:	bf00      	nop
 8007034:	40010000 	.word	0x40010000
 8007038:	40000400 	.word	0x40000400
 800703c:	40000800 	.word	0x40000800
 8007040:	40000c00 	.word	0x40000c00
 8007044:	40014000 	.word	0x40014000

08007048 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007050:	bf00      	nop
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007064:	bf00      	nop
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr

08007070 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007070:	b084      	sub	sp, #16
 8007072:	b580      	push	{r7, lr}
 8007074:	b084      	sub	sp, #16
 8007076:	af00      	add	r7, sp, #0
 8007078:	6078      	str	r0, [r7, #4]
 800707a:	f107 001c 	add.w	r0, r7, #28
 800707e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007082:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007086:	2b01      	cmp	r3, #1
 8007088:	d123      	bne.n	80070d2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800708e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	68db      	ldr	r3, [r3, #12]
 800709a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800709e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	68db      	ldr	r3, [r3, #12]
 80070aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80070b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d105      	bne.n	80070c6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	68db      	ldr	r3, [r3, #12]
 80070be:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f001 fae8 	bl	800869c <USB_CoreReset>
 80070cc:	4603      	mov	r3, r0
 80070ce:	73fb      	strb	r3, [r7, #15]
 80070d0:	e01b      	b.n	800710a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f001 fadc 	bl	800869c <USB_CoreReset>
 80070e4:	4603      	mov	r3, r0
 80070e6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80070e8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d106      	bne.n	80070fe <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070f4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	639a      	str	r2, [r3, #56]	@ 0x38
 80070fc:	e005      	b.n	800710a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007102:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800710a:	7fbb      	ldrb	r3, [r7, #30]
 800710c:	2b01      	cmp	r3, #1
 800710e:	d10b      	bne.n	8007128 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	f043 0206 	orr.w	r2, r3, #6
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f043 0220 	orr.w	r2, r3, #32
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007128:	7bfb      	ldrb	r3, [r7, #15]
}
 800712a:	4618      	mov	r0, r3
 800712c:	3710      	adds	r7, #16
 800712e:	46bd      	mov	sp, r7
 8007130:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007134:	b004      	add	sp, #16
 8007136:	4770      	bx	lr

08007138 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007138:	b480      	push	{r7}
 800713a:	b087      	sub	sp, #28
 800713c:	af00      	add	r7, sp, #0
 800713e:	60f8      	str	r0, [r7, #12]
 8007140:	60b9      	str	r1, [r7, #8]
 8007142:	4613      	mov	r3, r2
 8007144:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007146:	79fb      	ldrb	r3, [r7, #7]
 8007148:	2b02      	cmp	r3, #2
 800714a:	d165      	bne.n	8007218 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	4a41      	ldr	r2, [pc, #260]	@ (8007254 <USB_SetTurnaroundTime+0x11c>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d906      	bls.n	8007162 <USB_SetTurnaroundTime+0x2a>
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	4a40      	ldr	r2, [pc, #256]	@ (8007258 <USB_SetTurnaroundTime+0x120>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d202      	bcs.n	8007162 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800715c:	230f      	movs	r3, #15
 800715e:	617b      	str	r3, [r7, #20]
 8007160:	e062      	b.n	8007228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	4a3c      	ldr	r2, [pc, #240]	@ (8007258 <USB_SetTurnaroundTime+0x120>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d306      	bcc.n	8007178 <USB_SetTurnaroundTime+0x40>
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	4a3b      	ldr	r2, [pc, #236]	@ (800725c <USB_SetTurnaroundTime+0x124>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d202      	bcs.n	8007178 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007172:	230e      	movs	r3, #14
 8007174:	617b      	str	r3, [r7, #20]
 8007176:	e057      	b.n	8007228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	4a38      	ldr	r2, [pc, #224]	@ (800725c <USB_SetTurnaroundTime+0x124>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d306      	bcc.n	800718e <USB_SetTurnaroundTime+0x56>
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	4a37      	ldr	r2, [pc, #220]	@ (8007260 <USB_SetTurnaroundTime+0x128>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d202      	bcs.n	800718e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007188:	230d      	movs	r3, #13
 800718a:	617b      	str	r3, [r7, #20]
 800718c:	e04c      	b.n	8007228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	4a33      	ldr	r2, [pc, #204]	@ (8007260 <USB_SetTurnaroundTime+0x128>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d306      	bcc.n	80071a4 <USB_SetTurnaroundTime+0x6c>
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	4a32      	ldr	r2, [pc, #200]	@ (8007264 <USB_SetTurnaroundTime+0x12c>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d802      	bhi.n	80071a4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800719e:	230c      	movs	r3, #12
 80071a0:	617b      	str	r3, [r7, #20]
 80071a2:	e041      	b.n	8007228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	4a2f      	ldr	r2, [pc, #188]	@ (8007264 <USB_SetTurnaroundTime+0x12c>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d906      	bls.n	80071ba <USB_SetTurnaroundTime+0x82>
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	4a2e      	ldr	r2, [pc, #184]	@ (8007268 <USB_SetTurnaroundTime+0x130>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d802      	bhi.n	80071ba <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80071b4:	230b      	movs	r3, #11
 80071b6:	617b      	str	r3, [r7, #20]
 80071b8:	e036      	b.n	8007228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	4a2a      	ldr	r2, [pc, #168]	@ (8007268 <USB_SetTurnaroundTime+0x130>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d906      	bls.n	80071d0 <USB_SetTurnaroundTime+0x98>
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	4a29      	ldr	r2, [pc, #164]	@ (800726c <USB_SetTurnaroundTime+0x134>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d802      	bhi.n	80071d0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80071ca:	230a      	movs	r3, #10
 80071cc:	617b      	str	r3, [r7, #20]
 80071ce:	e02b      	b.n	8007228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	4a26      	ldr	r2, [pc, #152]	@ (800726c <USB_SetTurnaroundTime+0x134>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d906      	bls.n	80071e6 <USB_SetTurnaroundTime+0xae>
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	4a25      	ldr	r2, [pc, #148]	@ (8007270 <USB_SetTurnaroundTime+0x138>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d202      	bcs.n	80071e6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80071e0:	2309      	movs	r3, #9
 80071e2:	617b      	str	r3, [r7, #20]
 80071e4:	e020      	b.n	8007228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	4a21      	ldr	r2, [pc, #132]	@ (8007270 <USB_SetTurnaroundTime+0x138>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d306      	bcc.n	80071fc <USB_SetTurnaroundTime+0xc4>
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	4a20      	ldr	r2, [pc, #128]	@ (8007274 <USB_SetTurnaroundTime+0x13c>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d802      	bhi.n	80071fc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80071f6:	2308      	movs	r3, #8
 80071f8:	617b      	str	r3, [r7, #20]
 80071fa:	e015      	b.n	8007228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	4a1d      	ldr	r2, [pc, #116]	@ (8007274 <USB_SetTurnaroundTime+0x13c>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d906      	bls.n	8007212 <USB_SetTurnaroundTime+0xda>
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	4a1c      	ldr	r2, [pc, #112]	@ (8007278 <USB_SetTurnaroundTime+0x140>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d202      	bcs.n	8007212 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800720c:	2307      	movs	r3, #7
 800720e:	617b      	str	r3, [r7, #20]
 8007210:	e00a      	b.n	8007228 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007212:	2306      	movs	r3, #6
 8007214:	617b      	str	r3, [r7, #20]
 8007216:	e007      	b.n	8007228 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007218:	79fb      	ldrb	r3, [r7, #7]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d102      	bne.n	8007224 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800721e:	2309      	movs	r3, #9
 8007220:	617b      	str	r3, [r7, #20]
 8007222:	e001      	b.n	8007228 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007224:	2309      	movs	r3, #9
 8007226:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	68db      	ldr	r3, [r3, #12]
 800722c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	68da      	ldr	r2, [r3, #12]
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	029b      	lsls	r3, r3, #10
 800723c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007240:	431a      	orrs	r2, r3
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007246:	2300      	movs	r3, #0
}
 8007248:	4618      	mov	r0, r3
 800724a:	371c      	adds	r7, #28
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr
 8007254:	00d8acbf 	.word	0x00d8acbf
 8007258:	00e4e1c0 	.word	0x00e4e1c0
 800725c:	00f42400 	.word	0x00f42400
 8007260:	01067380 	.word	0x01067380
 8007264:	011a499f 	.word	0x011a499f
 8007268:	01312cff 	.word	0x01312cff
 800726c:	014ca43f 	.word	0x014ca43f
 8007270:	016e3600 	.word	0x016e3600
 8007274:	01a6ab1f 	.word	0x01a6ab1f
 8007278:	01e84800 	.word	0x01e84800

0800727c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	689b      	ldr	r3, [r3, #8]
 8007288:	f043 0201 	orr.w	r2, r3, #1
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007290:	2300      	movs	r3, #0
}
 8007292:	4618      	mov	r0, r3
 8007294:	370c      	adds	r7, #12
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr

0800729e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800729e:	b480      	push	{r7}
 80072a0:	b083      	sub	sp, #12
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	f023 0201 	bic.w	r2, r3, #1
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80072b2:	2300      	movs	r3, #0
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	370c      	adds	r7, #12
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr

080072c0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	460b      	mov	r3, r1
 80072ca:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80072cc:	2300      	movs	r3, #0
 80072ce:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	68db      	ldr	r3, [r3, #12]
 80072d4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80072dc:	78fb      	ldrb	r3, [r7, #3]
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d115      	bne.n	800730e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80072ee:	200a      	movs	r0, #10
 80072f0:	f7fc f814 	bl	800331c <HAL_Delay>
      ms += 10U;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	330a      	adds	r3, #10
 80072f8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f001 f93f 	bl	800857e <USB_GetMode>
 8007300:	4603      	mov	r3, r0
 8007302:	2b01      	cmp	r3, #1
 8007304:	d01e      	beq.n	8007344 <USB_SetCurrentMode+0x84>
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2bc7      	cmp	r3, #199	@ 0xc7
 800730a:	d9f0      	bls.n	80072ee <USB_SetCurrentMode+0x2e>
 800730c:	e01a      	b.n	8007344 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800730e:	78fb      	ldrb	r3, [r7, #3]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d115      	bne.n	8007340 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007320:	200a      	movs	r0, #10
 8007322:	f7fb fffb 	bl	800331c <HAL_Delay>
      ms += 10U;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	330a      	adds	r3, #10
 800732a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f001 f926 	bl	800857e <USB_GetMode>
 8007332:	4603      	mov	r3, r0
 8007334:	2b00      	cmp	r3, #0
 8007336:	d005      	beq.n	8007344 <USB_SetCurrentMode+0x84>
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2bc7      	cmp	r3, #199	@ 0xc7
 800733c:	d9f0      	bls.n	8007320 <USB_SetCurrentMode+0x60>
 800733e:	e001      	b.n	8007344 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	e005      	b.n	8007350 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2bc8      	cmp	r3, #200	@ 0xc8
 8007348:	d101      	bne.n	800734e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e000      	b.n	8007350 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800734e:	2300      	movs	r3, #0
}
 8007350:	4618      	mov	r0, r3
 8007352:	3710      	adds	r7, #16
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}

08007358 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007358:	b084      	sub	sp, #16
 800735a:	b580      	push	{r7, lr}
 800735c:	b086      	sub	sp, #24
 800735e:	af00      	add	r7, sp, #0
 8007360:	6078      	str	r0, [r7, #4]
 8007362:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007366:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800736a:	2300      	movs	r3, #0
 800736c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007372:	2300      	movs	r3, #0
 8007374:	613b      	str	r3, [r7, #16]
 8007376:	e009      	b.n	800738c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	3340      	adds	r3, #64	@ 0x40
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	4413      	add	r3, r2
 8007382:	2200      	movs	r2, #0
 8007384:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	3301      	adds	r3, #1
 800738a:	613b      	str	r3, [r7, #16]
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	2b0e      	cmp	r3, #14
 8007390:	d9f2      	bls.n	8007378 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007392:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007396:	2b00      	cmp	r3, #0
 8007398:	d11c      	bne.n	80073d4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	68fa      	ldr	r2, [r7, #12]
 80073a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80073a8:	f043 0302 	orr.w	r3, r3, #2
 80073ac:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073be:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ca:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	639a      	str	r2, [r3, #56]	@ 0x38
 80073d2:	e00b      	b.n	80073ec <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073d8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073e4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80073f2:	461a      	mov	r2, r3
 80073f4:	2300      	movs	r3, #0
 80073f6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80073f8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d10d      	bne.n	800741c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007400:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007404:	2b00      	cmp	r3, #0
 8007406:	d104      	bne.n	8007412 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007408:	2100      	movs	r1, #0
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f000 f968 	bl	80076e0 <USB_SetDevSpeed>
 8007410:	e008      	b.n	8007424 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007412:	2101      	movs	r1, #1
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f000 f963 	bl	80076e0 <USB_SetDevSpeed>
 800741a:	e003      	b.n	8007424 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800741c:	2103      	movs	r1, #3
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f000 f95e 	bl	80076e0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007424:	2110      	movs	r1, #16
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 f8fa 	bl	8007620 <USB_FlushTxFifo>
 800742c:	4603      	mov	r3, r0
 800742e:	2b00      	cmp	r3, #0
 8007430:	d001      	beq.n	8007436 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007432:	2301      	movs	r3, #1
 8007434:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f000 f924 	bl	8007684 <USB_FlushRxFifo>
 800743c:	4603      	mov	r3, r0
 800743e:	2b00      	cmp	r3, #0
 8007440:	d001      	beq.n	8007446 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800744c:	461a      	mov	r2, r3
 800744e:	2300      	movs	r3, #0
 8007450:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007458:	461a      	mov	r2, r3
 800745a:	2300      	movs	r3, #0
 800745c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007464:	461a      	mov	r2, r3
 8007466:	2300      	movs	r3, #0
 8007468:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800746a:	2300      	movs	r3, #0
 800746c:	613b      	str	r3, [r7, #16]
 800746e:	e043      	b.n	80074f8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	015a      	lsls	r2, r3, #5
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	4413      	add	r3, r2
 8007478:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007482:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007486:	d118      	bne.n	80074ba <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10a      	bne.n	80074a4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	015a      	lsls	r2, r3, #5
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	4413      	add	r3, r2
 8007496:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800749a:	461a      	mov	r2, r3
 800749c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80074a0:	6013      	str	r3, [r2, #0]
 80074a2:	e013      	b.n	80074cc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80074a4:	693b      	ldr	r3, [r7, #16]
 80074a6:	015a      	lsls	r2, r3, #5
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	4413      	add	r3, r2
 80074ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074b0:	461a      	mov	r2, r3
 80074b2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80074b6:	6013      	str	r3, [r2, #0]
 80074b8:	e008      	b.n	80074cc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	015a      	lsls	r2, r3, #5
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	4413      	add	r3, r2
 80074c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074c6:	461a      	mov	r2, r3
 80074c8:	2300      	movs	r3, #0
 80074ca:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	015a      	lsls	r2, r3, #5
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	4413      	add	r3, r2
 80074d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074d8:	461a      	mov	r2, r3
 80074da:	2300      	movs	r3, #0
 80074dc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	015a      	lsls	r2, r3, #5
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	4413      	add	r3, r2
 80074e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074ea:	461a      	mov	r2, r3
 80074ec:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80074f0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	3301      	adds	r3, #1
 80074f6:	613b      	str	r3, [r7, #16]
 80074f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80074fc:	461a      	mov	r2, r3
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	4293      	cmp	r3, r2
 8007502:	d3b5      	bcc.n	8007470 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007504:	2300      	movs	r3, #0
 8007506:	613b      	str	r3, [r7, #16]
 8007508:	e043      	b.n	8007592 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	015a      	lsls	r2, r3, #5
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	4413      	add	r3, r2
 8007512:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800751c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007520:	d118      	bne.n	8007554 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d10a      	bne.n	800753e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	015a      	lsls	r2, r3, #5
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	4413      	add	r3, r2
 8007530:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007534:	461a      	mov	r2, r3
 8007536:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800753a:	6013      	str	r3, [r2, #0]
 800753c:	e013      	b.n	8007566 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	015a      	lsls	r2, r3, #5
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	4413      	add	r3, r2
 8007546:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800754a:	461a      	mov	r2, r3
 800754c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007550:	6013      	str	r3, [r2, #0]
 8007552:	e008      	b.n	8007566 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	015a      	lsls	r2, r3, #5
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	4413      	add	r3, r2
 800755c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007560:	461a      	mov	r2, r3
 8007562:	2300      	movs	r3, #0
 8007564:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	015a      	lsls	r2, r3, #5
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	4413      	add	r3, r2
 800756e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007572:	461a      	mov	r2, r3
 8007574:	2300      	movs	r3, #0
 8007576:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007578:	693b      	ldr	r3, [r7, #16]
 800757a:	015a      	lsls	r2, r3, #5
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	4413      	add	r3, r2
 8007580:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007584:	461a      	mov	r2, r3
 8007586:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800758a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	3301      	adds	r3, #1
 8007590:	613b      	str	r3, [r7, #16]
 8007592:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007596:	461a      	mov	r2, r3
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	4293      	cmp	r3, r2
 800759c:	d3b5      	bcc.n	800750a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075a4:	691b      	ldr	r3, [r3, #16]
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80075ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075b0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2200      	movs	r2, #0
 80075b6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80075be:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80075c0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d105      	bne.n	80075d4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	699b      	ldr	r3, [r3, #24]
 80075cc:	f043 0210 	orr.w	r2, r3, #16
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	699a      	ldr	r2, [r3, #24]
 80075d8:	4b10      	ldr	r3, [pc, #64]	@ (800761c <USB_DevInit+0x2c4>)
 80075da:	4313      	orrs	r3, r2
 80075dc:	687a      	ldr	r2, [r7, #4]
 80075de:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80075e0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d005      	beq.n	80075f4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	699b      	ldr	r3, [r3, #24]
 80075ec:	f043 0208 	orr.w	r2, r3, #8
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80075f4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d107      	bne.n	800760c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	699b      	ldr	r3, [r3, #24]
 8007600:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007604:	f043 0304 	orr.w	r3, r3, #4
 8007608:	687a      	ldr	r2, [r7, #4]
 800760a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800760c:	7dfb      	ldrb	r3, [r7, #23]
}
 800760e:	4618      	mov	r0, r3
 8007610:	3718      	adds	r7, #24
 8007612:	46bd      	mov	sp, r7
 8007614:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007618:	b004      	add	sp, #16
 800761a:	4770      	bx	lr
 800761c:	803c3800 	.word	0x803c3800

08007620 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007620:	b480      	push	{r7}
 8007622:	b085      	sub	sp, #20
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800762a:	2300      	movs	r3, #0
 800762c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	3301      	adds	r3, #1
 8007632:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800763a:	d901      	bls.n	8007640 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800763c:	2303      	movs	r3, #3
 800763e:	e01b      	b.n	8007678 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	691b      	ldr	r3, [r3, #16]
 8007644:	2b00      	cmp	r3, #0
 8007646:	daf2      	bge.n	800762e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007648:	2300      	movs	r3, #0
 800764a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	019b      	lsls	r3, r3, #6
 8007650:	f043 0220 	orr.w	r2, r3, #32
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	3301      	adds	r3, #1
 800765c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007664:	d901      	bls.n	800766a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007666:	2303      	movs	r3, #3
 8007668:	e006      	b.n	8007678 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	691b      	ldr	r3, [r3, #16]
 800766e:	f003 0320 	and.w	r3, r3, #32
 8007672:	2b20      	cmp	r3, #32
 8007674:	d0f0      	beq.n	8007658 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007676:	2300      	movs	r3, #0
}
 8007678:	4618      	mov	r0, r3
 800767a:	3714      	adds	r7, #20
 800767c:	46bd      	mov	sp, r7
 800767e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007682:	4770      	bx	lr

08007684 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007684:	b480      	push	{r7}
 8007686:	b085      	sub	sp, #20
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800768c:	2300      	movs	r3, #0
 800768e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	3301      	adds	r3, #1
 8007694:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800769c:	d901      	bls.n	80076a2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800769e:	2303      	movs	r3, #3
 80076a0:	e018      	b.n	80076d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	daf2      	bge.n	8007690 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80076aa:	2300      	movs	r3, #0
 80076ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2210      	movs	r2, #16
 80076b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	3301      	adds	r3, #1
 80076b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076c0:	d901      	bls.n	80076c6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80076c2:	2303      	movs	r3, #3
 80076c4:	e006      	b.n	80076d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	691b      	ldr	r3, [r3, #16]
 80076ca:	f003 0310 	and.w	r3, r3, #16
 80076ce:	2b10      	cmp	r3, #16
 80076d0:	d0f0      	beq.n	80076b4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80076d2:	2300      	movs	r3, #0
}
 80076d4:	4618      	mov	r0, r3
 80076d6:	3714      	adds	r7, #20
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b085      	sub	sp, #20
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	460b      	mov	r3, r1
 80076ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	78fb      	ldrb	r3, [r7, #3]
 80076fa:	68f9      	ldr	r1, [r7, #12]
 80076fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007700:	4313      	orrs	r3, r2
 8007702:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007704:	2300      	movs	r3, #0
}
 8007706:	4618      	mov	r0, r3
 8007708:	3714      	adds	r7, #20
 800770a:	46bd      	mov	sp, r7
 800770c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007710:	4770      	bx	lr

08007712 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007712:	b480      	push	{r7}
 8007714:	b087      	sub	sp, #28
 8007716:	af00      	add	r7, sp, #0
 8007718:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	f003 0306 	and.w	r3, r3, #6
 800772a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d102      	bne.n	8007738 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007732:	2300      	movs	r3, #0
 8007734:	75fb      	strb	r3, [r7, #23]
 8007736:	e00a      	b.n	800774e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2b02      	cmp	r3, #2
 800773c:	d002      	beq.n	8007744 <USB_GetDevSpeed+0x32>
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2b06      	cmp	r3, #6
 8007742:	d102      	bne.n	800774a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007744:	2302      	movs	r3, #2
 8007746:	75fb      	strb	r3, [r7, #23]
 8007748:	e001      	b.n	800774e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800774a:	230f      	movs	r3, #15
 800774c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800774e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007750:	4618      	mov	r0, r3
 8007752:	371c      	adds	r7, #28
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800775c:	b480      	push	{r7}
 800775e:	b085      	sub	sp, #20
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	781b      	ldrb	r3, [r3, #0]
 800776e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	785b      	ldrb	r3, [r3, #1]
 8007774:	2b01      	cmp	r3, #1
 8007776:	d13a      	bne.n	80077ee <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800777e:	69da      	ldr	r2, [r3, #28]
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	f003 030f 	and.w	r3, r3, #15
 8007788:	2101      	movs	r1, #1
 800778a:	fa01 f303 	lsl.w	r3, r1, r3
 800778e:	b29b      	uxth	r3, r3
 8007790:	68f9      	ldr	r1, [r7, #12]
 8007792:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007796:	4313      	orrs	r3, r2
 8007798:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	015a      	lsls	r2, r3, #5
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	4413      	add	r3, r2
 80077a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d155      	bne.n	800785c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	015a      	lsls	r2, r3, #5
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	4413      	add	r3, r2
 80077b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	791b      	ldrb	r3, [r3, #4]
 80077ca:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80077cc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	059b      	lsls	r3, r3, #22
 80077d2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80077d4:	4313      	orrs	r3, r2
 80077d6:	68ba      	ldr	r2, [r7, #8]
 80077d8:	0151      	lsls	r1, r2, #5
 80077da:	68fa      	ldr	r2, [r7, #12]
 80077dc:	440a      	add	r2, r1
 80077de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077ea:	6013      	str	r3, [r2, #0]
 80077ec:	e036      	b.n	800785c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077f4:	69da      	ldr	r2, [r3, #28]
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	f003 030f 	and.w	r3, r3, #15
 80077fe:	2101      	movs	r1, #1
 8007800:	fa01 f303 	lsl.w	r3, r1, r3
 8007804:	041b      	lsls	r3, r3, #16
 8007806:	68f9      	ldr	r1, [r7, #12]
 8007808:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800780c:	4313      	orrs	r3, r2
 800780e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	015a      	lsls	r2, r3, #5
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	4413      	add	r3, r2
 8007818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007822:	2b00      	cmp	r3, #0
 8007824:	d11a      	bne.n	800785c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	015a      	lsls	r2, r3, #5
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	4413      	add	r3, r2
 800782e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	791b      	ldrb	r3, [r3, #4]
 8007840:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007842:	430b      	orrs	r3, r1
 8007844:	4313      	orrs	r3, r2
 8007846:	68ba      	ldr	r2, [r7, #8]
 8007848:	0151      	lsls	r1, r2, #5
 800784a:	68fa      	ldr	r2, [r7, #12]
 800784c:	440a      	add	r2, r1
 800784e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007852:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007856:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800785a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800785c:	2300      	movs	r3, #0
}
 800785e:	4618      	mov	r0, r3
 8007860:	3714      	adds	r7, #20
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr
	...

0800786c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800786c:	b480      	push	{r7}
 800786e:	b085      	sub	sp, #20
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
 8007874:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	781b      	ldrb	r3, [r3, #0]
 800787e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	785b      	ldrb	r3, [r3, #1]
 8007884:	2b01      	cmp	r3, #1
 8007886:	d161      	bne.n	800794c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	015a      	lsls	r2, r3, #5
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	4413      	add	r3, r2
 8007890:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800789a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800789e:	d11f      	bne.n	80078e0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	015a      	lsls	r2, r3, #5
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	4413      	add	r3, r2
 80078a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	68ba      	ldr	r2, [r7, #8]
 80078b0:	0151      	lsls	r1, r2, #5
 80078b2:	68fa      	ldr	r2, [r7, #12]
 80078b4:	440a      	add	r2, r1
 80078b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80078be:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	015a      	lsls	r2, r3, #5
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	4413      	add	r3, r2
 80078c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	68ba      	ldr	r2, [r7, #8]
 80078d0:	0151      	lsls	r1, r2, #5
 80078d2:	68fa      	ldr	r2, [r7, #12]
 80078d4:	440a      	add	r2, r1
 80078d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80078da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80078de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	781b      	ldrb	r3, [r3, #0]
 80078ec:	f003 030f 	and.w	r3, r3, #15
 80078f0:	2101      	movs	r1, #1
 80078f2:	fa01 f303 	lsl.w	r3, r1, r3
 80078f6:	b29b      	uxth	r3, r3
 80078f8:	43db      	mvns	r3, r3
 80078fa:	68f9      	ldr	r1, [r7, #12]
 80078fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007900:	4013      	ands	r3, r2
 8007902:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800790a:	69da      	ldr	r2, [r3, #28]
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	f003 030f 	and.w	r3, r3, #15
 8007914:	2101      	movs	r1, #1
 8007916:	fa01 f303 	lsl.w	r3, r1, r3
 800791a:	b29b      	uxth	r3, r3
 800791c:	43db      	mvns	r3, r3
 800791e:	68f9      	ldr	r1, [r7, #12]
 8007920:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007924:	4013      	ands	r3, r2
 8007926:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	015a      	lsls	r2, r3, #5
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	4413      	add	r3, r2
 8007930:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	0159      	lsls	r1, r3, #5
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	440b      	add	r3, r1
 800793e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007942:	4619      	mov	r1, r3
 8007944:	4b35      	ldr	r3, [pc, #212]	@ (8007a1c <USB_DeactivateEndpoint+0x1b0>)
 8007946:	4013      	ands	r3, r2
 8007948:	600b      	str	r3, [r1, #0]
 800794a:	e060      	b.n	8007a0e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	015a      	lsls	r2, r3, #5
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	4413      	add	r3, r2
 8007954:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800795e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007962:	d11f      	bne.n	80079a4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	015a      	lsls	r2, r3, #5
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	4413      	add	r3, r2
 800796c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	68ba      	ldr	r2, [r7, #8]
 8007974:	0151      	lsls	r1, r2, #5
 8007976:	68fa      	ldr	r2, [r7, #12]
 8007978:	440a      	add	r2, r1
 800797a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800797e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007982:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	015a      	lsls	r2, r3, #5
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	4413      	add	r3, r2
 800798c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	68ba      	ldr	r2, [r7, #8]
 8007994:	0151      	lsls	r1, r2, #5
 8007996:	68fa      	ldr	r2, [r7, #12]
 8007998:	440a      	add	r2, r1
 800799a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800799e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80079a2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	781b      	ldrb	r3, [r3, #0]
 80079b0:	f003 030f 	and.w	r3, r3, #15
 80079b4:	2101      	movs	r1, #1
 80079b6:	fa01 f303 	lsl.w	r3, r1, r3
 80079ba:	041b      	lsls	r3, r3, #16
 80079bc:	43db      	mvns	r3, r3
 80079be:	68f9      	ldr	r1, [r7, #12]
 80079c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80079c4:	4013      	ands	r3, r2
 80079c6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079ce:	69da      	ldr	r2, [r3, #28]
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	f003 030f 	and.w	r3, r3, #15
 80079d8:	2101      	movs	r1, #1
 80079da:	fa01 f303 	lsl.w	r3, r1, r3
 80079de:	041b      	lsls	r3, r3, #16
 80079e0:	43db      	mvns	r3, r3
 80079e2:	68f9      	ldr	r1, [r7, #12]
 80079e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80079e8:	4013      	ands	r3, r2
 80079ea:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	015a      	lsls	r2, r3, #5
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	4413      	add	r3, r2
 80079f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079f8:	681a      	ldr	r2, [r3, #0]
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	0159      	lsls	r1, r3, #5
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	440b      	add	r3, r1
 8007a02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a06:	4619      	mov	r1, r3
 8007a08:	4b05      	ldr	r3, [pc, #20]	@ (8007a20 <USB_DeactivateEndpoint+0x1b4>)
 8007a0a:	4013      	ands	r3, r2
 8007a0c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007a0e:	2300      	movs	r3, #0
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3714      	adds	r7, #20
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr
 8007a1c:	ec337800 	.word	0xec337800
 8007a20:	eff37800 	.word	0xeff37800

08007a24 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b08a      	sub	sp, #40	@ 0x28
 8007a28:	af02      	add	r7, sp, #8
 8007a2a:	60f8      	str	r0, [r7, #12]
 8007a2c:	60b9      	str	r1, [r7, #8]
 8007a2e:	4613      	mov	r3, r2
 8007a30:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	781b      	ldrb	r3, [r3, #0]
 8007a3a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	785b      	ldrb	r3, [r3, #1]
 8007a40:	2b01      	cmp	r3, #1
 8007a42:	f040 817f 	bne.w	8007d44 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	691b      	ldr	r3, [r3, #16]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d132      	bne.n	8007ab4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007a4e:	69bb      	ldr	r3, [r7, #24]
 8007a50:	015a      	lsls	r2, r3, #5
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	4413      	add	r3, r2
 8007a56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a5a:	691b      	ldr	r3, [r3, #16]
 8007a5c:	69ba      	ldr	r2, [r7, #24]
 8007a5e:	0151      	lsls	r1, r2, #5
 8007a60:	69fa      	ldr	r2, [r7, #28]
 8007a62:	440a      	add	r2, r1
 8007a64:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a68:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007a6c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007a70:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007a72:	69bb      	ldr	r3, [r7, #24]
 8007a74:	015a      	lsls	r2, r3, #5
 8007a76:	69fb      	ldr	r3, [r7, #28]
 8007a78:	4413      	add	r3, r2
 8007a7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a7e:	691b      	ldr	r3, [r3, #16]
 8007a80:	69ba      	ldr	r2, [r7, #24]
 8007a82:	0151      	lsls	r1, r2, #5
 8007a84:	69fa      	ldr	r2, [r7, #28]
 8007a86:	440a      	add	r2, r1
 8007a88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a8c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a90:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007a92:	69bb      	ldr	r3, [r7, #24]
 8007a94:	015a      	lsls	r2, r3, #5
 8007a96:	69fb      	ldr	r3, [r7, #28]
 8007a98:	4413      	add	r3, r2
 8007a9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a9e:	691b      	ldr	r3, [r3, #16]
 8007aa0:	69ba      	ldr	r2, [r7, #24]
 8007aa2:	0151      	lsls	r1, r2, #5
 8007aa4:	69fa      	ldr	r2, [r7, #28]
 8007aa6:	440a      	add	r2, r1
 8007aa8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007aac:	0cdb      	lsrs	r3, r3, #19
 8007aae:	04db      	lsls	r3, r3, #19
 8007ab0:	6113      	str	r3, [r2, #16]
 8007ab2:	e097      	b.n	8007be4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007ab4:	69bb      	ldr	r3, [r7, #24]
 8007ab6:	015a      	lsls	r2, r3, #5
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	4413      	add	r3, r2
 8007abc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ac0:	691b      	ldr	r3, [r3, #16]
 8007ac2:	69ba      	ldr	r2, [r7, #24]
 8007ac4:	0151      	lsls	r1, r2, #5
 8007ac6:	69fa      	ldr	r2, [r7, #28]
 8007ac8:	440a      	add	r2, r1
 8007aca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ace:	0cdb      	lsrs	r3, r3, #19
 8007ad0:	04db      	lsls	r3, r3, #19
 8007ad2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	015a      	lsls	r2, r3, #5
 8007ad8:	69fb      	ldr	r3, [r7, #28]
 8007ada:	4413      	add	r3, r2
 8007adc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ae0:	691b      	ldr	r3, [r3, #16]
 8007ae2:	69ba      	ldr	r2, [r7, #24]
 8007ae4:	0151      	lsls	r1, r2, #5
 8007ae6:	69fa      	ldr	r2, [r7, #28]
 8007ae8:	440a      	add	r2, r1
 8007aea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007aee:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007af2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007af6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007af8:	69bb      	ldr	r3, [r7, #24]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d11a      	bne.n	8007b34 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	691a      	ldr	r2, [r3, #16]
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	429a      	cmp	r2, r3
 8007b08:	d903      	bls.n	8007b12 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	689a      	ldr	r2, [r3, #8]
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007b12:	69bb      	ldr	r3, [r7, #24]
 8007b14:	015a      	lsls	r2, r3, #5
 8007b16:	69fb      	ldr	r3, [r7, #28]
 8007b18:	4413      	add	r3, r2
 8007b1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b1e:	691b      	ldr	r3, [r3, #16]
 8007b20:	69ba      	ldr	r2, [r7, #24]
 8007b22:	0151      	lsls	r1, r2, #5
 8007b24:	69fa      	ldr	r2, [r7, #28]
 8007b26:	440a      	add	r2, r1
 8007b28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b2c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007b30:	6113      	str	r3, [r2, #16]
 8007b32:	e044      	b.n	8007bbe <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	691a      	ldr	r2, [r3, #16]
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	4413      	add	r3, r2
 8007b3e:	1e5a      	subs	r2, r3, #1
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	689b      	ldr	r3, [r3, #8]
 8007b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b48:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	015a      	lsls	r2, r3, #5
 8007b4e:	69fb      	ldr	r3, [r7, #28]
 8007b50:	4413      	add	r3, r2
 8007b52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b56:	691a      	ldr	r2, [r3, #16]
 8007b58:	8afb      	ldrh	r3, [r7, #22]
 8007b5a:	04d9      	lsls	r1, r3, #19
 8007b5c:	4ba4      	ldr	r3, [pc, #656]	@ (8007df0 <USB_EPStartXfer+0x3cc>)
 8007b5e:	400b      	ands	r3, r1
 8007b60:	69b9      	ldr	r1, [r7, #24]
 8007b62:	0148      	lsls	r0, r1, #5
 8007b64:	69f9      	ldr	r1, [r7, #28]
 8007b66:	4401      	add	r1, r0
 8007b68:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007b6c:	4313      	orrs	r3, r2
 8007b6e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	791b      	ldrb	r3, [r3, #4]
 8007b74:	2b01      	cmp	r3, #1
 8007b76:	d122      	bne.n	8007bbe <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007b78:	69bb      	ldr	r3, [r7, #24]
 8007b7a:	015a      	lsls	r2, r3, #5
 8007b7c:	69fb      	ldr	r3, [r7, #28]
 8007b7e:	4413      	add	r3, r2
 8007b80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b84:	691b      	ldr	r3, [r3, #16]
 8007b86:	69ba      	ldr	r2, [r7, #24]
 8007b88:	0151      	lsls	r1, r2, #5
 8007b8a:	69fa      	ldr	r2, [r7, #28]
 8007b8c:	440a      	add	r2, r1
 8007b8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b92:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007b96:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007b98:	69bb      	ldr	r3, [r7, #24]
 8007b9a:	015a      	lsls	r2, r3, #5
 8007b9c:	69fb      	ldr	r3, [r7, #28]
 8007b9e:	4413      	add	r3, r2
 8007ba0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ba4:	691a      	ldr	r2, [r3, #16]
 8007ba6:	8afb      	ldrh	r3, [r7, #22]
 8007ba8:	075b      	lsls	r3, r3, #29
 8007baa:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007bae:	69b9      	ldr	r1, [r7, #24]
 8007bb0:	0148      	lsls	r0, r1, #5
 8007bb2:	69f9      	ldr	r1, [r7, #28]
 8007bb4:	4401      	add	r1, r0
 8007bb6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007bbe:	69bb      	ldr	r3, [r7, #24]
 8007bc0:	015a      	lsls	r2, r3, #5
 8007bc2:	69fb      	ldr	r3, [r7, #28]
 8007bc4:	4413      	add	r3, r2
 8007bc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bca:	691a      	ldr	r2, [r3, #16]
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	691b      	ldr	r3, [r3, #16]
 8007bd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bd4:	69b9      	ldr	r1, [r7, #24]
 8007bd6:	0148      	lsls	r0, r1, #5
 8007bd8:	69f9      	ldr	r1, [r7, #28]
 8007bda:	4401      	add	r1, r0
 8007bdc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007be0:	4313      	orrs	r3, r2
 8007be2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007be4:	79fb      	ldrb	r3, [r7, #7]
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	d14b      	bne.n	8007c82 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	69db      	ldr	r3, [r3, #28]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d009      	beq.n	8007c06 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	015a      	lsls	r2, r3, #5
 8007bf6:	69fb      	ldr	r3, [r7, #28]
 8007bf8:	4413      	add	r3, r2
 8007bfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bfe:	461a      	mov	r2, r3
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	69db      	ldr	r3, [r3, #28]
 8007c04:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	791b      	ldrb	r3, [r3, #4]
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d128      	bne.n	8007c60 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007c0e:	69fb      	ldr	r3, [r7, #28]
 8007c10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d110      	bne.n	8007c40 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	015a      	lsls	r2, r3, #5
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	4413      	add	r3, r2
 8007c26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	69ba      	ldr	r2, [r7, #24]
 8007c2e:	0151      	lsls	r1, r2, #5
 8007c30:	69fa      	ldr	r2, [r7, #28]
 8007c32:	440a      	add	r2, r1
 8007c34:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c38:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007c3c:	6013      	str	r3, [r2, #0]
 8007c3e:	e00f      	b.n	8007c60 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007c40:	69bb      	ldr	r3, [r7, #24]
 8007c42:	015a      	lsls	r2, r3, #5
 8007c44:	69fb      	ldr	r3, [r7, #28]
 8007c46:	4413      	add	r3, r2
 8007c48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	69ba      	ldr	r2, [r7, #24]
 8007c50:	0151      	lsls	r1, r2, #5
 8007c52:	69fa      	ldr	r2, [r7, #28]
 8007c54:	440a      	add	r2, r1
 8007c56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c5e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007c60:	69bb      	ldr	r3, [r7, #24]
 8007c62:	015a      	lsls	r2, r3, #5
 8007c64:	69fb      	ldr	r3, [r7, #28]
 8007c66:	4413      	add	r3, r2
 8007c68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	69ba      	ldr	r2, [r7, #24]
 8007c70:	0151      	lsls	r1, r2, #5
 8007c72:	69fa      	ldr	r2, [r7, #28]
 8007c74:	440a      	add	r2, r1
 8007c76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c7a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007c7e:	6013      	str	r3, [r2, #0]
 8007c80:	e166      	b.n	8007f50 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007c82:	69bb      	ldr	r3, [r7, #24]
 8007c84:	015a      	lsls	r2, r3, #5
 8007c86:	69fb      	ldr	r3, [r7, #28]
 8007c88:	4413      	add	r3, r2
 8007c8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	69ba      	ldr	r2, [r7, #24]
 8007c92:	0151      	lsls	r1, r2, #5
 8007c94:	69fa      	ldr	r2, [r7, #28]
 8007c96:	440a      	add	r2, r1
 8007c98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c9c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007ca0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	791b      	ldrb	r3, [r3, #4]
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d015      	beq.n	8007cd6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	691b      	ldr	r3, [r3, #16]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	f000 814e 	beq.w	8007f50 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007cb4:	69fb      	ldr	r3, [r7, #28]
 8007cb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	f003 030f 	and.w	r3, r3, #15
 8007cc4:	2101      	movs	r1, #1
 8007cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8007cca:	69f9      	ldr	r1, [r7, #28]
 8007ccc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	634b      	str	r3, [r1, #52]	@ 0x34
 8007cd4:	e13c      	b.n	8007f50 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007cd6:	69fb      	ldr	r3, [r7, #28]
 8007cd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cdc:	689b      	ldr	r3, [r3, #8]
 8007cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d110      	bne.n	8007d08 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007ce6:	69bb      	ldr	r3, [r7, #24]
 8007ce8:	015a      	lsls	r2, r3, #5
 8007cea:	69fb      	ldr	r3, [r7, #28]
 8007cec:	4413      	add	r3, r2
 8007cee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	69ba      	ldr	r2, [r7, #24]
 8007cf6:	0151      	lsls	r1, r2, #5
 8007cf8:	69fa      	ldr	r2, [r7, #28]
 8007cfa:	440a      	add	r2, r1
 8007cfc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d00:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007d04:	6013      	str	r3, [r2, #0]
 8007d06:	e00f      	b.n	8007d28 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007d08:	69bb      	ldr	r3, [r7, #24]
 8007d0a:	015a      	lsls	r2, r3, #5
 8007d0c:	69fb      	ldr	r3, [r7, #28]
 8007d0e:	4413      	add	r3, r2
 8007d10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	69ba      	ldr	r2, [r7, #24]
 8007d18:	0151      	lsls	r1, r2, #5
 8007d1a:	69fa      	ldr	r2, [r7, #28]
 8007d1c:	440a      	add	r2, r1
 8007d1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d26:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	68d9      	ldr	r1, [r3, #12]
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	781a      	ldrb	r2, [r3, #0]
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	691b      	ldr	r3, [r3, #16]
 8007d34:	b298      	uxth	r0, r3
 8007d36:	79fb      	ldrb	r3, [r7, #7]
 8007d38:	9300      	str	r3, [sp, #0]
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	68f8      	ldr	r0, [r7, #12]
 8007d3e:	f000 f9b9 	bl	80080b4 <USB_WritePacket>
 8007d42:	e105      	b.n	8007f50 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007d44:	69bb      	ldr	r3, [r7, #24]
 8007d46:	015a      	lsls	r2, r3, #5
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	4413      	add	r3, r2
 8007d4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d50:	691b      	ldr	r3, [r3, #16]
 8007d52:	69ba      	ldr	r2, [r7, #24]
 8007d54:	0151      	lsls	r1, r2, #5
 8007d56:	69fa      	ldr	r2, [r7, #28]
 8007d58:	440a      	add	r2, r1
 8007d5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d5e:	0cdb      	lsrs	r3, r3, #19
 8007d60:	04db      	lsls	r3, r3, #19
 8007d62:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007d64:	69bb      	ldr	r3, [r7, #24]
 8007d66:	015a      	lsls	r2, r3, #5
 8007d68:	69fb      	ldr	r3, [r7, #28]
 8007d6a:	4413      	add	r3, r2
 8007d6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d70:	691b      	ldr	r3, [r3, #16]
 8007d72:	69ba      	ldr	r2, [r7, #24]
 8007d74:	0151      	lsls	r1, r2, #5
 8007d76:	69fa      	ldr	r2, [r7, #28]
 8007d78:	440a      	add	r2, r1
 8007d7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d7e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007d82:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007d86:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007d88:	69bb      	ldr	r3, [r7, #24]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d132      	bne.n	8007df4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	691b      	ldr	r3, [r3, #16]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d003      	beq.n	8007d9e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	689a      	ldr	r2, [r3, #8]
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	689a      	ldr	r2, [r3, #8]
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007da6:	69bb      	ldr	r3, [r7, #24]
 8007da8:	015a      	lsls	r2, r3, #5
 8007daa:	69fb      	ldr	r3, [r7, #28]
 8007dac:	4413      	add	r3, r2
 8007dae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007db2:	691a      	ldr	r2, [r3, #16]
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	6a1b      	ldr	r3, [r3, #32]
 8007db8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007dbc:	69b9      	ldr	r1, [r7, #24]
 8007dbe:	0148      	lsls	r0, r1, #5
 8007dc0:	69f9      	ldr	r1, [r7, #28]
 8007dc2:	4401      	add	r1, r0
 8007dc4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007dcc:	69bb      	ldr	r3, [r7, #24]
 8007dce:	015a      	lsls	r2, r3, #5
 8007dd0:	69fb      	ldr	r3, [r7, #28]
 8007dd2:	4413      	add	r3, r2
 8007dd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dd8:	691b      	ldr	r3, [r3, #16]
 8007dda:	69ba      	ldr	r2, [r7, #24]
 8007ddc:	0151      	lsls	r1, r2, #5
 8007dde:	69fa      	ldr	r2, [r7, #28]
 8007de0:	440a      	add	r2, r1
 8007de2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007de6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007dea:	6113      	str	r3, [r2, #16]
 8007dec:	e062      	b.n	8007eb4 <USB_EPStartXfer+0x490>
 8007dee:	bf00      	nop
 8007df0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	691b      	ldr	r3, [r3, #16]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d123      	bne.n	8007e44 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007dfc:	69bb      	ldr	r3, [r7, #24]
 8007dfe:	015a      	lsls	r2, r3, #5
 8007e00:	69fb      	ldr	r3, [r7, #28]
 8007e02:	4413      	add	r3, r2
 8007e04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e08:	691a      	ldr	r2, [r3, #16]
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e12:	69b9      	ldr	r1, [r7, #24]
 8007e14:	0148      	lsls	r0, r1, #5
 8007e16:	69f9      	ldr	r1, [r7, #28]
 8007e18:	4401      	add	r1, r0
 8007e1a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007e22:	69bb      	ldr	r3, [r7, #24]
 8007e24:	015a      	lsls	r2, r3, #5
 8007e26:	69fb      	ldr	r3, [r7, #28]
 8007e28:	4413      	add	r3, r2
 8007e2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e2e:	691b      	ldr	r3, [r3, #16]
 8007e30:	69ba      	ldr	r2, [r7, #24]
 8007e32:	0151      	lsls	r1, r2, #5
 8007e34:	69fa      	ldr	r2, [r7, #28]
 8007e36:	440a      	add	r2, r1
 8007e38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e3c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007e40:	6113      	str	r3, [r2, #16]
 8007e42:	e037      	b.n	8007eb4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	691a      	ldr	r2, [r3, #16]
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	689b      	ldr	r3, [r3, #8]
 8007e4c:	4413      	add	r3, r2
 8007e4e:	1e5a      	subs	r2, r3, #1
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e58:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	689b      	ldr	r3, [r3, #8]
 8007e5e:	8afa      	ldrh	r2, [r7, #22]
 8007e60:	fb03 f202 	mul.w	r2, r3, r2
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007e68:	69bb      	ldr	r3, [r7, #24]
 8007e6a:	015a      	lsls	r2, r3, #5
 8007e6c:	69fb      	ldr	r3, [r7, #28]
 8007e6e:	4413      	add	r3, r2
 8007e70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e74:	691a      	ldr	r2, [r3, #16]
 8007e76:	8afb      	ldrh	r3, [r7, #22]
 8007e78:	04d9      	lsls	r1, r3, #19
 8007e7a:	4b38      	ldr	r3, [pc, #224]	@ (8007f5c <USB_EPStartXfer+0x538>)
 8007e7c:	400b      	ands	r3, r1
 8007e7e:	69b9      	ldr	r1, [r7, #24]
 8007e80:	0148      	lsls	r0, r1, #5
 8007e82:	69f9      	ldr	r1, [r7, #28]
 8007e84:	4401      	add	r1, r0
 8007e86:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007e8e:	69bb      	ldr	r3, [r7, #24]
 8007e90:	015a      	lsls	r2, r3, #5
 8007e92:	69fb      	ldr	r3, [r7, #28]
 8007e94:	4413      	add	r3, r2
 8007e96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e9a:	691a      	ldr	r2, [r3, #16]
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	6a1b      	ldr	r3, [r3, #32]
 8007ea0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ea4:	69b9      	ldr	r1, [r7, #24]
 8007ea6:	0148      	lsls	r0, r1, #5
 8007ea8:	69f9      	ldr	r1, [r7, #28]
 8007eaa:	4401      	add	r1, r0
 8007eac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007eb4:	79fb      	ldrb	r3, [r7, #7]
 8007eb6:	2b01      	cmp	r3, #1
 8007eb8:	d10d      	bne.n	8007ed6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	68db      	ldr	r3, [r3, #12]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d009      	beq.n	8007ed6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	68d9      	ldr	r1, [r3, #12]
 8007ec6:	69bb      	ldr	r3, [r7, #24]
 8007ec8:	015a      	lsls	r2, r3, #5
 8007eca:	69fb      	ldr	r3, [r7, #28]
 8007ecc:	4413      	add	r3, r2
 8007ece:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ed2:	460a      	mov	r2, r1
 8007ed4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	791b      	ldrb	r3, [r3, #4]
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d128      	bne.n	8007f30 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007ede:	69fb      	ldr	r3, [r7, #28]
 8007ee0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ee4:	689b      	ldr	r3, [r3, #8]
 8007ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d110      	bne.n	8007f10 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007eee:	69bb      	ldr	r3, [r7, #24]
 8007ef0:	015a      	lsls	r2, r3, #5
 8007ef2:	69fb      	ldr	r3, [r7, #28]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	69ba      	ldr	r2, [r7, #24]
 8007efe:	0151      	lsls	r1, r2, #5
 8007f00:	69fa      	ldr	r2, [r7, #28]
 8007f02:	440a      	add	r2, r1
 8007f04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007f0c:	6013      	str	r3, [r2, #0]
 8007f0e:	e00f      	b.n	8007f30 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007f10:	69bb      	ldr	r3, [r7, #24]
 8007f12:	015a      	lsls	r2, r3, #5
 8007f14:	69fb      	ldr	r3, [r7, #28]
 8007f16:	4413      	add	r3, r2
 8007f18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	69ba      	ldr	r2, [r7, #24]
 8007f20:	0151      	lsls	r1, r2, #5
 8007f22:	69fa      	ldr	r2, [r7, #28]
 8007f24:	440a      	add	r2, r1
 8007f26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f2e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	015a      	lsls	r2, r3, #5
 8007f34:	69fb      	ldr	r3, [r7, #28]
 8007f36:	4413      	add	r3, r2
 8007f38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	69ba      	ldr	r2, [r7, #24]
 8007f40:	0151      	lsls	r1, r2, #5
 8007f42:	69fa      	ldr	r2, [r7, #28]
 8007f44:	440a      	add	r2, r1
 8007f46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f4a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007f4e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007f50:	2300      	movs	r3, #0
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3720      	adds	r7, #32
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}
 8007f5a:	bf00      	nop
 8007f5c:	1ff80000 	.word	0x1ff80000

08007f60 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b087      	sub	sp, #28
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	785b      	ldrb	r3, [r3, #1]
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d14a      	bne.n	8008014 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	781b      	ldrb	r3, [r3, #0]
 8007f82:	015a      	lsls	r2, r3, #5
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	4413      	add	r3, r2
 8007f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f92:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f96:	f040 8086 	bne.w	80080a6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	781b      	ldrb	r3, [r3, #0]
 8007f9e:	015a      	lsls	r2, r3, #5
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	683a      	ldr	r2, [r7, #0]
 8007fac:	7812      	ldrb	r2, [r2, #0]
 8007fae:	0151      	lsls	r1, r2, #5
 8007fb0:	693a      	ldr	r2, [r7, #16]
 8007fb2:	440a      	add	r2, r1
 8007fb4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fb8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007fbc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	781b      	ldrb	r3, [r3, #0]
 8007fc2:	015a      	lsls	r2, r3, #5
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	4413      	add	r3, r2
 8007fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	683a      	ldr	r2, [r7, #0]
 8007fd0:	7812      	ldrb	r2, [r2, #0]
 8007fd2:	0151      	lsls	r1, r2, #5
 8007fd4:	693a      	ldr	r2, [r7, #16]
 8007fd6:	440a      	add	r2, r1
 8007fd8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fdc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007fe0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	3301      	adds	r3, #1
 8007fe6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d902      	bls.n	8007ff8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	75fb      	strb	r3, [r7, #23]
          break;
 8007ff6:	e056      	b.n	80080a6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	781b      	ldrb	r3, [r3, #0]
 8007ffc:	015a      	lsls	r2, r3, #5
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	4413      	add	r3, r2
 8008002:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800800c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008010:	d0e7      	beq.n	8007fe2 <USB_EPStopXfer+0x82>
 8008012:	e048      	b.n	80080a6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	781b      	ldrb	r3, [r3, #0]
 8008018:	015a      	lsls	r2, r3, #5
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	4413      	add	r3, r2
 800801e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008028:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800802c:	d13b      	bne.n	80080a6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	781b      	ldrb	r3, [r3, #0]
 8008032:	015a      	lsls	r2, r3, #5
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	4413      	add	r3, r2
 8008038:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	683a      	ldr	r2, [r7, #0]
 8008040:	7812      	ldrb	r2, [r2, #0]
 8008042:	0151      	lsls	r1, r2, #5
 8008044:	693a      	ldr	r2, [r7, #16]
 8008046:	440a      	add	r2, r1
 8008048:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800804c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008050:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	781b      	ldrb	r3, [r3, #0]
 8008056:	015a      	lsls	r2, r3, #5
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	4413      	add	r3, r2
 800805c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	683a      	ldr	r2, [r7, #0]
 8008064:	7812      	ldrb	r2, [r2, #0]
 8008066:	0151      	lsls	r1, r2, #5
 8008068:	693a      	ldr	r2, [r7, #16]
 800806a:	440a      	add	r2, r1
 800806c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008070:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008074:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	3301      	adds	r3, #1
 800807a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008082:	4293      	cmp	r3, r2
 8008084:	d902      	bls.n	800808c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	75fb      	strb	r3, [r7, #23]
          break;
 800808a:	e00c      	b.n	80080a6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	781b      	ldrb	r3, [r3, #0]
 8008090:	015a      	lsls	r2, r3, #5
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	4413      	add	r3, r2
 8008096:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080a4:	d0e7      	beq.n	8008076 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80080a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	371c      	adds	r7, #28
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr

080080b4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b089      	sub	sp, #36	@ 0x24
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	4611      	mov	r1, r2
 80080c0:	461a      	mov	r2, r3
 80080c2:	460b      	mov	r3, r1
 80080c4:	71fb      	strb	r3, [r7, #7]
 80080c6:	4613      	mov	r3, r2
 80080c8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80080d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d123      	bne.n	8008122 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80080da:	88bb      	ldrh	r3, [r7, #4]
 80080dc:	3303      	adds	r3, #3
 80080de:	089b      	lsrs	r3, r3, #2
 80080e0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80080e2:	2300      	movs	r3, #0
 80080e4:	61bb      	str	r3, [r7, #24]
 80080e6:	e018      	b.n	800811a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80080e8:	79fb      	ldrb	r3, [r7, #7]
 80080ea:	031a      	lsls	r2, r3, #12
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	4413      	add	r3, r2
 80080f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080f4:	461a      	mov	r2, r3
 80080f6:	69fb      	ldr	r3, [r7, #28]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	6013      	str	r3, [r2, #0]
      pSrc++;
 80080fc:	69fb      	ldr	r3, [r7, #28]
 80080fe:	3301      	adds	r3, #1
 8008100:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008102:	69fb      	ldr	r3, [r7, #28]
 8008104:	3301      	adds	r3, #1
 8008106:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008108:	69fb      	ldr	r3, [r7, #28]
 800810a:	3301      	adds	r3, #1
 800810c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800810e:	69fb      	ldr	r3, [r7, #28]
 8008110:	3301      	adds	r3, #1
 8008112:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008114:	69bb      	ldr	r3, [r7, #24]
 8008116:	3301      	adds	r3, #1
 8008118:	61bb      	str	r3, [r7, #24]
 800811a:	69ba      	ldr	r2, [r7, #24]
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	429a      	cmp	r2, r3
 8008120:	d3e2      	bcc.n	80080e8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008122:	2300      	movs	r3, #0
}
 8008124:	4618      	mov	r0, r3
 8008126:	3724      	adds	r7, #36	@ 0x24
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr

08008130 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008130:	b480      	push	{r7}
 8008132:	b08b      	sub	sp, #44	@ 0x2c
 8008134:	af00      	add	r7, sp, #0
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	4613      	mov	r3, r2
 800813c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008146:	88fb      	ldrh	r3, [r7, #6]
 8008148:	089b      	lsrs	r3, r3, #2
 800814a:	b29b      	uxth	r3, r3
 800814c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800814e:	88fb      	ldrh	r3, [r7, #6]
 8008150:	f003 0303 	and.w	r3, r3, #3
 8008154:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008156:	2300      	movs	r3, #0
 8008158:	623b      	str	r3, [r7, #32]
 800815a:	e014      	b.n	8008186 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800815c:	69bb      	ldr	r3, [r7, #24]
 800815e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008162:	681a      	ldr	r2, [r3, #0]
 8008164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008166:	601a      	str	r2, [r3, #0]
    pDest++;
 8008168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800816a:	3301      	adds	r3, #1
 800816c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800816e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008170:	3301      	adds	r3, #1
 8008172:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008176:	3301      	adds	r3, #1
 8008178:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800817a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817c:	3301      	adds	r3, #1
 800817e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008180:	6a3b      	ldr	r3, [r7, #32]
 8008182:	3301      	adds	r3, #1
 8008184:	623b      	str	r3, [r7, #32]
 8008186:	6a3a      	ldr	r2, [r7, #32]
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	429a      	cmp	r2, r3
 800818c:	d3e6      	bcc.n	800815c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800818e:	8bfb      	ldrh	r3, [r7, #30]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d01e      	beq.n	80081d2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008194:	2300      	movs	r3, #0
 8008196:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008198:	69bb      	ldr	r3, [r7, #24]
 800819a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800819e:	461a      	mov	r2, r3
 80081a0:	f107 0310 	add.w	r3, r7, #16
 80081a4:	6812      	ldr	r2, [r2, #0]
 80081a6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80081a8:	693a      	ldr	r2, [r7, #16]
 80081aa:	6a3b      	ldr	r3, [r7, #32]
 80081ac:	b2db      	uxtb	r3, r3
 80081ae:	00db      	lsls	r3, r3, #3
 80081b0:	fa22 f303 	lsr.w	r3, r2, r3
 80081b4:	b2da      	uxtb	r2, r3
 80081b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b8:	701a      	strb	r2, [r3, #0]
      i++;
 80081ba:	6a3b      	ldr	r3, [r7, #32]
 80081bc:	3301      	adds	r3, #1
 80081be:	623b      	str	r3, [r7, #32]
      pDest++;
 80081c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c2:	3301      	adds	r3, #1
 80081c4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80081c6:	8bfb      	ldrh	r3, [r7, #30]
 80081c8:	3b01      	subs	r3, #1
 80081ca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80081cc:	8bfb      	ldrh	r3, [r7, #30]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d1ea      	bne.n	80081a8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80081d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	372c      	adds	r7, #44	@ 0x2c
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr

080081e0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b085      	sub	sp, #20
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
 80081e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	785b      	ldrb	r3, [r3, #1]
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d12c      	bne.n	8008256 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	015a      	lsls	r2, r3, #5
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	4413      	add	r3, r2
 8008204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	2b00      	cmp	r3, #0
 800820c:	db12      	blt.n	8008234 <USB_EPSetStall+0x54>
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d00f      	beq.n	8008234 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	015a      	lsls	r2, r3, #5
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	4413      	add	r3, r2
 800821c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	68ba      	ldr	r2, [r7, #8]
 8008224:	0151      	lsls	r1, r2, #5
 8008226:	68fa      	ldr	r2, [r7, #12]
 8008228:	440a      	add	r2, r1
 800822a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800822e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008232:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	015a      	lsls	r2, r3, #5
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	4413      	add	r3, r2
 800823c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	68ba      	ldr	r2, [r7, #8]
 8008244:	0151      	lsls	r1, r2, #5
 8008246:	68fa      	ldr	r2, [r7, #12]
 8008248:	440a      	add	r2, r1
 800824a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800824e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008252:	6013      	str	r3, [r2, #0]
 8008254:	e02b      	b.n	80082ae <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	015a      	lsls	r2, r3, #5
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	4413      	add	r3, r2
 800825e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	2b00      	cmp	r3, #0
 8008266:	db12      	blt.n	800828e <USB_EPSetStall+0xae>
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d00f      	beq.n	800828e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	015a      	lsls	r2, r3, #5
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	4413      	add	r3, r2
 8008276:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	68ba      	ldr	r2, [r7, #8]
 800827e:	0151      	lsls	r1, r2, #5
 8008280:	68fa      	ldr	r2, [r7, #12]
 8008282:	440a      	add	r2, r1
 8008284:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008288:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800828c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	015a      	lsls	r2, r3, #5
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	4413      	add	r3, r2
 8008296:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	68ba      	ldr	r2, [r7, #8]
 800829e:	0151      	lsls	r1, r2, #5
 80082a0:	68fa      	ldr	r2, [r7, #12]
 80082a2:	440a      	add	r2, r1
 80082a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80082ac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80082ae:	2300      	movs	r3, #0
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3714      	adds	r7, #20
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr

080082bc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	781b      	ldrb	r3, [r3, #0]
 80082ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	785b      	ldrb	r3, [r3, #1]
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	d128      	bne.n	800832a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	015a      	lsls	r2, r3, #5
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	4413      	add	r3, r2
 80082e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	68ba      	ldr	r2, [r7, #8]
 80082e8:	0151      	lsls	r1, r2, #5
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	440a      	add	r2, r1
 80082ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80082f2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80082f6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	791b      	ldrb	r3, [r3, #4]
 80082fc:	2b03      	cmp	r3, #3
 80082fe:	d003      	beq.n	8008308 <USB_EPClearStall+0x4c>
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	791b      	ldrb	r3, [r3, #4]
 8008304:	2b02      	cmp	r3, #2
 8008306:	d138      	bne.n	800837a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	015a      	lsls	r2, r3, #5
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	4413      	add	r3, r2
 8008310:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	68ba      	ldr	r2, [r7, #8]
 8008318:	0151      	lsls	r1, r2, #5
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	440a      	add	r2, r1
 800831e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008322:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008326:	6013      	str	r3, [r2, #0]
 8008328:	e027      	b.n	800837a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	015a      	lsls	r2, r3, #5
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	4413      	add	r3, r2
 8008332:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	68ba      	ldr	r2, [r7, #8]
 800833a:	0151      	lsls	r1, r2, #5
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	440a      	add	r2, r1
 8008340:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008344:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008348:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	791b      	ldrb	r3, [r3, #4]
 800834e:	2b03      	cmp	r3, #3
 8008350:	d003      	beq.n	800835a <USB_EPClearStall+0x9e>
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	791b      	ldrb	r3, [r3, #4]
 8008356:	2b02      	cmp	r3, #2
 8008358:	d10f      	bne.n	800837a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	015a      	lsls	r2, r3, #5
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	4413      	add	r3, r2
 8008362:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	68ba      	ldr	r2, [r7, #8]
 800836a:	0151      	lsls	r1, r2, #5
 800836c:	68fa      	ldr	r2, [r7, #12]
 800836e:	440a      	add	r2, r1
 8008370:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008378:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800837a:	2300      	movs	r3, #0
}
 800837c:	4618      	mov	r0, r3
 800837e:	3714      	adds	r7, #20
 8008380:	46bd      	mov	sp, r7
 8008382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008386:	4770      	bx	lr

08008388 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008388:	b480      	push	{r7}
 800838a:	b085      	sub	sp, #20
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	460b      	mov	r3, r1
 8008392:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	68fa      	ldr	r2, [r7, #12]
 80083a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083a6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80083aa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	78fb      	ldrb	r3, [r7, #3]
 80083b6:	011b      	lsls	r3, r3, #4
 80083b8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80083bc:	68f9      	ldr	r1, [r7, #12]
 80083be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80083c2:	4313      	orrs	r3, r2
 80083c4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80083c6:	2300      	movs	r3, #0
}
 80083c8:	4618      	mov	r0, r3
 80083ca:	3714      	adds	r7, #20
 80083cc:	46bd      	mov	sp, r7
 80083ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d2:	4770      	bx	lr

080083d4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80083d4:	b480      	push	{r7}
 80083d6:	b085      	sub	sp, #20
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	68fa      	ldr	r2, [r7, #12]
 80083ea:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80083ee:	f023 0303 	bic.w	r3, r3, #3
 80083f2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	68fa      	ldr	r2, [r7, #12]
 80083fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008402:	f023 0302 	bic.w	r3, r3, #2
 8008406:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008408:	2300      	movs	r3, #0
}
 800840a:	4618      	mov	r0, r3
 800840c:	3714      	adds	r7, #20
 800840e:	46bd      	mov	sp, r7
 8008410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008414:	4770      	bx	lr

08008416 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008416:	b480      	push	{r7}
 8008418:	b085      	sub	sp, #20
 800841a:	af00      	add	r7, sp, #0
 800841c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	68fa      	ldr	r2, [r7, #12]
 800842c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008430:	f023 0303 	bic.w	r3, r3, #3
 8008434:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	68fa      	ldr	r2, [r7, #12]
 8008440:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008444:	f043 0302 	orr.w	r3, r3, #2
 8008448:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3714      	adds	r7, #20
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008458:	b480      	push	{r7}
 800845a:	b085      	sub	sp, #20
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	695b      	ldr	r3, [r3, #20]
 8008464:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	699b      	ldr	r3, [r3, #24]
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	4013      	ands	r3, r2
 800846e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008470:	68fb      	ldr	r3, [r7, #12]
}
 8008472:	4618      	mov	r0, r3
 8008474:	3714      	adds	r7, #20
 8008476:	46bd      	mov	sp, r7
 8008478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847c:	4770      	bx	lr

0800847e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800847e:	b480      	push	{r7}
 8008480:	b085      	sub	sp, #20
 8008482:	af00      	add	r7, sp, #0
 8008484:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008490:	699b      	ldr	r3, [r3, #24]
 8008492:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800849a:	69db      	ldr	r3, [r3, #28]
 800849c:	68ba      	ldr	r2, [r7, #8]
 800849e:	4013      	ands	r3, r2
 80084a0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	0c1b      	lsrs	r3, r3, #16
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3714      	adds	r7, #20
 80084aa:	46bd      	mov	sp, r7
 80084ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b0:	4770      	bx	lr

080084b2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80084b2:	b480      	push	{r7}
 80084b4:	b085      	sub	sp, #20
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084c4:	699b      	ldr	r3, [r3, #24]
 80084c6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084ce:	69db      	ldr	r3, [r3, #28]
 80084d0:	68ba      	ldr	r2, [r7, #8]
 80084d2:	4013      	ands	r3, r2
 80084d4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	b29b      	uxth	r3, r3
}
 80084da:	4618      	mov	r0, r3
 80084dc:	3714      	adds	r7, #20
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr

080084e6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80084e6:	b480      	push	{r7}
 80084e8:	b085      	sub	sp, #20
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
 80084ee:	460b      	mov	r3, r1
 80084f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80084f6:	78fb      	ldrb	r3, [r7, #3]
 80084f8:	015a      	lsls	r2, r3, #5
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	4413      	add	r3, r2
 80084fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008502:	689b      	ldr	r3, [r3, #8]
 8008504:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800850c:	695b      	ldr	r3, [r3, #20]
 800850e:	68ba      	ldr	r2, [r7, #8]
 8008510:	4013      	ands	r3, r2
 8008512:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008514:	68bb      	ldr	r3, [r7, #8]
}
 8008516:	4618      	mov	r0, r3
 8008518:	3714      	adds	r7, #20
 800851a:	46bd      	mov	sp, r7
 800851c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008520:	4770      	bx	lr

08008522 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008522:	b480      	push	{r7}
 8008524:	b087      	sub	sp, #28
 8008526:	af00      	add	r7, sp, #0
 8008528:	6078      	str	r0, [r7, #4]
 800852a:	460b      	mov	r3, r1
 800852c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008538:	691b      	ldr	r3, [r3, #16]
 800853a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008542:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008544:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008546:	78fb      	ldrb	r3, [r7, #3]
 8008548:	f003 030f 	and.w	r3, r3, #15
 800854c:	68fa      	ldr	r2, [r7, #12]
 800854e:	fa22 f303 	lsr.w	r3, r2, r3
 8008552:	01db      	lsls	r3, r3, #7
 8008554:	b2db      	uxtb	r3, r3
 8008556:	693a      	ldr	r2, [r7, #16]
 8008558:	4313      	orrs	r3, r2
 800855a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800855c:	78fb      	ldrb	r3, [r7, #3]
 800855e:	015a      	lsls	r2, r3, #5
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	4413      	add	r3, r2
 8008564:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008568:	689b      	ldr	r3, [r3, #8]
 800856a:	693a      	ldr	r2, [r7, #16]
 800856c:	4013      	ands	r3, r2
 800856e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008570:	68bb      	ldr	r3, [r7, #8]
}
 8008572:	4618      	mov	r0, r3
 8008574:	371c      	adds	r7, #28
 8008576:	46bd      	mov	sp, r7
 8008578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857c:	4770      	bx	lr

0800857e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800857e:	b480      	push	{r7}
 8008580:	b083      	sub	sp, #12
 8008582:	af00      	add	r7, sp, #0
 8008584:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	695b      	ldr	r3, [r3, #20]
 800858a:	f003 0301 	and.w	r3, r3, #1
}
 800858e:	4618      	mov	r0, r3
 8008590:	370c      	adds	r7, #12
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr

0800859a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800859a:	b480      	push	{r7}
 800859c:	b085      	sub	sp, #20
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	68fa      	ldr	r2, [r7, #12]
 80085b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085b4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80085b8:	f023 0307 	bic.w	r3, r3, #7
 80085bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80085cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80085d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80085d2:	2300      	movs	r3, #0
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3714      	adds	r7, #20
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr

080085e0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b087      	sub	sp, #28
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	60f8      	str	r0, [r7, #12]
 80085e8:	460b      	mov	r3, r1
 80085ea:	607a      	str	r2, [r7, #4]
 80085ec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	333c      	adds	r3, #60	@ 0x3c
 80085f6:	3304      	adds	r3, #4
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	4a26      	ldr	r2, [pc, #152]	@ (8008698 <USB_EP0_OutStart+0xb8>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d90a      	bls.n	800861a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008610:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008614:	d101      	bne.n	800861a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008616:	2300      	movs	r3, #0
 8008618:	e037      	b.n	800868a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800861a:	697b      	ldr	r3, [r7, #20]
 800861c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008620:	461a      	mov	r2, r3
 8008622:	2300      	movs	r3, #0
 8008624:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008626:	697b      	ldr	r3, [r7, #20]
 8008628:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800862c:	691b      	ldr	r3, [r3, #16]
 800862e:	697a      	ldr	r2, [r7, #20]
 8008630:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008634:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008638:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008640:	691b      	ldr	r3, [r3, #16]
 8008642:	697a      	ldr	r2, [r7, #20]
 8008644:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008648:	f043 0318 	orr.w	r3, r3, #24
 800864c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800864e:	697b      	ldr	r3, [r7, #20]
 8008650:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008654:	691b      	ldr	r3, [r3, #16]
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800865c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008660:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008662:	7afb      	ldrb	r3, [r7, #11]
 8008664:	2b01      	cmp	r3, #1
 8008666:	d10f      	bne.n	8008688 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008668:	697b      	ldr	r3, [r7, #20]
 800866a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800866e:	461a      	mov	r2, r3
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	697a      	ldr	r2, [r7, #20]
 800867e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008682:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008686:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008688:	2300      	movs	r3, #0
}
 800868a:	4618      	mov	r0, r3
 800868c:	371c      	adds	r7, #28
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr
 8008696:	bf00      	nop
 8008698:	4f54300a 	.word	0x4f54300a

0800869c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800869c:	b480      	push	{r7}
 800869e:	b085      	sub	sp, #20
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80086a4:	2300      	movs	r3, #0
 80086a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	3301      	adds	r3, #1
 80086ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086b4:	d901      	bls.n	80086ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80086b6:	2303      	movs	r3, #3
 80086b8:	e022      	b.n	8008700 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	691b      	ldr	r3, [r3, #16]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	daf2      	bge.n	80086a8 <USB_CoreReset+0xc>

  count = 10U;
 80086c2:	230a      	movs	r3, #10
 80086c4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80086c6:	e002      	b.n	80086ce <USB_CoreReset+0x32>
  {
    count--;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	3b01      	subs	r3, #1
 80086cc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d1f9      	bne.n	80086c8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	691b      	ldr	r3, [r3, #16]
 80086d8:	f043 0201 	orr.w	r2, r3, #1
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	3301      	adds	r3, #1
 80086e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80086ec:	d901      	bls.n	80086f2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80086ee:	2303      	movs	r3, #3
 80086f0:	e006      	b.n	8008700 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	691b      	ldr	r3, [r3, #16]
 80086f6:	f003 0301 	and.w	r3, r3, #1
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d0f0      	beq.n	80086e0 <USB_CoreReset+0x44>

  return HAL_OK;
 80086fe:	2300      	movs	r3, #0
}
 8008700:	4618      	mov	r0, r3
 8008702:	3714      	adds	r7, #20
 8008704:	46bd      	mov	sp, r7
 8008706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870a:	4770      	bx	lr

0800870c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	460b      	mov	r3, r1
 8008716:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008718:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800871c:	f003 fec8 	bl	800c4b0 <USBD_static_malloc>
 8008720:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d109      	bne.n	800873c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	32b0      	adds	r2, #176	@ 0xb0
 8008732:	2100      	movs	r1, #0
 8008734:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008738:	2302      	movs	r3, #2
 800873a:	e0d4      	b.n	80088e6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800873c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008740:	2100      	movs	r1, #0
 8008742:	68f8      	ldr	r0, [r7, #12]
 8008744:	f004 fe89 	bl	800d45a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	32b0      	adds	r2, #176	@ 0xb0
 8008752:	68f9      	ldr	r1, [r7, #12]
 8008754:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	32b0      	adds	r2, #176	@ 0xb0
 8008762:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	7c1b      	ldrb	r3, [r3, #16]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d138      	bne.n	80087e6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008774:	4b5e      	ldr	r3, [pc, #376]	@ (80088f0 <USBD_CDC_Init+0x1e4>)
 8008776:	7819      	ldrb	r1, [r3, #0]
 8008778:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800877c:	2202      	movs	r2, #2
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f003 fd73 	bl	800c26a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008784:	4b5a      	ldr	r3, [pc, #360]	@ (80088f0 <USBD_CDC_Init+0x1e4>)
 8008786:	781b      	ldrb	r3, [r3, #0]
 8008788:	f003 020f 	and.w	r2, r3, #15
 800878c:	6879      	ldr	r1, [r7, #4]
 800878e:	4613      	mov	r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	4413      	add	r3, r2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	440b      	add	r3, r1
 8008798:	3323      	adds	r3, #35	@ 0x23
 800879a:	2201      	movs	r2, #1
 800879c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800879e:	4b55      	ldr	r3, [pc, #340]	@ (80088f4 <USBD_CDC_Init+0x1e8>)
 80087a0:	7819      	ldrb	r1, [r3, #0]
 80087a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80087a6:	2202      	movs	r2, #2
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f003 fd5e 	bl	800c26a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80087ae:	4b51      	ldr	r3, [pc, #324]	@ (80088f4 <USBD_CDC_Init+0x1e8>)
 80087b0:	781b      	ldrb	r3, [r3, #0]
 80087b2:	f003 020f 	and.w	r2, r3, #15
 80087b6:	6879      	ldr	r1, [r7, #4]
 80087b8:	4613      	mov	r3, r2
 80087ba:	009b      	lsls	r3, r3, #2
 80087bc:	4413      	add	r3, r2
 80087be:	009b      	lsls	r3, r3, #2
 80087c0:	440b      	add	r3, r1
 80087c2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80087c6:	2201      	movs	r2, #1
 80087c8:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80087ca:	4b4b      	ldr	r3, [pc, #300]	@ (80088f8 <USBD_CDC_Init+0x1ec>)
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	f003 020f 	and.w	r2, r3, #15
 80087d2:	6879      	ldr	r1, [r7, #4]
 80087d4:	4613      	mov	r3, r2
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	4413      	add	r3, r2
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	440b      	add	r3, r1
 80087de:	331c      	adds	r3, #28
 80087e0:	2210      	movs	r2, #16
 80087e2:	601a      	str	r2, [r3, #0]
 80087e4:	e035      	b.n	8008852 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80087e6:	4b42      	ldr	r3, [pc, #264]	@ (80088f0 <USBD_CDC_Init+0x1e4>)
 80087e8:	7819      	ldrb	r1, [r3, #0]
 80087ea:	2340      	movs	r3, #64	@ 0x40
 80087ec:	2202      	movs	r2, #2
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f003 fd3b 	bl	800c26a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80087f4:	4b3e      	ldr	r3, [pc, #248]	@ (80088f0 <USBD_CDC_Init+0x1e4>)
 80087f6:	781b      	ldrb	r3, [r3, #0]
 80087f8:	f003 020f 	and.w	r2, r3, #15
 80087fc:	6879      	ldr	r1, [r7, #4]
 80087fe:	4613      	mov	r3, r2
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	4413      	add	r3, r2
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	440b      	add	r3, r1
 8008808:	3323      	adds	r3, #35	@ 0x23
 800880a:	2201      	movs	r2, #1
 800880c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800880e:	4b39      	ldr	r3, [pc, #228]	@ (80088f4 <USBD_CDC_Init+0x1e8>)
 8008810:	7819      	ldrb	r1, [r3, #0]
 8008812:	2340      	movs	r3, #64	@ 0x40
 8008814:	2202      	movs	r2, #2
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f003 fd27 	bl	800c26a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800881c:	4b35      	ldr	r3, [pc, #212]	@ (80088f4 <USBD_CDC_Init+0x1e8>)
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	f003 020f 	and.w	r2, r3, #15
 8008824:	6879      	ldr	r1, [r7, #4]
 8008826:	4613      	mov	r3, r2
 8008828:	009b      	lsls	r3, r3, #2
 800882a:	4413      	add	r3, r2
 800882c:	009b      	lsls	r3, r3, #2
 800882e:	440b      	add	r3, r1
 8008830:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008834:	2201      	movs	r2, #1
 8008836:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008838:	4b2f      	ldr	r3, [pc, #188]	@ (80088f8 <USBD_CDC_Init+0x1ec>)
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	f003 020f 	and.w	r2, r3, #15
 8008840:	6879      	ldr	r1, [r7, #4]
 8008842:	4613      	mov	r3, r2
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	4413      	add	r3, r2
 8008848:	009b      	lsls	r3, r3, #2
 800884a:	440b      	add	r3, r1
 800884c:	331c      	adds	r3, #28
 800884e:	2210      	movs	r2, #16
 8008850:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008852:	4b29      	ldr	r3, [pc, #164]	@ (80088f8 <USBD_CDC_Init+0x1ec>)
 8008854:	7819      	ldrb	r1, [r3, #0]
 8008856:	2308      	movs	r3, #8
 8008858:	2203      	movs	r2, #3
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f003 fd05 	bl	800c26a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008860:	4b25      	ldr	r3, [pc, #148]	@ (80088f8 <USBD_CDC_Init+0x1ec>)
 8008862:	781b      	ldrb	r3, [r3, #0]
 8008864:	f003 020f 	and.w	r2, r3, #15
 8008868:	6879      	ldr	r1, [r7, #4]
 800886a:	4613      	mov	r3, r2
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	4413      	add	r3, r2
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	440b      	add	r3, r1
 8008874:	3323      	adds	r3, #35	@ 0x23
 8008876:	2201      	movs	r2, #1
 8008878:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	2200      	movs	r2, #0
 800887e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008888:	687a      	ldr	r2, [r7, #4]
 800888a:	33b0      	adds	r3, #176	@ 0xb0
 800888c:	009b      	lsls	r3, r3, #2
 800888e:	4413      	add	r3, r2
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2200      	movs	r2, #0
 800889a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2200      	movs	r2, #0
 80088a2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d101      	bne.n	80088b4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80088b0:	2302      	movs	r3, #2
 80088b2:	e018      	b.n	80088e6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	7c1b      	ldrb	r3, [r3, #16]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d10a      	bne.n	80088d2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80088bc:	4b0d      	ldr	r3, [pc, #52]	@ (80088f4 <USBD_CDC_Init+0x1e8>)
 80088be:	7819      	ldrb	r1, [r3, #0]
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80088c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f003 fdbc 	bl	800c448 <USBD_LL_PrepareReceive>
 80088d0:	e008      	b.n	80088e4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80088d2:	4b08      	ldr	r3, [pc, #32]	@ (80088f4 <USBD_CDC_Init+0x1e8>)
 80088d4:	7819      	ldrb	r1, [r3, #0]
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80088dc:	2340      	movs	r3, #64	@ 0x40
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f003 fdb2 	bl	800c448 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80088e4:	2300      	movs	r3, #0
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3710      	adds	r7, #16
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	20000093 	.word	0x20000093
 80088f4:	20000094 	.word	0x20000094
 80088f8:	20000095 	.word	0x20000095

080088fc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80088fc:	b580      	push	{r7, lr}
 80088fe:	b082      	sub	sp, #8
 8008900:	af00      	add	r7, sp, #0
 8008902:	6078      	str	r0, [r7, #4]
 8008904:	460b      	mov	r3, r1
 8008906:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008908:	4b3a      	ldr	r3, [pc, #232]	@ (80089f4 <USBD_CDC_DeInit+0xf8>)
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	4619      	mov	r1, r3
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f003 fcd1 	bl	800c2b6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008914:	4b37      	ldr	r3, [pc, #220]	@ (80089f4 <USBD_CDC_DeInit+0xf8>)
 8008916:	781b      	ldrb	r3, [r3, #0]
 8008918:	f003 020f 	and.w	r2, r3, #15
 800891c:	6879      	ldr	r1, [r7, #4]
 800891e:	4613      	mov	r3, r2
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	4413      	add	r3, r2
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	440b      	add	r3, r1
 8008928:	3323      	adds	r3, #35	@ 0x23
 800892a:	2200      	movs	r2, #0
 800892c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800892e:	4b32      	ldr	r3, [pc, #200]	@ (80089f8 <USBD_CDC_DeInit+0xfc>)
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	4619      	mov	r1, r3
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	f003 fcbe 	bl	800c2b6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800893a:	4b2f      	ldr	r3, [pc, #188]	@ (80089f8 <USBD_CDC_DeInit+0xfc>)
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	f003 020f 	and.w	r2, r3, #15
 8008942:	6879      	ldr	r1, [r7, #4]
 8008944:	4613      	mov	r3, r2
 8008946:	009b      	lsls	r3, r3, #2
 8008948:	4413      	add	r3, r2
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	440b      	add	r3, r1
 800894e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008952:	2200      	movs	r2, #0
 8008954:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008956:	4b29      	ldr	r3, [pc, #164]	@ (80089fc <USBD_CDC_DeInit+0x100>)
 8008958:	781b      	ldrb	r3, [r3, #0]
 800895a:	4619      	mov	r1, r3
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f003 fcaa 	bl	800c2b6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008962:	4b26      	ldr	r3, [pc, #152]	@ (80089fc <USBD_CDC_DeInit+0x100>)
 8008964:	781b      	ldrb	r3, [r3, #0]
 8008966:	f003 020f 	and.w	r2, r3, #15
 800896a:	6879      	ldr	r1, [r7, #4]
 800896c:	4613      	mov	r3, r2
 800896e:	009b      	lsls	r3, r3, #2
 8008970:	4413      	add	r3, r2
 8008972:	009b      	lsls	r3, r3, #2
 8008974:	440b      	add	r3, r1
 8008976:	3323      	adds	r3, #35	@ 0x23
 8008978:	2200      	movs	r2, #0
 800897a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800897c:	4b1f      	ldr	r3, [pc, #124]	@ (80089fc <USBD_CDC_DeInit+0x100>)
 800897e:	781b      	ldrb	r3, [r3, #0]
 8008980:	f003 020f 	and.w	r2, r3, #15
 8008984:	6879      	ldr	r1, [r7, #4]
 8008986:	4613      	mov	r3, r2
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	4413      	add	r3, r2
 800898c:	009b      	lsls	r3, r3, #2
 800898e:	440b      	add	r3, r1
 8008990:	331c      	adds	r3, #28
 8008992:	2200      	movs	r2, #0
 8008994:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	32b0      	adds	r2, #176	@ 0xb0
 80089a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d01f      	beq.n	80089e8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089ae:	687a      	ldr	r2, [r7, #4]
 80089b0:	33b0      	adds	r3, #176	@ 0xb0
 80089b2:	009b      	lsls	r3, r3, #2
 80089b4:	4413      	add	r3, r2
 80089b6:	685b      	ldr	r3, [r3, #4]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	32b0      	adds	r2, #176	@ 0xb0
 80089c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089ca:	4618      	mov	r0, r3
 80089cc:	f003 fd7e 	bl	800c4cc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	32b0      	adds	r2, #176	@ 0xb0
 80089da:	2100      	movs	r1, #0
 80089dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80089e8:	2300      	movs	r3, #0
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3708      	adds	r7, #8
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop
 80089f4:	20000093 	.word	0x20000093
 80089f8:	20000094 	.word	0x20000094
 80089fc:	20000095 	.word	0x20000095

08008a00 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b086      	sub	sp, #24
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	32b0      	adds	r2, #176	@ 0xb0
 8008a14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a18:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a22:	2300      	movs	r3, #0
 8008a24:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d101      	bne.n	8008a30 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008a2c:	2303      	movs	r3, #3
 8008a2e:	e0bf      	b.n	8008bb0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d050      	beq.n	8008ade <USBD_CDC_Setup+0xde>
 8008a3c:	2b20      	cmp	r3, #32
 8008a3e:	f040 80af 	bne.w	8008ba0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	88db      	ldrh	r3, [r3, #6]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d03a      	beq.n	8008ac0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	781b      	ldrb	r3, [r3, #0]
 8008a4e:	b25b      	sxtb	r3, r3
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	da1b      	bge.n	8008a8c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a5a:	687a      	ldr	r2, [r7, #4]
 8008a5c:	33b0      	adds	r3, #176	@ 0xb0
 8008a5e:	009b      	lsls	r3, r3, #2
 8008a60:	4413      	add	r3, r2
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	683a      	ldr	r2, [r7, #0]
 8008a68:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008a6a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a6c:	683a      	ldr	r2, [r7, #0]
 8008a6e:	88d2      	ldrh	r2, [r2, #6]
 8008a70:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	88db      	ldrh	r3, [r3, #6]
 8008a76:	2b07      	cmp	r3, #7
 8008a78:	bf28      	it	cs
 8008a7a:	2307      	movcs	r3, #7
 8008a7c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	89fa      	ldrh	r2, [r7, #14]
 8008a82:	4619      	mov	r1, r3
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f001 fd67 	bl	800a558 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008a8a:	e090      	b.n	8008bae <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	785a      	ldrb	r2, [r3, #1]
 8008a90:	693b      	ldr	r3, [r7, #16]
 8008a92:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	88db      	ldrh	r3, [r3, #6]
 8008a9a:	2b3f      	cmp	r3, #63	@ 0x3f
 8008a9c:	d803      	bhi.n	8008aa6 <USBD_CDC_Setup+0xa6>
 8008a9e:	683b      	ldr	r3, [r7, #0]
 8008aa0:	88db      	ldrh	r3, [r3, #6]
 8008aa2:	b2da      	uxtb	r2, r3
 8008aa4:	e000      	b.n	8008aa8 <USBD_CDC_Setup+0xa8>
 8008aa6:	2240      	movs	r2, #64	@ 0x40
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008aae:	6939      	ldr	r1, [r7, #16]
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008ab6:	461a      	mov	r2, r3
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f001 fd7c 	bl	800a5b6 <USBD_CtlPrepareRx>
      break;
 8008abe:	e076      	b.n	8008bae <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ac6:	687a      	ldr	r2, [r7, #4]
 8008ac8:	33b0      	adds	r3, #176	@ 0xb0
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	4413      	add	r3, r2
 8008ace:	685b      	ldr	r3, [r3, #4]
 8008ad0:	689b      	ldr	r3, [r3, #8]
 8008ad2:	683a      	ldr	r2, [r7, #0]
 8008ad4:	7850      	ldrb	r0, [r2, #1]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	6839      	ldr	r1, [r7, #0]
 8008ada:	4798      	blx	r3
      break;
 8008adc:	e067      	b.n	8008bae <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	785b      	ldrb	r3, [r3, #1]
 8008ae2:	2b0b      	cmp	r3, #11
 8008ae4:	d851      	bhi.n	8008b8a <USBD_CDC_Setup+0x18a>
 8008ae6:	a201      	add	r2, pc, #4	@ (adr r2, 8008aec <USBD_CDC_Setup+0xec>)
 8008ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aec:	08008b1d 	.word	0x08008b1d
 8008af0:	08008b99 	.word	0x08008b99
 8008af4:	08008b8b 	.word	0x08008b8b
 8008af8:	08008b8b 	.word	0x08008b8b
 8008afc:	08008b8b 	.word	0x08008b8b
 8008b00:	08008b8b 	.word	0x08008b8b
 8008b04:	08008b8b 	.word	0x08008b8b
 8008b08:	08008b8b 	.word	0x08008b8b
 8008b0c:	08008b8b 	.word	0x08008b8b
 8008b10:	08008b8b 	.word	0x08008b8b
 8008b14:	08008b47 	.word	0x08008b47
 8008b18:	08008b71 	.word	0x08008b71
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b22:	b2db      	uxtb	r3, r3
 8008b24:	2b03      	cmp	r3, #3
 8008b26:	d107      	bne.n	8008b38 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008b28:	f107 030a 	add.w	r3, r7, #10
 8008b2c:	2202      	movs	r2, #2
 8008b2e:	4619      	mov	r1, r3
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f001 fd11 	bl	800a558 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b36:	e032      	b.n	8008b9e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008b38:	6839      	ldr	r1, [r7, #0]
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f001 fc8f 	bl	800a45e <USBD_CtlError>
            ret = USBD_FAIL;
 8008b40:	2303      	movs	r3, #3
 8008b42:	75fb      	strb	r3, [r7, #23]
          break;
 8008b44:	e02b      	b.n	8008b9e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b4c:	b2db      	uxtb	r3, r3
 8008b4e:	2b03      	cmp	r3, #3
 8008b50:	d107      	bne.n	8008b62 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008b52:	f107 030d 	add.w	r3, r7, #13
 8008b56:	2201      	movs	r2, #1
 8008b58:	4619      	mov	r1, r3
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f001 fcfc 	bl	800a558 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b60:	e01d      	b.n	8008b9e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008b62:	6839      	ldr	r1, [r7, #0]
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f001 fc7a 	bl	800a45e <USBD_CtlError>
            ret = USBD_FAIL;
 8008b6a:	2303      	movs	r3, #3
 8008b6c:	75fb      	strb	r3, [r7, #23]
          break;
 8008b6e:	e016      	b.n	8008b9e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b76:	b2db      	uxtb	r3, r3
 8008b78:	2b03      	cmp	r3, #3
 8008b7a:	d00f      	beq.n	8008b9c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008b7c:	6839      	ldr	r1, [r7, #0]
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f001 fc6d 	bl	800a45e <USBD_CtlError>
            ret = USBD_FAIL;
 8008b84:	2303      	movs	r3, #3
 8008b86:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008b88:	e008      	b.n	8008b9c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008b8a:	6839      	ldr	r1, [r7, #0]
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f001 fc66 	bl	800a45e <USBD_CtlError>
          ret = USBD_FAIL;
 8008b92:	2303      	movs	r3, #3
 8008b94:	75fb      	strb	r3, [r7, #23]
          break;
 8008b96:	e002      	b.n	8008b9e <USBD_CDC_Setup+0x19e>
          break;
 8008b98:	bf00      	nop
 8008b9a:	e008      	b.n	8008bae <USBD_CDC_Setup+0x1ae>
          break;
 8008b9c:	bf00      	nop
      }
      break;
 8008b9e:	e006      	b.n	8008bae <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008ba0:	6839      	ldr	r1, [r7, #0]
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f001 fc5b 	bl	800a45e <USBD_CtlError>
      ret = USBD_FAIL;
 8008ba8:	2303      	movs	r3, #3
 8008baa:	75fb      	strb	r3, [r7, #23]
      break;
 8008bac:	bf00      	nop
  }

  return (uint8_t)ret;
 8008bae:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	3718      	adds	r7, #24
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bd80      	pop	{r7, pc}

08008bb8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b084      	sub	sp, #16
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008bca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	32b0      	adds	r2, #176	@ 0xb0
 8008bd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d101      	bne.n	8008be2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008bde:	2303      	movs	r3, #3
 8008be0:	e065      	b.n	8008cae <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	32b0      	adds	r2, #176	@ 0xb0
 8008bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bf0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008bf2:	78fb      	ldrb	r3, [r7, #3]
 8008bf4:	f003 020f 	and.w	r2, r3, #15
 8008bf8:	6879      	ldr	r1, [r7, #4]
 8008bfa:	4613      	mov	r3, r2
 8008bfc:	009b      	lsls	r3, r3, #2
 8008bfe:	4413      	add	r3, r2
 8008c00:	009b      	lsls	r3, r3, #2
 8008c02:	440b      	add	r3, r1
 8008c04:	3314      	adds	r3, #20
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d02f      	beq.n	8008c6c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008c0c:	78fb      	ldrb	r3, [r7, #3]
 8008c0e:	f003 020f 	and.w	r2, r3, #15
 8008c12:	6879      	ldr	r1, [r7, #4]
 8008c14:	4613      	mov	r3, r2
 8008c16:	009b      	lsls	r3, r3, #2
 8008c18:	4413      	add	r3, r2
 8008c1a:	009b      	lsls	r3, r3, #2
 8008c1c:	440b      	add	r3, r1
 8008c1e:	3314      	adds	r3, #20
 8008c20:	681a      	ldr	r2, [r3, #0]
 8008c22:	78fb      	ldrb	r3, [r7, #3]
 8008c24:	f003 010f 	and.w	r1, r3, #15
 8008c28:	68f8      	ldr	r0, [r7, #12]
 8008c2a:	460b      	mov	r3, r1
 8008c2c:	00db      	lsls	r3, r3, #3
 8008c2e:	440b      	add	r3, r1
 8008c30:	009b      	lsls	r3, r3, #2
 8008c32:	4403      	add	r3, r0
 8008c34:	331c      	adds	r3, #28
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	fbb2 f1f3 	udiv	r1, r2, r3
 8008c3c:	fb01 f303 	mul.w	r3, r1, r3
 8008c40:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d112      	bne.n	8008c6c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008c46:	78fb      	ldrb	r3, [r7, #3]
 8008c48:	f003 020f 	and.w	r2, r3, #15
 8008c4c:	6879      	ldr	r1, [r7, #4]
 8008c4e:	4613      	mov	r3, r2
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	4413      	add	r3, r2
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	440b      	add	r3, r1
 8008c58:	3314      	adds	r3, #20
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008c5e:	78f9      	ldrb	r1, [r7, #3]
 8008c60:	2300      	movs	r3, #0
 8008c62:	2200      	movs	r2, #0
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f003 fbce 	bl	800c406 <USBD_LL_Transmit>
 8008c6a:	e01f      	b.n	8008cac <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c7a:	687a      	ldr	r2, [r7, #4]
 8008c7c:	33b0      	adds	r3, #176	@ 0xb0
 8008c7e:	009b      	lsls	r3, r3, #2
 8008c80:	4413      	add	r3, r2
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	691b      	ldr	r3, [r3, #16]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d010      	beq.n	8008cac <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c90:	687a      	ldr	r2, [r7, #4]
 8008c92:	33b0      	adds	r3, #176	@ 0xb0
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	4413      	add	r3, r2
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	691b      	ldr	r3, [r3, #16]
 8008c9c:	68ba      	ldr	r2, [r7, #8]
 8008c9e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008ca2:	68ba      	ldr	r2, [r7, #8]
 8008ca4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008ca8:	78fa      	ldrb	r2, [r7, #3]
 8008caa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008cac:	2300      	movs	r3, #0
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3710      	adds	r7, #16
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}

08008cb6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008cb6:	b580      	push	{r7, lr}
 8008cb8:	b084      	sub	sp, #16
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	32b0      	adds	r2, #176	@ 0xb0
 8008ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cd0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	32b0      	adds	r2, #176	@ 0xb0
 8008cdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d101      	bne.n	8008ce8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008ce4:	2303      	movs	r3, #3
 8008ce6:	e01a      	b.n	8008d1e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008ce8:	78fb      	ldrb	r3, [r7, #3]
 8008cea:	4619      	mov	r1, r3
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f003 fbcc 	bl	800c48a <USBD_LL_GetRxDataSize>
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	33b0      	adds	r3, #176	@ 0xb0
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	4413      	add	r3, r2
 8008d08:	685b      	ldr	r3, [r3, #4]
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	68fa      	ldr	r2, [r7, #12]
 8008d0e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008d12:	68fa      	ldr	r2, [r7, #12]
 8008d14:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008d18:	4611      	mov	r1, r2
 8008d1a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008d1c:	2300      	movs	r3, #0
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3710      	adds	r7, #16
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}

08008d26 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008d26:	b580      	push	{r7, lr}
 8008d28:	b084      	sub	sp, #16
 8008d2a:	af00      	add	r7, sp, #0
 8008d2c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	32b0      	adds	r2, #176	@ 0xb0
 8008d38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d3c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d101      	bne.n	8008d48 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008d44:	2303      	movs	r3, #3
 8008d46:	e024      	b.n	8008d92 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008d4e:	687a      	ldr	r2, [r7, #4]
 8008d50:	33b0      	adds	r3, #176	@ 0xb0
 8008d52:	009b      	lsls	r3, r3, #2
 8008d54:	4413      	add	r3, r2
 8008d56:	685b      	ldr	r3, [r3, #4]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d019      	beq.n	8008d90 <USBD_CDC_EP0_RxReady+0x6a>
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008d62:	2bff      	cmp	r3, #255	@ 0xff
 8008d64:	d014      	beq.n	8008d90 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008d6c:	687a      	ldr	r2, [r7, #4]
 8008d6e:	33b0      	adds	r3, #176	@ 0xb0
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	4413      	add	r3, r2
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	689b      	ldr	r3, [r3, #8]
 8008d78:	68fa      	ldr	r2, [r7, #12]
 8008d7a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008d7e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008d80:	68fa      	ldr	r2, [r7, #12]
 8008d82:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008d86:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	22ff      	movs	r2, #255	@ 0xff
 8008d8c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008d90:	2300      	movs	r3, #0
}
 8008d92:	4618      	mov	r0, r3
 8008d94:	3710      	adds	r7, #16
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bd80      	pop	{r7, pc}
	...

08008d9c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b086      	sub	sp, #24
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008da4:	2182      	movs	r1, #130	@ 0x82
 8008da6:	4818      	ldr	r0, [pc, #96]	@ (8008e08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008da8:	f000 fd22 	bl	80097f0 <USBD_GetEpDesc>
 8008dac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008dae:	2101      	movs	r1, #1
 8008db0:	4815      	ldr	r0, [pc, #84]	@ (8008e08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008db2:	f000 fd1d 	bl	80097f0 <USBD_GetEpDesc>
 8008db6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008db8:	2181      	movs	r1, #129	@ 0x81
 8008dba:	4813      	ldr	r0, [pc, #76]	@ (8008e08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008dbc:	f000 fd18 	bl	80097f0 <USBD_GetEpDesc>
 8008dc0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	2210      	movs	r2, #16
 8008dcc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008dce:	693b      	ldr	r3, [r7, #16]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d006      	beq.n	8008de2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008ddc:	711a      	strb	r2, [r3, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d006      	beq.n	8008df6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2200      	movs	r2, #0
 8008dec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008df0:	711a      	strb	r2, [r3, #4]
 8008df2:	2200      	movs	r2, #0
 8008df4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2243      	movs	r2, #67	@ 0x43
 8008dfa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008dfc:	4b02      	ldr	r3, [pc, #8]	@ (8008e08 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3718      	adds	r7, #24
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	20000050 	.word	0x20000050

08008e0c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b086      	sub	sp, #24
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008e14:	2182      	movs	r1, #130	@ 0x82
 8008e16:	4818      	ldr	r0, [pc, #96]	@ (8008e78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e18:	f000 fcea 	bl	80097f0 <USBD_GetEpDesc>
 8008e1c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008e1e:	2101      	movs	r1, #1
 8008e20:	4815      	ldr	r0, [pc, #84]	@ (8008e78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e22:	f000 fce5 	bl	80097f0 <USBD_GetEpDesc>
 8008e26:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008e28:	2181      	movs	r1, #129	@ 0x81
 8008e2a:	4813      	ldr	r0, [pc, #76]	@ (8008e78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008e2c:	f000 fce0 	bl	80097f0 <USBD_GetEpDesc>
 8008e30:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d002      	beq.n	8008e3e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	2210      	movs	r2, #16
 8008e3c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008e3e:	693b      	ldr	r3, [r7, #16]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d006      	beq.n	8008e52 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	2200      	movs	r2, #0
 8008e48:	711a      	strb	r2, [r3, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f042 0202 	orr.w	r2, r2, #2
 8008e50:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d006      	beq.n	8008e66 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	711a      	strb	r2, [r3, #4]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	f042 0202 	orr.w	r2, r2, #2
 8008e64:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2243      	movs	r2, #67	@ 0x43
 8008e6a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008e6c:	4b02      	ldr	r3, [pc, #8]	@ (8008e78 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008e6e:	4618      	mov	r0, r3
 8008e70:	3718      	adds	r7, #24
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}
 8008e76:	bf00      	nop
 8008e78:	20000050 	.word	0x20000050

08008e7c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b086      	sub	sp, #24
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008e84:	2182      	movs	r1, #130	@ 0x82
 8008e86:	4818      	ldr	r0, [pc, #96]	@ (8008ee8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e88:	f000 fcb2 	bl	80097f0 <USBD_GetEpDesc>
 8008e8c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008e8e:	2101      	movs	r1, #1
 8008e90:	4815      	ldr	r0, [pc, #84]	@ (8008ee8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e92:	f000 fcad 	bl	80097f0 <USBD_GetEpDesc>
 8008e96:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008e98:	2181      	movs	r1, #129	@ 0x81
 8008e9a:	4813      	ldr	r0, [pc, #76]	@ (8008ee8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008e9c:	f000 fca8 	bl	80097f0 <USBD_GetEpDesc>
 8008ea0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d002      	beq.n	8008eae <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008ea8:	697b      	ldr	r3, [r7, #20]
 8008eaa:	2210      	movs	r2, #16
 8008eac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008eae:	693b      	ldr	r3, [r7, #16]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d006      	beq.n	8008ec2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008ebc:	711a      	strb	r2, [r3, #4]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d006      	beq.n	8008ed6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008ed0:	711a      	strb	r2, [r3, #4]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2243      	movs	r2, #67	@ 0x43
 8008eda:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008edc:	4b02      	ldr	r3, [pc, #8]	@ (8008ee8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008ede:	4618      	mov	r0, r3
 8008ee0:	3718      	adds	r7, #24
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	bf00      	nop
 8008ee8:	20000050 	.word	0x20000050

08008eec <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b083      	sub	sp, #12
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	220a      	movs	r2, #10
 8008ef8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008efa:	4b03      	ldr	r3, [pc, #12]	@ (8008f08 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008efc:	4618      	mov	r0, r3
 8008efe:	370c      	adds	r7, #12
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr
 8008f08:	2000000c 	.word	0x2000000c

08008f0c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b083      	sub	sp, #12
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
 8008f14:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d101      	bne.n	8008f20 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008f1c:	2303      	movs	r3, #3
 8008f1e:	e009      	b.n	8008f34 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f26:	687a      	ldr	r2, [r7, #4]
 8008f28:	33b0      	adds	r3, #176	@ 0xb0
 8008f2a:	009b      	lsls	r3, r3, #2
 8008f2c:	4413      	add	r3, r2
 8008f2e:	683a      	ldr	r2, [r7, #0]
 8008f30:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008f32:	2300      	movs	r3, #0
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	370c      	adds	r7, #12
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3e:	4770      	bx	lr

08008f40 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008f40:	b480      	push	{r7}
 8008f42:	b087      	sub	sp, #28
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	60f8      	str	r0, [r7, #12]
 8008f48:	60b9      	str	r1, [r7, #8]
 8008f4a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	32b0      	adds	r2, #176	@ 0xb0
 8008f56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f5a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d101      	bne.n	8008f66 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008f62:	2303      	movs	r3, #3
 8008f64:	e008      	b.n	8008f78 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	68ba      	ldr	r2, [r7, #8]
 8008f6a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	687a      	ldr	r2, [r7, #4]
 8008f72:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008f76:	2300      	movs	r3, #0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	371c      	adds	r7, #28
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	4770      	bx	lr

08008f84 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008f84:	b480      	push	{r7}
 8008f86:	b085      	sub	sp, #20
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	32b0      	adds	r2, #176	@ 0xb0
 8008f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f9c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d101      	bne.n	8008fa8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008fa4:	2303      	movs	r3, #3
 8008fa6:	e004      	b.n	8008fb2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	683a      	ldr	r2, [r7, #0]
 8008fac:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008fb0:	2300      	movs	r3, #0
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3714      	adds	r7, #20
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbc:	4770      	bx	lr
	...

08008fc0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	32b0      	adds	r2, #176	@ 0xb0
 8008fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fd6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	32b0      	adds	r2, #176	@ 0xb0
 8008fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d101      	bne.n	8008fee <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008fea:	2303      	movs	r3, #3
 8008fec:	e018      	b.n	8009020 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	7c1b      	ldrb	r3, [r3, #16]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d10a      	bne.n	800900c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8009028 <USBD_CDC_ReceivePacket+0x68>)
 8008ff8:	7819      	ldrb	r1, [r3, #0]
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009000:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f003 fa1f 	bl	800c448 <USBD_LL_PrepareReceive>
 800900a:	e008      	b.n	800901e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800900c:	4b06      	ldr	r3, [pc, #24]	@ (8009028 <USBD_CDC_ReceivePacket+0x68>)
 800900e:	7819      	ldrb	r1, [r3, #0]
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009016:	2340      	movs	r3, #64	@ 0x40
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f003 fa15 	bl	800c448 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800901e:	2300      	movs	r3, #0
}
 8009020:	4618      	mov	r0, r3
 8009022:	3710      	adds	r7, #16
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}
 8009028:	20000094 	.word	0x20000094

0800902c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b086      	sub	sp, #24
 8009030:	af00      	add	r7, sp, #0
 8009032:	60f8      	str	r0, [r7, #12]
 8009034:	60b9      	str	r1, [r7, #8]
 8009036:	4613      	mov	r3, r2
 8009038:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d101      	bne.n	8009044 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009040:	2303      	movs	r3, #3
 8009042:	e01f      	b.n	8009084 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2200      	movs	r2, #0
 8009048:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2200      	movs	r2, #0
 8009050:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2200      	movs	r2, #0
 8009058:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d003      	beq.n	800906a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	68ba      	ldr	r2, [r7, #8]
 8009066:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2201      	movs	r2, #1
 800906e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	79fa      	ldrb	r2, [r7, #7]
 8009076:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009078:	68f8      	ldr	r0, [r7, #12]
 800907a:	f003 f88f 	bl	800c19c <USBD_LL_Init>
 800907e:	4603      	mov	r3, r0
 8009080:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009082:	7dfb      	ldrb	r3, [r7, #23]
}
 8009084:	4618      	mov	r0, r3
 8009086:	3718      	adds	r7, #24
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b084      	sub	sp, #16
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009096:	2300      	movs	r3, #0
 8009098:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d101      	bne.n	80090a4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80090a0:	2303      	movs	r3, #3
 80090a2:	e025      	b.n	80090f0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	683a      	ldr	r2, [r7, #0]
 80090a8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	32ae      	adds	r2, #174	@ 0xae
 80090b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d00f      	beq.n	80090e0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	32ae      	adds	r2, #174	@ 0xae
 80090ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090d0:	f107 020e 	add.w	r2, r7, #14
 80090d4:	4610      	mov	r0, r2
 80090d6:	4798      	blx	r3
 80090d8:	4602      	mov	r2, r0
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80090e6:	1c5a      	adds	r2, r3, #1
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80090ee:	2300      	movs	r3, #0
}
 80090f0:	4618      	mov	r0, r3
 80090f2:	3710      	adds	r7, #16
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bd80      	pop	{r7, pc}

080090f8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b082      	sub	sp, #8
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f003 f897 	bl	800c234 <USBD_LL_Start>
 8009106:	4603      	mov	r3, r0
}
 8009108:	4618      	mov	r0, r3
 800910a:	3708      	adds	r7, #8
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009110:	b480      	push	{r7}
 8009112:	b083      	sub	sp, #12
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009118:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800911a:	4618      	mov	r0, r3
 800911c:	370c      	adds	r7, #12
 800911e:	46bd      	mov	sp, r7
 8009120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009124:	4770      	bx	lr

08009126 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009126:	b580      	push	{r7, lr}
 8009128:	b084      	sub	sp, #16
 800912a:	af00      	add	r7, sp, #0
 800912c:	6078      	str	r0, [r7, #4]
 800912e:	460b      	mov	r3, r1
 8009130:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009132:	2300      	movs	r3, #0
 8009134:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800913c:	2b00      	cmp	r3, #0
 800913e:	d009      	beq.n	8009154 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	78fa      	ldrb	r2, [r7, #3]
 800914a:	4611      	mov	r1, r2
 800914c:	6878      	ldr	r0, [r7, #4]
 800914e:	4798      	blx	r3
 8009150:	4603      	mov	r3, r0
 8009152:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009154:	7bfb      	ldrb	r3, [r7, #15]
}
 8009156:	4618      	mov	r0, r3
 8009158:	3710      	adds	r7, #16
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}

0800915e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800915e:	b580      	push	{r7, lr}
 8009160:	b084      	sub	sp, #16
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
 8009166:	460b      	mov	r3, r1
 8009168:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800916a:	2300      	movs	r3, #0
 800916c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	78fa      	ldrb	r2, [r7, #3]
 8009178:	4611      	mov	r1, r2
 800917a:	6878      	ldr	r0, [r7, #4]
 800917c:	4798      	blx	r3
 800917e:	4603      	mov	r3, r0
 8009180:	2b00      	cmp	r3, #0
 8009182:	d001      	beq.n	8009188 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009184:	2303      	movs	r3, #3
 8009186:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009188:	7bfb      	ldrb	r3, [r7, #15]
}
 800918a:	4618      	mov	r0, r3
 800918c:	3710      	adds	r7, #16
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}

08009192 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009192:	b580      	push	{r7, lr}
 8009194:	b084      	sub	sp, #16
 8009196:	af00      	add	r7, sp, #0
 8009198:	6078      	str	r0, [r7, #4]
 800919a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80091a2:	6839      	ldr	r1, [r7, #0]
 80091a4:	4618      	mov	r0, r3
 80091a6:	f001 f920 	bl	800a3ea <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2201      	movs	r2, #1
 80091ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80091b8:	461a      	mov	r2, r3
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80091c6:	f003 031f 	and.w	r3, r3, #31
 80091ca:	2b02      	cmp	r3, #2
 80091cc:	d01a      	beq.n	8009204 <USBD_LL_SetupStage+0x72>
 80091ce:	2b02      	cmp	r3, #2
 80091d0:	d822      	bhi.n	8009218 <USBD_LL_SetupStage+0x86>
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d002      	beq.n	80091dc <USBD_LL_SetupStage+0x4a>
 80091d6:	2b01      	cmp	r3, #1
 80091d8:	d00a      	beq.n	80091f0 <USBD_LL_SetupStage+0x5e>
 80091da:	e01d      	b.n	8009218 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80091e2:	4619      	mov	r1, r3
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f000 fb75 	bl	80098d4 <USBD_StdDevReq>
 80091ea:	4603      	mov	r3, r0
 80091ec:	73fb      	strb	r3, [r7, #15]
      break;
 80091ee:	e020      	b.n	8009232 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80091f6:	4619      	mov	r1, r3
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f000 fbdd 	bl	80099b8 <USBD_StdItfReq>
 80091fe:	4603      	mov	r3, r0
 8009200:	73fb      	strb	r3, [r7, #15]
      break;
 8009202:	e016      	b.n	8009232 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800920a:	4619      	mov	r1, r3
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	f000 fc3f 	bl	8009a90 <USBD_StdEPReq>
 8009212:	4603      	mov	r3, r0
 8009214:	73fb      	strb	r3, [r7, #15]
      break;
 8009216:	e00c      	b.n	8009232 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800921e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009222:	b2db      	uxtb	r3, r3
 8009224:	4619      	mov	r1, r3
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f003 f864 	bl	800c2f4 <USBD_LL_StallEP>
 800922c:	4603      	mov	r3, r0
 800922e:	73fb      	strb	r3, [r7, #15]
      break;
 8009230:	bf00      	nop
  }

  return ret;
 8009232:	7bfb      	ldrb	r3, [r7, #15]
}
 8009234:	4618      	mov	r0, r3
 8009236:	3710      	adds	r7, #16
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b086      	sub	sp, #24
 8009240:	af00      	add	r7, sp, #0
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	460b      	mov	r3, r1
 8009246:	607a      	str	r2, [r7, #4]
 8009248:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800924a:	2300      	movs	r3, #0
 800924c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800924e:	7afb      	ldrb	r3, [r7, #11]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d177      	bne.n	8009344 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800925a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009262:	2b03      	cmp	r3, #3
 8009264:	f040 80a1 	bne.w	80093aa <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	693a      	ldr	r2, [r7, #16]
 800926e:	8992      	ldrh	r2, [r2, #12]
 8009270:	4293      	cmp	r3, r2
 8009272:	d91c      	bls.n	80092ae <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	693a      	ldr	r2, [r7, #16]
 800927a:	8992      	ldrh	r2, [r2, #12]
 800927c:	1a9a      	subs	r2, r3, r2
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009282:	693b      	ldr	r3, [r7, #16]
 8009284:	691b      	ldr	r3, [r3, #16]
 8009286:	693a      	ldr	r2, [r7, #16]
 8009288:	8992      	ldrh	r2, [r2, #12]
 800928a:	441a      	add	r2, r3
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8009290:	693b      	ldr	r3, [r7, #16]
 8009292:	6919      	ldr	r1, [r3, #16]
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	899b      	ldrh	r3, [r3, #12]
 8009298:	461a      	mov	r2, r3
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	4293      	cmp	r3, r2
 80092a0:	bf38      	it	cc
 80092a2:	4613      	movcc	r3, r2
 80092a4:	461a      	mov	r2, r3
 80092a6:	68f8      	ldr	r0, [r7, #12]
 80092a8:	f001 f9a6 	bl	800a5f8 <USBD_CtlContinueRx>
 80092ac:	e07d      	b.n	80093aa <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80092b4:	f003 031f 	and.w	r3, r3, #31
 80092b8:	2b02      	cmp	r3, #2
 80092ba:	d014      	beq.n	80092e6 <USBD_LL_DataOutStage+0xaa>
 80092bc:	2b02      	cmp	r3, #2
 80092be:	d81d      	bhi.n	80092fc <USBD_LL_DataOutStage+0xc0>
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d002      	beq.n	80092ca <USBD_LL_DataOutStage+0x8e>
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d003      	beq.n	80092d0 <USBD_LL_DataOutStage+0x94>
 80092c8:	e018      	b.n	80092fc <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80092ca:	2300      	movs	r3, #0
 80092cc:	75bb      	strb	r3, [r7, #22]
            break;
 80092ce:	e018      	b.n	8009302 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80092d6:	b2db      	uxtb	r3, r3
 80092d8:	4619      	mov	r1, r3
 80092da:	68f8      	ldr	r0, [r7, #12]
 80092dc:	f000 fa6e 	bl	80097bc <USBD_CoreFindIF>
 80092e0:	4603      	mov	r3, r0
 80092e2:	75bb      	strb	r3, [r7, #22]
            break;
 80092e4:	e00d      	b.n	8009302 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80092ec:	b2db      	uxtb	r3, r3
 80092ee:	4619      	mov	r1, r3
 80092f0:	68f8      	ldr	r0, [r7, #12]
 80092f2:	f000 fa70 	bl	80097d6 <USBD_CoreFindEP>
 80092f6:	4603      	mov	r3, r0
 80092f8:	75bb      	strb	r3, [r7, #22]
            break;
 80092fa:	e002      	b.n	8009302 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80092fc:	2300      	movs	r3, #0
 80092fe:	75bb      	strb	r3, [r7, #22]
            break;
 8009300:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009302:	7dbb      	ldrb	r3, [r7, #22]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d119      	bne.n	800933c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800930e:	b2db      	uxtb	r3, r3
 8009310:	2b03      	cmp	r3, #3
 8009312:	d113      	bne.n	800933c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009314:	7dba      	ldrb	r2, [r7, #22]
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	32ae      	adds	r2, #174	@ 0xae
 800931a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800931e:	691b      	ldr	r3, [r3, #16]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d00b      	beq.n	800933c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009324:	7dba      	ldrb	r2, [r7, #22]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800932c:	7dba      	ldrb	r2, [r7, #22]
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	32ae      	adds	r2, #174	@ 0xae
 8009332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009336:	691b      	ldr	r3, [r3, #16]
 8009338:	68f8      	ldr	r0, [r7, #12]
 800933a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800933c:	68f8      	ldr	r0, [r7, #12]
 800933e:	f001 f96c 	bl	800a61a <USBD_CtlSendStatus>
 8009342:	e032      	b.n	80093aa <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009344:	7afb      	ldrb	r3, [r7, #11]
 8009346:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800934a:	b2db      	uxtb	r3, r3
 800934c:	4619      	mov	r1, r3
 800934e:	68f8      	ldr	r0, [r7, #12]
 8009350:	f000 fa41 	bl	80097d6 <USBD_CoreFindEP>
 8009354:	4603      	mov	r3, r0
 8009356:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009358:	7dbb      	ldrb	r3, [r7, #22]
 800935a:	2bff      	cmp	r3, #255	@ 0xff
 800935c:	d025      	beq.n	80093aa <USBD_LL_DataOutStage+0x16e>
 800935e:	7dbb      	ldrb	r3, [r7, #22]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d122      	bne.n	80093aa <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800936a:	b2db      	uxtb	r3, r3
 800936c:	2b03      	cmp	r3, #3
 800936e:	d117      	bne.n	80093a0 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009370:	7dba      	ldrb	r2, [r7, #22]
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	32ae      	adds	r2, #174	@ 0xae
 8009376:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800937a:	699b      	ldr	r3, [r3, #24]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d00f      	beq.n	80093a0 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8009380:	7dba      	ldrb	r2, [r7, #22]
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009388:	7dba      	ldrb	r2, [r7, #22]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	32ae      	adds	r2, #174	@ 0xae
 800938e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009392:	699b      	ldr	r3, [r3, #24]
 8009394:	7afa      	ldrb	r2, [r7, #11]
 8009396:	4611      	mov	r1, r2
 8009398:	68f8      	ldr	r0, [r7, #12]
 800939a:	4798      	blx	r3
 800939c:	4603      	mov	r3, r0
 800939e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80093a0:	7dfb      	ldrb	r3, [r7, #23]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d001      	beq.n	80093aa <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80093a6:	7dfb      	ldrb	r3, [r7, #23]
 80093a8:	e000      	b.n	80093ac <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80093aa:	2300      	movs	r3, #0
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3718      	adds	r7, #24
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}

080093b4 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b086      	sub	sp, #24
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	60f8      	str	r0, [r7, #12]
 80093bc:	460b      	mov	r3, r1
 80093be:	607a      	str	r2, [r7, #4]
 80093c0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80093c2:	7afb      	ldrb	r3, [r7, #11]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d178      	bne.n	80094ba <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	3314      	adds	r3, #20
 80093cc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80093d4:	2b02      	cmp	r3, #2
 80093d6:	d163      	bne.n	80094a0 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	693a      	ldr	r2, [r7, #16]
 80093de:	8992      	ldrh	r2, [r2, #12]
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d91c      	bls.n	800941e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	693a      	ldr	r2, [r7, #16]
 80093ea:	8992      	ldrh	r2, [r2, #12]
 80093ec:	1a9a      	subs	r2, r3, r2
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80093f2:	693b      	ldr	r3, [r7, #16]
 80093f4:	691b      	ldr	r3, [r3, #16]
 80093f6:	693a      	ldr	r2, [r7, #16]
 80093f8:	8992      	ldrh	r2, [r2, #12]
 80093fa:	441a      	add	r2, r3
 80093fc:	693b      	ldr	r3, [r7, #16]
 80093fe:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8009400:	693b      	ldr	r3, [r7, #16]
 8009402:	6919      	ldr	r1, [r3, #16]
 8009404:	693b      	ldr	r3, [r7, #16]
 8009406:	685b      	ldr	r3, [r3, #4]
 8009408:	461a      	mov	r2, r3
 800940a:	68f8      	ldr	r0, [r7, #12]
 800940c:	f001 f8c2 	bl	800a594 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009410:	2300      	movs	r3, #0
 8009412:	2200      	movs	r2, #0
 8009414:	2100      	movs	r1, #0
 8009416:	68f8      	ldr	r0, [r7, #12]
 8009418:	f003 f816 	bl	800c448 <USBD_LL_PrepareReceive>
 800941c:	e040      	b.n	80094a0 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	899b      	ldrh	r3, [r3, #12]
 8009422:	461a      	mov	r2, r3
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	685b      	ldr	r3, [r3, #4]
 8009428:	429a      	cmp	r2, r3
 800942a:	d11c      	bne.n	8009466 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800942c:	693b      	ldr	r3, [r7, #16]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	693a      	ldr	r2, [r7, #16]
 8009432:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009434:	4293      	cmp	r3, r2
 8009436:	d316      	bcc.n	8009466 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	681a      	ldr	r2, [r3, #0]
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009442:	429a      	cmp	r2, r3
 8009444:	d20f      	bcs.n	8009466 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009446:	2200      	movs	r2, #0
 8009448:	2100      	movs	r1, #0
 800944a:	68f8      	ldr	r0, [r7, #12]
 800944c:	f001 f8a2 	bl	800a594 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2200      	movs	r2, #0
 8009454:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009458:	2300      	movs	r3, #0
 800945a:	2200      	movs	r2, #0
 800945c:	2100      	movs	r1, #0
 800945e:	68f8      	ldr	r0, [r7, #12]
 8009460:	f002 fff2 	bl	800c448 <USBD_LL_PrepareReceive>
 8009464:	e01c      	b.n	80094a0 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800946c:	b2db      	uxtb	r3, r3
 800946e:	2b03      	cmp	r3, #3
 8009470:	d10f      	bne.n	8009492 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009478:	68db      	ldr	r3, [r3, #12]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d009      	beq.n	8009492 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2200      	movs	r2, #0
 8009482:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800948c:	68db      	ldr	r3, [r3, #12]
 800948e:	68f8      	ldr	r0, [r7, #12]
 8009490:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009492:	2180      	movs	r1, #128	@ 0x80
 8009494:	68f8      	ldr	r0, [r7, #12]
 8009496:	f002 ff2d 	bl	800c2f4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800949a:	68f8      	ldr	r0, [r7, #12]
 800949c:	f001 f8d0 	bl	800a640 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d03a      	beq.n	8009520 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80094aa:	68f8      	ldr	r0, [r7, #12]
 80094ac:	f7ff fe30 	bl	8009110 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2200      	movs	r2, #0
 80094b4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80094b8:	e032      	b.n	8009520 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80094ba:	7afb      	ldrb	r3, [r7, #11]
 80094bc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80094c0:	b2db      	uxtb	r3, r3
 80094c2:	4619      	mov	r1, r3
 80094c4:	68f8      	ldr	r0, [r7, #12]
 80094c6:	f000 f986 	bl	80097d6 <USBD_CoreFindEP>
 80094ca:	4603      	mov	r3, r0
 80094cc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80094ce:	7dfb      	ldrb	r3, [r7, #23]
 80094d0:	2bff      	cmp	r3, #255	@ 0xff
 80094d2:	d025      	beq.n	8009520 <USBD_LL_DataInStage+0x16c>
 80094d4:	7dfb      	ldrb	r3, [r7, #23]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d122      	bne.n	8009520 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094e0:	b2db      	uxtb	r3, r3
 80094e2:	2b03      	cmp	r3, #3
 80094e4:	d11c      	bne.n	8009520 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80094e6:	7dfa      	ldrb	r2, [r7, #23]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	32ae      	adds	r2, #174	@ 0xae
 80094ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094f0:	695b      	ldr	r3, [r3, #20]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d014      	beq.n	8009520 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80094f6:	7dfa      	ldrb	r2, [r7, #23]
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80094fe:	7dfa      	ldrb	r2, [r7, #23]
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	32ae      	adds	r2, #174	@ 0xae
 8009504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009508:	695b      	ldr	r3, [r3, #20]
 800950a:	7afa      	ldrb	r2, [r7, #11]
 800950c:	4611      	mov	r1, r2
 800950e:	68f8      	ldr	r0, [r7, #12]
 8009510:	4798      	blx	r3
 8009512:	4603      	mov	r3, r0
 8009514:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009516:	7dbb      	ldrb	r3, [r7, #22]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d001      	beq.n	8009520 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800951c:	7dbb      	ldrb	r3, [r7, #22]
 800951e:	e000      	b.n	8009522 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009520:	2300      	movs	r3, #0
}
 8009522:	4618      	mov	r0, r3
 8009524:	3718      	adds	r7, #24
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}

0800952a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800952a:	b580      	push	{r7, lr}
 800952c:	b084      	sub	sp, #16
 800952e:	af00      	add	r7, sp, #0
 8009530:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009532:	2300      	movs	r3, #0
 8009534:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2201      	movs	r2, #1
 800953a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2200      	movs	r2, #0
 8009542:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	2200      	movs	r2, #0
 800954a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2200      	movs	r2, #0
 8009550:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2200      	movs	r2, #0
 8009558:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009562:	2b00      	cmp	r3, #0
 8009564:	d014      	beq.n	8009590 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800956c:	685b      	ldr	r3, [r3, #4]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d00e      	beq.n	8009590 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	687a      	ldr	r2, [r7, #4]
 800957c:	6852      	ldr	r2, [r2, #4]
 800957e:	b2d2      	uxtb	r2, r2
 8009580:	4611      	mov	r1, r2
 8009582:	6878      	ldr	r0, [r7, #4]
 8009584:	4798      	blx	r3
 8009586:	4603      	mov	r3, r0
 8009588:	2b00      	cmp	r3, #0
 800958a:	d001      	beq.n	8009590 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800958c:	2303      	movs	r3, #3
 800958e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009590:	2340      	movs	r3, #64	@ 0x40
 8009592:	2200      	movs	r2, #0
 8009594:	2100      	movs	r1, #0
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f002 fe67 	bl	800c26a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2201      	movs	r2, #1
 80095a0:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2240      	movs	r2, #64	@ 0x40
 80095a8:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80095ac:	2340      	movs	r3, #64	@ 0x40
 80095ae:	2200      	movs	r2, #0
 80095b0:	2180      	movs	r1, #128	@ 0x80
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f002 fe59 	bl	800c26a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2201      	movs	r2, #1
 80095bc:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2240      	movs	r2, #64	@ 0x40
 80095c4:	841a      	strh	r2, [r3, #32]

  return ret;
 80095c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80095c8:	4618      	mov	r0, r3
 80095ca:	3710      	adds	r7, #16
 80095cc:	46bd      	mov	sp, r7
 80095ce:	bd80      	pop	{r7, pc}

080095d0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b083      	sub	sp, #12
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
 80095d8:	460b      	mov	r3, r1
 80095da:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	78fa      	ldrb	r2, [r7, #3]
 80095e0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80095e2:	2300      	movs	r3, #0
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	370c      	adds	r7, #12
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr

080095f0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b083      	sub	sp, #12
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095fe:	b2db      	uxtb	r3, r3
 8009600:	2b04      	cmp	r3, #4
 8009602:	d006      	beq.n	8009612 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800960a:	b2da      	uxtb	r2, r3
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2204      	movs	r2, #4
 8009616:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800961a:	2300      	movs	r3, #0
}
 800961c:	4618      	mov	r0, r3
 800961e:	370c      	adds	r7, #12
 8009620:	46bd      	mov	sp, r7
 8009622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009626:	4770      	bx	lr

08009628 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009628:	b480      	push	{r7}
 800962a:	b083      	sub	sp, #12
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009636:	b2db      	uxtb	r3, r3
 8009638:	2b04      	cmp	r3, #4
 800963a:	d106      	bne.n	800964a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009642:	b2da      	uxtb	r2, r3
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800964a:	2300      	movs	r3, #0
}
 800964c:	4618      	mov	r0, r3
 800964e:	370c      	adds	r7, #12
 8009650:	46bd      	mov	sp, r7
 8009652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009656:	4770      	bx	lr

08009658 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b082      	sub	sp, #8
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009666:	b2db      	uxtb	r3, r3
 8009668:	2b03      	cmp	r3, #3
 800966a:	d110      	bne.n	800968e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009672:	2b00      	cmp	r3, #0
 8009674:	d00b      	beq.n	800968e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800967c:	69db      	ldr	r3, [r3, #28]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d005      	beq.n	800968e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009688:	69db      	ldr	r3, [r3, #28]
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800968e:	2300      	movs	r3, #0
}
 8009690:	4618      	mov	r0, r3
 8009692:	3708      	adds	r7, #8
 8009694:	46bd      	mov	sp, r7
 8009696:	bd80      	pop	{r7, pc}

08009698 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b082      	sub	sp, #8
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
 80096a0:	460b      	mov	r3, r1
 80096a2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	32ae      	adds	r2, #174	@ 0xae
 80096ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d101      	bne.n	80096ba <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80096b6:	2303      	movs	r3, #3
 80096b8:	e01c      	b.n	80096f4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	2b03      	cmp	r3, #3
 80096c4:	d115      	bne.n	80096f2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	32ae      	adds	r2, #174	@ 0xae
 80096d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096d4:	6a1b      	ldr	r3, [r3, #32]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d00b      	beq.n	80096f2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	32ae      	adds	r2, #174	@ 0xae
 80096e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096e8:	6a1b      	ldr	r3, [r3, #32]
 80096ea:	78fa      	ldrb	r2, [r7, #3]
 80096ec:	4611      	mov	r1, r2
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80096f2:	2300      	movs	r3, #0
}
 80096f4:	4618      	mov	r0, r3
 80096f6:	3708      	adds	r7, #8
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bd80      	pop	{r7, pc}

080096fc <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b082      	sub	sp, #8
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	460b      	mov	r3, r1
 8009706:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	32ae      	adds	r2, #174	@ 0xae
 8009712:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d101      	bne.n	800971e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800971a:	2303      	movs	r3, #3
 800971c:	e01c      	b.n	8009758 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009724:	b2db      	uxtb	r3, r3
 8009726:	2b03      	cmp	r3, #3
 8009728:	d115      	bne.n	8009756 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	32ae      	adds	r2, #174	@ 0xae
 8009734:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800973a:	2b00      	cmp	r3, #0
 800973c:	d00b      	beq.n	8009756 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	32ae      	adds	r2, #174	@ 0xae
 8009748:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800974c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800974e:	78fa      	ldrb	r2, [r7, #3]
 8009750:	4611      	mov	r1, r2
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009756:	2300      	movs	r3, #0
}
 8009758:	4618      	mov	r0, r3
 800975a:	3708      	adds	r7, #8
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}

08009760 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009760:	b480      	push	{r7}
 8009762:	b083      	sub	sp, #12
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009768:	2300      	movs	r3, #0
}
 800976a:	4618      	mov	r0, r3
 800976c:	370c      	adds	r7, #12
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr

08009776 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009776:	b580      	push	{r7, lr}
 8009778:	b084      	sub	sp, #16
 800977a:	af00      	add	r7, sp, #0
 800977c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800977e:	2300      	movs	r3, #0
 8009780:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2201      	movs	r2, #1
 8009786:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009790:	2b00      	cmp	r3, #0
 8009792:	d00e      	beq.n	80097b2 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800979a:	685b      	ldr	r3, [r3, #4]
 800979c:	687a      	ldr	r2, [r7, #4]
 800979e:	6852      	ldr	r2, [r2, #4]
 80097a0:	b2d2      	uxtb	r2, r2
 80097a2:	4611      	mov	r1, r2
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	4798      	blx	r3
 80097a8:	4603      	mov	r3, r0
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d001      	beq.n	80097b2 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80097ae:	2303      	movs	r3, #3
 80097b0:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80097b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	3710      	adds	r7, #16
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}

080097bc <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80097bc:	b480      	push	{r7}
 80097be:	b083      	sub	sp, #12
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
 80097c4:	460b      	mov	r3, r1
 80097c6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80097c8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80097ca:	4618      	mov	r0, r3
 80097cc:	370c      	adds	r7, #12
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr

080097d6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80097d6:	b480      	push	{r7}
 80097d8:	b083      	sub	sp, #12
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
 80097de:	460b      	mov	r3, r1
 80097e0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80097e2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	370c      	adds	r7, #12
 80097e8:	46bd      	mov	sp, r7
 80097ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ee:	4770      	bx	lr

080097f0 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b086      	sub	sp, #24
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
 80097f8:	460b      	mov	r3, r1
 80097fa:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009804:	2300      	movs	r3, #0
 8009806:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	885b      	ldrh	r3, [r3, #2]
 800980c:	b29b      	uxth	r3, r3
 800980e:	68fa      	ldr	r2, [r7, #12]
 8009810:	7812      	ldrb	r2, [r2, #0]
 8009812:	4293      	cmp	r3, r2
 8009814:	d91f      	bls.n	8009856 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	781b      	ldrb	r3, [r3, #0]
 800981a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800981c:	e013      	b.n	8009846 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800981e:	f107 030a 	add.w	r3, r7, #10
 8009822:	4619      	mov	r1, r3
 8009824:	6978      	ldr	r0, [r7, #20]
 8009826:	f000 f81b 	bl	8009860 <USBD_GetNextDesc>
 800982a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800982c:	697b      	ldr	r3, [r7, #20]
 800982e:	785b      	ldrb	r3, [r3, #1]
 8009830:	2b05      	cmp	r3, #5
 8009832:	d108      	bne.n	8009846 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009834:	697b      	ldr	r3, [r7, #20]
 8009836:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	789b      	ldrb	r3, [r3, #2]
 800983c:	78fa      	ldrb	r2, [r7, #3]
 800983e:	429a      	cmp	r2, r3
 8009840:	d008      	beq.n	8009854 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009842:	2300      	movs	r3, #0
 8009844:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	885b      	ldrh	r3, [r3, #2]
 800984a:	b29a      	uxth	r2, r3
 800984c:	897b      	ldrh	r3, [r7, #10]
 800984e:	429a      	cmp	r2, r3
 8009850:	d8e5      	bhi.n	800981e <USBD_GetEpDesc+0x2e>
 8009852:	e000      	b.n	8009856 <USBD_GetEpDesc+0x66>
          break;
 8009854:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009856:	693b      	ldr	r3, [r7, #16]
}
 8009858:	4618      	mov	r0, r3
 800985a:	3718      	adds	r7, #24
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}

08009860 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009860:	b480      	push	{r7}
 8009862:	b085      	sub	sp, #20
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
 8009868:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	881b      	ldrh	r3, [r3, #0]
 8009872:	68fa      	ldr	r2, [r7, #12]
 8009874:	7812      	ldrb	r2, [r2, #0]
 8009876:	4413      	add	r3, r2
 8009878:	b29a      	uxth	r2, r3
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	781b      	ldrb	r3, [r3, #0]
 8009882:	461a      	mov	r2, r3
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	4413      	add	r3, r2
 8009888:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800988a:	68fb      	ldr	r3, [r7, #12]
}
 800988c:	4618      	mov	r0, r3
 800988e:	3714      	adds	r7, #20
 8009890:	46bd      	mov	sp, r7
 8009892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009896:	4770      	bx	lr

08009898 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009898:	b480      	push	{r7}
 800989a:	b087      	sub	sp, #28
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80098a4:	697b      	ldr	r3, [r7, #20]
 80098a6:	781b      	ldrb	r3, [r3, #0]
 80098a8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	3301      	adds	r3, #1
 80098ae:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80098b0:	697b      	ldr	r3, [r7, #20]
 80098b2:	781b      	ldrb	r3, [r3, #0]
 80098b4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80098b6:	8a3b      	ldrh	r3, [r7, #16]
 80098b8:	021b      	lsls	r3, r3, #8
 80098ba:	b21a      	sxth	r2, r3
 80098bc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80098c0:	4313      	orrs	r3, r2
 80098c2:	b21b      	sxth	r3, r3
 80098c4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80098c6:	89fb      	ldrh	r3, [r7, #14]
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	371c      	adds	r7, #28
 80098cc:	46bd      	mov	sp, r7
 80098ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d2:	4770      	bx	lr

080098d4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b084      	sub	sp, #16
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
 80098dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80098de:	2300      	movs	r3, #0
 80098e0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	781b      	ldrb	r3, [r3, #0]
 80098e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80098ea:	2b40      	cmp	r3, #64	@ 0x40
 80098ec:	d005      	beq.n	80098fa <USBD_StdDevReq+0x26>
 80098ee:	2b40      	cmp	r3, #64	@ 0x40
 80098f0:	d857      	bhi.n	80099a2 <USBD_StdDevReq+0xce>
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d00f      	beq.n	8009916 <USBD_StdDevReq+0x42>
 80098f6:	2b20      	cmp	r3, #32
 80098f8:	d153      	bne.n	80099a2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	32ae      	adds	r2, #174	@ 0xae
 8009904:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009908:	689b      	ldr	r3, [r3, #8]
 800990a:	6839      	ldr	r1, [r7, #0]
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	4798      	blx	r3
 8009910:	4603      	mov	r3, r0
 8009912:	73fb      	strb	r3, [r7, #15]
      break;
 8009914:	e04a      	b.n	80099ac <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	785b      	ldrb	r3, [r3, #1]
 800991a:	2b09      	cmp	r3, #9
 800991c:	d83b      	bhi.n	8009996 <USBD_StdDevReq+0xc2>
 800991e:	a201      	add	r2, pc, #4	@ (adr r2, 8009924 <USBD_StdDevReq+0x50>)
 8009920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009924:	08009979 	.word	0x08009979
 8009928:	0800998d 	.word	0x0800998d
 800992c:	08009997 	.word	0x08009997
 8009930:	08009983 	.word	0x08009983
 8009934:	08009997 	.word	0x08009997
 8009938:	08009957 	.word	0x08009957
 800993c:	0800994d 	.word	0x0800994d
 8009940:	08009997 	.word	0x08009997
 8009944:	0800996f 	.word	0x0800996f
 8009948:	08009961 	.word	0x08009961
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800994c:	6839      	ldr	r1, [r7, #0]
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fa3e 	bl	8009dd0 <USBD_GetDescriptor>
          break;
 8009954:	e024      	b.n	80099a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009956:	6839      	ldr	r1, [r7, #0]
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f000 fba3 	bl	800a0a4 <USBD_SetAddress>
          break;
 800995e:	e01f      	b.n	80099a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009960:	6839      	ldr	r1, [r7, #0]
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 fbe2 	bl	800a12c <USBD_SetConfig>
 8009968:	4603      	mov	r3, r0
 800996a:	73fb      	strb	r3, [r7, #15]
          break;
 800996c:	e018      	b.n	80099a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800996e:	6839      	ldr	r1, [r7, #0]
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f000 fc85 	bl	800a280 <USBD_GetConfig>
          break;
 8009976:	e013      	b.n	80099a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009978:	6839      	ldr	r1, [r7, #0]
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f000 fcb6 	bl	800a2ec <USBD_GetStatus>
          break;
 8009980:	e00e      	b.n	80099a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009982:	6839      	ldr	r1, [r7, #0]
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f000 fce5 	bl	800a354 <USBD_SetFeature>
          break;
 800998a:	e009      	b.n	80099a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800998c:	6839      	ldr	r1, [r7, #0]
 800998e:	6878      	ldr	r0, [r7, #4]
 8009990:	f000 fd09 	bl	800a3a6 <USBD_ClrFeature>
          break;
 8009994:	e004      	b.n	80099a0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009996:	6839      	ldr	r1, [r7, #0]
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	f000 fd60 	bl	800a45e <USBD_CtlError>
          break;
 800999e:	bf00      	nop
      }
      break;
 80099a0:	e004      	b.n	80099ac <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80099a2:	6839      	ldr	r1, [r7, #0]
 80099a4:	6878      	ldr	r0, [r7, #4]
 80099a6:	f000 fd5a 	bl	800a45e <USBD_CtlError>
      break;
 80099aa:	bf00      	nop
  }

  return ret;
 80099ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80099ae:	4618      	mov	r0, r3
 80099b0:	3710      	adds	r7, #16
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}
 80099b6:	bf00      	nop

080099b8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b084      	sub	sp, #16
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
 80099c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80099c2:	2300      	movs	r3, #0
 80099c4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80099ce:	2b40      	cmp	r3, #64	@ 0x40
 80099d0:	d005      	beq.n	80099de <USBD_StdItfReq+0x26>
 80099d2:	2b40      	cmp	r3, #64	@ 0x40
 80099d4:	d852      	bhi.n	8009a7c <USBD_StdItfReq+0xc4>
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d001      	beq.n	80099de <USBD_StdItfReq+0x26>
 80099da:	2b20      	cmp	r3, #32
 80099dc:	d14e      	bne.n	8009a7c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	3b01      	subs	r3, #1
 80099e8:	2b02      	cmp	r3, #2
 80099ea:	d840      	bhi.n	8009a6e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	889b      	ldrh	r3, [r3, #4]
 80099f0:	b2db      	uxtb	r3, r3
 80099f2:	2b01      	cmp	r3, #1
 80099f4:	d836      	bhi.n	8009a64 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	889b      	ldrh	r3, [r3, #4]
 80099fa:	b2db      	uxtb	r3, r3
 80099fc:	4619      	mov	r1, r3
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f7ff fedc 	bl	80097bc <USBD_CoreFindIF>
 8009a04:	4603      	mov	r3, r0
 8009a06:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009a08:	7bbb      	ldrb	r3, [r7, #14]
 8009a0a:	2bff      	cmp	r3, #255	@ 0xff
 8009a0c:	d01d      	beq.n	8009a4a <USBD_StdItfReq+0x92>
 8009a0e:	7bbb      	ldrb	r3, [r7, #14]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d11a      	bne.n	8009a4a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009a14:	7bba      	ldrb	r2, [r7, #14]
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	32ae      	adds	r2, #174	@ 0xae
 8009a1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d00f      	beq.n	8009a44 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009a24:	7bba      	ldrb	r2, [r7, #14]
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009a2c:	7bba      	ldrb	r2, [r7, #14]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	32ae      	adds	r2, #174	@ 0xae
 8009a32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	6839      	ldr	r1, [r7, #0]
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	4798      	blx	r3
 8009a3e:	4603      	mov	r3, r0
 8009a40:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a42:	e004      	b.n	8009a4e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009a44:	2303      	movs	r3, #3
 8009a46:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a48:	e001      	b.n	8009a4e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009a4a:	2303      	movs	r3, #3
 8009a4c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	88db      	ldrh	r3, [r3, #6]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d110      	bne.n	8009a78 <USBD_StdItfReq+0xc0>
 8009a56:	7bfb      	ldrb	r3, [r7, #15]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d10d      	bne.n	8009a78 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 fddc 	bl	800a61a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009a62:	e009      	b.n	8009a78 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009a64:	6839      	ldr	r1, [r7, #0]
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 fcf9 	bl	800a45e <USBD_CtlError>
          break;
 8009a6c:	e004      	b.n	8009a78 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009a6e:	6839      	ldr	r1, [r7, #0]
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f000 fcf4 	bl	800a45e <USBD_CtlError>
          break;
 8009a76:	e000      	b.n	8009a7a <USBD_StdItfReq+0xc2>
          break;
 8009a78:	bf00      	nop
      }
      break;
 8009a7a:	e004      	b.n	8009a86 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009a7c:	6839      	ldr	r1, [r7, #0]
 8009a7e:	6878      	ldr	r0, [r7, #4]
 8009a80:	f000 fced 	bl	800a45e <USBD_CtlError>
      break;
 8009a84:	bf00      	nop
  }

  return ret;
 8009a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3710      	adds	r7, #16
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}

08009a90 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	889b      	ldrh	r3, [r3, #4]
 8009aa2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	781b      	ldrb	r3, [r3, #0]
 8009aa8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009aac:	2b40      	cmp	r3, #64	@ 0x40
 8009aae:	d007      	beq.n	8009ac0 <USBD_StdEPReq+0x30>
 8009ab0:	2b40      	cmp	r3, #64	@ 0x40
 8009ab2:	f200 8181 	bhi.w	8009db8 <USBD_StdEPReq+0x328>
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d02a      	beq.n	8009b10 <USBD_StdEPReq+0x80>
 8009aba:	2b20      	cmp	r3, #32
 8009abc:	f040 817c 	bne.w	8009db8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009ac0:	7bbb      	ldrb	r3, [r7, #14]
 8009ac2:	4619      	mov	r1, r3
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f7ff fe86 	bl	80097d6 <USBD_CoreFindEP>
 8009aca:	4603      	mov	r3, r0
 8009acc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009ace:	7b7b      	ldrb	r3, [r7, #13]
 8009ad0:	2bff      	cmp	r3, #255	@ 0xff
 8009ad2:	f000 8176 	beq.w	8009dc2 <USBD_StdEPReq+0x332>
 8009ad6:	7b7b      	ldrb	r3, [r7, #13]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	f040 8172 	bne.w	8009dc2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009ade:	7b7a      	ldrb	r2, [r7, #13]
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009ae6:	7b7a      	ldrb	r2, [r7, #13]
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	32ae      	adds	r2, #174	@ 0xae
 8009aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	f000 8165 	beq.w	8009dc2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009af8:	7b7a      	ldrb	r2, [r7, #13]
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	32ae      	adds	r2, #174	@ 0xae
 8009afe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b02:	689b      	ldr	r3, [r3, #8]
 8009b04:	6839      	ldr	r1, [r7, #0]
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	4798      	blx	r3
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009b0e:	e158      	b.n	8009dc2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	785b      	ldrb	r3, [r3, #1]
 8009b14:	2b03      	cmp	r3, #3
 8009b16:	d008      	beq.n	8009b2a <USBD_StdEPReq+0x9a>
 8009b18:	2b03      	cmp	r3, #3
 8009b1a:	f300 8147 	bgt.w	8009dac <USBD_StdEPReq+0x31c>
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	f000 809b 	beq.w	8009c5a <USBD_StdEPReq+0x1ca>
 8009b24:	2b01      	cmp	r3, #1
 8009b26:	d03c      	beq.n	8009ba2 <USBD_StdEPReq+0x112>
 8009b28:	e140      	b.n	8009dac <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	2b02      	cmp	r3, #2
 8009b34:	d002      	beq.n	8009b3c <USBD_StdEPReq+0xac>
 8009b36:	2b03      	cmp	r3, #3
 8009b38:	d016      	beq.n	8009b68 <USBD_StdEPReq+0xd8>
 8009b3a:	e02c      	b.n	8009b96 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b3c:	7bbb      	ldrb	r3, [r7, #14]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d00d      	beq.n	8009b5e <USBD_StdEPReq+0xce>
 8009b42:	7bbb      	ldrb	r3, [r7, #14]
 8009b44:	2b80      	cmp	r3, #128	@ 0x80
 8009b46:	d00a      	beq.n	8009b5e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b48:	7bbb      	ldrb	r3, [r7, #14]
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f002 fbd1 	bl	800c2f4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b52:	2180      	movs	r1, #128	@ 0x80
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f002 fbcd 	bl	800c2f4 <USBD_LL_StallEP>
 8009b5a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009b5c:	e020      	b.n	8009ba0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009b5e:	6839      	ldr	r1, [r7, #0]
 8009b60:	6878      	ldr	r0, [r7, #4]
 8009b62:	f000 fc7c 	bl	800a45e <USBD_CtlError>
              break;
 8009b66:	e01b      	b.n	8009ba0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b68:	683b      	ldr	r3, [r7, #0]
 8009b6a:	885b      	ldrh	r3, [r3, #2]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d10e      	bne.n	8009b8e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009b70:	7bbb      	ldrb	r3, [r7, #14]
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d00b      	beq.n	8009b8e <USBD_StdEPReq+0xfe>
 8009b76:	7bbb      	ldrb	r3, [r7, #14]
 8009b78:	2b80      	cmp	r3, #128	@ 0x80
 8009b7a:	d008      	beq.n	8009b8e <USBD_StdEPReq+0xfe>
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	88db      	ldrh	r3, [r3, #6]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d104      	bne.n	8009b8e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b84:	7bbb      	ldrb	r3, [r7, #14]
 8009b86:	4619      	mov	r1, r3
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f002 fbb3 	bl	800c2f4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f000 fd43 	bl	800a61a <USBD_CtlSendStatus>

              break;
 8009b94:	e004      	b.n	8009ba0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009b96:	6839      	ldr	r1, [r7, #0]
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f000 fc60 	bl	800a45e <USBD_CtlError>
              break;
 8009b9e:	bf00      	nop
          }
          break;
 8009ba0:	e109      	b.n	8009db6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ba8:	b2db      	uxtb	r3, r3
 8009baa:	2b02      	cmp	r3, #2
 8009bac:	d002      	beq.n	8009bb4 <USBD_StdEPReq+0x124>
 8009bae:	2b03      	cmp	r3, #3
 8009bb0:	d016      	beq.n	8009be0 <USBD_StdEPReq+0x150>
 8009bb2:	e04b      	b.n	8009c4c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009bb4:	7bbb      	ldrb	r3, [r7, #14]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d00d      	beq.n	8009bd6 <USBD_StdEPReq+0x146>
 8009bba:	7bbb      	ldrb	r3, [r7, #14]
 8009bbc:	2b80      	cmp	r3, #128	@ 0x80
 8009bbe:	d00a      	beq.n	8009bd6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009bc0:	7bbb      	ldrb	r3, [r7, #14]
 8009bc2:	4619      	mov	r1, r3
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f002 fb95 	bl	800c2f4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009bca:	2180      	movs	r1, #128	@ 0x80
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f002 fb91 	bl	800c2f4 <USBD_LL_StallEP>
 8009bd2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009bd4:	e040      	b.n	8009c58 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009bd6:	6839      	ldr	r1, [r7, #0]
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f000 fc40 	bl	800a45e <USBD_CtlError>
              break;
 8009bde:	e03b      	b.n	8009c58 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	885b      	ldrh	r3, [r3, #2]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d136      	bne.n	8009c56 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009be8:	7bbb      	ldrb	r3, [r7, #14]
 8009bea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d004      	beq.n	8009bfc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009bf2:	7bbb      	ldrb	r3, [r7, #14]
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f002 fb9b 	bl	800c332 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f000 fd0c 	bl	800a61a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009c02:	7bbb      	ldrb	r3, [r7, #14]
 8009c04:	4619      	mov	r1, r3
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f7ff fde5 	bl	80097d6 <USBD_CoreFindEP>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009c10:	7b7b      	ldrb	r3, [r7, #13]
 8009c12:	2bff      	cmp	r3, #255	@ 0xff
 8009c14:	d01f      	beq.n	8009c56 <USBD_StdEPReq+0x1c6>
 8009c16:	7b7b      	ldrb	r3, [r7, #13]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d11c      	bne.n	8009c56 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009c1c:	7b7a      	ldrb	r2, [r7, #13]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009c24:	7b7a      	ldrb	r2, [r7, #13]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	32ae      	adds	r2, #174	@ 0xae
 8009c2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d010      	beq.n	8009c56 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009c34:	7b7a      	ldrb	r2, [r7, #13]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	32ae      	adds	r2, #174	@ 0xae
 8009c3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c3e:	689b      	ldr	r3, [r3, #8]
 8009c40:	6839      	ldr	r1, [r7, #0]
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	4798      	blx	r3
 8009c46:	4603      	mov	r3, r0
 8009c48:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009c4a:	e004      	b.n	8009c56 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009c4c:	6839      	ldr	r1, [r7, #0]
 8009c4e:	6878      	ldr	r0, [r7, #4]
 8009c50:	f000 fc05 	bl	800a45e <USBD_CtlError>
              break;
 8009c54:	e000      	b.n	8009c58 <USBD_StdEPReq+0x1c8>
              break;
 8009c56:	bf00      	nop
          }
          break;
 8009c58:	e0ad      	b.n	8009db6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c60:	b2db      	uxtb	r3, r3
 8009c62:	2b02      	cmp	r3, #2
 8009c64:	d002      	beq.n	8009c6c <USBD_StdEPReq+0x1dc>
 8009c66:	2b03      	cmp	r3, #3
 8009c68:	d033      	beq.n	8009cd2 <USBD_StdEPReq+0x242>
 8009c6a:	e099      	b.n	8009da0 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009c6c:	7bbb      	ldrb	r3, [r7, #14]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d007      	beq.n	8009c82 <USBD_StdEPReq+0x1f2>
 8009c72:	7bbb      	ldrb	r3, [r7, #14]
 8009c74:	2b80      	cmp	r3, #128	@ 0x80
 8009c76:	d004      	beq.n	8009c82 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009c78:	6839      	ldr	r1, [r7, #0]
 8009c7a:	6878      	ldr	r0, [r7, #4]
 8009c7c:	f000 fbef 	bl	800a45e <USBD_CtlError>
                break;
 8009c80:	e093      	b.n	8009daa <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c82:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	da0b      	bge.n	8009ca2 <USBD_StdEPReq+0x212>
 8009c8a:	7bbb      	ldrb	r3, [r7, #14]
 8009c8c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009c90:	4613      	mov	r3, r2
 8009c92:	009b      	lsls	r3, r3, #2
 8009c94:	4413      	add	r3, r2
 8009c96:	009b      	lsls	r3, r3, #2
 8009c98:	3310      	adds	r3, #16
 8009c9a:	687a      	ldr	r2, [r7, #4]
 8009c9c:	4413      	add	r3, r2
 8009c9e:	3304      	adds	r3, #4
 8009ca0:	e00b      	b.n	8009cba <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009ca2:	7bbb      	ldrb	r3, [r7, #14]
 8009ca4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009ca8:	4613      	mov	r3, r2
 8009caa:	009b      	lsls	r3, r3, #2
 8009cac:	4413      	add	r3, r2
 8009cae:	009b      	lsls	r3, r3, #2
 8009cb0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009cb4:	687a      	ldr	r2, [r7, #4]
 8009cb6:	4413      	add	r3, r2
 8009cb8:	3304      	adds	r3, #4
 8009cba:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	330e      	adds	r3, #14
 8009cc6:	2202      	movs	r2, #2
 8009cc8:	4619      	mov	r1, r3
 8009cca:	6878      	ldr	r0, [r7, #4]
 8009ccc:	f000 fc44 	bl	800a558 <USBD_CtlSendData>
              break;
 8009cd0:	e06b      	b.n	8009daa <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009cd2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	da11      	bge.n	8009cfe <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009cda:	7bbb      	ldrb	r3, [r7, #14]
 8009cdc:	f003 020f 	and.w	r2, r3, #15
 8009ce0:	6879      	ldr	r1, [r7, #4]
 8009ce2:	4613      	mov	r3, r2
 8009ce4:	009b      	lsls	r3, r3, #2
 8009ce6:	4413      	add	r3, r2
 8009ce8:	009b      	lsls	r3, r3, #2
 8009cea:	440b      	add	r3, r1
 8009cec:	3323      	adds	r3, #35	@ 0x23
 8009cee:	781b      	ldrb	r3, [r3, #0]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d117      	bne.n	8009d24 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009cf4:	6839      	ldr	r1, [r7, #0]
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f000 fbb1 	bl	800a45e <USBD_CtlError>
                  break;
 8009cfc:	e055      	b.n	8009daa <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009cfe:	7bbb      	ldrb	r3, [r7, #14]
 8009d00:	f003 020f 	and.w	r2, r3, #15
 8009d04:	6879      	ldr	r1, [r7, #4]
 8009d06:	4613      	mov	r3, r2
 8009d08:	009b      	lsls	r3, r3, #2
 8009d0a:	4413      	add	r3, r2
 8009d0c:	009b      	lsls	r3, r3, #2
 8009d0e:	440b      	add	r3, r1
 8009d10:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009d14:	781b      	ldrb	r3, [r3, #0]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d104      	bne.n	8009d24 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009d1a:	6839      	ldr	r1, [r7, #0]
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f000 fb9e 	bl	800a45e <USBD_CtlError>
                  break;
 8009d22:	e042      	b.n	8009daa <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	da0b      	bge.n	8009d44 <USBD_StdEPReq+0x2b4>
 8009d2c:	7bbb      	ldrb	r3, [r7, #14]
 8009d2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009d32:	4613      	mov	r3, r2
 8009d34:	009b      	lsls	r3, r3, #2
 8009d36:	4413      	add	r3, r2
 8009d38:	009b      	lsls	r3, r3, #2
 8009d3a:	3310      	adds	r3, #16
 8009d3c:	687a      	ldr	r2, [r7, #4]
 8009d3e:	4413      	add	r3, r2
 8009d40:	3304      	adds	r3, #4
 8009d42:	e00b      	b.n	8009d5c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009d44:	7bbb      	ldrb	r3, [r7, #14]
 8009d46:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d4a:	4613      	mov	r3, r2
 8009d4c:	009b      	lsls	r3, r3, #2
 8009d4e:	4413      	add	r3, r2
 8009d50:	009b      	lsls	r3, r3, #2
 8009d52:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009d56:	687a      	ldr	r2, [r7, #4]
 8009d58:	4413      	add	r3, r2
 8009d5a:	3304      	adds	r3, #4
 8009d5c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009d5e:	7bbb      	ldrb	r3, [r7, #14]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d002      	beq.n	8009d6a <USBD_StdEPReq+0x2da>
 8009d64:	7bbb      	ldrb	r3, [r7, #14]
 8009d66:	2b80      	cmp	r3, #128	@ 0x80
 8009d68:	d103      	bne.n	8009d72 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	739a      	strb	r2, [r3, #14]
 8009d70:	e00e      	b.n	8009d90 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009d72:	7bbb      	ldrb	r3, [r7, #14]
 8009d74:	4619      	mov	r1, r3
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f002 fafa 	bl	800c370 <USBD_LL_IsStallEP>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d003      	beq.n	8009d8a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	2201      	movs	r2, #1
 8009d86:	739a      	strb	r2, [r3, #14]
 8009d88:	e002      	b.n	8009d90 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	330e      	adds	r3, #14
 8009d94:	2202      	movs	r2, #2
 8009d96:	4619      	mov	r1, r3
 8009d98:	6878      	ldr	r0, [r7, #4]
 8009d9a:	f000 fbdd 	bl	800a558 <USBD_CtlSendData>
              break;
 8009d9e:	e004      	b.n	8009daa <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009da0:	6839      	ldr	r1, [r7, #0]
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f000 fb5b 	bl	800a45e <USBD_CtlError>
              break;
 8009da8:	bf00      	nop
          }
          break;
 8009daa:	e004      	b.n	8009db6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009dac:	6839      	ldr	r1, [r7, #0]
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	f000 fb55 	bl	800a45e <USBD_CtlError>
          break;
 8009db4:	bf00      	nop
      }
      break;
 8009db6:	e005      	b.n	8009dc4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8009db8:	6839      	ldr	r1, [r7, #0]
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f000 fb4f 	bl	800a45e <USBD_CtlError>
      break;
 8009dc0:	e000      	b.n	8009dc4 <USBD_StdEPReq+0x334>
      break;
 8009dc2:	bf00      	nop
  }

  return ret;
 8009dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	3710      	adds	r7, #16
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	bd80      	pop	{r7, pc}
	...

08009dd0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b084      	sub	sp, #16
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
 8009dd8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009dda:	2300      	movs	r3, #0
 8009ddc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009dde:	2300      	movs	r3, #0
 8009de0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009de2:	2300      	movs	r3, #0
 8009de4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	885b      	ldrh	r3, [r3, #2]
 8009dea:	0a1b      	lsrs	r3, r3, #8
 8009dec:	b29b      	uxth	r3, r3
 8009dee:	3b01      	subs	r3, #1
 8009df0:	2b06      	cmp	r3, #6
 8009df2:	f200 8128 	bhi.w	800a046 <USBD_GetDescriptor+0x276>
 8009df6:	a201      	add	r2, pc, #4	@ (adr r2, 8009dfc <USBD_GetDescriptor+0x2c>)
 8009df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dfc:	08009e19 	.word	0x08009e19
 8009e00:	08009e31 	.word	0x08009e31
 8009e04:	08009e71 	.word	0x08009e71
 8009e08:	0800a047 	.word	0x0800a047
 8009e0c:	0800a047 	.word	0x0800a047
 8009e10:	08009fe7 	.word	0x08009fe7
 8009e14:	0800a013 	.word	0x0800a013
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	687a      	ldr	r2, [r7, #4]
 8009e22:	7c12      	ldrb	r2, [r2, #16]
 8009e24:	f107 0108 	add.w	r1, r7, #8
 8009e28:	4610      	mov	r0, r2
 8009e2a:	4798      	blx	r3
 8009e2c:	60f8      	str	r0, [r7, #12]
      break;
 8009e2e:	e112      	b.n	800a056 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	7c1b      	ldrb	r3, [r3, #16]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d10d      	bne.n	8009e54 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e40:	f107 0208 	add.w	r2, r7, #8
 8009e44:	4610      	mov	r0, r2
 8009e46:	4798      	blx	r3
 8009e48:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	3301      	adds	r3, #1
 8009e4e:	2202      	movs	r2, #2
 8009e50:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009e52:	e100      	b.n	800a056 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e5c:	f107 0208 	add.w	r2, r7, #8
 8009e60:	4610      	mov	r0, r2
 8009e62:	4798      	blx	r3
 8009e64:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	3301      	adds	r3, #1
 8009e6a:	2202      	movs	r2, #2
 8009e6c:	701a      	strb	r2, [r3, #0]
      break;
 8009e6e:	e0f2      	b.n	800a056 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	885b      	ldrh	r3, [r3, #2]
 8009e74:	b2db      	uxtb	r3, r3
 8009e76:	2b05      	cmp	r3, #5
 8009e78:	f200 80ac 	bhi.w	8009fd4 <USBD_GetDescriptor+0x204>
 8009e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8009e84 <USBD_GetDescriptor+0xb4>)
 8009e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e82:	bf00      	nop
 8009e84:	08009e9d 	.word	0x08009e9d
 8009e88:	08009ed1 	.word	0x08009ed1
 8009e8c:	08009f05 	.word	0x08009f05
 8009e90:	08009f39 	.word	0x08009f39
 8009e94:	08009f6d 	.word	0x08009f6d
 8009e98:	08009fa1 	.word	0x08009fa1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ea2:	685b      	ldr	r3, [r3, #4]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d00b      	beq.n	8009ec0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eae:	685b      	ldr	r3, [r3, #4]
 8009eb0:	687a      	ldr	r2, [r7, #4]
 8009eb2:	7c12      	ldrb	r2, [r2, #16]
 8009eb4:	f107 0108 	add.w	r1, r7, #8
 8009eb8:	4610      	mov	r0, r2
 8009eba:	4798      	blx	r3
 8009ebc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ebe:	e091      	b.n	8009fe4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ec0:	6839      	ldr	r1, [r7, #0]
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f000 facb 	bl	800a45e <USBD_CtlError>
            err++;
 8009ec8:	7afb      	ldrb	r3, [r7, #11]
 8009eca:	3301      	adds	r3, #1
 8009ecc:	72fb      	strb	r3, [r7, #11]
          break;
 8009ece:	e089      	b.n	8009fe4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ed6:	689b      	ldr	r3, [r3, #8]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d00b      	beq.n	8009ef4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ee2:	689b      	ldr	r3, [r3, #8]
 8009ee4:	687a      	ldr	r2, [r7, #4]
 8009ee6:	7c12      	ldrb	r2, [r2, #16]
 8009ee8:	f107 0108 	add.w	r1, r7, #8
 8009eec:	4610      	mov	r0, r2
 8009eee:	4798      	blx	r3
 8009ef0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ef2:	e077      	b.n	8009fe4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ef4:	6839      	ldr	r1, [r7, #0]
 8009ef6:	6878      	ldr	r0, [r7, #4]
 8009ef8:	f000 fab1 	bl	800a45e <USBD_CtlError>
            err++;
 8009efc:	7afb      	ldrb	r3, [r7, #11]
 8009efe:	3301      	adds	r3, #1
 8009f00:	72fb      	strb	r3, [r7, #11]
          break;
 8009f02:	e06f      	b.n	8009fe4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f0a:	68db      	ldr	r3, [r3, #12]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d00b      	beq.n	8009f28 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f16:	68db      	ldr	r3, [r3, #12]
 8009f18:	687a      	ldr	r2, [r7, #4]
 8009f1a:	7c12      	ldrb	r2, [r2, #16]
 8009f1c:	f107 0108 	add.w	r1, r7, #8
 8009f20:	4610      	mov	r0, r2
 8009f22:	4798      	blx	r3
 8009f24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f26:	e05d      	b.n	8009fe4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f28:	6839      	ldr	r1, [r7, #0]
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	f000 fa97 	bl	800a45e <USBD_CtlError>
            err++;
 8009f30:	7afb      	ldrb	r3, [r7, #11]
 8009f32:	3301      	adds	r3, #1
 8009f34:	72fb      	strb	r3, [r7, #11]
          break;
 8009f36:	e055      	b.n	8009fe4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f3e:	691b      	ldr	r3, [r3, #16]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d00b      	beq.n	8009f5c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f4a:	691b      	ldr	r3, [r3, #16]
 8009f4c:	687a      	ldr	r2, [r7, #4]
 8009f4e:	7c12      	ldrb	r2, [r2, #16]
 8009f50:	f107 0108 	add.w	r1, r7, #8
 8009f54:	4610      	mov	r0, r2
 8009f56:	4798      	blx	r3
 8009f58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f5a:	e043      	b.n	8009fe4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f5c:	6839      	ldr	r1, [r7, #0]
 8009f5e:	6878      	ldr	r0, [r7, #4]
 8009f60:	f000 fa7d 	bl	800a45e <USBD_CtlError>
            err++;
 8009f64:	7afb      	ldrb	r3, [r7, #11]
 8009f66:	3301      	adds	r3, #1
 8009f68:	72fb      	strb	r3, [r7, #11]
          break;
 8009f6a:	e03b      	b.n	8009fe4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f72:	695b      	ldr	r3, [r3, #20]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d00b      	beq.n	8009f90 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f7e:	695b      	ldr	r3, [r3, #20]
 8009f80:	687a      	ldr	r2, [r7, #4]
 8009f82:	7c12      	ldrb	r2, [r2, #16]
 8009f84:	f107 0108 	add.w	r1, r7, #8
 8009f88:	4610      	mov	r0, r2
 8009f8a:	4798      	blx	r3
 8009f8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f8e:	e029      	b.n	8009fe4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f90:	6839      	ldr	r1, [r7, #0]
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f000 fa63 	bl	800a45e <USBD_CtlError>
            err++;
 8009f98:	7afb      	ldrb	r3, [r7, #11]
 8009f9a:	3301      	adds	r3, #1
 8009f9c:	72fb      	strb	r3, [r7, #11]
          break;
 8009f9e:	e021      	b.n	8009fe4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fa6:	699b      	ldr	r3, [r3, #24]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d00b      	beq.n	8009fc4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fb2:	699b      	ldr	r3, [r3, #24]
 8009fb4:	687a      	ldr	r2, [r7, #4]
 8009fb6:	7c12      	ldrb	r2, [r2, #16]
 8009fb8:	f107 0108 	add.w	r1, r7, #8
 8009fbc:	4610      	mov	r0, r2
 8009fbe:	4798      	blx	r3
 8009fc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009fc2:	e00f      	b.n	8009fe4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009fc4:	6839      	ldr	r1, [r7, #0]
 8009fc6:	6878      	ldr	r0, [r7, #4]
 8009fc8:	f000 fa49 	bl	800a45e <USBD_CtlError>
            err++;
 8009fcc:	7afb      	ldrb	r3, [r7, #11]
 8009fce:	3301      	adds	r3, #1
 8009fd0:	72fb      	strb	r3, [r7, #11]
          break;
 8009fd2:	e007      	b.n	8009fe4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009fd4:	6839      	ldr	r1, [r7, #0]
 8009fd6:	6878      	ldr	r0, [r7, #4]
 8009fd8:	f000 fa41 	bl	800a45e <USBD_CtlError>
          err++;
 8009fdc:	7afb      	ldrb	r3, [r7, #11]
 8009fde:	3301      	adds	r3, #1
 8009fe0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009fe2:	bf00      	nop
      }
      break;
 8009fe4:	e037      	b.n	800a056 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	7c1b      	ldrb	r3, [r3, #16]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d109      	bne.n	800a002 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ff4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ff6:	f107 0208 	add.w	r2, r7, #8
 8009ffa:	4610      	mov	r0, r2
 8009ffc:	4798      	blx	r3
 8009ffe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a000:	e029      	b.n	800a056 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a002:	6839      	ldr	r1, [r7, #0]
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 fa2a 	bl	800a45e <USBD_CtlError>
        err++;
 800a00a:	7afb      	ldrb	r3, [r7, #11]
 800a00c:	3301      	adds	r3, #1
 800a00e:	72fb      	strb	r3, [r7, #11]
      break;
 800a010:	e021      	b.n	800a056 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	7c1b      	ldrb	r3, [r3, #16]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d10d      	bne.n	800a036 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a022:	f107 0208 	add.w	r2, r7, #8
 800a026:	4610      	mov	r0, r2
 800a028:	4798      	blx	r3
 800a02a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	3301      	adds	r3, #1
 800a030:	2207      	movs	r2, #7
 800a032:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a034:	e00f      	b.n	800a056 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a036:	6839      	ldr	r1, [r7, #0]
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f000 fa10 	bl	800a45e <USBD_CtlError>
        err++;
 800a03e:	7afb      	ldrb	r3, [r7, #11]
 800a040:	3301      	adds	r3, #1
 800a042:	72fb      	strb	r3, [r7, #11]
      break;
 800a044:	e007      	b.n	800a056 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a046:	6839      	ldr	r1, [r7, #0]
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 fa08 	bl	800a45e <USBD_CtlError>
      err++;
 800a04e:	7afb      	ldrb	r3, [r7, #11]
 800a050:	3301      	adds	r3, #1
 800a052:	72fb      	strb	r3, [r7, #11]
      break;
 800a054:	bf00      	nop
  }

  if (err != 0U)
 800a056:	7afb      	ldrb	r3, [r7, #11]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d11e      	bne.n	800a09a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a05c:	683b      	ldr	r3, [r7, #0]
 800a05e:	88db      	ldrh	r3, [r3, #6]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d016      	beq.n	800a092 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a064:	893b      	ldrh	r3, [r7, #8]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d00e      	beq.n	800a088 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	88da      	ldrh	r2, [r3, #6]
 800a06e:	893b      	ldrh	r3, [r7, #8]
 800a070:	4293      	cmp	r3, r2
 800a072:	bf28      	it	cs
 800a074:	4613      	movcs	r3, r2
 800a076:	b29b      	uxth	r3, r3
 800a078:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a07a:	893b      	ldrh	r3, [r7, #8]
 800a07c:	461a      	mov	r2, r3
 800a07e:	68f9      	ldr	r1, [r7, #12]
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f000 fa69 	bl	800a558 <USBD_CtlSendData>
 800a086:	e009      	b.n	800a09c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a088:	6839      	ldr	r1, [r7, #0]
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	f000 f9e7 	bl	800a45e <USBD_CtlError>
 800a090:	e004      	b.n	800a09c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f000 fac1 	bl	800a61a <USBD_CtlSendStatus>
 800a098:	e000      	b.n	800a09c <USBD_GetDescriptor+0x2cc>
    return;
 800a09a:	bf00      	nop
  }
}
 800a09c:	3710      	adds	r7, #16
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}
 800a0a2:	bf00      	nop

0800a0a4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b084      	sub	sp, #16
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
 800a0ac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	889b      	ldrh	r3, [r3, #4]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d131      	bne.n	800a11a <USBD_SetAddress+0x76>
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	88db      	ldrh	r3, [r3, #6]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d12d      	bne.n	800a11a <USBD_SetAddress+0x76>
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	885b      	ldrh	r3, [r3, #2]
 800a0c2:	2b7f      	cmp	r3, #127	@ 0x7f
 800a0c4:	d829      	bhi.n	800a11a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	885b      	ldrh	r3, [r3, #2]
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a0d0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0d8:	b2db      	uxtb	r3, r3
 800a0da:	2b03      	cmp	r3, #3
 800a0dc:	d104      	bne.n	800a0e8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a0de:	6839      	ldr	r1, [r7, #0]
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f000 f9bc 	bl	800a45e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0e6:	e01d      	b.n	800a124 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	7bfa      	ldrb	r2, [r7, #15]
 800a0ec:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a0f0:	7bfb      	ldrb	r3, [r7, #15]
 800a0f2:	4619      	mov	r1, r3
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f002 f967 	bl	800c3c8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f000 fa8d 	bl	800a61a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a100:	7bfb      	ldrb	r3, [r7, #15]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d004      	beq.n	800a110 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2202      	movs	r2, #2
 800a10a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a10e:	e009      	b.n	800a124 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2201      	movs	r2, #1
 800a114:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a118:	e004      	b.n	800a124 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a11a:	6839      	ldr	r1, [r7, #0]
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f000 f99e 	bl	800a45e <USBD_CtlError>
  }
}
 800a122:	bf00      	nop
 800a124:	bf00      	nop
 800a126:	3710      	adds	r7, #16
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}

0800a12c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b084      	sub	sp, #16
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
 800a134:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a136:	2300      	movs	r3, #0
 800a138:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	885b      	ldrh	r3, [r3, #2]
 800a13e:	b2da      	uxtb	r2, r3
 800a140:	4b4e      	ldr	r3, [pc, #312]	@ (800a27c <USBD_SetConfig+0x150>)
 800a142:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a144:	4b4d      	ldr	r3, [pc, #308]	@ (800a27c <USBD_SetConfig+0x150>)
 800a146:	781b      	ldrb	r3, [r3, #0]
 800a148:	2b01      	cmp	r3, #1
 800a14a:	d905      	bls.n	800a158 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a14c:	6839      	ldr	r1, [r7, #0]
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	f000 f985 	bl	800a45e <USBD_CtlError>
    return USBD_FAIL;
 800a154:	2303      	movs	r3, #3
 800a156:	e08c      	b.n	800a272 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a15e:	b2db      	uxtb	r3, r3
 800a160:	2b02      	cmp	r3, #2
 800a162:	d002      	beq.n	800a16a <USBD_SetConfig+0x3e>
 800a164:	2b03      	cmp	r3, #3
 800a166:	d029      	beq.n	800a1bc <USBD_SetConfig+0x90>
 800a168:	e075      	b.n	800a256 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a16a:	4b44      	ldr	r3, [pc, #272]	@ (800a27c <USBD_SetConfig+0x150>)
 800a16c:	781b      	ldrb	r3, [r3, #0]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d020      	beq.n	800a1b4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a172:	4b42      	ldr	r3, [pc, #264]	@ (800a27c <USBD_SetConfig+0x150>)
 800a174:	781b      	ldrb	r3, [r3, #0]
 800a176:	461a      	mov	r2, r3
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a17c:	4b3f      	ldr	r3, [pc, #252]	@ (800a27c <USBD_SetConfig+0x150>)
 800a17e:	781b      	ldrb	r3, [r3, #0]
 800a180:	4619      	mov	r1, r3
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f7fe ffcf 	bl	8009126 <USBD_SetClassConfig>
 800a188:	4603      	mov	r3, r0
 800a18a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a18c:	7bfb      	ldrb	r3, [r7, #15]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d008      	beq.n	800a1a4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a192:	6839      	ldr	r1, [r7, #0]
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f000 f962 	bl	800a45e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2202      	movs	r2, #2
 800a19e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a1a2:	e065      	b.n	800a270 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	f000 fa38 	bl	800a61a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2203      	movs	r2, #3
 800a1ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a1b2:	e05d      	b.n	800a270 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	f000 fa30 	bl	800a61a <USBD_CtlSendStatus>
      break;
 800a1ba:	e059      	b.n	800a270 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a1bc:	4b2f      	ldr	r3, [pc, #188]	@ (800a27c <USBD_SetConfig+0x150>)
 800a1be:	781b      	ldrb	r3, [r3, #0]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d112      	bne.n	800a1ea <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2202      	movs	r2, #2
 800a1c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a1cc:	4b2b      	ldr	r3, [pc, #172]	@ (800a27c <USBD_SetConfig+0x150>)
 800a1ce:	781b      	ldrb	r3, [r3, #0]
 800a1d0:	461a      	mov	r2, r3
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a1d6:	4b29      	ldr	r3, [pc, #164]	@ (800a27c <USBD_SetConfig+0x150>)
 800a1d8:	781b      	ldrb	r3, [r3, #0]
 800a1da:	4619      	mov	r1, r3
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f7fe ffbe 	bl	800915e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f000 fa19 	bl	800a61a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a1e8:	e042      	b.n	800a270 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a1ea:	4b24      	ldr	r3, [pc, #144]	@ (800a27c <USBD_SetConfig+0x150>)
 800a1ec:	781b      	ldrb	r3, [r3, #0]
 800a1ee:	461a      	mov	r2, r3
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	685b      	ldr	r3, [r3, #4]
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	d02a      	beq.n	800a24e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	685b      	ldr	r3, [r3, #4]
 800a1fc:	b2db      	uxtb	r3, r3
 800a1fe:	4619      	mov	r1, r3
 800a200:	6878      	ldr	r0, [r7, #4]
 800a202:	f7fe ffac 	bl	800915e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a206:	4b1d      	ldr	r3, [pc, #116]	@ (800a27c <USBD_SetConfig+0x150>)
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	461a      	mov	r2, r3
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a210:	4b1a      	ldr	r3, [pc, #104]	@ (800a27c <USBD_SetConfig+0x150>)
 800a212:	781b      	ldrb	r3, [r3, #0]
 800a214:	4619      	mov	r1, r3
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f7fe ff85 	bl	8009126 <USBD_SetClassConfig>
 800a21c:	4603      	mov	r3, r0
 800a21e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a220:	7bfb      	ldrb	r3, [r7, #15]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d00f      	beq.n	800a246 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a226:	6839      	ldr	r1, [r7, #0]
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f000 f918 	bl	800a45e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	685b      	ldr	r3, [r3, #4]
 800a232:	b2db      	uxtb	r3, r3
 800a234:	4619      	mov	r1, r3
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f7fe ff91 	bl	800915e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2202      	movs	r2, #2
 800a240:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a244:	e014      	b.n	800a270 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a246:	6878      	ldr	r0, [r7, #4]
 800a248:	f000 f9e7 	bl	800a61a <USBD_CtlSendStatus>
      break;
 800a24c:	e010      	b.n	800a270 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f000 f9e3 	bl	800a61a <USBD_CtlSendStatus>
      break;
 800a254:	e00c      	b.n	800a270 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a256:	6839      	ldr	r1, [r7, #0]
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f000 f900 	bl	800a45e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a25e:	4b07      	ldr	r3, [pc, #28]	@ (800a27c <USBD_SetConfig+0x150>)
 800a260:	781b      	ldrb	r3, [r3, #0]
 800a262:	4619      	mov	r1, r3
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f7fe ff7a 	bl	800915e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a26a:	2303      	movs	r3, #3
 800a26c:	73fb      	strb	r3, [r7, #15]
      break;
 800a26e:	bf00      	nop
  }

  return ret;
 800a270:	7bfb      	ldrb	r3, [r7, #15]
}
 800a272:	4618      	mov	r0, r3
 800a274:	3710      	adds	r7, #16
 800a276:	46bd      	mov	sp, r7
 800a278:	bd80      	pop	{r7, pc}
 800a27a:	bf00      	nop
 800a27c:	2000111c 	.word	0x2000111c

0800a280 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b082      	sub	sp, #8
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
 800a288:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	88db      	ldrh	r3, [r3, #6]
 800a28e:	2b01      	cmp	r3, #1
 800a290:	d004      	beq.n	800a29c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a292:	6839      	ldr	r1, [r7, #0]
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f000 f8e2 	bl	800a45e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a29a:	e023      	b.n	800a2e4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2a2:	b2db      	uxtb	r3, r3
 800a2a4:	2b02      	cmp	r3, #2
 800a2a6:	dc02      	bgt.n	800a2ae <USBD_GetConfig+0x2e>
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	dc03      	bgt.n	800a2b4 <USBD_GetConfig+0x34>
 800a2ac:	e015      	b.n	800a2da <USBD_GetConfig+0x5a>
 800a2ae:	2b03      	cmp	r3, #3
 800a2b0:	d00b      	beq.n	800a2ca <USBD_GetConfig+0x4a>
 800a2b2:	e012      	b.n	800a2da <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	3308      	adds	r3, #8
 800a2be:	2201      	movs	r2, #1
 800a2c0:	4619      	mov	r1, r3
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 f948 	bl	800a558 <USBD_CtlSendData>
        break;
 800a2c8:	e00c      	b.n	800a2e4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	3304      	adds	r3, #4
 800a2ce:	2201      	movs	r2, #1
 800a2d0:	4619      	mov	r1, r3
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 f940 	bl	800a558 <USBD_CtlSendData>
        break;
 800a2d8:	e004      	b.n	800a2e4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a2da:	6839      	ldr	r1, [r7, #0]
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f000 f8be 	bl	800a45e <USBD_CtlError>
        break;
 800a2e2:	bf00      	nop
}
 800a2e4:	bf00      	nop
 800a2e6:	3708      	adds	r7, #8
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	bd80      	pop	{r7, pc}

0800a2ec <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b082      	sub	sp, #8
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
 800a2f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2fc:	b2db      	uxtb	r3, r3
 800a2fe:	3b01      	subs	r3, #1
 800a300:	2b02      	cmp	r3, #2
 800a302:	d81e      	bhi.n	800a342 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	88db      	ldrh	r3, [r3, #6]
 800a308:	2b02      	cmp	r3, #2
 800a30a:	d004      	beq.n	800a316 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a30c:	6839      	ldr	r1, [r7, #0]
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f000 f8a5 	bl	800a45e <USBD_CtlError>
        break;
 800a314:	e01a      	b.n	800a34c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2201      	movs	r2, #1
 800a31a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a322:	2b00      	cmp	r3, #0
 800a324:	d005      	beq.n	800a332 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	68db      	ldr	r3, [r3, #12]
 800a32a:	f043 0202 	orr.w	r2, r3, #2
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	330c      	adds	r3, #12
 800a336:	2202      	movs	r2, #2
 800a338:	4619      	mov	r1, r3
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f000 f90c 	bl	800a558 <USBD_CtlSendData>
      break;
 800a340:	e004      	b.n	800a34c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a342:	6839      	ldr	r1, [r7, #0]
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f000 f88a 	bl	800a45e <USBD_CtlError>
      break;
 800a34a:	bf00      	nop
  }
}
 800a34c:	bf00      	nop
 800a34e:	3708      	adds	r7, #8
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}

0800a354 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b082      	sub	sp, #8
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
 800a35c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	885b      	ldrh	r3, [r3, #2]
 800a362:	2b01      	cmp	r3, #1
 800a364:	d107      	bne.n	800a376 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2201      	movs	r2, #1
 800a36a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	f000 f953 	bl	800a61a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a374:	e013      	b.n	800a39e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	885b      	ldrh	r3, [r3, #2]
 800a37a:	2b02      	cmp	r3, #2
 800a37c:	d10b      	bne.n	800a396 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	889b      	ldrh	r3, [r3, #4]
 800a382:	0a1b      	lsrs	r3, r3, #8
 800a384:	b29b      	uxth	r3, r3
 800a386:	b2da      	uxtb	r2, r3
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f000 f943 	bl	800a61a <USBD_CtlSendStatus>
}
 800a394:	e003      	b.n	800a39e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a396:	6839      	ldr	r1, [r7, #0]
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f000 f860 	bl	800a45e <USBD_CtlError>
}
 800a39e:	bf00      	nop
 800a3a0:	3708      	adds	r7, #8
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	bd80      	pop	{r7, pc}

0800a3a6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3a6:	b580      	push	{r7, lr}
 800a3a8:	b082      	sub	sp, #8
 800a3aa:	af00      	add	r7, sp, #0
 800a3ac:	6078      	str	r0, [r7, #4]
 800a3ae:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a3b6:	b2db      	uxtb	r3, r3
 800a3b8:	3b01      	subs	r3, #1
 800a3ba:	2b02      	cmp	r3, #2
 800a3bc:	d80b      	bhi.n	800a3d6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	885b      	ldrh	r3, [r3, #2]
 800a3c2:	2b01      	cmp	r3, #1
 800a3c4:	d10c      	bne.n	800a3e0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f000 f923 	bl	800a61a <USBD_CtlSendStatus>
      }
      break;
 800a3d4:	e004      	b.n	800a3e0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a3d6:	6839      	ldr	r1, [r7, #0]
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f000 f840 	bl	800a45e <USBD_CtlError>
      break;
 800a3de:	e000      	b.n	800a3e2 <USBD_ClrFeature+0x3c>
      break;
 800a3e0:	bf00      	nop
  }
}
 800a3e2:	bf00      	nop
 800a3e4:	3708      	adds	r7, #8
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bd80      	pop	{r7, pc}

0800a3ea <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a3ea:	b580      	push	{r7, lr}
 800a3ec:	b084      	sub	sp, #16
 800a3ee:	af00      	add	r7, sp, #0
 800a3f0:	6078      	str	r0, [r7, #4]
 800a3f2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	781a      	ldrb	r2, [r3, #0]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	3301      	adds	r3, #1
 800a404:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	781a      	ldrb	r2, [r3, #0]
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	3301      	adds	r3, #1
 800a412:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a414:	68f8      	ldr	r0, [r7, #12]
 800a416:	f7ff fa3f 	bl	8009898 <SWAPBYTE>
 800a41a:	4603      	mov	r3, r0
 800a41c:	461a      	mov	r2, r3
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	3301      	adds	r3, #1
 800a426:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	3301      	adds	r3, #1
 800a42c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a42e:	68f8      	ldr	r0, [r7, #12]
 800a430:	f7ff fa32 	bl	8009898 <SWAPBYTE>
 800a434:	4603      	mov	r3, r0
 800a436:	461a      	mov	r2, r3
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	3301      	adds	r3, #1
 800a440:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	3301      	adds	r3, #1
 800a446:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a448:	68f8      	ldr	r0, [r7, #12]
 800a44a:	f7ff fa25 	bl	8009898 <SWAPBYTE>
 800a44e:	4603      	mov	r3, r0
 800a450:	461a      	mov	r2, r3
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	80da      	strh	r2, [r3, #6]
}
 800a456:	bf00      	nop
 800a458:	3710      	adds	r7, #16
 800a45a:	46bd      	mov	sp, r7
 800a45c:	bd80      	pop	{r7, pc}

0800a45e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a45e:	b580      	push	{r7, lr}
 800a460:	b082      	sub	sp, #8
 800a462:	af00      	add	r7, sp, #0
 800a464:	6078      	str	r0, [r7, #4]
 800a466:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a468:	2180      	movs	r1, #128	@ 0x80
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f001 ff42 	bl	800c2f4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a470:	2100      	movs	r1, #0
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f001 ff3e 	bl	800c2f4 <USBD_LL_StallEP>
}
 800a478:	bf00      	nop
 800a47a:	3708      	adds	r7, #8
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}

0800a480 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b086      	sub	sp, #24
 800a484:	af00      	add	r7, sp, #0
 800a486:	60f8      	str	r0, [r7, #12]
 800a488:	60b9      	str	r1, [r7, #8]
 800a48a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a48c:	2300      	movs	r3, #0
 800a48e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d042      	beq.n	800a51c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a49a:	6938      	ldr	r0, [r7, #16]
 800a49c:	f000 f842 	bl	800a524 <USBD_GetLen>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	3301      	adds	r3, #1
 800a4a4:	005b      	lsls	r3, r3, #1
 800a4a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4aa:	d808      	bhi.n	800a4be <USBD_GetString+0x3e>
 800a4ac:	6938      	ldr	r0, [r7, #16]
 800a4ae:	f000 f839 	bl	800a524 <USBD_GetLen>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	3301      	adds	r3, #1
 800a4b6:	b29b      	uxth	r3, r3
 800a4b8:	005b      	lsls	r3, r3, #1
 800a4ba:	b29a      	uxth	r2, r3
 800a4bc:	e001      	b.n	800a4c2 <USBD_GetString+0x42>
 800a4be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a4c6:	7dfb      	ldrb	r3, [r7, #23]
 800a4c8:	68ba      	ldr	r2, [r7, #8]
 800a4ca:	4413      	add	r3, r2
 800a4cc:	687a      	ldr	r2, [r7, #4]
 800a4ce:	7812      	ldrb	r2, [r2, #0]
 800a4d0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a4d2:	7dfb      	ldrb	r3, [r7, #23]
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a4d8:	7dfb      	ldrb	r3, [r7, #23]
 800a4da:	68ba      	ldr	r2, [r7, #8]
 800a4dc:	4413      	add	r3, r2
 800a4de:	2203      	movs	r2, #3
 800a4e0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a4e2:	7dfb      	ldrb	r3, [r7, #23]
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a4e8:	e013      	b.n	800a512 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a4ea:	7dfb      	ldrb	r3, [r7, #23]
 800a4ec:	68ba      	ldr	r2, [r7, #8]
 800a4ee:	4413      	add	r3, r2
 800a4f0:	693a      	ldr	r2, [r7, #16]
 800a4f2:	7812      	ldrb	r2, [r2, #0]
 800a4f4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a4f6:	693b      	ldr	r3, [r7, #16]
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	613b      	str	r3, [r7, #16]
    idx++;
 800a4fc:	7dfb      	ldrb	r3, [r7, #23]
 800a4fe:	3301      	adds	r3, #1
 800a500:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a502:	7dfb      	ldrb	r3, [r7, #23]
 800a504:	68ba      	ldr	r2, [r7, #8]
 800a506:	4413      	add	r3, r2
 800a508:	2200      	movs	r2, #0
 800a50a:	701a      	strb	r2, [r3, #0]
    idx++;
 800a50c:	7dfb      	ldrb	r3, [r7, #23]
 800a50e:	3301      	adds	r3, #1
 800a510:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	781b      	ldrb	r3, [r3, #0]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d1e7      	bne.n	800a4ea <USBD_GetString+0x6a>
 800a51a:	e000      	b.n	800a51e <USBD_GetString+0x9e>
    return;
 800a51c:	bf00      	nop
  }
}
 800a51e:	3718      	adds	r7, #24
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}

0800a524 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a524:	b480      	push	{r7}
 800a526:	b085      	sub	sp, #20
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a52c:	2300      	movs	r3, #0
 800a52e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a534:	e005      	b.n	800a542 <USBD_GetLen+0x1e>
  {
    len++;
 800a536:	7bfb      	ldrb	r3, [r7, #15]
 800a538:	3301      	adds	r3, #1
 800a53a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	3301      	adds	r3, #1
 800a540:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	781b      	ldrb	r3, [r3, #0]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d1f5      	bne.n	800a536 <USBD_GetLen+0x12>
  }

  return len;
 800a54a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a54c:	4618      	mov	r0, r3
 800a54e:	3714      	adds	r7, #20
 800a550:	46bd      	mov	sp, r7
 800a552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a556:	4770      	bx	lr

0800a558 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b084      	sub	sp, #16
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	60f8      	str	r0, [r7, #12]
 800a560:	60b9      	str	r1, [r7, #8]
 800a562:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	2202      	movs	r2, #2
 800a568:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	68ba      	ldr	r2, [r7, #8]
 800a576:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	68ba      	ldr	r2, [r7, #8]
 800a582:	2100      	movs	r1, #0
 800a584:	68f8      	ldr	r0, [r7, #12]
 800a586:	f001 ff3e 	bl	800c406 <USBD_LL_Transmit>

  return USBD_OK;
 800a58a:	2300      	movs	r3, #0
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	3710      	adds	r7, #16
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}

0800a594 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a594:	b580      	push	{r7, lr}
 800a596:	b084      	sub	sp, #16
 800a598:	af00      	add	r7, sp, #0
 800a59a:	60f8      	str	r0, [r7, #12]
 800a59c:	60b9      	str	r1, [r7, #8]
 800a59e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	68ba      	ldr	r2, [r7, #8]
 800a5a4:	2100      	movs	r1, #0
 800a5a6:	68f8      	ldr	r0, [r7, #12]
 800a5a8:	f001 ff2d 	bl	800c406 <USBD_LL_Transmit>

  return USBD_OK;
 800a5ac:	2300      	movs	r3, #0
}
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	3710      	adds	r7, #16
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	bd80      	pop	{r7, pc}

0800a5b6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a5b6:	b580      	push	{r7, lr}
 800a5b8:	b084      	sub	sp, #16
 800a5ba:	af00      	add	r7, sp, #0
 800a5bc:	60f8      	str	r0, [r7, #12]
 800a5be:	60b9      	str	r1, [r7, #8]
 800a5c0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	2203      	movs	r2, #3
 800a5c6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	687a      	ldr	r2, [r7, #4]
 800a5ce:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	68ba      	ldr	r2, [r7, #8]
 800a5d6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	687a      	ldr	r2, [r7, #4]
 800a5de:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	68ba      	ldr	r2, [r7, #8]
 800a5e6:	2100      	movs	r1, #0
 800a5e8:	68f8      	ldr	r0, [r7, #12]
 800a5ea:	f001 ff2d 	bl	800c448 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a5ee:	2300      	movs	r3, #0
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3710      	adds	r7, #16
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bd80      	pop	{r7, pc}

0800a5f8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b084      	sub	sp, #16
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	60f8      	str	r0, [r7, #12]
 800a600:	60b9      	str	r1, [r7, #8]
 800a602:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	68ba      	ldr	r2, [r7, #8]
 800a608:	2100      	movs	r1, #0
 800a60a:	68f8      	ldr	r0, [r7, #12]
 800a60c:	f001 ff1c 	bl	800c448 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a610:	2300      	movs	r3, #0
}
 800a612:	4618      	mov	r0, r3
 800a614:	3710      	adds	r7, #16
 800a616:	46bd      	mov	sp, r7
 800a618:	bd80      	pop	{r7, pc}

0800a61a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a61a:	b580      	push	{r7, lr}
 800a61c:	b082      	sub	sp, #8
 800a61e:	af00      	add	r7, sp, #0
 800a620:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2204      	movs	r2, #4
 800a626:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a62a:	2300      	movs	r3, #0
 800a62c:	2200      	movs	r2, #0
 800a62e:	2100      	movs	r1, #0
 800a630:	6878      	ldr	r0, [r7, #4]
 800a632:	f001 fee8 	bl	800c406 <USBD_LL_Transmit>

  return USBD_OK;
 800a636:	2300      	movs	r3, #0
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3708      	adds	r7, #8
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}

0800a640 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b082      	sub	sp, #8
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2205      	movs	r2, #5
 800a64c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a650:	2300      	movs	r3, #0
 800a652:	2200      	movs	r2, #0
 800a654:	2100      	movs	r1, #0
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f001 fef6 	bl	800c448 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a65c:	2300      	movs	r3, #0
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3708      	adds	r7, #8
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}

0800a666 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a666:	b480      	push	{r7}
 800a668:	b085      	sub	sp, #20
 800a66a:	af00      	add	r7, sp, #0
 800a66c:	4603      	mov	r3, r0
 800a66e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a670:	2300      	movs	r3, #0
 800a672:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a674:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a678:	2b84      	cmp	r3, #132	@ 0x84
 800a67a:	d005      	beq.n	800a688 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a67c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	4413      	add	r3, r2
 800a684:	3303      	adds	r3, #3
 800a686:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a688:	68fb      	ldr	r3, [r7, #12]
}
 800a68a:	4618      	mov	r0, r3
 800a68c:	3714      	adds	r7, #20
 800a68e:	46bd      	mov	sp, r7
 800a690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a694:	4770      	bx	lr

0800a696 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a696:	b580      	push	{r7, lr}
 800a698:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a69a:	f000 fae5 	bl	800ac68 <vTaskStartScheduler>
  
  return osOK;
 800a69e:	2300      	movs	r3, #0
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	bd80      	pop	{r7, pc}

0800a6a4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a6a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6a6:	b089      	sub	sp, #36	@ 0x24
 800a6a8:	af04      	add	r7, sp, #16
 800a6aa:	6078      	str	r0, [r7, #4]
 800a6ac:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	695b      	ldr	r3, [r3, #20]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d020      	beq.n	800a6f8 <osThreadCreate+0x54>
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	699b      	ldr	r3, [r3, #24]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d01c      	beq.n	800a6f8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	685c      	ldr	r4, [r3, #4]
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	691e      	ldr	r6, [r3, #16]
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f7ff ffc8 	bl	800a666 <makeFreeRtosPriority>
 800a6d6:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	695b      	ldr	r3, [r3, #20]
 800a6dc:	687a      	ldr	r2, [r7, #4]
 800a6de:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a6e0:	9202      	str	r2, [sp, #8]
 800a6e2:	9301      	str	r3, [sp, #4]
 800a6e4:	9100      	str	r1, [sp, #0]
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	4632      	mov	r2, r6
 800a6ea:	4629      	mov	r1, r5
 800a6ec:	4620      	mov	r0, r4
 800a6ee:	f000 f8ed 	bl	800a8cc <xTaskCreateStatic>
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	60fb      	str	r3, [r7, #12]
 800a6f6:	e01c      	b.n	800a732 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	685c      	ldr	r4, [r3, #4]
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a704:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a70c:	4618      	mov	r0, r3
 800a70e:	f7ff ffaa 	bl	800a666 <makeFreeRtosPriority>
 800a712:	4602      	mov	r2, r0
 800a714:	f107 030c 	add.w	r3, r7, #12
 800a718:	9301      	str	r3, [sp, #4]
 800a71a:	9200      	str	r2, [sp, #0]
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	4632      	mov	r2, r6
 800a720:	4629      	mov	r1, r5
 800a722:	4620      	mov	r0, r4
 800a724:	f000 f932 	bl	800a98c <xTaskCreate>
 800a728:	4603      	mov	r3, r0
 800a72a:	2b01      	cmp	r3, #1
 800a72c:	d001      	beq.n	800a732 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a72e:	2300      	movs	r3, #0
 800a730:	e000      	b.n	800a734 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a732:	68fb      	ldr	r3, [r7, #12]
}
 800a734:	4618      	mov	r0, r3
 800a736:	3714      	adds	r7, #20
 800a738:	46bd      	mov	sp, r7
 800a73a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a73c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b084      	sub	sp, #16
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d001      	beq.n	800a752 <osDelay+0x16>
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	e000      	b.n	800a754 <osDelay+0x18>
 800a752:	2301      	movs	r3, #1
 800a754:	4618      	mov	r0, r3
 800a756:	f000 fa51 	bl	800abfc <vTaskDelay>
  
  return osOK;
 800a75a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a764:	b480      	push	{r7}
 800a766:	b083      	sub	sp, #12
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f103 0208 	add.w	r2, r3, #8
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	f04f 32ff 	mov.w	r2, #4294967295
 800a77c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	f103 0208 	add.w	r2, r3, #8
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	f103 0208 	add.w	r2, r3, #8
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2200      	movs	r2, #0
 800a796:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a798:	bf00      	nop
 800a79a:	370c      	adds	r7, #12
 800a79c:	46bd      	mov	sp, r7
 800a79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a2:	4770      	bx	lr

0800a7a4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b083      	sub	sp, #12
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a7b2:	bf00      	nop
 800a7b4:	370c      	adds	r7, #12
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7bc:	4770      	bx	lr

0800a7be <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a7be:	b480      	push	{r7}
 800a7c0:	b085      	sub	sp, #20
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	6078      	str	r0, [r7, #4]
 800a7c6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	68fa      	ldr	r2, [r7, #12]
 800a7d2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	689a      	ldr	r2, [r3, #8]
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	689b      	ldr	r3, [r3, #8]
 800a7e0:	683a      	ldr	r2, [r7, #0]
 800a7e2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	683a      	ldr	r2, [r7, #0]
 800a7e8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	687a      	ldr	r2, [r7, #4]
 800a7ee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	1c5a      	adds	r2, r3, #1
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	601a      	str	r2, [r3, #0]
}
 800a7fa:	bf00      	nop
 800a7fc:	3714      	adds	r7, #20
 800a7fe:	46bd      	mov	sp, r7
 800a800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a804:	4770      	bx	lr

0800a806 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a806:	b480      	push	{r7}
 800a808:	b085      	sub	sp, #20
 800a80a:	af00      	add	r7, sp, #0
 800a80c:	6078      	str	r0, [r7, #4]
 800a80e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a816:	68bb      	ldr	r3, [r7, #8]
 800a818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a81c:	d103      	bne.n	800a826 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	691b      	ldr	r3, [r3, #16]
 800a822:	60fb      	str	r3, [r7, #12]
 800a824:	e00c      	b.n	800a840 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	3308      	adds	r3, #8
 800a82a:	60fb      	str	r3, [r7, #12]
 800a82c:	e002      	b.n	800a834 <vListInsert+0x2e>
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	685b      	ldr	r3, [r3, #4]
 800a832:	60fb      	str	r3, [r7, #12]
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	685b      	ldr	r3, [r3, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	68ba      	ldr	r2, [r7, #8]
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d2f6      	bcs.n	800a82e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	685a      	ldr	r2, [r3, #4]
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	685b      	ldr	r3, [r3, #4]
 800a84c:	683a      	ldr	r2, [r7, #0]
 800a84e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	68fa      	ldr	r2, [r7, #12]
 800a854:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	683a      	ldr	r2, [r7, #0]
 800a85a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	687a      	ldr	r2, [r7, #4]
 800a860:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	1c5a      	adds	r2, r3, #1
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	601a      	str	r2, [r3, #0]
}
 800a86c:	bf00      	nop
 800a86e:	3714      	adds	r7, #20
 800a870:	46bd      	mov	sp, r7
 800a872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a876:	4770      	bx	lr

0800a878 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a878:	b480      	push	{r7}
 800a87a:	b085      	sub	sp, #20
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	691b      	ldr	r3, [r3, #16]
 800a884:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	685b      	ldr	r3, [r3, #4]
 800a88a:	687a      	ldr	r2, [r7, #4]
 800a88c:	6892      	ldr	r2, [r2, #8]
 800a88e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	689b      	ldr	r3, [r3, #8]
 800a894:	687a      	ldr	r2, [r7, #4]
 800a896:	6852      	ldr	r2, [r2, #4]
 800a898:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	685b      	ldr	r3, [r3, #4]
 800a89e:	687a      	ldr	r2, [r7, #4]
 800a8a0:	429a      	cmp	r2, r3
 800a8a2:	d103      	bne.n	800a8ac <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	689a      	ldr	r2, [r3, #8]
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	1e5a      	subs	r2, r3, #1
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
}
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	3714      	adds	r7, #20
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ca:	4770      	bx	lr

0800a8cc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b08e      	sub	sp, #56	@ 0x38
 800a8d0:	af04      	add	r7, sp, #16
 800a8d2:	60f8      	str	r0, [r7, #12]
 800a8d4:	60b9      	str	r1, [r7, #8]
 800a8d6:	607a      	str	r2, [r7, #4]
 800a8d8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a8da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d10b      	bne.n	800a8f8 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a8e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8e4:	f383 8811 	msr	BASEPRI, r3
 800a8e8:	f3bf 8f6f 	isb	sy
 800a8ec:	f3bf 8f4f 	dsb	sy
 800a8f0:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a8f2:	bf00      	nop
 800a8f4:	bf00      	nop
 800a8f6:	e7fd      	b.n	800a8f4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a8f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d10b      	bne.n	800a916 <xTaskCreateStatic+0x4a>
	__asm volatile
 800a8fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a902:	f383 8811 	msr	BASEPRI, r3
 800a906:	f3bf 8f6f 	isb	sy
 800a90a:	f3bf 8f4f 	dsb	sy
 800a90e:	61fb      	str	r3, [r7, #28]
}
 800a910:	bf00      	nop
 800a912:	bf00      	nop
 800a914:	e7fd      	b.n	800a912 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a916:	2354      	movs	r3, #84	@ 0x54
 800a918:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a91a:	693b      	ldr	r3, [r7, #16]
 800a91c:	2b54      	cmp	r3, #84	@ 0x54
 800a91e:	d00b      	beq.n	800a938 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a924:	f383 8811 	msr	BASEPRI, r3
 800a928:	f3bf 8f6f 	isb	sy
 800a92c:	f3bf 8f4f 	dsb	sy
 800a930:	61bb      	str	r3, [r7, #24]
}
 800a932:	bf00      	nop
 800a934:	bf00      	nop
 800a936:	e7fd      	b.n	800a934 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a938:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a93a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d01e      	beq.n	800a97e <xTaskCreateStatic+0xb2>
 800a940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a942:	2b00      	cmp	r3, #0
 800a944:	d01b      	beq.n	800a97e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a948:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a94a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a94c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a94e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a952:	2202      	movs	r2, #2
 800a954:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a958:	2300      	movs	r3, #0
 800a95a:	9303      	str	r3, [sp, #12]
 800a95c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a95e:	9302      	str	r3, [sp, #8]
 800a960:	f107 0314 	add.w	r3, r7, #20
 800a964:	9301      	str	r3, [sp, #4]
 800a966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a968:	9300      	str	r3, [sp, #0]
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	687a      	ldr	r2, [r7, #4]
 800a96e:	68b9      	ldr	r1, [r7, #8]
 800a970:	68f8      	ldr	r0, [r7, #12]
 800a972:	f000 f850 	bl	800aa16 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a976:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a978:	f000 f8d6 	bl	800ab28 <prvAddNewTaskToReadyList>
 800a97c:	e001      	b.n	800a982 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a97e:	2300      	movs	r3, #0
 800a980:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a982:	697b      	ldr	r3, [r7, #20]
	}
 800a984:	4618      	mov	r0, r3
 800a986:	3728      	adds	r7, #40	@ 0x28
 800a988:	46bd      	mov	sp, r7
 800a98a:	bd80      	pop	{r7, pc}

0800a98c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b08c      	sub	sp, #48	@ 0x30
 800a990:	af04      	add	r7, sp, #16
 800a992:	60f8      	str	r0, [r7, #12]
 800a994:	60b9      	str	r1, [r7, #8]
 800a996:	603b      	str	r3, [r7, #0]
 800a998:	4613      	mov	r3, r2
 800a99a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a99c:	88fb      	ldrh	r3, [r7, #6]
 800a99e:	009b      	lsls	r3, r3, #2
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	f000 fef1 	bl	800b788 <pvPortMalloc>
 800a9a6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a9a8:	697b      	ldr	r3, [r7, #20]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d00e      	beq.n	800a9cc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a9ae:	2054      	movs	r0, #84	@ 0x54
 800a9b0:	f000 feea 	bl	800b788 <pvPortMalloc>
 800a9b4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a9b6:	69fb      	ldr	r3, [r7, #28]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d003      	beq.n	800a9c4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a9bc:	69fb      	ldr	r3, [r7, #28]
 800a9be:	697a      	ldr	r2, [r7, #20]
 800a9c0:	631a      	str	r2, [r3, #48]	@ 0x30
 800a9c2:	e005      	b.n	800a9d0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a9c4:	6978      	ldr	r0, [r7, #20]
 800a9c6:	f000 ffad 	bl	800b924 <vPortFree>
 800a9ca:	e001      	b.n	800a9d0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a9d0:	69fb      	ldr	r3, [r7, #28]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d017      	beq.n	800aa06 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a9d6:	69fb      	ldr	r3, [r7, #28]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a9de:	88fa      	ldrh	r2, [r7, #6]
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	9303      	str	r3, [sp, #12]
 800a9e4:	69fb      	ldr	r3, [r7, #28]
 800a9e6:	9302      	str	r3, [sp, #8]
 800a9e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ea:	9301      	str	r3, [sp, #4]
 800a9ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ee:	9300      	str	r3, [sp, #0]
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	68b9      	ldr	r1, [r7, #8]
 800a9f4:	68f8      	ldr	r0, [r7, #12]
 800a9f6:	f000 f80e 	bl	800aa16 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a9fa:	69f8      	ldr	r0, [r7, #28]
 800a9fc:	f000 f894 	bl	800ab28 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800aa00:	2301      	movs	r3, #1
 800aa02:	61bb      	str	r3, [r7, #24]
 800aa04:	e002      	b.n	800aa0c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800aa06:	f04f 33ff 	mov.w	r3, #4294967295
 800aa0a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800aa0c:	69bb      	ldr	r3, [r7, #24]
	}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	3720      	adds	r7, #32
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bd80      	pop	{r7, pc}

0800aa16 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800aa16:	b580      	push	{r7, lr}
 800aa18:	b088      	sub	sp, #32
 800aa1a:	af00      	add	r7, sp, #0
 800aa1c:	60f8      	str	r0, [r7, #12]
 800aa1e:	60b9      	str	r1, [r7, #8]
 800aa20:	607a      	str	r2, [r7, #4]
 800aa22:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800aa24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa26:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800aa2e:	3b01      	subs	r3, #1
 800aa30:	009b      	lsls	r3, r3, #2
 800aa32:	4413      	add	r3, r2
 800aa34:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800aa36:	69bb      	ldr	r3, [r7, #24]
 800aa38:	f023 0307 	bic.w	r3, r3, #7
 800aa3c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800aa3e:	69bb      	ldr	r3, [r7, #24]
 800aa40:	f003 0307 	and.w	r3, r3, #7
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d00b      	beq.n	800aa60 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800aa48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa4c:	f383 8811 	msr	BASEPRI, r3
 800aa50:	f3bf 8f6f 	isb	sy
 800aa54:	f3bf 8f4f 	dsb	sy
 800aa58:	617b      	str	r3, [r7, #20]
}
 800aa5a:	bf00      	nop
 800aa5c:	bf00      	nop
 800aa5e:	e7fd      	b.n	800aa5c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d01f      	beq.n	800aaa6 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aa66:	2300      	movs	r3, #0
 800aa68:	61fb      	str	r3, [r7, #28]
 800aa6a:	e012      	b.n	800aa92 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800aa6c:	68ba      	ldr	r2, [r7, #8]
 800aa6e:	69fb      	ldr	r3, [r7, #28]
 800aa70:	4413      	add	r3, r2
 800aa72:	7819      	ldrb	r1, [r3, #0]
 800aa74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa76:	69fb      	ldr	r3, [r7, #28]
 800aa78:	4413      	add	r3, r2
 800aa7a:	3334      	adds	r3, #52	@ 0x34
 800aa7c:	460a      	mov	r2, r1
 800aa7e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800aa80:	68ba      	ldr	r2, [r7, #8]
 800aa82:	69fb      	ldr	r3, [r7, #28]
 800aa84:	4413      	add	r3, r2
 800aa86:	781b      	ldrb	r3, [r3, #0]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d006      	beq.n	800aa9a <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aa8c:	69fb      	ldr	r3, [r7, #28]
 800aa8e:	3301      	adds	r3, #1
 800aa90:	61fb      	str	r3, [r7, #28]
 800aa92:	69fb      	ldr	r3, [r7, #28]
 800aa94:	2b0f      	cmp	r3, #15
 800aa96:	d9e9      	bls.n	800aa6c <prvInitialiseNewTask+0x56>
 800aa98:	e000      	b.n	800aa9c <prvInitialiseNewTask+0x86>
			{
				break;
 800aa9a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800aa9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800aaa4:	e003      	b.n	800aaae <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800aaa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaa8:	2200      	movs	r2, #0
 800aaaa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800aaae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aab0:	2b06      	cmp	r3, #6
 800aab2:	d901      	bls.n	800aab8 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800aab4:	2306      	movs	r3, #6
 800aab6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800aab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aabc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800aabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aac2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800aac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac6:	2200      	movs	r2, #0
 800aac8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800aaca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aacc:	3304      	adds	r3, #4
 800aace:	4618      	mov	r0, r3
 800aad0:	f7ff fe68 	bl	800a7a4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800aad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aad6:	3318      	adds	r3, #24
 800aad8:	4618      	mov	r0, r3
 800aada:	f7ff fe63 	bl	800a7a4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800aade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aae0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aae2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aae6:	f1c3 0207 	rsb	r2, r3, #7
 800aaea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaec:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800aaee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aaf2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800aaf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800aafa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aafc:	2200      	movs	r2, #0
 800aafe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ab02:	683a      	ldr	r2, [r7, #0]
 800ab04:	68f9      	ldr	r1, [r7, #12]
 800ab06:	69b8      	ldr	r0, [r7, #24]
 800ab08:	f000 fc2c 	bl	800b364 <pxPortInitialiseStack>
 800ab0c:	4602      	mov	r2, r0
 800ab0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab10:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ab12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d002      	beq.n	800ab1e <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ab18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ab1e:	bf00      	nop
 800ab20:	3720      	adds	r7, #32
 800ab22:	46bd      	mov	sp, r7
 800ab24:	bd80      	pop	{r7, pc}
	...

0800ab28 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b082      	sub	sp, #8
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ab30:	f000 fd4a 	bl	800b5c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ab34:	4b2a      	ldr	r3, [pc, #168]	@ (800abe0 <prvAddNewTaskToReadyList+0xb8>)
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	3301      	adds	r3, #1
 800ab3a:	4a29      	ldr	r2, [pc, #164]	@ (800abe0 <prvAddNewTaskToReadyList+0xb8>)
 800ab3c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ab3e:	4b29      	ldr	r3, [pc, #164]	@ (800abe4 <prvAddNewTaskToReadyList+0xbc>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d109      	bne.n	800ab5a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ab46:	4a27      	ldr	r2, [pc, #156]	@ (800abe4 <prvAddNewTaskToReadyList+0xbc>)
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ab4c:	4b24      	ldr	r3, [pc, #144]	@ (800abe0 <prvAddNewTaskToReadyList+0xb8>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	2b01      	cmp	r3, #1
 800ab52:	d110      	bne.n	800ab76 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ab54:	f000 fac4 	bl	800b0e0 <prvInitialiseTaskLists>
 800ab58:	e00d      	b.n	800ab76 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ab5a:	4b23      	ldr	r3, [pc, #140]	@ (800abe8 <prvAddNewTaskToReadyList+0xc0>)
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d109      	bne.n	800ab76 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ab62:	4b20      	ldr	r3, [pc, #128]	@ (800abe4 <prvAddNewTaskToReadyList+0xbc>)
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab6c:	429a      	cmp	r2, r3
 800ab6e:	d802      	bhi.n	800ab76 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ab70:	4a1c      	ldr	r2, [pc, #112]	@ (800abe4 <prvAddNewTaskToReadyList+0xbc>)
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ab76:	4b1d      	ldr	r3, [pc, #116]	@ (800abec <prvAddNewTaskToReadyList+0xc4>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	3301      	adds	r3, #1
 800ab7c:	4a1b      	ldr	r2, [pc, #108]	@ (800abec <prvAddNewTaskToReadyList+0xc4>)
 800ab7e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab84:	2201      	movs	r2, #1
 800ab86:	409a      	lsls	r2, r3
 800ab88:	4b19      	ldr	r3, [pc, #100]	@ (800abf0 <prvAddNewTaskToReadyList+0xc8>)
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	4313      	orrs	r3, r2
 800ab8e:	4a18      	ldr	r2, [pc, #96]	@ (800abf0 <prvAddNewTaskToReadyList+0xc8>)
 800ab90:	6013      	str	r3, [r2, #0]
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab96:	4613      	mov	r3, r2
 800ab98:	009b      	lsls	r3, r3, #2
 800ab9a:	4413      	add	r3, r2
 800ab9c:	009b      	lsls	r3, r3, #2
 800ab9e:	4a15      	ldr	r2, [pc, #84]	@ (800abf4 <prvAddNewTaskToReadyList+0xcc>)
 800aba0:	441a      	add	r2, r3
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	3304      	adds	r3, #4
 800aba6:	4619      	mov	r1, r3
 800aba8:	4610      	mov	r0, r2
 800abaa:	f7ff fe08 	bl	800a7be <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800abae:	f000 fd3d 	bl	800b62c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800abb2:	4b0d      	ldr	r3, [pc, #52]	@ (800abe8 <prvAddNewTaskToReadyList+0xc0>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d00e      	beq.n	800abd8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800abba:	4b0a      	ldr	r3, [pc, #40]	@ (800abe4 <prvAddNewTaskToReadyList+0xbc>)
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abc4:	429a      	cmp	r2, r3
 800abc6:	d207      	bcs.n	800abd8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800abc8:	4b0b      	ldr	r3, [pc, #44]	@ (800abf8 <prvAddNewTaskToReadyList+0xd0>)
 800abca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800abce:	601a      	str	r2, [r3, #0]
 800abd0:	f3bf 8f4f 	dsb	sy
 800abd4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800abd8:	bf00      	nop
 800abda:	3708      	adds	r7, #8
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}
 800abe0:	20001220 	.word	0x20001220
 800abe4:	20001120 	.word	0x20001120
 800abe8:	2000122c 	.word	0x2000122c
 800abec:	2000123c 	.word	0x2000123c
 800abf0:	20001228 	.word	0x20001228
 800abf4:	20001124 	.word	0x20001124
 800abf8:	e000ed04 	.word	0xe000ed04

0800abfc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b084      	sub	sp, #16
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ac04:	2300      	movs	r3, #0
 800ac06:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d018      	beq.n	800ac40 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ac0e:	4b14      	ldr	r3, [pc, #80]	@ (800ac60 <vTaskDelay+0x64>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d00b      	beq.n	800ac2e <vTaskDelay+0x32>
	__asm volatile
 800ac16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac1a:	f383 8811 	msr	BASEPRI, r3
 800ac1e:	f3bf 8f6f 	isb	sy
 800ac22:	f3bf 8f4f 	dsb	sy
 800ac26:	60bb      	str	r3, [r7, #8]
}
 800ac28:	bf00      	nop
 800ac2a:	bf00      	nop
 800ac2c:	e7fd      	b.n	800ac2a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ac2e:	f000 f87d 	bl	800ad2c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ac32:	2100      	movs	r1, #0
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f000 fb2f 	bl	800b298 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ac3a:	f000 f885 	bl	800ad48 <xTaskResumeAll>
 800ac3e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d107      	bne.n	800ac56 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ac46:	4b07      	ldr	r3, [pc, #28]	@ (800ac64 <vTaskDelay+0x68>)
 800ac48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac4c:	601a      	str	r2, [r3, #0]
 800ac4e:	f3bf 8f4f 	dsb	sy
 800ac52:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ac56:	bf00      	nop
 800ac58:	3710      	adds	r7, #16
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	bd80      	pop	{r7, pc}
 800ac5e:	bf00      	nop
 800ac60:	20001248 	.word	0x20001248
 800ac64:	e000ed04 	.word	0xe000ed04

0800ac68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b08a      	sub	sp, #40	@ 0x28
 800ac6c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ac72:	2300      	movs	r3, #0
 800ac74:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ac76:	463a      	mov	r2, r7
 800ac78:	1d39      	adds	r1, r7, #4
 800ac7a:	f107 0308 	add.w	r3, r7, #8
 800ac7e:	4618      	mov	r0, r3
 800ac80:	f7f7 fb0e 	bl	80022a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ac84:	6839      	ldr	r1, [r7, #0]
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	68ba      	ldr	r2, [r7, #8]
 800ac8a:	9202      	str	r2, [sp, #8]
 800ac8c:	9301      	str	r3, [sp, #4]
 800ac8e:	2300      	movs	r3, #0
 800ac90:	9300      	str	r3, [sp, #0]
 800ac92:	2300      	movs	r3, #0
 800ac94:	460a      	mov	r2, r1
 800ac96:	491f      	ldr	r1, [pc, #124]	@ (800ad14 <vTaskStartScheduler+0xac>)
 800ac98:	481f      	ldr	r0, [pc, #124]	@ (800ad18 <vTaskStartScheduler+0xb0>)
 800ac9a:	f7ff fe17 	bl	800a8cc <xTaskCreateStatic>
 800ac9e:	4603      	mov	r3, r0
 800aca0:	4a1e      	ldr	r2, [pc, #120]	@ (800ad1c <vTaskStartScheduler+0xb4>)
 800aca2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800aca4:	4b1d      	ldr	r3, [pc, #116]	@ (800ad1c <vTaskStartScheduler+0xb4>)
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d002      	beq.n	800acb2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800acac:	2301      	movs	r3, #1
 800acae:	617b      	str	r3, [r7, #20]
 800acb0:	e001      	b.n	800acb6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800acb2:	2300      	movs	r3, #0
 800acb4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800acb6:	697b      	ldr	r3, [r7, #20]
 800acb8:	2b01      	cmp	r3, #1
 800acba:	d116      	bne.n	800acea <vTaskStartScheduler+0x82>
	__asm volatile
 800acbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acc0:	f383 8811 	msr	BASEPRI, r3
 800acc4:	f3bf 8f6f 	isb	sy
 800acc8:	f3bf 8f4f 	dsb	sy
 800accc:	613b      	str	r3, [r7, #16]
}
 800acce:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800acd0:	4b13      	ldr	r3, [pc, #76]	@ (800ad20 <vTaskStartScheduler+0xb8>)
 800acd2:	f04f 32ff 	mov.w	r2, #4294967295
 800acd6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800acd8:	4b12      	ldr	r3, [pc, #72]	@ (800ad24 <vTaskStartScheduler+0xbc>)
 800acda:	2201      	movs	r2, #1
 800acdc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800acde:	4b12      	ldr	r3, [pc, #72]	@ (800ad28 <vTaskStartScheduler+0xc0>)
 800ace0:	2200      	movs	r2, #0
 800ace2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ace4:	f000 fbcc 	bl	800b480 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ace8:	e00f      	b.n	800ad0a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acf0:	d10b      	bne.n	800ad0a <vTaskStartScheduler+0xa2>
	__asm volatile
 800acf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acf6:	f383 8811 	msr	BASEPRI, r3
 800acfa:	f3bf 8f6f 	isb	sy
 800acfe:	f3bf 8f4f 	dsb	sy
 800ad02:	60fb      	str	r3, [r7, #12]
}
 800ad04:	bf00      	nop
 800ad06:	bf00      	nop
 800ad08:	e7fd      	b.n	800ad06 <vTaskStartScheduler+0x9e>
}
 800ad0a:	bf00      	nop
 800ad0c:	3718      	adds	r7, #24
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}
 800ad12:	bf00      	nop
 800ad14:	08010de8 	.word	0x08010de8
 800ad18:	0800b0b1 	.word	0x0800b0b1
 800ad1c:	20001244 	.word	0x20001244
 800ad20:	20001240 	.word	0x20001240
 800ad24:	2000122c 	.word	0x2000122c
 800ad28:	20001224 	.word	0x20001224

0800ad2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ad30:	4b04      	ldr	r3, [pc, #16]	@ (800ad44 <vTaskSuspendAll+0x18>)
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	3301      	adds	r3, #1
 800ad36:	4a03      	ldr	r2, [pc, #12]	@ (800ad44 <vTaskSuspendAll+0x18>)
 800ad38:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ad3a:	bf00      	nop
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr
 800ad44:	20001248 	.word	0x20001248

0800ad48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b084      	sub	sp, #16
 800ad4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ad4e:	2300      	movs	r3, #0
 800ad50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ad52:	2300      	movs	r3, #0
 800ad54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ad56:	4b42      	ldr	r3, [pc, #264]	@ (800ae60 <xTaskResumeAll+0x118>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d10b      	bne.n	800ad76 <xTaskResumeAll+0x2e>
	__asm volatile
 800ad5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad62:	f383 8811 	msr	BASEPRI, r3
 800ad66:	f3bf 8f6f 	isb	sy
 800ad6a:	f3bf 8f4f 	dsb	sy
 800ad6e:	603b      	str	r3, [r7, #0]
}
 800ad70:	bf00      	nop
 800ad72:	bf00      	nop
 800ad74:	e7fd      	b.n	800ad72 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ad76:	f000 fc27 	bl	800b5c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ad7a:	4b39      	ldr	r3, [pc, #228]	@ (800ae60 <xTaskResumeAll+0x118>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	3b01      	subs	r3, #1
 800ad80:	4a37      	ldr	r2, [pc, #220]	@ (800ae60 <xTaskResumeAll+0x118>)
 800ad82:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad84:	4b36      	ldr	r3, [pc, #216]	@ (800ae60 <xTaskResumeAll+0x118>)
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d161      	bne.n	800ae50 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ad8c:	4b35      	ldr	r3, [pc, #212]	@ (800ae64 <xTaskResumeAll+0x11c>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d05d      	beq.n	800ae50 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ad94:	e02e      	b.n	800adf4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad96:	4b34      	ldr	r3, [pc, #208]	@ (800ae68 <xTaskResumeAll+0x120>)
 800ad98:	68db      	ldr	r3, [r3, #12]
 800ad9a:	68db      	ldr	r3, [r3, #12]
 800ad9c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	3318      	adds	r3, #24
 800ada2:	4618      	mov	r0, r3
 800ada4:	f7ff fd68 	bl	800a878 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	3304      	adds	r3, #4
 800adac:	4618      	mov	r0, r3
 800adae:	f7ff fd63 	bl	800a878 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adb6:	2201      	movs	r2, #1
 800adb8:	409a      	lsls	r2, r3
 800adba:	4b2c      	ldr	r3, [pc, #176]	@ (800ae6c <xTaskResumeAll+0x124>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	4313      	orrs	r3, r2
 800adc0:	4a2a      	ldr	r2, [pc, #168]	@ (800ae6c <xTaskResumeAll+0x124>)
 800adc2:	6013      	str	r3, [r2, #0]
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adc8:	4613      	mov	r3, r2
 800adca:	009b      	lsls	r3, r3, #2
 800adcc:	4413      	add	r3, r2
 800adce:	009b      	lsls	r3, r3, #2
 800add0:	4a27      	ldr	r2, [pc, #156]	@ (800ae70 <xTaskResumeAll+0x128>)
 800add2:	441a      	add	r2, r3
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	3304      	adds	r3, #4
 800add8:	4619      	mov	r1, r3
 800adda:	4610      	mov	r0, r2
 800addc:	f7ff fcef 	bl	800a7be <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ade4:	4b23      	ldr	r3, [pc, #140]	@ (800ae74 <xTaskResumeAll+0x12c>)
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adea:	429a      	cmp	r2, r3
 800adec:	d302      	bcc.n	800adf4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800adee:	4b22      	ldr	r3, [pc, #136]	@ (800ae78 <xTaskResumeAll+0x130>)
 800adf0:	2201      	movs	r2, #1
 800adf2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800adf4:	4b1c      	ldr	r3, [pc, #112]	@ (800ae68 <xTaskResumeAll+0x120>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d1cc      	bne.n	800ad96 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d001      	beq.n	800ae06 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ae02:	f000 fa0b 	bl	800b21c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ae06:	4b1d      	ldr	r3, [pc, #116]	@ (800ae7c <xTaskResumeAll+0x134>)
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d010      	beq.n	800ae34 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ae12:	f000 f837 	bl	800ae84 <xTaskIncrementTick>
 800ae16:	4603      	mov	r3, r0
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d002      	beq.n	800ae22 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ae1c:	4b16      	ldr	r3, [pc, #88]	@ (800ae78 <xTaskResumeAll+0x130>)
 800ae1e:	2201      	movs	r2, #1
 800ae20:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	3b01      	subs	r3, #1
 800ae26:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d1f1      	bne.n	800ae12 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ae2e:	4b13      	ldr	r3, [pc, #76]	@ (800ae7c <xTaskResumeAll+0x134>)
 800ae30:	2200      	movs	r2, #0
 800ae32:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ae34:	4b10      	ldr	r3, [pc, #64]	@ (800ae78 <xTaskResumeAll+0x130>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d009      	beq.n	800ae50 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ae3c:	2301      	movs	r3, #1
 800ae3e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ae40:	4b0f      	ldr	r3, [pc, #60]	@ (800ae80 <xTaskResumeAll+0x138>)
 800ae42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae46:	601a      	str	r2, [r3, #0]
 800ae48:	f3bf 8f4f 	dsb	sy
 800ae4c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae50:	f000 fbec 	bl	800b62c <vPortExitCritical>

	return xAlreadyYielded;
 800ae54:	68bb      	ldr	r3, [r7, #8]
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3710      	adds	r7, #16
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	20001248 	.word	0x20001248
 800ae64:	20001220 	.word	0x20001220
 800ae68:	200011e0 	.word	0x200011e0
 800ae6c:	20001228 	.word	0x20001228
 800ae70:	20001124 	.word	0x20001124
 800ae74:	20001120 	.word	0x20001120
 800ae78:	20001234 	.word	0x20001234
 800ae7c:	20001230 	.word	0x20001230
 800ae80:	e000ed04 	.word	0xe000ed04

0800ae84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b086      	sub	sp, #24
 800ae88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae8e:	4b4f      	ldr	r3, [pc, #316]	@ (800afcc <xTaskIncrementTick+0x148>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	f040 808f 	bne.w	800afb6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ae98:	4b4d      	ldr	r3, [pc, #308]	@ (800afd0 <xTaskIncrementTick+0x14c>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	3301      	adds	r3, #1
 800ae9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aea0:	4a4b      	ldr	r2, [pc, #300]	@ (800afd0 <xTaskIncrementTick+0x14c>)
 800aea2:	693b      	ldr	r3, [r7, #16]
 800aea4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aea6:	693b      	ldr	r3, [r7, #16]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d121      	bne.n	800aef0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800aeac:	4b49      	ldr	r3, [pc, #292]	@ (800afd4 <xTaskIncrementTick+0x150>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d00b      	beq.n	800aece <xTaskIncrementTick+0x4a>
	__asm volatile
 800aeb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeba:	f383 8811 	msr	BASEPRI, r3
 800aebe:	f3bf 8f6f 	isb	sy
 800aec2:	f3bf 8f4f 	dsb	sy
 800aec6:	603b      	str	r3, [r7, #0]
}
 800aec8:	bf00      	nop
 800aeca:	bf00      	nop
 800aecc:	e7fd      	b.n	800aeca <xTaskIncrementTick+0x46>
 800aece:	4b41      	ldr	r3, [pc, #260]	@ (800afd4 <xTaskIncrementTick+0x150>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	60fb      	str	r3, [r7, #12]
 800aed4:	4b40      	ldr	r3, [pc, #256]	@ (800afd8 <xTaskIncrementTick+0x154>)
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4a3e      	ldr	r2, [pc, #248]	@ (800afd4 <xTaskIncrementTick+0x150>)
 800aeda:	6013      	str	r3, [r2, #0]
 800aedc:	4a3e      	ldr	r2, [pc, #248]	@ (800afd8 <xTaskIncrementTick+0x154>)
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	6013      	str	r3, [r2, #0]
 800aee2:	4b3e      	ldr	r3, [pc, #248]	@ (800afdc <xTaskIncrementTick+0x158>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	3301      	adds	r3, #1
 800aee8:	4a3c      	ldr	r2, [pc, #240]	@ (800afdc <xTaskIncrementTick+0x158>)
 800aeea:	6013      	str	r3, [r2, #0]
 800aeec:	f000 f996 	bl	800b21c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800aef0:	4b3b      	ldr	r3, [pc, #236]	@ (800afe0 <xTaskIncrementTick+0x15c>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	693a      	ldr	r2, [r7, #16]
 800aef6:	429a      	cmp	r2, r3
 800aef8:	d348      	bcc.n	800af8c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aefa:	4b36      	ldr	r3, [pc, #216]	@ (800afd4 <xTaskIncrementTick+0x150>)
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d104      	bne.n	800af0e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af04:	4b36      	ldr	r3, [pc, #216]	@ (800afe0 <xTaskIncrementTick+0x15c>)
 800af06:	f04f 32ff 	mov.w	r2, #4294967295
 800af0a:	601a      	str	r2, [r3, #0]
					break;
 800af0c:	e03e      	b.n	800af8c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af0e:	4b31      	ldr	r3, [pc, #196]	@ (800afd4 <xTaskIncrementTick+0x150>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	68db      	ldr	r3, [r3, #12]
 800af14:	68db      	ldr	r3, [r3, #12]
 800af16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800af18:	68bb      	ldr	r3, [r7, #8]
 800af1a:	685b      	ldr	r3, [r3, #4]
 800af1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800af1e:	693a      	ldr	r2, [r7, #16]
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	429a      	cmp	r2, r3
 800af24:	d203      	bcs.n	800af2e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800af26:	4a2e      	ldr	r2, [pc, #184]	@ (800afe0 <xTaskIncrementTick+0x15c>)
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800af2c:	e02e      	b.n	800af8c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	3304      	adds	r3, #4
 800af32:	4618      	mov	r0, r3
 800af34:	f7ff fca0 	bl	800a878 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d004      	beq.n	800af4a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	3318      	adds	r3, #24
 800af44:	4618      	mov	r0, r3
 800af46:	f7ff fc97 	bl	800a878 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af4e:	2201      	movs	r2, #1
 800af50:	409a      	lsls	r2, r3
 800af52:	4b24      	ldr	r3, [pc, #144]	@ (800afe4 <xTaskIncrementTick+0x160>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	4313      	orrs	r3, r2
 800af58:	4a22      	ldr	r2, [pc, #136]	@ (800afe4 <xTaskIncrementTick+0x160>)
 800af5a:	6013      	str	r3, [r2, #0]
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af60:	4613      	mov	r3, r2
 800af62:	009b      	lsls	r3, r3, #2
 800af64:	4413      	add	r3, r2
 800af66:	009b      	lsls	r3, r3, #2
 800af68:	4a1f      	ldr	r2, [pc, #124]	@ (800afe8 <xTaskIncrementTick+0x164>)
 800af6a:	441a      	add	r2, r3
 800af6c:	68bb      	ldr	r3, [r7, #8]
 800af6e:	3304      	adds	r3, #4
 800af70:	4619      	mov	r1, r3
 800af72:	4610      	mov	r0, r2
 800af74:	f7ff fc23 	bl	800a7be <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af7c:	4b1b      	ldr	r3, [pc, #108]	@ (800afec <xTaskIncrementTick+0x168>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af82:	429a      	cmp	r2, r3
 800af84:	d3b9      	bcc.n	800aefa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800af86:	2301      	movs	r3, #1
 800af88:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af8a:	e7b6      	b.n	800aefa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800af8c:	4b17      	ldr	r3, [pc, #92]	@ (800afec <xTaskIncrementTick+0x168>)
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af92:	4915      	ldr	r1, [pc, #84]	@ (800afe8 <xTaskIncrementTick+0x164>)
 800af94:	4613      	mov	r3, r2
 800af96:	009b      	lsls	r3, r3, #2
 800af98:	4413      	add	r3, r2
 800af9a:	009b      	lsls	r3, r3, #2
 800af9c:	440b      	add	r3, r1
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	2b01      	cmp	r3, #1
 800afa2:	d901      	bls.n	800afa8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800afa4:	2301      	movs	r3, #1
 800afa6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800afa8:	4b11      	ldr	r3, [pc, #68]	@ (800aff0 <xTaskIncrementTick+0x16c>)
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d007      	beq.n	800afc0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800afb0:	2301      	movs	r3, #1
 800afb2:	617b      	str	r3, [r7, #20]
 800afb4:	e004      	b.n	800afc0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800afb6:	4b0f      	ldr	r3, [pc, #60]	@ (800aff4 <xTaskIncrementTick+0x170>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	3301      	adds	r3, #1
 800afbc:	4a0d      	ldr	r2, [pc, #52]	@ (800aff4 <xTaskIncrementTick+0x170>)
 800afbe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800afc0:	697b      	ldr	r3, [r7, #20]
}
 800afc2:	4618      	mov	r0, r3
 800afc4:	3718      	adds	r7, #24
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}
 800afca:	bf00      	nop
 800afcc:	20001248 	.word	0x20001248
 800afd0:	20001224 	.word	0x20001224
 800afd4:	200011d8 	.word	0x200011d8
 800afd8:	200011dc 	.word	0x200011dc
 800afdc:	20001238 	.word	0x20001238
 800afe0:	20001240 	.word	0x20001240
 800afe4:	20001228 	.word	0x20001228
 800afe8:	20001124 	.word	0x20001124
 800afec:	20001120 	.word	0x20001120
 800aff0:	20001234 	.word	0x20001234
 800aff4:	20001230 	.word	0x20001230

0800aff8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800aff8:	b480      	push	{r7}
 800affa:	b087      	sub	sp, #28
 800affc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800affe:	4b27      	ldr	r3, [pc, #156]	@ (800b09c <vTaskSwitchContext+0xa4>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d003      	beq.n	800b00e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b006:	4b26      	ldr	r3, [pc, #152]	@ (800b0a0 <vTaskSwitchContext+0xa8>)
 800b008:	2201      	movs	r2, #1
 800b00a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b00c:	e040      	b.n	800b090 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800b00e:	4b24      	ldr	r3, [pc, #144]	@ (800b0a0 <vTaskSwitchContext+0xa8>)
 800b010:	2200      	movs	r2, #0
 800b012:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b014:	4b23      	ldr	r3, [pc, #140]	@ (800b0a4 <vTaskSwitchContext+0xac>)
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	fab3 f383 	clz	r3, r3
 800b020:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b022:	7afb      	ldrb	r3, [r7, #11]
 800b024:	f1c3 031f 	rsb	r3, r3, #31
 800b028:	617b      	str	r3, [r7, #20]
 800b02a:	491f      	ldr	r1, [pc, #124]	@ (800b0a8 <vTaskSwitchContext+0xb0>)
 800b02c:	697a      	ldr	r2, [r7, #20]
 800b02e:	4613      	mov	r3, r2
 800b030:	009b      	lsls	r3, r3, #2
 800b032:	4413      	add	r3, r2
 800b034:	009b      	lsls	r3, r3, #2
 800b036:	440b      	add	r3, r1
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d10b      	bne.n	800b056 <vTaskSwitchContext+0x5e>
	__asm volatile
 800b03e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b042:	f383 8811 	msr	BASEPRI, r3
 800b046:	f3bf 8f6f 	isb	sy
 800b04a:	f3bf 8f4f 	dsb	sy
 800b04e:	607b      	str	r3, [r7, #4]
}
 800b050:	bf00      	nop
 800b052:	bf00      	nop
 800b054:	e7fd      	b.n	800b052 <vTaskSwitchContext+0x5a>
 800b056:	697a      	ldr	r2, [r7, #20]
 800b058:	4613      	mov	r3, r2
 800b05a:	009b      	lsls	r3, r3, #2
 800b05c:	4413      	add	r3, r2
 800b05e:	009b      	lsls	r3, r3, #2
 800b060:	4a11      	ldr	r2, [pc, #68]	@ (800b0a8 <vTaskSwitchContext+0xb0>)
 800b062:	4413      	add	r3, r2
 800b064:	613b      	str	r3, [r7, #16]
 800b066:	693b      	ldr	r3, [r7, #16]
 800b068:	685b      	ldr	r3, [r3, #4]
 800b06a:	685a      	ldr	r2, [r3, #4]
 800b06c:	693b      	ldr	r3, [r7, #16]
 800b06e:	605a      	str	r2, [r3, #4]
 800b070:	693b      	ldr	r3, [r7, #16]
 800b072:	685a      	ldr	r2, [r3, #4]
 800b074:	693b      	ldr	r3, [r7, #16]
 800b076:	3308      	adds	r3, #8
 800b078:	429a      	cmp	r2, r3
 800b07a:	d104      	bne.n	800b086 <vTaskSwitchContext+0x8e>
 800b07c:	693b      	ldr	r3, [r7, #16]
 800b07e:	685b      	ldr	r3, [r3, #4]
 800b080:	685a      	ldr	r2, [r3, #4]
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	605a      	str	r2, [r3, #4]
 800b086:	693b      	ldr	r3, [r7, #16]
 800b088:	685b      	ldr	r3, [r3, #4]
 800b08a:	68db      	ldr	r3, [r3, #12]
 800b08c:	4a07      	ldr	r2, [pc, #28]	@ (800b0ac <vTaskSwitchContext+0xb4>)
 800b08e:	6013      	str	r3, [r2, #0]
}
 800b090:	bf00      	nop
 800b092:	371c      	adds	r7, #28
 800b094:	46bd      	mov	sp, r7
 800b096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09a:	4770      	bx	lr
 800b09c:	20001248 	.word	0x20001248
 800b0a0:	20001234 	.word	0x20001234
 800b0a4:	20001228 	.word	0x20001228
 800b0a8:	20001124 	.word	0x20001124
 800b0ac:	20001120 	.word	0x20001120

0800b0b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b082      	sub	sp, #8
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b0b8:	f000 f852 	bl	800b160 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b0bc:	4b06      	ldr	r3, [pc, #24]	@ (800b0d8 <prvIdleTask+0x28>)
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	2b01      	cmp	r3, #1
 800b0c2:	d9f9      	bls.n	800b0b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b0c4:	4b05      	ldr	r3, [pc, #20]	@ (800b0dc <prvIdleTask+0x2c>)
 800b0c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b0ca:	601a      	str	r2, [r3, #0]
 800b0cc:	f3bf 8f4f 	dsb	sy
 800b0d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b0d4:	e7f0      	b.n	800b0b8 <prvIdleTask+0x8>
 800b0d6:	bf00      	nop
 800b0d8:	20001124 	.word	0x20001124
 800b0dc:	e000ed04 	.word	0xe000ed04

0800b0e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b082      	sub	sp, #8
 800b0e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	607b      	str	r3, [r7, #4]
 800b0ea:	e00c      	b.n	800b106 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b0ec:	687a      	ldr	r2, [r7, #4]
 800b0ee:	4613      	mov	r3, r2
 800b0f0:	009b      	lsls	r3, r3, #2
 800b0f2:	4413      	add	r3, r2
 800b0f4:	009b      	lsls	r3, r3, #2
 800b0f6:	4a12      	ldr	r2, [pc, #72]	@ (800b140 <prvInitialiseTaskLists+0x60>)
 800b0f8:	4413      	add	r3, r2
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	f7ff fb32 	bl	800a764 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	3301      	adds	r3, #1
 800b104:	607b      	str	r3, [r7, #4]
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2b06      	cmp	r3, #6
 800b10a:	d9ef      	bls.n	800b0ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b10c:	480d      	ldr	r0, [pc, #52]	@ (800b144 <prvInitialiseTaskLists+0x64>)
 800b10e:	f7ff fb29 	bl	800a764 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b112:	480d      	ldr	r0, [pc, #52]	@ (800b148 <prvInitialiseTaskLists+0x68>)
 800b114:	f7ff fb26 	bl	800a764 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b118:	480c      	ldr	r0, [pc, #48]	@ (800b14c <prvInitialiseTaskLists+0x6c>)
 800b11a:	f7ff fb23 	bl	800a764 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b11e:	480c      	ldr	r0, [pc, #48]	@ (800b150 <prvInitialiseTaskLists+0x70>)
 800b120:	f7ff fb20 	bl	800a764 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b124:	480b      	ldr	r0, [pc, #44]	@ (800b154 <prvInitialiseTaskLists+0x74>)
 800b126:	f7ff fb1d 	bl	800a764 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b12a:	4b0b      	ldr	r3, [pc, #44]	@ (800b158 <prvInitialiseTaskLists+0x78>)
 800b12c:	4a05      	ldr	r2, [pc, #20]	@ (800b144 <prvInitialiseTaskLists+0x64>)
 800b12e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b130:	4b0a      	ldr	r3, [pc, #40]	@ (800b15c <prvInitialiseTaskLists+0x7c>)
 800b132:	4a05      	ldr	r2, [pc, #20]	@ (800b148 <prvInitialiseTaskLists+0x68>)
 800b134:	601a      	str	r2, [r3, #0]
}
 800b136:	bf00      	nop
 800b138:	3708      	adds	r7, #8
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}
 800b13e:	bf00      	nop
 800b140:	20001124 	.word	0x20001124
 800b144:	200011b0 	.word	0x200011b0
 800b148:	200011c4 	.word	0x200011c4
 800b14c:	200011e0 	.word	0x200011e0
 800b150:	200011f4 	.word	0x200011f4
 800b154:	2000120c 	.word	0x2000120c
 800b158:	200011d8 	.word	0x200011d8
 800b15c:	200011dc 	.word	0x200011dc

0800b160 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b082      	sub	sp, #8
 800b164:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b166:	e019      	b.n	800b19c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b168:	f000 fa2e 	bl	800b5c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b16c:	4b10      	ldr	r3, [pc, #64]	@ (800b1b0 <prvCheckTasksWaitingTermination+0x50>)
 800b16e:	68db      	ldr	r3, [r3, #12]
 800b170:	68db      	ldr	r3, [r3, #12]
 800b172:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	3304      	adds	r3, #4
 800b178:	4618      	mov	r0, r3
 800b17a:	f7ff fb7d 	bl	800a878 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b17e:	4b0d      	ldr	r3, [pc, #52]	@ (800b1b4 <prvCheckTasksWaitingTermination+0x54>)
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	3b01      	subs	r3, #1
 800b184:	4a0b      	ldr	r2, [pc, #44]	@ (800b1b4 <prvCheckTasksWaitingTermination+0x54>)
 800b186:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b188:	4b0b      	ldr	r3, [pc, #44]	@ (800b1b8 <prvCheckTasksWaitingTermination+0x58>)
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	3b01      	subs	r3, #1
 800b18e:	4a0a      	ldr	r2, [pc, #40]	@ (800b1b8 <prvCheckTasksWaitingTermination+0x58>)
 800b190:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b192:	f000 fa4b 	bl	800b62c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b196:	6878      	ldr	r0, [r7, #4]
 800b198:	f000 f810 	bl	800b1bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b19c:	4b06      	ldr	r3, [pc, #24]	@ (800b1b8 <prvCheckTasksWaitingTermination+0x58>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d1e1      	bne.n	800b168 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b1a4:	bf00      	nop
 800b1a6:	bf00      	nop
 800b1a8:	3708      	adds	r7, #8
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}
 800b1ae:	bf00      	nop
 800b1b0:	200011f4 	.word	0x200011f4
 800b1b4:	20001220 	.word	0x20001220
 800b1b8:	20001208 	.word	0x20001208

0800b1bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b084      	sub	sp, #16
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d108      	bne.n	800b1e0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	f000 fba6 	bl	800b924 <vPortFree>
				vPortFree( pxTCB );
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f000 fba3 	bl	800b924 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b1de:	e019      	b.n	800b214 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b1e6:	2b01      	cmp	r3, #1
 800b1e8:	d103      	bne.n	800b1f2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f000 fb9a 	bl	800b924 <vPortFree>
	}
 800b1f0:	e010      	b.n	800b214 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b1f8:	2b02      	cmp	r3, #2
 800b1fa:	d00b      	beq.n	800b214 <prvDeleteTCB+0x58>
	__asm volatile
 800b1fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b200:	f383 8811 	msr	BASEPRI, r3
 800b204:	f3bf 8f6f 	isb	sy
 800b208:	f3bf 8f4f 	dsb	sy
 800b20c:	60fb      	str	r3, [r7, #12]
}
 800b20e:	bf00      	nop
 800b210:	bf00      	nop
 800b212:	e7fd      	b.n	800b210 <prvDeleteTCB+0x54>
	}
 800b214:	bf00      	nop
 800b216:	3710      	adds	r7, #16
 800b218:	46bd      	mov	sp, r7
 800b21a:	bd80      	pop	{r7, pc}

0800b21c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b21c:	b480      	push	{r7}
 800b21e:	b083      	sub	sp, #12
 800b220:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b222:	4b0c      	ldr	r3, [pc, #48]	@ (800b254 <prvResetNextTaskUnblockTime+0x38>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d104      	bne.n	800b236 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b22c:	4b0a      	ldr	r3, [pc, #40]	@ (800b258 <prvResetNextTaskUnblockTime+0x3c>)
 800b22e:	f04f 32ff 	mov.w	r2, #4294967295
 800b232:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b234:	e008      	b.n	800b248 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b236:	4b07      	ldr	r3, [pc, #28]	@ (800b254 <prvResetNextTaskUnblockTime+0x38>)
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	68db      	ldr	r3, [r3, #12]
 800b23c:	68db      	ldr	r3, [r3, #12]
 800b23e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	685b      	ldr	r3, [r3, #4]
 800b244:	4a04      	ldr	r2, [pc, #16]	@ (800b258 <prvResetNextTaskUnblockTime+0x3c>)
 800b246:	6013      	str	r3, [r2, #0]
}
 800b248:	bf00      	nop
 800b24a:	370c      	adds	r7, #12
 800b24c:	46bd      	mov	sp, r7
 800b24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b252:	4770      	bx	lr
 800b254:	200011d8 	.word	0x200011d8
 800b258:	20001240 	.word	0x20001240

0800b25c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b25c:	b480      	push	{r7}
 800b25e:	b083      	sub	sp, #12
 800b260:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b262:	4b0b      	ldr	r3, [pc, #44]	@ (800b290 <xTaskGetSchedulerState+0x34>)
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d102      	bne.n	800b270 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b26a:	2301      	movs	r3, #1
 800b26c:	607b      	str	r3, [r7, #4]
 800b26e:	e008      	b.n	800b282 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b270:	4b08      	ldr	r3, [pc, #32]	@ (800b294 <xTaskGetSchedulerState+0x38>)
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d102      	bne.n	800b27e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b278:	2302      	movs	r3, #2
 800b27a:	607b      	str	r3, [r7, #4]
 800b27c:	e001      	b.n	800b282 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b27e:	2300      	movs	r3, #0
 800b280:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b282:	687b      	ldr	r3, [r7, #4]
	}
 800b284:	4618      	mov	r0, r3
 800b286:	370c      	adds	r7, #12
 800b288:	46bd      	mov	sp, r7
 800b28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28e:	4770      	bx	lr
 800b290:	2000122c 	.word	0x2000122c
 800b294:	20001248 	.word	0x20001248

0800b298 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b084      	sub	sp, #16
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
 800b2a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b2a2:	4b29      	ldr	r3, [pc, #164]	@ (800b348 <prvAddCurrentTaskToDelayedList+0xb0>)
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b2a8:	4b28      	ldr	r3, [pc, #160]	@ (800b34c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	3304      	adds	r3, #4
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7ff fae2 	bl	800a878 <uxListRemove>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d10b      	bne.n	800b2d2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b2ba:	4b24      	ldr	r3, [pc, #144]	@ (800b34c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2c0:	2201      	movs	r2, #1
 800b2c2:	fa02 f303 	lsl.w	r3, r2, r3
 800b2c6:	43da      	mvns	r2, r3
 800b2c8:	4b21      	ldr	r3, [pc, #132]	@ (800b350 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	4013      	ands	r3, r2
 800b2ce:	4a20      	ldr	r2, [pc, #128]	@ (800b350 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b2d0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2d8:	d10a      	bne.n	800b2f0 <prvAddCurrentTaskToDelayedList+0x58>
 800b2da:	683b      	ldr	r3, [r7, #0]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d007      	beq.n	800b2f0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b2e0:	4b1a      	ldr	r3, [pc, #104]	@ (800b34c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	3304      	adds	r3, #4
 800b2e6:	4619      	mov	r1, r3
 800b2e8:	481a      	ldr	r0, [pc, #104]	@ (800b354 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b2ea:	f7ff fa68 	bl	800a7be <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b2ee:	e026      	b.n	800b33e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b2f0:	68fa      	ldr	r2, [r7, #12]
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	4413      	add	r3, r2
 800b2f6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b2f8:	4b14      	ldr	r3, [pc, #80]	@ (800b34c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	68ba      	ldr	r2, [r7, #8]
 800b2fe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b300:	68ba      	ldr	r2, [r7, #8]
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	429a      	cmp	r2, r3
 800b306:	d209      	bcs.n	800b31c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b308:	4b13      	ldr	r3, [pc, #76]	@ (800b358 <prvAddCurrentTaskToDelayedList+0xc0>)
 800b30a:	681a      	ldr	r2, [r3, #0]
 800b30c:	4b0f      	ldr	r3, [pc, #60]	@ (800b34c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	3304      	adds	r3, #4
 800b312:	4619      	mov	r1, r3
 800b314:	4610      	mov	r0, r2
 800b316:	f7ff fa76 	bl	800a806 <vListInsert>
}
 800b31a:	e010      	b.n	800b33e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b31c:	4b0f      	ldr	r3, [pc, #60]	@ (800b35c <prvAddCurrentTaskToDelayedList+0xc4>)
 800b31e:	681a      	ldr	r2, [r3, #0]
 800b320:	4b0a      	ldr	r3, [pc, #40]	@ (800b34c <prvAddCurrentTaskToDelayedList+0xb4>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	3304      	adds	r3, #4
 800b326:	4619      	mov	r1, r3
 800b328:	4610      	mov	r0, r2
 800b32a:	f7ff fa6c 	bl	800a806 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b32e:	4b0c      	ldr	r3, [pc, #48]	@ (800b360 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	68ba      	ldr	r2, [r7, #8]
 800b334:	429a      	cmp	r2, r3
 800b336:	d202      	bcs.n	800b33e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b338:	4a09      	ldr	r2, [pc, #36]	@ (800b360 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	6013      	str	r3, [r2, #0]
}
 800b33e:	bf00      	nop
 800b340:	3710      	adds	r7, #16
 800b342:	46bd      	mov	sp, r7
 800b344:	bd80      	pop	{r7, pc}
 800b346:	bf00      	nop
 800b348:	20001224 	.word	0x20001224
 800b34c:	20001120 	.word	0x20001120
 800b350:	20001228 	.word	0x20001228
 800b354:	2000120c 	.word	0x2000120c
 800b358:	200011dc 	.word	0x200011dc
 800b35c:	200011d8 	.word	0x200011d8
 800b360:	20001240 	.word	0x20001240

0800b364 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b364:	b480      	push	{r7}
 800b366:	b085      	sub	sp, #20
 800b368:	af00      	add	r7, sp, #0
 800b36a:	60f8      	str	r0, [r7, #12]
 800b36c:	60b9      	str	r1, [r7, #8]
 800b36e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	3b04      	subs	r3, #4
 800b374:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b37c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	3b04      	subs	r3, #4
 800b382:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b384:	68bb      	ldr	r3, [r7, #8]
 800b386:	f023 0201 	bic.w	r2, r3, #1
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	3b04      	subs	r3, #4
 800b392:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b394:	4a0c      	ldr	r2, [pc, #48]	@ (800b3c8 <pxPortInitialiseStack+0x64>)
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	3b14      	subs	r3, #20
 800b39e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b3a0:	687a      	ldr	r2, [r7, #4]
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	3b04      	subs	r3, #4
 800b3aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	f06f 0202 	mvn.w	r2, #2
 800b3b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	3b20      	subs	r3, #32
 800b3b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	3714      	adds	r7, #20
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c6:	4770      	bx	lr
 800b3c8:	0800b3cd 	.word	0x0800b3cd

0800b3cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b085      	sub	sp, #20
 800b3d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b3d6:	4b13      	ldr	r3, [pc, #76]	@ (800b424 <prvTaskExitError+0x58>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3de:	d00b      	beq.n	800b3f8 <prvTaskExitError+0x2c>
	__asm volatile
 800b3e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3e4:	f383 8811 	msr	BASEPRI, r3
 800b3e8:	f3bf 8f6f 	isb	sy
 800b3ec:	f3bf 8f4f 	dsb	sy
 800b3f0:	60fb      	str	r3, [r7, #12]
}
 800b3f2:	bf00      	nop
 800b3f4:	bf00      	nop
 800b3f6:	e7fd      	b.n	800b3f4 <prvTaskExitError+0x28>
	__asm volatile
 800b3f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3fc:	f383 8811 	msr	BASEPRI, r3
 800b400:	f3bf 8f6f 	isb	sy
 800b404:	f3bf 8f4f 	dsb	sy
 800b408:	60bb      	str	r3, [r7, #8]
}
 800b40a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b40c:	bf00      	nop
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d0fc      	beq.n	800b40e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b414:	bf00      	nop
 800b416:	bf00      	nop
 800b418:	3714      	adds	r7, #20
 800b41a:	46bd      	mov	sp, r7
 800b41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b420:	4770      	bx	lr
 800b422:	bf00      	nop
 800b424:	20000098 	.word	0x20000098
	...

0800b430 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b430:	4b07      	ldr	r3, [pc, #28]	@ (800b450 <pxCurrentTCBConst2>)
 800b432:	6819      	ldr	r1, [r3, #0]
 800b434:	6808      	ldr	r0, [r1, #0]
 800b436:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b43a:	f380 8809 	msr	PSP, r0
 800b43e:	f3bf 8f6f 	isb	sy
 800b442:	f04f 0000 	mov.w	r0, #0
 800b446:	f380 8811 	msr	BASEPRI, r0
 800b44a:	4770      	bx	lr
 800b44c:	f3af 8000 	nop.w

0800b450 <pxCurrentTCBConst2>:
 800b450:	20001120 	.word	0x20001120
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b454:	bf00      	nop
 800b456:	bf00      	nop

0800b458 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b458:	4808      	ldr	r0, [pc, #32]	@ (800b47c <prvPortStartFirstTask+0x24>)
 800b45a:	6800      	ldr	r0, [r0, #0]
 800b45c:	6800      	ldr	r0, [r0, #0]
 800b45e:	f380 8808 	msr	MSP, r0
 800b462:	f04f 0000 	mov.w	r0, #0
 800b466:	f380 8814 	msr	CONTROL, r0
 800b46a:	b662      	cpsie	i
 800b46c:	b661      	cpsie	f
 800b46e:	f3bf 8f4f 	dsb	sy
 800b472:	f3bf 8f6f 	isb	sy
 800b476:	df00      	svc	0
 800b478:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b47a:	bf00      	nop
 800b47c:	e000ed08 	.word	0xe000ed08

0800b480 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b086      	sub	sp, #24
 800b484:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b486:	4b47      	ldr	r3, [pc, #284]	@ (800b5a4 <xPortStartScheduler+0x124>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	4a47      	ldr	r2, [pc, #284]	@ (800b5a8 <xPortStartScheduler+0x128>)
 800b48c:	4293      	cmp	r3, r2
 800b48e:	d10b      	bne.n	800b4a8 <xPortStartScheduler+0x28>
	__asm volatile
 800b490:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b494:	f383 8811 	msr	BASEPRI, r3
 800b498:	f3bf 8f6f 	isb	sy
 800b49c:	f3bf 8f4f 	dsb	sy
 800b4a0:	613b      	str	r3, [r7, #16]
}
 800b4a2:	bf00      	nop
 800b4a4:	bf00      	nop
 800b4a6:	e7fd      	b.n	800b4a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b4a8:	4b3e      	ldr	r3, [pc, #248]	@ (800b5a4 <xPortStartScheduler+0x124>)
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	4a3f      	ldr	r2, [pc, #252]	@ (800b5ac <xPortStartScheduler+0x12c>)
 800b4ae:	4293      	cmp	r3, r2
 800b4b0:	d10b      	bne.n	800b4ca <xPortStartScheduler+0x4a>
	__asm volatile
 800b4b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4b6:	f383 8811 	msr	BASEPRI, r3
 800b4ba:	f3bf 8f6f 	isb	sy
 800b4be:	f3bf 8f4f 	dsb	sy
 800b4c2:	60fb      	str	r3, [r7, #12]
}
 800b4c4:	bf00      	nop
 800b4c6:	bf00      	nop
 800b4c8:	e7fd      	b.n	800b4c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b4ca:	4b39      	ldr	r3, [pc, #228]	@ (800b5b0 <xPortStartScheduler+0x130>)
 800b4cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b4ce:	697b      	ldr	r3, [r7, #20]
 800b4d0:	781b      	ldrb	r3, [r3, #0]
 800b4d2:	b2db      	uxtb	r3, r3
 800b4d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b4d6:	697b      	ldr	r3, [r7, #20]
 800b4d8:	22ff      	movs	r2, #255	@ 0xff
 800b4da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b4dc:	697b      	ldr	r3, [r7, #20]
 800b4de:	781b      	ldrb	r3, [r3, #0]
 800b4e0:	b2db      	uxtb	r3, r3
 800b4e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b4e4:	78fb      	ldrb	r3, [r7, #3]
 800b4e6:	b2db      	uxtb	r3, r3
 800b4e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b4ec:	b2da      	uxtb	r2, r3
 800b4ee:	4b31      	ldr	r3, [pc, #196]	@ (800b5b4 <xPortStartScheduler+0x134>)
 800b4f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b4f2:	4b31      	ldr	r3, [pc, #196]	@ (800b5b8 <xPortStartScheduler+0x138>)
 800b4f4:	2207      	movs	r2, #7
 800b4f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b4f8:	e009      	b.n	800b50e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b4fa:	4b2f      	ldr	r3, [pc, #188]	@ (800b5b8 <xPortStartScheduler+0x138>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	3b01      	subs	r3, #1
 800b500:	4a2d      	ldr	r2, [pc, #180]	@ (800b5b8 <xPortStartScheduler+0x138>)
 800b502:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b504:	78fb      	ldrb	r3, [r7, #3]
 800b506:	b2db      	uxtb	r3, r3
 800b508:	005b      	lsls	r3, r3, #1
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b50e:	78fb      	ldrb	r3, [r7, #3]
 800b510:	b2db      	uxtb	r3, r3
 800b512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b516:	2b80      	cmp	r3, #128	@ 0x80
 800b518:	d0ef      	beq.n	800b4fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b51a:	4b27      	ldr	r3, [pc, #156]	@ (800b5b8 <xPortStartScheduler+0x138>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	f1c3 0307 	rsb	r3, r3, #7
 800b522:	2b04      	cmp	r3, #4
 800b524:	d00b      	beq.n	800b53e <xPortStartScheduler+0xbe>
	__asm volatile
 800b526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b52a:	f383 8811 	msr	BASEPRI, r3
 800b52e:	f3bf 8f6f 	isb	sy
 800b532:	f3bf 8f4f 	dsb	sy
 800b536:	60bb      	str	r3, [r7, #8]
}
 800b538:	bf00      	nop
 800b53a:	bf00      	nop
 800b53c:	e7fd      	b.n	800b53a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b53e:	4b1e      	ldr	r3, [pc, #120]	@ (800b5b8 <xPortStartScheduler+0x138>)
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	021b      	lsls	r3, r3, #8
 800b544:	4a1c      	ldr	r2, [pc, #112]	@ (800b5b8 <xPortStartScheduler+0x138>)
 800b546:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b548:	4b1b      	ldr	r3, [pc, #108]	@ (800b5b8 <xPortStartScheduler+0x138>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b550:	4a19      	ldr	r2, [pc, #100]	@ (800b5b8 <xPortStartScheduler+0x138>)
 800b552:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	b2da      	uxtb	r2, r3
 800b558:	697b      	ldr	r3, [r7, #20]
 800b55a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b55c:	4b17      	ldr	r3, [pc, #92]	@ (800b5bc <xPortStartScheduler+0x13c>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	4a16      	ldr	r2, [pc, #88]	@ (800b5bc <xPortStartScheduler+0x13c>)
 800b562:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b566:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b568:	4b14      	ldr	r3, [pc, #80]	@ (800b5bc <xPortStartScheduler+0x13c>)
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	4a13      	ldr	r2, [pc, #76]	@ (800b5bc <xPortStartScheduler+0x13c>)
 800b56e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b572:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b574:	f000 f8da 	bl	800b72c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b578:	4b11      	ldr	r3, [pc, #68]	@ (800b5c0 <xPortStartScheduler+0x140>)
 800b57a:	2200      	movs	r2, #0
 800b57c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b57e:	f000 f8f9 	bl	800b774 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b582:	4b10      	ldr	r3, [pc, #64]	@ (800b5c4 <xPortStartScheduler+0x144>)
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	4a0f      	ldr	r2, [pc, #60]	@ (800b5c4 <xPortStartScheduler+0x144>)
 800b588:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b58c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b58e:	f7ff ff63 	bl	800b458 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b592:	f7ff fd31 	bl	800aff8 <vTaskSwitchContext>
	prvTaskExitError();
 800b596:	f7ff ff19 	bl	800b3cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b59a:	2300      	movs	r3, #0
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	3718      	adds	r7, #24
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	bd80      	pop	{r7, pc}
 800b5a4:	e000ed00 	.word	0xe000ed00
 800b5a8:	410fc271 	.word	0x410fc271
 800b5ac:	410fc270 	.word	0x410fc270
 800b5b0:	e000e400 	.word	0xe000e400
 800b5b4:	2000124c 	.word	0x2000124c
 800b5b8:	20001250 	.word	0x20001250
 800b5bc:	e000ed20 	.word	0xe000ed20
 800b5c0:	20000098 	.word	0x20000098
 800b5c4:	e000ef34 	.word	0xe000ef34

0800b5c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b083      	sub	sp, #12
 800b5cc:	af00      	add	r7, sp, #0
	__asm volatile
 800b5ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5d2:	f383 8811 	msr	BASEPRI, r3
 800b5d6:	f3bf 8f6f 	isb	sy
 800b5da:	f3bf 8f4f 	dsb	sy
 800b5de:	607b      	str	r3, [r7, #4]
}
 800b5e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b5e2:	4b10      	ldr	r3, [pc, #64]	@ (800b624 <vPortEnterCritical+0x5c>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	3301      	adds	r3, #1
 800b5e8:	4a0e      	ldr	r2, [pc, #56]	@ (800b624 <vPortEnterCritical+0x5c>)
 800b5ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b5ec:	4b0d      	ldr	r3, [pc, #52]	@ (800b624 <vPortEnterCritical+0x5c>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	2b01      	cmp	r3, #1
 800b5f2:	d110      	bne.n	800b616 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b5f4:	4b0c      	ldr	r3, [pc, #48]	@ (800b628 <vPortEnterCritical+0x60>)
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	b2db      	uxtb	r3, r3
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d00b      	beq.n	800b616 <vPortEnterCritical+0x4e>
	__asm volatile
 800b5fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b602:	f383 8811 	msr	BASEPRI, r3
 800b606:	f3bf 8f6f 	isb	sy
 800b60a:	f3bf 8f4f 	dsb	sy
 800b60e:	603b      	str	r3, [r7, #0]
}
 800b610:	bf00      	nop
 800b612:	bf00      	nop
 800b614:	e7fd      	b.n	800b612 <vPortEnterCritical+0x4a>
	}
}
 800b616:	bf00      	nop
 800b618:	370c      	adds	r7, #12
 800b61a:	46bd      	mov	sp, r7
 800b61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b620:	4770      	bx	lr
 800b622:	bf00      	nop
 800b624:	20000098 	.word	0x20000098
 800b628:	e000ed04 	.word	0xe000ed04

0800b62c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b62c:	b480      	push	{r7}
 800b62e:	b083      	sub	sp, #12
 800b630:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b632:	4b12      	ldr	r3, [pc, #72]	@ (800b67c <vPortExitCritical+0x50>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d10b      	bne.n	800b652 <vPortExitCritical+0x26>
	__asm volatile
 800b63a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b63e:	f383 8811 	msr	BASEPRI, r3
 800b642:	f3bf 8f6f 	isb	sy
 800b646:	f3bf 8f4f 	dsb	sy
 800b64a:	607b      	str	r3, [r7, #4]
}
 800b64c:	bf00      	nop
 800b64e:	bf00      	nop
 800b650:	e7fd      	b.n	800b64e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b652:	4b0a      	ldr	r3, [pc, #40]	@ (800b67c <vPortExitCritical+0x50>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	3b01      	subs	r3, #1
 800b658:	4a08      	ldr	r2, [pc, #32]	@ (800b67c <vPortExitCritical+0x50>)
 800b65a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b65c:	4b07      	ldr	r3, [pc, #28]	@ (800b67c <vPortExitCritical+0x50>)
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d105      	bne.n	800b670 <vPortExitCritical+0x44>
 800b664:	2300      	movs	r3, #0
 800b666:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b66e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b670:	bf00      	nop
 800b672:	370c      	adds	r7, #12
 800b674:	46bd      	mov	sp, r7
 800b676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67a:	4770      	bx	lr
 800b67c:	20000098 	.word	0x20000098

0800b680 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b680:	f3ef 8009 	mrs	r0, PSP
 800b684:	f3bf 8f6f 	isb	sy
 800b688:	4b15      	ldr	r3, [pc, #84]	@ (800b6e0 <pxCurrentTCBConst>)
 800b68a:	681a      	ldr	r2, [r3, #0]
 800b68c:	f01e 0f10 	tst.w	lr, #16
 800b690:	bf08      	it	eq
 800b692:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b696:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b69a:	6010      	str	r0, [r2, #0]
 800b69c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b6a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b6a4:	f380 8811 	msr	BASEPRI, r0
 800b6a8:	f3bf 8f4f 	dsb	sy
 800b6ac:	f3bf 8f6f 	isb	sy
 800b6b0:	f7ff fca2 	bl	800aff8 <vTaskSwitchContext>
 800b6b4:	f04f 0000 	mov.w	r0, #0
 800b6b8:	f380 8811 	msr	BASEPRI, r0
 800b6bc:	bc09      	pop	{r0, r3}
 800b6be:	6819      	ldr	r1, [r3, #0]
 800b6c0:	6808      	ldr	r0, [r1, #0]
 800b6c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6c6:	f01e 0f10 	tst.w	lr, #16
 800b6ca:	bf08      	it	eq
 800b6cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b6d0:	f380 8809 	msr	PSP, r0
 800b6d4:	f3bf 8f6f 	isb	sy
 800b6d8:	4770      	bx	lr
 800b6da:	bf00      	nop
 800b6dc:	f3af 8000 	nop.w

0800b6e0 <pxCurrentTCBConst>:
 800b6e0:	20001120 	.word	0x20001120
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b6e4:	bf00      	nop
 800b6e6:	bf00      	nop

0800b6e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b082      	sub	sp, #8
 800b6ec:	af00      	add	r7, sp, #0
	__asm volatile
 800b6ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6f2:	f383 8811 	msr	BASEPRI, r3
 800b6f6:	f3bf 8f6f 	isb	sy
 800b6fa:	f3bf 8f4f 	dsb	sy
 800b6fe:	607b      	str	r3, [r7, #4]
}
 800b700:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b702:	f7ff fbbf 	bl	800ae84 <xTaskIncrementTick>
 800b706:	4603      	mov	r3, r0
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d003      	beq.n	800b714 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b70c:	4b06      	ldr	r3, [pc, #24]	@ (800b728 <xPortSysTickHandler+0x40>)
 800b70e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b712:	601a      	str	r2, [r3, #0]
 800b714:	2300      	movs	r3, #0
 800b716:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	f383 8811 	msr	BASEPRI, r3
}
 800b71e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b720:	bf00      	nop
 800b722:	3708      	adds	r7, #8
 800b724:	46bd      	mov	sp, r7
 800b726:	bd80      	pop	{r7, pc}
 800b728:	e000ed04 	.word	0xe000ed04

0800b72c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b72c:	b480      	push	{r7}
 800b72e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b730:	4b0b      	ldr	r3, [pc, #44]	@ (800b760 <vPortSetupTimerInterrupt+0x34>)
 800b732:	2200      	movs	r2, #0
 800b734:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b736:	4b0b      	ldr	r3, [pc, #44]	@ (800b764 <vPortSetupTimerInterrupt+0x38>)
 800b738:	2200      	movs	r2, #0
 800b73a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b73c:	4b0a      	ldr	r3, [pc, #40]	@ (800b768 <vPortSetupTimerInterrupt+0x3c>)
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	4a0a      	ldr	r2, [pc, #40]	@ (800b76c <vPortSetupTimerInterrupt+0x40>)
 800b742:	fba2 2303 	umull	r2, r3, r2, r3
 800b746:	099b      	lsrs	r3, r3, #6
 800b748:	4a09      	ldr	r2, [pc, #36]	@ (800b770 <vPortSetupTimerInterrupt+0x44>)
 800b74a:	3b01      	subs	r3, #1
 800b74c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b74e:	4b04      	ldr	r3, [pc, #16]	@ (800b760 <vPortSetupTimerInterrupt+0x34>)
 800b750:	2207      	movs	r2, #7
 800b752:	601a      	str	r2, [r3, #0]
}
 800b754:	bf00      	nop
 800b756:	46bd      	mov	sp, r7
 800b758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75c:	4770      	bx	lr
 800b75e:	bf00      	nop
 800b760:	e000e010 	.word	0xe000e010
 800b764:	e000e018 	.word	0xe000e018
 800b768:	20000000 	.word	0x20000000
 800b76c:	10624dd3 	.word	0x10624dd3
 800b770:	e000e014 	.word	0xe000e014

0800b774 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b774:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b784 <vPortEnableVFP+0x10>
 800b778:	6801      	ldr	r1, [r0, #0]
 800b77a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b77e:	6001      	str	r1, [r0, #0]
 800b780:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b782:	bf00      	nop
 800b784:	e000ed88 	.word	0xe000ed88

0800b788 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b788:	b580      	push	{r7, lr}
 800b78a:	b08a      	sub	sp, #40	@ 0x28
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b790:	2300      	movs	r3, #0
 800b792:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b794:	f7ff faca 	bl	800ad2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b798:	4b5c      	ldr	r3, [pc, #368]	@ (800b90c <pvPortMalloc+0x184>)
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d101      	bne.n	800b7a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b7a0:	f000 f924 	bl	800b9ec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b7a4:	4b5a      	ldr	r3, [pc, #360]	@ (800b910 <pvPortMalloc+0x188>)
 800b7a6:	681a      	ldr	r2, [r3, #0]
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	4013      	ands	r3, r2
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	f040 8095 	bne.w	800b8dc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d01e      	beq.n	800b7f6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b7b8:	2208      	movs	r2, #8
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	4413      	add	r3, r2
 800b7be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	f003 0307 	and.w	r3, r3, #7
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d015      	beq.n	800b7f6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	f023 0307 	bic.w	r3, r3, #7
 800b7d0:	3308      	adds	r3, #8
 800b7d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	f003 0307 	and.w	r3, r3, #7
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d00b      	beq.n	800b7f6 <pvPortMalloc+0x6e>
	__asm volatile
 800b7de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7e2:	f383 8811 	msr	BASEPRI, r3
 800b7e6:	f3bf 8f6f 	isb	sy
 800b7ea:	f3bf 8f4f 	dsb	sy
 800b7ee:	617b      	str	r3, [r7, #20]
}
 800b7f0:	bf00      	nop
 800b7f2:	bf00      	nop
 800b7f4:	e7fd      	b.n	800b7f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d06f      	beq.n	800b8dc <pvPortMalloc+0x154>
 800b7fc:	4b45      	ldr	r3, [pc, #276]	@ (800b914 <pvPortMalloc+0x18c>)
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	687a      	ldr	r2, [r7, #4]
 800b802:	429a      	cmp	r2, r3
 800b804:	d86a      	bhi.n	800b8dc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b806:	4b44      	ldr	r3, [pc, #272]	@ (800b918 <pvPortMalloc+0x190>)
 800b808:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b80a:	4b43      	ldr	r3, [pc, #268]	@ (800b918 <pvPortMalloc+0x190>)
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b810:	e004      	b.n	800b81c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b814:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b81c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b81e:	685b      	ldr	r3, [r3, #4]
 800b820:	687a      	ldr	r2, [r7, #4]
 800b822:	429a      	cmp	r2, r3
 800b824:	d903      	bls.n	800b82e <pvPortMalloc+0xa6>
 800b826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d1f1      	bne.n	800b812 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b82e:	4b37      	ldr	r3, [pc, #220]	@ (800b90c <pvPortMalloc+0x184>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b834:	429a      	cmp	r2, r3
 800b836:	d051      	beq.n	800b8dc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b838:	6a3b      	ldr	r3, [r7, #32]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	2208      	movs	r2, #8
 800b83e:	4413      	add	r3, r2
 800b840:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b844:	681a      	ldr	r2, [r3, #0]
 800b846:	6a3b      	ldr	r3, [r7, #32]
 800b848:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b84c:	685a      	ldr	r2, [r3, #4]
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	1ad2      	subs	r2, r2, r3
 800b852:	2308      	movs	r3, #8
 800b854:	005b      	lsls	r3, r3, #1
 800b856:	429a      	cmp	r2, r3
 800b858:	d920      	bls.n	800b89c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b85a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	4413      	add	r3, r2
 800b860:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b862:	69bb      	ldr	r3, [r7, #24]
 800b864:	f003 0307 	and.w	r3, r3, #7
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d00b      	beq.n	800b884 <pvPortMalloc+0xfc>
	__asm volatile
 800b86c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b870:	f383 8811 	msr	BASEPRI, r3
 800b874:	f3bf 8f6f 	isb	sy
 800b878:	f3bf 8f4f 	dsb	sy
 800b87c:	613b      	str	r3, [r7, #16]
}
 800b87e:	bf00      	nop
 800b880:	bf00      	nop
 800b882:	e7fd      	b.n	800b880 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b886:	685a      	ldr	r2, [r3, #4]
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	1ad2      	subs	r2, r2, r3
 800b88c:	69bb      	ldr	r3, [r7, #24]
 800b88e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b892:	687a      	ldr	r2, [r7, #4]
 800b894:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b896:	69b8      	ldr	r0, [r7, #24]
 800b898:	f000 f90a 	bl	800bab0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b89c:	4b1d      	ldr	r3, [pc, #116]	@ (800b914 <pvPortMalloc+0x18c>)
 800b89e:	681a      	ldr	r2, [r3, #0]
 800b8a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8a2:	685b      	ldr	r3, [r3, #4]
 800b8a4:	1ad3      	subs	r3, r2, r3
 800b8a6:	4a1b      	ldr	r2, [pc, #108]	@ (800b914 <pvPortMalloc+0x18c>)
 800b8a8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b8aa:	4b1a      	ldr	r3, [pc, #104]	@ (800b914 <pvPortMalloc+0x18c>)
 800b8ac:	681a      	ldr	r2, [r3, #0]
 800b8ae:	4b1b      	ldr	r3, [pc, #108]	@ (800b91c <pvPortMalloc+0x194>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	429a      	cmp	r2, r3
 800b8b4:	d203      	bcs.n	800b8be <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b8b6:	4b17      	ldr	r3, [pc, #92]	@ (800b914 <pvPortMalloc+0x18c>)
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	4a18      	ldr	r2, [pc, #96]	@ (800b91c <pvPortMalloc+0x194>)
 800b8bc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b8be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8c0:	685a      	ldr	r2, [r3, #4]
 800b8c2:	4b13      	ldr	r3, [pc, #76]	@ (800b910 <pvPortMalloc+0x188>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	431a      	orrs	r2, r3
 800b8c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b8cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b8d2:	4b13      	ldr	r3, [pc, #76]	@ (800b920 <pvPortMalloc+0x198>)
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	3301      	adds	r3, #1
 800b8d8:	4a11      	ldr	r2, [pc, #68]	@ (800b920 <pvPortMalloc+0x198>)
 800b8da:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b8dc:	f7ff fa34 	bl	800ad48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b8e0:	69fb      	ldr	r3, [r7, #28]
 800b8e2:	f003 0307 	and.w	r3, r3, #7
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d00b      	beq.n	800b902 <pvPortMalloc+0x17a>
	__asm volatile
 800b8ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8ee:	f383 8811 	msr	BASEPRI, r3
 800b8f2:	f3bf 8f6f 	isb	sy
 800b8f6:	f3bf 8f4f 	dsb	sy
 800b8fa:	60fb      	str	r3, [r7, #12]
}
 800b8fc:	bf00      	nop
 800b8fe:	bf00      	nop
 800b900:	e7fd      	b.n	800b8fe <pvPortMalloc+0x176>
	return pvReturn;
 800b902:	69fb      	ldr	r3, [r7, #28]
}
 800b904:	4618      	mov	r0, r3
 800b906:	3728      	adds	r7, #40	@ 0x28
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}
 800b90c:	20004e5c 	.word	0x20004e5c
 800b910:	20004e70 	.word	0x20004e70
 800b914:	20004e60 	.word	0x20004e60
 800b918:	20004e54 	.word	0x20004e54
 800b91c:	20004e64 	.word	0x20004e64
 800b920:	20004e68 	.word	0x20004e68

0800b924 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b086      	sub	sp, #24
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d04f      	beq.n	800b9d6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b936:	2308      	movs	r3, #8
 800b938:	425b      	negs	r3, r3
 800b93a:	697a      	ldr	r2, [r7, #20]
 800b93c:	4413      	add	r3, r2
 800b93e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b944:	693b      	ldr	r3, [r7, #16]
 800b946:	685a      	ldr	r2, [r3, #4]
 800b948:	4b25      	ldr	r3, [pc, #148]	@ (800b9e0 <vPortFree+0xbc>)
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	4013      	ands	r3, r2
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d10b      	bne.n	800b96a <vPortFree+0x46>
	__asm volatile
 800b952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b956:	f383 8811 	msr	BASEPRI, r3
 800b95a:	f3bf 8f6f 	isb	sy
 800b95e:	f3bf 8f4f 	dsb	sy
 800b962:	60fb      	str	r3, [r7, #12]
}
 800b964:	bf00      	nop
 800b966:	bf00      	nop
 800b968:	e7fd      	b.n	800b966 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b96a:	693b      	ldr	r3, [r7, #16]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d00b      	beq.n	800b98a <vPortFree+0x66>
	__asm volatile
 800b972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b976:	f383 8811 	msr	BASEPRI, r3
 800b97a:	f3bf 8f6f 	isb	sy
 800b97e:	f3bf 8f4f 	dsb	sy
 800b982:	60bb      	str	r3, [r7, #8]
}
 800b984:	bf00      	nop
 800b986:	bf00      	nop
 800b988:	e7fd      	b.n	800b986 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b98a:	693b      	ldr	r3, [r7, #16]
 800b98c:	685a      	ldr	r2, [r3, #4]
 800b98e:	4b14      	ldr	r3, [pc, #80]	@ (800b9e0 <vPortFree+0xbc>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	4013      	ands	r3, r2
 800b994:	2b00      	cmp	r3, #0
 800b996:	d01e      	beq.n	800b9d6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b998:	693b      	ldr	r3, [r7, #16]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d11a      	bne.n	800b9d6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b9a0:	693b      	ldr	r3, [r7, #16]
 800b9a2:	685a      	ldr	r2, [r3, #4]
 800b9a4:	4b0e      	ldr	r3, [pc, #56]	@ (800b9e0 <vPortFree+0xbc>)
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	43db      	mvns	r3, r3
 800b9aa:	401a      	ands	r2, r3
 800b9ac:	693b      	ldr	r3, [r7, #16]
 800b9ae:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b9b0:	f7ff f9bc 	bl	800ad2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b9b4:	693b      	ldr	r3, [r7, #16]
 800b9b6:	685a      	ldr	r2, [r3, #4]
 800b9b8:	4b0a      	ldr	r3, [pc, #40]	@ (800b9e4 <vPortFree+0xc0>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	4413      	add	r3, r2
 800b9be:	4a09      	ldr	r2, [pc, #36]	@ (800b9e4 <vPortFree+0xc0>)
 800b9c0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b9c2:	6938      	ldr	r0, [r7, #16]
 800b9c4:	f000 f874 	bl	800bab0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b9c8:	4b07      	ldr	r3, [pc, #28]	@ (800b9e8 <vPortFree+0xc4>)
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	3301      	adds	r3, #1
 800b9ce:	4a06      	ldr	r2, [pc, #24]	@ (800b9e8 <vPortFree+0xc4>)
 800b9d0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b9d2:	f7ff f9b9 	bl	800ad48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b9d6:	bf00      	nop
 800b9d8:	3718      	adds	r7, #24
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	bd80      	pop	{r7, pc}
 800b9de:	bf00      	nop
 800b9e0:	20004e70 	.word	0x20004e70
 800b9e4:	20004e60 	.word	0x20004e60
 800b9e8:	20004e6c 	.word	0x20004e6c

0800b9ec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b9ec:	b480      	push	{r7}
 800b9ee:	b085      	sub	sp, #20
 800b9f0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b9f2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b9f6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b9f8:	4b27      	ldr	r3, [pc, #156]	@ (800ba98 <prvHeapInit+0xac>)
 800b9fa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	f003 0307 	and.w	r3, r3, #7
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d00c      	beq.n	800ba20 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	3307      	adds	r3, #7
 800ba0a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	f023 0307 	bic.w	r3, r3, #7
 800ba12:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ba14:	68ba      	ldr	r2, [r7, #8]
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	1ad3      	subs	r3, r2, r3
 800ba1a:	4a1f      	ldr	r2, [pc, #124]	@ (800ba98 <prvHeapInit+0xac>)
 800ba1c:	4413      	add	r3, r2
 800ba1e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ba24:	4a1d      	ldr	r2, [pc, #116]	@ (800ba9c <prvHeapInit+0xb0>)
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ba2a:	4b1c      	ldr	r3, [pc, #112]	@ (800ba9c <prvHeapInit+0xb0>)
 800ba2c:	2200      	movs	r2, #0
 800ba2e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	68ba      	ldr	r2, [r7, #8]
 800ba34:	4413      	add	r3, r2
 800ba36:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ba38:	2208      	movs	r2, #8
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	1a9b      	subs	r3, r3, r2
 800ba3e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	f023 0307 	bic.w	r3, r3, #7
 800ba46:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	4a15      	ldr	r2, [pc, #84]	@ (800baa0 <prvHeapInit+0xb4>)
 800ba4c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ba4e:	4b14      	ldr	r3, [pc, #80]	@ (800baa0 <prvHeapInit+0xb4>)
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	2200      	movs	r2, #0
 800ba54:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ba56:	4b12      	ldr	r3, [pc, #72]	@ (800baa0 <prvHeapInit+0xb4>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	68fa      	ldr	r2, [r7, #12]
 800ba66:	1ad2      	subs	r2, r2, r3
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ba6c:	4b0c      	ldr	r3, [pc, #48]	@ (800baa0 <prvHeapInit+0xb4>)
 800ba6e:	681a      	ldr	r2, [r3, #0]
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ba74:	683b      	ldr	r3, [r7, #0]
 800ba76:	685b      	ldr	r3, [r3, #4]
 800ba78:	4a0a      	ldr	r2, [pc, #40]	@ (800baa4 <prvHeapInit+0xb8>)
 800ba7a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ba7c:	683b      	ldr	r3, [r7, #0]
 800ba7e:	685b      	ldr	r3, [r3, #4]
 800ba80:	4a09      	ldr	r2, [pc, #36]	@ (800baa8 <prvHeapInit+0xbc>)
 800ba82:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ba84:	4b09      	ldr	r3, [pc, #36]	@ (800baac <prvHeapInit+0xc0>)
 800ba86:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ba8a:	601a      	str	r2, [r3, #0]
}
 800ba8c:	bf00      	nop
 800ba8e:	3714      	adds	r7, #20
 800ba90:	46bd      	mov	sp, r7
 800ba92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba96:	4770      	bx	lr
 800ba98:	20001254 	.word	0x20001254
 800ba9c:	20004e54 	.word	0x20004e54
 800baa0:	20004e5c 	.word	0x20004e5c
 800baa4:	20004e64 	.word	0x20004e64
 800baa8:	20004e60 	.word	0x20004e60
 800baac:	20004e70 	.word	0x20004e70

0800bab0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bab0:	b480      	push	{r7}
 800bab2:	b085      	sub	sp, #20
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bab8:	4b28      	ldr	r3, [pc, #160]	@ (800bb5c <prvInsertBlockIntoFreeList+0xac>)
 800baba:	60fb      	str	r3, [r7, #12]
 800babc:	e002      	b.n	800bac4 <prvInsertBlockIntoFreeList+0x14>
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	60fb      	str	r3, [r7, #12]
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	687a      	ldr	r2, [r7, #4]
 800baca:	429a      	cmp	r2, r3
 800bacc:	d8f7      	bhi.n	800babe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	685b      	ldr	r3, [r3, #4]
 800bad6:	68ba      	ldr	r2, [r7, #8]
 800bad8:	4413      	add	r3, r2
 800bada:	687a      	ldr	r2, [r7, #4]
 800badc:	429a      	cmp	r2, r3
 800bade:	d108      	bne.n	800baf2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	685a      	ldr	r2, [r3, #4]
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	685b      	ldr	r3, [r3, #4]
 800bae8:	441a      	add	r2, r3
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	685b      	ldr	r3, [r3, #4]
 800bafa:	68ba      	ldr	r2, [r7, #8]
 800bafc:	441a      	add	r2, r3
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	429a      	cmp	r2, r3
 800bb04:	d118      	bne.n	800bb38 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	681a      	ldr	r2, [r3, #0]
 800bb0a:	4b15      	ldr	r3, [pc, #84]	@ (800bb60 <prvInsertBlockIntoFreeList+0xb0>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	429a      	cmp	r2, r3
 800bb10:	d00d      	beq.n	800bb2e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	685a      	ldr	r2, [r3, #4]
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	685b      	ldr	r3, [r3, #4]
 800bb1c:	441a      	add	r2, r3
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	681a      	ldr	r2, [r3, #0]
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	601a      	str	r2, [r3, #0]
 800bb2c:	e008      	b.n	800bb40 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bb2e:	4b0c      	ldr	r3, [pc, #48]	@ (800bb60 <prvInsertBlockIntoFreeList+0xb0>)
 800bb30:	681a      	ldr	r2, [r3, #0]
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	601a      	str	r2, [r3, #0]
 800bb36:	e003      	b.n	800bb40 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	681a      	ldr	r2, [r3, #0]
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bb40:	68fa      	ldr	r2, [r7, #12]
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	429a      	cmp	r2, r3
 800bb46:	d002      	beq.n	800bb4e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	687a      	ldr	r2, [r7, #4]
 800bb4c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bb4e:	bf00      	nop
 800bb50:	3714      	adds	r7, #20
 800bb52:	46bd      	mov	sp, r7
 800bb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb58:	4770      	bx	lr
 800bb5a:	bf00      	nop
 800bb5c:	20004e54 	.word	0x20004e54
 800bb60:	20004e5c 	.word	0x20004e5c

0800bb64 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800bb64:	b580      	push	{r7, lr}
 800bb66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bb68:	2200      	movs	r2, #0
 800bb6a:	4912      	ldr	r1, [pc, #72]	@ (800bbb4 <MX_USB_DEVICE_Init+0x50>)
 800bb6c:	4812      	ldr	r0, [pc, #72]	@ (800bbb8 <MX_USB_DEVICE_Init+0x54>)
 800bb6e:	f7fd fa5d 	bl	800902c <USBD_Init>
 800bb72:	4603      	mov	r3, r0
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d001      	beq.n	800bb7c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800bb78:	f7f7 f85c 	bl	8002c34 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800bb7c:	490f      	ldr	r1, [pc, #60]	@ (800bbbc <MX_USB_DEVICE_Init+0x58>)
 800bb7e:	480e      	ldr	r0, [pc, #56]	@ (800bbb8 <MX_USB_DEVICE_Init+0x54>)
 800bb80:	f7fd fa84 	bl	800908c <USBD_RegisterClass>
 800bb84:	4603      	mov	r3, r0
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d001      	beq.n	800bb8e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800bb8a:	f7f7 f853 	bl	8002c34 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800bb8e:	490c      	ldr	r1, [pc, #48]	@ (800bbc0 <MX_USB_DEVICE_Init+0x5c>)
 800bb90:	4809      	ldr	r0, [pc, #36]	@ (800bbb8 <MX_USB_DEVICE_Init+0x54>)
 800bb92:	f7fd f9bb 	bl	8008f0c <USBD_CDC_RegisterInterface>
 800bb96:	4603      	mov	r3, r0
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d001      	beq.n	800bba0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800bb9c:	f7f7 f84a 	bl	8002c34 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bba0:	4805      	ldr	r0, [pc, #20]	@ (800bbb8 <MX_USB_DEVICE_Init+0x54>)
 800bba2:	f7fd faa9 	bl	80090f8 <USBD_Start>
 800bba6:	4603      	mov	r3, r0
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d001      	beq.n	800bbb0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800bbac:	f7f7 f842 	bl	8002c34 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bbb0:	bf00      	nop
 800bbb2:	bd80      	pop	{r7, pc}
 800bbb4:	200000b0 	.word	0x200000b0
 800bbb8:	20004e74 	.word	0x20004e74
 800bbbc:	20000018 	.word	0x20000018
 800bbc0:	2000009c 	.word	0x2000009c

0800bbc4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bbc8:	2200      	movs	r2, #0
 800bbca:	4905      	ldr	r1, [pc, #20]	@ (800bbe0 <CDC_Init_FS+0x1c>)
 800bbcc:	4805      	ldr	r0, [pc, #20]	@ (800bbe4 <CDC_Init_FS+0x20>)
 800bbce:	f7fd f9b7 	bl	8008f40 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bbd2:	4905      	ldr	r1, [pc, #20]	@ (800bbe8 <CDC_Init_FS+0x24>)
 800bbd4:	4803      	ldr	r0, [pc, #12]	@ (800bbe4 <CDC_Init_FS+0x20>)
 800bbd6:	f7fd f9d5 	bl	8008f84 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bbda:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bbdc:	4618      	mov	r0, r3
 800bbde:	bd80      	pop	{r7, pc}
 800bbe0:	20005950 	.word	0x20005950
 800bbe4:	20004e74 	.word	0x20004e74
 800bbe8:	20005150 	.word	0x20005150

0800bbec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bbec:	b480      	push	{r7}
 800bbee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bbf0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bbf2:	4618      	mov	r0, r3
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfa:	4770      	bx	lr

0800bbfc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	b083      	sub	sp, #12
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	4603      	mov	r3, r0
 800bc04:	6039      	str	r1, [r7, #0]
 800bc06:	71fb      	strb	r3, [r7, #7]
 800bc08:	4613      	mov	r3, r2
 800bc0a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bc0c:	79fb      	ldrb	r3, [r7, #7]
 800bc0e:	2b23      	cmp	r3, #35	@ 0x23
 800bc10:	d84a      	bhi.n	800bca8 <CDC_Control_FS+0xac>
 800bc12:	a201      	add	r2, pc, #4	@ (adr r2, 800bc18 <CDC_Control_FS+0x1c>)
 800bc14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc18:	0800bca9 	.word	0x0800bca9
 800bc1c:	0800bca9 	.word	0x0800bca9
 800bc20:	0800bca9 	.word	0x0800bca9
 800bc24:	0800bca9 	.word	0x0800bca9
 800bc28:	0800bca9 	.word	0x0800bca9
 800bc2c:	0800bca9 	.word	0x0800bca9
 800bc30:	0800bca9 	.word	0x0800bca9
 800bc34:	0800bca9 	.word	0x0800bca9
 800bc38:	0800bca9 	.word	0x0800bca9
 800bc3c:	0800bca9 	.word	0x0800bca9
 800bc40:	0800bca9 	.word	0x0800bca9
 800bc44:	0800bca9 	.word	0x0800bca9
 800bc48:	0800bca9 	.word	0x0800bca9
 800bc4c:	0800bca9 	.word	0x0800bca9
 800bc50:	0800bca9 	.word	0x0800bca9
 800bc54:	0800bca9 	.word	0x0800bca9
 800bc58:	0800bca9 	.word	0x0800bca9
 800bc5c:	0800bca9 	.word	0x0800bca9
 800bc60:	0800bca9 	.word	0x0800bca9
 800bc64:	0800bca9 	.word	0x0800bca9
 800bc68:	0800bca9 	.word	0x0800bca9
 800bc6c:	0800bca9 	.word	0x0800bca9
 800bc70:	0800bca9 	.word	0x0800bca9
 800bc74:	0800bca9 	.word	0x0800bca9
 800bc78:	0800bca9 	.word	0x0800bca9
 800bc7c:	0800bca9 	.word	0x0800bca9
 800bc80:	0800bca9 	.word	0x0800bca9
 800bc84:	0800bca9 	.word	0x0800bca9
 800bc88:	0800bca9 	.word	0x0800bca9
 800bc8c:	0800bca9 	.word	0x0800bca9
 800bc90:	0800bca9 	.word	0x0800bca9
 800bc94:	0800bca9 	.word	0x0800bca9
 800bc98:	0800bca9 	.word	0x0800bca9
 800bc9c:	0800bca9 	.word	0x0800bca9
 800bca0:	0800bca9 	.word	0x0800bca9
 800bca4:	0800bca9 	.word	0x0800bca9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800bca8:	bf00      	nop
  }

  return (USBD_OK);
 800bcaa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bcac:	4618      	mov	r0, r3
 800bcae:	370c      	adds	r7, #12
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb6:	4770      	bx	lr

0800bcb8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b082      	sub	sp, #8
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
 800bcc0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bcc2:	6879      	ldr	r1, [r7, #4]
 800bcc4:	4805      	ldr	r0, [pc, #20]	@ (800bcdc <CDC_Receive_FS+0x24>)
 800bcc6:	f7fd f95d 	bl	8008f84 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800bcca:	4804      	ldr	r0, [pc, #16]	@ (800bcdc <CDC_Receive_FS+0x24>)
 800bccc:	f7fd f978 	bl	8008fc0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800bcd0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	3708      	adds	r7, #8
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	bd80      	pop	{r7, pc}
 800bcda:	bf00      	nop
 800bcdc:	20004e74 	.word	0x20004e74

0800bce0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800bce0:	b480      	push	{r7}
 800bce2:	b087      	sub	sp, #28
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	60f8      	str	r0, [r7, #12]
 800bce8:	60b9      	str	r1, [r7, #8]
 800bcea:	4613      	mov	r3, r2
 800bcec:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800bcee:	2300      	movs	r3, #0
 800bcf0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800bcf2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	371c      	adds	r7, #28
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd00:	4770      	bx	lr
	...

0800bd04 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd04:	b480      	push	{r7}
 800bd06:	b083      	sub	sp, #12
 800bd08:	af00      	add	r7, sp, #0
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	6039      	str	r1, [r7, #0]
 800bd0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	2212      	movs	r2, #18
 800bd14:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800bd16:	4b03      	ldr	r3, [pc, #12]	@ (800bd24 <USBD_FS_DeviceDescriptor+0x20>)
}
 800bd18:	4618      	mov	r0, r3
 800bd1a:	370c      	adds	r7, #12
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd22:	4770      	bx	lr
 800bd24:	200000cc 	.word	0x200000cc

0800bd28 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd28:	b480      	push	{r7}
 800bd2a:	b083      	sub	sp, #12
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	4603      	mov	r3, r0
 800bd30:	6039      	str	r1, [r7, #0]
 800bd32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	2204      	movs	r2, #4
 800bd38:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bd3a:	4b03      	ldr	r3, [pc, #12]	@ (800bd48 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	370c      	adds	r7, #12
 800bd40:	46bd      	mov	sp, r7
 800bd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd46:	4770      	bx	lr
 800bd48:	200000e0 	.word	0x200000e0

0800bd4c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b082      	sub	sp, #8
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	4603      	mov	r3, r0
 800bd54:	6039      	str	r1, [r7, #0]
 800bd56:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bd58:	79fb      	ldrb	r3, [r7, #7]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d105      	bne.n	800bd6a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bd5e:	683a      	ldr	r2, [r7, #0]
 800bd60:	4907      	ldr	r1, [pc, #28]	@ (800bd80 <USBD_FS_ProductStrDescriptor+0x34>)
 800bd62:	4808      	ldr	r0, [pc, #32]	@ (800bd84 <USBD_FS_ProductStrDescriptor+0x38>)
 800bd64:	f7fe fb8c 	bl	800a480 <USBD_GetString>
 800bd68:	e004      	b.n	800bd74 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bd6a:	683a      	ldr	r2, [r7, #0]
 800bd6c:	4904      	ldr	r1, [pc, #16]	@ (800bd80 <USBD_FS_ProductStrDescriptor+0x34>)
 800bd6e:	4805      	ldr	r0, [pc, #20]	@ (800bd84 <USBD_FS_ProductStrDescriptor+0x38>)
 800bd70:	f7fe fb86 	bl	800a480 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bd74:	4b02      	ldr	r3, [pc, #8]	@ (800bd80 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800bd76:	4618      	mov	r0, r3
 800bd78:	3708      	adds	r7, #8
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	bd80      	pop	{r7, pc}
 800bd7e:	bf00      	nop
 800bd80:	20006150 	.word	0x20006150
 800bd84:	08010df0 	.word	0x08010df0

0800bd88 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b082      	sub	sp, #8
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	4603      	mov	r3, r0
 800bd90:	6039      	str	r1, [r7, #0]
 800bd92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bd94:	683a      	ldr	r2, [r7, #0]
 800bd96:	4904      	ldr	r1, [pc, #16]	@ (800bda8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bd98:	4804      	ldr	r0, [pc, #16]	@ (800bdac <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bd9a:	f7fe fb71 	bl	800a480 <USBD_GetString>
  return USBD_StrDesc;
 800bd9e:	4b02      	ldr	r3, [pc, #8]	@ (800bda8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800bda0:	4618      	mov	r0, r3
 800bda2:	3708      	adds	r7, #8
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}
 800bda8:	20006150 	.word	0x20006150
 800bdac:	08010e08 	.word	0x08010e08

0800bdb0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	b082      	sub	sp, #8
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	6039      	str	r1, [r7, #0]
 800bdba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bdbc:	683b      	ldr	r3, [r7, #0]
 800bdbe:	221a      	movs	r2, #26
 800bdc0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bdc2:	f000 f843 	bl	800be4c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bdc6:	4b02      	ldr	r3, [pc, #8]	@ (800bdd0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bdc8:	4618      	mov	r0, r3
 800bdca:	3708      	adds	r7, #8
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	bd80      	pop	{r7, pc}
 800bdd0:	200000e4 	.word	0x200000e4

0800bdd4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b082      	sub	sp, #8
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	4603      	mov	r3, r0
 800bddc:	6039      	str	r1, [r7, #0]
 800bdde:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bde0:	79fb      	ldrb	r3, [r7, #7]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d105      	bne.n	800bdf2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bde6:	683a      	ldr	r2, [r7, #0]
 800bde8:	4907      	ldr	r1, [pc, #28]	@ (800be08 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bdea:	4808      	ldr	r0, [pc, #32]	@ (800be0c <USBD_FS_ConfigStrDescriptor+0x38>)
 800bdec:	f7fe fb48 	bl	800a480 <USBD_GetString>
 800bdf0:	e004      	b.n	800bdfc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bdf2:	683a      	ldr	r2, [r7, #0]
 800bdf4:	4904      	ldr	r1, [pc, #16]	@ (800be08 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bdf6:	4805      	ldr	r0, [pc, #20]	@ (800be0c <USBD_FS_ConfigStrDescriptor+0x38>)
 800bdf8:	f7fe fb42 	bl	800a480 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bdfc:	4b02      	ldr	r3, [pc, #8]	@ (800be08 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3708      	adds	r7, #8
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}
 800be06:	bf00      	nop
 800be08:	20006150 	.word	0x20006150
 800be0c:	08010e1c 	.word	0x08010e1c

0800be10 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be10:	b580      	push	{r7, lr}
 800be12:	b082      	sub	sp, #8
 800be14:	af00      	add	r7, sp, #0
 800be16:	4603      	mov	r3, r0
 800be18:	6039      	str	r1, [r7, #0]
 800be1a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800be1c:	79fb      	ldrb	r3, [r7, #7]
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d105      	bne.n	800be2e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800be22:	683a      	ldr	r2, [r7, #0]
 800be24:	4907      	ldr	r1, [pc, #28]	@ (800be44 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800be26:	4808      	ldr	r0, [pc, #32]	@ (800be48 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800be28:	f7fe fb2a 	bl	800a480 <USBD_GetString>
 800be2c:	e004      	b.n	800be38 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800be2e:	683a      	ldr	r2, [r7, #0]
 800be30:	4904      	ldr	r1, [pc, #16]	@ (800be44 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800be32:	4805      	ldr	r0, [pc, #20]	@ (800be48 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800be34:	f7fe fb24 	bl	800a480 <USBD_GetString>
  }
  return USBD_StrDesc;
 800be38:	4b02      	ldr	r3, [pc, #8]	@ (800be44 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800be3a:	4618      	mov	r0, r3
 800be3c:	3708      	adds	r7, #8
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}
 800be42:	bf00      	nop
 800be44:	20006150 	.word	0x20006150
 800be48:	08010e28 	.word	0x08010e28

0800be4c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b084      	sub	sp, #16
 800be50:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800be52:	4b0f      	ldr	r3, [pc, #60]	@ (800be90 <Get_SerialNum+0x44>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800be58:	4b0e      	ldr	r3, [pc, #56]	@ (800be94 <Get_SerialNum+0x48>)
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800be5e:	4b0e      	ldr	r3, [pc, #56]	@ (800be98 <Get_SerialNum+0x4c>)
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800be64:	68fa      	ldr	r2, [r7, #12]
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	4413      	add	r3, r2
 800be6a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d009      	beq.n	800be86 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800be72:	2208      	movs	r2, #8
 800be74:	4909      	ldr	r1, [pc, #36]	@ (800be9c <Get_SerialNum+0x50>)
 800be76:	68f8      	ldr	r0, [r7, #12]
 800be78:	f000 f814 	bl	800bea4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800be7c:	2204      	movs	r2, #4
 800be7e:	4908      	ldr	r1, [pc, #32]	@ (800bea0 <Get_SerialNum+0x54>)
 800be80:	68b8      	ldr	r0, [r7, #8]
 800be82:	f000 f80f 	bl	800bea4 <IntToUnicode>
  }
}
 800be86:	bf00      	nop
 800be88:	3710      	adds	r7, #16
 800be8a:	46bd      	mov	sp, r7
 800be8c:	bd80      	pop	{r7, pc}
 800be8e:	bf00      	nop
 800be90:	1fff7a10 	.word	0x1fff7a10
 800be94:	1fff7a14 	.word	0x1fff7a14
 800be98:	1fff7a18 	.word	0x1fff7a18
 800be9c:	200000e6 	.word	0x200000e6
 800bea0:	200000f6 	.word	0x200000f6

0800bea4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bea4:	b480      	push	{r7}
 800bea6:	b087      	sub	sp, #28
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	60f8      	str	r0, [r7, #12]
 800beac:	60b9      	str	r1, [r7, #8]
 800beae:	4613      	mov	r3, r2
 800beb0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800beb2:	2300      	movs	r3, #0
 800beb4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800beb6:	2300      	movs	r3, #0
 800beb8:	75fb      	strb	r3, [r7, #23]
 800beba:	e027      	b.n	800bf0c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	0f1b      	lsrs	r3, r3, #28
 800bec0:	2b09      	cmp	r3, #9
 800bec2:	d80b      	bhi.n	800bedc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	0f1b      	lsrs	r3, r3, #28
 800bec8:	b2da      	uxtb	r2, r3
 800beca:	7dfb      	ldrb	r3, [r7, #23]
 800becc:	005b      	lsls	r3, r3, #1
 800bece:	4619      	mov	r1, r3
 800bed0:	68bb      	ldr	r3, [r7, #8]
 800bed2:	440b      	add	r3, r1
 800bed4:	3230      	adds	r2, #48	@ 0x30
 800bed6:	b2d2      	uxtb	r2, r2
 800bed8:	701a      	strb	r2, [r3, #0]
 800beda:	e00a      	b.n	800bef2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	0f1b      	lsrs	r3, r3, #28
 800bee0:	b2da      	uxtb	r2, r3
 800bee2:	7dfb      	ldrb	r3, [r7, #23]
 800bee4:	005b      	lsls	r3, r3, #1
 800bee6:	4619      	mov	r1, r3
 800bee8:	68bb      	ldr	r3, [r7, #8]
 800beea:	440b      	add	r3, r1
 800beec:	3237      	adds	r2, #55	@ 0x37
 800beee:	b2d2      	uxtb	r2, r2
 800bef0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	011b      	lsls	r3, r3, #4
 800bef6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bef8:	7dfb      	ldrb	r3, [r7, #23]
 800befa:	005b      	lsls	r3, r3, #1
 800befc:	3301      	adds	r3, #1
 800befe:	68ba      	ldr	r2, [r7, #8]
 800bf00:	4413      	add	r3, r2
 800bf02:	2200      	movs	r2, #0
 800bf04:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bf06:	7dfb      	ldrb	r3, [r7, #23]
 800bf08:	3301      	adds	r3, #1
 800bf0a:	75fb      	strb	r3, [r7, #23]
 800bf0c:	7dfa      	ldrb	r2, [r7, #23]
 800bf0e:	79fb      	ldrb	r3, [r7, #7]
 800bf10:	429a      	cmp	r2, r3
 800bf12:	d3d3      	bcc.n	800bebc <IntToUnicode+0x18>
  }
}
 800bf14:	bf00      	nop
 800bf16:	bf00      	nop
 800bf18:	371c      	adds	r7, #28
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf20:	4770      	bx	lr
	...

0800bf24 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b08a      	sub	sp, #40	@ 0x28
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bf2c:	f107 0314 	add.w	r3, r7, #20
 800bf30:	2200      	movs	r2, #0
 800bf32:	601a      	str	r2, [r3, #0]
 800bf34:	605a      	str	r2, [r3, #4]
 800bf36:	609a      	str	r2, [r3, #8]
 800bf38:	60da      	str	r2, [r3, #12]
 800bf3a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bf44:	d13a      	bne.n	800bfbc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bf46:	2300      	movs	r3, #0
 800bf48:	613b      	str	r3, [r7, #16]
 800bf4a:	4b1e      	ldr	r3, [pc, #120]	@ (800bfc4 <HAL_PCD_MspInit+0xa0>)
 800bf4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf4e:	4a1d      	ldr	r2, [pc, #116]	@ (800bfc4 <HAL_PCD_MspInit+0xa0>)
 800bf50:	f043 0301 	orr.w	r3, r3, #1
 800bf54:	6313      	str	r3, [r2, #48]	@ 0x30
 800bf56:	4b1b      	ldr	r3, [pc, #108]	@ (800bfc4 <HAL_PCD_MspInit+0xa0>)
 800bf58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf5a:	f003 0301 	and.w	r3, r3, #1
 800bf5e:	613b      	str	r3, [r7, #16]
 800bf60:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800bf62:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800bf66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf68:	2302      	movs	r3, #2
 800bf6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bf70:	2303      	movs	r3, #3
 800bf72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bf74:	230a      	movs	r3, #10
 800bf76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bf78:	f107 0314 	add.w	r3, r7, #20
 800bf7c:	4619      	mov	r1, r3
 800bf7e:	4812      	ldr	r0, [pc, #72]	@ (800bfc8 <HAL_PCD_MspInit+0xa4>)
 800bf80:	f7f7 fef4 	bl	8003d6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bf84:	4b0f      	ldr	r3, [pc, #60]	@ (800bfc4 <HAL_PCD_MspInit+0xa0>)
 800bf86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf88:	4a0e      	ldr	r2, [pc, #56]	@ (800bfc4 <HAL_PCD_MspInit+0xa0>)
 800bf8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf8e:	6353      	str	r3, [r2, #52]	@ 0x34
 800bf90:	2300      	movs	r3, #0
 800bf92:	60fb      	str	r3, [r7, #12]
 800bf94:	4b0b      	ldr	r3, [pc, #44]	@ (800bfc4 <HAL_PCD_MspInit+0xa0>)
 800bf96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bf98:	4a0a      	ldr	r2, [pc, #40]	@ (800bfc4 <HAL_PCD_MspInit+0xa0>)
 800bf9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bf9e:	6453      	str	r3, [r2, #68]	@ 0x44
 800bfa0:	4b08      	ldr	r3, [pc, #32]	@ (800bfc4 <HAL_PCD_MspInit+0xa0>)
 800bfa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfa4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bfa8:	60fb      	str	r3, [r7, #12]
 800bfaa:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800bfac:	2200      	movs	r2, #0
 800bfae:	2105      	movs	r1, #5
 800bfb0:	2043      	movs	r0, #67	@ 0x43
 800bfb2:	f7f7 fea4 	bl	8003cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bfb6:	2043      	movs	r0, #67	@ 0x43
 800bfb8:	f7f7 febd 	bl	8003d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bfbc:	bf00      	nop
 800bfbe:	3728      	adds	r7, #40	@ 0x28
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	bd80      	pop	{r7, pc}
 800bfc4:	40023800 	.word	0x40023800
 800bfc8:	40020000 	.word	0x40020000

0800bfcc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b082      	sub	sp, #8
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bfe0:	4619      	mov	r1, r3
 800bfe2:	4610      	mov	r0, r2
 800bfe4:	f7fd f8d5 	bl	8009192 <USBD_LL_SetupStage>
}
 800bfe8:	bf00      	nop
 800bfea:	3708      	adds	r7, #8
 800bfec:	46bd      	mov	sp, r7
 800bfee:	bd80      	pop	{r7, pc}

0800bff0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b082      	sub	sp, #8
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
 800bff8:	460b      	mov	r3, r1
 800bffa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c002:	78fa      	ldrb	r2, [r7, #3]
 800c004:	6879      	ldr	r1, [r7, #4]
 800c006:	4613      	mov	r3, r2
 800c008:	00db      	lsls	r3, r3, #3
 800c00a:	4413      	add	r3, r2
 800c00c:	009b      	lsls	r3, r3, #2
 800c00e:	440b      	add	r3, r1
 800c010:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c014:	681a      	ldr	r2, [r3, #0]
 800c016:	78fb      	ldrb	r3, [r7, #3]
 800c018:	4619      	mov	r1, r3
 800c01a:	f7fd f90f 	bl	800923c <USBD_LL_DataOutStage>
}
 800c01e:	bf00      	nop
 800c020:	3708      	adds	r7, #8
 800c022:	46bd      	mov	sp, r7
 800c024:	bd80      	pop	{r7, pc}

0800c026 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c026:	b580      	push	{r7, lr}
 800c028:	b082      	sub	sp, #8
 800c02a:	af00      	add	r7, sp, #0
 800c02c:	6078      	str	r0, [r7, #4]
 800c02e:	460b      	mov	r3, r1
 800c030:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c038:	78fa      	ldrb	r2, [r7, #3]
 800c03a:	6879      	ldr	r1, [r7, #4]
 800c03c:	4613      	mov	r3, r2
 800c03e:	00db      	lsls	r3, r3, #3
 800c040:	4413      	add	r3, r2
 800c042:	009b      	lsls	r3, r3, #2
 800c044:	440b      	add	r3, r1
 800c046:	3320      	adds	r3, #32
 800c048:	681a      	ldr	r2, [r3, #0]
 800c04a:	78fb      	ldrb	r3, [r7, #3]
 800c04c:	4619      	mov	r1, r3
 800c04e:	f7fd f9b1 	bl	80093b4 <USBD_LL_DataInStage>
}
 800c052:	bf00      	nop
 800c054:	3708      	adds	r7, #8
 800c056:	46bd      	mov	sp, r7
 800c058:	bd80      	pop	{r7, pc}

0800c05a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c05a:	b580      	push	{r7, lr}
 800c05c:	b082      	sub	sp, #8
 800c05e:	af00      	add	r7, sp, #0
 800c060:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c068:	4618      	mov	r0, r3
 800c06a:	f7fd faf5 	bl	8009658 <USBD_LL_SOF>
}
 800c06e:	bf00      	nop
 800c070:	3708      	adds	r7, #8
 800c072:	46bd      	mov	sp, r7
 800c074:	bd80      	pop	{r7, pc}

0800c076 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c076:	b580      	push	{r7, lr}
 800c078:	b084      	sub	sp, #16
 800c07a:	af00      	add	r7, sp, #0
 800c07c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c07e:	2301      	movs	r3, #1
 800c080:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	79db      	ldrb	r3, [r3, #7]
 800c086:	2b02      	cmp	r3, #2
 800c088:	d001      	beq.n	800c08e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c08a:	f7f6 fdd3 	bl	8002c34 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c094:	7bfa      	ldrb	r2, [r7, #15]
 800c096:	4611      	mov	r1, r2
 800c098:	4618      	mov	r0, r3
 800c09a:	f7fd fa99 	bl	80095d0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	f7fd fa40 	bl	800952a <USBD_LL_Reset>
}
 800c0aa:	bf00      	nop
 800c0ac:	3710      	adds	r7, #16
 800c0ae:	46bd      	mov	sp, r7
 800c0b0:	bd80      	pop	{r7, pc}
	...

0800c0b4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b082      	sub	sp, #8
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	f7fd fa94 	bl	80095f0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	687a      	ldr	r2, [r7, #4]
 800c0d4:	6812      	ldr	r2, [r2, #0]
 800c0d6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c0da:	f043 0301 	orr.w	r3, r3, #1
 800c0de:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	7adb      	ldrb	r3, [r3, #11]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d005      	beq.n	800c0f4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c0e8:	4b04      	ldr	r3, [pc, #16]	@ (800c0fc <HAL_PCD_SuspendCallback+0x48>)
 800c0ea:	691b      	ldr	r3, [r3, #16]
 800c0ec:	4a03      	ldr	r2, [pc, #12]	@ (800c0fc <HAL_PCD_SuspendCallback+0x48>)
 800c0ee:	f043 0306 	orr.w	r3, r3, #6
 800c0f2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c0f4:	bf00      	nop
 800c0f6:	3708      	adds	r7, #8
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	bd80      	pop	{r7, pc}
 800c0fc:	e000ed00 	.word	0xe000ed00

0800c100 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c100:	b580      	push	{r7, lr}
 800c102:	b082      	sub	sp, #8
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c10e:	4618      	mov	r0, r3
 800c110:	f7fd fa8a 	bl	8009628 <USBD_LL_Resume>
}
 800c114:	bf00      	nop
 800c116:	3708      	adds	r7, #8
 800c118:	46bd      	mov	sp, r7
 800c11a:	bd80      	pop	{r7, pc}

0800c11c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b082      	sub	sp, #8
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
 800c124:	460b      	mov	r3, r1
 800c126:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c12e:	78fa      	ldrb	r2, [r7, #3]
 800c130:	4611      	mov	r1, r2
 800c132:	4618      	mov	r0, r3
 800c134:	f7fd fae2 	bl	80096fc <USBD_LL_IsoOUTIncomplete>
}
 800c138:	bf00      	nop
 800c13a:	3708      	adds	r7, #8
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}

0800c140 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c140:	b580      	push	{r7, lr}
 800c142:	b082      	sub	sp, #8
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]
 800c148:	460b      	mov	r3, r1
 800c14a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c152:	78fa      	ldrb	r2, [r7, #3]
 800c154:	4611      	mov	r1, r2
 800c156:	4618      	mov	r0, r3
 800c158:	f7fd fa9e 	bl	8009698 <USBD_LL_IsoINIncomplete>
}
 800c15c:	bf00      	nop
 800c15e:	3708      	adds	r7, #8
 800c160:	46bd      	mov	sp, r7
 800c162:	bd80      	pop	{r7, pc}

0800c164 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b082      	sub	sp, #8
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c172:	4618      	mov	r0, r3
 800c174:	f7fd faf4 	bl	8009760 <USBD_LL_DevConnected>
}
 800c178:	bf00      	nop
 800c17a:	3708      	adds	r7, #8
 800c17c:	46bd      	mov	sp, r7
 800c17e:	bd80      	pop	{r7, pc}

0800c180 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b082      	sub	sp, #8
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c18e:	4618      	mov	r0, r3
 800c190:	f7fd faf1 	bl	8009776 <USBD_LL_DevDisconnected>
}
 800c194:	bf00      	nop
 800c196:	3708      	adds	r7, #8
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}

0800c19c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b082      	sub	sp, #8
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	781b      	ldrb	r3, [r3, #0]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d13c      	bne.n	800c226 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c1ac:	4a20      	ldr	r2, [pc, #128]	@ (800c230 <USBD_LL_Init+0x94>)
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	4a1e      	ldr	r2, [pc, #120]	@ (800c230 <USBD_LL_Init+0x94>)
 800c1b8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c1bc:	4b1c      	ldr	r3, [pc, #112]	@ (800c230 <USBD_LL_Init+0x94>)
 800c1be:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c1c2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800c1c4:	4b1a      	ldr	r3, [pc, #104]	@ (800c230 <USBD_LL_Init+0x94>)
 800c1c6:	2204      	movs	r2, #4
 800c1c8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c1ca:	4b19      	ldr	r3, [pc, #100]	@ (800c230 <USBD_LL_Init+0x94>)
 800c1cc:	2202      	movs	r2, #2
 800c1ce:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c1d0:	4b17      	ldr	r3, [pc, #92]	@ (800c230 <USBD_LL_Init+0x94>)
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c1d6:	4b16      	ldr	r3, [pc, #88]	@ (800c230 <USBD_LL_Init+0x94>)
 800c1d8:	2202      	movs	r2, #2
 800c1da:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c1dc:	4b14      	ldr	r3, [pc, #80]	@ (800c230 <USBD_LL_Init+0x94>)
 800c1de:	2200      	movs	r2, #0
 800c1e0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c1e2:	4b13      	ldr	r3, [pc, #76]	@ (800c230 <USBD_LL_Init+0x94>)
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c1e8:	4b11      	ldr	r3, [pc, #68]	@ (800c230 <USBD_LL_Init+0x94>)
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800c1ee:	4b10      	ldr	r3, [pc, #64]	@ (800c230 <USBD_LL_Init+0x94>)
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c1f4:	4b0e      	ldr	r3, [pc, #56]	@ (800c230 <USBD_LL_Init+0x94>)
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c1fa:	480d      	ldr	r0, [pc, #52]	@ (800c230 <USBD_LL_Init+0x94>)
 800c1fc:	f7f7 ff6c 	bl	80040d8 <HAL_PCD_Init>
 800c200:	4603      	mov	r3, r0
 800c202:	2b00      	cmp	r3, #0
 800c204:	d001      	beq.n	800c20a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c206:	f7f6 fd15 	bl	8002c34 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c20a:	2180      	movs	r1, #128	@ 0x80
 800c20c:	4808      	ldr	r0, [pc, #32]	@ (800c230 <USBD_LL_Init+0x94>)
 800c20e:	f7f9 f998 	bl	8005542 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c212:	2240      	movs	r2, #64	@ 0x40
 800c214:	2100      	movs	r1, #0
 800c216:	4806      	ldr	r0, [pc, #24]	@ (800c230 <USBD_LL_Init+0x94>)
 800c218:	f7f9 f94c 	bl	80054b4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c21c:	2280      	movs	r2, #128	@ 0x80
 800c21e:	2101      	movs	r1, #1
 800c220:	4803      	ldr	r0, [pc, #12]	@ (800c230 <USBD_LL_Init+0x94>)
 800c222:	f7f9 f947 	bl	80054b4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c226:	2300      	movs	r3, #0
}
 800c228:	4618      	mov	r0, r3
 800c22a:	3708      	adds	r7, #8
 800c22c:	46bd      	mov	sp, r7
 800c22e:	bd80      	pop	{r7, pc}
 800c230:	20006350 	.word	0x20006350

0800c234 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c234:	b580      	push	{r7, lr}
 800c236:	b084      	sub	sp, #16
 800c238:	af00      	add	r7, sp, #0
 800c23a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c23c:	2300      	movs	r3, #0
 800c23e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c240:	2300      	movs	r3, #0
 800c242:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c24a:	4618      	mov	r0, r3
 800c24c:	f7f8 f853 	bl	80042f6 <HAL_PCD_Start>
 800c250:	4603      	mov	r3, r0
 800c252:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c254:	7bfb      	ldrb	r3, [r7, #15]
 800c256:	4618      	mov	r0, r3
 800c258:	f000 f942 	bl	800c4e0 <USBD_Get_USB_Status>
 800c25c:	4603      	mov	r3, r0
 800c25e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c260:	7bbb      	ldrb	r3, [r7, #14]
}
 800c262:	4618      	mov	r0, r3
 800c264:	3710      	adds	r7, #16
 800c266:	46bd      	mov	sp, r7
 800c268:	bd80      	pop	{r7, pc}

0800c26a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c26a:	b580      	push	{r7, lr}
 800c26c:	b084      	sub	sp, #16
 800c26e:	af00      	add	r7, sp, #0
 800c270:	6078      	str	r0, [r7, #4]
 800c272:	4608      	mov	r0, r1
 800c274:	4611      	mov	r1, r2
 800c276:	461a      	mov	r2, r3
 800c278:	4603      	mov	r3, r0
 800c27a:	70fb      	strb	r3, [r7, #3]
 800c27c:	460b      	mov	r3, r1
 800c27e:	70bb      	strb	r3, [r7, #2]
 800c280:	4613      	mov	r3, r2
 800c282:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c284:	2300      	movs	r3, #0
 800c286:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c288:	2300      	movs	r3, #0
 800c28a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c292:	78bb      	ldrb	r3, [r7, #2]
 800c294:	883a      	ldrh	r2, [r7, #0]
 800c296:	78f9      	ldrb	r1, [r7, #3]
 800c298:	f7f8 fd27 	bl	8004cea <HAL_PCD_EP_Open>
 800c29c:	4603      	mov	r3, r0
 800c29e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c2a0:	7bfb      	ldrb	r3, [r7, #15]
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	f000 f91c 	bl	800c4e0 <USBD_Get_USB_Status>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c2ac:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	3710      	adds	r7, #16
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	bd80      	pop	{r7, pc}

0800c2b6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c2b6:	b580      	push	{r7, lr}
 800c2b8:	b084      	sub	sp, #16
 800c2ba:	af00      	add	r7, sp, #0
 800c2bc:	6078      	str	r0, [r7, #4]
 800c2be:	460b      	mov	r3, r1
 800c2c0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c2d0:	78fa      	ldrb	r2, [r7, #3]
 800c2d2:	4611      	mov	r1, r2
 800c2d4:	4618      	mov	r0, r3
 800c2d6:	f7f8 fd72 	bl	8004dbe <HAL_PCD_EP_Close>
 800c2da:	4603      	mov	r3, r0
 800c2dc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c2de:	7bfb      	ldrb	r3, [r7, #15]
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	f000 f8fd 	bl	800c4e0 <USBD_Get_USB_Status>
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c2ea:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	3710      	adds	r7, #16
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	bd80      	pop	{r7, pc}

0800c2f4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b084      	sub	sp, #16
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
 800c2fc:	460b      	mov	r3, r1
 800c2fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c300:	2300      	movs	r3, #0
 800c302:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c304:	2300      	movs	r3, #0
 800c306:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c30e:	78fa      	ldrb	r2, [r7, #3]
 800c310:	4611      	mov	r1, r2
 800c312:	4618      	mov	r0, r3
 800c314:	f7f8 fe2a 	bl	8004f6c <HAL_PCD_EP_SetStall>
 800c318:	4603      	mov	r3, r0
 800c31a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c31c:	7bfb      	ldrb	r3, [r7, #15]
 800c31e:	4618      	mov	r0, r3
 800c320:	f000 f8de 	bl	800c4e0 <USBD_Get_USB_Status>
 800c324:	4603      	mov	r3, r0
 800c326:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c328:	7bbb      	ldrb	r3, [r7, #14]
}
 800c32a:	4618      	mov	r0, r3
 800c32c:	3710      	adds	r7, #16
 800c32e:	46bd      	mov	sp, r7
 800c330:	bd80      	pop	{r7, pc}

0800c332 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c332:	b580      	push	{r7, lr}
 800c334:	b084      	sub	sp, #16
 800c336:	af00      	add	r7, sp, #0
 800c338:	6078      	str	r0, [r7, #4]
 800c33a:	460b      	mov	r3, r1
 800c33c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c33e:	2300      	movs	r3, #0
 800c340:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c342:	2300      	movs	r3, #0
 800c344:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c34c:	78fa      	ldrb	r2, [r7, #3]
 800c34e:	4611      	mov	r1, r2
 800c350:	4618      	mov	r0, r3
 800c352:	f7f8 fe6e 	bl	8005032 <HAL_PCD_EP_ClrStall>
 800c356:	4603      	mov	r3, r0
 800c358:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c35a:	7bfb      	ldrb	r3, [r7, #15]
 800c35c:	4618      	mov	r0, r3
 800c35e:	f000 f8bf 	bl	800c4e0 <USBD_Get_USB_Status>
 800c362:	4603      	mov	r3, r0
 800c364:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c366:	7bbb      	ldrb	r3, [r7, #14]
}
 800c368:	4618      	mov	r0, r3
 800c36a:	3710      	adds	r7, #16
 800c36c:	46bd      	mov	sp, r7
 800c36e:	bd80      	pop	{r7, pc}

0800c370 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c370:	b480      	push	{r7}
 800c372:	b085      	sub	sp, #20
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
 800c378:	460b      	mov	r3, r1
 800c37a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c382:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c384:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	da0b      	bge.n	800c3a4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c38c:	78fb      	ldrb	r3, [r7, #3]
 800c38e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c392:	68f9      	ldr	r1, [r7, #12]
 800c394:	4613      	mov	r3, r2
 800c396:	00db      	lsls	r3, r3, #3
 800c398:	4413      	add	r3, r2
 800c39a:	009b      	lsls	r3, r3, #2
 800c39c:	440b      	add	r3, r1
 800c39e:	3316      	adds	r3, #22
 800c3a0:	781b      	ldrb	r3, [r3, #0]
 800c3a2:	e00b      	b.n	800c3bc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c3a4:	78fb      	ldrb	r3, [r7, #3]
 800c3a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c3aa:	68f9      	ldr	r1, [r7, #12]
 800c3ac:	4613      	mov	r3, r2
 800c3ae:	00db      	lsls	r3, r3, #3
 800c3b0:	4413      	add	r3, r2
 800c3b2:	009b      	lsls	r3, r3, #2
 800c3b4:	440b      	add	r3, r1
 800c3b6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c3ba:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c3bc:	4618      	mov	r0, r3
 800c3be:	3714      	adds	r7, #20
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3c6:	4770      	bx	lr

0800c3c8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b084      	sub	sp, #16
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
 800c3d0:	460b      	mov	r3, r1
 800c3d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3d8:	2300      	movs	r3, #0
 800c3da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c3e2:	78fa      	ldrb	r2, [r7, #3]
 800c3e4:	4611      	mov	r1, r2
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	f7f8 fc5b 	bl	8004ca2 <HAL_PCD_SetAddress>
 800c3ec:	4603      	mov	r3, r0
 800c3ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c3f0:	7bfb      	ldrb	r3, [r7, #15]
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	f000 f874 	bl	800c4e0 <USBD_Get_USB_Status>
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c3fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800c3fe:	4618      	mov	r0, r3
 800c400:	3710      	adds	r7, #16
 800c402:	46bd      	mov	sp, r7
 800c404:	bd80      	pop	{r7, pc}

0800c406 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c406:	b580      	push	{r7, lr}
 800c408:	b086      	sub	sp, #24
 800c40a:	af00      	add	r7, sp, #0
 800c40c:	60f8      	str	r0, [r7, #12]
 800c40e:	607a      	str	r2, [r7, #4]
 800c410:	603b      	str	r3, [r7, #0]
 800c412:	460b      	mov	r3, r1
 800c414:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c416:	2300      	movs	r3, #0
 800c418:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c41a:	2300      	movs	r3, #0
 800c41c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c424:	7af9      	ldrb	r1, [r7, #11]
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	687a      	ldr	r2, [r7, #4]
 800c42a:	f7f8 fd65 	bl	8004ef8 <HAL_PCD_EP_Transmit>
 800c42e:	4603      	mov	r3, r0
 800c430:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c432:	7dfb      	ldrb	r3, [r7, #23]
 800c434:	4618      	mov	r0, r3
 800c436:	f000 f853 	bl	800c4e0 <USBD_Get_USB_Status>
 800c43a:	4603      	mov	r3, r0
 800c43c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c43e:	7dbb      	ldrb	r3, [r7, #22]
}
 800c440:	4618      	mov	r0, r3
 800c442:	3718      	adds	r7, #24
 800c444:	46bd      	mov	sp, r7
 800c446:	bd80      	pop	{r7, pc}

0800c448 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b086      	sub	sp, #24
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	60f8      	str	r0, [r7, #12]
 800c450:	607a      	str	r2, [r7, #4]
 800c452:	603b      	str	r3, [r7, #0]
 800c454:	460b      	mov	r3, r1
 800c456:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c458:	2300      	movs	r3, #0
 800c45a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c45c:	2300      	movs	r3, #0
 800c45e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c466:	7af9      	ldrb	r1, [r7, #11]
 800c468:	683b      	ldr	r3, [r7, #0]
 800c46a:	687a      	ldr	r2, [r7, #4]
 800c46c:	f7f8 fcf1 	bl	8004e52 <HAL_PCD_EP_Receive>
 800c470:	4603      	mov	r3, r0
 800c472:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c474:	7dfb      	ldrb	r3, [r7, #23]
 800c476:	4618      	mov	r0, r3
 800c478:	f000 f832 	bl	800c4e0 <USBD_Get_USB_Status>
 800c47c:	4603      	mov	r3, r0
 800c47e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c480:	7dbb      	ldrb	r3, [r7, #22]
}
 800c482:	4618      	mov	r0, r3
 800c484:	3718      	adds	r7, #24
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}

0800c48a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c48a:	b580      	push	{r7, lr}
 800c48c:	b082      	sub	sp, #8
 800c48e:	af00      	add	r7, sp, #0
 800c490:	6078      	str	r0, [r7, #4]
 800c492:	460b      	mov	r3, r1
 800c494:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c49c:	78fa      	ldrb	r2, [r7, #3]
 800c49e:	4611      	mov	r1, r2
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	f7f8 fd11 	bl	8004ec8 <HAL_PCD_EP_GetRxCount>
 800c4a6:	4603      	mov	r3, r0
}
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	3708      	adds	r7, #8
 800c4ac:	46bd      	mov	sp, r7
 800c4ae:	bd80      	pop	{r7, pc}

0800c4b0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c4b0:	b480      	push	{r7}
 800c4b2:	b083      	sub	sp, #12
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c4b8:	4b03      	ldr	r3, [pc, #12]	@ (800c4c8 <USBD_static_malloc+0x18>)
}
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	370c      	adds	r7, #12
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c4:	4770      	bx	lr
 800c4c6:	bf00      	nop
 800c4c8:	20006834 	.word	0x20006834

0800c4cc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c4cc:	b480      	push	{r7}
 800c4ce:	b083      	sub	sp, #12
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	6078      	str	r0, [r7, #4]

}
 800c4d4:	bf00      	nop
 800c4d6:	370c      	adds	r7, #12
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4de:	4770      	bx	lr

0800c4e0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c4e0:	b480      	push	{r7}
 800c4e2:	b085      	sub	sp, #20
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c4ee:	79fb      	ldrb	r3, [r7, #7]
 800c4f0:	2b03      	cmp	r3, #3
 800c4f2:	d817      	bhi.n	800c524 <USBD_Get_USB_Status+0x44>
 800c4f4:	a201      	add	r2, pc, #4	@ (adr r2, 800c4fc <USBD_Get_USB_Status+0x1c>)
 800c4f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4fa:	bf00      	nop
 800c4fc:	0800c50d 	.word	0x0800c50d
 800c500:	0800c513 	.word	0x0800c513
 800c504:	0800c519 	.word	0x0800c519
 800c508:	0800c51f 	.word	0x0800c51f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c50c:	2300      	movs	r3, #0
 800c50e:	73fb      	strb	r3, [r7, #15]
    break;
 800c510:	e00b      	b.n	800c52a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c512:	2303      	movs	r3, #3
 800c514:	73fb      	strb	r3, [r7, #15]
    break;
 800c516:	e008      	b.n	800c52a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c518:	2301      	movs	r3, #1
 800c51a:	73fb      	strb	r3, [r7, #15]
    break;
 800c51c:	e005      	b.n	800c52a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c51e:	2303      	movs	r3, #3
 800c520:	73fb      	strb	r3, [r7, #15]
    break;
 800c522:	e002      	b.n	800c52a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c524:	2303      	movs	r3, #3
 800c526:	73fb      	strb	r3, [r7, #15]
    break;
 800c528:	bf00      	nop
  }
  return usb_status;
 800c52a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3714      	adds	r7, #20
 800c530:	46bd      	mov	sp, r7
 800c532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c536:	4770      	bx	lr

0800c538 <__cvt>:
 800c538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c53c:	ec57 6b10 	vmov	r6, r7, d0
 800c540:	2f00      	cmp	r7, #0
 800c542:	460c      	mov	r4, r1
 800c544:	4619      	mov	r1, r3
 800c546:	463b      	mov	r3, r7
 800c548:	bfbb      	ittet	lt
 800c54a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c54e:	461f      	movlt	r7, r3
 800c550:	2300      	movge	r3, #0
 800c552:	232d      	movlt	r3, #45	@ 0x2d
 800c554:	700b      	strb	r3, [r1, #0]
 800c556:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c558:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c55c:	4691      	mov	r9, r2
 800c55e:	f023 0820 	bic.w	r8, r3, #32
 800c562:	bfbc      	itt	lt
 800c564:	4632      	movlt	r2, r6
 800c566:	4616      	movlt	r6, r2
 800c568:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c56c:	d005      	beq.n	800c57a <__cvt+0x42>
 800c56e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c572:	d100      	bne.n	800c576 <__cvt+0x3e>
 800c574:	3401      	adds	r4, #1
 800c576:	2102      	movs	r1, #2
 800c578:	e000      	b.n	800c57c <__cvt+0x44>
 800c57a:	2103      	movs	r1, #3
 800c57c:	ab03      	add	r3, sp, #12
 800c57e:	9301      	str	r3, [sp, #4]
 800c580:	ab02      	add	r3, sp, #8
 800c582:	9300      	str	r3, [sp, #0]
 800c584:	ec47 6b10 	vmov	d0, r6, r7
 800c588:	4653      	mov	r3, sl
 800c58a:	4622      	mov	r2, r4
 800c58c:	f001 f884 	bl	800d698 <_dtoa_r>
 800c590:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c594:	4605      	mov	r5, r0
 800c596:	d119      	bne.n	800c5cc <__cvt+0x94>
 800c598:	f019 0f01 	tst.w	r9, #1
 800c59c:	d00e      	beq.n	800c5bc <__cvt+0x84>
 800c59e:	eb00 0904 	add.w	r9, r0, r4
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	2300      	movs	r3, #0
 800c5a6:	4630      	mov	r0, r6
 800c5a8:	4639      	mov	r1, r7
 800c5aa:	f7f4 fa95 	bl	8000ad8 <__aeabi_dcmpeq>
 800c5ae:	b108      	cbz	r0, 800c5b4 <__cvt+0x7c>
 800c5b0:	f8cd 900c 	str.w	r9, [sp, #12]
 800c5b4:	2230      	movs	r2, #48	@ 0x30
 800c5b6:	9b03      	ldr	r3, [sp, #12]
 800c5b8:	454b      	cmp	r3, r9
 800c5ba:	d31e      	bcc.n	800c5fa <__cvt+0xc2>
 800c5bc:	9b03      	ldr	r3, [sp, #12]
 800c5be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c5c0:	1b5b      	subs	r3, r3, r5
 800c5c2:	4628      	mov	r0, r5
 800c5c4:	6013      	str	r3, [r2, #0]
 800c5c6:	b004      	add	sp, #16
 800c5c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c5d0:	eb00 0904 	add.w	r9, r0, r4
 800c5d4:	d1e5      	bne.n	800c5a2 <__cvt+0x6a>
 800c5d6:	7803      	ldrb	r3, [r0, #0]
 800c5d8:	2b30      	cmp	r3, #48	@ 0x30
 800c5da:	d10a      	bne.n	800c5f2 <__cvt+0xba>
 800c5dc:	2200      	movs	r2, #0
 800c5de:	2300      	movs	r3, #0
 800c5e0:	4630      	mov	r0, r6
 800c5e2:	4639      	mov	r1, r7
 800c5e4:	f7f4 fa78 	bl	8000ad8 <__aeabi_dcmpeq>
 800c5e8:	b918      	cbnz	r0, 800c5f2 <__cvt+0xba>
 800c5ea:	f1c4 0401 	rsb	r4, r4, #1
 800c5ee:	f8ca 4000 	str.w	r4, [sl]
 800c5f2:	f8da 3000 	ldr.w	r3, [sl]
 800c5f6:	4499      	add	r9, r3
 800c5f8:	e7d3      	b.n	800c5a2 <__cvt+0x6a>
 800c5fa:	1c59      	adds	r1, r3, #1
 800c5fc:	9103      	str	r1, [sp, #12]
 800c5fe:	701a      	strb	r2, [r3, #0]
 800c600:	e7d9      	b.n	800c5b6 <__cvt+0x7e>

0800c602 <__exponent>:
 800c602:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c604:	2900      	cmp	r1, #0
 800c606:	bfba      	itte	lt
 800c608:	4249      	neglt	r1, r1
 800c60a:	232d      	movlt	r3, #45	@ 0x2d
 800c60c:	232b      	movge	r3, #43	@ 0x2b
 800c60e:	2909      	cmp	r1, #9
 800c610:	7002      	strb	r2, [r0, #0]
 800c612:	7043      	strb	r3, [r0, #1]
 800c614:	dd29      	ble.n	800c66a <__exponent+0x68>
 800c616:	f10d 0307 	add.w	r3, sp, #7
 800c61a:	461d      	mov	r5, r3
 800c61c:	270a      	movs	r7, #10
 800c61e:	461a      	mov	r2, r3
 800c620:	fbb1 f6f7 	udiv	r6, r1, r7
 800c624:	fb07 1416 	mls	r4, r7, r6, r1
 800c628:	3430      	adds	r4, #48	@ 0x30
 800c62a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c62e:	460c      	mov	r4, r1
 800c630:	2c63      	cmp	r4, #99	@ 0x63
 800c632:	f103 33ff 	add.w	r3, r3, #4294967295
 800c636:	4631      	mov	r1, r6
 800c638:	dcf1      	bgt.n	800c61e <__exponent+0x1c>
 800c63a:	3130      	adds	r1, #48	@ 0x30
 800c63c:	1e94      	subs	r4, r2, #2
 800c63e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c642:	1c41      	adds	r1, r0, #1
 800c644:	4623      	mov	r3, r4
 800c646:	42ab      	cmp	r3, r5
 800c648:	d30a      	bcc.n	800c660 <__exponent+0x5e>
 800c64a:	f10d 0309 	add.w	r3, sp, #9
 800c64e:	1a9b      	subs	r3, r3, r2
 800c650:	42ac      	cmp	r4, r5
 800c652:	bf88      	it	hi
 800c654:	2300      	movhi	r3, #0
 800c656:	3302      	adds	r3, #2
 800c658:	4403      	add	r3, r0
 800c65a:	1a18      	subs	r0, r3, r0
 800c65c:	b003      	add	sp, #12
 800c65e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c660:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c664:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c668:	e7ed      	b.n	800c646 <__exponent+0x44>
 800c66a:	2330      	movs	r3, #48	@ 0x30
 800c66c:	3130      	adds	r1, #48	@ 0x30
 800c66e:	7083      	strb	r3, [r0, #2]
 800c670:	70c1      	strb	r1, [r0, #3]
 800c672:	1d03      	adds	r3, r0, #4
 800c674:	e7f1      	b.n	800c65a <__exponent+0x58>
	...

0800c678 <_printf_float>:
 800c678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c67c:	b08d      	sub	sp, #52	@ 0x34
 800c67e:	460c      	mov	r4, r1
 800c680:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c684:	4616      	mov	r6, r2
 800c686:	461f      	mov	r7, r3
 800c688:	4605      	mov	r5, r0
 800c68a:	f000 feef 	bl	800d46c <_localeconv_r>
 800c68e:	6803      	ldr	r3, [r0, #0]
 800c690:	9304      	str	r3, [sp, #16]
 800c692:	4618      	mov	r0, r3
 800c694:	f7f3 fdf4 	bl	8000280 <strlen>
 800c698:	2300      	movs	r3, #0
 800c69a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c69c:	f8d8 3000 	ldr.w	r3, [r8]
 800c6a0:	9005      	str	r0, [sp, #20]
 800c6a2:	3307      	adds	r3, #7
 800c6a4:	f023 0307 	bic.w	r3, r3, #7
 800c6a8:	f103 0208 	add.w	r2, r3, #8
 800c6ac:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c6b0:	f8d4 b000 	ldr.w	fp, [r4]
 800c6b4:	f8c8 2000 	str.w	r2, [r8]
 800c6b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c6bc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c6c0:	9307      	str	r3, [sp, #28]
 800c6c2:	f8cd 8018 	str.w	r8, [sp, #24]
 800c6c6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c6ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c6ce:	4b9c      	ldr	r3, [pc, #624]	@ (800c940 <_printf_float+0x2c8>)
 800c6d0:	f04f 32ff 	mov.w	r2, #4294967295
 800c6d4:	f7f4 fa32 	bl	8000b3c <__aeabi_dcmpun>
 800c6d8:	bb70      	cbnz	r0, 800c738 <_printf_float+0xc0>
 800c6da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c6de:	4b98      	ldr	r3, [pc, #608]	@ (800c940 <_printf_float+0x2c8>)
 800c6e0:	f04f 32ff 	mov.w	r2, #4294967295
 800c6e4:	f7f4 fa0c 	bl	8000b00 <__aeabi_dcmple>
 800c6e8:	bb30      	cbnz	r0, 800c738 <_printf_float+0xc0>
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	4640      	mov	r0, r8
 800c6f0:	4649      	mov	r1, r9
 800c6f2:	f7f4 f9fb 	bl	8000aec <__aeabi_dcmplt>
 800c6f6:	b110      	cbz	r0, 800c6fe <_printf_float+0x86>
 800c6f8:	232d      	movs	r3, #45	@ 0x2d
 800c6fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c6fe:	4a91      	ldr	r2, [pc, #580]	@ (800c944 <_printf_float+0x2cc>)
 800c700:	4b91      	ldr	r3, [pc, #580]	@ (800c948 <_printf_float+0x2d0>)
 800c702:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c706:	bf94      	ite	ls
 800c708:	4690      	movls	r8, r2
 800c70a:	4698      	movhi	r8, r3
 800c70c:	2303      	movs	r3, #3
 800c70e:	6123      	str	r3, [r4, #16]
 800c710:	f02b 0304 	bic.w	r3, fp, #4
 800c714:	6023      	str	r3, [r4, #0]
 800c716:	f04f 0900 	mov.w	r9, #0
 800c71a:	9700      	str	r7, [sp, #0]
 800c71c:	4633      	mov	r3, r6
 800c71e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c720:	4621      	mov	r1, r4
 800c722:	4628      	mov	r0, r5
 800c724:	f000 f9d2 	bl	800cacc <_printf_common>
 800c728:	3001      	adds	r0, #1
 800c72a:	f040 808d 	bne.w	800c848 <_printf_float+0x1d0>
 800c72e:	f04f 30ff 	mov.w	r0, #4294967295
 800c732:	b00d      	add	sp, #52	@ 0x34
 800c734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c738:	4642      	mov	r2, r8
 800c73a:	464b      	mov	r3, r9
 800c73c:	4640      	mov	r0, r8
 800c73e:	4649      	mov	r1, r9
 800c740:	f7f4 f9fc 	bl	8000b3c <__aeabi_dcmpun>
 800c744:	b140      	cbz	r0, 800c758 <_printf_float+0xe0>
 800c746:	464b      	mov	r3, r9
 800c748:	2b00      	cmp	r3, #0
 800c74a:	bfbc      	itt	lt
 800c74c:	232d      	movlt	r3, #45	@ 0x2d
 800c74e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c752:	4a7e      	ldr	r2, [pc, #504]	@ (800c94c <_printf_float+0x2d4>)
 800c754:	4b7e      	ldr	r3, [pc, #504]	@ (800c950 <_printf_float+0x2d8>)
 800c756:	e7d4      	b.n	800c702 <_printf_float+0x8a>
 800c758:	6863      	ldr	r3, [r4, #4]
 800c75a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c75e:	9206      	str	r2, [sp, #24]
 800c760:	1c5a      	adds	r2, r3, #1
 800c762:	d13b      	bne.n	800c7dc <_printf_float+0x164>
 800c764:	2306      	movs	r3, #6
 800c766:	6063      	str	r3, [r4, #4]
 800c768:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c76c:	2300      	movs	r3, #0
 800c76e:	6022      	str	r2, [r4, #0]
 800c770:	9303      	str	r3, [sp, #12]
 800c772:	ab0a      	add	r3, sp, #40	@ 0x28
 800c774:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c778:	ab09      	add	r3, sp, #36	@ 0x24
 800c77a:	9300      	str	r3, [sp, #0]
 800c77c:	6861      	ldr	r1, [r4, #4]
 800c77e:	ec49 8b10 	vmov	d0, r8, r9
 800c782:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c786:	4628      	mov	r0, r5
 800c788:	f7ff fed6 	bl	800c538 <__cvt>
 800c78c:	9b06      	ldr	r3, [sp, #24]
 800c78e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c790:	2b47      	cmp	r3, #71	@ 0x47
 800c792:	4680      	mov	r8, r0
 800c794:	d129      	bne.n	800c7ea <_printf_float+0x172>
 800c796:	1cc8      	adds	r0, r1, #3
 800c798:	db02      	blt.n	800c7a0 <_printf_float+0x128>
 800c79a:	6863      	ldr	r3, [r4, #4]
 800c79c:	4299      	cmp	r1, r3
 800c79e:	dd41      	ble.n	800c824 <_printf_float+0x1ac>
 800c7a0:	f1aa 0a02 	sub.w	sl, sl, #2
 800c7a4:	fa5f fa8a 	uxtb.w	sl, sl
 800c7a8:	3901      	subs	r1, #1
 800c7aa:	4652      	mov	r2, sl
 800c7ac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c7b0:	9109      	str	r1, [sp, #36]	@ 0x24
 800c7b2:	f7ff ff26 	bl	800c602 <__exponent>
 800c7b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c7b8:	1813      	adds	r3, r2, r0
 800c7ba:	2a01      	cmp	r2, #1
 800c7bc:	4681      	mov	r9, r0
 800c7be:	6123      	str	r3, [r4, #16]
 800c7c0:	dc02      	bgt.n	800c7c8 <_printf_float+0x150>
 800c7c2:	6822      	ldr	r2, [r4, #0]
 800c7c4:	07d2      	lsls	r2, r2, #31
 800c7c6:	d501      	bpl.n	800c7cc <_printf_float+0x154>
 800c7c8:	3301      	adds	r3, #1
 800c7ca:	6123      	str	r3, [r4, #16]
 800c7cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d0a2      	beq.n	800c71a <_printf_float+0xa2>
 800c7d4:	232d      	movs	r3, #45	@ 0x2d
 800c7d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c7da:	e79e      	b.n	800c71a <_printf_float+0xa2>
 800c7dc:	9a06      	ldr	r2, [sp, #24]
 800c7de:	2a47      	cmp	r2, #71	@ 0x47
 800c7e0:	d1c2      	bne.n	800c768 <_printf_float+0xf0>
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d1c0      	bne.n	800c768 <_printf_float+0xf0>
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	e7bd      	b.n	800c766 <_printf_float+0xee>
 800c7ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c7ee:	d9db      	bls.n	800c7a8 <_printf_float+0x130>
 800c7f0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c7f4:	d118      	bne.n	800c828 <_printf_float+0x1b0>
 800c7f6:	2900      	cmp	r1, #0
 800c7f8:	6863      	ldr	r3, [r4, #4]
 800c7fa:	dd0b      	ble.n	800c814 <_printf_float+0x19c>
 800c7fc:	6121      	str	r1, [r4, #16]
 800c7fe:	b913      	cbnz	r3, 800c806 <_printf_float+0x18e>
 800c800:	6822      	ldr	r2, [r4, #0]
 800c802:	07d0      	lsls	r0, r2, #31
 800c804:	d502      	bpl.n	800c80c <_printf_float+0x194>
 800c806:	3301      	adds	r3, #1
 800c808:	440b      	add	r3, r1
 800c80a:	6123      	str	r3, [r4, #16]
 800c80c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c80e:	f04f 0900 	mov.w	r9, #0
 800c812:	e7db      	b.n	800c7cc <_printf_float+0x154>
 800c814:	b913      	cbnz	r3, 800c81c <_printf_float+0x1a4>
 800c816:	6822      	ldr	r2, [r4, #0]
 800c818:	07d2      	lsls	r2, r2, #31
 800c81a:	d501      	bpl.n	800c820 <_printf_float+0x1a8>
 800c81c:	3302      	adds	r3, #2
 800c81e:	e7f4      	b.n	800c80a <_printf_float+0x192>
 800c820:	2301      	movs	r3, #1
 800c822:	e7f2      	b.n	800c80a <_printf_float+0x192>
 800c824:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c828:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c82a:	4299      	cmp	r1, r3
 800c82c:	db05      	blt.n	800c83a <_printf_float+0x1c2>
 800c82e:	6823      	ldr	r3, [r4, #0]
 800c830:	6121      	str	r1, [r4, #16]
 800c832:	07d8      	lsls	r0, r3, #31
 800c834:	d5ea      	bpl.n	800c80c <_printf_float+0x194>
 800c836:	1c4b      	adds	r3, r1, #1
 800c838:	e7e7      	b.n	800c80a <_printf_float+0x192>
 800c83a:	2900      	cmp	r1, #0
 800c83c:	bfd4      	ite	le
 800c83e:	f1c1 0202 	rsble	r2, r1, #2
 800c842:	2201      	movgt	r2, #1
 800c844:	4413      	add	r3, r2
 800c846:	e7e0      	b.n	800c80a <_printf_float+0x192>
 800c848:	6823      	ldr	r3, [r4, #0]
 800c84a:	055a      	lsls	r2, r3, #21
 800c84c:	d407      	bmi.n	800c85e <_printf_float+0x1e6>
 800c84e:	6923      	ldr	r3, [r4, #16]
 800c850:	4642      	mov	r2, r8
 800c852:	4631      	mov	r1, r6
 800c854:	4628      	mov	r0, r5
 800c856:	47b8      	blx	r7
 800c858:	3001      	adds	r0, #1
 800c85a:	d12b      	bne.n	800c8b4 <_printf_float+0x23c>
 800c85c:	e767      	b.n	800c72e <_printf_float+0xb6>
 800c85e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c862:	f240 80dd 	bls.w	800ca20 <_printf_float+0x3a8>
 800c866:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c86a:	2200      	movs	r2, #0
 800c86c:	2300      	movs	r3, #0
 800c86e:	f7f4 f933 	bl	8000ad8 <__aeabi_dcmpeq>
 800c872:	2800      	cmp	r0, #0
 800c874:	d033      	beq.n	800c8de <_printf_float+0x266>
 800c876:	4a37      	ldr	r2, [pc, #220]	@ (800c954 <_printf_float+0x2dc>)
 800c878:	2301      	movs	r3, #1
 800c87a:	4631      	mov	r1, r6
 800c87c:	4628      	mov	r0, r5
 800c87e:	47b8      	blx	r7
 800c880:	3001      	adds	r0, #1
 800c882:	f43f af54 	beq.w	800c72e <_printf_float+0xb6>
 800c886:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c88a:	4543      	cmp	r3, r8
 800c88c:	db02      	blt.n	800c894 <_printf_float+0x21c>
 800c88e:	6823      	ldr	r3, [r4, #0]
 800c890:	07d8      	lsls	r0, r3, #31
 800c892:	d50f      	bpl.n	800c8b4 <_printf_float+0x23c>
 800c894:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c898:	4631      	mov	r1, r6
 800c89a:	4628      	mov	r0, r5
 800c89c:	47b8      	blx	r7
 800c89e:	3001      	adds	r0, #1
 800c8a0:	f43f af45 	beq.w	800c72e <_printf_float+0xb6>
 800c8a4:	f04f 0900 	mov.w	r9, #0
 800c8a8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c8ac:	f104 0a1a 	add.w	sl, r4, #26
 800c8b0:	45c8      	cmp	r8, r9
 800c8b2:	dc09      	bgt.n	800c8c8 <_printf_float+0x250>
 800c8b4:	6823      	ldr	r3, [r4, #0]
 800c8b6:	079b      	lsls	r3, r3, #30
 800c8b8:	f100 8103 	bmi.w	800cac2 <_printf_float+0x44a>
 800c8bc:	68e0      	ldr	r0, [r4, #12]
 800c8be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c8c0:	4298      	cmp	r0, r3
 800c8c2:	bfb8      	it	lt
 800c8c4:	4618      	movlt	r0, r3
 800c8c6:	e734      	b.n	800c732 <_printf_float+0xba>
 800c8c8:	2301      	movs	r3, #1
 800c8ca:	4652      	mov	r2, sl
 800c8cc:	4631      	mov	r1, r6
 800c8ce:	4628      	mov	r0, r5
 800c8d0:	47b8      	blx	r7
 800c8d2:	3001      	adds	r0, #1
 800c8d4:	f43f af2b 	beq.w	800c72e <_printf_float+0xb6>
 800c8d8:	f109 0901 	add.w	r9, r9, #1
 800c8dc:	e7e8      	b.n	800c8b0 <_printf_float+0x238>
 800c8de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	dc39      	bgt.n	800c958 <_printf_float+0x2e0>
 800c8e4:	4a1b      	ldr	r2, [pc, #108]	@ (800c954 <_printf_float+0x2dc>)
 800c8e6:	2301      	movs	r3, #1
 800c8e8:	4631      	mov	r1, r6
 800c8ea:	4628      	mov	r0, r5
 800c8ec:	47b8      	blx	r7
 800c8ee:	3001      	adds	r0, #1
 800c8f0:	f43f af1d 	beq.w	800c72e <_printf_float+0xb6>
 800c8f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c8f8:	ea59 0303 	orrs.w	r3, r9, r3
 800c8fc:	d102      	bne.n	800c904 <_printf_float+0x28c>
 800c8fe:	6823      	ldr	r3, [r4, #0]
 800c900:	07d9      	lsls	r1, r3, #31
 800c902:	d5d7      	bpl.n	800c8b4 <_printf_float+0x23c>
 800c904:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c908:	4631      	mov	r1, r6
 800c90a:	4628      	mov	r0, r5
 800c90c:	47b8      	blx	r7
 800c90e:	3001      	adds	r0, #1
 800c910:	f43f af0d 	beq.w	800c72e <_printf_float+0xb6>
 800c914:	f04f 0a00 	mov.w	sl, #0
 800c918:	f104 0b1a 	add.w	fp, r4, #26
 800c91c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c91e:	425b      	negs	r3, r3
 800c920:	4553      	cmp	r3, sl
 800c922:	dc01      	bgt.n	800c928 <_printf_float+0x2b0>
 800c924:	464b      	mov	r3, r9
 800c926:	e793      	b.n	800c850 <_printf_float+0x1d8>
 800c928:	2301      	movs	r3, #1
 800c92a:	465a      	mov	r2, fp
 800c92c:	4631      	mov	r1, r6
 800c92e:	4628      	mov	r0, r5
 800c930:	47b8      	blx	r7
 800c932:	3001      	adds	r0, #1
 800c934:	f43f aefb 	beq.w	800c72e <_printf_float+0xb6>
 800c938:	f10a 0a01 	add.w	sl, sl, #1
 800c93c:	e7ee      	b.n	800c91c <_printf_float+0x2a4>
 800c93e:	bf00      	nop
 800c940:	7fefffff 	.word	0x7fefffff
 800c944:	08010e48 	.word	0x08010e48
 800c948:	08010e4c 	.word	0x08010e4c
 800c94c:	08010e50 	.word	0x08010e50
 800c950:	08010e54 	.word	0x08010e54
 800c954:	08010e58 	.word	0x08010e58
 800c958:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c95a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c95e:	4553      	cmp	r3, sl
 800c960:	bfa8      	it	ge
 800c962:	4653      	movge	r3, sl
 800c964:	2b00      	cmp	r3, #0
 800c966:	4699      	mov	r9, r3
 800c968:	dc36      	bgt.n	800c9d8 <_printf_float+0x360>
 800c96a:	f04f 0b00 	mov.w	fp, #0
 800c96e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c972:	f104 021a 	add.w	r2, r4, #26
 800c976:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c978:	9306      	str	r3, [sp, #24]
 800c97a:	eba3 0309 	sub.w	r3, r3, r9
 800c97e:	455b      	cmp	r3, fp
 800c980:	dc31      	bgt.n	800c9e6 <_printf_float+0x36e>
 800c982:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c984:	459a      	cmp	sl, r3
 800c986:	dc3a      	bgt.n	800c9fe <_printf_float+0x386>
 800c988:	6823      	ldr	r3, [r4, #0]
 800c98a:	07da      	lsls	r2, r3, #31
 800c98c:	d437      	bmi.n	800c9fe <_printf_float+0x386>
 800c98e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c990:	ebaa 0903 	sub.w	r9, sl, r3
 800c994:	9b06      	ldr	r3, [sp, #24]
 800c996:	ebaa 0303 	sub.w	r3, sl, r3
 800c99a:	4599      	cmp	r9, r3
 800c99c:	bfa8      	it	ge
 800c99e:	4699      	movge	r9, r3
 800c9a0:	f1b9 0f00 	cmp.w	r9, #0
 800c9a4:	dc33      	bgt.n	800ca0e <_printf_float+0x396>
 800c9a6:	f04f 0800 	mov.w	r8, #0
 800c9aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c9ae:	f104 0b1a 	add.w	fp, r4, #26
 800c9b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9b4:	ebaa 0303 	sub.w	r3, sl, r3
 800c9b8:	eba3 0309 	sub.w	r3, r3, r9
 800c9bc:	4543      	cmp	r3, r8
 800c9be:	f77f af79 	ble.w	800c8b4 <_printf_float+0x23c>
 800c9c2:	2301      	movs	r3, #1
 800c9c4:	465a      	mov	r2, fp
 800c9c6:	4631      	mov	r1, r6
 800c9c8:	4628      	mov	r0, r5
 800c9ca:	47b8      	blx	r7
 800c9cc:	3001      	adds	r0, #1
 800c9ce:	f43f aeae 	beq.w	800c72e <_printf_float+0xb6>
 800c9d2:	f108 0801 	add.w	r8, r8, #1
 800c9d6:	e7ec      	b.n	800c9b2 <_printf_float+0x33a>
 800c9d8:	4642      	mov	r2, r8
 800c9da:	4631      	mov	r1, r6
 800c9dc:	4628      	mov	r0, r5
 800c9de:	47b8      	blx	r7
 800c9e0:	3001      	adds	r0, #1
 800c9e2:	d1c2      	bne.n	800c96a <_printf_float+0x2f2>
 800c9e4:	e6a3      	b.n	800c72e <_printf_float+0xb6>
 800c9e6:	2301      	movs	r3, #1
 800c9e8:	4631      	mov	r1, r6
 800c9ea:	4628      	mov	r0, r5
 800c9ec:	9206      	str	r2, [sp, #24]
 800c9ee:	47b8      	blx	r7
 800c9f0:	3001      	adds	r0, #1
 800c9f2:	f43f ae9c 	beq.w	800c72e <_printf_float+0xb6>
 800c9f6:	9a06      	ldr	r2, [sp, #24]
 800c9f8:	f10b 0b01 	add.w	fp, fp, #1
 800c9fc:	e7bb      	b.n	800c976 <_printf_float+0x2fe>
 800c9fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca02:	4631      	mov	r1, r6
 800ca04:	4628      	mov	r0, r5
 800ca06:	47b8      	blx	r7
 800ca08:	3001      	adds	r0, #1
 800ca0a:	d1c0      	bne.n	800c98e <_printf_float+0x316>
 800ca0c:	e68f      	b.n	800c72e <_printf_float+0xb6>
 800ca0e:	9a06      	ldr	r2, [sp, #24]
 800ca10:	464b      	mov	r3, r9
 800ca12:	4442      	add	r2, r8
 800ca14:	4631      	mov	r1, r6
 800ca16:	4628      	mov	r0, r5
 800ca18:	47b8      	blx	r7
 800ca1a:	3001      	adds	r0, #1
 800ca1c:	d1c3      	bne.n	800c9a6 <_printf_float+0x32e>
 800ca1e:	e686      	b.n	800c72e <_printf_float+0xb6>
 800ca20:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ca24:	f1ba 0f01 	cmp.w	sl, #1
 800ca28:	dc01      	bgt.n	800ca2e <_printf_float+0x3b6>
 800ca2a:	07db      	lsls	r3, r3, #31
 800ca2c:	d536      	bpl.n	800ca9c <_printf_float+0x424>
 800ca2e:	2301      	movs	r3, #1
 800ca30:	4642      	mov	r2, r8
 800ca32:	4631      	mov	r1, r6
 800ca34:	4628      	mov	r0, r5
 800ca36:	47b8      	blx	r7
 800ca38:	3001      	adds	r0, #1
 800ca3a:	f43f ae78 	beq.w	800c72e <_printf_float+0xb6>
 800ca3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca42:	4631      	mov	r1, r6
 800ca44:	4628      	mov	r0, r5
 800ca46:	47b8      	blx	r7
 800ca48:	3001      	adds	r0, #1
 800ca4a:	f43f ae70 	beq.w	800c72e <_printf_float+0xb6>
 800ca4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ca52:	2200      	movs	r2, #0
 800ca54:	2300      	movs	r3, #0
 800ca56:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ca5a:	f7f4 f83d 	bl	8000ad8 <__aeabi_dcmpeq>
 800ca5e:	b9c0      	cbnz	r0, 800ca92 <_printf_float+0x41a>
 800ca60:	4653      	mov	r3, sl
 800ca62:	f108 0201 	add.w	r2, r8, #1
 800ca66:	4631      	mov	r1, r6
 800ca68:	4628      	mov	r0, r5
 800ca6a:	47b8      	blx	r7
 800ca6c:	3001      	adds	r0, #1
 800ca6e:	d10c      	bne.n	800ca8a <_printf_float+0x412>
 800ca70:	e65d      	b.n	800c72e <_printf_float+0xb6>
 800ca72:	2301      	movs	r3, #1
 800ca74:	465a      	mov	r2, fp
 800ca76:	4631      	mov	r1, r6
 800ca78:	4628      	mov	r0, r5
 800ca7a:	47b8      	blx	r7
 800ca7c:	3001      	adds	r0, #1
 800ca7e:	f43f ae56 	beq.w	800c72e <_printf_float+0xb6>
 800ca82:	f108 0801 	add.w	r8, r8, #1
 800ca86:	45d0      	cmp	r8, sl
 800ca88:	dbf3      	blt.n	800ca72 <_printf_float+0x3fa>
 800ca8a:	464b      	mov	r3, r9
 800ca8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ca90:	e6df      	b.n	800c852 <_printf_float+0x1da>
 800ca92:	f04f 0800 	mov.w	r8, #0
 800ca96:	f104 0b1a 	add.w	fp, r4, #26
 800ca9a:	e7f4      	b.n	800ca86 <_printf_float+0x40e>
 800ca9c:	2301      	movs	r3, #1
 800ca9e:	4642      	mov	r2, r8
 800caa0:	e7e1      	b.n	800ca66 <_printf_float+0x3ee>
 800caa2:	2301      	movs	r3, #1
 800caa4:	464a      	mov	r2, r9
 800caa6:	4631      	mov	r1, r6
 800caa8:	4628      	mov	r0, r5
 800caaa:	47b8      	blx	r7
 800caac:	3001      	adds	r0, #1
 800caae:	f43f ae3e 	beq.w	800c72e <_printf_float+0xb6>
 800cab2:	f108 0801 	add.w	r8, r8, #1
 800cab6:	68e3      	ldr	r3, [r4, #12]
 800cab8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800caba:	1a5b      	subs	r3, r3, r1
 800cabc:	4543      	cmp	r3, r8
 800cabe:	dcf0      	bgt.n	800caa2 <_printf_float+0x42a>
 800cac0:	e6fc      	b.n	800c8bc <_printf_float+0x244>
 800cac2:	f04f 0800 	mov.w	r8, #0
 800cac6:	f104 0919 	add.w	r9, r4, #25
 800caca:	e7f4      	b.n	800cab6 <_printf_float+0x43e>

0800cacc <_printf_common>:
 800cacc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cad0:	4616      	mov	r6, r2
 800cad2:	4698      	mov	r8, r3
 800cad4:	688a      	ldr	r2, [r1, #8]
 800cad6:	690b      	ldr	r3, [r1, #16]
 800cad8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cadc:	4293      	cmp	r3, r2
 800cade:	bfb8      	it	lt
 800cae0:	4613      	movlt	r3, r2
 800cae2:	6033      	str	r3, [r6, #0]
 800cae4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cae8:	4607      	mov	r7, r0
 800caea:	460c      	mov	r4, r1
 800caec:	b10a      	cbz	r2, 800caf2 <_printf_common+0x26>
 800caee:	3301      	adds	r3, #1
 800caf0:	6033      	str	r3, [r6, #0]
 800caf2:	6823      	ldr	r3, [r4, #0]
 800caf4:	0699      	lsls	r1, r3, #26
 800caf6:	bf42      	ittt	mi
 800caf8:	6833      	ldrmi	r3, [r6, #0]
 800cafa:	3302      	addmi	r3, #2
 800cafc:	6033      	strmi	r3, [r6, #0]
 800cafe:	6825      	ldr	r5, [r4, #0]
 800cb00:	f015 0506 	ands.w	r5, r5, #6
 800cb04:	d106      	bne.n	800cb14 <_printf_common+0x48>
 800cb06:	f104 0a19 	add.w	sl, r4, #25
 800cb0a:	68e3      	ldr	r3, [r4, #12]
 800cb0c:	6832      	ldr	r2, [r6, #0]
 800cb0e:	1a9b      	subs	r3, r3, r2
 800cb10:	42ab      	cmp	r3, r5
 800cb12:	dc26      	bgt.n	800cb62 <_printf_common+0x96>
 800cb14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cb18:	6822      	ldr	r2, [r4, #0]
 800cb1a:	3b00      	subs	r3, #0
 800cb1c:	bf18      	it	ne
 800cb1e:	2301      	movne	r3, #1
 800cb20:	0692      	lsls	r2, r2, #26
 800cb22:	d42b      	bmi.n	800cb7c <_printf_common+0xb0>
 800cb24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cb28:	4641      	mov	r1, r8
 800cb2a:	4638      	mov	r0, r7
 800cb2c:	47c8      	blx	r9
 800cb2e:	3001      	adds	r0, #1
 800cb30:	d01e      	beq.n	800cb70 <_printf_common+0xa4>
 800cb32:	6823      	ldr	r3, [r4, #0]
 800cb34:	6922      	ldr	r2, [r4, #16]
 800cb36:	f003 0306 	and.w	r3, r3, #6
 800cb3a:	2b04      	cmp	r3, #4
 800cb3c:	bf02      	ittt	eq
 800cb3e:	68e5      	ldreq	r5, [r4, #12]
 800cb40:	6833      	ldreq	r3, [r6, #0]
 800cb42:	1aed      	subeq	r5, r5, r3
 800cb44:	68a3      	ldr	r3, [r4, #8]
 800cb46:	bf0c      	ite	eq
 800cb48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cb4c:	2500      	movne	r5, #0
 800cb4e:	4293      	cmp	r3, r2
 800cb50:	bfc4      	itt	gt
 800cb52:	1a9b      	subgt	r3, r3, r2
 800cb54:	18ed      	addgt	r5, r5, r3
 800cb56:	2600      	movs	r6, #0
 800cb58:	341a      	adds	r4, #26
 800cb5a:	42b5      	cmp	r5, r6
 800cb5c:	d11a      	bne.n	800cb94 <_printf_common+0xc8>
 800cb5e:	2000      	movs	r0, #0
 800cb60:	e008      	b.n	800cb74 <_printf_common+0xa8>
 800cb62:	2301      	movs	r3, #1
 800cb64:	4652      	mov	r2, sl
 800cb66:	4641      	mov	r1, r8
 800cb68:	4638      	mov	r0, r7
 800cb6a:	47c8      	blx	r9
 800cb6c:	3001      	adds	r0, #1
 800cb6e:	d103      	bne.n	800cb78 <_printf_common+0xac>
 800cb70:	f04f 30ff 	mov.w	r0, #4294967295
 800cb74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb78:	3501      	adds	r5, #1
 800cb7a:	e7c6      	b.n	800cb0a <_printf_common+0x3e>
 800cb7c:	18e1      	adds	r1, r4, r3
 800cb7e:	1c5a      	adds	r2, r3, #1
 800cb80:	2030      	movs	r0, #48	@ 0x30
 800cb82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cb86:	4422      	add	r2, r4
 800cb88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cb8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cb90:	3302      	adds	r3, #2
 800cb92:	e7c7      	b.n	800cb24 <_printf_common+0x58>
 800cb94:	2301      	movs	r3, #1
 800cb96:	4622      	mov	r2, r4
 800cb98:	4641      	mov	r1, r8
 800cb9a:	4638      	mov	r0, r7
 800cb9c:	47c8      	blx	r9
 800cb9e:	3001      	adds	r0, #1
 800cba0:	d0e6      	beq.n	800cb70 <_printf_common+0xa4>
 800cba2:	3601      	adds	r6, #1
 800cba4:	e7d9      	b.n	800cb5a <_printf_common+0x8e>
	...

0800cba8 <_printf_i>:
 800cba8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cbac:	7e0f      	ldrb	r7, [r1, #24]
 800cbae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cbb0:	2f78      	cmp	r7, #120	@ 0x78
 800cbb2:	4691      	mov	r9, r2
 800cbb4:	4680      	mov	r8, r0
 800cbb6:	460c      	mov	r4, r1
 800cbb8:	469a      	mov	sl, r3
 800cbba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cbbe:	d807      	bhi.n	800cbd0 <_printf_i+0x28>
 800cbc0:	2f62      	cmp	r7, #98	@ 0x62
 800cbc2:	d80a      	bhi.n	800cbda <_printf_i+0x32>
 800cbc4:	2f00      	cmp	r7, #0
 800cbc6:	f000 80d2 	beq.w	800cd6e <_printf_i+0x1c6>
 800cbca:	2f58      	cmp	r7, #88	@ 0x58
 800cbcc:	f000 80b9 	beq.w	800cd42 <_printf_i+0x19a>
 800cbd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cbd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cbd8:	e03a      	b.n	800cc50 <_printf_i+0xa8>
 800cbda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cbde:	2b15      	cmp	r3, #21
 800cbe0:	d8f6      	bhi.n	800cbd0 <_printf_i+0x28>
 800cbe2:	a101      	add	r1, pc, #4	@ (adr r1, 800cbe8 <_printf_i+0x40>)
 800cbe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cbe8:	0800cc41 	.word	0x0800cc41
 800cbec:	0800cc55 	.word	0x0800cc55
 800cbf0:	0800cbd1 	.word	0x0800cbd1
 800cbf4:	0800cbd1 	.word	0x0800cbd1
 800cbf8:	0800cbd1 	.word	0x0800cbd1
 800cbfc:	0800cbd1 	.word	0x0800cbd1
 800cc00:	0800cc55 	.word	0x0800cc55
 800cc04:	0800cbd1 	.word	0x0800cbd1
 800cc08:	0800cbd1 	.word	0x0800cbd1
 800cc0c:	0800cbd1 	.word	0x0800cbd1
 800cc10:	0800cbd1 	.word	0x0800cbd1
 800cc14:	0800cd55 	.word	0x0800cd55
 800cc18:	0800cc7f 	.word	0x0800cc7f
 800cc1c:	0800cd0f 	.word	0x0800cd0f
 800cc20:	0800cbd1 	.word	0x0800cbd1
 800cc24:	0800cbd1 	.word	0x0800cbd1
 800cc28:	0800cd77 	.word	0x0800cd77
 800cc2c:	0800cbd1 	.word	0x0800cbd1
 800cc30:	0800cc7f 	.word	0x0800cc7f
 800cc34:	0800cbd1 	.word	0x0800cbd1
 800cc38:	0800cbd1 	.word	0x0800cbd1
 800cc3c:	0800cd17 	.word	0x0800cd17
 800cc40:	6833      	ldr	r3, [r6, #0]
 800cc42:	1d1a      	adds	r2, r3, #4
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	6032      	str	r2, [r6, #0]
 800cc48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cc4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cc50:	2301      	movs	r3, #1
 800cc52:	e09d      	b.n	800cd90 <_printf_i+0x1e8>
 800cc54:	6833      	ldr	r3, [r6, #0]
 800cc56:	6820      	ldr	r0, [r4, #0]
 800cc58:	1d19      	adds	r1, r3, #4
 800cc5a:	6031      	str	r1, [r6, #0]
 800cc5c:	0606      	lsls	r6, r0, #24
 800cc5e:	d501      	bpl.n	800cc64 <_printf_i+0xbc>
 800cc60:	681d      	ldr	r5, [r3, #0]
 800cc62:	e003      	b.n	800cc6c <_printf_i+0xc4>
 800cc64:	0645      	lsls	r5, r0, #25
 800cc66:	d5fb      	bpl.n	800cc60 <_printf_i+0xb8>
 800cc68:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cc6c:	2d00      	cmp	r5, #0
 800cc6e:	da03      	bge.n	800cc78 <_printf_i+0xd0>
 800cc70:	232d      	movs	r3, #45	@ 0x2d
 800cc72:	426d      	negs	r5, r5
 800cc74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc78:	4859      	ldr	r0, [pc, #356]	@ (800cde0 <_printf_i+0x238>)
 800cc7a:	230a      	movs	r3, #10
 800cc7c:	e011      	b.n	800cca2 <_printf_i+0xfa>
 800cc7e:	6821      	ldr	r1, [r4, #0]
 800cc80:	6833      	ldr	r3, [r6, #0]
 800cc82:	0608      	lsls	r0, r1, #24
 800cc84:	f853 5b04 	ldr.w	r5, [r3], #4
 800cc88:	d402      	bmi.n	800cc90 <_printf_i+0xe8>
 800cc8a:	0649      	lsls	r1, r1, #25
 800cc8c:	bf48      	it	mi
 800cc8e:	b2ad      	uxthmi	r5, r5
 800cc90:	2f6f      	cmp	r7, #111	@ 0x6f
 800cc92:	4853      	ldr	r0, [pc, #332]	@ (800cde0 <_printf_i+0x238>)
 800cc94:	6033      	str	r3, [r6, #0]
 800cc96:	bf14      	ite	ne
 800cc98:	230a      	movne	r3, #10
 800cc9a:	2308      	moveq	r3, #8
 800cc9c:	2100      	movs	r1, #0
 800cc9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cca2:	6866      	ldr	r6, [r4, #4]
 800cca4:	60a6      	str	r6, [r4, #8]
 800cca6:	2e00      	cmp	r6, #0
 800cca8:	bfa2      	ittt	ge
 800ccaa:	6821      	ldrge	r1, [r4, #0]
 800ccac:	f021 0104 	bicge.w	r1, r1, #4
 800ccb0:	6021      	strge	r1, [r4, #0]
 800ccb2:	b90d      	cbnz	r5, 800ccb8 <_printf_i+0x110>
 800ccb4:	2e00      	cmp	r6, #0
 800ccb6:	d04b      	beq.n	800cd50 <_printf_i+0x1a8>
 800ccb8:	4616      	mov	r6, r2
 800ccba:	fbb5 f1f3 	udiv	r1, r5, r3
 800ccbe:	fb03 5711 	mls	r7, r3, r1, r5
 800ccc2:	5dc7      	ldrb	r7, [r0, r7]
 800ccc4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ccc8:	462f      	mov	r7, r5
 800ccca:	42bb      	cmp	r3, r7
 800cccc:	460d      	mov	r5, r1
 800ccce:	d9f4      	bls.n	800ccba <_printf_i+0x112>
 800ccd0:	2b08      	cmp	r3, #8
 800ccd2:	d10b      	bne.n	800ccec <_printf_i+0x144>
 800ccd4:	6823      	ldr	r3, [r4, #0]
 800ccd6:	07df      	lsls	r7, r3, #31
 800ccd8:	d508      	bpl.n	800ccec <_printf_i+0x144>
 800ccda:	6923      	ldr	r3, [r4, #16]
 800ccdc:	6861      	ldr	r1, [r4, #4]
 800ccde:	4299      	cmp	r1, r3
 800cce0:	bfde      	ittt	le
 800cce2:	2330      	movle	r3, #48	@ 0x30
 800cce4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cce8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ccec:	1b92      	subs	r2, r2, r6
 800ccee:	6122      	str	r2, [r4, #16]
 800ccf0:	f8cd a000 	str.w	sl, [sp]
 800ccf4:	464b      	mov	r3, r9
 800ccf6:	aa03      	add	r2, sp, #12
 800ccf8:	4621      	mov	r1, r4
 800ccfa:	4640      	mov	r0, r8
 800ccfc:	f7ff fee6 	bl	800cacc <_printf_common>
 800cd00:	3001      	adds	r0, #1
 800cd02:	d14a      	bne.n	800cd9a <_printf_i+0x1f2>
 800cd04:	f04f 30ff 	mov.w	r0, #4294967295
 800cd08:	b004      	add	sp, #16
 800cd0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd0e:	6823      	ldr	r3, [r4, #0]
 800cd10:	f043 0320 	orr.w	r3, r3, #32
 800cd14:	6023      	str	r3, [r4, #0]
 800cd16:	4833      	ldr	r0, [pc, #204]	@ (800cde4 <_printf_i+0x23c>)
 800cd18:	2778      	movs	r7, #120	@ 0x78
 800cd1a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cd1e:	6823      	ldr	r3, [r4, #0]
 800cd20:	6831      	ldr	r1, [r6, #0]
 800cd22:	061f      	lsls	r7, r3, #24
 800cd24:	f851 5b04 	ldr.w	r5, [r1], #4
 800cd28:	d402      	bmi.n	800cd30 <_printf_i+0x188>
 800cd2a:	065f      	lsls	r7, r3, #25
 800cd2c:	bf48      	it	mi
 800cd2e:	b2ad      	uxthmi	r5, r5
 800cd30:	6031      	str	r1, [r6, #0]
 800cd32:	07d9      	lsls	r1, r3, #31
 800cd34:	bf44      	itt	mi
 800cd36:	f043 0320 	orrmi.w	r3, r3, #32
 800cd3a:	6023      	strmi	r3, [r4, #0]
 800cd3c:	b11d      	cbz	r5, 800cd46 <_printf_i+0x19e>
 800cd3e:	2310      	movs	r3, #16
 800cd40:	e7ac      	b.n	800cc9c <_printf_i+0xf4>
 800cd42:	4827      	ldr	r0, [pc, #156]	@ (800cde0 <_printf_i+0x238>)
 800cd44:	e7e9      	b.n	800cd1a <_printf_i+0x172>
 800cd46:	6823      	ldr	r3, [r4, #0]
 800cd48:	f023 0320 	bic.w	r3, r3, #32
 800cd4c:	6023      	str	r3, [r4, #0]
 800cd4e:	e7f6      	b.n	800cd3e <_printf_i+0x196>
 800cd50:	4616      	mov	r6, r2
 800cd52:	e7bd      	b.n	800ccd0 <_printf_i+0x128>
 800cd54:	6833      	ldr	r3, [r6, #0]
 800cd56:	6825      	ldr	r5, [r4, #0]
 800cd58:	6961      	ldr	r1, [r4, #20]
 800cd5a:	1d18      	adds	r0, r3, #4
 800cd5c:	6030      	str	r0, [r6, #0]
 800cd5e:	062e      	lsls	r6, r5, #24
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	d501      	bpl.n	800cd68 <_printf_i+0x1c0>
 800cd64:	6019      	str	r1, [r3, #0]
 800cd66:	e002      	b.n	800cd6e <_printf_i+0x1c6>
 800cd68:	0668      	lsls	r0, r5, #25
 800cd6a:	d5fb      	bpl.n	800cd64 <_printf_i+0x1bc>
 800cd6c:	8019      	strh	r1, [r3, #0]
 800cd6e:	2300      	movs	r3, #0
 800cd70:	6123      	str	r3, [r4, #16]
 800cd72:	4616      	mov	r6, r2
 800cd74:	e7bc      	b.n	800ccf0 <_printf_i+0x148>
 800cd76:	6833      	ldr	r3, [r6, #0]
 800cd78:	1d1a      	adds	r2, r3, #4
 800cd7a:	6032      	str	r2, [r6, #0]
 800cd7c:	681e      	ldr	r6, [r3, #0]
 800cd7e:	6862      	ldr	r2, [r4, #4]
 800cd80:	2100      	movs	r1, #0
 800cd82:	4630      	mov	r0, r6
 800cd84:	f7f3 fa2c 	bl	80001e0 <memchr>
 800cd88:	b108      	cbz	r0, 800cd8e <_printf_i+0x1e6>
 800cd8a:	1b80      	subs	r0, r0, r6
 800cd8c:	6060      	str	r0, [r4, #4]
 800cd8e:	6863      	ldr	r3, [r4, #4]
 800cd90:	6123      	str	r3, [r4, #16]
 800cd92:	2300      	movs	r3, #0
 800cd94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cd98:	e7aa      	b.n	800ccf0 <_printf_i+0x148>
 800cd9a:	6923      	ldr	r3, [r4, #16]
 800cd9c:	4632      	mov	r2, r6
 800cd9e:	4649      	mov	r1, r9
 800cda0:	4640      	mov	r0, r8
 800cda2:	47d0      	blx	sl
 800cda4:	3001      	adds	r0, #1
 800cda6:	d0ad      	beq.n	800cd04 <_printf_i+0x15c>
 800cda8:	6823      	ldr	r3, [r4, #0]
 800cdaa:	079b      	lsls	r3, r3, #30
 800cdac:	d413      	bmi.n	800cdd6 <_printf_i+0x22e>
 800cdae:	68e0      	ldr	r0, [r4, #12]
 800cdb0:	9b03      	ldr	r3, [sp, #12]
 800cdb2:	4298      	cmp	r0, r3
 800cdb4:	bfb8      	it	lt
 800cdb6:	4618      	movlt	r0, r3
 800cdb8:	e7a6      	b.n	800cd08 <_printf_i+0x160>
 800cdba:	2301      	movs	r3, #1
 800cdbc:	4632      	mov	r2, r6
 800cdbe:	4649      	mov	r1, r9
 800cdc0:	4640      	mov	r0, r8
 800cdc2:	47d0      	blx	sl
 800cdc4:	3001      	adds	r0, #1
 800cdc6:	d09d      	beq.n	800cd04 <_printf_i+0x15c>
 800cdc8:	3501      	adds	r5, #1
 800cdca:	68e3      	ldr	r3, [r4, #12]
 800cdcc:	9903      	ldr	r1, [sp, #12]
 800cdce:	1a5b      	subs	r3, r3, r1
 800cdd0:	42ab      	cmp	r3, r5
 800cdd2:	dcf2      	bgt.n	800cdba <_printf_i+0x212>
 800cdd4:	e7eb      	b.n	800cdae <_printf_i+0x206>
 800cdd6:	2500      	movs	r5, #0
 800cdd8:	f104 0619 	add.w	r6, r4, #25
 800cddc:	e7f5      	b.n	800cdca <_printf_i+0x222>
 800cdde:	bf00      	nop
 800cde0:	08010e5a 	.word	0x08010e5a
 800cde4:	08010e6b 	.word	0x08010e6b

0800cde8 <_scanf_float>:
 800cde8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdec:	b087      	sub	sp, #28
 800cdee:	4617      	mov	r7, r2
 800cdf0:	9303      	str	r3, [sp, #12]
 800cdf2:	688b      	ldr	r3, [r1, #8]
 800cdf4:	1e5a      	subs	r2, r3, #1
 800cdf6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800cdfa:	bf81      	itttt	hi
 800cdfc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ce00:	eb03 0b05 	addhi.w	fp, r3, r5
 800ce04:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ce08:	608b      	strhi	r3, [r1, #8]
 800ce0a:	680b      	ldr	r3, [r1, #0]
 800ce0c:	460a      	mov	r2, r1
 800ce0e:	f04f 0500 	mov.w	r5, #0
 800ce12:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800ce16:	f842 3b1c 	str.w	r3, [r2], #28
 800ce1a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ce1e:	4680      	mov	r8, r0
 800ce20:	460c      	mov	r4, r1
 800ce22:	bf98      	it	ls
 800ce24:	f04f 0b00 	movls.w	fp, #0
 800ce28:	9201      	str	r2, [sp, #4]
 800ce2a:	4616      	mov	r6, r2
 800ce2c:	46aa      	mov	sl, r5
 800ce2e:	46a9      	mov	r9, r5
 800ce30:	9502      	str	r5, [sp, #8]
 800ce32:	68a2      	ldr	r2, [r4, #8]
 800ce34:	b152      	cbz	r2, 800ce4c <_scanf_float+0x64>
 800ce36:	683b      	ldr	r3, [r7, #0]
 800ce38:	781b      	ldrb	r3, [r3, #0]
 800ce3a:	2b4e      	cmp	r3, #78	@ 0x4e
 800ce3c:	d864      	bhi.n	800cf08 <_scanf_float+0x120>
 800ce3e:	2b40      	cmp	r3, #64	@ 0x40
 800ce40:	d83c      	bhi.n	800cebc <_scanf_float+0xd4>
 800ce42:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ce46:	b2c8      	uxtb	r0, r1
 800ce48:	280e      	cmp	r0, #14
 800ce4a:	d93a      	bls.n	800cec2 <_scanf_float+0xda>
 800ce4c:	f1b9 0f00 	cmp.w	r9, #0
 800ce50:	d003      	beq.n	800ce5a <_scanf_float+0x72>
 800ce52:	6823      	ldr	r3, [r4, #0]
 800ce54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ce58:	6023      	str	r3, [r4, #0]
 800ce5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ce5e:	f1ba 0f01 	cmp.w	sl, #1
 800ce62:	f200 8117 	bhi.w	800d094 <_scanf_float+0x2ac>
 800ce66:	9b01      	ldr	r3, [sp, #4]
 800ce68:	429e      	cmp	r6, r3
 800ce6a:	f200 8108 	bhi.w	800d07e <_scanf_float+0x296>
 800ce6e:	2001      	movs	r0, #1
 800ce70:	b007      	add	sp, #28
 800ce72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce76:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800ce7a:	2a0d      	cmp	r2, #13
 800ce7c:	d8e6      	bhi.n	800ce4c <_scanf_float+0x64>
 800ce7e:	a101      	add	r1, pc, #4	@ (adr r1, 800ce84 <_scanf_float+0x9c>)
 800ce80:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ce84:	0800cfcb 	.word	0x0800cfcb
 800ce88:	0800ce4d 	.word	0x0800ce4d
 800ce8c:	0800ce4d 	.word	0x0800ce4d
 800ce90:	0800ce4d 	.word	0x0800ce4d
 800ce94:	0800d02b 	.word	0x0800d02b
 800ce98:	0800d003 	.word	0x0800d003
 800ce9c:	0800ce4d 	.word	0x0800ce4d
 800cea0:	0800ce4d 	.word	0x0800ce4d
 800cea4:	0800cfd9 	.word	0x0800cfd9
 800cea8:	0800ce4d 	.word	0x0800ce4d
 800ceac:	0800ce4d 	.word	0x0800ce4d
 800ceb0:	0800ce4d 	.word	0x0800ce4d
 800ceb4:	0800ce4d 	.word	0x0800ce4d
 800ceb8:	0800cf91 	.word	0x0800cf91
 800cebc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800cec0:	e7db      	b.n	800ce7a <_scanf_float+0x92>
 800cec2:	290e      	cmp	r1, #14
 800cec4:	d8c2      	bhi.n	800ce4c <_scanf_float+0x64>
 800cec6:	a001      	add	r0, pc, #4	@ (adr r0, 800cecc <_scanf_float+0xe4>)
 800cec8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800cecc:	0800cf81 	.word	0x0800cf81
 800ced0:	0800ce4d 	.word	0x0800ce4d
 800ced4:	0800cf81 	.word	0x0800cf81
 800ced8:	0800d017 	.word	0x0800d017
 800cedc:	0800ce4d 	.word	0x0800ce4d
 800cee0:	0800cf29 	.word	0x0800cf29
 800cee4:	0800cf67 	.word	0x0800cf67
 800cee8:	0800cf67 	.word	0x0800cf67
 800ceec:	0800cf67 	.word	0x0800cf67
 800cef0:	0800cf67 	.word	0x0800cf67
 800cef4:	0800cf67 	.word	0x0800cf67
 800cef8:	0800cf67 	.word	0x0800cf67
 800cefc:	0800cf67 	.word	0x0800cf67
 800cf00:	0800cf67 	.word	0x0800cf67
 800cf04:	0800cf67 	.word	0x0800cf67
 800cf08:	2b6e      	cmp	r3, #110	@ 0x6e
 800cf0a:	d809      	bhi.n	800cf20 <_scanf_float+0x138>
 800cf0c:	2b60      	cmp	r3, #96	@ 0x60
 800cf0e:	d8b2      	bhi.n	800ce76 <_scanf_float+0x8e>
 800cf10:	2b54      	cmp	r3, #84	@ 0x54
 800cf12:	d07b      	beq.n	800d00c <_scanf_float+0x224>
 800cf14:	2b59      	cmp	r3, #89	@ 0x59
 800cf16:	d199      	bne.n	800ce4c <_scanf_float+0x64>
 800cf18:	2d07      	cmp	r5, #7
 800cf1a:	d197      	bne.n	800ce4c <_scanf_float+0x64>
 800cf1c:	2508      	movs	r5, #8
 800cf1e:	e02c      	b.n	800cf7a <_scanf_float+0x192>
 800cf20:	2b74      	cmp	r3, #116	@ 0x74
 800cf22:	d073      	beq.n	800d00c <_scanf_float+0x224>
 800cf24:	2b79      	cmp	r3, #121	@ 0x79
 800cf26:	e7f6      	b.n	800cf16 <_scanf_float+0x12e>
 800cf28:	6821      	ldr	r1, [r4, #0]
 800cf2a:	05c8      	lsls	r0, r1, #23
 800cf2c:	d51b      	bpl.n	800cf66 <_scanf_float+0x17e>
 800cf2e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800cf32:	6021      	str	r1, [r4, #0]
 800cf34:	f109 0901 	add.w	r9, r9, #1
 800cf38:	f1bb 0f00 	cmp.w	fp, #0
 800cf3c:	d003      	beq.n	800cf46 <_scanf_float+0x15e>
 800cf3e:	3201      	adds	r2, #1
 800cf40:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cf44:	60a2      	str	r2, [r4, #8]
 800cf46:	68a3      	ldr	r3, [r4, #8]
 800cf48:	3b01      	subs	r3, #1
 800cf4a:	60a3      	str	r3, [r4, #8]
 800cf4c:	6923      	ldr	r3, [r4, #16]
 800cf4e:	3301      	adds	r3, #1
 800cf50:	6123      	str	r3, [r4, #16]
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	3b01      	subs	r3, #1
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	607b      	str	r3, [r7, #4]
 800cf5a:	f340 8087 	ble.w	800d06c <_scanf_float+0x284>
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	3301      	adds	r3, #1
 800cf62:	603b      	str	r3, [r7, #0]
 800cf64:	e765      	b.n	800ce32 <_scanf_float+0x4a>
 800cf66:	eb1a 0105 	adds.w	r1, sl, r5
 800cf6a:	f47f af6f 	bne.w	800ce4c <_scanf_float+0x64>
 800cf6e:	6822      	ldr	r2, [r4, #0]
 800cf70:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800cf74:	6022      	str	r2, [r4, #0]
 800cf76:	460d      	mov	r5, r1
 800cf78:	468a      	mov	sl, r1
 800cf7a:	f806 3b01 	strb.w	r3, [r6], #1
 800cf7e:	e7e2      	b.n	800cf46 <_scanf_float+0x15e>
 800cf80:	6822      	ldr	r2, [r4, #0]
 800cf82:	0610      	lsls	r0, r2, #24
 800cf84:	f57f af62 	bpl.w	800ce4c <_scanf_float+0x64>
 800cf88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cf8c:	6022      	str	r2, [r4, #0]
 800cf8e:	e7f4      	b.n	800cf7a <_scanf_float+0x192>
 800cf90:	f1ba 0f00 	cmp.w	sl, #0
 800cf94:	d10e      	bne.n	800cfb4 <_scanf_float+0x1cc>
 800cf96:	f1b9 0f00 	cmp.w	r9, #0
 800cf9a:	d10e      	bne.n	800cfba <_scanf_float+0x1d2>
 800cf9c:	6822      	ldr	r2, [r4, #0]
 800cf9e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cfa2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cfa6:	d108      	bne.n	800cfba <_scanf_float+0x1d2>
 800cfa8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cfac:	6022      	str	r2, [r4, #0]
 800cfae:	f04f 0a01 	mov.w	sl, #1
 800cfb2:	e7e2      	b.n	800cf7a <_scanf_float+0x192>
 800cfb4:	f1ba 0f02 	cmp.w	sl, #2
 800cfb8:	d055      	beq.n	800d066 <_scanf_float+0x27e>
 800cfba:	2d01      	cmp	r5, #1
 800cfbc:	d002      	beq.n	800cfc4 <_scanf_float+0x1dc>
 800cfbe:	2d04      	cmp	r5, #4
 800cfc0:	f47f af44 	bne.w	800ce4c <_scanf_float+0x64>
 800cfc4:	3501      	adds	r5, #1
 800cfc6:	b2ed      	uxtb	r5, r5
 800cfc8:	e7d7      	b.n	800cf7a <_scanf_float+0x192>
 800cfca:	f1ba 0f01 	cmp.w	sl, #1
 800cfce:	f47f af3d 	bne.w	800ce4c <_scanf_float+0x64>
 800cfd2:	f04f 0a02 	mov.w	sl, #2
 800cfd6:	e7d0      	b.n	800cf7a <_scanf_float+0x192>
 800cfd8:	b97d      	cbnz	r5, 800cffa <_scanf_float+0x212>
 800cfda:	f1b9 0f00 	cmp.w	r9, #0
 800cfde:	f47f af38 	bne.w	800ce52 <_scanf_float+0x6a>
 800cfe2:	6822      	ldr	r2, [r4, #0]
 800cfe4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cfe8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cfec:	f040 8108 	bne.w	800d200 <_scanf_float+0x418>
 800cff0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cff4:	6022      	str	r2, [r4, #0]
 800cff6:	2501      	movs	r5, #1
 800cff8:	e7bf      	b.n	800cf7a <_scanf_float+0x192>
 800cffa:	2d03      	cmp	r5, #3
 800cffc:	d0e2      	beq.n	800cfc4 <_scanf_float+0x1dc>
 800cffe:	2d05      	cmp	r5, #5
 800d000:	e7de      	b.n	800cfc0 <_scanf_float+0x1d8>
 800d002:	2d02      	cmp	r5, #2
 800d004:	f47f af22 	bne.w	800ce4c <_scanf_float+0x64>
 800d008:	2503      	movs	r5, #3
 800d00a:	e7b6      	b.n	800cf7a <_scanf_float+0x192>
 800d00c:	2d06      	cmp	r5, #6
 800d00e:	f47f af1d 	bne.w	800ce4c <_scanf_float+0x64>
 800d012:	2507      	movs	r5, #7
 800d014:	e7b1      	b.n	800cf7a <_scanf_float+0x192>
 800d016:	6822      	ldr	r2, [r4, #0]
 800d018:	0591      	lsls	r1, r2, #22
 800d01a:	f57f af17 	bpl.w	800ce4c <_scanf_float+0x64>
 800d01e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d022:	6022      	str	r2, [r4, #0]
 800d024:	f8cd 9008 	str.w	r9, [sp, #8]
 800d028:	e7a7      	b.n	800cf7a <_scanf_float+0x192>
 800d02a:	6822      	ldr	r2, [r4, #0]
 800d02c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d030:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d034:	d006      	beq.n	800d044 <_scanf_float+0x25c>
 800d036:	0550      	lsls	r0, r2, #21
 800d038:	f57f af08 	bpl.w	800ce4c <_scanf_float+0x64>
 800d03c:	f1b9 0f00 	cmp.w	r9, #0
 800d040:	f000 80de 	beq.w	800d200 <_scanf_float+0x418>
 800d044:	0591      	lsls	r1, r2, #22
 800d046:	bf58      	it	pl
 800d048:	9902      	ldrpl	r1, [sp, #8]
 800d04a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d04e:	bf58      	it	pl
 800d050:	eba9 0101 	subpl.w	r1, r9, r1
 800d054:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d058:	bf58      	it	pl
 800d05a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d05e:	6022      	str	r2, [r4, #0]
 800d060:	f04f 0900 	mov.w	r9, #0
 800d064:	e789      	b.n	800cf7a <_scanf_float+0x192>
 800d066:	f04f 0a03 	mov.w	sl, #3
 800d06a:	e786      	b.n	800cf7a <_scanf_float+0x192>
 800d06c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d070:	4639      	mov	r1, r7
 800d072:	4640      	mov	r0, r8
 800d074:	4798      	blx	r3
 800d076:	2800      	cmp	r0, #0
 800d078:	f43f aedb 	beq.w	800ce32 <_scanf_float+0x4a>
 800d07c:	e6e6      	b.n	800ce4c <_scanf_float+0x64>
 800d07e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d082:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d086:	463a      	mov	r2, r7
 800d088:	4640      	mov	r0, r8
 800d08a:	4798      	blx	r3
 800d08c:	6923      	ldr	r3, [r4, #16]
 800d08e:	3b01      	subs	r3, #1
 800d090:	6123      	str	r3, [r4, #16]
 800d092:	e6e8      	b.n	800ce66 <_scanf_float+0x7e>
 800d094:	1e6b      	subs	r3, r5, #1
 800d096:	2b06      	cmp	r3, #6
 800d098:	d824      	bhi.n	800d0e4 <_scanf_float+0x2fc>
 800d09a:	2d02      	cmp	r5, #2
 800d09c:	d836      	bhi.n	800d10c <_scanf_float+0x324>
 800d09e:	9b01      	ldr	r3, [sp, #4]
 800d0a0:	429e      	cmp	r6, r3
 800d0a2:	f67f aee4 	bls.w	800ce6e <_scanf_float+0x86>
 800d0a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d0aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d0ae:	463a      	mov	r2, r7
 800d0b0:	4640      	mov	r0, r8
 800d0b2:	4798      	blx	r3
 800d0b4:	6923      	ldr	r3, [r4, #16]
 800d0b6:	3b01      	subs	r3, #1
 800d0b8:	6123      	str	r3, [r4, #16]
 800d0ba:	e7f0      	b.n	800d09e <_scanf_float+0x2b6>
 800d0bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d0c0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d0c4:	463a      	mov	r2, r7
 800d0c6:	4640      	mov	r0, r8
 800d0c8:	4798      	blx	r3
 800d0ca:	6923      	ldr	r3, [r4, #16]
 800d0cc:	3b01      	subs	r3, #1
 800d0ce:	6123      	str	r3, [r4, #16]
 800d0d0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d0d4:	fa5f fa8a 	uxtb.w	sl, sl
 800d0d8:	f1ba 0f02 	cmp.w	sl, #2
 800d0dc:	d1ee      	bne.n	800d0bc <_scanf_float+0x2d4>
 800d0de:	3d03      	subs	r5, #3
 800d0e0:	b2ed      	uxtb	r5, r5
 800d0e2:	1b76      	subs	r6, r6, r5
 800d0e4:	6823      	ldr	r3, [r4, #0]
 800d0e6:	05da      	lsls	r2, r3, #23
 800d0e8:	d530      	bpl.n	800d14c <_scanf_float+0x364>
 800d0ea:	055b      	lsls	r3, r3, #21
 800d0ec:	d511      	bpl.n	800d112 <_scanf_float+0x32a>
 800d0ee:	9b01      	ldr	r3, [sp, #4]
 800d0f0:	429e      	cmp	r6, r3
 800d0f2:	f67f aebc 	bls.w	800ce6e <_scanf_float+0x86>
 800d0f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d0fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d0fe:	463a      	mov	r2, r7
 800d100:	4640      	mov	r0, r8
 800d102:	4798      	blx	r3
 800d104:	6923      	ldr	r3, [r4, #16]
 800d106:	3b01      	subs	r3, #1
 800d108:	6123      	str	r3, [r4, #16]
 800d10a:	e7f0      	b.n	800d0ee <_scanf_float+0x306>
 800d10c:	46aa      	mov	sl, r5
 800d10e:	46b3      	mov	fp, r6
 800d110:	e7de      	b.n	800d0d0 <_scanf_float+0x2e8>
 800d112:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d116:	6923      	ldr	r3, [r4, #16]
 800d118:	2965      	cmp	r1, #101	@ 0x65
 800d11a:	f103 33ff 	add.w	r3, r3, #4294967295
 800d11e:	f106 35ff 	add.w	r5, r6, #4294967295
 800d122:	6123      	str	r3, [r4, #16]
 800d124:	d00c      	beq.n	800d140 <_scanf_float+0x358>
 800d126:	2945      	cmp	r1, #69	@ 0x45
 800d128:	d00a      	beq.n	800d140 <_scanf_float+0x358>
 800d12a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d12e:	463a      	mov	r2, r7
 800d130:	4640      	mov	r0, r8
 800d132:	4798      	blx	r3
 800d134:	6923      	ldr	r3, [r4, #16]
 800d136:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d13a:	3b01      	subs	r3, #1
 800d13c:	1eb5      	subs	r5, r6, #2
 800d13e:	6123      	str	r3, [r4, #16]
 800d140:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d144:	463a      	mov	r2, r7
 800d146:	4640      	mov	r0, r8
 800d148:	4798      	blx	r3
 800d14a:	462e      	mov	r6, r5
 800d14c:	6822      	ldr	r2, [r4, #0]
 800d14e:	f012 0210 	ands.w	r2, r2, #16
 800d152:	d001      	beq.n	800d158 <_scanf_float+0x370>
 800d154:	2000      	movs	r0, #0
 800d156:	e68b      	b.n	800ce70 <_scanf_float+0x88>
 800d158:	7032      	strb	r2, [r6, #0]
 800d15a:	6823      	ldr	r3, [r4, #0]
 800d15c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d160:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d164:	d11c      	bne.n	800d1a0 <_scanf_float+0x3b8>
 800d166:	9b02      	ldr	r3, [sp, #8]
 800d168:	454b      	cmp	r3, r9
 800d16a:	eba3 0209 	sub.w	r2, r3, r9
 800d16e:	d123      	bne.n	800d1b8 <_scanf_float+0x3d0>
 800d170:	9901      	ldr	r1, [sp, #4]
 800d172:	2200      	movs	r2, #0
 800d174:	4640      	mov	r0, r8
 800d176:	f002 fc07 	bl	800f988 <_strtod_r>
 800d17a:	9b03      	ldr	r3, [sp, #12]
 800d17c:	6821      	ldr	r1, [r4, #0]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	f011 0f02 	tst.w	r1, #2
 800d184:	ec57 6b10 	vmov	r6, r7, d0
 800d188:	f103 0204 	add.w	r2, r3, #4
 800d18c:	d01f      	beq.n	800d1ce <_scanf_float+0x3e6>
 800d18e:	9903      	ldr	r1, [sp, #12]
 800d190:	600a      	str	r2, [r1, #0]
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	e9c3 6700 	strd	r6, r7, [r3]
 800d198:	68e3      	ldr	r3, [r4, #12]
 800d19a:	3301      	adds	r3, #1
 800d19c:	60e3      	str	r3, [r4, #12]
 800d19e:	e7d9      	b.n	800d154 <_scanf_float+0x36c>
 800d1a0:	9b04      	ldr	r3, [sp, #16]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d0e4      	beq.n	800d170 <_scanf_float+0x388>
 800d1a6:	9905      	ldr	r1, [sp, #20]
 800d1a8:	230a      	movs	r3, #10
 800d1aa:	3101      	adds	r1, #1
 800d1ac:	4640      	mov	r0, r8
 800d1ae:	f002 fc6b 	bl	800fa88 <_strtol_r>
 800d1b2:	9b04      	ldr	r3, [sp, #16]
 800d1b4:	9e05      	ldr	r6, [sp, #20]
 800d1b6:	1ac2      	subs	r2, r0, r3
 800d1b8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d1bc:	429e      	cmp	r6, r3
 800d1be:	bf28      	it	cs
 800d1c0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d1c4:	4910      	ldr	r1, [pc, #64]	@ (800d208 <_scanf_float+0x420>)
 800d1c6:	4630      	mov	r0, r6
 800d1c8:	f000 f8e4 	bl	800d394 <siprintf>
 800d1cc:	e7d0      	b.n	800d170 <_scanf_float+0x388>
 800d1ce:	f011 0f04 	tst.w	r1, #4
 800d1d2:	9903      	ldr	r1, [sp, #12]
 800d1d4:	600a      	str	r2, [r1, #0]
 800d1d6:	d1dc      	bne.n	800d192 <_scanf_float+0x3aa>
 800d1d8:	681d      	ldr	r5, [r3, #0]
 800d1da:	4632      	mov	r2, r6
 800d1dc:	463b      	mov	r3, r7
 800d1de:	4630      	mov	r0, r6
 800d1e0:	4639      	mov	r1, r7
 800d1e2:	f7f3 fcab 	bl	8000b3c <__aeabi_dcmpun>
 800d1e6:	b128      	cbz	r0, 800d1f4 <_scanf_float+0x40c>
 800d1e8:	4808      	ldr	r0, [pc, #32]	@ (800d20c <_scanf_float+0x424>)
 800d1ea:	f000 f9c5 	bl	800d578 <nanf>
 800d1ee:	ed85 0a00 	vstr	s0, [r5]
 800d1f2:	e7d1      	b.n	800d198 <_scanf_float+0x3b0>
 800d1f4:	4630      	mov	r0, r6
 800d1f6:	4639      	mov	r1, r7
 800d1f8:	f7f3 fcfe 	bl	8000bf8 <__aeabi_d2f>
 800d1fc:	6028      	str	r0, [r5, #0]
 800d1fe:	e7cb      	b.n	800d198 <_scanf_float+0x3b0>
 800d200:	f04f 0900 	mov.w	r9, #0
 800d204:	e629      	b.n	800ce5a <_scanf_float+0x72>
 800d206:	bf00      	nop
 800d208:	08010e7c 	.word	0x08010e7c
 800d20c:	08011215 	.word	0x08011215

0800d210 <std>:
 800d210:	2300      	movs	r3, #0
 800d212:	b510      	push	{r4, lr}
 800d214:	4604      	mov	r4, r0
 800d216:	e9c0 3300 	strd	r3, r3, [r0]
 800d21a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d21e:	6083      	str	r3, [r0, #8]
 800d220:	8181      	strh	r1, [r0, #12]
 800d222:	6643      	str	r3, [r0, #100]	@ 0x64
 800d224:	81c2      	strh	r2, [r0, #14]
 800d226:	6183      	str	r3, [r0, #24]
 800d228:	4619      	mov	r1, r3
 800d22a:	2208      	movs	r2, #8
 800d22c:	305c      	adds	r0, #92	@ 0x5c
 800d22e:	f000 f914 	bl	800d45a <memset>
 800d232:	4b0d      	ldr	r3, [pc, #52]	@ (800d268 <std+0x58>)
 800d234:	6263      	str	r3, [r4, #36]	@ 0x24
 800d236:	4b0d      	ldr	r3, [pc, #52]	@ (800d26c <std+0x5c>)
 800d238:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d23a:	4b0d      	ldr	r3, [pc, #52]	@ (800d270 <std+0x60>)
 800d23c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d23e:	4b0d      	ldr	r3, [pc, #52]	@ (800d274 <std+0x64>)
 800d240:	6323      	str	r3, [r4, #48]	@ 0x30
 800d242:	4b0d      	ldr	r3, [pc, #52]	@ (800d278 <std+0x68>)
 800d244:	6224      	str	r4, [r4, #32]
 800d246:	429c      	cmp	r4, r3
 800d248:	d006      	beq.n	800d258 <std+0x48>
 800d24a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d24e:	4294      	cmp	r4, r2
 800d250:	d002      	beq.n	800d258 <std+0x48>
 800d252:	33d0      	adds	r3, #208	@ 0xd0
 800d254:	429c      	cmp	r4, r3
 800d256:	d105      	bne.n	800d264 <std+0x54>
 800d258:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d25c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d260:	f000 b978 	b.w	800d554 <__retarget_lock_init_recursive>
 800d264:	bd10      	pop	{r4, pc}
 800d266:	bf00      	nop
 800d268:	0800d3d5 	.word	0x0800d3d5
 800d26c:	0800d3f7 	.word	0x0800d3f7
 800d270:	0800d42f 	.word	0x0800d42f
 800d274:	0800d453 	.word	0x0800d453
 800d278:	20006a54 	.word	0x20006a54

0800d27c <stdio_exit_handler>:
 800d27c:	4a02      	ldr	r2, [pc, #8]	@ (800d288 <stdio_exit_handler+0xc>)
 800d27e:	4903      	ldr	r1, [pc, #12]	@ (800d28c <stdio_exit_handler+0x10>)
 800d280:	4803      	ldr	r0, [pc, #12]	@ (800d290 <stdio_exit_handler+0x14>)
 800d282:	f000 b869 	b.w	800d358 <_fwalk_sglue>
 800d286:	bf00      	nop
 800d288:	20000100 	.word	0x20000100
 800d28c:	0800fe45 	.word	0x0800fe45
 800d290:	20000110 	.word	0x20000110

0800d294 <cleanup_stdio>:
 800d294:	6841      	ldr	r1, [r0, #4]
 800d296:	4b0c      	ldr	r3, [pc, #48]	@ (800d2c8 <cleanup_stdio+0x34>)
 800d298:	4299      	cmp	r1, r3
 800d29a:	b510      	push	{r4, lr}
 800d29c:	4604      	mov	r4, r0
 800d29e:	d001      	beq.n	800d2a4 <cleanup_stdio+0x10>
 800d2a0:	f002 fdd0 	bl	800fe44 <_fflush_r>
 800d2a4:	68a1      	ldr	r1, [r4, #8]
 800d2a6:	4b09      	ldr	r3, [pc, #36]	@ (800d2cc <cleanup_stdio+0x38>)
 800d2a8:	4299      	cmp	r1, r3
 800d2aa:	d002      	beq.n	800d2b2 <cleanup_stdio+0x1e>
 800d2ac:	4620      	mov	r0, r4
 800d2ae:	f002 fdc9 	bl	800fe44 <_fflush_r>
 800d2b2:	68e1      	ldr	r1, [r4, #12]
 800d2b4:	4b06      	ldr	r3, [pc, #24]	@ (800d2d0 <cleanup_stdio+0x3c>)
 800d2b6:	4299      	cmp	r1, r3
 800d2b8:	d004      	beq.n	800d2c4 <cleanup_stdio+0x30>
 800d2ba:	4620      	mov	r0, r4
 800d2bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d2c0:	f002 bdc0 	b.w	800fe44 <_fflush_r>
 800d2c4:	bd10      	pop	{r4, pc}
 800d2c6:	bf00      	nop
 800d2c8:	20006a54 	.word	0x20006a54
 800d2cc:	20006abc 	.word	0x20006abc
 800d2d0:	20006b24 	.word	0x20006b24

0800d2d4 <global_stdio_init.part.0>:
 800d2d4:	b510      	push	{r4, lr}
 800d2d6:	4b0b      	ldr	r3, [pc, #44]	@ (800d304 <global_stdio_init.part.0+0x30>)
 800d2d8:	4c0b      	ldr	r4, [pc, #44]	@ (800d308 <global_stdio_init.part.0+0x34>)
 800d2da:	4a0c      	ldr	r2, [pc, #48]	@ (800d30c <global_stdio_init.part.0+0x38>)
 800d2dc:	601a      	str	r2, [r3, #0]
 800d2de:	4620      	mov	r0, r4
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	2104      	movs	r1, #4
 800d2e4:	f7ff ff94 	bl	800d210 <std>
 800d2e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d2ec:	2201      	movs	r2, #1
 800d2ee:	2109      	movs	r1, #9
 800d2f0:	f7ff ff8e 	bl	800d210 <std>
 800d2f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d2f8:	2202      	movs	r2, #2
 800d2fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d2fe:	2112      	movs	r1, #18
 800d300:	f7ff bf86 	b.w	800d210 <std>
 800d304:	20006b8c 	.word	0x20006b8c
 800d308:	20006a54 	.word	0x20006a54
 800d30c:	0800d27d 	.word	0x0800d27d

0800d310 <__sfp_lock_acquire>:
 800d310:	4801      	ldr	r0, [pc, #4]	@ (800d318 <__sfp_lock_acquire+0x8>)
 800d312:	f000 b920 	b.w	800d556 <__retarget_lock_acquire_recursive>
 800d316:	bf00      	nop
 800d318:	20006b95 	.word	0x20006b95

0800d31c <__sfp_lock_release>:
 800d31c:	4801      	ldr	r0, [pc, #4]	@ (800d324 <__sfp_lock_release+0x8>)
 800d31e:	f000 b91b 	b.w	800d558 <__retarget_lock_release_recursive>
 800d322:	bf00      	nop
 800d324:	20006b95 	.word	0x20006b95

0800d328 <__sinit>:
 800d328:	b510      	push	{r4, lr}
 800d32a:	4604      	mov	r4, r0
 800d32c:	f7ff fff0 	bl	800d310 <__sfp_lock_acquire>
 800d330:	6a23      	ldr	r3, [r4, #32]
 800d332:	b11b      	cbz	r3, 800d33c <__sinit+0x14>
 800d334:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d338:	f7ff bff0 	b.w	800d31c <__sfp_lock_release>
 800d33c:	4b04      	ldr	r3, [pc, #16]	@ (800d350 <__sinit+0x28>)
 800d33e:	6223      	str	r3, [r4, #32]
 800d340:	4b04      	ldr	r3, [pc, #16]	@ (800d354 <__sinit+0x2c>)
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	2b00      	cmp	r3, #0
 800d346:	d1f5      	bne.n	800d334 <__sinit+0xc>
 800d348:	f7ff ffc4 	bl	800d2d4 <global_stdio_init.part.0>
 800d34c:	e7f2      	b.n	800d334 <__sinit+0xc>
 800d34e:	bf00      	nop
 800d350:	0800d295 	.word	0x0800d295
 800d354:	20006b8c 	.word	0x20006b8c

0800d358 <_fwalk_sglue>:
 800d358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d35c:	4607      	mov	r7, r0
 800d35e:	4688      	mov	r8, r1
 800d360:	4614      	mov	r4, r2
 800d362:	2600      	movs	r6, #0
 800d364:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d368:	f1b9 0901 	subs.w	r9, r9, #1
 800d36c:	d505      	bpl.n	800d37a <_fwalk_sglue+0x22>
 800d36e:	6824      	ldr	r4, [r4, #0]
 800d370:	2c00      	cmp	r4, #0
 800d372:	d1f7      	bne.n	800d364 <_fwalk_sglue+0xc>
 800d374:	4630      	mov	r0, r6
 800d376:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d37a:	89ab      	ldrh	r3, [r5, #12]
 800d37c:	2b01      	cmp	r3, #1
 800d37e:	d907      	bls.n	800d390 <_fwalk_sglue+0x38>
 800d380:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d384:	3301      	adds	r3, #1
 800d386:	d003      	beq.n	800d390 <_fwalk_sglue+0x38>
 800d388:	4629      	mov	r1, r5
 800d38a:	4638      	mov	r0, r7
 800d38c:	47c0      	blx	r8
 800d38e:	4306      	orrs	r6, r0
 800d390:	3568      	adds	r5, #104	@ 0x68
 800d392:	e7e9      	b.n	800d368 <_fwalk_sglue+0x10>

0800d394 <siprintf>:
 800d394:	b40e      	push	{r1, r2, r3}
 800d396:	b500      	push	{lr}
 800d398:	b09c      	sub	sp, #112	@ 0x70
 800d39a:	ab1d      	add	r3, sp, #116	@ 0x74
 800d39c:	9002      	str	r0, [sp, #8]
 800d39e:	9006      	str	r0, [sp, #24]
 800d3a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d3a4:	4809      	ldr	r0, [pc, #36]	@ (800d3cc <siprintf+0x38>)
 800d3a6:	9107      	str	r1, [sp, #28]
 800d3a8:	9104      	str	r1, [sp, #16]
 800d3aa:	4909      	ldr	r1, [pc, #36]	@ (800d3d0 <siprintf+0x3c>)
 800d3ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3b0:	9105      	str	r1, [sp, #20]
 800d3b2:	6800      	ldr	r0, [r0, #0]
 800d3b4:	9301      	str	r3, [sp, #4]
 800d3b6:	a902      	add	r1, sp, #8
 800d3b8:	f002 fbc4 	bl	800fb44 <_svfiprintf_r>
 800d3bc:	9b02      	ldr	r3, [sp, #8]
 800d3be:	2200      	movs	r2, #0
 800d3c0:	701a      	strb	r2, [r3, #0]
 800d3c2:	b01c      	add	sp, #112	@ 0x70
 800d3c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800d3c8:	b003      	add	sp, #12
 800d3ca:	4770      	bx	lr
 800d3cc:	2000010c 	.word	0x2000010c
 800d3d0:	ffff0208 	.word	0xffff0208

0800d3d4 <__sread>:
 800d3d4:	b510      	push	{r4, lr}
 800d3d6:	460c      	mov	r4, r1
 800d3d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3dc:	f000 f86c 	bl	800d4b8 <_read_r>
 800d3e0:	2800      	cmp	r0, #0
 800d3e2:	bfab      	itete	ge
 800d3e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d3e6:	89a3      	ldrhlt	r3, [r4, #12]
 800d3e8:	181b      	addge	r3, r3, r0
 800d3ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d3ee:	bfac      	ite	ge
 800d3f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d3f2:	81a3      	strhlt	r3, [r4, #12]
 800d3f4:	bd10      	pop	{r4, pc}

0800d3f6 <__swrite>:
 800d3f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3fa:	461f      	mov	r7, r3
 800d3fc:	898b      	ldrh	r3, [r1, #12]
 800d3fe:	05db      	lsls	r3, r3, #23
 800d400:	4605      	mov	r5, r0
 800d402:	460c      	mov	r4, r1
 800d404:	4616      	mov	r6, r2
 800d406:	d505      	bpl.n	800d414 <__swrite+0x1e>
 800d408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d40c:	2302      	movs	r3, #2
 800d40e:	2200      	movs	r2, #0
 800d410:	f000 f840 	bl	800d494 <_lseek_r>
 800d414:	89a3      	ldrh	r3, [r4, #12]
 800d416:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d41a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d41e:	81a3      	strh	r3, [r4, #12]
 800d420:	4632      	mov	r2, r6
 800d422:	463b      	mov	r3, r7
 800d424:	4628      	mov	r0, r5
 800d426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d42a:	f000 b857 	b.w	800d4dc <_write_r>

0800d42e <__sseek>:
 800d42e:	b510      	push	{r4, lr}
 800d430:	460c      	mov	r4, r1
 800d432:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d436:	f000 f82d 	bl	800d494 <_lseek_r>
 800d43a:	1c43      	adds	r3, r0, #1
 800d43c:	89a3      	ldrh	r3, [r4, #12]
 800d43e:	bf15      	itete	ne
 800d440:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d442:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d446:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d44a:	81a3      	strheq	r3, [r4, #12]
 800d44c:	bf18      	it	ne
 800d44e:	81a3      	strhne	r3, [r4, #12]
 800d450:	bd10      	pop	{r4, pc}

0800d452 <__sclose>:
 800d452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d456:	f000 b80d 	b.w	800d474 <_close_r>

0800d45a <memset>:
 800d45a:	4402      	add	r2, r0
 800d45c:	4603      	mov	r3, r0
 800d45e:	4293      	cmp	r3, r2
 800d460:	d100      	bne.n	800d464 <memset+0xa>
 800d462:	4770      	bx	lr
 800d464:	f803 1b01 	strb.w	r1, [r3], #1
 800d468:	e7f9      	b.n	800d45e <memset+0x4>
	...

0800d46c <_localeconv_r>:
 800d46c:	4800      	ldr	r0, [pc, #0]	@ (800d470 <_localeconv_r+0x4>)
 800d46e:	4770      	bx	lr
 800d470:	2000024c 	.word	0x2000024c

0800d474 <_close_r>:
 800d474:	b538      	push	{r3, r4, r5, lr}
 800d476:	4d06      	ldr	r5, [pc, #24]	@ (800d490 <_close_r+0x1c>)
 800d478:	2300      	movs	r3, #0
 800d47a:	4604      	mov	r4, r0
 800d47c:	4608      	mov	r0, r1
 800d47e:	602b      	str	r3, [r5, #0]
 800d480:	f7f5 fe34 	bl	80030ec <_close>
 800d484:	1c43      	adds	r3, r0, #1
 800d486:	d102      	bne.n	800d48e <_close_r+0x1a>
 800d488:	682b      	ldr	r3, [r5, #0]
 800d48a:	b103      	cbz	r3, 800d48e <_close_r+0x1a>
 800d48c:	6023      	str	r3, [r4, #0]
 800d48e:	bd38      	pop	{r3, r4, r5, pc}
 800d490:	20006b90 	.word	0x20006b90

0800d494 <_lseek_r>:
 800d494:	b538      	push	{r3, r4, r5, lr}
 800d496:	4d07      	ldr	r5, [pc, #28]	@ (800d4b4 <_lseek_r+0x20>)
 800d498:	4604      	mov	r4, r0
 800d49a:	4608      	mov	r0, r1
 800d49c:	4611      	mov	r1, r2
 800d49e:	2200      	movs	r2, #0
 800d4a0:	602a      	str	r2, [r5, #0]
 800d4a2:	461a      	mov	r2, r3
 800d4a4:	f7f5 fe49 	bl	800313a <_lseek>
 800d4a8:	1c43      	adds	r3, r0, #1
 800d4aa:	d102      	bne.n	800d4b2 <_lseek_r+0x1e>
 800d4ac:	682b      	ldr	r3, [r5, #0]
 800d4ae:	b103      	cbz	r3, 800d4b2 <_lseek_r+0x1e>
 800d4b0:	6023      	str	r3, [r4, #0]
 800d4b2:	bd38      	pop	{r3, r4, r5, pc}
 800d4b4:	20006b90 	.word	0x20006b90

0800d4b8 <_read_r>:
 800d4b8:	b538      	push	{r3, r4, r5, lr}
 800d4ba:	4d07      	ldr	r5, [pc, #28]	@ (800d4d8 <_read_r+0x20>)
 800d4bc:	4604      	mov	r4, r0
 800d4be:	4608      	mov	r0, r1
 800d4c0:	4611      	mov	r1, r2
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	602a      	str	r2, [r5, #0]
 800d4c6:	461a      	mov	r2, r3
 800d4c8:	f7f5 fdd7 	bl	800307a <_read>
 800d4cc:	1c43      	adds	r3, r0, #1
 800d4ce:	d102      	bne.n	800d4d6 <_read_r+0x1e>
 800d4d0:	682b      	ldr	r3, [r5, #0]
 800d4d2:	b103      	cbz	r3, 800d4d6 <_read_r+0x1e>
 800d4d4:	6023      	str	r3, [r4, #0]
 800d4d6:	bd38      	pop	{r3, r4, r5, pc}
 800d4d8:	20006b90 	.word	0x20006b90

0800d4dc <_write_r>:
 800d4dc:	b538      	push	{r3, r4, r5, lr}
 800d4de:	4d07      	ldr	r5, [pc, #28]	@ (800d4fc <_write_r+0x20>)
 800d4e0:	4604      	mov	r4, r0
 800d4e2:	4608      	mov	r0, r1
 800d4e4:	4611      	mov	r1, r2
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	602a      	str	r2, [r5, #0]
 800d4ea:	461a      	mov	r2, r3
 800d4ec:	f7f5 fde2 	bl	80030b4 <_write>
 800d4f0:	1c43      	adds	r3, r0, #1
 800d4f2:	d102      	bne.n	800d4fa <_write_r+0x1e>
 800d4f4:	682b      	ldr	r3, [r5, #0]
 800d4f6:	b103      	cbz	r3, 800d4fa <_write_r+0x1e>
 800d4f8:	6023      	str	r3, [r4, #0]
 800d4fa:	bd38      	pop	{r3, r4, r5, pc}
 800d4fc:	20006b90 	.word	0x20006b90

0800d500 <__errno>:
 800d500:	4b01      	ldr	r3, [pc, #4]	@ (800d508 <__errno+0x8>)
 800d502:	6818      	ldr	r0, [r3, #0]
 800d504:	4770      	bx	lr
 800d506:	bf00      	nop
 800d508:	2000010c 	.word	0x2000010c

0800d50c <__libc_init_array>:
 800d50c:	b570      	push	{r4, r5, r6, lr}
 800d50e:	4d0d      	ldr	r5, [pc, #52]	@ (800d544 <__libc_init_array+0x38>)
 800d510:	4c0d      	ldr	r4, [pc, #52]	@ (800d548 <__libc_init_array+0x3c>)
 800d512:	1b64      	subs	r4, r4, r5
 800d514:	10a4      	asrs	r4, r4, #2
 800d516:	2600      	movs	r6, #0
 800d518:	42a6      	cmp	r6, r4
 800d51a:	d109      	bne.n	800d530 <__libc_init_array+0x24>
 800d51c:	4d0b      	ldr	r5, [pc, #44]	@ (800d54c <__libc_init_array+0x40>)
 800d51e:	4c0c      	ldr	r4, [pc, #48]	@ (800d550 <__libc_init_array+0x44>)
 800d520:	f003 fb74 	bl	8010c0c <_init>
 800d524:	1b64      	subs	r4, r4, r5
 800d526:	10a4      	asrs	r4, r4, #2
 800d528:	2600      	movs	r6, #0
 800d52a:	42a6      	cmp	r6, r4
 800d52c:	d105      	bne.n	800d53a <__libc_init_array+0x2e>
 800d52e:	bd70      	pop	{r4, r5, r6, pc}
 800d530:	f855 3b04 	ldr.w	r3, [r5], #4
 800d534:	4798      	blx	r3
 800d536:	3601      	adds	r6, #1
 800d538:	e7ee      	b.n	800d518 <__libc_init_array+0xc>
 800d53a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d53e:	4798      	blx	r3
 800d540:	3601      	adds	r6, #1
 800d542:	e7f2      	b.n	800d52a <__libc_init_array+0x1e>
 800d544:	08011280 	.word	0x08011280
 800d548:	08011280 	.word	0x08011280
 800d54c:	08011280 	.word	0x08011280
 800d550:	08011284 	.word	0x08011284

0800d554 <__retarget_lock_init_recursive>:
 800d554:	4770      	bx	lr

0800d556 <__retarget_lock_acquire_recursive>:
 800d556:	4770      	bx	lr

0800d558 <__retarget_lock_release_recursive>:
 800d558:	4770      	bx	lr

0800d55a <memcpy>:
 800d55a:	440a      	add	r2, r1
 800d55c:	4291      	cmp	r1, r2
 800d55e:	f100 33ff 	add.w	r3, r0, #4294967295
 800d562:	d100      	bne.n	800d566 <memcpy+0xc>
 800d564:	4770      	bx	lr
 800d566:	b510      	push	{r4, lr}
 800d568:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d56c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d570:	4291      	cmp	r1, r2
 800d572:	d1f9      	bne.n	800d568 <memcpy+0xe>
 800d574:	bd10      	pop	{r4, pc}
	...

0800d578 <nanf>:
 800d578:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d580 <nanf+0x8>
 800d57c:	4770      	bx	lr
 800d57e:	bf00      	nop
 800d580:	7fc00000 	.word	0x7fc00000

0800d584 <quorem>:
 800d584:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d588:	6903      	ldr	r3, [r0, #16]
 800d58a:	690c      	ldr	r4, [r1, #16]
 800d58c:	42a3      	cmp	r3, r4
 800d58e:	4607      	mov	r7, r0
 800d590:	db7e      	blt.n	800d690 <quorem+0x10c>
 800d592:	3c01      	subs	r4, #1
 800d594:	f101 0814 	add.w	r8, r1, #20
 800d598:	00a3      	lsls	r3, r4, #2
 800d59a:	f100 0514 	add.w	r5, r0, #20
 800d59e:	9300      	str	r3, [sp, #0]
 800d5a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d5a4:	9301      	str	r3, [sp, #4]
 800d5a6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d5aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d5ae:	3301      	adds	r3, #1
 800d5b0:	429a      	cmp	r2, r3
 800d5b2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d5b6:	fbb2 f6f3 	udiv	r6, r2, r3
 800d5ba:	d32e      	bcc.n	800d61a <quorem+0x96>
 800d5bc:	f04f 0a00 	mov.w	sl, #0
 800d5c0:	46c4      	mov	ip, r8
 800d5c2:	46ae      	mov	lr, r5
 800d5c4:	46d3      	mov	fp, sl
 800d5c6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d5ca:	b298      	uxth	r0, r3
 800d5cc:	fb06 a000 	mla	r0, r6, r0, sl
 800d5d0:	0c02      	lsrs	r2, r0, #16
 800d5d2:	0c1b      	lsrs	r3, r3, #16
 800d5d4:	fb06 2303 	mla	r3, r6, r3, r2
 800d5d8:	f8de 2000 	ldr.w	r2, [lr]
 800d5dc:	b280      	uxth	r0, r0
 800d5de:	b292      	uxth	r2, r2
 800d5e0:	1a12      	subs	r2, r2, r0
 800d5e2:	445a      	add	r2, fp
 800d5e4:	f8de 0000 	ldr.w	r0, [lr]
 800d5e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d5ec:	b29b      	uxth	r3, r3
 800d5ee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d5f2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d5f6:	b292      	uxth	r2, r2
 800d5f8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d5fc:	45e1      	cmp	r9, ip
 800d5fe:	f84e 2b04 	str.w	r2, [lr], #4
 800d602:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d606:	d2de      	bcs.n	800d5c6 <quorem+0x42>
 800d608:	9b00      	ldr	r3, [sp, #0]
 800d60a:	58eb      	ldr	r3, [r5, r3]
 800d60c:	b92b      	cbnz	r3, 800d61a <quorem+0x96>
 800d60e:	9b01      	ldr	r3, [sp, #4]
 800d610:	3b04      	subs	r3, #4
 800d612:	429d      	cmp	r5, r3
 800d614:	461a      	mov	r2, r3
 800d616:	d32f      	bcc.n	800d678 <quorem+0xf4>
 800d618:	613c      	str	r4, [r7, #16]
 800d61a:	4638      	mov	r0, r7
 800d61c:	f001 f9c4 	bl	800e9a8 <__mcmp>
 800d620:	2800      	cmp	r0, #0
 800d622:	db25      	blt.n	800d670 <quorem+0xec>
 800d624:	4629      	mov	r1, r5
 800d626:	2000      	movs	r0, #0
 800d628:	f858 2b04 	ldr.w	r2, [r8], #4
 800d62c:	f8d1 c000 	ldr.w	ip, [r1]
 800d630:	fa1f fe82 	uxth.w	lr, r2
 800d634:	fa1f f38c 	uxth.w	r3, ip
 800d638:	eba3 030e 	sub.w	r3, r3, lr
 800d63c:	4403      	add	r3, r0
 800d63e:	0c12      	lsrs	r2, r2, #16
 800d640:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d644:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d648:	b29b      	uxth	r3, r3
 800d64a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d64e:	45c1      	cmp	r9, r8
 800d650:	f841 3b04 	str.w	r3, [r1], #4
 800d654:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d658:	d2e6      	bcs.n	800d628 <quorem+0xa4>
 800d65a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d65e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d662:	b922      	cbnz	r2, 800d66e <quorem+0xea>
 800d664:	3b04      	subs	r3, #4
 800d666:	429d      	cmp	r5, r3
 800d668:	461a      	mov	r2, r3
 800d66a:	d30b      	bcc.n	800d684 <quorem+0x100>
 800d66c:	613c      	str	r4, [r7, #16]
 800d66e:	3601      	adds	r6, #1
 800d670:	4630      	mov	r0, r6
 800d672:	b003      	add	sp, #12
 800d674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d678:	6812      	ldr	r2, [r2, #0]
 800d67a:	3b04      	subs	r3, #4
 800d67c:	2a00      	cmp	r2, #0
 800d67e:	d1cb      	bne.n	800d618 <quorem+0x94>
 800d680:	3c01      	subs	r4, #1
 800d682:	e7c6      	b.n	800d612 <quorem+0x8e>
 800d684:	6812      	ldr	r2, [r2, #0]
 800d686:	3b04      	subs	r3, #4
 800d688:	2a00      	cmp	r2, #0
 800d68a:	d1ef      	bne.n	800d66c <quorem+0xe8>
 800d68c:	3c01      	subs	r4, #1
 800d68e:	e7ea      	b.n	800d666 <quorem+0xe2>
 800d690:	2000      	movs	r0, #0
 800d692:	e7ee      	b.n	800d672 <quorem+0xee>
 800d694:	0000      	movs	r0, r0
	...

0800d698 <_dtoa_r>:
 800d698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d69c:	69c7      	ldr	r7, [r0, #28]
 800d69e:	b099      	sub	sp, #100	@ 0x64
 800d6a0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d6a4:	ec55 4b10 	vmov	r4, r5, d0
 800d6a8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800d6aa:	9109      	str	r1, [sp, #36]	@ 0x24
 800d6ac:	4683      	mov	fp, r0
 800d6ae:	920e      	str	r2, [sp, #56]	@ 0x38
 800d6b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d6b2:	b97f      	cbnz	r7, 800d6d4 <_dtoa_r+0x3c>
 800d6b4:	2010      	movs	r0, #16
 800d6b6:	f000 fdfd 	bl	800e2b4 <malloc>
 800d6ba:	4602      	mov	r2, r0
 800d6bc:	f8cb 001c 	str.w	r0, [fp, #28]
 800d6c0:	b920      	cbnz	r0, 800d6cc <_dtoa_r+0x34>
 800d6c2:	4ba7      	ldr	r3, [pc, #668]	@ (800d960 <_dtoa_r+0x2c8>)
 800d6c4:	21ef      	movs	r1, #239	@ 0xef
 800d6c6:	48a7      	ldr	r0, [pc, #668]	@ (800d964 <_dtoa_r+0x2cc>)
 800d6c8:	f002 fc2a 	bl	800ff20 <__assert_func>
 800d6cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d6d0:	6007      	str	r7, [r0, #0]
 800d6d2:	60c7      	str	r7, [r0, #12]
 800d6d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d6d8:	6819      	ldr	r1, [r3, #0]
 800d6da:	b159      	cbz	r1, 800d6f4 <_dtoa_r+0x5c>
 800d6dc:	685a      	ldr	r2, [r3, #4]
 800d6de:	604a      	str	r2, [r1, #4]
 800d6e0:	2301      	movs	r3, #1
 800d6e2:	4093      	lsls	r3, r2
 800d6e4:	608b      	str	r3, [r1, #8]
 800d6e6:	4658      	mov	r0, fp
 800d6e8:	f000 feda 	bl	800e4a0 <_Bfree>
 800d6ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	601a      	str	r2, [r3, #0]
 800d6f4:	1e2b      	subs	r3, r5, #0
 800d6f6:	bfb9      	ittee	lt
 800d6f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d6fc:	9303      	strlt	r3, [sp, #12]
 800d6fe:	2300      	movge	r3, #0
 800d700:	6033      	strge	r3, [r6, #0]
 800d702:	9f03      	ldr	r7, [sp, #12]
 800d704:	4b98      	ldr	r3, [pc, #608]	@ (800d968 <_dtoa_r+0x2d0>)
 800d706:	bfbc      	itt	lt
 800d708:	2201      	movlt	r2, #1
 800d70a:	6032      	strlt	r2, [r6, #0]
 800d70c:	43bb      	bics	r3, r7
 800d70e:	d112      	bne.n	800d736 <_dtoa_r+0x9e>
 800d710:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d712:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d716:	6013      	str	r3, [r2, #0]
 800d718:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d71c:	4323      	orrs	r3, r4
 800d71e:	f000 854d 	beq.w	800e1bc <_dtoa_r+0xb24>
 800d722:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d724:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d97c <_dtoa_r+0x2e4>
 800d728:	2b00      	cmp	r3, #0
 800d72a:	f000 854f 	beq.w	800e1cc <_dtoa_r+0xb34>
 800d72e:	f10a 0303 	add.w	r3, sl, #3
 800d732:	f000 bd49 	b.w	800e1c8 <_dtoa_r+0xb30>
 800d736:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d73a:	2200      	movs	r2, #0
 800d73c:	ec51 0b17 	vmov	r0, r1, d7
 800d740:	2300      	movs	r3, #0
 800d742:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800d746:	f7f3 f9c7 	bl	8000ad8 <__aeabi_dcmpeq>
 800d74a:	4680      	mov	r8, r0
 800d74c:	b158      	cbz	r0, 800d766 <_dtoa_r+0xce>
 800d74e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d750:	2301      	movs	r3, #1
 800d752:	6013      	str	r3, [r2, #0]
 800d754:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d756:	b113      	cbz	r3, 800d75e <_dtoa_r+0xc6>
 800d758:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d75a:	4b84      	ldr	r3, [pc, #528]	@ (800d96c <_dtoa_r+0x2d4>)
 800d75c:	6013      	str	r3, [r2, #0]
 800d75e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800d980 <_dtoa_r+0x2e8>
 800d762:	f000 bd33 	b.w	800e1cc <_dtoa_r+0xb34>
 800d766:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d76a:	aa16      	add	r2, sp, #88	@ 0x58
 800d76c:	a917      	add	r1, sp, #92	@ 0x5c
 800d76e:	4658      	mov	r0, fp
 800d770:	f001 fa3a 	bl	800ebe8 <__d2b>
 800d774:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d778:	4681      	mov	r9, r0
 800d77a:	2e00      	cmp	r6, #0
 800d77c:	d077      	beq.n	800d86e <_dtoa_r+0x1d6>
 800d77e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d780:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800d784:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d788:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d78c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d790:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d794:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d798:	4619      	mov	r1, r3
 800d79a:	2200      	movs	r2, #0
 800d79c:	4b74      	ldr	r3, [pc, #464]	@ (800d970 <_dtoa_r+0x2d8>)
 800d79e:	f7f2 fd7b 	bl	8000298 <__aeabi_dsub>
 800d7a2:	a369      	add	r3, pc, #420	@ (adr r3, 800d948 <_dtoa_r+0x2b0>)
 800d7a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7a8:	f7f2 ff2e 	bl	8000608 <__aeabi_dmul>
 800d7ac:	a368      	add	r3, pc, #416	@ (adr r3, 800d950 <_dtoa_r+0x2b8>)
 800d7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7b2:	f7f2 fd73 	bl	800029c <__adddf3>
 800d7b6:	4604      	mov	r4, r0
 800d7b8:	4630      	mov	r0, r6
 800d7ba:	460d      	mov	r5, r1
 800d7bc:	f7f2 feba 	bl	8000534 <__aeabi_i2d>
 800d7c0:	a365      	add	r3, pc, #404	@ (adr r3, 800d958 <_dtoa_r+0x2c0>)
 800d7c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7c6:	f7f2 ff1f 	bl	8000608 <__aeabi_dmul>
 800d7ca:	4602      	mov	r2, r0
 800d7cc:	460b      	mov	r3, r1
 800d7ce:	4620      	mov	r0, r4
 800d7d0:	4629      	mov	r1, r5
 800d7d2:	f7f2 fd63 	bl	800029c <__adddf3>
 800d7d6:	4604      	mov	r4, r0
 800d7d8:	460d      	mov	r5, r1
 800d7da:	f7f3 f9c5 	bl	8000b68 <__aeabi_d2iz>
 800d7de:	2200      	movs	r2, #0
 800d7e0:	4607      	mov	r7, r0
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	4620      	mov	r0, r4
 800d7e6:	4629      	mov	r1, r5
 800d7e8:	f7f3 f980 	bl	8000aec <__aeabi_dcmplt>
 800d7ec:	b140      	cbz	r0, 800d800 <_dtoa_r+0x168>
 800d7ee:	4638      	mov	r0, r7
 800d7f0:	f7f2 fea0 	bl	8000534 <__aeabi_i2d>
 800d7f4:	4622      	mov	r2, r4
 800d7f6:	462b      	mov	r3, r5
 800d7f8:	f7f3 f96e 	bl	8000ad8 <__aeabi_dcmpeq>
 800d7fc:	b900      	cbnz	r0, 800d800 <_dtoa_r+0x168>
 800d7fe:	3f01      	subs	r7, #1
 800d800:	2f16      	cmp	r7, #22
 800d802:	d851      	bhi.n	800d8a8 <_dtoa_r+0x210>
 800d804:	4b5b      	ldr	r3, [pc, #364]	@ (800d974 <_dtoa_r+0x2dc>)
 800d806:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d80e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d812:	f7f3 f96b 	bl	8000aec <__aeabi_dcmplt>
 800d816:	2800      	cmp	r0, #0
 800d818:	d048      	beq.n	800d8ac <_dtoa_r+0x214>
 800d81a:	3f01      	subs	r7, #1
 800d81c:	2300      	movs	r3, #0
 800d81e:	9312      	str	r3, [sp, #72]	@ 0x48
 800d820:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d822:	1b9b      	subs	r3, r3, r6
 800d824:	1e5a      	subs	r2, r3, #1
 800d826:	bf44      	itt	mi
 800d828:	f1c3 0801 	rsbmi	r8, r3, #1
 800d82c:	2300      	movmi	r3, #0
 800d82e:	9208      	str	r2, [sp, #32]
 800d830:	bf54      	ite	pl
 800d832:	f04f 0800 	movpl.w	r8, #0
 800d836:	9308      	strmi	r3, [sp, #32]
 800d838:	2f00      	cmp	r7, #0
 800d83a:	db39      	blt.n	800d8b0 <_dtoa_r+0x218>
 800d83c:	9b08      	ldr	r3, [sp, #32]
 800d83e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800d840:	443b      	add	r3, r7
 800d842:	9308      	str	r3, [sp, #32]
 800d844:	2300      	movs	r3, #0
 800d846:	930a      	str	r3, [sp, #40]	@ 0x28
 800d848:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d84a:	2b09      	cmp	r3, #9
 800d84c:	d864      	bhi.n	800d918 <_dtoa_r+0x280>
 800d84e:	2b05      	cmp	r3, #5
 800d850:	bfc4      	itt	gt
 800d852:	3b04      	subgt	r3, #4
 800d854:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800d856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d858:	f1a3 0302 	sub.w	r3, r3, #2
 800d85c:	bfcc      	ite	gt
 800d85e:	2400      	movgt	r4, #0
 800d860:	2401      	movle	r4, #1
 800d862:	2b03      	cmp	r3, #3
 800d864:	d863      	bhi.n	800d92e <_dtoa_r+0x296>
 800d866:	e8df f003 	tbb	[pc, r3]
 800d86a:	372a      	.short	0x372a
 800d86c:	5535      	.short	0x5535
 800d86e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800d872:	441e      	add	r6, r3
 800d874:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d878:	2b20      	cmp	r3, #32
 800d87a:	bfc1      	itttt	gt
 800d87c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d880:	409f      	lslgt	r7, r3
 800d882:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d886:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d88a:	bfd6      	itet	le
 800d88c:	f1c3 0320 	rsble	r3, r3, #32
 800d890:	ea47 0003 	orrgt.w	r0, r7, r3
 800d894:	fa04 f003 	lslle.w	r0, r4, r3
 800d898:	f7f2 fe3c 	bl	8000514 <__aeabi_ui2d>
 800d89c:	2201      	movs	r2, #1
 800d89e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d8a2:	3e01      	subs	r6, #1
 800d8a4:	9214      	str	r2, [sp, #80]	@ 0x50
 800d8a6:	e777      	b.n	800d798 <_dtoa_r+0x100>
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	e7b8      	b.n	800d81e <_dtoa_r+0x186>
 800d8ac:	9012      	str	r0, [sp, #72]	@ 0x48
 800d8ae:	e7b7      	b.n	800d820 <_dtoa_r+0x188>
 800d8b0:	427b      	negs	r3, r7
 800d8b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	eba8 0807 	sub.w	r8, r8, r7
 800d8ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d8bc:	e7c4      	b.n	800d848 <_dtoa_r+0x1b0>
 800d8be:	2300      	movs	r3, #0
 800d8c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d8c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	dc35      	bgt.n	800d934 <_dtoa_r+0x29c>
 800d8c8:	2301      	movs	r3, #1
 800d8ca:	9300      	str	r3, [sp, #0]
 800d8cc:	9307      	str	r3, [sp, #28]
 800d8ce:	461a      	mov	r2, r3
 800d8d0:	920e      	str	r2, [sp, #56]	@ 0x38
 800d8d2:	e00b      	b.n	800d8ec <_dtoa_r+0x254>
 800d8d4:	2301      	movs	r3, #1
 800d8d6:	e7f3      	b.n	800d8c0 <_dtoa_r+0x228>
 800d8d8:	2300      	movs	r3, #0
 800d8da:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d8dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d8de:	18fb      	adds	r3, r7, r3
 800d8e0:	9300      	str	r3, [sp, #0]
 800d8e2:	3301      	adds	r3, #1
 800d8e4:	2b01      	cmp	r3, #1
 800d8e6:	9307      	str	r3, [sp, #28]
 800d8e8:	bfb8      	it	lt
 800d8ea:	2301      	movlt	r3, #1
 800d8ec:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d8f0:	2100      	movs	r1, #0
 800d8f2:	2204      	movs	r2, #4
 800d8f4:	f102 0514 	add.w	r5, r2, #20
 800d8f8:	429d      	cmp	r5, r3
 800d8fa:	d91f      	bls.n	800d93c <_dtoa_r+0x2a4>
 800d8fc:	6041      	str	r1, [r0, #4]
 800d8fe:	4658      	mov	r0, fp
 800d900:	f000 fd8e 	bl	800e420 <_Balloc>
 800d904:	4682      	mov	sl, r0
 800d906:	2800      	cmp	r0, #0
 800d908:	d13c      	bne.n	800d984 <_dtoa_r+0x2ec>
 800d90a:	4b1b      	ldr	r3, [pc, #108]	@ (800d978 <_dtoa_r+0x2e0>)
 800d90c:	4602      	mov	r2, r0
 800d90e:	f240 11af 	movw	r1, #431	@ 0x1af
 800d912:	e6d8      	b.n	800d6c6 <_dtoa_r+0x2e>
 800d914:	2301      	movs	r3, #1
 800d916:	e7e0      	b.n	800d8da <_dtoa_r+0x242>
 800d918:	2401      	movs	r4, #1
 800d91a:	2300      	movs	r3, #0
 800d91c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d91e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d920:	f04f 33ff 	mov.w	r3, #4294967295
 800d924:	9300      	str	r3, [sp, #0]
 800d926:	9307      	str	r3, [sp, #28]
 800d928:	2200      	movs	r2, #0
 800d92a:	2312      	movs	r3, #18
 800d92c:	e7d0      	b.n	800d8d0 <_dtoa_r+0x238>
 800d92e:	2301      	movs	r3, #1
 800d930:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d932:	e7f5      	b.n	800d920 <_dtoa_r+0x288>
 800d934:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d936:	9300      	str	r3, [sp, #0]
 800d938:	9307      	str	r3, [sp, #28]
 800d93a:	e7d7      	b.n	800d8ec <_dtoa_r+0x254>
 800d93c:	3101      	adds	r1, #1
 800d93e:	0052      	lsls	r2, r2, #1
 800d940:	e7d8      	b.n	800d8f4 <_dtoa_r+0x25c>
 800d942:	bf00      	nop
 800d944:	f3af 8000 	nop.w
 800d948:	636f4361 	.word	0x636f4361
 800d94c:	3fd287a7 	.word	0x3fd287a7
 800d950:	8b60c8b3 	.word	0x8b60c8b3
 800d954:	3fc68a28 	.word	0x3fc68a28
 800d958:	509f79fb 	.word	0x509f79fb
 800d95c:	3fd34413 	.word	0x3fd34413
 800d960:	08010e8e 	.word	0x08010e8e
 800d964:	08010ea5 	.word	0x08010ea5
 800d968:	7ff00000 	.word	0x7ff00000
 800d96c:	08010e59 	.word	0x08010e59
 800d970:	3ff80000 	.word	0x3ff80000
 800d974:	08010fa0 	.word	0x08010fa0
 800d978:	08010efd 	.word	0x08010efd
 800d97c:	08010e8a 	.word	0x08010e8a
 800d980:	08010e58 	.word	0x08010e58
 800d984:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d988:	6018      	str	r0, [r3, #0]
 800d98a:	9b07      	ldr	r3, [sp, #28]
 800d98c:	2b0e      	cmp	r3, #14
 800d98e:	f200 80a4 	bhi.w	800dada <_dtoa_r+0x442>
 800d992:	2c00      	cmp	r4, #0
 800d994:	f000 80a1 	beq.w	800dada <_dtoa_r+0x442>
 800d998:	2f00      	cmp	r7, #0
 800d99a:	dd33      	ble.n	800da04 <_dtoa_r+0x36c>
 800d99c:	4bad      	ldr	r3, [pc, #692]	@ (800dc54 <_dtoa_r+0x5bc>)
 800d99e:	f007 020f 	and.w	r2, r7, #15
 800d9a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d9a6:	ed93 7b00 	vldr	d7, [r3]
 800d9aa:	05f8      	lsls	r0, r7, #23
 800d9ac:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d9b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d9b4:	d516      	bpl.n	800d9e4 <_dtoa_r+0x34c>
 800d9b6:	4ba8      	ldr	r3, [pc, #672]	@ (800dc58 <_dtoa_r+0x5c0>)
 800d9b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d9bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d9c0:	f7f2 ff4c 	bl	800085c <__aeabi_ddiv>
 800d9c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d9c8:	f004 040f 	and.w	r4, r4, #15
 800d9cc:	2603      	movs	r6, #3
 800d9ce:	4da2      	ldr	r5, [pc, #648]	@ (800dc58 <_dtoa_r+0x5c0>)
 800d9d0:	b954      	cbnz	r4, 800d9e8 <_dtoa_r+0x350>
 800d9d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d9d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d9da:	f7f2 ff3f 	bl	800085c <__aeabi_ddiv>
 800d9de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d9e2:	e028      	b.n	800da36 <_dtoa_r+0x39e>
 800d9e4:	2602      	movs	r6, #2
 800d9e6:	e7f2      	b.n	800d9ce <_dtoa_r+0x336>
 800d9e8:	07e1      	lsls	r1, r4, #31
 800d9ea:	d508      	bpl.n	800d9fe <_dtoa_r+0x366>
 800d9ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d9f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d9f4:	f7f2 fe08 	bl	8000608 <__aeabi_dmul>
 800d9f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d9fc:	3601      	adds	r6, #1
 800d9fe:	1064      	asrs	r4, r4, #1
 800da00:	3508      	adds	r5, #8
 800da02:	e7e5      	b.n	800d9d0 <_dtoa_r+0x338>
 800da04:	f000 80d2 	beq.w	800dbac <_dtoa_r+0x514>
 800da08:	427c      	negs	r4, r7
 800da0a:	4b92      	ldr	r3, [pc, #584]	@ (800dc54 <_dtoa_r+0x5bc>)
 800da0c:	4d92      	ldr	r5, [pc, #584]	@ (800dc58 <_dtoa_r+0x5c0>)
 800da0e:	f004 020f 	and.w	r2, r4, #15
 800da12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800da1e:	f7f2 fdf3 	bl	8000608 <__aeabi_dmul>
 800da22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da26:	1124      	asrs	r4, r4, #4
 800da28:	2300      	movs	r3, #0
 800da2a:	2602      	movs	r6, #2
 800da2c:	2c00      	cmp	r4, #0
 800da2e:	f040 80b2 	bne.w	800db96 <_dtoa_r+0x4fe>
 800da32:	2b00      	cmp	r3, #0
 800da34:	d1d3      	bne.n	800d9de <_dtoa_r+0x346>
 800da36:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800da38:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	f000 80b7 	beq.w	800dbb0 <_dtoa_r+0x518>
 800da42:	4b86      	ldr	r3, [pc, #536]	@ (800dc5c <_dtoa_r+0x5c4>)
 800da44:	2200      	movs	r2, #0
 800da46:	4620      	mov	r0, r4
 800da48:	4629      	mov	r1, r5
 800da4a:	f7f3 f84f 	bl	8000aec <__aeabi_dcmplt>
 800da4e:	2800      	cmp	r0, #0
 800da50:	f000 80ae 	beq.w	800dbb0 <_dtoa_r+0x518>
 800da54:	9b07      	ldr	r3, [sp, #28]
 800da56:	2b00      	cmp	r3, #0
 800da58:	f000 80aa 	beq.w	800dbb0 <_dtoa_r+0x518>
 800da5c:	9b00      	ldr	r3, [sp, #0]
 800da5e:	2b00      	cmp	r3, #0
 800da60:	dd37      	ble.n	800dad2 <_dtoa_r+0x43a>
 800da62:	1e7b      	subs	r3, r7, #1
 800da64:	9304      	str	r3, [sp, #16]
 800da66:	4620      	mov	r0, r4
 800da68:	4b7d      	ldr	r3, [pc, #500]	@ (800dc60 <_dtoa_r+0x5c8>)
 800da6a:	2200      	movs	r2, #0
 800da6c:	4629      	mov	r1, r5
 800da6e:	f7f2 fdcb 	bl	8000608 <__aeabi_dmul>
 800da72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800da76:	9c00      	ldr	r4, [sp, #0]
 800da78:	3601      	adds	r6, #1
 800da7a:	4630      	mov	r0, r6
 800da7c:	f7f2 fd5a 	bl	8000534 <__aeabi_i2d>
 800da80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800da84:	f7f2 fdc0 	bl	8000608 <__aeabi_dmul>
 800da88:	4b76      	ldr	r3, [pc, #472]	@ (800dc64 <_dtoa_r+0x5cc>)
 800da8a:	2200      	movs	r2, #0
 800da8c:	f7f2 fc06 	bl	800029c <__adddf3>
 800da90:	4605      	mov	r5, r0
 800da92:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800da96:	2c00      	cmp	r4, #0
 800da98:	f040 808d 	bne.w	800dbb6 <_dtoa_r+0x51e>
 800da9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800daa0:	4b71      	ldr	r3, [pc, #452]	@ (800dc68 <_dtoa_r+0x5d0>)
 800daa2:	2200      	movs	r2, #0
 800daa4:	f7f2 fbf8 	bl	8000298 <__aeabi_dsub>
 800daa8:	4602      	mov	r2, r0
 800daaa:	460b      	mov	r3, r1
 800daac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800dab0:	462a      	mov	r2, r5
 800dab2:	4633      	mov	r3, r6
 800dab4:	f7f3 f838 	bl	8000b28 <__aeabi_dcmpgt>
 800dab8:	2800      	cmp	r0, #0
 800daba:	f040 828b 	bne.w	800dfd4 <_dtoa_r+0x93c>
 800dabe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dac2:	462a      	mov	r2, r5
 800dac4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800dac8:	f7f3 f810 	bl	8000aec <__aeabi_dcmplt>
 800dacc:	2800      	cmp	r0, #0
 800dace:	f040 8128 	bne.w	800dd22 <_dtoa_r+0x68a>
 800dad2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800dad6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800dada:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dadc:	2b00      	cmp	r3, #0
 800dade:	f2c0 815a 	blt.w	800dd96 <_dtoa_r+0x6fe>
 800dae2:	2f0e      	cmp	r7, #14
 800dae4:	f300 8157 	bgt.w	800dd96 <_dtoa_r+0x6fe>
 800dae8:	4b5a      	ldr	r3, [pc, #360]	@ (800dc54 <_dtoa_r+0x5bc>)
 800daea:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800daee:	ed93 7b00 	vldr	d7, [r3]
 800daf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	ed8d 7b00 	vstr	d7, [sp]
 800dafa:	da03      	bge.n	800db04 <_dtoa_r+0x46c>
 800dafc:	9b07      	ldr	r3, [sp, #28]
 800dafe:	2b00      	cmp	r3, #0
 800db00:	f340 8101 	ble.w	800dd06 <_dtoa_r+0x66e>
 800db04:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800db08:	4656      	mov	r6, sl
 800db0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800db0e:	4620      	mov	r0, r4
 800db10:	4629      	mov	r1, r5
 800db12:	f7f2 fea3 	bl	800085c <__aeabi_ddiv>
 800db16:	f7f3 f827 	bl	8000b68 <__aeabi_d2iz>
 800db1a:	4680      	mov	r8, r0
 800db1c:	f7f2 fd0a 	bl	8000534 <__aeabi_i2d>
 800db20:	e9dd 2300 	ldrd	r2, r3, [sp]
 800db24:	f7f2 fd70 	bl	8000608 <__aeabi_dmul>
 800db28:	4602      	mov	r2, r0
 800db2a:	460b      	mov	r3, r1
 800db2c:	4620      	mov	r0, r4
 800db2e:	4629      	mov	r1, r5
 800db30:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800db34:	f7f2 fbb0 	bl	8000298 <__aeabi_dsub>
 800db38:	f806 4b01 	strb.w	r4, [r6], #1
 800db3c:	9d07      	ldr	r5, [sp, #28]
 800db3e:	eba6 040a 	sub.w	r4, r6, sl
 800db42:	42a5      	cmp	r5, r4
 800db44:	4602      	mov	r2, r0
 800db46:	460b      	mov	r3, r1
 800db48:	f040 8117 	bne.w	800dd7a <_dtoa_r+0x6e2>
 800db4c:	f7f2 fba6 	bl	800029c <__adddf3>
 800db50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800db54:	4604      	mov	r4, r0
 800db56:	460d      	mov	r5, r1
 800db58:	f7f2 ffe6 	bl	8000b28 <__aeabi_dcmpgt>
 800db5c:	2800      	cmp	r0, #0
 800db5e:	f040 80f9 	bne.w	800dd54 <_dtoa_r+0x6bc>
 800db62:	e9dd 2300 	ldrd	r2, r3, [sp]
 800db66:	4620      	mov	r0, r4
 800db68:	4629      	mov	r1, r5
 800db6a:	f7f2 ffb5 	bl	8000ad8 <__aeabi_dcmpeq>
 800db6e:	b118      	cbz	r0, 800db78 <_dtoa_r+0x4e0>
 800db70:	f018 0f01 	tst.w	r8, #1
 800db74:	f040 80ee 	bne.w	800dd54 <_dtoa_r+0x6bc>
 800db78:	4649      	mov	r1, r9
 800db7a:	4658      	mov	r0, fp
 800db7c:	f000 fc90 	bl	800e4a0 <_Bfree>
 800db80:	2300      	movs	r3, #0
 800db82:	7033      	strb	r3, [r6, #0]
 800db84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800db86:	3701      	adds	r7, #1
 800db88:	601f      	str	r7, [r3, #0]
 800db8a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	f000 831d 	beq.w	800e1cc <_dtoa_r+0xb34>
 800db92:	601e      	str	r6, [r3, #0]
 800db94:	e31a      	b.n	800e1cc <_dtoa_r+0xb34>
 800db96:	07e2      	lsls	r2, r4, #31
 800db98:	d505      	bpl.n	800dba6 <_dtoa_r+0x50e>
 800db9a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800db9e:	f7f2 fd33 	bl	8000608 <__aeabi_dmul>
 800dba2:	3601      	adds	r6, #1
 800dba4:	2301      	movs	r3, #1
 800dba6:	1064      	asrs	r4, r4, #1
 800dba8:	3508      	adds	r5, #8
 800dbaa:	e73f      	b.n	800da2c <_dtoa_r+0x394>
 800dbac:	2602      	movs	r6, #2
 800dbae:	e742      	b.n	800da36 <_dtoa_r+0x39e>
 800dbb0:	9c07      	ldr	r4, [sp, #28]
 800dbb2:	9704      	str	r7, [sp, #16]
 800dbb4:	e761      	b.n	800da7a <_dtoa_r+0x3e2>
 800dbb6:	4b27      	ldr	r3, [pc, #156]	@ (800dc54 <_dtoa_r+0x5bc>)
 800dbb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800dbba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dbbe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dbc2:	4454      	add	r4, sl
 800dbc4:	2900      	cmp	r1, #0
 800dbc6:	d053      	beq.n	800dc70 <_dtoa_r+0x5d8>
 800dbc8:	4928      	ldr	r1, [pc, #160]	@ (800dc6c <_dtoa_r+0x5d4>)
 800dbca:	2000      	movs	r0, #0
 800dbcc:	f7f2 fe46 	bl	800085c <__aeabi_ddiv>
 800dbd0:	4633      	mov	r3, r6
 800dbd2:	462a      	mov	r2, r5
 800dbd4:	f7f2 fb60 	bl	8000298 <__aeabi_dsub>
 800dbd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800dbdc:	4656      	mov	r6, sl
 800dbde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dbe2:	f7f2 ffc1 	bl	8000b68 <__aeabi_d2iz>
 800dbe6:	4605      	mov	r5, r0
 800dbe8:	f7f2 fca4 	bl	8000534 <__aeabi_i2d>
 800dbec:	4602      	mov	r2, r0
 800dbee:	460b      	mov	r3, r1
 800dbf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dbf4:	f7f2 fb50 	bl	8000298 <__aeabi_dsub>
 800dbf8:	3530      	adds	r5, #48	@ 0x30
 800dbfa:	4602      	mov	r2, r0
 800dbfc:	460b      	mov	r3, r1
 800dbfe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800dc02:	f806 5b01 	strb.w	r5, [r6], #1
 800dc06:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800dc0a:	f7f2 ff6f 	bl	8000aec <__aeabi_dcmplt>
 800dc0e:	2800      	cmp	r0, #0
 800dc10:	d171      	bne.n	800dcf6 <_dtoa_r+0x65e>
 800dc12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dc16:	4911      	ldr	r1, [pc, #68]	@ (800dc5c <_dtoa_r+0x5c4>)
 800dc18:	2000      	movs	r0, #0
 800dc1a:	f7f2 fb3d 	bl	8000298 <__aeabi_dsub>
 800dc1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800dc22:	f7f2 ff63 	bl	8000aec <__aeabi_dcmplt>
 800dc26:	2800      	cmp	r0, #0
 800dc28:	f040 8095 	bne.w	800dd56 <_dtoa_r+0x6be>
 800dc2c:	42a6      	cmp	r6, r4
 800dc2e:	f43f af50 	beq.w	800dad2 <_dtoa_r+0x43a>
 800dc32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800dc36:	4b0a      	ldr	r3, [pc, #40]	@ (800dc60 <_dtoa_r+0x5c8>)
 800dc38:	2200      	movs	r2, #0
 800dc3a:	f7f2 fce5 	bl	8000608 <__aeabi_dmul>
 800dc3e:	4b08      	ldr	r3, [pc, #32]	@ (800dc60 <_dtoa_r+0x5c8>)
 800dc40:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800dc44:	2200      	movs	r2, #0
 800dc46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc4a:	f7f2 fcdd 	bl	8000608 <__aeabi_dmul>
 800dc4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dc52:	e7c4      	b.n	800dbde <_dtoa_r+0x546>
 800dc54:	08010fa0 	.word	0x08010fa0
 800dc58:	08010f78 	.word	0x08010f78
 800dc5c:	3ff00000 	.word	0x3ff00000
 800dc60:	40240000 	.word	0x40240000
 800dc64:	401c0000 	.word	0x401c0000
 800dc68:	40140000 	.word	0x40140000
 800dc6c:	3fe00000 	.word	0x3fe00000
 800dc70:	4631      	mov	r1, r6
 800dc72:	4628      	mov	r0, r5
 800dc74:	f7f2 fcc8 	bl	8000608 <__aeabi_dmul>
 800dc78:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800dc7c:	9415      	str	r4, [sp, #84]	@ 0x54
 800dc7e:	4656      	mov	r6, sl
 800dc80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc84:	f7f2 ff70 	bl	8000b68 <__aeabi_d2iz>
 800dc88:	4605      	mov	r5, r0
 800dc8a:	f7f2 fc53 	bl	8000534 <__aeabi_i2d>
 800dc8e:	4602      	mov	r2, r0
 800dc90:	460b      	mov	r3, r1
 800dc92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc96:	f7f2 faff 	bl	8000298 <__aeabi_dsub>
 800dc9a:	3530      	adds	r5, #48	@ 0x30
 800dc9c:	f806 5b01 	strb.w	r5, [r6], #1
 800dca0:	4602      	mov	r2, r0
 800dca2:	460b      	mov	r3, r1
 800dca4:	42a6      	cmp	r6, r4
 800dca6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800dcaa:	f04f 0200 	mov.w	r2, #0
 800dcae:	d124      	bne.n	800dcfa <_dtoa_r+0x662>
 800dcb0:	4bac      	ldr	r3, [pc, #688]	@ (800df64 <_dtoa_r+0x8cc>)
 800dcb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800dcb6:	f7f2 faf1 	bl	800029c <__adddf3>
 800dcba:	4602      	mov	r2, r0
 800dcbc:	460b      	mov	r3, r1
 800dcbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dcc2:	f7f2 ff31 	bl	8000b28 <__aeabi_dcmpgt>
 800dcc6:	2800      	cmp	r0, #0
 800dcc8:	d145      	bne.n	800dd56 <_dtoa_r+0x6be>
 800dcca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800dcce:	49a5      	ldr	r1, [pc, #660]	@ (800df64 <_dtoa_r+0x8cc>)
 800dcd0:	2000      	movs	r0, #0
 800dcd2:	f7f2 fae1 	bl	8000298 <__aeabi_dsub>
 800dcd6:	4602      	mov	r2, r0
 800dcd8:	460b      	mov	r3, r1
 800dcda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dcde:	f7f2 ff05 	bl	8000aec <__aeabi_dcmplt>
 800dce2:	2800      	cmp	r0, #0
 800dce4:	f43f aef5 	beq.w	800dad2 <_dtoa_r+0x43a>
 800dce8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800dcea:	1e73      	subs	r3, r6, #1
 800dcec:	9315      	str	r3, [sp, #84]	@ 0x54
 800dcee:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dcf2:	2b30      	cmp	r3, #48	@ 0x30
 800dcf4:	d0f8      	beq.n	800dce8 <_dtoa_r+0x650>
 800dcf6:	9f04      	ldr	r7, [sp, #16]
 800dcf8:	e73e      	b.n	800db78 <_dtoa_r+0x4e0>
 800dcfa:	4b9b      	ldr	r3, [pc, #620]	@ (800df68 <_dtoa_r+0x8d0>)
 800dcfc:	f7f2 fc84 	bl	8000608 <__aeabi_dmul>
 800dd00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dd04:	e7bc      	b.n	800dc80 <_dtoa_r+0x5e8>
 800dd06:	d10c      	bne.n	800dd22 <_dtoa_r+0x68a>
 800dd08:	4b98      	ldr	r3, [pc, #608]	@ (800df6c <_dtoa_r+0x8d4>)
 800dd0a:	2200      	movs	r2, #0
 800dd0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd10:	f7f2 fc7a 	bl	8000608 <__aeabi_dmul>
 800dd14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dd18:	f7f2 fefc 	bl	8000b14 <__aeabi_dcmpge>
 800dd1c:	2800      	cmp	r0, #0
 800dd1e:	f000 8157 	beq.w	800dfd0 <_dtoa_r+0x938>
 800dd22:	2400      	movs	r4, #0
 800dd24:	4625      	mov	r5, r4
 800dd26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd28:	43db      	mvns	r3, r3
 800dd2a:	9304      	str	r3, [sp, #16]
 800dd2c:	4656      	mov	r6, sl
 800dd2e:	2700      	movs	r7, #0
 800dd30:	4621      	mov	r1, r4
 800dd32:	4658      	mov	r0, fp
 800dd34:	f000 fbb4 	bl	800e4a0 <_Bfree>
 800dd38:	2d00      	cmp	r5, #0
 800dd3a:	d0dc      	beq.n	800dcf6 <_dtoa_r+0x65e>
 800dd3c:	b12f      	cbz	r7, 800dd4a <_dtoa_r+0x6b2>
 800dd3e:	42af      	cmp	r7, r5
 800dd40:	d003      	beq.n	800dd4a <_dtoa_r+0x6b2>
 800dd42:	4639      	mov	r1, r7
 800dd44:	4658      	mov	r0, fp
 800dd46:	f000 fbab 	bl	800e4a0 <_Bfree>
 800dd4a:	4629      	mov	r1, r5
 800dd4c:	4658      	mov	r0, fp
 800dd4e:	f000 fba7 	bl	800e4a0 <_Bfree>
 800dd52:	e7d0      	b.n	800dcf6 <_dtoa_r+0x65e>
 800dd54:	9704      	str	r7, [sp, #16]
 800dd56:	4633      	mov	r3, r6
 800dd58:	461e      	mov	r6, r3
 800dd5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dd5e:	2a39      	cmp	r2, #57	@ 0x39
 800dd60:	d107      	bne.n	800dd72 <_dtoa_r+0x6da>
 800dd62:	459a      	cmp	sl, r3
 800dd64:	d1f8      	bne.n	800dd58 <_dtoa_r+0x6c0>
 800dd66:	9a04      	ldr	r2, [sp, #16]
 800dd68:	3201      	adds	r2, #1
 800dd6a:	9204      	str	r2, [sp, #16]
 800dd6c:	2230      	movs	r2, #48	@ 0x30
 800dd6e:	f88a 2000 	strb.w	r2, [sl]
 800dd72:	781a      	ldrb	r2, [r3, #0]
 800dd74:	3201      	adds	r2, #1
 800dd76:	701a      	strb	r2, [r3, #0]
 800dd78:	e7bd      	b.n	800dcf6 <_dtoa_r+0x65e>
 800dd7a:	4b7b      	ldr	r3, [pc, #492]	@ (800df68 <_dtoa_r+0x8d0>)
 800dd7c:	2200      	movs	r2, #0
 800dd7e:	f7f2 fc43 	bl	8000608 <__aeabi_dmul>
 800dd82:	2200      	movs	r2, #0
 800dd84:	2300      	movs	r3, #0
 800dd86:	4604      	mov	r4, r0
 800dd88:	460d      	mov	r5, r1
 800dd8a:	f7f2 fea5 	bl	8000ad8 <__aeabi_dcmpeq>
 800dd8e:	2800      	cmp	r0, #0
 800dd90:	f43f aebb 	beq.w	800db0a <_dtoa_r+0x472>
 800dd94:	e6f0      	b.n	800db78 <_dtoa_r+0x4e0>
 800dd96:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800dd98:	2a00      	cmp	r2, #0
 800dd9a:	f000 80db 	beq.w	800df54 <_dtoa_r+0x8bc>
 800dd9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dda0:	2a01      	cmp	r2, #1
 800dda2:	f300 80bf 	bgt.w	800df24 <_dtoa_r+0x88c>
 800dda6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800dda8:	2a00      	cmp	r2, #0
 800ddaa:	f000 80b7 	beq.w	800df1c <_dtoa_r+0x884>
 800ddae:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ddb2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ddb4:	4646      	mov	r6, r8
 800ddb6:	9a08      	ldr	r2, [sp, #32]
 800ddb8:	2101      	movs	r1, #1
 800ddba:	441a      	add	r2, r3
 800ddbc:	4658      	mov	r0, fp
 800ddbe:	4498      	add	r8, r3
 800ddc0:	9208      	str	r2, [sp, #32]
 800ddc2:	f000 fc6b 	bl	800e69c <__i2b>
 800ddc6:	4605      	mov	r5, r0
 800ddc8:	b15e      	cbz	r6, 800dde2 <_dtoa_r+0x74a>
 800ddca:	9b08      	ldr	r3, [sp, #32]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	dd08      	ble.n	800dde2 <_dtoa_r+0x74a>
 800ddd0:	42b3      	cmp	r3, r6
 800ddd2:	9a08      	ldr	r2, [sp, #32]
 800ddd4:	bfa8      	it	ge
 800ddd6:	4633      	movge	r3, r6
 800ddd8:	eba8 0803 	sub.w	r8, r8, r3
 800dddc:	1af6      	subs	r6, r6, r3
 800ddde:	1ad3      	subs	r3, r2, r3
 800dde0:	9308      	str	r3, [sp, #32]
 800dde2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dde4:	b1f3      	cbz	r3, 800de24 <_dtoa_r+0x78c>
 800dde6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	f000 80b7 	beq.w	800df5c <_dtoa_r+0x8c4>
 800ddee:	b18c      	cbz	r4, 800de14 <_dtoa_r+0x77c>
 800ddf0:	4629      	mov	r1, r5
 800ddf2:	4622      	mov	r2, r4
 800ddf4:	4658      	mov	r0, fp
 800ddf6:	f000 fd11 	bl	800e81c <__pow5mult>
 800ddfa:	464a      	mov	r2, r9
 800ddfc:	4601      	mov	r1, r0
 800ddfe:	4605      	mov	r5, r0
 800de00:	4658      	mov	r0, fp
 800de02:	f000 fc61 	bl	800e6c8 <__multiply>
 800de06:	4649      	mov	r1, r9
 800de08:	9004      	str	r0, [sp, #16]
 800de0a:	4658      	mov	r0, fp
 800de0c:	f000 fb48 	bl	800e4a0 <_Bfree>
 800de10:	9b04      	ldr	r3, [sp, #16]
 800de12:	4699      	mov	r9, r3
 800de14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de16:	1b1a      	subs	r2, r3, r4
 800de18:	d004      	beq.n	800de24 <_dtoa_r+0x78c>
 800de1a:	4649      	mov	r1, r9
 800de1c:	4658      	mov	r0, fp
 800de1e:	f000 fcfd 	bl	800e81c <__pow5mult>
 800de22:	4681      	mov	r9, r0
 800de24:	2101      	movs	r1, #1
 800de26:	4658      	mov	r0, fp
 800de28:	f000 fc38 	bl	800e69c <__i2b>
 800de2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de2e:	4604      	mov	r4, r0
 800de30:	2b00      	cmp	r3, #0
 800de32:	f000 81cf 	beq.w	800e1d4 <_dtoa_r+0xb3c>
 800de36:	461a      	mov	r2, r3
 800de38:	4601      	mov	r1, r0
 800de3a:	4658      	mov	r0, fp
 800de3c:	f000 fcee 	bl	800e81c <__pow5mult>
 800de40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de42:	2b01      	cmp	r3, #1
 800de44:	4604      	mov	r4, r0
 800de46:	f300 8095 	bgt.w	800df74 <_dtoa_r+0x8dc>
 800de4a:	9b02      	ldr	r3, [sp, #8]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	f040 8087 	bne.w	800df60 <_dtoa_r+0x8c8>
 800de52:	9b03      	ldr	r3, [sp, #12]
 800de54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800de58:	2b00      	cmp	r3, #0
 800de5a:	f040 8089 	bne.w	800df70 <_dtoa_r+0x8d8>
 800de5e:	9b03      	ldr	r3, [sp, #12]
 800de60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800de64:	0d1b      	lsrs	r3, r3, #20
 800de66:	051b      	lsls	r3, r3, #20
 800de68:	b12b      	cbz	r3, 800de76 <_dtoa_r+0x7de>
 800de6a:	9b08      	ldr	r3, [sp, #32]
 800de6c:	3301      	adds	r3, #1
 800de6e:	9308      	str	r3, [sp, #32]
 800de70:	f108 0801 	add.w	r8, r8, #1
 800de74:	2301      	movs	r3, #1
 800de76:	930a      	str	r3, [sp, #40]	@ 0x28
 800de78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	f000 81b0 	beq.w	800e1e0 <_dtoa_r+0xb48>
 800de80:	6923      	ldr	r3, [r4, #16]
 800de82:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800de86:	6918      	ldr	r0, [r3, #16]
 800de88:	f000 fbbc 	bl	800e604 <__hi0bits>
 800de8c:	f1c0 0020 	rsb	r0, r0, #32
 800de90:	9b08      	ldr	r3, [sp, #32]
 800de92:	4418      	add	r0, r3
 800de94:	f010 001f 	ands.w	r0, r0, #31
 800de98:	d077      	beq.n	800df8a <_dtoa_r+0x8f2>
 800de9a:	f1c0 0320 	rsb	r3, r0, #32
 800de9e:	2b04      	cmp	r3, #4
 800dea0:	dd6b      	ble.n	800df7a <_dtoa_r+0x8e2>
 800dea2:	9b08      	ldr	r3, [sp, #32]
 800dea4:	f1c0 001c 	rsb	r0, r0, #28
 800dea8:	4403      	add	r3, r0
 800deaa:	4480      	add	r8, r0
 800deac:	4406      	add	r6, r0
 800deae:	9308      	str	r3, [sp, #32]
 800deb0:	f1b8 0f00 	cmp.w	r8, #0
 800deb4:	dd05      	ble.n	800dec2 <_dtoa_r+0x82a>
 800deb6:	4649      	mov	r1, r9
 800deb8:	4642      	mov	r2, r8
 800deba:	4658      	mov	r0, fp
 800debc:	f000 fd08 	bl	800e8d0 <__lshift>
 800dec0:	4681      	mov	r9, r0
 800dec2:	9b08      	ldr	r3, [sp, #32]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	dd05      	ble.n	800ded4 <_dtoa_r+0x83c>
 800dec8:	4621      	mov	r1, r4
 800deca:	461a      	mov	r2, r3
 800decc:	4658      	mov	r0, fp
 800dece:	f000 fcff 	bl	800e8d0 <__lshift>
 800ded2:	4604      	mov	r4, r0
 800ded4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d059      	beq.n	800df8e <_dtoa_r+0x8f6>
 800deda:	4621      	mov	r1, r4
 800dedc:	4648      	mov	r0, r9
 800dede:	f000 fd63 	bl	800e9a8 <__mcmp>
 800dee2:	2800      	cmp	r0, #0
 800dee4:	da53      	bge.n	800df8e <_dtoa_r+0x8f6>
 800dee6:	1e7b      	subs	r3, r7, #1
 800dee8:	9304      	str	r3, [sp, #16]
 800deea:	4649      	mov	r1, r9
 800deec:	2300      	movs	r3, #0
 800deee:	220a      	movs	r2, #10
 800def0:	4658      	mov	r0, fp
 800def2:	f000 faf7 	bl	800e4e4 <__multadd>
 800def6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800def8:	4681      	mov	r9, r0
 800defa:	2b00      	cmp	r3, #0
 800defc:	f000 8172 	beq.w	800e1e4 <_dtoa_r+0xb4c>
 800df00:	2300      	movs	r3, #0
 800df02:	4629      	mov	r1, r5
 800df04:	220a      	movs	r2, #10
 800df06:	4658      	mov	r0, fp
 800df08:	f000 faec 	bl	800e4e4 <__multadd>
 800df0c:	9b00      	ldr	r3, [sp, #0]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	4605      	mov	r5, r0
 800df12:	dc67      	bgt.n	800dfe4 <_dtoa_r+0x94c>
 800df14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df16:	2b02      	cmp	r3, #2
 800df18:	dc41      	bgt.n	800df9e <_dtoa_r+0x906>
 800df1a:	e063      	b.n	800dfe4 <_dtoa_r+0x94c>
 800df1c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800df1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800df22:	e746      	b.n	800ddb2 <_dtoa_r+0x71a>
 800df24:	9b07      	ldr	r3, [sp, #28]
 800df26:	1e5c      	subs	r4, r3, #1
 800df28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df2a:	42a3      	cmp	r3, r4
 800df2c:	bfbf      	itttt	lt
 800df2e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800df30:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800df32:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800df34:	1ae3      	sublt	r3, r4, r3
 800df36:	bfb4      	ite	lt
 800df38:	18d2      	addlt	r2, r2, r3
 800df3a:	1b1c      	subge	r4, r3, r4
 800df3c:	9b07      	ldr	r3, [sp, #28]
 800df3e:	bfbc      	itt	lt
 800df40:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800df42:	2400      	movlt	r4, #0
 800df44:	2b00      	cmp	r3, #0
 800df46:	bfb5      	itete	lt
 800df48:	eba8 0603 	sublt.w	r6, r8, r3
 800df4c:	9b07      	ldrge	r3, [sp, #28]
 800df4e:	2300      	movlt	r3, #0
 800df50:	4646      	movge	r6, r8
 800df52:	e730      	b.n	800ddb6 <_dtoa_r+0x71e>
 800df54:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800df56:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800df58:	4646      	mov	r6, r8
 800df5a:	e735      	b.n	800ddc8 <_dtoa_r+0x730>
 800df5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800df5e:	e75c      	b.n	800de1a <_dtoa_r+0x782>
 800df60:	2300      	movs	r3, #0
 800df62:	e788      	b.n	800de76 <_dtoa_r+0x7de>
 800df64:	3fe00000 	.word	0x3fe00000
 800df68:	40240000 	.word	0x40240000
 800df6c:	40140000 	.word	0x40140000
 800df70:	9b02      	ldr	r3, [sp, #8]
 800df72:	e780      	b.n	800de76 <_dtoa_r+0x7de>
 800df74:	2300      	movs	r3, #0
 800df76:	930a      	str	r3, [sp, #40]	@ 0x28
 800df78:	e782      	b.n	800de80 <_dtoa_r+0x7e8>
 800df7a:	d099      	beq.n	800deb0 <_dtoa_r+0x818>
 800df7c:	9a08      	ldr	r2, [sp, #32]
 800df7e:	331c      	adds	r3, #28
 800df80:	441a      	add	r2, r3
 800df82:	4498      	add	r8, r3
 800df84:	441e      	add	r6, r3
 800df86:	9208      	str	r2, [sp, #32]
 800df88:	e792      	b.n	800deb0 <_dtoa_r+0x818>
 800df8a:	4603      	mov	r3, r0
 800df8c:	e7f6      	b.n	800df7c <_dtoa_r+0x8e4>
 800df8e:	9b07      	ldr	r3, [sp, #28]
 800df90:	9704      	str	r7, [sp, #16]
 800df92:	2b00      	cmp	r3, #0
 800df94:	dc20      	bgt.n	800dfd8 <_dtoa_r+0x940>
 800df96:	9300      	str	r3, [sp, #0]
 800df98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df9a:	2b02      	cmp	r3, #2
 800df9c:	dd1e      	ble.n	800dfdc <_dtoa_r+0x944>
 800df9e:	9b00      	ldr	r3, [sp, #0]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	f47f aec0 	bne.w	800dd26 <_dtoa_r+0x68e>
 800dfa6:	4621      	mov	r1, r4
 800dfa8:	2205      	movs	r2, #5
 800dfaa:	4658      	mov	r0, fp
 800dfac:	f000 fa9a 	bl	800e4e4 <__multadd>
 800dfb0:	4601      	mov	r1, r0
 800dfb2:	4604      	mov	r4, r0
 800dfb4:	4648      	mov	r0, r9
 800dfb6:	f000 fcf7 	bl	800e9a8 <__mcmp>
 800dfba:	2800      	cmp	r0, #0
 800dfbc:	f77f aeb3 	ble.w	800dd26 <_dtoa_r+0x68e>
 800dfc0:	4656      	mov	r6, sl
 800dfc2:	2331      	movs	r3, #49	@ 0x31
 800dfc4:	f806 3b01 	strb.w	r3, [r6], #1
 800dfc8:	9b04      	ldr	r3, [sp, #16]
 800dfca:	3301      	adds	r3, #1
 800dfcc:	9304      	str	r3, [sp, #16]
 800dfce:	e6ae      	b.n	800dd2e <_dtoa_r+0x696>
 800dfd0:	9c07      	ldr	r4, [sp, #28]
 800dfd2:	9704      	str	r7, [sp, #16]
 800dfd4:	4625      	mov	r5, r4
 800dfd6:	e7f3      	b.n	800dfc0 <_dtoa_r+0x928>
 800dfd8:	9b07      	ldr	r3, [sp, #28]
 800dfda:	9300      	str	r3, [sp, #0]
 800dfdc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	f000 8104 	beq.w	800e1ec <_dtoa_r+0xb54>
 800dfe4:	2e00      	cmp	r6, #0
 800dfe6:	dd05      	ble.n	800dff4 <_dtoa_r+0x95c>
 800dfe8:	4629      	mov	r1, r5
 800dfea:	4632      	mov	r2, r6
 800dfec:	4658      	mov	r0, fp
 800dfee:	f000 fc6f 	bl	800e8d0 <__lshift>
 800dff2:	4605      	mov	r5, r0
 800dff4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d05a      	beq.n	800e0b0 <_dtoa_r+0xa18>
 800dffa:	6869      	ldr	r1, [r5, #4]
 800dffc:	4658      	mov	r0, fp
 800dffe:	f000 fa0f 	bl	800e420 <_Balloc>
 800e002:	4606      	mov	r6, r0
 800e004:	b928      	cbnz	r0, 800e012 <_dtoa_r+0x97a>
 800e006:	4b84      	ldr	r3, [pc, #528]	@ (800e218 <_dtoa_r+0xb80>)
 800e008:	4602      	mov	r2, r0
 800e00a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e00e:	f7ff bb5a 	b.w	800d6c6 <_dtoa_r+0x2e>
 800e012:	692a      	ldr	r2, [r5, #16]
 800e014:	3202      	adds	r2, #2
 800e016:	0092      	lsls	r2, r2, #2
 800e018:	f105 010c 	add.w	r1, r5, #12
 800e01c:	300c      	adds	r0, #12
 800e01e:	f7ff fa9c 	bl	800d55a <memcpy>
 800e022:	2201      	movs	r2, #1
 800e024:	4631      	mov	r1, r6
 800e026:	4658      	mov	r0, fp
 800e028:	f000 fc52 	bl	800e8d0 <__lshift>
 800e02c:	f10a 0301 	add.w	r3, sl, #1
 800e030:	9307      	str	r3, [sp, #28]
 800e032:	9b00      	ldr	r3, [sp, #0]
 800e034:	4453      	add	r3, sl
 800e036:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e038:	9b02      	ldr	r3, [sp, #8]
 800e03a:	f003 0301 	and.w	r3, r3, #1
 800e03e:	462f      	mov	r7, r5
 800e040:	930a      	str	r3, [sp, #40]	@ 0x28
 800e042:	4605      	mov	r5, r0
 800e044:	9b07      	ldr	r3, [sp, #28]
 800e046:	4621      	mov	r1, r4
 800e048:	3b01      	subs	r3, #1
 800e04a:	4648      	mov	r0, r9
 800e04c:	9300      	str	r3, [sp, #0]
 800e04e:	f7ff fa99 	bl	800d584 <quorem>
 800e052:	4639      	mov	r1, r7
 800e054:	9002      	str	r0, [sp, #8]
 800e056:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e05a:	4648      	mov	r0, r9
 800e05c:	f000 fca4 	bl	800e9a8 <__mcmp>
 800e060:	462a      	mov	r2, r5
 800e062:	9008      	str	r0, [sp, #32]
 800e064:	4621      	mov	r1, r4
 800e066:	4658      	mov	r0, fp
 800e068:	f000 fcba 	bl	800e9e0 <__mdiff>
 800e06c:	68c2      	ldr	r2, [r0, #12]
 800e06e:	4606      	mov	r6, r0
 800e070:	bb02      	cbnz	r2, 800e0b4 <_dtoa_r+0xa1c>
 800e072:	4601      	mov	r1, r0
 800e074:	4648      	mov	r0, r9
 800e076:	f000 fc97 	bl	800e9a8 <__mcmp>
 800e07a:	4602      	mov	r2, r0
 800e07c:	4631      	mov	r1, r6
 800e07e:	4658      	mov	r0, fp
 800e080:	920e      	str	r2, [sp, #56]	@ 0x38
 800e082:	f000 fa0d 	bl	800e4a0 <_Bfree>
 800e086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e088:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e08a:	9e07      	ldr	r6, [sp, #28]
 800e08c:	ea43 0102 	orr.w	r1, r3, r2
 800e090:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e092:	4319      	orrs	r1, r3
 800e094:	d110      	bne.n	800e0b8 <_dtoa_r+0xa20>
 800e096:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e09a:	d029      	beq.n	800e0f0 <_dtoa_r+0xa58>
 800e09c:	9b08      	ldr	r3, [sp, #32]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	dd02      	ble.n	800e0a8 <_dtoa_r+0xa10>
 800e0a2:	9b02      	ldr	r3, [sp, #8]
 800e0a4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800e0a8:	9b00      	ldr	r3, [sp, #0]
 800e0aa:	f883 8000 	strb.w	r8, [r3]
 800e0ae:	e63f      	b.n	800dd30 <_dtoa_r+0x698>
 800e0b0:	4628      	mov	r0, r5
 800e0b2:	e7bb      	b.n	800e02c <_dtoa_r+0x994>
 800e0b4:	2201      	movs	r2, #1
 800e0b6:	e7e1      	b.n	800e07c <_dtoa_r+0x9e4>
 800e0b8:	9b08      	ldr	r3, [sp, #32]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	db04      	blt.n	800e0c8 <_dtoa_r+0xa30>
 800e0be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e0c0:	430b      	orrs	r3, r1
 800e0c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e0c4:	430b      	orrs	r3, r1
 800e0c6:	d120      	bne.n	800e10a <_dtoa_r+0xa72>
 800e0c8:	2a00      	cmp	r2, #0
 800e0ca:	dded      	ble.n	800e0a8 <_dtoa_r+0xa10>
 800e0cc:	4649      	mov	r1, r9
 800e0ce:	2201      	movs	r2, #1
 800e0d0:	4658      	mov	r0, fp
 800e0d2:	f000 fbfd 	bl	800e8d0 <__lshift>
 800e0d6:	4621      	mov	r1, r4
 800e0d8:	4681      	mov	r9, r0
 800e0da:	f000 fc65 	bl	800e9a8 <__mcmp>
 800e0de:	2800      	cmp	r0, #0
 800e0e0:	dc03      	bgt.n	800e0ea <_dtoa_r+0xa52>
 800e0e2:	d1e1      	bne.n	800e0a8 <_dtoa_r+0xa10>
 800e0e4:	f018 0f01 	tst.w	r8, #1
 800e0e8:	d0de      	beq.n	800e0a8 <_dtoa_r+0xa10>
 800e0ea:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e0ee:	d1d8      	bne.n	800e0a2 <_dtoa_r+0xa0a>
 800e0f0:	9a00      	ldr	r2, [sp, #0]
 800e0f2:	2339      	movs	r3, #57	@ 0x39
 800e0f4:	7013      	strb	r3, [r2, #0]
 800e0f6:	4633      	mov	r3, r6
 800e0f8:	461e      	mov	r6, r3
 800e0fa:	3b01      	subs	r3, #1
 800e0fc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e100:	2a39      	cmp	r2, #57	@ 0x39
 800e102:	d052      	beq.n	800e1aa <_dtoa_r+0xb12>
 800e104:	3201      	adds	r2, #1
 800e106:	701a      	strb	r2, [r3, #0]
 800e108:	e612      	b.n	800dd30 <_dtoa_r+0x698>
 800e10a:	2a00      	cmp	r2, #0
 800e10c:	dd07      	ble.n	800e11e <_dtoa_r+0xa86>
 800e10e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e112:	d0ed      	beq.n	800e0f0 <_dtoa_r+0xa58>
 800e114:	9a00      	ldr	r2, [sp, #0]
 800e116:	f108 0301 	add.w	r3, r8, #1
 800e11a:	7013      	strb	r3, [r2, #0]
 800e11c:	e608      	b.n	800dd30 <_dtoa_r+0x698>
 800e11e:	9b07      	ldr	r3, [sp, #28]
 800e120:	9a07      	ldr	r2, [sp, #28]
 800e122:	f803 8c01 	strb.w	r8, [r3, #-1]
 800e126:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e128:	4293      	cmp	r3, r2
 800e12a:	d028      	beq.n	800e17e <_dtoa_r+0xae6>
 800e12c:	4649      	mov	r1, r9
 800e12e:	2300      	movs	r3, #0
 800e130:	220a      	movs	r2, #10
 800e132:	4658      	mov	r0, fp
 800e134:	f000 f9d6 	bl	800e4e4 <__multadd>
 800e138:	42af      	cmp	r7, r5
 800e13a:	4681      	mov	r9, r0
 800e13c:	f04f 0300 	mov.w	r3, #0
 800e140:	f04f 020a 	mov.w	r2, #10
 800e144:	4639      	mov	r1, r7
 800e146:	4658      	mov	r0, fp
 800e148:	d107      	bne.n	800e15a <_dtoa_r+0xac2>
 800e14a:	f000 f9cb 	bl	800e4e4 <__multadd>
 800e14e:	4607      	mov	r7, r0
 800e150:	4605      	mov	r5, r0
 800e152:	9b07      	ldr	r3, [sp, #28]
 800e154:	3301      	adds	r3, #1
 800e156:	9307      	str	r3, [sp, #28]
 800e158:	e774      	b.n	800e044 <_dtoa_r+0x9ac>
 800e15a:	f000 f9c3 	bl	800e4e4 <__multadd>
 800e15e:	4629      	mov	r1, r5
 800e160:	4607      	mov	r7, r0
 800e162:	2300      	movs	r3, #0
 800e164:	220a      	movs	r2, #10
 800e166:	4658      	mov	r0, fp
 800e168:	f000 f9bc 	bl	800e4e4 <__multadd>
 800e16c:	4605      	mov	r5, r0
 800e16e:	e7f0      	b.n	800e152 <_dtoa_r+0xaba>
 800e170:	9b00      	ldr	r3, [sp, #0]
 800e172:	2b00      	cmp	r3, #0
 800e174:	bfcc      	ite	gt
 800e176:	461e      	movgt	r6, r3
 800e178:	2601      	movle	r6, #1
 800e17a:	4456      	add	r6, sl
 800e17c:	2700      	movs	r7, #0
 800e17e:	4649      	mov	r1, r9
 800e180:	2201      	movs	r2, #1
 800e182:	4658      	mov	r0, fp
 800e184:	f000 fba4 	bl	800e8d0 <__lshift>
 800e188:	4621      	mov	r1, r4
 800e18a:	4681      	mov	r9, r0
 800e18c:	f000 fc0c 	bl	800e9a8 <__mcmp>
 800e190:	2800      	cmp	r0, #0
 800e192:	dcb0      	bgt.n	800e0f6 <_dtoa_r+0xa5e>
 800e194:	d102      	bne.n	800e19c <_dtoa_r+0xb04>
 800e196:	f018 0f01 	tst.w	r8, #1
 800e19a:	d1ac      	bne.n	800e0f6 <_dtoa_r+0xa5e>
 800e19c:	4633      	mov	r3, r6
 800e19e:	461e      	mov	r6, r3
 800e1a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e1a4:	2a30      	cmp	r2, #48	@ 0x30
 800e1a6:	d0fa      	beq.n	800e19e <_dtoa_r+0xb06>
 800e1a8:	e5c2      	b.n	800dd30 <_dtoa_r+0x698>
 800e1aa:	459a      	cmp	sl, r3
 800e1ac:	d1a4      	bne.n	800e0f8 <_dtoa_r+0xa60>
 800e1ae:	9b04      	ldr	r3, [sp, #16]
 800e1b0:	3301      	adds	r3, #1
 800e1b2:	9304      	str	r3, [sp, #16]
 800e1b4:	2331      	movs	r3, #49	@ 0x31
 800e1b6:	f88a 3000 	strb.w	r3, [sl]
 800e1ba:	e5b9      	b.n	800dd30 <_dtoa_r+0x698>
 800e1bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e1be:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e21c <_dtoa_r+0xb84>
 800e1c2:	b11b      	cbz	r3, 800e1cc <_dtoa_r+0xb34>
 800e1c4:	f10a 0308 	add.w	r3, sl, #8
 800e1c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e1ca:	6013      	str	r3, [r2, #0]
 800e1cc:	4650      	mov	r0, sl
 800e1ce:	b019      	add	sp, #100	@ 0x64
 800e1d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1d6:	2b01      	cmp	r3, #1
 800e1d8:	f77f ae37 	ble.w	800de4a <_dtoa_r+0x7b2>
 800e1dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e1de:	930a      	str	r3, [sp, #40]	@ 0x28
 800e1e0:	2001      	movs	r0, #1
 800e1e2:	e655      	b.n	800de90 <_dtoa_r+0x7f8>
 800e1e4:	9b00      	ldr	r3, [sp, #0]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	f77f aed6 	ble.w	800df98 <_dtoa_r+0x900>
 800e1ec:	4656      	mov	r6, sl
 800e1ee:	4621      	mov	r1, r4
 800e1f0:	4648      	mov	r0, r9
 800e1f2:	f7ff f9c7 	bl	800d584 <quorem>
 800e1f6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e1fa:	f806 8b01 	strb.w	r8, [r6], #1
 800e1fe:	9b00      	ldr	r3, [sp, #0]
 800e200:	eba6 020a 	sub.w	r2, r6, sl
 800e204:	4293      	cmp	r3, r2
 800e206:	ddb3      	ble.n	800e170 <_dtoa_r+0xad8>
 800e208:	4649      	mov	r1, r9
 800e20a:	2300      	movs	r3, #0
 800e20c:	220a      	movs	r2, #10
 800e20e:	4658      	mov	r0, fp
 800e210:	f000 f968 	bl	800e4e4 <__multadd>
 800e214:	4681      	mov	r9, r0
 800e216:	e7ea      	b.n	800e1ee <_dtoa_r+0xb56>
 800e218:	08010efd 	.word	0x08010efd
 800e21c:	08010e81 	.word	0x08010e81

0800e220 <_free_r>:
 800e220:	b538      	push	{r3, r4, r5, lr}
 800e222:	4605      	mov	r5, r0
 800e224:	2900      	cmp	r1, #0
 800e226:	d041      	beq.n	800e2ac <_free_r+0x8c>
 800e228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e22c:	1f0c      	subs	r4, r1, #4
 800e22e:	2b00      	cmp	r3, #0
 800e230:	bfb8      	it	lt
 800e232:	18e4      	addlt	r4, r4, r3
 800e234:	f000 f8e8 	bl	800e408 <__malloc_lock>
 800e238:	4a1d      	ldr	r2, [pc, #116]	@ (800e2b0 <_free_r+0x90>)
 800e23a:	6813      	ldr	r3, [r2, #0]
 800e23c:	b933      	cbnz	r3, 800e24c <_free_r+0x2c>
 800e23e:	6063      	str	r3, [r4, #4]
 800e240:	6014      	str	r4, [r2, #0]
 800e242:	4628      	mov	r0, r5
 800e244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e248:	f000 b8e4 	b.w	800e414 <__malloc_unlock>
 800e24c:	42a3      	cmp	r3, r4
 800e24e:	d908      	bls.n	800e262 <_free_r+0x42>
 800e250:	6820      	ldr	r0, [r4, #0]
 800e252:	1821      	adds	r1, r4, r0
 800e254:	428b      	cmp	r3, r1
 800e256:	bf01      	itttt	eq
 800e258:	6819      	ldreq	r1, [r3, #0]
 800e25a:	685b      	ldreq	r3, [r3, #4]
 800e25c:	1809      	addeq	r1, r1, r0
 800e25e:	6021      	streq	r1, [r4, #0]
 800e260:	e7ed      	b.n	800e23e <_free_r+0x1e>
 800e262:	461a      	mov	r2, r3
 800e264:	685b      	ldr	r3, [r3, #4]
 800e266:	b10b      	cbz	r3, 800e26c <_free_r+0x4c>
 800e268:	42a3      	cmp	r3, r4
 800e26a:	d9fa      	bls.n	800e262 <_free_r+0x42>
 800e26c:	6811      	ldr	r1, [r2, #0]
 800e26e:	1850      	adds	r0, r2, r1
 800e270:	42a0      	cmp	r0, r4
 800e272:	d10b      	bne.n	800e28c <_free_r+0x6c>
 800e274:	6820      	ldr	r0, [r4, #0]
 800e276:	4401      	add	r1, r0
 800e278:	1850      	adds	r0, r2, r1
 800e27a:	4283      	cmp	r3, r0
 800e27c:	6011      	str	r1, [r2, #0]
 800e27e:	d1e0      	bne.n	800e242 <_free_r+0x22>
 800e280:	6818      	ldr	r0, [r3, #0]
 800e282:	685b      	ldr	r3, [r3, #4]
 800e284:	6053      	str	r3, [r2, #4]
 800e286:	4408      	add	r0, r1
 800e288:	6010      	str	r0, [r2, #0]
 800e28a:	e7da      	b.n	800e242 <_free_r+0x22>
 800e28c:	d902      	bls.n	800e294 <_free_r+0x74>
 800e28e:	230c      	movs	r3, #12
 800e290:	602b      	str	r3, [r5, #0]
 800e292:	e7d6      	b.n	800e242 <_free_r+0x22>
 800e294:	6820      	ldr	r0, [r4, #0]
 800e296:	1821      	adds	r1, r4, r0
 800e298:	428b      	cmp	r3, r1
 800e29a:	bf04      	itt	eq
 800e29c:	6819      	ldreq	r1, [r3, #0]
 800e29e:	685b      	ldreq	r3, [r3, #4]
 800e2a0:	6063      	str	r3, [r4, #4]
 800e2a2:	bf04      	itt	eq
 800e2a4:	1809      	addeq	r1, r1, r0
 800e2a6:	6021      	streq	r1, [r4, #0]
 800e2a8:	6054      	str	r4, [r2, #4]
 800e2aa:	e7ca      	b.n	800e242 <_free_r+0x22>
 800e2ac:	bd38      	pop	{r3, r4, r5, pc}
 800e2ae:	bf00      	nop
 800e2b0:	20006b9c 	.word	0x20006b9c

0800e2b4 <malloc>:
 800e2b4:	4b02      	ldr	r3, [pc, #8]	@ (800e2c0 <malloc+0xc>)
 800e2b6:	4601      	mov	r1, r0
 800e2b8:	6818      	ldr	r0, [r3, #0]
 800e2ba:	f000 b825 	b.w	800e308 <_malloc_r>
 800e2be:	bf00      	nop
 800e2c0:	2000010c 	.word	0x2000010c

0800e2c4 <sbrk_aligned>:
 800e2c4:	b570      	push	{r4, r5, r6, lr}
 800e2c6:	4e0f      	ldr	r6, [pc, #60]	@ (800e304 <sbrk_aligned+0x40>)
 800e2c8:	460c      	mov	r4, r1
 800e2ca:	6831      	ldr	r1, [r6, #0]
 800e2cc:	4605      	mov	r5, r0
 800e2ce:	b911      	cbnz	r1, 800e2d6 <sbrk_aligned+0x12>
 800e2d0:	f001 fe0c 	bl	800feec <_sbrk_r>
 800e2d4:	6030      	str	r0, [r6, #0]
 800e2d6:	4621      	mov	r1, r4
 800e2d8:	4628      	mov	r0, r5
 800e2da:	f001 fe07 	bl	800feec <_sbrk_r>
 800e2de:	1c43      	adds	r3, r0, #1
 800e2e0:	d103      	bne.n	800e2ea <sbrk_aligned+0x26>
 800e2e2:	f04f 34ff 	mov.w	r4, #4294967295
 800e2e6:	4620      	mov	r0, r4
 800e2e8:	bd70      	pop	{r4, r5, r6, pc}
 800e2ea:	1cc4      	adds	r4, r0, #3
 800e2ec:	f024 0403 	bic.w	r4, r4, #3
 800e2f0:	42a0      	cmp	r0, r4
 800e2f2:	d0f8      	beq.n	800e2e6 <sbrk_aligned+0x22>
 800e2f4:	1a21      	subs	r1, r4, r0
 800e2f6:	4628      	mov	r0, r5
 800e2f8:	f001 fdf8 	bl	800feec <_sbrk_r>
 800e2fc:	3001      	adds	r0, #1
 800e2fe:	d1f2      	bne.n	800e2e6 <sbrk_aligned+0x22>
 800e300:	e7ef      	b.n	800e2e2 <sbrk_aligned+0x1e>
 800e302:	bf00      	nop
 800e304:	20006b98 	.word	0x20006b98

0800e308 <_malloc_r>:
 800e308:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e30c:	1ccd      	adds	r5, r1, #3
 800e30e:	f025 0503 	bic.w	r5, r5, #3
 800e312:	3508      	adds	r5, #8
 800e314:	2d0c      	cmp	r5, #12
 800e316:	bf38      	it	cc
 800e318:	250c      	movcc	r5, #12
 800e31a:	2d00      	cmp	r5, #0
 800e31c:	4606      	mov	r6, r0
 800e31e:	db01      	blt.n	800e324 <_malloc_r+0x1c>
 800e320:	42a9      	cmp	r1, r5
 800e322:	d904      	bls.n	800e32e <_malloc_r+0x26>
 800e324:	230c      	movs	r3, #12
 800e326:	6033      	str	r3, [r6, #0]
 800e328:	2000      	movs	r0, #0
 800e32a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e32e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e404 <_malloc_r+0xfc>
 800e332:	f000 f869 	bl	800e408 <__malloc_lock>
 800e336:	f8d8 3000 	ldr.w	r3, [r8]
 800e33a:	461c      	mov	r4, r3
 800e33c:	bb44      	cbnz	r4, 800e390 <_malloc_r+0x88>
 800e33e:	4629      	mov	r1, r5
 800e340:	4630      	mov	r0, r6
 800e342:	f7ff ffbf 	bl	800e2c4 <sbrk_aligned>
 800e346:	1c43      	adds	r3, r0, #1
 800e348:	4604      	mov	r4, r0
 800e34a:	d158      	bne.n	800e3fe <_malloc_r+0xf6>
 800e34c:	f8d8 4000 	ldr.w	r4, [r8]
 800e350:	4627      	mov	r7, r4
 800e352:	2f00      	cmp	r7, #0
 800e354:	d143      	bne.n	800e3de <_malloc_r+0xd6>
 800e356:	2c00      	cmp	r4, #0
 800e358:	d04b      	beq.n	800e3f2 <_malloc_r+0xea>
 800e35a:	6823      	ldr	r3, [r4, #0]
 800e35c:	4639      	mov	r1, r7
 800e35e:	4630      	mov	r0, r6
 800e360:	eb04 0903 	add.w	r9, r4, r3
 800e364:	f001 fdc2 	bl	800feec <_sbrk_r>
 800e368:	4581      	cmp	r9, r0
 800e36a:	d142      	bne.n	800e3f2 <_malloc_r+0xea>
 800e36c:	6821      	ldr	r1, [r4, #0]
 800e36e:	1a6d      	subs	r5, r5, r1
 800e370:	4629      	mov	r1, r5
 800e372:	4630      	mov	r0, r6
 800e374:	f7ff ffa6 	bl	800e2c4 <sbrk_aligned>
 800e378:	3001      	adds	r0, #1
 800e37a:	d03a      	beq.n	800e3f2 <_malloc_r+0xea>
 800e37c:	6823      	ldr	r3, [r4, #0]
 800e37e:	442b      	add	r3, r5
 800e380:	6023      	str	r3, [r4, #0]
 800e382:	f8d8 3000 	ldr.w	r3, [r8]
 800e386:	685a      	ldr	r2, [r3, #4]
 800e388:	bb62      	cbnz	r2, 800e3e4 <_malloc_r+0xdc>
 800e38a:	f8c8 7000 	str.w	r7, [r8]
 800e38e:	e00f      	b.n	800e3b0 <_malloc_r+0xa8>
 800e390:	6822      	ldr	r2, [r4, #0]
 800e392:	1b52      	subs	r2, r2, r5
 800e394:	d420      	bmi.n	800e3d8 <_malloc_r+0xd0>
 800e396:	2a0b      	cmp	r2, #11
 800e398:	d917      	bls.n	800e3ca <_malloc_r+0xc2>
 800e39a:	1961      	adds	r1, r4, r5
 800e39c:	42a3      	cmp	r3, r4
 800e39e:	6025      	str	r5, [r4, #0]
 800e3a0:	bf18      	it	ne
 800e3a2:	6059      	strne	r1, [r3, #4]
 800e3a4:	6863      	ldr	r3, [r4, #4]
 800e3a6:	bf08      	it	eq
 800e3a8:	f8c8 1000 	streq.w	r1, [r8]
 800e3ac:	5162      	str	r2, [r4, r5]
 800e3ae:	604b      	str	r3, [r1, #4]
 800e3b0:	4630      	mov	r0, r6
 800e3b2:	f000 f82f 	bl	800e414 <__malloc_unlock>
 800e3b6:	f104 000b 	add.w	r0, r4, #11
 800e3ba:	1d23      	adds	r3, r4, #4
 800e3bc:	f020 0007 	bic.w	r0, r0, #7
 800e3c0:	1ac2      	subs	r2, r0, r3
 800e3c2:	bf1c      	itt	ne
 800e3c4:	1a1b      	subne	r3, r3, r0
 800e3c6:	50a3      	strne	r3, [r4, r2]
 800e3c8:	e7af      	b.n	800e32a <_malloc_r+0x22>
 800e3ca:	6862      	ldr	r2, [r4, #4]
 800e3cc:	42a3      	cmp	r3, r4
 800e3ce:	bf0c      	ite	eq
 800e3d0:	f8c8 2000 	streq.w	r2, [r8]
 800e3d4:	605a      	strne	r2, [r3, #4]
 800e3d6:	e7eb      	b.n	800e3b0 <_malloc_r+0xa8>
 800e3d8:	4623      	mov	r3, r4
 800e3da:	6864      	ldr	r4, [r4, #4]
 800e3dc:	e7ae      	b.n	800e33c <_malloc_r+0x34>
 800e3de:	463c      	mov	r4, r7
 800e3e0:	687f      	ldr	r7, [r7, #4]
 800e3e2:	e7b6      	b.n	800e352 <_malloc_r+0x4a>
 800e3e4:	461a      	mov	r2, r3
 800e3e6:	685b      	ldr	r3, [r3, #4]
 800e3e8:	42a3      	cmp	r3, r4
 800e3ea:	d1fb      	bne.n	800e3e4 <_malloc_r+0xdc>
 800e3ec:	2300      	movs	r3, #0
 800e3ee:	6053      	str	r3, [r2, #4]
 800e3f0:	e7de      	b.n	800e3b0 <_malloc_r+0xa8>
 800e3f2:	230c      	movs	r3, #12
 800e3f4:	6033      	str	r3, [r6, #0]
 800e3f6:	4630      	mov	r0, r6
 800e3f8:	f000 f80c 	bl	800e414 <__malloc_unlock>
 800e3fc:	e794      	b.n	800e328 <_malloc_r+0x20>
 800e3fe:	6005      	str	r5, [r0, #0]
 800e400:	e7d6      	b.n	800e3b0 <_malloc_r+0xa8>
 800e402:	bf00      	nop
 800e404:	20006b9c 	.word	0x20006b9c

0800e408 <__malloc_lock>:
 800e408:	4801      	ldr	r0, [pc, #4]	@ (800e410 <__malloc_lock+0x8>)
 800e40a:	f7ff b8a4 	b.w	800d556 <__retarget_lock_acquire_recursive>
 800e40e:	bf00      	nop
 800e410:	20006b94 	.word	0x20006b94

0800e414 <__malloc_unlock>:
 800e414:	4801      	ldr	r0, [pc, #4]	@ (800e41c <__malloc_unlock+0x8>)
 800e416:	f7ff b89f 	b.w	800d558 <__retarget_lock_release_recursive>
 800e41a:	bf00      	nop
 800e41c:	20006b94 	.word	0x20006b94

0800e420 <_Balloc>:
 800e420:	b570      	push	{r4, r5, r6, lr}
 800e422:	69c6      	ldr	r6, [r0, #28]
 800e424:	4604      	mov	r4, r0
 800e426:	460d      	mov	r5, r1
 800e428:	b976      	cbnz	r6, 800e448 <_Balloc+0x28>
 800e42a:	2010      	movs	r0, #16
 800e42c:	f7ff ff42 	bl	800e2b4 <malloc>
 800e430:	4602      	mov	r2, r0
 800e432:	61e0      	str	r0, [r4, #28]
 800e434:	b920      	cbnz	r0, 800e440 <_Balloc+0x20>
 800e436:	4b18      	ldr	r3, [pc, #96]	@ (800e498 <_Balloc+0x78>)
 800e438:	4818      	ldr	r0, [pc, #96]	@ (800e49c <_Balloc+0x7c>)
 800e43a:	216b      	movs	r1, #107	@ 0x6b
 800e43c:	f001 fd70 	bl	800ff20 <__assert_func>
 800e440:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e444:	6006      	str	r6, [r0, #0]
 800e446:	60c6      	str	r6, [r0, #12]
 800e448:	69e6      	ldr	r6, [r4, #28]
 800e44a:	68f3      	ldr	r3, [r6, #12]
 800e44c:	b183      	cbz	r3, 800e470 <_Balloc+0x50>
 800e44e:	69e3      	ldr	r3, [r4, #28]
 800e450:	68db      	ldr	r3, [r3, #12]
 800e452:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e456:	b9b8      	cbnz	r0, 800e488 <_Balloc+0x68>
 800e458:	2101      	movs	r1, #1
 800e45a:	fa01 f605 	lsl.w	r6, r1, r5
 800e45e:	1d72      	adds	r2, r6, #5
 800e460:	0092      	lsls	r2, r2, #2
 800e462:	4620      	mov	r0, r4
 800e464:	f001 fd7a 	bl	800ff5c <_calloc_r>
 800e468:	b160      	cbz	r0, 800e484 <_Balloc+0x64>
 800e46a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e46e:	e00e      	b.n	800e48e <_Balloc+0x6e>
 800e470:	2221      	movs	r2, #33	@ 0x21
 800e472:	2104      	movs	r1, #4
 800e474:	4620      	mov	r0, r4
 800e476:	f001 fd71 	bl	800ff5c <_calloc_r>
 800e47a:	69e3      	ldr	r3, [r4, #28]
 800e47c:	60f0      	str	r0, [r6, #12]
 800e47e:	68db      	ldr	r3, [r3, #12]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d1e4      	bne.n	800e44e <_Balloc+0x2e>
 800e484:	2000      	movs	r0, #0
 800e486:	bd70      	pop	{r4, r5, r6, pc}
 800e488:	6802      	ldr	r2, [r0, #0]
 800e48a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e48e:	2300      	movs	r3, #0
 800e490:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e494:	e7f7      	b.n	800e486 <_Balloc+0x66>
 800e496:	bf00      	nop
 800e498:	08010e8e 	.word	0x08010e8e
 800e49c:	08010f0e 	.word	0x08010f0e

0800e4a0 <_Bfree>:
 800e4a0:	b570      	push	{r4, r5, r6, lr}
 800e4a2:	69c6      	ldr	r6, [r0, #28]
 800e4a4:	4605      	mov	r5, r0
 800e4a6:	460c      	mov	r4, r1
 800e4a8:	b976      	cbnz	r6, 800e4c8 <_Bfree+0x28>
 800e4aa:	2010      	movs	r0, #16
 800e4ac:	f7ff ff02 	bl	800e2b4 <malloc>
 800e4b0:	4602      	mov	r2, r0
 800e4b2:	61e8      	str	r0, [r5, #28]
 800e4b4:	b920      	cbnz	r0, 800e4c0 <_Bfree+0x20>
 800e4b6:	4b09      	ldr	r3, [pc, #36]	@ (800e4dc <_Bfree+0x3c>)
 800e4b8:	4809      	ldr	r0, [pc, #36]	@ (800e4e0 <_Bfree+0x40>)
 800e4ba:	218f      	movs	r1, #143	@ 0x8f
 800e4bc:	f001 fd30 	bl	800ff20 <__assert_func>
 800e4c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e4c4:	6006      	str	r6, [r0, #0]
 800e4c6:	60c6      	str	r6, [r0, #12]
 800e4c8:	b13c      	cbz	r4, 800e4da <_Bfree+0x3a>
 800e4ca:	69eb      	ldr	r3, [r5, #28]
 800e4cc:	6862      	ldr	r2, [r4, #4]
 800e4ce:	68db      	ldr	r3, [r3, #12]
 800e4d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e4d4:	6021      	str	r1, [r4, #0]
 800e4d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e4da:	bd70      	pop	{r4, r5, r6, pc}
 800e4dc:	08010e8e 	.word	0x08010e8e
 800e4e0:	08010f0e 	.word	0x08010f0e

0800e4e4 <__multadd>:
 800e4e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4e8:	690d      	ldr	r5, [r1, #16]
 800e4ea:	4607      	mov	r7, r0
 800e4ec:	460c      	mov	r4, r1
 800e4ee:	461e      	mov	r6, r3
 800e4f0:	f101 0c14 	add.w	ip, r1, #20
 800e4f4:	2000      	movs	r0, #0
 800e4f6:	f8dc 3000 	ldr.w	r3, [ip]
 800e4fa:	b299      	uxth	r1, r3
 800e4fc:	fb02 6101 	mla	r1, r2, r1, r6
 800e500:	0c1e      	lsrs	r6, r3, #16
 800e502:	0c0b      	lsrs	r3, r1, #16
 800e504:	fb02 3306 	mla	r3, r2, r6, r3
 800e508:	b289      	uxth	r1, r1
 800e50a:	3001      	adds	r0, #1
 800e50c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e510:	4285      	cmp	r5, r0
 800e512:	f84c 1b04 	str.w	r1, [ip], #4
 800e516:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e51a:	dcec      	bgt.n	800e4f6 <__multadd+0x12>
 800e51c:	b30e      	cbz	r6, 800e562 <__multadd+0x7e>
 800e51e:	68a3      	ldr	r3, [r4, #8]
 800e520:	42ab      	cmp	r3, r5
 800e522:	dc19      	bgt.n	800e558 <__multadd+0x74>
 800e524:	6861      	ldr	r1, [r4, #4]
 800e526:	4638      	mov	r0, r7
 800e528:	3101      	adds	r1, #1
 800e52a:	f7ff ff79 	bl	800e420 <_Balloc>
 800e52e:	4680      	mov	r8, r0
 800e530:	b928      	cbnz	r0, 800e53e <__multadd+0x5a>
 800e532:	4602      	mov	r2, r0
 800e534:	4b0c      	ldr	r3, [pc, #48]	@ (800e568 <__multadd+0x84>)
 800e536:	480d      	ldr	r0, [pc, #52]	@ (800e56c <__multadd+0x88>)
 800e538:	21ba      	movs	r1, #186	@ 0xba
 800e53a:	f001 fcf1 	bl	800ff20 <__assert_func>
 800e53e:	6922      	ldr	r2, [r4, #16]
 800e540:	3202      	adds	r2, #2
 800e542:	f104 010c 	add.w	r1, r4, #12
 800e546:	0092      	lsls	r2, r2, #2
 800e548:	300c      	adds	r0, #12
 800e54a:	f7ff f806 	bl	800d55a <memcpy>
 800e54e:	4621      	mov	r1, r4
 800e550:	4638      	mov	r0, r7
 800e552:	f7ff ffa5 	bl	800e4a0 <_Bfree>
 800e556:	4644      	mov	r4, r8
 800e558:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e55c:	3501      	adds	r5, #1
 800e55e:	615e      	str	r6, [r3, #20]
 800e560:	6125      	str	r5, [r4, #16]
 800e562:	4620      	mov	r0, r4
 800e564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e568:	08010efd 	.word	0x08010efd
 800e56c:	08010f0e 	.word	0x08010f0e

0800e570 <__s2b>:
 800e570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e574:	460c      	mov	r4, r1
 800e576:	4615      	mov	r5, r2
 800e578:	461f      	mov	r7, r3
 800e57a:	2209      	movs	r2, #9
 800e57c:	3308      	adds	r3, #8
 800e57e:	4606      	mov	r6, r0
 800e580:	fb93 f3f2 	sdiv	r3, r3, r2
 800e584:	2100      	movs	r1, #0
 800e586:	2201      	movs	r2, #1
 800e588:	429a      	cmp	r2, r3
 800e58a:	db09      	blt.n	800e5a0 <__s2b+0x30>
 800e58c:	4630      	mov	r0, r6
 800e58e:	f7ff ff47 	bl	800e420 <_Balloc>
 800e592:	b940      	cbnz	r0, 800e5a6 <__s2b+0x36>
 800e594:	4602      	mov	r2, r0
 800e596:	4b19      	ldr	r3, [pc, #100]	@ (800e5fc <__s2b+0x8c>)
 800e598:	4819      	ldr	r0, [pc, #100]	@ (800e600 <__s2b+0x90>)
 800e59a:	21d3      	movs	r1, #211	@ 0xd3
 800e59c:	f001 fcc0 	bl	800ff20 <__assert_func>
 800e5a0:	0052      	lsls	r2, r2, #1
 800e5a2:	3101      	adds	r1, #1
 800e5a4:	e7f0      	b.n	800e588 <__s2b+0x18>
 800e5a6:	9b08      	ldr	r3, [sp, #32]
 800e5a8:	6143      	str	r3, [r0, #20]
 800e5aa:	2d09      	cmp	r5, #9
 800e5ac:	f04f 0301 	mov.w	r3, #1
 800e5b0:	6103      	str	r3, [r0, #16]
 800e5b2:	dd16      	ble.n	800e5e2 <__s2b+0x72>
 800e5b4:	f104 0909 	add.w	r9, r4, #9
 800e5b8:	46c8      	mov	r8, r9
 800e5ba:	442c      	add	r4, r5
 800e5bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e5c0:	4601      	mov	r1, r0
 800e5c2:	3b30      	subs	r3, #48	@ 0x30
 800e5c4:	220a      	movs	r2, #10
 800e5c6:	4630      	mov	r0, r6
 800e5c8:	f7ff ff8c 	bl	800e4e4 <__multadd>
 800e5cc:	45a0      	cmp	r8, r4
 800e5ce:	d1f5      	bne.n	800e5bc <__s2b+0x4c>
 800e5d0:	f1a5 0408 	sub.w	r4, r5, #8
 800e5d4:	444c      	add	r4, r9
 800e5d6:	1b2d      	subs	r5, r5, r4
 800e5d8:	1963      	adds	r3, r4, r5
 800e5da:	42bb      	cmp	r3, r7
 800e5dc:	db04      	blt.n	800e5e8 <__s2b+0x78>
 800e5de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5e2:	340a      	adds	r4, #10
 800e5e4:	2509      	movs	r5, #9
 800e5e6:	e7f6      	b.n	800e5d6 <__s2b+0x66>
 800e5e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e5ec:	4601      	mov	r1, r0
 800e5ee:	3b30      	subs	r3, #48	@ 0x30
 800e5f0:	220a      	movs	r2, #10
 800e5f2:	4630      	mov	r0, r6
 800e5f4:	f7ff ff76 	bl	800e4e4 <__multadd>
 800e5f8:	e7ee      	b.n	800e5d8 <__s2b+0x68>
 800e5fa:	bf00      	nop
 800e5fc:	08010efd 	.word	0x08010efd
 800e600:	08010f0e 	.word	0x08010f0e

0800e604 <__hi0bits>:
 800e604:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e608:	4603      	mov	r3, r0
 800e60a:	bf36      	itet	cc
 800e60c:	0403      	lslcc	r3, r0, #16
 800e60e:	2000      	movcs	r0, #0
 800e610:	2010      	movcc	r0, #16
 800e612:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e616:	bf3c      	itt	cc
 800e618:	021b      	lslcc	r3, r3, #8
 800e61a:	3008      	addcc	r0, #8
 800e61c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e620:	bf3c      	itt	cc
 800e622:	011b      	lslcc	r3, r3, #4
 800e624:	3004      	addcc	r0, #4
 800e626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e62a:	bf3c      	itt	cc
 800e62c:	009b      	lslcc	r3, r3, #2
 800e62e:	3002      	addcc	r0, #2
 800e630:	2b00      	cmp	r3, #0
 800e632:	db05      	blt.n	800e640 <__hi0bits+0x3c>
 800e634:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e638:	f100 0001 	add.w	r0, r0, #1
 800e63c:	bf08      	it	eq
 800e63e:	2020      	moveq	r0, #32
 800e640:	4770      	bx	lr

0800e642 <__lo0bits>:
 800e642:	6803      	ldr	r3, [r0, #0]
 800e644:	4602      	mov	r2, r0
 800e646:	f013 0007 	ands.w	r0, r3, #7
 800e64a:	d00b      	beq.n	800e664 <__lo0bits+0x22>
 800e64c:	07d9      	lsls	r1, r3, #31
 800e64e:	d421      	bmi.n	800e694 <__lo0bits+0x52>
 800e650:	0798      	lsls	r0, r3, #30
 800e652:	bf49      	itett	mi
 800e654:	085b      	lsrmi	r3, r3, #1
 800e656:	089b      	lsrpl	r3, r3, #2
 800e658:	2001      	movmi	r0, #1
 800e65a:	6013      	strmi	r3, [r2, #0]
 800e65c:	bf5c      	itt	pl
 800e65e:	6013      	strpl	r3, [r2, #0]
 800e660:	2002      	movpl	r0, #2
 800e662:	4770      	bx	lr
 800e664:	b299      	uxth	r1, r3
 800e666:	b909      	cbnz	r1, 800e66c <__lo0bits+0x2a>
 800e668:	0c1b      	lsrs	r3, r3, #16
 800e66a:	2010      	movs	r0, #16
 800e66c:	b2d9      	uxtb	r1, r3
 800e66e:	b909      	cbnz	r1, 800e674 <__lo0bits+0x32>
 800e670:	3008      	adds	r0, #8
 800e672:	0a1b      	lsrs	r3, r3, #8
 800e674:	0719      	lsls	r1, r3, #28
 800e676:	bf04      	itt	eq
 800e678:	091b      	lsreq	r3, r3, #4
 800e67a:	3004      	addeq	r0, #4
 800e67c:	0799      	lsls	r1, r3, #30
 800e67e:	bf04      	itt	eq
 800e680:	089b      	lsreq	r3, r3, #2
 800e682:	3002      	addeq	r0, #2
 800e684:	07d9      	lsls	r1, r3, #31
 800e686:	d403      	bmi.n	800e690 <__lo0bits+0x4e>
 800e688:	085b      	lsrs	r3, r3, #1
 800e68a:	f100 0001 	add.w	r0, r0, #1
 800e68e:	d003      	beq.n	800e698 <__lo0bits+0x56>
 800e690:	6013      	str	r3, [r2, #0]
 800e692:	4770      	bx	lr
 800e694:	2000      	movs	r0, #0
 800e696:	4770      	bx	lr
 800e698:	2020      	movs	r0, #32
 800e69a:	4770      	bx	lr

0800e69c <__i2b>:
 800e69c:	b510      	push	{r4, lr}
 800e69e:	460c      	mov	r4, r1
 800e6a0:	2101      	movs	r1, #1
 800e6a2:	f7ff febd 	bl	800e420 <_Balloc>
 800e6a6:	4602      	mov	r2, r0
 800e6a8:	b928      	cbnz	r0, 800e6b6 <__i2b+0x1a>
 800e6aa:	4b05      	ldr	r3, [pc, #20]	@ (800e6c0 <__i2b+0x24>)
 800e6ac:	4805      	ldr	r0, [pc, #20]	@ (800e6c4 <__i2b+0x28>)
 800e6ae:	f240 1145 	movw	r1, #325	@ 0x145
 800e6b2:	f001 fc35 	bl	800ff20 <__assert_func>
 800e6b6:	2301      	movs	r3, #1
 800e6b8:	6144      	str	r4, [r0, #20]
 800e6ba:	6103      	str	r3, [r0, #16]
 800e6bc:	bd10      	pop	{r4, pc}
 800e6be:	bf00      	nop
 800e6c0:	08010efd 	.word	0x08010efd
 800e6c4:	08010f0e 	.word	0x08010f0e

0800e6c8 <__multiply>:
 800e6c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6cc:	4614      	mov	r4, r2
 800e6ce:	690a      	ldr	r2, [r1, #16]
 800e6d0:	6923      	ldr	r3, [r4, #16]
 800e6d2:	429a      	cmp	r2, r3
 800e6d4:	bfa8      	it	ge
 800e6d6:	4623      	movge	r3, r4
 800e6d8:	460f      	mov	r7, r1
 800e6da:	bfa4      	itt	ge
 800e6dc:	460c      	movge	r4, r1
 800e6de:	461f      	movge	r7, r3
 800e6e0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800e6e4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800e6e8:	68a3      	ldr	r3, [r4, #8]
 800e6ea:	6861      	ldr	r1, [r4, #4]
 800e6ec:	eb0a 0609 	add.w	r6, sl, r9
 800e6f0:	42b3      	cmp	r3, r6
 800e6f2:	b085      	sub	sp, #20
 800e6f4:	bfb8      	it	lt
 800e6f6:	3101      	addlt	r1, #1
 800e6f8:	f7ff fe92 	bl	800e420 <_Balloc>
 800e6fc:	b930      	cbnz	r0, 800e70c <__multiply+0x44>
 800e6fe:	4602      	mov	r2, r0
 800e700:	4b44      	ldr	r3, [pc, #272]	@ (800e814 <__multiply+0x14c>)
 800e702:	4845      	ldr	r0, [pc, #276]	@ (800e818 <__multiply+0x150>)
 800e704:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e708:	f001 fc0a 	bl	800ff20 <__assert_func>
 800e70c:	f100 0514 	add.w	r5, r0, #20
 800e710:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e714:	462b      	mov	r3, r5
 800e716:	2200      	movs	r2, #0
 800e718:	4543      	cmp	r3, r8
 800e71a:	d321      	bcc.n	800e760 <__multiply+0x98>
 800e71c:	f107 0114 	add.w	r1, r7, #20
 800e720:	f104 0214 	add.w	r2, r4, #20
 800e724:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800e728:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800e72c:	9302      	str	r3, [sp, #8]
 800e72e:	1b13      	subs	r3, r2, r4
 800e730:	3b15      	subs	r3, #21
 800e732:	f023 0303 	bic.w	r3, r3, #3
 800e736:	3304      	adds	r3, #4
 800e738:	f104 0715 	add.w	r7, r4, #21
 800e73c:	42ba      	cmp	r2, r7
 800e73e:	bf38      	it	cc
 800e740:	2304      	movcc	r3, #4
 800e742:	9301      	str	r3, [sp, #4]
 800e744:	9b02      	ldr	r3, [sp, #8]
 800e746:	9103      	str	r1, [sp, #12]
 800e748:	428b      	cmp	r3, r1
 800e74a:	d80c      	bhi.n	800e766 <__multiply+0x9e>
 800e74c:	2e00      	cmp	r6, #0
 800e74e:	dd03      	ble.n	800e758 <__multiply+0x90>
 800e750:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e754:	2b00      	cmp	r3, #0
 800e756:	d05b      	beq.n	800e810 <__multiply+0x148>
 800e758:	6106      	str	r6, [r0, #16]
 800e75a:	b005      	add	sp, #20
 800e75c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e760:	f843 2b04 	str.w	r2, [r3], #4
 800e764:	e7d8      	b.n	800e718 <__multiply+0x50>
 800e766:	f8b1 a000 	ldrh.w	sl, [r1]
 800e76a:	f1ba 0f00 	cmp.w	sl, #0
 800e76e:	d024      	beq.n	800e7ba <__multiply+0xf2>
 800e770:	f104 0e14 	add.w	lr, r4, #20
 800e774:	46a9      	mov	r9, r5
 800e776:	f04f 0c00 	mov.w	ip, #0
 800e77a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e77e:	f8d9 3000 	ldr.w	r3, [r9]
 800e782:	fa1f fb87 	uxth.w	fp, r7
 800e786:	b29b      	uxth	r3, r3
 800e788:	fb0a 330b 	mla	r3, sl, fp, r3
 800e78c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800e790:	f8d9 7000 	ldr.w	r7, [r9]
 800e794:	4463      	add	r3, ip
 800e796:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e79a:	fb0a c70b 	mla	r7, sl, fp, ip
 800e79e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800e7a2:	b29b      	uxth	r3, r3
 800e7a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e7a8:	4572      	cmp	r2, lr
 800e7aa:	f849 3b04 	str.w	r3, [r9], #4
 800e7ae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e7b2:	d8e2      	bhi.n	800e77a <__multiply+0xb2>
 800e7b4:	9b01      	ldr	r3, [sp, #4]
 800e7b6:	f845 c003 	str.w	ip, [r5, r3]
 800e7ba:	9b03      	ldr	r3, [sp, #12]
 800e7bc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e7c0:	3104      	adds	r1, #4
 800e7c2:	f1b9 0f00 	cmp.w	r9, #0
 800e7c6:	d021      	beq.n	800e80c <__multiply+0x144>
 800e7c8:	682b      	ldr	r3, [r5, #0]
 800e7ca:	f104 0c14 	add.w	ip, r4, #20
 800e7ce:	46ae      	mov	lr, r5
 800e7d0:	f04f 0a00 	mov.w	sl, #0
 800e7d4:	f8bc b000 	ldrh.w	fp, [ip]
 800e7d8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e7dc:	fb09 770b 	mla	r7, r9, fp, r7
 800e7e0:	4457      	add	r7, sl
 800e7e2:	b29b      	uxth	r3, r3
 800e7e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e7e8:	f84e 3b04 	str.w	r3, [lr], #4
 800e7ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e7f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e7f4:	f8be 3000 	ldrh.w	r3, [lr]
 800e7f8:	fb09 330a 	mla	r3, r9, sl, r3
 800e7fc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e800:	4562      	cmp	r2, ip
 800e802:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e806:	d8e5      	bhi.n	800e7d4 <__multiply+0x10c>
 800e808:	9f01      	ldr	r7, [sp, #4]
 800e80a:	51eb      	str	r3, [r5, r7]
 800e80c:	3504      	adds	r5, #4
 800e80e:	e799      	b.n	800e744 <__multiply+0x7c>
 800e810:	3e01      	subs	r6, #1
 800e812:	e79b      	b.n	800e74c <__multiply+0x84>
 800e814:	08010efd 	.word	0x08010efd
 800e818:	08010f0e 	.word	0x08010f0e

0800e81c <__pow5mult>:
 800e81c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e820:	4615      	mov	r5, r2
 800e822:	f012 0203 	ands.w	r2, r2, #3
 800e826:	4607      	mov	r7, r0
 800e828:	460e      	mov	r6, r1
 800e82a:	d007      	beq.n	800e83c <__pow5mult+0x20>
 800e82c:	4c25      	ldr	r4, [pc, #148]	@ (800e8c4 <__pow5mult+0xa8>)
 800e82e:	3a01      	subs	r2, #1
 800e830:	2300      	movs	r3, #0
 800e832:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e836:	f7ff fe55 	bl	800e4e4 <__multadd>
 800e83a:	4606      	mov	r6, r0
 800e83c:	10ad      	asrs	r5, r5, #2
 800e83e:	d03d      	beq.n	800e8bc <__pow5mult+0xa0>
 800e840:	69fc      	ldr	r4, [r7, #28]
 800e842:	b97c      	cbnz	r4, 800e864 <__pow5mult+0x48>
 800e844:	2010      	movs	r0, #16
 800e846:	f7ff fd35 	bl	800e2b4 <malloc>
 800e84a:	4602      	mov	r2, r0
 800e84c:	61f8      	str	r0, [r7, #28]
 800e84e:	b928      	cbnz	r0, 800e85c <__pow5mult+0x40>
 800e850:	4b1d      	ldr	r3, [pc, #116]	@ (800e8c8 <__pow5mult+0xac>)
 800e852:	481e      	ldr	r0, [pc, #120]	@ (800e8cc <__pow5mult+0xb0>)
 800e854:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e858:	f001 fb62 	bl	800ff20 <__assert_func>
 800e85c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e860:	6004      	str	r4, [r0, #0]
 800e862:	60c4      	str	r4, [r0, #12]
 800e864:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e868:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e86c:	b94c      	cbnz	r4, 800e882 <__pow5mult+0x66>
 800e86e:	f240 2171 	movw	r1, #625	@ 0x271
 800e872:	4638      	mov	r0, r7
 800e874:	f7ff ff12 	bl	800e69c <__i2b>
 800e878:	2300      	movs	r3, #0
 800e87a:	f8c8 0008 	str.w	r0, [r8, #8]
 800e87e:	4604      	mov	r4, r0
 800e880:	6003      	str	r3, [r0, #0]
 800e882:	f04f 0900 	mov.w	r9, #0
 800e886:	07eb      	lsls	r3, r5, #31
 800e888:	d50a      	bpl.n	800e8a0 <__pow5mult+0x84>
 800e88a:	4631      	mov	r1, r6
 800e88c:	4622      	mov	r2, r4
 800e88e:	4638      	mov	r0, r7
 800e890:	f7ff ff1a 	bl	800e6c8 <__multiply>
 800e894:	4631      	mov	r1, r6
 800e896:	4680      	mov	r8, r0
 800e898:	4638      	mov	r0, r7
 800e89a:	f7ff fe01 	bl	800e4a0 <_Bfree>
 800e89e:	4646      	mov	r6, r8
 800e8a0:	106d      	asrs	r5, r5, #1
 800e8a2:	d00b      	beq.n	800e8bc <__pow5mult+0xa0>
 800e8a4:	6820      	ldr	r0, [r4, #0]
 800e8a6:	b938      	cbnz	r0, 800e8b8 <__pow5mult+0x9c>
 800e8a8:	4622      	mov	r2, r4
 800e8aa:	4621      	mov	r1, r4
 800e8ac:	4638      	mov	r0, r7
 800e8ae:	f7ff ff0b 	bl	800e6c8 <__multiply>
 800e8b2:	6020      	str	r0, [r4, #0]
 800e8b4:	f8c0 9000 	str.w	r9, [r0]
 800e8b8:	4604      	mov	r4, r0
 800e8ba:	e7e4      	b.n	800e886 <__pow5mult+0x6a>
 800e8bc:	4630      	mov	r0, r6
 800e8be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e8c2:	bf00      	nop
 800e8c4:	08010f68 	.word	0x08010f68
 800e8c8:	08010e8e 	.word	0x08010e8e
 800e8cc:	08010f0e 	.word	0x08010f0e

0800e8d0 <__lshift>:
 800e8d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8d4:	460c      	mov	r4, r1
 800e8d6:	6849      	ldr	r1, [r1, #4]
 800e8d8:	6923      	ldr	r3, [r4, #16]
 800e8da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e8de:	68a3      	ldr	r3, [r4, #8]
 800e8e0:	4607      	mov	r7, r0
 800e8e2:	4691      	mov	r9, r2
 800e8e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e8e8:	f108 0601 	add.w	r6, r8, #1
 800e8ec:	42b3      	cmp	r3, r6
 800e8ee:	db0b      	blt.n	800e908 <__lshift+0x38>
 800e8f0:	4638      	mov	r0, r7
 800e8f2:	f7ff fd95 	bl	800e420 <_Balloc>
 800e8f6:	4605      	mov	r5, r0
 800e8f8:	b948      	cbnz	r0, 800e90e <__lshift+0x3e>
 800e8fa:	4602      	mov	r2, r0
 800e8fc:	4b28      	ldr	r3, [pc, #160]	@ (800e9a0 <__lshift+0xd0>)
 800e8fe:	4829      	ldr	r0, [pc, #164]	@ (800e9a4 <__lshift+0xd4>)
 800e900:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e904:	f001 fb0c 	bl	800ff20 <__assert_func>
 800e908:	3101      	adds	r1, #1
 800e90a:	005b      	lsls	r3, r3, #1
 800e90c:	e7ee      	b.n	800e8ec <__lshift+0x1c>
 800e90e:	2300      	movs	r3, #0
 800e910:	f100 0114 	add.w	r1, r0, #20
 800e914:	f100 0210 	add.w	r2, r0, #16
 800e918:	4618      	mov	r0, r3
 800e91a:	4553      	cmp	r3, sl
 800e91c:	db33      	blt.n	800e986 <__lshift+0xb6>
 800e91e:	6920      	ldr	r0, [r4, #16]
 800e920:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e924:	f104 0314 	add.w	r3, r4, #20
 800e928:	f019 091f 	ands.w	r9, r9, #31
 800e92c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e930:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e934:	d02b      	beq.n	800e98e <__lshift+0xbe>
 800e936:	f1c9 0e20 	rsb	lr, r9, #32
 800e93a:	468a      	mov	sl, r1
 800e93c:	2200      	movs	r2, #0
 800e93e:	6818      	ldr	r0, [r3, #0]
 800e940:	fa00 f009 	lsl.w	r0, r0, r9
 800e944:	4310      	orrs	r0, r2
 800e946:	f84a 0b04 	str.w	r0, [sl], #4
 800e94a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e94e:	459c      	cmp	ip, r3
 800e950:	fa22 f20e 	lsr.w	r2, r2, lr
 800e954:	d8f3      	bhi.n	800e93e <__lshift+0x6e>
 800e956:	ebac 0304 	sub.w	r3, ip, r4
 800e95a:	3b15      	subs	r3, #21
 800e95c:	f023 0303 	bic.w	r3, r3, #3
 800e960:	3304      	adds	r3, #4
 800e962:	f104 0015 	add.w	r0, r4, #21
 800e966:	4584      	cmp	ip, r0
 800e968:	bf38      	it	cc
 800e96a:	2304      	movcc	r3, #4
 800e96c:	50ca      	str	r2, [r1, r3]
 800e96e:	b10a      	cbz	r2, 800e974 <__lshift+0xa4>
 800e970:	f108 0602 	add.w	r6, r8, #2
 800e974:	3e01      	subs	r6, #1
 800e976:	4638      	mov	r0, r7
 800e978:	612e      	str	r6, [r5, #16]
 800e97a:	4621      	mov	r1, r4
 800e97c:	f7ff fd90 	bl	800e4a0 <_Bfree>
 800e980:	4628      	mov	r0, r5
 800e982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e986:	f842 0f04 	str.w	r0, [r2, #4]!
 800e98a:	3301      	adds	r3, #1
 800e98c:	e7c5      	b.n	800e91a <__lshift+0x4a>
 800e98e:	3904      	subs	r1, #4
 800e990:	f853 2b04 	ldr.w	r2, [r3], #4
 800e994:	f841 2f04 	str.w	r2, [r1, #4]!
 800e998:	459c      	cmp	ip, r3
 800e99a:	d8f9      	bhi.n	800e990 <__lshift+0xc0>
 800e99c:	e7ea      	b.n	800e974 <__lshift+0xa4>
 800e99e:	bf00      	nop
 800e9a0:	08010efd 	.word	0x08010efd
 800e9a4:	08010f0e 	.word	0x08010f0e

0800e9a8 <__mcmp>:
 800e9a8:	690a      	ldr	r2, [r1, #16]
 800e9aa:	4603      	mov	r3, r0
 800e9ac:	6900      	ldr	r0, [r0, #16]
 800e9ae:	1a80      	subs	r0, r0, r2
 800e9b0:	b530      	push	{r4, r5, lr}
 800e9b2:	d10e      	bne.n	800e9d2 <__mcmp+0x2a>
 800e9b4:	3314      	adds	r3, #20
 800e9b6:	3114      	adds	r1, #20
 800e9b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e9bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e9c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e9c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e9c8:	4295      	cmp	r5, r2
 800e9ca:	d003      	beq.n	800e9d4 <__mcmp+0x2c>
 800e9cc:	d205      	bcs.n	800e9da <__mcmp+0x32>
 800e9ce:	f04f 30ff 	mov.w	r0, #4294967295
 800e9d2:	bd30      	pop	{r4, r5, pc}
 800e9d4:	42a3      	cmp	r3, r4
 800e9d6:	d3f3      	bcc.n	800e9c0 <__mcmp+0x18>
 800e9d8:	e7fb      	b.n	800e9d2 <__mcmp+0x2a>
 800e9da:	2001      	movs	r0, #1
 800e9dc:	e7f9      	b.n	800e9d2 <__mcmp+0x2a>
	...

0800e9e0 <__mdiff>:
 800e9e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9e4:	4689      	mov	r9, r1
 800e9e6:	4606      	mov	r6, r0
 800e9e8:	4611      	mov	r1, r2
 800e9ea:	4648      	mov	r0, r9
 800e9ec:	4614      	mov	r4, r2
 800e9ee:	f7ff ffdb 	bl	800e9a8 <__mcmp>
 800e9f2:	1e05      	subs	r5, r0, #0
 800e9f4:	d112      	bne.n	800ea1c <__mdiff+0x3c>
 800e9f6:	4629      	mov	r1, r5
 800e9f8:	4630      	mov	r0, r6
 800e9fa:	f7ff fd11 	bl	800e420 <_Balloc>
 800e9fe:	4602      	mov	r2, r0
 800ea00:	b928      	cbnz	r0, 800ea0e <__mdiff+0x2e>
 800ea02:	4b3f      	ldr	r3, [pc, #252]	@ (800eb00 <__mdiff+0x120>)
 800ea04:	f240 2137 	movw	r1, #567	@ 0x237
 800ea08:	483e      	ldr	r0, [pc, #248]	@ (800eb04 <__mdiff+0x124>)
 800ea0a:	f001 fa89 	bl	800ff20 <__assert_func>
 800ea0e:	2301      	movs	r3, #1
 800ea10:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ea14:	4610      	mov	r0, r2
 800ea16:	b003      	add	sp, #12
 800ea18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea1c:	bfbc      	itt	lt
 800ea1e:	464b      	movlt	r3, r9
 800ea20:	46a1      	movlt	r9, r4
 800ea22:	4630      	mov	r0, r6
 800ea24:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ea28:	bfba      	itte	lt
 800ea2a:	461c      	movlt	r4, r3
 800ea2c:	2501      	movlt	r5, #1
 800ea2e:	2500      	movge	r5, #0
 800ea30:	f7ff fcf6 	bl	800e420 <_Balloc>
 800ea34:	4602      	mov	r2, r0
 800ea36:	b918      	cbnz	r0, 800ea40 <__mdiff+0x60>
 800ea38:	4b31      	ldr	r3, [pc, #196]	@ (800eb00 <__mdiff+0x120>)
 800ea3a:	f240 2145 	movw	r1, #581	@ 0x245
 800ea3e:	e7e3      	b.n	800ea08 <__mdiff+0x28>
 800ea40:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ea44:	6926      	ldr	r6, [r4, #16]
 800ea46:	60c5      	str	r5, [r0, #12]
 800ea48:	f109 0310 	add.w	r3, r9, #16
 800ea4c:	f109 0514 	add.w	r5, r9, #20
 800ea50:	f104 0e14 	add.w	lr, r4, #20
 800ea54:	f100 0b14 	add.w	fp, r0, #20
 800ea58:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ea5c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ea60:	9301      	str	r3, [sp, #4]
 800ea62:	46d9      	mov	r9, fp
 800ea64:	f04f 0c00 	mov.w	ip, #0
 800ea68:	9b01      	ldr	r3, [sp, #4]
 800ea6a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ea6e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ea72:	9301      	str	r3, [sp, #4]
 800ea74:	fa1f f38a 	uxth.w	r3, sl
 800ea78:	4619      	mov	r1, r3
 800ea7a:	b283      	uxth	r3, r0
 800ea7c:	1acb      	subs	r3, r1, r3
 800ea7e:	0c00      	lsrs	r0, r0, #16
 800ea80:	4463      	add	r3, ip
 800ea82:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ea86:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ea8a:	b29b      	uxth	r3, r3
 800ea8c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ea90:	4576      	cmp	r6, lr
 800ea92:	f849 3b04 	str.w	r3, [r9], #4
 800ea96:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ea9a:	d8e5      	bhi.n	800ea68 <__mdiff+0x88>
 800ea9c:	1b33      	subs	r3, r6, r4
 800ea9e:	3b15      	subs	r3, #21
 800eaa0:	f023 0303 	bic.w	r3, r3, #3
 800eaa4:	3415      	adds	r4, #21
 800eaa6:	3304      	adds	r3, #4
 800eaa8:	42a6      	cmp	r6, r4
 800eaaa:	bf38      	it	cc
 800eaac:	2304      	movcc	r3, #4
 800eaae:	441d      	add	r5, r3
 800eab0:	445b      	add	r3, fp
 800eab2:	461e      	mov	r6, r3
 800eab4:	462c      	mov	r4, r5
 800eab6:	4544      	cmp	r4, r8
 800eab8:	d30e      	bcc.n	800ead8 <__mdiff+0xf8>
 800eaba:	f108 0103 	add.w	r1, r8, #3
 800eabe:	1b49      	subs	r1, r1, r5
 800eac0:	f021 0103 	bic.w	r1, r1, #3
 800eac4:	3d03      	subs	r5, #3
 800eac6:	45a8      	cmp	r8, r5
 800eac8:	bf38      	it	cc
 800eaca:	2100      	movcc	r1, #0
 800eacc:	440b      	add	r3, r1
 800eace:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ead2:	b191      	cbz	r1, 800eafa <__mdiff+0x11a>
 800ead4:	6117      	str	r7, [r2, #16]
 800ead6:	e79d      	b.n	800ea14 <__mdiff+0x34>
 800ead8:	f854 1b04 	ldr.w	r1, [r4], #4
 800eadc:	46e6      	mov	lr, ip
 800eade:	0c08      	lsrs	r0, r1, #16
 800eae0:	fa1c fc81 	uxtah	ip, ip, r1
 800eae4:	4471      	add	r1, lr
 800eae6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800eaea:	b289      	uxth	r1, r1
 800eaec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800eaf0:	f846 1b04 	str.w	r1, [r6], #4
 800eaf4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800eaf8:	e7dd      	b.n	800eab6 <__mdiff+0xd6>
 800eafa:	3f01      	subs	r7, #1
 800eafc:	e7e7      	b.n	800eace <__mdiff+0xee>
 800eafe:	bf00      	nop
 800eb00:	08010efd 	.word	0x08010efd
 800eb04:	08010f0e 	.word	0x08010f0e

0800eb08 <__ulp>:
 800eb08:	b082      	sub	sp, #8
 800eb0a:	ed8d 0b00 	vstr	d0, [sp]
 800eb0e:	9a01      	ldr	r2, [sp, #4]
 800eb10:	4b0f      	ldr	r3, [pc, #60]	@ (800eb50 <__ulp+0x48>)
 800eb12:	4013      	ands	r3, r2
 800eb14:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	dc08      	bgt.n	800eb2e <__ulp+0x26>
 800eb1c:	425b      	negs	r3, r3
 800eb1e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800eb22:	ea4f 5223 	mov.w	r2, r3, asr #20
 800eb26:	da04      	bge.n	800eb32 <__ulp+0x2a>
 800eb28:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800eb2c:	4113      	asrs	r3, r2
 800eb2e:	2200      	movs	r2, #0
 800eb30:	e008      	b.n	800eb44 <__ulp+0x3c>
 800eb32:	f1a2 0314 	sub.w	r3, r2, #20
 800eb36:	2b1e      	cmp	r3, #30
 800eb38:	bfda      	itte	le
 800eb3a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800eb3e:	40da      	lsrle	r2, r3
 800eb40:	2201      	movgt	r2, #1
 800eb42:	2300      	movs	r3, #0
 800eb44:	4619      	mov	r1, r3
 800eb46:	4610      	mov	r0, r2
 800eb48:	ec41 0b10 	vmov	d0, r0, r1
 800eb4c:	b002      	add	sp, #8
 800eb4e:	4770      	bx	lr
 800eb50:	7ff00000 	.word	0x7ff00000

0800eb54 <__b2d>:
 800eb54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb58:	6906      	ldr	r6, [r0, #16]
 800eb5a:	f100 0814 	add.w	r8, r0, #20
 800eb5e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800eb62:	1f37      	subs	r7, r6, #4
 800eb64:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800eb68:	4610      	mov	r0, r2
 800eb6a:	f7ff fd4b 	bl	800e604 <__hi0bits>
 800eb6e:	f1c0 0320 	rsb	r3, r0, #32
 800eb72:	280a      	cmp	r0, #10
 800eb74:	600b      	str	r3, [r1, #0]
 800eb76:	491b      	ldr	r1, [pc, #108]	@ (800ebe4 <__b2d+0x90>)
 800eb78:	dc15      	bgt.n	800eba6 <__b2d+0x52>
 800eb7a:	f1c0 0c0b 	rsb	ip, r0, #11
 800eb7e:	fa22 f30c 	lsr.w	r3, r2, ip
 800eb82:	45b8      	cmp	r8, r7
 800eb84:	ea43 0501 	orr.w	r5, r3, r1
 800eb88:	bf34      	ite	cc
 800eb8a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800eb8e:	2300      	movcs	r3, #0
 800eb90:	3015      	adds	r0, #21
 800eb92:	fa02 f000 	lsl.w	r0, r2, r0
 800eb96:	fa23 f30c 	lsr.w	r3, r3, ip
 800eb9a:	4303      	orrs	r3, r0
 800eb9c:	461c      	mov	r4, r3
 800eb9e:	ec45 4b10 	vmov	d0, r4, r5
 800eba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eba6:	45b8      	cmp	r8, r7
 800eba8:	bf3a      	itte	cc
 800ebaa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ebae:	f1a6 0708 	subcc.w	r7, r6, #8
 800ebb2:	2300      	movcs	r3, #0
 800ebb4:	380b      	subs	r0, #11
 800ebb6:	d012      	beq.n	800ebde <__b2d+0x8a>
 800ebb8:	f1c0 0120 	rsb	r1, r0, #32
 800ebbc:	fa23 f401 	lsr.w	r4, r3, r1
 800ebc0:	4082      	lsls	r2, r0
 800ebc2:	4322      	orrs	r2, r4
 800ebc4:	4547      	cmp	r7, r8
 800ebc6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ebca:	bf8c      	ite	hi
 800ebcc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ebd0:	2200      	movls	r2, #0
 800ebd2:	4083      	lsls	r3, r0
 800ebd4:	40ca      	lsrs	r2, r1
 800ebd6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ebda:	4313      	orrs	r3, r2
 800ebdc:	e7de      	b.n	800eb9c <__b2d+0x48>
 800ebde:	ea42 0501 	orr.w	r5, r2, r1
 800ebe2:	e7db      	b.n	800eb9c <__b2d+0x48>
 800ebe4:	3ff00000 	.word	0x3ff00000

0800ebe8 <__d2b>:
 800ebe8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ebec:	460f      	mov	r7, r1
 800ebee:	2101      	movs	r1, #1
 800ebf0:	ec59 8b10 	vmov	r8, r9, d0
 800ebf4:	4616      	mov	r6, r2
 800ebf6:	f7ff fc13 	bl	800e420 <_Balloc>
 800ebfa:	4604      	mov	r4, r0
 800ebfc:	b930      	cbnz	r0, 800ec0c <__d2b+0x24>
 800ebfe:	4602      	mov	r2, r0
 800ec00:	4b23      	ldr	r3, [pc, #140]	@ (800ec90 <__d2b+0xa8>)
 800ec02:	4824      	ldr	r0, [pc, #144]	@ (800ec94 <__d2b+0xac>)
 800ec04:	f240 310f 	movw	r1, #783	@ 0x30f
 800ec08:	f001 f98a 	bl	800ff20 <__assert_func>
 800ec0c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ec10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ec14:	b10d      	cbz	r5, 800ec1a <__d2b+0x32>
 800ec16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ec1a:	9301      	str	r3, [sp, #4]
 800ec1c:	f1b8 0300 	subs.w	r3, r8, #0
 800ec20:	d023      	beq.n	800ec6a <__d2b+0x82>
 800ec22:	4668      	mov	r0, sp
 800ec24:	9300      	str	r3, [sp, #0]
 800ec26:	f7ff fd0c 	bl	800e642 <__lo0bits>
 800ec2a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ec2e:	b1d0      	cbz	r0, 800ec66 <__d2b+0x7e>
 800ec30:	f1c0 0320 	rsb	r3, r0, #32
 800ec34:	fa02 f303 	lsl.w	r3, r2, r3
 800ec38:	430b      	orrs	r3, r1
 800ec3a:	40c2      	lsrs	r2, r0
 800ec3c:	6163      	str	r3, [r4, #20]
 800ec3e:	9201      	str	r2, [sp, #4]
 800ec40:	9b01      	ldr	r3, [sp, #4]
 800ec42:	61a3      	str	r3, [r4, #24]
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	bf0c      	ite	eq
 800ec48:	2201      	moveq	r2, #1
 800ec4a:	2202      	movne	r2, #2
 800ec4c:	6122      	str	r2, [r4, #16]
 800ec4e:	b1a5      	cbz	r5, 800ec7a <__d2b+0x92>
 800ec50:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ec54:	4405      	add	r5, r0
 800ec56:	603d      	str	r5, [r7, #0]
 800ec58:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ec5c:	6030      	str	r0, [r6, #0]
 800ec5e:	4620      	mov	r0, r4
 800ec60:	b003      	add	sp, #12
 800ec62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ec66:	6161      	str	r1, [r4, #20]
 800ec68:	e7ea      	b.n	800ec40 <__d2b+0x58>
 800ec6a:	a801      	add	r0, sp, #4
 800ec6c:	f7ff fce9 	bl	800e642 <__lo0bits>
 800ec70:	9b01      	ldr	r3, [sp, #4]
 800ec72:	6163      	str	r3, [r4, #20]
 800ec74:	3020      	adds	r0, #32
 800ec76:	2201      	movs	r2, #1
 800ec78:	e7e8      	b.n	800ec4c <__d2b+0x64>
 800ec7a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ec7e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ec82:	6038      	str	r0, [r7, #0]
 800ec84:	6918      	ldr	r0, [r3, #16]
 800ec86:	f7ff fcbd 	bl	800e604 <__hi0bits>
 800ec8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ec8e:	e7e5      	b.n	800ec5c <__d2b+0x74>
 800ec90:	08010efd 	.word	0x08010efd
 800ec94:	08010f0e 	.word	0x08010f0e

0800ec98 <__ratio>:
 800ec98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec9c:	b085      	sub	sp, #20
 800ec9e:	e9cd 1000 	strd	r1, r0, [sp]
 800eca2:	a902      	add	r1, sp, #8
 800eca4:	f7ff ff56 	bl	800eb54 <__b2d>
 800eca8:	9800      	ldr	r0, [sp, #0]
 800ecaa:	a903      	add	r1, sp, #12
 800ecac:	ec55 4b10 	vmov	r4, r5, d0
 800ecb0:	f7ff ff50 	bl	800eb54 <__b2d>
 800ecb4:	9b01      	ldr	r3, [sp, #4]
 800ecb6:	6919      	ldr	r1, [r3, #16]
 800ecb8:	9b00      	ldr	r3, [sp, #0]
 800ecba:	691b      	ldr	r3, [r3, #16]
 800ecbc:	1ac9      	subs	r1, r1, r3
 800ecbe:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ecc2:	1a9b      	subs	r3, r3, r2
 800ecc4:	ec5b ab10 	vmov	sl, fp, d0
 800ecc8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	bfce      	itee	gt
 800ecd0:	462a      	movgt	r2, r5
 800ecd2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ecd6:	465a      	movle	r2, fp
 800ecd8:	462f      	mov	r7, r5
 800ecda:	46d9      	mov	r9, fp
 800ecdc:	bfcc      	ite	gt
 800ecde:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ece2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ece6:	464b      	mov	r3, r9
 800ece8:	4652      	mov	r2, sl
 800ecea:	4620      	mov	r0, r4
 800ecec:	4639      	mov	r1, r7
 800ecee:	f7f1 fdb5 	bl	800085c <__aeabi_ddiv>
 800ecf2:	ec41 0b10 	vmov	d0, r0, r1
 800ecf6:	b005      	add	sp, #20
 800ecf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ecfc <__copybits>:
 800ecfc:	3901      	subs	r1, #1
 800ecfe:	b570      	push	{r4, r5, r6, lr}
 800ed00:	1149      	asrs	r1, r1, #5
 800ed02:	6914      	ldr	r4, [r2, #16]
 800ed04:	3101      	adds	r1, #1
 800ed06:	f102 0314 	add.w	r3, r2, #20
 800ed0a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ed0e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ed12:	1f05      	subs	r5, r0, #4
 800ed14:	42a3      	cmp	r3, r4
 800ed16:	d30c      	bcc.n	800ed32 <__copybits+0x36>
 800ed18:	1aa3      	subs	r3, r4, r2
 800ed1a:	3b11      	subs	r3, #17
 800ed1c:	f023 0303 	bic.w	r3, r3, #3
 800ed20:	3211      	adds	r2, #17
 800ed22:	42a2      	cmp	r2, r4
 800ed24:	bf88      	it	hi
 800ed26:	2300      	movhi	r3, #0
 800ed28:	4418      	add	r0, r3
 800ed2a:	2300      	movs	r3, #0
 800ed2c:	4288      	cmp	r0, r1
 800ed2e:	d305      	bcc.n	800ed3c <__copybits+0x40>
 800ed30:	bd70      	pop	{r4, r5, r6, pc}
 800ed32:	f853 6b04 	ldr.w	r6, [r3], #4
 800ed36:	f845 6f04 	str.w	r6, [r5, #4]!
 800ed3a:	e7eb      	b.n	800ed14 <__copybits+0x18>
 800ed3c:	f840 3b04 	str.w	r3, [r0], #4
 800ed40:	e7f4      	b.n	800ed2c <__copybits+0x30>

0800ed42 <__any_on>:
 800ed42:	f100 0214 	add.w	r2, r0, #20
 800ed46:	6900      	ldr	r0, [r0, #16]
 800ed48:	114b      	asrs	r3, r1, #5
 800ed4a:	4298      	cmp	r0, r3
 800ed4c:	b510      	push	{r4, lr}
 800ed4e:	db11      	blt.n	800ed74 <__any_on+0x32>
 800ed50:	dd0a      	ble.n	800ed68 <__any_on+0x26>
 800ed52:	f011 011f 	ands.w	r1, r1, #31
 800ed56:	d007      	beq.n	800ed68 <__any_on+0x26>
 800ed58:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ed5c:	fa24 f001 	lsr.w	r0, r4, r1
 800ed60:	fa00 f101 	lsl.w	r1, r0, r1
 800ed64:	428c      	cmp	r4, r1
 800ed66:	d10b      	bne.n	800ed80 <__any_on+0x3e>
 800ed68:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ed6c:	4293      	cmp	r3, r2
 800ed6e:	d803      	bhi.n	800ed78 <__any_on+0x36>
 800ed70:	2000      	movs	r0, #0
 800ed72:	bd10      	pop	{r4, pc}
 800ed74:	4603      	mov	r3, r0
 800ed76:	e7f7      	b.n	800ed68 <__any_on+0x26>
 800ed78:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ed7c:	2900      	cmp	r1, #0
 800ed7e:	d0f5      	beq.n	800ed6c <__any_on+0x2a>
 800ed80:	2001      	movs	r0, #1
 800ed82:	e7f6      	b.n	800ed72 <__any_on+0x30>

0800ed84 <sulp>:
 800ed84:	b570      	push	{r4, r5, r6, lr}
 800ed86:	4604      	mov	r4, r0
 800ed88:	460d      	mov	r5, r1
 800ed8a:	ec45 4b10 	vmov	d0, r4, r5
 800ed8e:	4616      	mov	r6, r2
 800ed90:	f7ff feba 	bl	800eb08 <__ulp>
 800ed94:	ec51 0b10 	vmov	r0, r1, d0
 800ed98:	b17e      	cbz	r6, 800edba <sulp+0x36>
 800ed9a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ed9e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	dd09      	ble.n	800edba <sulp+0x36>
 800eda6:	051b      	lsls	r3, r3, #20
 800eda8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800edac:	2400      	movs	r4, #0
 800edae:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800edb2:	4622      	mov	r2, r4
 800edb4:	462b      	mov	r3, r5
 800edb6:	f7f1 fc27 	bl	8000608 <__aeabi_dmul>
 800edba:	ec41 0b10 	vmov	d0, r0, r1
 800edbe:	bd70      	pop	{r4, r5, r6, pc}

0800edc0 <_strtod_l>:
 800edc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edc4:	b09f      	sub	sp, #124	@ 0x7c
 800edc6:	460c      	mov	r4, r1
 800edc8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800edca:	2200      	movs	r2, #0
 800edcc:	921a      	str	r2, [sp, #104]	@ 0x68
 800edce:	9005      	str	r0, [sp, #20]
 800edd0:	f04f 0a00 	mov.w	sl, #0
 800edd4:	f04f 0b00 	mov.w	fp, #0
 800edd8:	460a      	mov	r2, r1
 800edda:	9219      	str	r2, [sp, #100]	@ 0x64
 800eddc:	7811      	ldrb	r1, [r2, #0]
 800edde:	292b      	cmp	r1, #43	@ 0x2b
 800ede0:	d04a      	beq.n	800ee78 <_strtod_l+0xb8>
 800ede2:	d838      	bhi.n	800ee56 <_strtod_l+0x96>
 800ede4:	290d      	cmp	r1, #13
 800ede6:	d832      	bhi.n	800ee4e <_strtod_l+0x8e>
 800ede8:	2908      	cmp	r1, #8
 800edea:	d832      	bhi.n	800ee52 <_strtod_l+0x92>
 800edec:	2900      	cmp	r1, #0
 800edee:	d03b      	beq.n	800ee68 <_strtod_l+0xa8>
 800edf0:	2200      	movs	r2, #0
 800edf2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800edf4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800edf6:	782a      	ldrb	r2, [r5, #0]
 800edf8:	2a30      	cmp	r2, #48	@ 0x30
 800edfa:	f040 80b3 	bne.w	800ef64 <_strtod_l+0x1a4>
 800edfe:	786a      	ldrb	r2, [r5, #1]
 800ee00:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ee04:	2a58      	cmp	r2, #88	@ 0x58
 800ee06:	d16e      	bne.n	800eee6 <_strtod_l+0x126>
 800ee08:	9302      	str	r3, [sp, #8]
 800ee0a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee0c:	9301      	str	r3, [sp, #4]
 800ee0e:	ab1a      	add	r3, sp, #104	@ 0x68
 800ee10:	9300      	str	r3, [sp, #0]
 800ee12:	4a8e      	ldr	r2, [pc, #568]	@ (800f04c <_strtod_l+0x28c>)
 800ee14:	9805      	ldr	r0, [sp, #20]
 800ee16:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ee18:	a919      	add	r1, sp, #100	@ 0x64
 800ee1a:	f001 f91b 	bl	8010054 <__gethex>
 800ee1e:	f010 060f 	ands.w	r6, r0, #15
 800ee22:	4604      	mov	r4, r0
 800ee24:	d005      	beq.n	800ee32 <_strtod_l+0x72>
 800ee26:	2e06      	cmp	r6, #6
 800ee28:	d128      	bne.n	800ee7c <_strtod_l+0xbc>
 800ee2a:	3501      	adds	r5, #1
 800ee2c:	2300      	movs	r3, #0
 800ee2e:	9519      	str	r5, [sp, #100]	@ 0x64
 800ee30:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ee32:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	f040 858e 	bne.w	800f956 <_strtod_l+0xb96>
 800ee3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee3c:	b1cb      	cbz	r3, 800ee72 <_strtod_l+0xb2>
 800ee3e:	4652      	mov	r2, sl
 800ee40:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800ee44:	ec43 2b10 	vmov	d0, r2, r3
 800ee48:	b01f      	add	sp, #124	@ 0x7c
 800ee4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee4e:	2920      	cmp	r1, #32
 800ee50:	d1ce      	bne.n	800edf0 <_strtod_l+0x30>
 800ee52:	3201      	adds	r2, #1
 800ee54:	e7c1      	b.n	800edda <_strtod_l+0x1a>
 800ee56:	292d      	cmp	r1, #45	@ 0x2d
 800ee58:	d1ca      	bne.n	800edf0 <_strtod_l+0x30>
 800ee5a:	2101      	movs	r1, #1
 800ee5c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ee5e:	1c51      	adds	r1, r2, #1
 800ee60:	9119      	str	r1, [sp, #100]	@ 0x64
 800ee62:	7852      	ldrb	r2, [r2, #1]
 800ee64:	2a00      	cmp	r2, #0
 800ee66:	d1c5      	bne.n	800edf4 <_strtod_l+0x34>
 800ee68:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ee6a:	9419      	str	r4, [sp, #100]	@ 0x64
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	f040 8570 	bne.w	800f952 <_strtod_l+0xb92>
 800ee72:	4652      	mov	r2, sl
 800ee74:	465b      	mov	r3, fp
 800ee76:	e7e5      	b.n	800ee44 <_strtod_l+0x84>
 800ee78:	2100      	movs	r1, #0
 800ee7a:	e7ef      	b.n	800ee5c <_strtod_l+0x9c>
 800ee7c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ee7e:	b13a      	cbz	r2, 800ee90 <_strtod_l+0xd0>
 800ee80:	2135      	movs	r1, #53	@ 0x35
 800ee82:	a81c      	add	r0, sp, #112	@ 0x70
 800ee84:	f7ff ff3a 	bl	800ecfc <__copybits>
 800ee88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ee8a:	9805      	ldr	r0, [sp, #20]
 800ee8c:	f7ff fb08 	bl	800e4a0 <_Bfree>
 800ee90:	3e01      	subs	r6, #1
 800ee92:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ee94:	2e04      	cmp	r6, #4
 800ee96:	d806      	bhi.n	800eea6 <_strtod_l+0xe6>
 800ee98:	e8df f006 	tbb	[pc, r6]
 800ee9c:	201d0314 	.word	0x201d0314
 800eea0:	14          	.byte	0x14
 800eea1:	00          	.byte	0x00
 800eea2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800eea6:	05e1      	lsls	r1, r4, #23
 800eea8:	bf48      	it	mi
 800eeaa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800eeae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eeb2:	0d1b      	lsrs	r3, r3, #20
 800eeb4:	051b      	lsls	r3, r3, #20
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d1bb      	bne.n	800ee32 <_strtod_l+0x72>
 800eeba:	f7fe fb21 	bl	800d500 <__errno>
 800eebe:	2322      	movs	r3, #34	@ 0x22
 800eec0:	6003      	str	r3, [r0, #0]
 800eec2:	e7b6      	b.n	800ee32 <_strtod_l+0x72>
 800eec4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800eec8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800eecc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800eed0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800eed4:	e7e7      	b.n	800eea6 <_strtod_l+0xe6>
 800eed6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800f054 <_strtod_l+0x294>
 800eeda:	e7e4      	b.n	800eea6 <_strtod_l+0xe6>
 800eedc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800eee0:	f04f 3aff 	mov.w	sl, #4294967295
 800eee4:	e7df      	b.n	800eea6 <_strtod_l+0xe6>
 800eee6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eee8:	1c5a      	adds	r2, r3, #1
 800eeea:	9219      	str	r2, [sp, #100]	@ 0x64
 800eeec:	785b      	ldrb	r3, [r3, #1]
 800eeee:	2b30      	cmp	r3, #48	@ 0x30
 800eef0:	d0f9      	beq.n	800eee6 <_strtod_l+0x126>
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d09d      	beq.n	800ee32 <_strtod_l+0x72>
 800eef6:	2301      	movs	r3, #1
 800eef8:	9309      	str	r3, [sp, #36]	@ 0x24
 800eefa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eefc:	930c      	str	r3, [sp, #48]	@ 0x30
 800eefe:	2300      	movs	r3, #0
 800ef00:	9308      	str	r3, [sp, #32]
 800ef02:	930a      	str	r3, [sp, #40]	@ 0x28
 800ef04:	461f      	mov	r7, r3
 800ef06:	220a      	movs	r2, #10
 800ef08:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ef0a:	7805      	ldrb	r5, [r0, #0]
 800ef0c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ef10:	b2d9      	uxtb	r1, r3
 800ef12:	2909      	cmp	r1, #9
 800ef14:	d928      	bls.n	800ef68 <_strtod_l+0x1a8>
 800ef16:	494e      	ldr	r1, [pc, #312]	@ (800f050 <_strtod_l+0x290>)
 800ef18:	2201      	movs	r2, #1
 800ef1a:	f000 ffd5 	bl	800fec8 <strncmp>
 800ef1e:	2800      	cmp	r0, #0
 800ef20:	d032      	beq.n	800ef88 <_strtod_l+0x1c8>
 800ef22:	2000      	movs	r0, #0
 800ef24:	462a      	mov	r2, r5
 800ef26:	4681      	mov	r9, r0
 800ef28:	463d      	mov	r5, r7
 800ef2a:	4603      	mov	r3, r0
 800ef2c:	2a65      	cmp	r2, #101	@ 0x65
 800ef2e:	d001      	beq.n	800ef34 <_strtod_l+0x174>
 800ef30:	2a45      	cmp	r2, #69	@ 0x45
 800ef32:	d114      	bne.n	800ef5e <_strtod_l+0x19e>
 800ef34:	b91d      	cbnz	r5, 800ef3e <_strtod_l+0x17e>
 800ef36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef38:	4302      	orrs	r2, r0
 800ef3a:	d095      	beq.n	800ee68 <_strtod_l+0xa8>
 800ef3c:	2500      	movs	r5, #0
 800ef3e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800ef40:	1c62      	adds	r2, r4, #1
 800ef42:	9219      	str	r2, [sp, #100]	@ 0x64
 800ef44:	7862      	ldrb	r2, [r4, #1]
 800ef46:	2a2b      	cmp	r2, #43	@ 0x2b
 800ef48:	d077      	beq.n	800f03a <_strtod_l+0x27a>
 800ef4a:	2a2d      	cmp	r2, #45	@ 0x2d
 800ef4c:	d07b      	beq.n	800f046 <_strtod_l+0x286>
 800ef4e:	f04f 0c00 	mov.w	ip, #0
 800ef52:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ef56:	2909      	cmp	r1, #9
 800ef58:	f240 8082 	bls.w	800f060 <_strtod_l+0x2a0>
 800ef5c:	9419      	str	r4, [sp, #100]	@ 0x64
 800ef5e:	f04f 0800 	mov.w	r8, #0
 800ef62:	e0a2      	b.n	800f0aa <_strtod_l+0x2ea>
 800ef64:	2300      	movs	r3, #0
 800ef66:	e7c7      	b.n	800eef8 <_strtod_l+0x138>
 800ef68:	2f08      	cmp	r7, #8
 800ef6a:	bfd5      	itete	le
 800ef6c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800ef6e:	9908      	ldrgt	r1, [sp, #32]
 800ef70:	fb02 3301 	mlale	r3, r2, r1, r3
 800ef74:	fb02 3301 	mlagt	r3, r2, r1, r3
 800ef78:	f100 0001 	add.w	r0, r0, #1
 800ef7c:	bfd4      	ite	le
 800ef7e:	930a      	strle	r3, [sp, #40]	@ 0x28
 800ef80:	9308      	strgt	r3, [sp, #32]
 800ef82:	3701      	adds	r7, #1
 800ef84:	9019      	str	r0, [sp, #100]	@ 0x64
 800ef86:	e7bf      	b.n	800ef08 <_strtod_l+0x148>
 800ef88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ef8a:	1c5a      	adds	r2, r3, #1
 800ef8c:	9219      	str	r2, [sp, #100]	@ 0x64
 800ef8e:	785a      	ldrb	r2, [r3, #1]
 800ef90:	b37f      	cbz	r7, 800eff2 <_strtod_l+0x232>
 800ef92:	4681      	mov	r9, r0
 800ef94:	463d      	mov	r5, r7
 800ef96:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ef9a:	2b09      	cmp	r3, #9
 800ef9c:	d912      	bls.n	800efc4 <_strtod_l+0x204>
 800ef9e:	2301      	movs	r3, #1
 800efa0:	e7c4      	b.n	800ef2c <_strtod_l+0x16c>
 800efa2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800efa4:	1c5a      	adds	r2, r3, #1
 800efa6:	9219      	str	r2, [sp, #100]	@ 0x64
 800efa8:	785a      	ldrb	r2, [r3, #1]
 800efaa:	3001      	adds	r0, #1
 800efac:	2a30      	cmp	r2, #48	@ 0x30
 800efae:	d0f8      	beq.n	800efa2 <_strtod_l+0x1e2>
 800efb0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800efb4:	2b08      	cmp	r3, #8
 800efb6:	f200 84d3 	bhi.w	800f960 <_strtod_l+0xba0>
 800efba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800efbc:	930c      	str	r3, [sp, #48]	@ 0x30
 800efbe:	4681      	mov	r9, r0
 800efc0:	2000      	movs	r0, #0
 800efc2:	4605      	mov	r5, r0
 800efc4:	3a30      	subs	r2, #48	@ 0x30
 800efc6:	f100 0301 	add.w	r3, r0, #1
 800efca:	d02a      	beq.n	800f022 <_strtod_l+0x262>
 800efcc:	4499      	add	r9, r3
 800efce:	eb00 0c05 	add.w	ip, r0, r5
 800efd2:	462b      	mov	r3, r5
 800efd4:	210a      	movs	r1, #10
 800efd6:	4563      	cmp	r3, ip
 800efd8:	d10d      	bne.n	800eff6 <_strtod_l+0x236>
 800efda:	1c69      	adds	r1, r5, #1
 800efdc:	4401      	add	r1, r0
 800efde:	4428      	add	r0, r5
 800efe0:	2808      	cmp	r0, #8
 800efe2:	dc16      	bgt.n	800f012 <_strtod_l+0x252>
 800efe4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800efe6:	230a      	movs	r3, #10
 800efe8:	fb03 2300 	mla	r3, r3, r0, r2
 800efec:	930a      	str	r3, [sp, #40]	@ 0x28
 800efee:	2300      	movs	r3, #0
 800eff0:	e018      	b.n	800f024 <_strtod_l+0x264>
 800eff2:	4638      	mov	r0, r7
 800eff4:	e7da      	b.n	800efac <_strtod_l+0x1ec>
 800eff6:	2b08      	cmp	r3, #8
 800eff8:	f103 0301 	add.w	r3, r3, #1
 800effc:	dc03      	bgt.n	800f006 <_strtod_l+0x246>
 800effe:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800f000:	434e      	muls	r6, r1
 800f002:	960a      	str	r6, [sp, #40]	@ 0x28
 800f004:	e7e7      	b.n	800efd6 <_strtod_l+0x216>
 800f006:	2b10      	cmp	r3, #16
 800f008:	bfde      	ittt	le
 800f00a:	9e08      	ldrle	r6, [sp, #32]
 800f00c:	434e      	mulle	r6, r1
 800f00e:	9608      	strle	r6, [sp, #32]
 800f010:	e7e1      	b.n	800efd6 <_strtod_l+0x216>
 800f012:	280f      	cmp	r0, #15
 800f014:	dceb      	bgt.n	800efee <_strtod_l+0x22e>
 800f016:	9808      	ldr	r0, [sp, #32]
 800f018:	230a      	movs	r3, #10
 800f01a:	fb03 2300 	mla	r3, r3, r0, r2
 800f01e:	9308      	str	r3, [sp, #32]
 800f020:	e7e5      	b.n	800efee <_strtod_l+0x22e>
 800f022:	4629      	mov	r1, r5
 800f024:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f026:	1c50      	adds	r0, r2, #1
 800f028:	9019      	str	r0, [sp, #100]	@ 0x64
 800f02a:	7852      	ldrb	r2, [r2, #1]
 800f02c:	4618      	mov	r0, r3
 800f02e:	460d      	mov	r5, r1
 800f030:	e7b1      	b.n	800ef96 <_strtod_l+0x1d6>
 800f032:	f04f 0900 	mov.w	r9, #0
 800f036:	2301      	movs	r3, #1
 800f038:	e77d      	b.n	800ef36 <_strtod_l+0x176>
 800f03a:	f04f 0c00 	mov.w	ip, #0
 800f03e:	1ca2      	adds	r2, r4, #2
 800f040:	9219      	str	r2, [sp, #100]	@ 0x64
 800f042:	78a2      	ldrb	r2, [r4, #2]
 800f044:	e785      	b.n	800ef52 <_strtod_l+0x192>
 800f046:	f04f 0c01 	mov.w	ip, #1
 800f04a:	e7f8      	b.n	800f03e <_strtod_l+0x27e>
 800f04c:	08011080 	.word	0x08011080
 800f050:	08011068 	.word	0x08011068
 800f054:	7ff00000 	.word	0x7ff00000
 800f058:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f05a:	1c51      	adds	r1, r2, #1
 800f05c:	9119      	str	r1, [sp, #100]	@ 0x64
 800f05e:	7852      	ldrb	r2, [r2, #1]
 800f060:	2a30      	cmp	r2, #48	@ 0x30
 800f062:	d0f9      	beq.n	800f058 <_strtod_l+0x298>
 800f064:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f068:	2908      	cmp	r1, #8
 800f06a:	f63f af78 	bhi.w	800ef5e <_strtod_l+0x19e>
 800f06e:	3a30      	subs	r2, #48	@ 0x30
 800f070:	920e      	str	r2, [sp, #56]	@ 0x38
 800f072:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f074:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f076:	f04f 080a 	mov.w	r8, #10
 800f07a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f07c:	1c56      	adds	r6, r2, #1
 800f07e:	9619      	str	r6, [sp, #100]	@ 0x64
 800f080:	7852      	ldrb	r2, [r2, #1]
 800f082:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f086:	f1be 0f09 	cmp.w	lr, #9
 800f08a:	d939      	bls.n	800f100 <_strtod_l+0x340>
 800f08c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f08e:	1a76      	subs	r6, r6, r1
 800f090:	2e08      	cmp	r6, #8
 800f092:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f096:	dc03      	bgt.n	800f0a0 <_strtod_l+0x2e0>
 800f098:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800f09a:	4588      	cmp	r8, r1
 800f09c:	bfa8      	it	ge
 800f09e:	4688      	movge	r8, r1
 800f0a0:	f1bc 0f00 	cmp.w	ip, #0
 800f0a4:	d001      	beq.n	800f0aa <_strtod_l+0x2ea>
 800f0a6:	f1c8 0800 	rsb	r8, r8, #0
 800f0aa:	2d00      	cmp	r5, #0
 800f0ac:	d14e      	bne.n	800f14c <_strtod_l+0x38c>
 800f0ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f0b0:	4308      	orrs	r0, r1
 800f0b2:	f47f aebe 	bne.w	800ee32 <_strtod_l+0x72>
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	f47f aed6 	bne.w	800ee68 <_strtod_l+0xa8>
 800f0bc:	2a69      	cmp	r2, #105	@ 0x69
 800f0be:	d028      	beq.n	800f112 <_strtod_l+0x352>
 800f0c0:	dc25      	bgt.n	800f10e <_strtod_l+0x34e>
 800f0c2:	2a49      	cmp	r2, #73	@ 0x49
 800f0c4:	d025      	beq.n	800f112 <_strtod_l+0x352>
 800f0c6:	2a4e      	cmp	r2, #78	@ 0x4e
 800f0c8:	f47f aece 	bne.w	800ee68 <_strtod_l+0xa8>
 800f0cc:	499b      	ldr	r1, [pc, #620]	@ (800f33c <_strtod_l+0x57c>)
 800f0ce:	a819      	add	r0, sp, #100	@ 0x64
 800f0d0:	f001 f9e2 	bl	8010498 <__match>
 800f0d4:	2800      	cmp	r0, #0
 800f0d6:	f43f aec7 	beq.w	800ee68 <_strtod_l+0xa8>
 800f0da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f0dc:	781b      	ldrb	r3, [r3, #0]
 800f0de:	2b28      	cmp	r3, #40	@ 0x28
 800f0e0:	d12e      	bne.n	800f140 <_strtod_l+0x380>
 800f0e2:	4997      	ldr	r1, [pc, #604]	@ (800f340 <_strtod_l+0x580>)
 800f0e4:	aa1c      	add	r2, sp, #112	@ 0x70
 800f0e6:	a819      	add	r0, sp, #100	@ 0x64
 800f0e8:	f001 f9ea 	bl	80104c0 <__hexnan>
 800f0ec:	2805      	cmp	r0, #5
 800f0ee:	d127      	bne.n	800f140 <_strtod_l+0x380>
 800f0f0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f0f2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f0f6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f0fa:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f0fe:	e698      	b.n	800ee32 <_strtod_l+0x72>
 800f100:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800f102:	fb08 2101 	mla	r1, r8, r1, r2
 800f106:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f10a:	920e      	str	r2, [sp, #56]	@ 0x38
 800f10c:	e7b5      	b.n	800f07a <_strtod_l+0x2ba>
 800f10e:	2a6e      	cmp	r2, #110	@ 0x6e
 800f110:	e7da      	b.n	800f0c8 <_strtod_l+0x308>
 800f112:	498c      	ldr	r1, [pc, #560]	@ (800f344 <_strtod_l+0x584>)
 800f114:	a819      	add	r0, sp, #100	@ 0x64
 800f116:	f001 f9bf 	bl	8010498 <__match>
 800f11a:	2800      	cmp	r0, #0
 800f11c:	f43f aea4 	beq.w	800ee68 <_strtod_l+0xa8>
 800f120:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f122:	4989      	ldr	r1, [pc, #548]	@ (800f348 <_strtod_l+0x588>)
 800f124:	3b01      	subs	r3, #1
 800f126:	a819      	add	r0, sp, #100	@ 0x64
 800f128:	9319      	str	r3, [sp, #100]	@ 0x64
 800f12a:	f001 f9b5 	bl	8010498 <__match>
 800f12e:	b910      	cbnz	r0, 800f136 <_strtod_l+0x376>
 800f130:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f132:	3301      	adds	r3, #1
 800f134:	9319      	str	r3, [sp, #100]	@ 0x64
 800f136:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800f358 <_strtod_l+0x598>
 800f13a:	f04f 0a00 	mov.w	sl, #0
 800f13e:	e678      	b.n	800ee32 <_strtod_l+0x72>
 800f140:	4882      	ldr	r0, [pc, #520]	@ (800f34c <_strtod_l+0x58c>)
 800f142:	f000 fee5 	bl	800ff10 <nan>
 800f146:	ec5b ab10 	vmov	sl, fp, d0
 800f14a:	e672      	b.n	800ee32 <_strtod_l+0x72>
 800f14c:	eba8 0309 	sub.w	r3, r8, r9
 800f150:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800f152:	9309      	str	r3, [sp, #36]	@ 0x24
 800f154:	2f00      	cmp	r7, #0
 800f156:	bf08      	it	eq
 800f158:	462f      	moveq	r7, r5
 800f15a:	2d10      	cmp	r5, #16
 800f15c:	462c      	mov	r4, r5
 800f15e:	bfa8      	it	ge
 800f160:	2410      	movge	r4, #16
 800f162:	f7f1 f9d7 	bl	8000514 <__aeabi_ui2d>
 800f166:	2d09      	cmp	r5, #9
 800f168:	4682      	mov	sl, r0
 800f16a:	468b      	mov	fp, r1
 800f16c:	dc13      	bgt.n	800f196 <_strtod_l+0x3d6>
 800f16e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f170:	2b00      	cmp	r3, #0
 800f172:	f43f ae5e 	beq.w	800ee32 <_strtod_l+0x72>
 800f176:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f178:	dd78      	ble.n	800f26c <_strtod_l+0x4ac>
 800f17a:	2b16      	cmp	r3, #22
 800f17c:	dc5f      	bgt.n	800f23e <_strtod_l+0x47e>
 800f17e:	4974      	ldr	r1, [pc, #464]	@ (800f350 <_strtod_l+0x590>)
 800f180:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f184:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f188:	4652      	mov	r2, sl
 800f18a:	465b      	mov	r3, fp
 800f18c:	f7f1 fa3c 	bl	8000608 <__aeabi_dmul>
 800f190:	4682      	mov	sl, r0
 800f192:	468b      	mov	fp, r1
 800f194:	e64d      	b.n	800ee32 <_strtod_l+0x72>
 800f196:	4b6e      	ldr	r3, [pc, #440]	@ (800f350 <_strtod_l+0x590>)
 800f198:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f19c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f1a0:	f7f1 fa32 	bl	8000608 <__aeabi_dmul>
 800f1a4:	4682      	mov	sl, r0
 800f1a6:	9808      	ldr	r0, [sp, #32]
 800f1a8:	468b      	mov	fp, r1
 800f1aa:	f7f1 f9b3 	bl	8000514 <__aeabi_ui2d>
 800f1ae:	4602      	mov	r2, r0
 800f1b0:	460b      	mov	r3, r1
 800f1b2:	4650      	mov	r0, sl
 800f1b4:	4659      	mov	r1, fp
 800f1b6:	f7f1 f871 	bl	800029c <__adddf3>
 800f1ba:	2d0f      	cmp	r5, #15
 800f1bc:	4682      	mov	sl, r0
 800f1be:	468b      	mov	fp, r1
 800f1c0:	ddd5      	ble.n	800f16e <_strtod_l+0x3ae>
 800f1c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f1c4:	1b2c      	subs	r4, r5, r4
 800f1c6:	441c      	add	r4, r3
 800f1c8:	2c00      	cmp	r4, #0
 800f1ca:	f340 8096 	ble.w	800f2fa <_strtod_l+0x53a>
 800f1ce:	f014 030f 	ands.w	r3, r4, #15
 800f1d2:	d00a      	beq.n	800f1ea <_strtod_l+0x42a>
 800f1d4:	495e      	ldr	r1, [pc, #376]	@ (800f350 <_strtod_l+0x590>)
 800f1d6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f1da:	4652      	mov	r2, sl
 800f1dc:	465b      	mov	r3, fp
 800f1de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f1e2:	f7f1 fa11 	bl	8000608 <__aeabi_dmul>
 800f1e6:	4682      	mov	sl, r0
 800f1e8:	468b      	mov	fp, r1
 800f1ea:	f034 040f 	bics.w	r4, r4, #15
 800f1ee:	d073      	beq.n	800f2d8 <_strtod_l+0x518>
 800f1f0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f1f4:	dd48      	ble.n	800f288 <_strtod_l+0x4c8>
 800f1f6:	2400      	movs	r4, #0
 800f1f8:	46a0      	mov	r8, r4
 800f1fa:	940a      	str	r4, [sp, #40]	@ 0x28
 800f1fc:	46a1      	mov	r9, r4
 800f1fe:	9a05      	ldr	r2, [sp, #20]
 800f200:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800f358 <_strtod_l+0x598>
 800f204:	2322      	movs	r3, #34	@ 0x22
 800f206:	6013      	str	r3, [r2, #0]
 800f208:	f04f 0a00 	mov.w	sl, #0
 800f20c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f20e:	2b00      	cmp	r3, #0
 800f210:	f43f ae0f 	beq.w	800ee32 <_strtod_l+0x72>
 800f214:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f216:	9805      	ldr	r0, [sp, #20]
 800f218:	f7ff f942 	bl	800e4a0 <_Bfree>
 800f21c:	9805      	ldr	r0, [sp, #20]
 800f21e:	4649      	mov	r1, r9
 800f220:	f7ff f93e 	bl	800e4a0 <_Bfree>
 800f224:	9805      	ldr	r0, [sp, #20]
 800f226:	4641      	mov	r1, r8
 800f228:	f7ff f93a 	bl	800e4a0 <_Bfree>
 800f22c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f22e:	9805      	ldr	r0, [sp, #20]
 800f230:	f7ff f936 	bl	800e4a0 <_Bfree>
 800f234:	9805      	ldr	r0, [sp, #20]
 800f236:	4621      	mov	r1, r4
 800f238:	f7ff f932 	bl	800e4a0 <_Bfree>
 800f23c:	e5f9      	b.n	800ee32 <_strtod_l+0x72>
 800f23e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f240:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f244:	4293      	cmp	r3, r2
 800f246:	dbbc      	blt.n	800f1c2 <_strtod_l+0x402>
 800f248:	4c41      	ldr	r4, [pc, #260]	@ (800f350 <_strtod_l+0x590>)
 800f24a:	f1c5 050f 	rsb	r5, r5, #15
 800f24e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f252:	4652      	mov	r2, sl
 800f254:	465b      	mov	r3, fp
 800f256:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f25a:	f7f1 f9d5 	bl	8000608 <__aeabi_dmul>
 800f25e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f260:	1b5d      	subs	r5, r3, r5
 800f262:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f266:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f26a:	e78f      	b.n	800f18c <_strtod_l+0x3cc>
 800f26c:	3316      	adds	r3, #22
 800f26e:	dba8      	blt.n	800f1c2 <_strtod_l+0x402>
 800f270:	4b37      	ldr	r3, [pc, #220]	@ (800f350 <_strtod_l+0x590>)
 800f272:	eba9 0808 	sub.w	r8, r9, r8
 800f276:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f27a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f27e:	4650      	mov	r0, sl
 800f280:	4659      	mov	r1, fp
 800f282:	f7f1 faeb 	bl	800085c <__aeabi_ddiv>
 800f286:	e783      	b.n	800f190 <_strtod_l+0x3d0>
 800f288:	4b32      	ldr	r3, [pc, #200]	@ (800f354 <_strtod_l+0x594>)
 800f28a:	9308      	str	r3, [sp, #32]
 800f28c:	2300      	movs	r3, #0
 800f28e:	1124      	asrs	r4, r4, #4
 800f290:	4650      	mov	r0, sl
 800f292:	4659      	mov	r1, fp
 800f294:	461e      	mov	r6, r3
 800f296:	2c01      	cmp	r4, #1
 800f298:	dc21      	bgt.n	800f2de <_strtod_l+0x51e>
 800f29a:	b10b      	cbz	r3, 800f2a0 <_strtod_l+0x4e0>
 800f29c:	4682      	mov	sl, r0
 800f29e:	468b      	mov	fp, r1
 800f2a0:	492c      	ldr	r1, [pc, #176]	@ (800f354 <_strtod_l+0x594>)
 800f2a2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f2a6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f2aa:	4652      	mov	r2, sl
 800f2ac:	465b      	mov	r3, fp
 800f2ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f2b2:	f7f1 f9a9 	bl	8000608 <__aeabi_dmul>
 800f2b6:	4b28      	ldr	r3, [pc, #160]	@ (800f358 <_strtod_l+0x598>)
 800f2b8:	460a      	mov	r2, r1
 800f2ba:	400b      	ands	r3, r1
 800f2bc:	4927      	ldr	r1, [pc, #156]	@ (800f35c <_strtod_l+0x59c>)
 800f2be:	428b      	cmp	r3, r1
 800f2c0:	4682      	mov	sl, r0
 800f2c2:	d898      	bhi.n	800f1f6 <_strtod_l+0x436>
 800f2c4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f2c8:	428b      	cmp	r3, r1
 800f2ca:	bf86      	itte	hi
 800f2cc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800f360 <_strtod_l+0x5a0>
 800f2d0:	f04f 3aff 	movhi.w	sl, #4294967295
 800f2d4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f2d8:	2300      	movs	r3, #0
 800f2da:	9308      	str	r3, [sp, #32]
 800f2dc:	e07a      	b.n	800f3d4 <_strtod_l+0x614>
 800f2de:	07e2      	lsls	r2, r4, #31
 800f2e0:	d505      	bpl.n	800f2ee <_strtod_l+0x52e>
 800f2e2:	9b08      	ldr	r3, [sp, #32]
 800f2e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2e8:	f7f1 f98e 	bl	8000608 <__aeabi_dmul>
 800f2ec:	2301      	movs	r3, #1
 800f2ee:	9a08      	ldr	r2, [sp, #32]
 800f2f0:	3208      	adds	r2, #8
 800f2f2:	3601      	adds	r6, #1
 800f2f4:	1064      	asrs	r4, r4, #1
 800f2f6:	9208      	str	r2, [sp, #32]
 800f2f8:	e7cd      	b.n	800f296 <_strtod_l+0x4d6>
 800f2fa:	d0ed      	beq.n	800f2d8 <_strtod_l+0x518>
 800f2fc:	4264      	negs	r4, r4
 800f2fe:	f014 020f 	ands.w	r2, r4, #15
 800f302:	d00a      	beq.n	800f31a <_strtod_l+0x55a>
 800f304:	4b12      	ldr	r3, [pc, #72]	@ (800f350 <_strtod_l+0x590>)
 800f306:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f30a:	4650      	mov	r0, sl
 800f30c:	4659      	mov	r1, fp
 800f30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f312:	f7f1 faa3 	bl	800085c <__aeabi_ddiv>
 800f316:	4682      	mov	sl, r0
 800f318:	468b      	mov	fp, r1
 800f31a:	1124      	asrs	r4, r4, #4
 800f31c:	d0dc      	beq.n	800f2d8 <_strtod_l+0x518>
 800f31e:	2c1f      	cmp	r4, #31
 800f320:	dd20      	ble.n	800f364 <_strtod_l+0x5a4>
 800f322:	2400      	movs	r4, #0
 800f324:	46a0      	mov	r8, r4
 800f326:	940a      	str	r4, [sp, #40]	@ 0x28
 800f328:	46a1      	mov	r9, r4
 800f32a:	9a05      	ldr	r2, [sp, #20]
 800f32c:	2322      	movs	r3, #34	@ 0x22
 800f32e:	f04f 0a00 	mov.w	sl, #0
 800f332:	f04f 0b00 	mov.w	fp, #0
 800f336:	6013      	str	r3, [r2, #0]
 800f338:	e768      	b.n	800f20c <_strtod_l+0x44c>
 800f33a:	bf00      	nop
 800f33c:	08010e55 	.word	0x08010e55
 800f340:	0801106c 	.word	0x0801106c
 800f344:	08010e4d 	.word	0x08010e4d
 800f348:	08010e84 	.word	0x08010e84
 800f34c:	08011215 	.word	0x08011215
 800f350:	08010fa0 	.word	0x08010fa0
 800f354:	08010f78 	.word	0x08010f78
 800f358:	7ff00000 	.word	0x7ff00000
 800f35c:	7ca00000 	.word	0x7ca00000
 800f360:	7fefffff 	.word	0x7fefffff
 800f364:	f014 0310 	ands.w	r3, r4, #16
 800f368:	bf18      	it	ne
 800f36a:	236a      	movne	r3, #106	@ 0x6a
 800f36c:	4ea9      	ldr	r6, [pc, #676]	@ (800f614 <_strtod_l+0x854>)
 800f36e:	9308      	str	r3, [sp, #32]
 800f370:	4650      	mov	r0, sl
 800f372:	4659      	mov	r1, fp
 800f374:	2300      	movs	r3, #0
 800f376:	07e2      	lsls	r2, r4, #31
 800f378:	d504      	bpl.n	800f384 <_strtod_l+0x5c4>
 800f37a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f37e:	f7f1 f943 	bl	8000608 <__aeabi_dmul>
 800f382:	2301      	movs	r3, #1
 800f384:	1064      	asrs	r4, r4, #1
 800f386:	f106 0608 	add.w	r6, r6, #8
 800f38a:	d1f4      	bne.n	800f376 <_strtod_l+0x5b6>
 800f38c:	b10b      	cbz	r3, 800f392 <_strtod_l+0x5d2>
 800f38e:	4682      	mov	sl, r0
 800f390:	468b      	mov	fp, r1
 800f392:	9b08      	ldr	r3, [sp, #32]
 800f394:	b1b3      	cbz	r3, 800f3c4 <_strtod_l+0x604>
 800f396:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f39a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	4659      	mov	r1, fp
 800f3a2:	dd0f      	ble.n	800f3c4 <_strtod_l+0x604>
 800f3a4:	2b1f      	cmp	r3, #31
 800f3a6:	dd55      	ble.n	800f454 <_strtod_l+0x694>
 800f3a8:	2b34      	cmp	r3, #52	@ 0x34
 800f3aa:	bfde      	ittt	le
 800f3ac:	f04f 33ff 	movle.w	r3, #4294967295
 800f3b0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f3b4:	4093      	lslle	r3, r2
 800f3b6:	f04f 0a00 	mov.w	sl, #0
 800f3ba:	bfcc      	ite	gt
 800f3bc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f3c0:	ea03 0b01 	andle.w	fp, r3, r1
 800f3c4:	2200      	movs	r2, #0
 800f3c6:	2300      	movs	r3, #0
 800f3c8:	4650      	mov	r0, sl
 800f3ca:	4659      	mov	r1, fp
 800f3cc:	f7f1 fb84 	bl	8000ad8 <__aeabi_dcmpeq>
 800f3d0:	2800      	cmp	r0, #0
 800f3d2:	d1a6      	bne.n	800f322 <_strtod_l+0x562>
 800f3d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f3d6:	9300      	str	r3, [sp, #0]
 800f3d8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f3da:	9805      	ldr	r0, [sp, #20]
 800f3dc:	462b      	mov	r3, r5
 800f3de:	463a      	mov	r2, r7
 800f3e0:	f7ff f8c6 	bl	800e570 <__s2b>
 800f3e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800f3e6:	2800      	cmp	r0, #0
 800f3e8:	f43f af05 	beq.w	800f1f6 <_strtod_l+0x436>
 800f3ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f3ee:	2a00      	cmp	r2, #0
 800f3f0:	eba9 0308 	sub.w	r3, r9, r8
 800f3f4:	bfa8      	it	ge
 800f3f6:	2300      	movge	r3, #0
 800f3f8:	9312      	str	r3, [sp, #72]	@ 0x48
 800f3fa:	2400      	movs	r4, #0
 800f3fc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f400:	9316      	str	r3, [sp, #88]	@ 0x58
 800f402:	46a0      	mov	r8, r4
 800f404:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f406:	9805      	ldr	r0, [sp, #20]
 800f408:	6859      	ldr	r1, [r3, #4]
 800f40a:	f7ff f809 	bl	800e420 <_Balloc>
 800f40e:	4681      	mov	r9, r0
 800f410:	2800      	cmp	r0, #0
 800f412:	f43f aef4 	beq.w	800f1fe <_strtod_l+0x43e>
 800f416:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f418:	691a      	ldr	r2, [r3, #16]
 800f41a:	3202      	adds	r2, #2
 800f41c:	f103 010c 	add.w	r1, r3, #12
 800f420:	0092      	lsls	r2, r2, #2
 800f422:	300c      	adds	r0, #12
 800f424:	f7fe f899 	bl	800d55a <memcpy>
 800f428:	ec4b ab10 	vmov	d0, sl, fp
 800f42c:	9805      	ldr	r0, [sp, #20]
 800f42e:	aa1c      	add	r2, sp, #112	@ 0x70
 800f430:	a91b      	add	r1, sp, #108	@ 0x6c
 800f432:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f436:	f7ff fbd7 	bl	800ebe8 <__d2b>
 800f43a:	901a      	str	r0, [sp, #104]	@ 0x68
 800f43c:	2800      	cmp	r0, #0
 800f43e:	f43f aede 	beq.w	800f1fe <_strtod_l+0x43e>
 800f442:	9805      	ldr	r0, [sp, #20]
 800f444:	2101      	movs	r1, #1
 800f446:	f7ff f929 	bl	800e69c <__i2b>
 800f44a:	4680      	mov	r8, r0
 800f44c:	b948      	cbnz	r0, 800f462 <_strtod_l+0x6a2>
 800f44e:	f04f 0800 	mov.w	r8, #0
 800f452:	e6d4      	b.n	800f1fe <_strtod_l+0x43e>
 800f454:	f04f 32ff 	mov.w	r2, #4294967295
 800f458:	fa02 f303 	lsl.w	r3, r2, r3
 800f45c:	ea03 0a0a 	and.w	sl, r3, sl
 800f460:	e7b0      	b.n	800f3c4 <_strtod_l+0x604>
 800f462:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f464:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f466:	2d00      	cmp	r5, #0
 800f468:	bfab      	itete	ge
 800f46a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f46c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f46e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f470:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f472:	bfac      	ite	ge
 800f474:	18ef      	addge	r7, r5, r3
 800f476:	1b5e      	sublt	r6, r3, r5
 800f478:	9b08      	ldr	r3, [sp, #32]
 800f47a:	1aed      	subs	r5, r5, r3
 800f47c:	4415      	add	r5, r2
 800f47e:	4b66      	ldr	r3, [pc, #408]	@ (800f618 <_strtod_l+0x858>)
 800f480:	3d01      	subs	r5, #1
 800f482:	429d      	cmp	r5, r3
 800f484:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f488:	da50      	bge.n	800f52c <_strtod_l+0x76c>
 800f48a:	1b5b      	subs	r3, r3, r5
 800f48c:	2b1f      	cmp	r3, #31
 800f48e:	eba2 0203 	sub.w	r2, r2, r3
 800f492:	f04f 0101 	mov.w	r1, #1
 800f496:	dc3d      	bgt.n	800f514 <_strtod_l+0x754>
 800f498:	fa01 f303 	lsl.w	r3, r1, r3
 800f49c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f49e:	2300      	movs	r3, #0
 800f4a0:	9310      	str	r3, [sp, #64]	@ 0x40
 800f4a2:	18bd      	adds	r5, r7, r2
 800f4a4:	9b08      	ldr	r3, [sp, #32]
 800f4a6:	42af      	cmp	r7, r5
 800f4a8:	4416      	add	r6, r2
 800f4aa:	441e      	add	r6, r3
 800f4ac:	463b      	mov	r3, r7
 800f4ae:	bfa8      	it	ge
 800f4b0:	462b      	movge	r3, r5
 800f4b2:	42b3      	cmp	r3, r6
 800f4b4:	bfa8      	it	ge
 800f4b6:	4633      	movge	r3, r6
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	bfc2      	ittt	gt
 800f4bc:	1aed      	subgt	r5, r5, r3
 800f4be:	1af6      	subgt	r6, r6, r3
 800f4c0:	1aff      	subgt	r7, r7, r3
 800f4c2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	dd16      	ble.n	800f4f6 <_strtod_l+0x736>
 800f4c8:	4641      	mov	r1, r8
 800f4ca:	9805      	ldr	r0, [sp, #20]
 800f4cc:	461a      	mov	r2, r3
 800f4ce:	f7ff f9a5 	bl	800e81c <__pow5mult>
 800f4d2:	4680      	mov	r8, r0
 800f4d4:	2800      	cmp	r0, #0
 800f4d6:	d0ba      	beq.n	800f44e <_strtod_l+0x68e>
 800f4d8:	4601      	mov	r1, r0
 800f4da:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f4dc:	9805      	ldr	r0, [sp, #20]
 800f4de:	f7ff f8f3 	bl	800e6c8 <__multiply>
 800f4e2:	900e      	str	r0, [sp, #56]	@ 0x38
 800f4e4:	2800      	cmp	r0, #0
 800f4e6:	f43f ae8a 	beq.w	800f1fe <_strtod_l+0x43e>
 800f4ea:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f4ec:	9805      	ldr	r0, [sp, #20]
 800f4ee:	f7fe ffd7 	bl	800e4a0 <_Bfree>
 800f4f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f4f4:	931a      	str	r3, [sp, #104]	@ 0x68
 800f4f6:	2d00      	cmp	r5, #0
 800f4f8:	dc1d      	bgt.n	800f536 <_strtod_l+0x776>
 800f4fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	dd23      	ble.n	800f548 <_strtod_l+0x788>
 800f500:	4649      	mov	r1, r9
 800f502:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f504:	9805      	ldr	r0, [sp, #20]
 800f506:	f7ff f989 	bl	800e81c <__pow5mult>
 800f50a:	4681      	mov	r9, r0
 800f50c:	b9e0      	cbnz	r0, 800f548 <_strtod_l+0x788>
 800f50e:	f04f 0900 	mov.w	r9, #0
 800f512:	e674      	b.n	800f1fe <_strtod_l+0x43e>
 800f514:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f518:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f51c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f520:	35e2      	adds	r5, #226	@ 0xe2
 800f522:	fa01 f305 	lsl.w	r3, r1, r5
 800f526:	9310      	str	r3, [sp, #64]	@ 0x40
 800f528:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f52a:	e7ba      	b.n	800f4a2 <_strtod_l+0x6e2>
 800f52c:	2300      	movs	r3, #0
 800f52e:	9310      	str	r3, [sp, #64]	@ 0x40
 800f530:	2301      	movs	r3, #1
 800f532:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f534:	e7b5      	b.n	800f4a2 <_strtod_l+0x6e2>
 800f536:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f538:	9805      	ldr	r0, [sp, #20]
 800f53a:	462a      	mov	r2, r5
 800f53c:	f7ff f9c8 	bl	800e8d0 <__lshift>
 800f540:	901a      	str	r0, [sp, #104]	@ 0x68
 800f542:	2800      	cmp	r0, #0
 800f544:	d1d9      	bne.n	800f4fa <_strtod_l+0x73a>
 800f546:	e65a      	b.n	800f1fe <_strtod_l+0x43e>
 800f548:	2e00      	cmp	r6, #0
 800f54a:	dd07      	ble.n	800f55c <_strtod_l+0x79c>
 800f54c:	4649      	mov	r1, r9
 800f54e:	9805      	ldr	r0, [sp, #20]
 800f550:	4632      	mov	r2, r6
 800f552:	f7ff f9bd 	bl	800e8d0 <__lshift>
 800f556:	4681      	mov	r9, r0
 800f558:	2800      	cmp	r0, #0
 800f55a:	d0d8      	beq.n	800f50e <_strtod_l+0x74e>
 800f55c:	2f00      	cmp	r7, #0
 800f55e:	dd08      	ble.n	800f572 <_strtod_l+0x7b2>
 800f560:	4641      	mov	r1, r8
 800f562:	9805      	ldr	r0, [sp, #20]
 800f564:	463a      	mov	r2, r7
 800f566:	f7ff f9b3 	bl	800e8d0 <__lshift>
 800f56a:	4680      	mov	r8, r0
 800f56c:	2800      	cmp	r0, #0
 800f56e:	f43f ae46 	beq.w	800f1fe <_strtod_l+0x43e>
 800f572:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f574:	9805      	ldr	r0, [sp, #20]
 800f576:	464a      	mov	r2, r9
 800f578:	f7ff fa32 	bl	800e9e0 <__mdiff>
 800f57c:	4604      	mov	r4, r0
 800f57e:	2800      	cmp	r0, #0
 800f580:	f43f ae3d 	beq.w	800f1fe <_strtod_l+0x43e>
 800f584:	68c3      	ldr	r3, [r0, #12]
 800f586:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f588:	2300      	movs	r3, #0
 800f58a:	60c3      	str	r3, [r0, #12]
 800f58c:	4641      	mov	r1, r8
 800f58e:	f7ff fa0b 	bl	800e9a8 <__mcmp>
 800f592:	2800      	cmp	r0, #0
 800f594:	da46      	bge.n	800f624 <_strtod_l+0x864>
 800f596:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f598:	ea53 030a 	orrs.w	r3, r3, sl
 800f59c:	d16c      	bne.n	800f678 <_strtod_l+0x8b8>
 800f59e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d168      	bne.n	800f678 <_strtod_l+0x8b8>
 800f5a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f5aa:	0d1b      	lsrs	r3, r3, #20
 800f5ac:	051b      	lsls	r3, r3, #20
 800f5ae:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f5b2:	d961      	bls.n	800f678 <_strtod_l+0x8b8>
 800f5b4:	6963      	ldr	r3, [r4, #20]
 800f5b6:	b913      	cbnz	r3, 800f5be <_strtod_l+0x7fe>
 800f5b8:	6923      	ldr	r3, [r4, #16]
 800f5ba:	2b01      	cmp	r3, #1
 800f5bc:	dd5c      	ble.n	800f678 <_strtod_l+0x8b8>
 800f5be:	4621      	mov	r1, r4
 800f5c0:	2201      	movs	r2, #1
 800f5c2:	9805      	ldr	r0, [sp, #20]
 800f5c4:	f7ff f984 	bl	800e8d0 <__lshift>
 800f5c8:	4641      	mov	r1, r8
 800f5ca:	4604      	mov	r4, r0
 800f5cc:	f7ff f9ec 	bl	800e9a8 <__mcmp>
 800f5d0:	2800      	cmp	r0, #0
 800f5d2:	dd51      	ble.n	800f678 <_strtod_l+0x8b8>
 800f5d4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f5d8:	9a08      	ldr	r2, [sp, #32]
 800f5da:	0d1b      	lsrs	r3, r3, #20
 800f5dc:	051b      	lsls	r3, r3, #20
 800f5de:	2a00      	cmp	r2, #0
 800f5e0:	d06b      	beq.n	800f6ba <_strtod_l+0x8fa>
 800f5e2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f5e6:	d868      	bhi.n	800f6ba <_strtod_l+0x8fa>
 800f5e8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f5ec:	f67f ae9d 	bls.w	800f32a <_strtod_l+0x56a>
 800f5f0:	4b0a      	ldr	r3, [pc, #40]	@ (800f61c <_strtod_l+0x85c>)
 800f5f2:	4650      	mov	r0, sl
 800f5f4:	4659      	mov	r1, fp
 800f5f6:	2200      	movs	r2, #0
 800f5f8:	f7f1 f806 	bl	8000608 <__aeabi_dmul>
 800f5fc:	4b08      	ldr	r3, [pc, #32]	@ (800f620 <_strtod_l+0x860>)
 800f5fe:	400b      	ands	r3, r1
 800f600:	4682      	mov	sl, r0
 800f602:	468b      	mov	fp, r1
 800f604:	2b00      	cmp	r3, #0
 800f606:	f47f ae05 	bne.w	800f214 <_strtod_l+0x454>
 800f60a:	9a05      	ldr	r2, [sp, #20]
 800f60c:	2322      	movs	r3, #34	@ 0x22
 800f60e:	6013      	str	r3, [r2, #0]
 800f610:	e600      	b.n	800f214 <_strtod_l+0x454>
 800f612:	bf00      	nop
 800f614:	08011098 	.word	0x08011098
 800f618:	fffffc02 	.word	0xfffffc02
 800f61c:	39500000 	.word	0x39500000
 800f620:	7ff00000 	.word	0x7ff00000
 800f624:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f628:	d165      	bne.n	800f6f6 <_strtod_l+0x936>
 800f62a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f62c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f630:	b35a      	cbz	r2, 800f68a <_strtod_l+0x8ca>
 800f632:	4a9f      	ldr	r2, [pc, #636]	@ (800f8b0 <_strtod_l+0xaf0>)
 800f634:	4293      	cmp	r3, r2
 800f636:	d12b      	bne.n	800f690 <_strtod_l+0x8d0>
 800f638:	9b08      	ldr	r3, [sp, #32]
 800f63a:	4651      	mov	r1, sl
 800f63c:	b303      	cbz	r3, 800f680 <_strtod_l+0x8c0>
 800f63e:	4b9d      	ldr	r3, [pc, #628]	@ (800f8b4 <_strtod_l+0xaf4>)
 800f640:	465a      	mov	r2, fp
 800f642:	4013      	ands	r3, r2
 800f644:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f648:	f04f 32ff 	mov.w	r2, #4294967295
 800f64c:	d81b      	bhi.n	800f686 <_strtod_l+0x8c6>
 800f64e:	0d1b      	lsrs	r3, r3, #20
 800f650:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f654:	fa02 f303 	lsl.w	r3, r2, r3
 800f658:	4299      	cmp	r1, r3
 800f65a:	d119      	bne.n	800f690 <_strtod_l+0x8d0>
 800f65c:	4b96      	ldr	r3, [pc, #600]	@ (800f8b8 <_strtod_l+0xaf8>)
 800f65e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f660:	429a      	cmp	r2, r3
 800f662:	d102      	bne.n	800f66a <_strtod_l+0x8aa>
 800f664:	3101      	adds	r1, #1
 800f666:	f43f adca 	beq.w	800f1fe <_strtod_l+0x43e>
 800f66a:	4b92      	ldr	r3, [pc, #584]	@ (800f8b4 <_strtod_l+0xaf4>)
 800f66c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f66e:	401a      	ands	r2, r3
 800f670:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f674:	f04f 0a00 	mov.w	sl, #0
 800f678:	9b08      	ldr	r3, [sp, #32]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d1b8      	bne.n	800f5f0 <_strtod_l+0x830>
 800f67e:	e5c9      	b.n	800f214 <_strtod_l+0x454>
 800f680:	f04f 33ff 	mov.w	r3, #4294967295
 800f684:	e7e8      	b.n	800f658 <_strtod_l+0x898>
 800f686:	4613      	mov	r3, r2
 800f688:	e7e6      	b.n	800f658 <_strtod_l+0x898>
 800f68a:	ea53 030a 	orrs.w	r3, r3, sl
 800f68e:	d0a1      	beq.n	800f5d4 <_strtod_l+0x814>
 800f690:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f692:	b1db      	cbz	r3, 800f6cc <_strtod_l+0x90c>
 800f694:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f696:	4213      	tst	r3, r2
 800f698:	d0ee      	beq.n	800f678 <_strtod_l+0x8b8>
 800f69a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f69c:	9a08      	ldr	r2, [sp, #32]
 800f69e:	4650      	mov	r0, sl
 800f6a0:	4659      	mov	r1, fp
 800f6a2:	b1bb      	cbz	r3, 800f6d4 <_strtod_l+0x914>
 800f6a4:	f7ff fb6e 	bl	800ed84 <sulp>
 800f6a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f6ac:	ec53 2b10 	vmov	r2, r3, d0
 800f6b0:	f7f0 fdf4 	bl	800029c <__adddf3>
 800f6b4:	4682      	mov	sl, r0
 800f6b6:	468b      	mov	fp, r1
 800f6b8:	e7de      	b.n	800f678 <_strtod_l+0x8b8>
 800f6ba:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f6be:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f6c2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f6c6:	f04f 3aff 	mov.w	sl, #4294967295
 800f6ca:	e7d5      	b.n	800f678 <_strtod_l+0x8b8>
 800f6cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f6ce:	ea13 0f0a 	tst.w	r3, sl
 800f6d2:	e7e1      	b.n	800f698 <_strtod_l+0x8d8>
 800f6d4:	f7ff fb56 	bl	800ed84 <sulp>
 800f6d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f6dc:	ec53 2b10 	vmov	r2, r3, d0
 800f6e0:	f7f0 fdda 	bl	8000298 <__aeabi_dsub>
 800f6e4:	2200      	movs	r2, #0
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	4682      	mov	sl, r0
 800f6ea:	468b      	mov	fp, r1
 800f6ec:	f7f1 f9f4 	bl	8000ad8 <__aeabi_dcmpeq>
 800f6f0:	2800      	cmp	r0, #0
 800f6f2:	d0c1      	beq.n	800f678 <_strtod_l+0x8b8>
 800f6f4:	e619      	b.n	800f32a <_strtod_l+0x56a>
 800f6f6:	4641      	mov	r1, r8
 800f6f8:	4620      	mov	r0, r4
 800f6fa:	f7ff facd 	bl	800ec98 <__ratio>
 800f6fe:	ec57 6b10 	vmov	r6, r7, d0
 800f702:	2200      	movs	r2, #0
 800f704:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f708:	4630      	mov	r0, r6
 800f70a:	4639      	mov	r1, r7
 800f70c:	f7f1 f9f8 	bl	8000b00 <__aeabi_dcmple>
 800f710:	2800      	cmp	r0, #0
 800f712:	d06f      	beq.n	800f7f4 <_strtod_l+0xa34>
 800f714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f716:	2b00      	cmp	r3, #0
 800f718:	d17a      	bne.n	800f810 <_strtod_l+0xa50>
 800f71a:	f1ba 0f00 	cmp.w	sl, #0
 800f71e:	d158      	bne.n	800f7d2 <_strtod_l+0xa12>
 800f720:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f722:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f726:	2b00      	cmp	r3, #0
 800f728:	d15a      	bne.n	800f7e0 <_strtod_l+0xa20>
 800f72a:	4b64      	ldr	r3, [pc, #400]	@ (800f8bc <_strtod_l+0xafc>)
 800f72c:	2200      	movs	r2, #0
 800f72e:	4630      	mov	r0, r6
 800f730:	4639      	mov	r1, r7
 800f732:	f7f1 f9db 	bl	8000aec <__aeabi_dcmplt>
 800f736:	2800      	cmp	r0, #0
 800f738:	d159      	bne.n	800f7ee <_strtod_l+0xa2e>
 800f73a:	4630      	mov	r0, r6
 800f73c:	4639      	mov	r1, r7
 800f73e:	4b60      	ldr	r3, [pc, #384]	@ (800f8c0 <_strtod_l+0xb00>)
 800f740:	2200      	movs	r2, #0
 800f742:	f7f0 ff61 	bl	8000608 <__aeabi_dmul>
 800f746:	4606      	mov	r6, r0
 800f748:	460f      	mov	r7, r1
 800f74a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f74e:	9606      	str	r6, [sp, #24]
 800f750:	9307      	str	r3, [sp, #28]
 800f752:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f756:	4d57      	ldr	r5, [pc, #348]	@ (800f8b4 <_strtod_l+0xaf4>)
 800f758:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f75c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f75e:	401d      	ands	r5, r3
 800f760:	4b58      	ldr	r3, [pc, #352]	@ (800f8c4 <_strtod_l+0xb04>)
 800f762:	429d      	cmp	r5, r3
 800f764:	f040 80b2 	bne.w	800f8cc <_strtod_l+0xb0c>
 800f768:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f76a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f76e:	ec4b ab10 	vmov	d0, sl, fp
 800f772:	f7ff f9c9 	bl	800eb08 <__ulp>
 800f776:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f77a:	ec51 0b10 	vmov	r0, r1, d0
 800f77e:	f7f0 ff43 	bl	8000608 <__aeabi_dmul>
 800f782:	4652      	mov	r2, sl
 800f784:	465b      	mov	r3, fp
 800f786:	f7f0 fd89 	bl	800029c <__adddf3>
 800f78a:	460b      	mov	r3, r1
 800f78c:	4949      	ldr	r1, [pc, #292]	@ (800f8b4 <_strtod_l+0xaf4>)
 800f78e:	4a4e      	ldr	r2, [pc, #312]	@ (800f8c8 <_strtod_l+0xb08>)
 800f790:	4019      	ands	r1, r3
 800f792:	4291      	cmp	r1, r2
 800f794:	4682      	mov	sl, r0
 800f796:	d942      	bls.n	800f81e <_strtod_l+0xa5e>
 800f798:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f79a:	4b47      	ldr	r3, [pc, #284]	@ (800f8b8 <_strtod_l+0xaf8>)
 800f79c:	429a      	cmp	r2, r3
 800f79e:	d103      	bne.n	800f7a8 <_strtod_l+0x9e8>
 800f7a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f7a2:	3301      	adds	r3, #1
 800f7a4:	f43f ad2b 	beq.w	800f1fe <_strtod_l+0x43e>
 800f7a8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f8b8 <_strtod_l+0xaf8>
 800f7ac:	f04f 3aff 	mov.w	sl, #4294967295
 800f7b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f7b2:	9805      	ldr	r0, [sp, #20]
 800f7b4:	f7fe fe74 	bl	800e4a0 <_Bfree>
 800f7b8:	9805      	ldr	r0, [sp, #20]
 800f7ba:	4649      	mov	r1, r9
 800f7bc:	f7fe fe70 	bl	800e4a0 <_Bfree>
 800f7c0:	9805      	ldr	r0, [sp, #20]
 800f7c2:	4641      	mov	r1, r8
 800f7c4:	f7fe fe6c 	bl	800e4a0 <_Bfree>
 800f7c8:	9805      	ldr	r0, [sp, #20]
 800f7ca:	4621      	mov	r1, r4
 800f7cc:	f7fe fe68 	bl	800e4a0 <_Bfree>
 800f7d0:	e618      	b.n	800f404 <_strtod_l+0x644>
 800f7d2:	f1ba 0f01 	cmp.w	sl, #1
 800f7d6:	d103      	bne.n	800f7e0 <_strtod_l+0xa20>
 800f7d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	f43f ada5 	beq.w	800f32a <_strtod_l+0x56a>
 800f7e0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f890 <_strtod_l+0xad0>
 800f7e4:	4f35      	ldr	r7, [pc, #212]	@ (800f8bc <_strtod_l+0xafc>)
 800f7e6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f7ea:	2600      	movs	r6, #0
 800f7ec:	e7b1      	b.n	800f752 <_strtod_l+0x992>
 800f7ee:	4f34      	ldr	r7, [pc, #208]	@ (800f8c0 <_strtod_l+0xb00>)
 800f7f0:	2600      	movs	r6, #0
 800f7f2:	e7aa      	b.n	800f74a <_strtod_l+0x98a>
 800f7f4:	4b32      	ldr	r3, [pc, #200]	@ (800f8c0 <_strtod_l+0xb00>)
 800f7f6:	4630      	mov	r0, r6
 800f7f8:	4639      	mov	r1, r7
 800f7fa:	2200      	movs	r2, #0
 800f7fc:	f7f0 ff04 	bl	8000608 <__aeabi_dmul>
 800f800:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f802:	4606      	mov	r6, r0
 800f804:	460f      	mov	r7, r1
 800f806:	2b00      	cmp	r3, #0
 800f808:	d09f      	beq.n	800f74a <_strtod_l+0x98a>
 800f80a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f80e:	e7a0      	b.n	800f752 <_strtod_l+0x992>
 800f810:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f898 <_strtod_l+0xad8>
 800f814:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f818:	ec57 6b17 	vmov	r6, r7, d7
 800f81c:	e799      	b.n	800f752 <_strtod_l+0x992>
 800f81e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f822:	9b08      	ldr	r3, [sp, #32]
 800f824:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d1c1      	bne.n	800f7b0 <_strtod_l+0x9f0>
 800f82c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f830:	0d1b      	lsrs	r3, r3, #20
 800f832:	051b      	lsls	r3, r3, #20
 800f834:	429d      	cmp	r5, r3
 800f836:	d1bb      	bne.n	800f7b0 <_strtod_l+0x9f0>
 800f838:	4630      	mov	r0, r6
 800f83a:	4639      	mov	r1, r7
 800f83c:	f7f1 fa44 	bl	8000cc8 <__aeabi_d2lz>
 800f840:	f7f0 feb4 	bl	80005ac <__aeabi_l2d>
 800f844:	4602      	mov	r2, r0
 800f846:	460b      	mov	r3, r1
 800f848:	4630      	mov	r0, r6
 800f84a:	4639      	mov	r1, r7
 800f84c:	f7f0 fd24 	bl	8000298 <__aeabi_dsub>
 800f850:	460b      	mov	r3, r1
 800f852:	4602      	mov	r2, r0
 800f854:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f858:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f85c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f85e:	ea46 060a 	orr.w	r6, r6, sl
 800f862:	431e      	orrs	r6, r3
 800f864:	d06f      	beq.n	800f946 <_strtod_l+0xb86>
 800f866:	a30e      	add	r3, pc, #56	@ (adr r3, 800f8a0 <_strtod_l+0xae0>)
 800f868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f86c:	f7f1 f93e 	bl	8000aec <__aeabi_dcmplt>
 800f870:	2800      	cmp	r0, #0
 800f872:	f47f accf 	bne.w	800f214 <_strtod_l+0x454>
 800f876:	a30c      	add	r3, pc, #48	@ (adr r3, 800f8a8 <_strtod_l+0xae8>)
 800f878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f87c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f880:	f7f1 f952 	bl	8000b28 <__aeabi_dcmpgt>
 800f884:	2800      	cmp	r0, #0
 800f886:	d093      	beq.n	800f7b0 <_strtod_l+0x9f0>
 800f888:	e4c4      	b.n	800f214 <_strtod_l+0x454>
 800f88a:	bf00      	nop
 800f88c:	f3af 8000 	nop.w
 800f890:	00000000 	.word	0x00000000
 800f894:	bff00000 	.word	0xbff00000
 800f898:	00000000 	.word	0x00000000
 800f89c:	3ff00000 	.word	0x3ff00000
 800f8a0:	94a03595 	.word	0x94a03595
 800f8a4:	3fdfffff 	.word	0x3fdfffff
 800f8a8:	35afe535 	.word	0x35afe535
 800f8ac:	3fe00000 	.word	0x3fe00000
 800f8b0:	000fffff 	.word	0x000fffff
 800f8b4:	7ff00000 	.word	0x7ff00000
 800f8b8:	7fefffff 	.word	0x7fefffff
 800f8bc:	3ff00000 	.word	0x3ff00000
 800f8c0:	3fe00000 	.word	0x3fe00000
 800f8c4:	7fe00000 	.word	0x7fe00000
 800f8c8:	7c9fffff 	.word	0x7c9fffff
 800f8cc:	9b08      	ldr	r3, [sp, #32]
 800f8ce:	b323      	cbz	r3, 800f91a <_strtod_l+0xb5a>
 800f8d0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f8d4:	d821      	bhi.n	800f91a <_strtod_l+0xb5a>
 800f8d6:	a328      	add	r3, pc, #160	@ (adr r3, 800f978 <_strtod_l+0xbb8>)
 800f8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8dc:	4630      	mov	r0, r6
 800f8de:	4639      	mov	r1, r7
 800f8e0:	f7f1 f90e 	bl	8000b00 <__aeabi_dcmple>
 800f8e4:	b1a0      	cbz	r0, 800f910 <_strtod_l+0xb50>
 800f8e6:	4639      	mov	r1, r7
 800f8e8:	4630      	mov	r0, r6
 800f8ea:	f7f1 f965 	bl	8000bb8 <__aeabi_d2uiz>
 800f8ee:	2801      	cmp	r0, #1
 800f8f0:	bf38      	it	cc
 800f8f2:	2001      	movcc	r0, #1
 800f8f4:	f7f0 fe0e 	bl	8000514 <__aeabi_ui2d>
 800f8f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f8fa:	4606      	mov	r6, r0
 800f8fc:	460f      	mov	r7, r1
 800f8fe:	b9fb      	cbnz	r3, 800f940 <_strtod_l+0xb80>
 800f900:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f904:	9014      	str	r0, [sp, #80]	@ 0x50
 800f906:	9315      	str	r3, [sp, #84]	@ 0x54
 800f908:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f90c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f910:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f912:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f916:	1b5b      	subs	r3, r3, r5
 800f918:	9311      	str	r3, [sp, #68]	@ 0x44
 800f91a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f91e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f922:	f7ff f8f1 	bl	800eb08 <__ulp>
 800f926:	4650      	mov	r0, sl
 800f928:	ec53 2b10 	vmov	r2, r3, d0
 800f92c:	4659      	mov	r1, fp
 800f92e:	f7f0 fe6b 	bl	8000608 <__aeabi_dmul>
 800f932:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f936:	f7f0 fcb1 	bl	800029c <__adddf3>
 800f93a:	4682      	mov	sl, r0
 800f93c:	468b      	mov	fp, r1
 800f93e:	e770      	b.n	800f822 <_strtod_l+0xa62>
 800f940:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f944:	e7e0      	b.n	800f908 <_strtod_l+0xb48>
 800f946:	a30e      	add	r3, pc, #56	@ (adr r3, 800f980 <_strtod_l+0xbc0>)
 800f948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f94c:	f7f1 f8ce 	bl	8000aec <__aeabi_dcmplt>
 800f950:	e798      	b.n	800f884 <_strtod_l+0xac4>
 800f952:	2300      	movs	r3, #0
 800f954:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f956:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f958:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f95a:	6013      	str	r3, [r2, #0]
 800f95c:	f7ff ba6d 	b.w	800ee3a <_strtod_l+0x7a>
 800f960:	2a65      	cmp	r2, #101	@ 0x65
 800f962:	f43f ab66 	beq.w	800f032 <_strtod_l+0x272>
 800f966:	2a45      	cmp	r2, #69	@ 0x45
 800f968:	f43f ab63 	beq.w	800f032 <_strtod_l+0x272>
 800f96c:	2301      	movs	r3, #1
 800f96e:	f7ff bb9e 	b.w	800f0ae <_strtod_l+0x2ee>
 800f972:	bf00      	nop
 800f974:	f3af 8000 	nop.w
 800f978:	ffc00000 	.word	0xffc00000
 800f97c:	41dfffff 	.word	0x41dfffff
 800f980:	94a03595 	.word	0x94a03595
 800f984:	3fcfffff 	.word	0x3fcfffff

0800f988 <_strtod_r>:
 800f988:	4b01      	ldr	r3, [pc, #4]	@ (800f990 <_strtod_r+0x8>)
 800f98a:	f7ff ba19 	b.w	800edc0 <_strtod_l>
 800f98e:	bf00      	nop
 800f990:	2000015c 	.word	0x2000015c

0800f994 <_strtol_l.constprop.0>:
 800f994:	2b24      	cmp	r3, #36	@ 0x24
 800f996:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f99a:	4686      	mov	lr, r0
 800f99c:	4690      	mov	r8, r2
 800f99e:	d801      	bhi.n	800f9a4 <_strtol_l.constprop.0+0x10>
 800f9a0:	2b01      	cmp	r3, #1
 800f9a2:	d106      	bne.n	800f9b2 <_strtol_l.constprop.0+0x1e>
 800f9a4:	f7fd fdac 	bl	800d500 <__errno>
 800f9a8:	2316      	movs	r3, #22
 800f9aa:	6003      	str	r3, [r0, #0]
 800f9ac:	2000      	movs	r0, #0
 800f9ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f9b2:	4834      	ldr	r0, [pc, #208]	@ (800fa84 <_strtol_l.constprop.0+0xf0>)
 800f9b4:	460d      	mov	r5, r1
 800f9b6:	462a      	mov	r2, r5
 800f9b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f9bc:	5d06      	ldrb	r6, [r0, r4]
 800f9be:	f016 0608 	ands.w	r6, r6, #8
 800f9c2:	d1f8      	bne.n	800f9b6 <_strtol_l.constprop.0+0x22>
 800f9c4:	2c2d      	cmp	r4, #45	@ 0x2d
 800f9c6:	d12d      	bne.n	800fa24 <_strtol_l.constprop.0+0x90>
 800f9c8:	782c      	ldrb	r4, [r5, #0]
 800f9ca:	2601      	movs	r6, #1
 800f9cc:	1c95      	adds	r5, r2, #2
 800f9ce:	f033 0210 	bics.w	r2, r3, #16
 800f9d2:	d109      	bne.n	800f9e8 <_strtol_l.constprop.0+0x54>
 800f9d4:	2c30      	cmp	r4, #48	@ 0x30
 800f9d6:	d12a      	bne.n	800fa2e <_strtol_l.constprop.0+0x9a>
 800f9d8:	782a      	ldrb	r2, [r5, #0]
 800f9da:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f9de:	2a58      	cmp	r2, #88	@ 0x58
 800f9e0:	d125      	bne.n	800fa2e <_strtol_l.constprop.0+0x9a>
 800f9e2:	786c      	ldrb	r4, [r5, #1]
 800f9e4:	2310      	movs	r3, #16
 800f9e6:	3502      	adds	r5, #2
 800f9e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f9ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f9f0:	2200      	movs	r2, #0
 800f9f2:	fbbc f9f3 	udiv	r9, ip, r3
 800f9f6:	4610      	mov	r0, r2
 800f9f8:	fb03 ca19 	mls	sl, r3, r9, ip
 800f9fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fa00:	2f09      	cmp	r7, #9
 800fa02:	d81b      	bhi.n	800fa3c <_strtol_l.constprop.0+0xa8>
 800fa04:	463c      	mov	r4, r7
 800fa06:	42a3      	cmp	r3, r4
 800fa08:	dd27      	ble.n	800fa5a <_strtol_l.constprop.0+0xc6>
 800fa0a:	1c57      	adds	r7, r2, #1
 800fa0c:	d007      	beq.n	800fa1e <_strtol_l.constprop.0+0x8a>
 800fa0e:	4581      	cmp	r9, r0
 800fa10:	d320      	bcc.n	800fa54 <_strtol_l.constprop.0+0xc0>
 800fa12:	d101      	bne.n	800fa18 <_strtol_l.constprop.0+0x84>
 800fa14:	45a2      	cmp	sl, r4
 800fa16:	db1d      	blt.n	800fa54 <_strtol_l.constprop.0+0xc0>
 800fa18:	fb00 4003 	mla	r0, r0, r3, r4
 800fa1c:	2201      	movs	r2, #1
 800fa1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fa22:	e7eb      	b.n	800f9fc <_strtol_l.constprop.0+0x68>
 800fa24:	2c2b      	cmp	r4, #43	@ 0x2b
 800fa26:	bf04      	itt	eq
 800fa28:	782c      	ldrbeq	r4, [r5, #0]
 800fa2a:	1c95      	addeq	r5, r2, #2
 800fa2c:	e7cf      	b.n	800f9ce <_strtol_l.constprop.0+0x3a>
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d1da      	bne.n	800f9e8 <_strtol_l.constprop.0+0x54>
 800fa32:	2c30      	cmp	r4, #48	@ 0x30
 800fa34:	bf0c      	ite	eq
 800fa36:	2308      	moveq	r3, #8
 800fa38:	230a      	movne	r3, #10
 800fa3a:	e7d5      	b.n	800f9e8 <_strtol_l.constprop.0+0x54>
 800fa3c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800fa40:	2f19      	cmp	r7, #25
 800fa42:	d801      	bhi.n	800fa48 <_strtol_l.constprop.0+0xb4>
 800fa44:	3c37      	subs	r4, #55	@ 0x37
 800fa46:	e7de      	b.n	800fa06 <_strtol_l.constprop.0+0x72>
 800fa48:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800fa4c:	2f19      	cmp	r7, #25
 800fa4e:	d804      	bhi.n	800fa5a <_strtol_l.constprop.0+0xc6>
 800fa50:	3c57      	subs	r4, #87	@ 0x57
 800fa52:	e7d8      	b.n	800fa06 <_strtol_l.constprop.0+0x72>
 800fa54:	f04f 32ff 	mov.w	r2, #4294967295
 800fa58:	e7e1      	b.n	800fa1e <_strtol_l.constprop.0+0x8a>
 800fa5a:	1c53      	adds	r3, r2, #1
 800fa5c:	d108      	bne.n	800fa70 <_strtol_l.constprop.0+0xdc>
 800fa5e:	2322      	movs	r3, #34	@ 0x22
 800fa60:	f8ce 3000 	str.w	r3, [lr]
 800fa64:	4660      	mov	r0, ip
 800fa66:	f1b8 0f00 	cmp.w	r8, #0
 800fa6a:	d0a0      	beq.n	800f9ae <_strtol_l.constprop.0+0x1a>
 800fa6c:	1e69      	subs	r1, r5, #1
 800fa6e:	e006      	b.n	800fa7e <_strtol_l.constprop.0+0xea>
 800fa70:	b106      	cbz	r6, 800fa74 <_strtol_l.constprop.0+0xe0>
 800fa72:	4240      	negs	r0, r0
 800fa74:	f1b8 0f00 	cmp.w	r8, #0
 800fa78:	d099      	beq.n	800f9ae <_strtol_l.constprop.0+0x1a>
 800fa7a:	2a00      	cmp	r2, #0
 800fa7c:	d1f6      	bne.n	800fa6c <_strtol_l.constprop.0+0xd8>
 800fa7e:	f8c8 1000 	str.w	r1, [r8]
 800fa82:	e794      	b.n	800f9ae <_strtol_l.constprop.0+0x1a>
 800fa84:	080110c1 	.word	0x080110c1

0800fa88 <_strtol_r>:
 800fa88:	f7ff bf84 	b.w	800f994 <_strtol_l.constprop.0>

0800fa8c <__ssputs_r>:
 800fa8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa90:	688e      	ldr	r6, [r1, #8]
 800fa92:	461f      	mov	r7, r3
 800fa94:	42be      	cmp	r6, r7
 800fa96:	680b      	ldr	r3, [r1, #0]
 800fa98:	4682      	mov	sl, r0
 800fa9a:	460c      	mov	r4, r1
 800fa9c:	4690      	mov	r8, r2
 800fa9e:	d82d      	bhi.n	800fafc <__ssputs_r+0x70>
 800faa0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800faa4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800faa8:	d026      	beq.n	800faf8 <__ssputs_r+0x6c>
 800faaa:	6965      	ldr	r5, [r4, #20]
 800faac:	6909      	ldr	r1, [r1, #16]
 800faae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fab2:	eba3 0901 	sub.w	r9, r3, r1
 800fab6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800faba:	1c7b      	adds	r3, r7, #1
 800fabc:	444b      	add	r3, r9
 800fabe:	106d      	asrs	r5, r5, #1
 800fac0:	429d      	cmp	r5, r3
 800fac2:	bf38      	it	cc
 800fac4:	461d      	movcc	r5, r3
 800fac6:	0553      	lsls	r3, r2, #21
 800fac8:	d527      	bpl.n	800fb1a <__ssputs_r+0x8e>
 800faca:	4629      	mov	r1, r5
 800facc:	f7fe fc1c 	bl	800e308 <_malloc_r>
 800fad0:	4606      	mov	r6, r0
 800fad2:	b360      	cbz	r0, 800fb2e <__ssputs_r+0xa2>
 800fad4:	6921      	ldr	r1, [r4, #16]
 800fad6:	464a      	mov	r2, r9
 800fad8:	f7fd fd3f 	bl	800d55a <memcpy>
 800fadc:	89a3      	ldrh	r3, [r4, #12]
 800fade:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800fae2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fae6:	81a3      	strh	r3, [r4, #12]
 800fae8:	6126      	str	r6, [r4, #16]
 800faea:	6165      	str	r5, [r4, #20]
 800faec:	444e      	add	r6, r9
 800faee:	eba5 0509 	sub.w	r5, r5, r9
 800faf2:	6026      	str	r6, [r4, #0]
 800faf4:	60a5      	str	r5, [r4, #8]
 800faf6:	463e      	mov	r6, r7
 800faf8:	42be      	cmp	r6, r7
 800fafa:	d900      	bls.n	800fafe <__ssputs_r+0x72>
 800fafc:	463e      	mov	r6, r7
 800fafe:	6820      	ldr	r0, [r4, #0]
 800fb00:	4632      	mov	r2, r6
 800fb02:	4641      	mov	r1, r8
 800fb04:	f000 f9c6 	bl	800fe94 <memmove>
 800fb08:	68a3      	ldr	r3, [r4, #8]
 800fb0a:	1b9b      	subs	r3, r3, r6
 800fb0c:	60a3      	str	r3, [r4, #8]
 800fb0e:	6823      	ldr	r3, [r4, #0]
 800fb10:	4433      	add	r3, r6
 800fb12:	6023      	str	r3, [r4, #0]
 800fb14:	2000      	movs	r0, #0
 800fb16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb1a:	462a      	mov	r2, r5
 800fb1c:	f000 fd7d 	bl	801061a <_realloc_r>
 800fb20:	4606      	mov	r6, r0
 800fb22:	2800      	cmp	r0, #0
 800fb24:	d1e0      	bne.n	800fae8 <__ssputs_r+0x5c>
 800fb26:	6921      	ldr	r1, [r4, #16]
 800fb28:	4650      	mov	r0, sl
 800fb2a:	f7fe fb79 	bl	800e220 <_free_r>
 800fb2e:	230c      	movs	r3, #12
 800fb30:	f8ca 3000 	str.w	r3, [sl]
 800fb34:	89a3      	ldrh	r3, [r4, #12]
 800fb36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb3a:	81a3      	strh	r3, [r4, #12]
 800fb3c:	f04f 30ff 	mov.w	r0, #4294967295
 800fb40:	e7e9      	b.n	800fb16 <__ssputs_r+0x8a>
	...

0800fb44 <_svfiprintf_r>:
 800fb44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb48:	4698      	mov	r8, r3
 800fb4a:	898b      	ldrh	r3, [r1, #12]
 800fb4c:	061b      	lsls	r3, r3, #24
 800fb4e:	b09d      	sub	sp, #116	@ 0x74
 800fb50:	4607      	mov	r7, r0
 800fb52:	460d      	mov	r5, r1
 800fb54:	4614      	mov	r4, r2
 800fb56:	d510      	bpl.n	800fb7a <_svfiprintf_r+0x36>
 800fb58:	690b      	ldr	r3, [r1, #16]
 800fb5a:	b973      	cbnz	r3, 800fb7a <_svfiprintf_r+0x36>
 800fb5c:	2140      	movs	r1, #64	@ 0x40
 800fb5e:	f7fe fbd3 	bl	800e308 <_malloc_r>
 800fb62:	6028      	str	r0, [r5, #0]
 800fb64:	6128      	str	r0, [r5, #16]
 800fb66:	b930      	cbnz	r0, 800fb76 <_svfiprintf_r+0x32>
 800fb68:	230c      	movs	r3, #12
 800fb6a:	603b      	str	r3, [r7, #0]
 800fb6c:	f04f 30ff 	mov.w	r0, #4294967295
 800fb70:	b01d      	add	sp, #116	@ 0x74
 800fb72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb76:	2340      	movs	r3, #64	@ 0x40
 800fb78:	616b      	str	r3, [r5, #20]
 800fb7a:	2300      	movs	r3, #0
 800fb7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb7e:	2320      	movs	r3, #32
 800fb80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fb84:	f8cd 800c 	str.w	r8, [sp, #12]
 800fb88:	2330      	movs	r3, #48	@ 0x30
 800fb8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fd28 <_svfiprintf_r+0x1e4>
 800fb8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fb92:	f04f 0901 	mov.w	r9, #1
 800fb96:	4623      	mov	r3, r4
 800fb98:	469a      	mov	sl, r3
 800fb9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb9e:	b10a      	cbz	r2, 800fba4 <_svfiprintf_r+0x60>
 800fba0:	2a25      	cmp	r2, #37	@ 0x25
 800fba2:	d1f9      	bne.n	800fb98 <_svfiprintf_r+0x54>
 800fba4:	ebba 0b04 	subs.w	fp, sl, r4
 800fba8:	d00b      	beq.n	800fbc2 <_svfiprintf_r+0x7e>
 800fbaa:	465b      	mov	r3, fp
 800fbac:	4622      	mov	r2, r4
 800fbae:	4629      	mov	r1, r5
 800fbb0:	4638      	mov	r0, r7
 800fbb2:	f7ff ff6b 	bl	800fa8c <__ssputs_r>
 800fbb6:	3001      	adds	r0, #1
 800fbb8:	f000 80a7 	beq.w	800fd0a <_svfiprintf_r+0x1c6>
 800fbbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fbbe:	445a      	add	r2, fp
 800fbc0:	9209      	str	r2, [sp, #36]	@ 0x24
 800fbc2:	f89a 3000 	ldrb.w	r3, [sl]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	f000 809f 	beq.w	800fd0a <_svfiprintf_r+0x1c6>
 800fbcc:	2300      	movs	r3, #0
 800fbce:	f04f 32ff 	mov.w	r2, #4294967295
 800fbd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fbd6:	f10a 0a01 	add.w	sl, sl, #1
 800fbda:	9304      	str	r3, [sp, #16]
 800fbdc:	9307      	str	r3, [sp, #28]
 800fbde:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fbe2:	931a      	str	r3, [sp, #104]	@ 0x68
 800fbe4:	4654      	mov	r4, sl
 800fbe6:	2205      	movs	r2, #5
 800fbe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fbec:	484e      	ldr	r0, [pc, #312]	@ (800fd28 <_svfiprintf_r+0x1e4>)
 800fbee:	f7f0 faf7 	bl	80001e0 <memchr>
 800fbf2:	9a04      	ldr	r2, [sp, #16]
 800fbf4:	b9d8      	cbnz	r0, 800fc2e <_svfiprintf_r+0xea>
 800fbf6:	06d0      	lsls	r0, r2, #27
 800fbf8:	bf44      	itt	mi
 800fbfa:	2320      	movmi	r3, #32
 800fbfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fc00:	0711      	lsls	r1, r2, #28
 800fc02:	bf44      	itt	mi
 800fc04:	232b      	movmi	r3, #43	@ 0x2b
 800fc06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fc0a:	f89a 3000 	ldrb.w	r3, [sl]
 800fc0e:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc10:	d015      	beq.n	800fc3e <_svfiprintf_r+0xfa>
 800fc12:	9a07      	ldr	r2, [sp, #28]
 800fc14:	4654      	mov	r4, sl
 800fc16:	2000      	movs	r0, #0
 800fc18:	f04f 0c0a 	mov.w	ip, #10
 800fc1c:	4621      	mov	r1, r4
 800fc1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fc22:	3b30      	subs	r3, #48	@ 0x30
 800fc24:	2b09      	cmp	r3, #9
 800fc26:	d94b      	bls.n	800fcc0 <_svfiprintf_r+0x17c>
 800fc28:	b1b0      	cbz	r0, 800fc58 <_svfiprintf_r+0x114>
 800fc2a:	9207      	str	r2, [sp, #28]
 800fc2c:	e014      	b.n	800fc58 <_svfiprintf_r+0x114>
 800fc2e:	eba0 0308 	sub.w	r3, r0, r8
 800fc32:	fa09 f303 	lsl.w	r3, r9, r3
 800fc36:	4313      	orrs	r3, r2
 800fc38:	9304      	str	r3, [sp, #16]
 800fc3a:	46a2      	mov	sl, r4
 800fc3c:	e7d2      	b.n	800fbe4 <_svfiprintf_r+0xa0>
 800fc3e:	9b03      	ldr	r3, [sp, #12]
 800fc40:	1d19      	adds	r1, r3, #4
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	9103      	str	r1, [sp, #12]
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	bfbb      	ittet	lt
 800fc4a:	425b      	neglt	r3, r3
 800fc4c:	f042 0202 	orrlt.w	r2, r2, #2
 800fc50:	9307      	strge	r3, [sp, #28]
 800fc52:	9307      	strlt	r3, [sp, #28]
 800fc54:	bfb8      	it	lt
 800fc56:	9204      	strlt	r2, [sp, #16]
 800fc58:	7823      	ldrb	r3, [r4, #0]
 800fc5a:	2b2e      	cmp	r3, #46	@ 0x2e
 800fc5c:	d10a      	bne.n	800fc74 <_svfiprintf_r+0x130>
 800fc5e:	7863      	ldrb	r3, [r4, #1]
 800fc60:	2b2a      	cmp	r3, #42	@ 0x2a
 800fc62:	d132      	bne.n	800fcca <_svfiprintf_r+0x186>
 800fc64:	9b03      	ldr	r3, [sp, #12]
 800fc66:	1d1a      	adds	r2, r3, #4
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	9203      	str	r2, [sp, #12]
 800fc6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fc70:	3402      	adds	r4, #2
 800fc72:	9305      	str	r3, [sp, #20]
 800fc74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fd38 <_svfiprintf_r+0x1f4>
 800fc78:	7821      	ldrb	r1, [r4, #0]
 800fc7a:	2203      	movs	r2, #3
 800fc7c:	4650      	mov	r0, sl
 800fc7e:	f7f0 faaf 	bl	80001e0 <memchr>
 800fc82:	b138      	cbz	r0, 800fc94 <_svfiprintf_r+0x150>
 800fc84:	9b04      	ldr	r3, [sp, #16]
 800fc86:	eba0 000a 	sub.w	r0, r0, sl
 800fc8a:	2240      	movs	r2, #64	@ 0x40
 800fc8c:	4082      	lsls	r2, r0
 800fc8e:	4313      	orrs	r3, r2
 800fc90:	3401      	adds	r4, #1
 800fc92:	9304      	str	r3, [sp, #16]
 800fc94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc98:	4824      	ldr	r0, [pc, #144]	@ (800fd2c <_svfiprintf_r+0x1e8>)
 800fc9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fc9e:	2206      	movs	r2, #6
 800fca0:	f7f0 fa9e 	bl	80001e0 <memchr>
 800fca4:	2800      	cmp	r0, #0
 800fca6:	d036      	beq.n	800fd16 <_svfiprintf_r+0x1d2>
 800fca8:	4b21      	ldr	r3, [pc, #132]	@ (800fd30 <_svfiprintf_r+0x1ec>)
 800fcaa:	bb1b      	cbnz	r3, 800fcf4 <_svfiprintf_r+0x1b0>
 800fcac:	9b03      	ldr	r3, [sp, #12]
 800fcae:	3307      	adds	r3, #7
 800fcb0:	f023 0307 	bic.w	r3, r3, #7
 800fcb4:	3308      	adds	r3, #8
 800fcb6:	9303      	str	r3, [sp, #12]
 800fcb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcba:	4433      	add	r3, r6
 800fcbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800fcbe:	e76a      	b.n	800fb96 <_svfiprintf_r+0x52>
 800fcc0:	fb0c 3202 	mla	r2, ip, r2, r3
 800fcc4:	460c      	mov	r4, r1
 800fcc6:	2001      	movs	r0, #1
 800fcc8:	e7a8      	b.n	800fc1c <_svfiprintf_r+0xd8>
 800fcca:	2300      	movs	r3, #0
 800fccc:	3401      	adds	r4, #1
 800fcce:	9305      	str	r3, [sp, #20]
 800fcd0:	4619      	mov	r1, r3
 800fcd2:	f04f 0c0a 	mov.w	ip, #10
 800fcd6:	4620      	mov	r0, r4
 800fcd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fcdc:	3a30      	subs	r2, #48	@ 0x30
 800fcde:	2a09      	cmp	r2, #9
 800fce0:	d903      	bls.n	800fcea <_svfiprintf_r+0x1a6>
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d0c6      	beq.n	800fc74 <_svfiprintf_r+0x130>
 800fce6:	9105      	str	r1, [sp, #20]
 800fce8:	e7c4      	b.n	800fc74 <_svfiprintf_r+0x130>
 800fcea:	fb0c 2101 	mla	r1, ip, r1, r2
 800fcee:	4604      	mov	r4, r0
 800fcf0:	2301      	movs	r3, #1
 800fcf2:	e7f0      	b.n	800fcd6 <_svfiprintf_r+0x192>
 800fcf4:	ab03      	add	r3, sp, #12
 800fcf6:	9300      	str	r3, [sp, #0]
 800fcf8:	462a      	mov	r2, r5
 800fcfa:	4b0e      	ldr	r3, [pc, #56]	@ (800fd34 <_svfiprintf_r+0x1f0>)
 800fcfc:	a904      	add	r1, sp, #16
 800fcfe:	4638      	mov	r0, r7
 800fd00:	f7fc fcba 	bl	800c678 <_printf_float>
 800fd04:	1c42      	adds	r2, r0, #1
 800fd06:	4606      	mov	r6, r0
 800fd08:	d1d6      	bne.n	800fcb8 <_svfiprintf_r+0x174>
 800fd0a:	89ab      	ldrh	r3, [r5, #12]
 800fd0c:	065b      	lsls	r3, r3, #25
 800fd0e:	f53f af2d 	bmi.w	800fb6c <_svfiprintf_r+0x28>
 800fd12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fd14:	e72c      	b.n	800fb70 <_svfiprintf_r+0x2c>
 800fd16:	ab03      	add	r3, sp, #12
 800fd18:	9300      	str	r3, [sp, #0]
 800fd1a:	462a      	mov	r2, r5
 800fd1c:	4b05      	ldr	r3, [pc, #20]	@ (800fd34 <_svfiprintf_r+0x1f0>)
 800fd1e:	a904      	add	r1, sp, #16
 800fd20:	4638      	mov	r0, r7
 800fd22:	f7fc ff41 	bl	800cba8 <_printf_i>
 800fd26:	e7ed      	b.n	800fd04 <_svfiprintf_r+0x1c0>
 800fd28:	080111c1 	.word	0x080111c1
 800fd2c:	080111cb 	.word	0x080111cb
 800fd30:	0800c679 	.word	0x0800c679
 800fd34:	0800fa8d 	.word	0x0800fa8d
 800fd38:	080111c7 	.word	0x080111c7

0800fd3c <__sflush_r>:
 800fd3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800fd40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd44:	0716      	lsls	r6, r2, #28
 800fd46:	4605      	mov	r5, r0
 800fd48:	460c      	mov	r4, r1
 800fd4a:	d454      	bmi.n	800fdf6 <__sflush_r+0xba>
 800fd4c:	684b      	ldr	r3, [r1, #4]
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	dc02      	bgt.n	800fd58 <__sflush_r+0x1c>
 800fd52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	dd48      	ble.n	800fdea <__sflush_r+0xae>
 800fd58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fd5a:	2e00      	cmp	r6, #0
 800fd5c:	d045      	beq.n	800fdea <__sflush_r+0xae>
 800fd5e:	2300      	movs	r3, #0
 800fd60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fd64:	682f      	ldr	r7, [r5, #0]
 800fd66:	6a21      	ldr	r1, [r4, #32]
 800fd68:	602b      	str	r3, [r5, #0]
 800fd6a:	d030      	beq.n	800fdce <__sflush_r+0x92>
 800fd6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800fd6e:	89a3      	ldrh	r3, [r4, #12]
 800fd70:	0759      	lsls	r1, r3, #29
 800fd72:	d505      	bpl.n	800fd80 <__sflush_r+0x44>
 800fd74:	6863      	ldr	r3, [r4, #4]
 800fd76:	1ad2      	subs	r2, r2, r3
 800fd78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fd7a:	b10b      	cbz	r3, 800fd80 <__sflush_r+0x44>
 800fd7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800fd7e:	1ad2      	subs	r2, r2, r3
 800fd80:	2300      	movs	r3, #0
 800fd82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fd84:	6a21      	ldr	r1, [r4, #32]
 800fd86:	4628      	mov	r0, r5
 800fd88:	47b0      	blx	r6
 800fd8a:	1c43      	adds	r3, r0, #1
 800fd8c:	89a3      	ldrh	r3, [r4, #12]
 800fd8e:	d106      	bne.n	800fd9e <__sflush_r+0x62>
 800fd90:	6829      	ldr	r1, [r5, #0]
 800fd92:	291d      	cmp	r1, #29
 800fd94:	d82b      	bhi.n	800fdee <__sflush_r+0xb2>
 800fd96:	4a2a      	ldr	r2, [pc, #168]	@ (800fe40 <__sflush_r+0x104>)
 800fd98:	410a      	asrs	r2, r1
 800fd9a:	07d6      	lsls	r6, r2, #31
 800fd9c:	d427      	bmi.n	800fdee <__sflush_r+0xb2>
 800fd9e:	2200      	movs	r2, #0
 800fda0:	6062      	str	r2, [r4, #4]
 800fda2:	04d9      	lsls	r1, r3, #19
 800fda4:	6922      	ldr	r2, [r4, #16]
 800fda6:	6022      	str	r2, [r4, #0]
 800fda8:	d504      	bpl.n	800fdb4 <__sflush_r+0x78>
 800fdaa:	1c42      	adds	r2, r0, #1
 800fdac:	d101      	bne.n	800fdb2 <__sflush_r+0x76>
 800fdae:	682b      	ldr	r3, [r5, #0]
 800fdb0:	b903      	cbnz	r3, 800fdb4 <__sflush_r+0x78>
 800fdb2:	6560      	str	r0, [r4, #84]	@ 0x54
 800fdb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fdb6:	602f      	str	r7, [r5, #0]
 800fdb8:	b1b9      	cbz	r1, 800fdea <__sflush_r+0xae>
 800fdba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fdbe:	4299      	cmp	r1, r3
 800fdc0:	d002      	beq.n	800fdc8 <__sflush_r+0x8c>
 800fdc2:	4628      	mov	r0, r5
 800fdc4:	f7fe fa2c 	bl	800e220 <_free_r>
 800fdc8:	2300      	movs	r3, #0
 800fdca:	6363      	str	r3, [r4, #52]	@ 0x34
 800fdcc:	e00d      	b.n	800fdea <__sflush_r+0xae>
 800fdce:	2301      	movs	r3, #1
 800fdd0:	4628      	mov	r0, r5
 800fdd2:	47b0      	blx	r6
 800fdd4:	4602      	mov	r2, r0
 800fdd6:	1c50      	adds	r0, r2, #1
 800fdd8:	d1c9      	bne.n	800fd6e <__sflush_r+0x32>
 800fdda:	682b      	ldr	r3, [r5, #0]
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d0c6      	beq.n	800fd6e <__sflush_r+0x32>
 800fde0:	2b1d      	cmp	r3, #29
 800fde2:	d001      	beq.n	800fde8 <__sflush_r+0xac>
 800fde4:	2b16      	cmp	r3, #22
 800fde6:	d11e      	bne.n	800fe26 <__sflush_r+0xea>
 800fde8:	602f      	str	r7, [r5, #0]
 800fdea:	2000      	movs	r0, #0
 800fdec:	e022      	b.n	800fe34 <__sflush_r+0xf8>
 800fdee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fdf2:	b21b      	sxth	r3, r3
 800fdf4:	e01b      	b.n	800fe2e <__sflush_r+0xf2>
 800fdf6:	690f      	ldr	r7, [r1, #16]
 800fdf8:	2f00      	cmp	r7, #0
 800fdfa:	d0f6      	beq.n	800fdea <__sflush_r+0xae>
 800fdfc:	0793      	lsls	r3, r2, #30
 800fdfe:	680e      	ldr	r6, [r1, #0]
 800fe00:	bf08      	it	eq
 800fe02:	694b      	ldreq	r3, [r1, #20]
 800fe04:	600f      	str	r7, [r1, #0]
 800fe06:	bf18      	it	ne
 800fe08:	2300      	movne	r3, #0
 800fe0a:	eba6 0807 	sub.w	r8, r6, r7
 800fe0e:	608b      	str	r3, [r1, #8]
 800fe10:	f1b8 0f00 	cmp.w	r8, #0
 800fe14:	dde9      	ble.n	800fdea <__sflush_r+0xae>
 800fe16:	6a21      	ldr	r1, [r4, #32]
 800fe18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800fe1a:	4643      	mov	r3, r8
 800fe1c:	463a      	mov	r2, r7
 800fe1e:	4628      	mov	r0, r5
 800fe20:	47b0      	blx	r6
 800fe22:	2800      	cmp	r0, #0
 800fe24:	dc08      	bgt.n	800fe38 <__sflush_r+0xfc>
 800fe26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fe2e:	81a3      	strh	r3, [r4, #12]
 800fe30:	f04f 30ff 	mov.w	r0, #4294967295
 800fe34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe38:	4407      	add	r7, r0
 800fe3a:	eba8 0800 	sub.w	r8, r8, r0
 800fe3e:	e7e7      	b.n	800fe10 <__sflush_r+0xd4>
 800fe40:	dfbffffe 	.word	0xdfbffffe

0800fe44 <_fflush_r>:
 800fe44:	b538      	push	{r3, r4, r5, lr}
 800fe46:	690b      	ldr	r3, [r1, #16]
 800fe48:	4605      	mov	r5, r0
 800fe4a:	460c      	mov	r4, r1
 800fe4c:	b913      	cbnz	r3, 800fe54 <_fflush_r+0x10>
 800fe4e:	2500      	movs	r5, #0
 800fe50:	4628      	mov	r0, r5
 800fe52:	bd38      	pop	{r3, r4, r5, pc}
 800fe54:	b118      	cbz	r0, 800fe5e <_fflush_r+0x1a>
 800fe56:	6a03      	ldr	r3, [r0, #32]
 800fe58:	b90b      	cbnz	r3, 800fe5e <_fflush_r+0x1a>
 800fe5a:	f7fd fa65 	bl	800d328 <__sinit>
 800fe5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	d0f3      	beq.n	800fe4e <_fflush_r+0xa>
 800fe66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800fe68:	07d0      	lsls	r0, r2, #31
 800fe6a:	d404      	bmi.n	800fe76 <_fflush_r+0x32>
 800fe6c:	0599      	lsls	r1, r3, #22
 800fe6e:	d402      	bmi.n	800fe76 <_fflush_r+0x32>
 800fe70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe72:	f7fd fb70 	bl	800d556 <__retarget_lock_acquire_recursive>
 800fe76:	4628      	mov	r0, r5
 800fe78:	4621      	mov	r1, r4
 800fe7a:	f7ff ff5f 	bl	800fd3c <__sflush_r>
 800fe7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fe80:	07da      	lsls	r2, r3, #31
 800fe82:	4605      	mov	r5, r0
 800fe84:	d4e4      	bmi.n	800fe50 <_fflush_r+0xc>
 800fe86:	89a3      	ldrh	r3, [r4, #12]
 800fe88:	059b      	lsls	r3, r3, #22
 800fe8a:	d4e1      	bmi.n	800fe50 <_fflush_r+0xc>
 800fe8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fe8e:	f7fd fb63 	bl	800d558 <__retarget_lock_release_recursive>
 800fe92:	e7dd      	b.n	800fe50 <_fflush_r+0xc>

0800fe94 <memmove>:
 800fe94:	4288      	cmp	r0, r1
 800fe96:	b510      	push	{r4, lr}
 800fe98:	eb01 0402 	add.w	r4, r1, r2
 800fe9c:	d902      	bls.n	800fea4 <memmove+0x10>
 800fe9e:	4284      	cmp	r4, r0
 800fea0:	4623      	mov	r3, r4
 800fea2:	d807      	bhi.n	800feb4 <memmove+0x20>
 800fea4:	1e43      	subs	r3, r0, #1
 800fea6:	42a1      	cmp	r1, r4
 800fea8:	d008      	beq.n	800febc <memmove+0x28>
 800feaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800feae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800feb2:	e7f8      	b.n	800fea6 <memmove+0x12>
 800feb4:	4402      	add	r2, r0
 800feb6:	4601      	mov	r1, r0
 800feb8:	428a      	cmp	r2, r1
 800feba:	d100      	bne.n	800febe <memmove+0x2a>
 800febc:	bd10      	pop	{r4, pc}
 800febe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fec2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fec6:	e7f7      	b.n	800feb8 <memmove+0x24>

0800fec8 <strncmp>:
 800fec8:	b510      	push	{r4, lr}
 800feca:	b16a      	cbz	r2, 800fee8 <strncmp+0x20>
 800fecc:	3901      	subs	r1, #1
 800fece:	1884      	adds	r4, r0, r2
 800fed0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fed4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800fed8:	429a      	cmp	r2, r3
 800feda:	d103      	bne.n	800fee4 <strncmp+0x1c>
 800fedc:	42a0      	cmp	r0, r4
 800fede:	d001      	beq.n	800fee4 <strncmp+0x1c>
 800fee0:	2a00      	cmp	r2, #0
 800fee2:	d1f5      	bne.n	800fed0 <strncmp+0x8>
 800fee4:	1ad0      	subs	r0, r2, r3
 800fee6:	bd10      	pop	{r4, pc}
 800fee8:	4610      	mov	r0, r2
 800feea:	e7fc      	b.n	800fee6 <strncmp+0x1e>

0800feec <_sbrk_r>:
 800feec:	b538      	push	{r3, r4, r5, lr}
 800feee:	4d06      	ldr	r5, [pc, #24]	@ (800ff08 <_sbrk_r+0x1c>)
 800fef0:	2300      	movs	r3, #0
 800fef2:	4604      	mov	r4, r0
 800fef4:	4608      	mov	r0, r1
 800fef6:	602b      	str	r3, [r5, #0]
 800fef8:	f7f3 f92c 	bl	8003154 <_sbrk>
 800fefc:	1c43      	adds	r3, r0, #1
 800fefe:	d102      	bne.n	800ff06 <_sbrk_r+0x1a>
 800ff00:	682b      	ldr	r3, [r5, #0]
 800ff02:	b103      	cbz	r3, 800ff06 <_sbrk_r+0x1a>
 800ff04:	6023      	str	r3, [r4, #0]
 800ff06:	bd38      	pop	{r3, r4, r5, pc}
 800ff08:	20006b90 	.word	0x20006b90
 800ff0c:	00000000 	.word	0x00000000

0800ff10 <nan>:
 800ff10:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ff18 <nan+0x8>
 800ff14:	4770      	bx	lr
 800ff16:	bf00      	nop
 800ff18:	00000000 	.word	0x00000000
 800ff1c:	7ff80000 	.word	0x7ff80000

0800ff20 <__assert_func>:
 800ff20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ff22:	4614      	mov	r4, r2
 800ff24:	461a      	mov	r2, r3
 800ff26:	4b09      	ldr	r3, [pc, #36]	@ (800ff4c <__assert_func+0x2c>)
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	4605      	mov	r5, r0
 800ff2c:	68d8      	ldr	r0, [r3, #12]
 800ff2e:	b954      	cbnz	r4, 800ff46 <__assert_func+0x26>
 800ff30:	4b07      	ldr	r3, [pc, #28]	@ (800ff50 <__assert_func+0x30>)
 800ff32:	461c      	mov	r4, r3
 800ff34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ff38:	9100      	str	r1, [sp, #0]
 800ff3a:	462b      	mov	r3, r5
 800ff3c:	4905      	ldr	r1, [pc, #20]	@ (800ff54 <__assert_func+0x34>)
 800ff3e:	f000 fba7 	bl	8010690 <fiprintf>
 800ff42:	f000 fbb7 	bl	80106b4 <abort>
 800ff46:	4b04      	ldr	r3, [pc, #16]	@ (800ff58 <__assert_func+0x38>)
 800ff48:	e7f4      	b.n	800ff34 <__assert_func+0x14>
 800ff4a:	bf00      	nop
 800ff4c:	2000010c 	.word	0x2000010c
 800ff50:	08011215 	.word	0x08011215
 800ff54:	080111e7 	.word	0x080111e7
 800ff58:	080111da 	.word	0x080111da

0800ff5c <_calloc_r>:
 800ff5c:	b570      	push	{r4, r5, r6, lr}
 800ff5e:	fba1 5402 	umull	r5, r4, r1, r2
 800ff62:	b93c      	cbnz	r4, 800ff74 <_calloc_r+0x18>
 800ff64:	4629      	mov	r1, r5
 800ff66:	f7fe f9cf 	bl	800e308 <_malloc_r>
 800ff6a:	4606      	mov	r6, r0
 800ff6c:	b928      	cbnz	r0, 800ff7a <_calloc_r+0x1e>
 800ff6e:	2600      	movs	r6, #0
 800ff70:	4630      	mov	r0, r6
 800ff72:	bd70      	pop	{r4, r5, r6, pc}
 800ff74:	220c      	movs	r2, #12
 800ff76:	6002      	str	r2, [r0, #0]
 800ff78:	e7f9      	b.n	800ff6e <_calloc_r+0x12>
 800ff7a:	462a      	mov	r2, r5
 800ff7c:	4621      	mov	r1, r4
 800ff7e:	f7fd fa6c 	bl	800d45a <memset>
 800ff82:	e7f5      	b.n	800ff70 <_calloc_r+0x14>

0800ff84 <rshift>:
 800ff84:	6903      	ldr	r3, [r0, #16]
 800ff86:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ff8a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ff8e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ff92:	f100 0414 	add.w	r4, r0, #20
 800ff96:	dd45      	ble.n	8010024 <rshift+0xa0>
 800ff98:	f011 011f 	ands.w	r1, r1, #31
 800ff9c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ffa0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ffa4:	d10c      	bne.n	800ffc0 <rshift+0x3c>
 800ffa6:	f100 0710 	add.w	r7, r0, #16
 800ffaa:	4629      	mov	r1, r5
 800ffac:	42b1      	cmp	r1, r6
 800ffae:	d334      	bcc.n	801001a <rshift+0x96>
 800ffb0:	1a9b      	subs	r3, r3, r2
 800ffb2:	009b      	lsls	r3, r3, #2
 800ffb4:	1eea      	subs	r2, r5, #3
 800ffb6:	4296      	cmp	r6, r2
 800ffb8:	bf38      	it	cc
 800ffba:	2300      	movcc	r3, #0
 800ffbc:	4423      	add	r3, r4
 800ffbe:	e015      	b.n	800ffec <rshift+0x68>
 800ffc0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ffc4:	f1c1 0820 	rsb	r8, r1, #32
 800ffc8:	40cf      	lsrs	r7, r1
 800ffca:	f105 0e04 	add.w	lr, r5, #4
 800ffce:	46a1      	mov	r9, r4
 800ffd0:	4576      	cmp	r6, lr
 800ffd2:	46f4      	mov	ip, lr
 800ffd4:	d815      	bhi.n	8010002 <rshift+0x7e>
 800ffd6:	1a9a      	subs	r2, r3, r2
 800ffd8:	0092      	lsls	r2, r2, #2
 800ffda:	3a04      	subs	r2, #4
 800ffdc:	3501      	adds	r5, #1
 800ffde:	42ae      	cmp	r6, r5
 800ffe0:	bf38      	it	cc
 800ffe2:	2200      	movcc	r2, #0
 800ffe4:	18a3      	adds	r3, r4, r2
 800ffe6:	50a7      	str	r7, [r4, r2]
 800ffe8:	b107      	cbz	r7, 800ffec <rshift+0x68>
 800ffea:	3304      	adds	r3, #4
 800ffec:	1b1a      	subs	r2, r3, r4
 800ffee:	42a3      	cmp	r3, r4
 800fff0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fff4:	bf08      	it	eq
 800fff6:	2300      	moveq	r3, #0
 800fff8:	6102      	str	r2, [r0, #16]
 800fffa:	bf08      	it	eq
 800fffc:	6143      	streq	r3, [r0, #20]
 800fffe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010002:	f8dc c000 	ldr.w	ip, [ip]
 8010006:	fa0c fc08 	lsl.w	ip, ip, r8
 801000a:	ea4c 0707 	orr.w	r7, ip, r7
 801000e:	f849 7b04 	str.w	r7, [r9], #4
 8010012:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010016:	40cf      	lsrs	r7, r1
 8010018:	e7da      	b.n	800ffd0 <rshift+0x4c>
 801001a:	f851 cb04 	ldr.w	ip, [r1], #4
 801001e:	f847 cf04 	str.w	ip, [r7, #4]!
 8010022:	e7c3      	b.n	800ffac <rshift+0x28>
 8010024:	4623      	mov	r3, r4
 8010026:	e7e1      	b.n	800ffec <rshift+0x68>

08010028 <__hexdig_fun>:
 8010028:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801002c:	2b09      	cmp	r3, #9
 801002e:	d802      	bhi.n	8010036 <__hexdig_fun+0xe>
 8010030:	3820      	subs	r0, #32
 8010032:	b2c0      	uxtb	r0, r0
 8010034:	4770      	bx	lr
 8010036:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801003a:	2b05      	cmp	r3, #5
 801003c:	d801      	bhi.n	8010042 <__hexdig_fun+0x1a>
 801003e:	3847      	subs	r0, #71	@ 0x47
 8010040:	e7f7      	b.n	8010032 <__hexdig_fun+0xa>
 8010042:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010046:	2b05      	cmp	r3, #5
 8010048:	d801      	bhi.n	801004e <__hexdig_fun+0x26>
 801004a:	3827      	subs	r0, #39	@ 0x27
 801004c:	e7f1      	b.n	8010032 <__hexdig_fun+0xa>
 801004e:	2000      	movs	r0, #0
 8010050:	4770      	bx	lr
	...

08010054 <__gethex>:
 8010054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010058:	b085      	sub	sp, #20
 801005a:	468a      	mov	sl, r1
 801005c:	9302      	str	r3, [sp, #8]
 801005e:	680b      	ldr	r3, [r1, #0]
 8010060:	9001      	str	r0, [sp, #4]
 8010062:	4690      	mov	r8, r2
 8010064:	1c9c      	adds	r4, r3, #2
 8010066:	46a1      	mov	r9, r4
 8010068:	f814 0b01 	ldrb.w	r0, [r4], #1
 801006c:	2830      	cmp	r0, #48	@ 0x30
 801006e:	d0fa      	beq.n	8010066 <__gethex+0x12>
 8010070:	eba9 0303 	sub.w	r3, r9, r3
 8010074:	f1a3 0b02 	sub.w	fp, r3, #2
 8010078:	f7ff ffd6 	bl	8010028 <__hexdig_fun>
 801007c:	4605      	mov	r5, r0
 801007e:	2800      	cmp	r0, #0
 8010080:	d168      	bne.n	8010154 <__gethex+0x100>
 8010082:	49a0      	ldr	r1, [pc, #640]	@ (8010304 <__gethex+0x2b0>)
 8010084:	2201      	movs	r2, #1
 8010086:	4648      	mov	r0, r9
 8010088:	f7ff ff1e 	bl	800fec8 <strncmp>
 801008c:	4607      	mov	r7, r0
 801008e:	2800      	cmp	r0, #0
 8010090:	d167      	bne.n	8010162 <__gethex+0x10e>
 8010092:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010096:	4626      	mov	r6, r4
 8010098:	f7ff ffc6 	bl	8010028 <__hexdig_fun>
 801009c:	2800      	cmp	r0, #0
 801009e:	d062      	beq.n	8010166 <__gethex+0x112>
 80100a0:	4623      	mov	r3, r4
 80100a2:	7818      	ldrb	r0, [r3, #0]
 80100a4:	2830      	cmp	r0, #48	@ 0x30
 80100a6:	4699      	mov	r9, r3
 80100a8:	f103 0301 	add.w	r3, r3, #1
 80100ac:	d0f9      	beq.n	80100a2 <__gethex+0x4e>
 80100ae:	f7ff ffbb 	bl	8010028 <__hexdig_fun>
 80100b2:	fab0 f580 	clz	r5, r0
 80100b6:	096d      	lsrs	r5, r5, #5
 80100b8:	f04f 0b01 	mov.w	fp, #1
 80100bc:	464a      	mov	r2, r9
 80100be:	4616      	mov	r6, r2
 80100c0:	3201      	adds	r2, #1
 80100c2:	7830      	ldrb	r0, [r6, #0]
 80100c4:	f7ff ffb0 	bl	8010028 <__hexdig_fun>
 80100c8:	2800      	cmp	r0, #0
 80100ca:	d1f8      	bne.n	80100be <__gethex+0x6a>
 80100cc:	498d      	ldr	r1, [pc, #564]	@ (8010304 <__gethex+0x2b0>)
 80100ce:	2201      	movs	r2, #1
 80100d0:	4630      	mov	r0, r6
 80100d2:	f7ff fef9 	bl	800fec8 <strncmp>
 80100d6:	2800      	cmp	r0, #0
 80100d8:	d13f      	bne.n	801015a <__gethex+0x106>
 80100da:	b944      	cbnz	r4, 80100ee <__gethex+0x9a>
 80100dc:	1c74      	adds	r4, r6, #1
 80100de:	4622      	mov	r2, r4
 80100e0:	4616      	mov	r6, r2
 80100e2:	3201      	adds	r2, #1
 80100e4:	7830      	ldrb	r0, [r6, #0]
 80100e6:	f7ff ff9f 	bl	8010028 <__hexdig_fun>
 80100ea:	2800      	cmp	r0, #0
 80100ec:	d1f8      	bne.n	80100e0 <__gethex+0x8c>
 80100ee:	1ba4      	subs	r4, r4, r6
 80100f0:	00a7      	lsls	r7, r4, #2
 80100f2:	7833      	ldrb	r3, [r6, #0]
 80100f4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80100f8:	2b50      	cmp	r3, #80	@ 0x50
 80100fa:	d13e      	bne.n	801017a <__gethex+0x126>
 80100fc:	7873      	ldrb	r3, [r6, #1]
 80100fe:	2b2b      	cmp	r3, #43	@ 0x2b
 8010100:	d033      	beq.n	801016a <__gethex+0x116>
 8010102:	2b2d      	cmp	r3, #45	@ 0x2d
 8010104:	d034      	beq.n	8010170 <__gethex+0x11c>
 8010106:	1c71      	adds	r1, r6, #1
 8010108:	2400      	movs	r4, #0
 801010a:	7808      	ldrb	r0, [r1, #0]
 801010c:	f7ff ff8c 	bl	8010028 <__hexdig_fun>
 8010110:	1e43      	subs	r3, r0, #1
 8010112:	b2db      	uxtb	r3, r3
 8010114:	2b18      	cmp	r3, #24
 8010116:	d830      	bhi.n	801017a <__gethex+0x126>
 8010118:	f1a0 0210 	sub.w	r2, r0, #16
 801011c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010120:	f7ff ff82 	bl	8010028 <__hexdig_fun>
 8010124:	f100 3cff 	add.w	ip, r0, #4294967295
 8010128:	fa5f fc8c 	uxtb.w	ip, ip
 801012c:	f1bc 0f18 	cmp.w	ip, #24
 8010130:	f04f 030a 	mov.w	r3, #10
 8010134:	d91e      	bls.n	8010174 <__gethex+0x120>
 8010136:	b104      	cbz	r4, 801013a <__gethex+0xe6>
 8010138:	4252      	negs	r2, r2
 801013a:	4417      	add	r7, r2
 801013c:	f8ca 1000 	str.w	r1, [sl]
 8010140:	b1ed      	cbz	r5, 801017e <__gethex+0x12a>
 8010142:	f1bb 0f00 	cmp.w	fp, #0
 8010146:	bf0c      	ite	eq
 8010148:	2506      	moveq	r5, #6
 801014a:	2500      	movne	r5, #0
 801014c:	4628      	mov	r0, r5
 801014e:	b005      	add	sp, #20
 8010150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010154:	2500      	movs	r5, #0
 8010156:	462c      	mov	r4, r5
 8010158:	e7b0      	b.n	80100bc <__gethex+0x68>
 801015a:	2c00      	cmp	r4, #0
 801015c:	d1c7      	bne.n	80100ee <__gethex+0x9a>
 801015e:	4627      	mov	r7, r4
 8010160:	e7c7      	b.n	80100f2 <__gethex+0x9e>
 8010162:	464e      	mov	r6, r9
 8010164:	462f      	mov	r7, r5
 8010166:	2501      	movs	r5, #1
 8010168:	e7c3      	b.n	80100f2 <__gethex+0x9e>
 801016a:	2400      	movs	r4, #0
 801016c:	1cb1      	adds	r1, r6, #2
 801016e:	e7cc      	b.n	801010a <__gethex+0xb6>
 8010170:	2401      	movs	r4, #1
 8010172:	e7fb      	b.n	801016c <__gethex+0x118>
 8010174:	fb03 0002 	mla	r0, r3, r2, r0
 8010178:	e7ce      	b.n	8010118 <__gethex+0xc4>
 801017a:	4631      	mov	r1, r6
 801017c:	e7de      	b.n	801013c <__gethex+0xe8>
 801017e:	eba6 0309 	sub.w	r3, r6, r9
 8010182:	3b01      	subs	r3, #1
 8010184:	4629      	mov	r1, r5
 8010186:	2b07      	cmp	r3, #7
 8010188:	dc0a      	bgt.n	80101a0 <__gethex+0x14c>
 801018a:	9801      	ldr	r0, [sp, #4]
 801018c:	f7fe f948 	bl	800e420 <_Balloc>
 8010190:	4604      	mov	r4, r0
 8010192:	b940      	cbnz	r0, 80101a6 <__gethex+0x152>
 8010194:	4b5c      	ldr	r3, [pc, #368]	@ (8010308 <__gethex+0x2b4>)
 8010196:	4602      	mov	r2, r0
 8010198:	21e4      	movs	r1, #228	@ 0xe4
 801019a:	485c      	ldr	r0, [pc, #368]	@ (801030c <__gethex+0x2b8>)
 801019c:	f7ff fec0 	bl	800ff20 <__assert_func>
 80101a0:	3101      	adds	r1, #1
 80101a2:	105b      	asrs	r3, r3, #1
 80101a4:	e7ef      	b.n	8010186 <__gethex+0x132>
 80101a6:	f100 0a14 	add.w	sl, r0, #20
 80101aa:	2300      	movs	r3, #0
 80101ac:	4655      	mov	r5, sl
 80101ae:	469b      	mov	fp, r3
 80101b0:	45b1      	cmp	r9, r6
 80101b2:	d337      	bcc.n	8010224 <__gethex+0x1d0>
 80101b4:	f845 bb04 	str.w	fp, [r5], #4
 80101b8:	eba5 050a 	sub.w	r5, r5, sl
 80101bc:	10ad      	asrs	r5, r5, #2
 80101be:	6125      	str	r5, [r4, #16]
 80101c0:	4658      	mov	r0, fp
 80101c2:	f7fe fa1f 	bl	800e604 <__hi0bits>
 80101c6:	016d      	lsls	r5, r5, #5
 80101c8:	f8d8 6000 	ldr.w	r6, [r8]
 80101cc:	1a2d      	subs	r5, r5, r0
 80101ce:	42b5      	cmp	r5, r6
 80101d0:	dd54      	ble.n	801027c <__gethex+0x228>
 80101d2:	1bad      	subs	r5, r5, r6
 80101d4:	4629      	mov	r1, r5
 80101d6:	4620      	mov	r0, r4
 80101d8:	f7fe fdb3 	bl	800ed42 <__any_on>
 80101dc:	4681      	mov	r9, r0
 80101de:	b178      	cbz	r0, 8010200 <__gethex+0x1ac>
 80101e0:	1e6b      	subs	r3, r5, #1
 80101e2:	1159      	asrs	r1, r3, #5
 80101e4:	f003 021f 	and.w	r2, r3, #31
 80101e8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80101ec:	f04f 0901 	mov.w	r9, #1
 80101f0:	fa09 f202 	lsl.w	r2, r9, r2
 80101f4:	420a      	tst	r2, r1
 80101f6:	d003      	beq.n	8010200 <__gethex+0x1ac>
 80101f8:	454b      	cmp	r3, r9
 80101fa:	dc36      	bgt.n	801026a <__gethex+0x216>
 80101fc:	f04f 0902 	mov.w	r9, #2
 8010200:	4629      	mov	r1, r5
 8010202:	4620      	mov	r0, r4
 8010204:	f7ff febe 	bl	800ff84 <rshift>
 8010208:	442f      	add	r7, r5
 801020a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801020e:	42bb      	cmp	r3, r7
 8010210:	da42      	bge.n	8010298 <__gethex+0x244>
 8010212:	9801      	ldr	r0, [sp, #4]
 8010214:	4621      	mov	r1, r4
 8010216:	f7fe f943 	bl	800e4a0 <_Bfree>
 801021a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801021c:	2300      	movs	r3, #0
 801021e:	6013      	str	r3, [r2, #0]
 8010220:	25a3      	movs	r5, #163	@ 0xa3
 8010222:	e793      	b.n	801014c <__gethex+0xf8>
 8010224:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010228:	2a2e      	cmp	r2, #46	@ 0x2e
 801022a:	d012      	beq.n	8010252 <__gethex+0x1fe>
 801022c:	2b20      	cmp	r3, #32
 801022e:	d104      	bne.n	801023a <__gethex+0x1e6>
 8010230:	f845 bb04 	str.w	fp, [r5], #4
 8010234:	f04f 0b00 	mov.w	fp, #0
 8010238:	465b      	mov	r3, fp
 801023a:	7830      	ldrb	r0, [r6, #0]
 801023c:	9303      	str	r3, [sp, #12]
 801023e:	f7ff fef3 	bl	8010028 <__hexdig_fun>
 8010242:	9b03      	ldr	r3, [sp, #12]
 8010244:	f000 000f 	and.w	r0, r0, #15
 8010248:	4098      	lsls	r0, r3
 801024a:	ea4b 0b00 	orr.w	fp, fp, r0
 801024e:	3304      	adds	r3, #4
 8010250:	e7ae      	b.n	80101b0 <__gethex+0x15c>
 8010252:	45b1      	cmp	r9, r6
 8010254:	d8ea      	bhi.n	801022c <__gethex+0x1d8>
 8010256:	492b      	ldr	r1, [pc, #172]	@ (8010304 <__gethex+0x2b0>)
 8010258:	9303      	str	r3, [sp, #12]
 801025a:	2201      	movs	r2, #1
 801025c:	4630      	mov	r0, r6
 801025e:	f7ff fe33 	bl	800fec8 <strncmp>
 8010262:	9b03      	ldr	r3, [sp, #12]
 8010264:	2800      	cmp	r0, #0
 8010266:	d1e1      	bne.n	801022c <__gethex+0x1d8>
 8010268:	e7a2      	b.n	80101b0 <__gethex+0x15c>
 801026a:	1ea9      	subs	r1, r5, #2
 801026c:	4620      	mov	r0, r4
 801026e:	f7fe fd68 	bl	800ed42 <__any_on>
 8010272:	2800      	cmp	r0, #0
 8010274:	d0c2      	beq.n	80101fc <__gethex+0x1a8>
 8010276:	f04f 0903 	mov.w	r9, #3
 801027a:	e7c1      	b.n	8010200 <__gethex+0x1ac>
 801027c:	da09      	bge.n	8010292 <__gethex+0x23e>
 801027e:	1b75      	subs	r5, r6, r5
 8010280:	4621      	mov	r1, r4
 8010282:	9801      	ldr	r0, [sp, #4]
 8010284:	462a      	mov	r2, r5
 8010286:	f7fe fb23 	bl	800e8d0 <__lshift>
 801028a:	1b7f      	subs	r7, r7, r5
 801028c:	4604      	mov	r4, r0
 801028e:	f100 0a14 	add.w	sl, r0, #20
 8010292:	f04f 0900 	mov.w	r9, #0
 8010296:	e7b8      	b.n	801020a <__gethex+0x1b6>
 8010298:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801029c:	42bd      	cmp	r5, r7
 801029e:	dd6f      	ble.n	8010380 <__gethex+0x32c>
 80102a0:	1bed      	subs	r5, r5, r7
 80102a2:	42ae      	cmp	r6, r5
 80102a4:	dc34      	bgt.n	8010310 <__gethex+0x2bc>
 80102a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80102aa:	2b02      	cmp	r3, #2
 80102ac:	d022      	beq.n	80102f4 <__gethex+0x2a0>
 80102ae:	2b03      	cmp	r3, #3
 80102b0:	d024      	beq.n	80102fc <__gethex+0x2a8>
 80102b2:	2b01      	cmp	r3, #1
 80102b4:	d115      	bne.n	80102e2 <__gethex+0x28e>
 80102b6:	42ae      	cmp	r6, r5
 80102b8:	d113      	bne.n	80102e2 <__gethex+0x28e>
 80102ba:	2e01      	cmp	r6, #1
 80102bc:	d10b      	bne.n	80102d6 <__gethex+0x282>
 80102be:	9a02      	ldr	r2, [sp, #8]
 80102c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80102c4:	6013      	str	r3, [r2, #0]
 80102c6:	2301      	movs	r3, #1
 80102c8:	6123      	str	r3, [r4, #16]
 80102ca:	f8ca 3000 	str.w	r3, [sl]
 80102ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80102d0:	2562      	movs	r5, #98	@ 0x62
 80102d2:	601c      	str	r4, [r3, #0]
 80102d4:	e73a      	b.n	801014c <__gethex+0xf8>
 80102d6:	1e71      	subs	r1, r6, #1
 80102d8:	4620      	mov	r0, r4
 80102da:	f7fe fd32 	bl	800ed42 <__any_on>
 80102de:	2800      	cmp	r0, #0
 80102e0:	d1ed      	bne.n	80102be <__gethex+0x26a>
 80102e2:	9801      	ldr	r0, [sp, #4]
 80102e4:	4621      	mov	r1, r4
 80102e6:	f7fe f8db 	bl	800e4a0 <_Bfree>
 80102ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80102ec:	2300      	movs	r3, #0
 80102ee:	6013      	str	r3, [r2, #0]
 80102f0:	2550      	movs	r5, #80	@ 0x50
 80102f2:	e72b      	b.n	801014c <__gethex+0xf8>
 80102f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d1f3      	bne.n	80102e2 <__gethex+0x28e>
 80102fa:	e7e0      	b.n	80102be <__gethex+0x26a>
 80102fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d1dd      	bne.n	80102be <__gethex+0x26a>
 8010302:	e7ee      	b.n	80102e2 <__gethex+0x28e>
 8010304:	08011068 	.word	0x08011068
 8010308:	08010efd 	.word	0x08010efd
 801030c:	08011216 	.word	0x08011216
 8010310:	1e6f      	subs	r7, r5, #1
 8010312:	f1b9 0f00 	cmp.w	r9, #0
 8010316:	d130      	bne.n	801037a <__gethex+0x326>
 8010318:	b127      	cbz	r7, 8010324 <__gethex+0x2d0>
 801031a:	4639      	mov	r1, r7
 801031c:	4620      	mov	r0, r4
 801031e:	f7fe fd10 	bl	800ed42 <__any_on>
 8010322:	4681      	mov	r9, r0
 8010324:	117a      	asrs	r2, r7, #5
 8010326:	2301      	movs	r3, #1
 8010328:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801032c:	f007 071f 	and.w	r7, r7, #31
 8010330:	40bb      	lsls	r3, r7
 8010332:	4213      	tst	r3, r2
 8010334:	4629      	mov	r1, r5
 8010336:	4620      	mov	r0, r4
 8010338:	bf18      	it	ne
 801033a:	f049 0902 	orrne.w	r9, r9, #2
 801033e:	f7ff fe21 	bl	800ff84 <rshift>
 8010342:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010346:	1b76      	subs	r6, r6, r5
 8010348:	2502      	movs	r5, #2
 801034a:	f1b9 0f00 	cmp.w	r9, #0
 801034e:	d047      	beq.n	80103e0 <__gethex+0x38c>
 8010350:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010354:	2b02      	cmp	r3, #2
 8010356:	d015      	beq.n	8010384 <__gethex+0x330>
 8010358:	2b03      	cmp	r3, #3
 801035a:	d017      	beq.n	801038c <__gethex+0x338>
 801035c:	2b01      	cmp	r3, #1
 801035e:	d109      	bne.n	8010374 <__gethex+0x320>
 8010360:	f019 0f02 	tst.w	r9, #2
 8010364:	d006      	beq.n	8010374 <__gethex+0x320>
 8010366:	f8da 3000 	ldr.w	r3, [sl]
 801036a:	ea49 0903 	orr.w	r9, r9, r3
 801036e:	f019 0f01 	tst.w	r9, #1
 8010372:	d10e      	bne.n	8010392 <__gethex+0x33e>
 8010374:	f045 0510 	orr.w	r5, r5, #16
 8010378:	e032      	b.n	80103e0 <__gethex+0x38c>
 801037a:	f04f 0901 	mov.w	r9, #1
 801037e:	e7d1      	b.n	8010324 <__gethex+0x2d0>
 8010380:	2501      	movs	r5, #1
 8010382:	e7e2      	b.n	801034a <__gethex+0x2f6>
 8010384:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010386:	f1c3 0301 	rsb	r3, r3, #1
 801038a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801038c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801038e:	2b00      	cmp	r3, #0
 8010390:	d0f0      	beq.n	8010374 <__gethex+0x320>
 8010392:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010396:	f104 0314 	add.w	r3, r4, #20
 801039a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801039e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80103a2:	f04f 0c00 	mov.w	ip, #0
 80103a6:	4618      	mov	r0, r3
 80103a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80103ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 80103b0:	d01b      	beq.n	80103ea <__gethex+0x396>
 80103b2:	3201      	adds	r2, #1
 80103b4:	6002      	str	r2, [r0, #0]
 80103b6:	2d02      	cmp	r5, #2
 80103b8:	f104 0314 	add.w	r3, r4, #20
 80103bc:	d13c      	bne.n	8010438 <__gethex+0x3e4>
 80103be:	f8d8 2000 	ldr.w	r2, [r8]
 80103c2:	3a01      	subs	r2, #1
 80103c4:	42b2      	cmp	r2, r6
 80103c6:	d109      	bne.n	80103dc <__gethex+0x388>
 80103c8:	1171      	asrs	r1, r6, #5
 80103ca:	2201      	movs	r2, #1
 80103cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80103d0:	f006 061f 	and.w	r6, r6, #31
 80103d4:	fa02 f606 	lsl.w	r6, r2, r6
 80103d8:	421e      	tst	r6, r3
 80103da:	d13a      	bne.n	8010452 <__gethex+0x3fe>
 80103dc:	f045 0520 	orr.w	r5, r5, #32
 80103e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80103e2:	601c      	str	r4, [r3, #0]
 80103e4:	9b02      	ldr	r3, [sp, #8]
 80103e6:	601f      	str	r7, [r3, #0]
 80103e8:	e6b0      	b.n	801014c <__gethex+0xf8>
 80103ea:	4299      	cmp	r1, r3
 80103ec:	f843 cc04 	str.w	ip, [r3, #-4]
 80103f0:	d8d9      	bhi.n	80103a6 <__gethex+0x352>
 80103f2:	68a3      	ldr	r3, [r4, #8]
 80103f4:	459b      	cmp	fp, r3
 80103f6:	db17      	blt.n	8010428 <__gethex+0x3d4>
 80103f8:	6861      	ldr	r1, [r4, #4]
 80103fa:	9801      	ldr	r0, [sp, #4]
 80103fc:	3101      	adds	r1, #1
 80103fe:	f7fe f80f 	bl	800e420 <_Balloc>
 8010402:	4681      	mov	r9, r0
 8010404:	b918      	cbnz	r0, 801040e <__gethex+0x3ba>
 8010406:	4b1a      	ldr	r3, [pc, #104]	@ (8010470 <__gethex+0x41c>)
 8010408:	4602      	mov	r2, r0
 801040a:	2184      	movs	r1, #132	@ 0x84
 801040c:	e6c5      	b.n	801019a <__gethex+0x146>
 801040e:	6922      	ldr	r2, [r4, #16]
 8010410:	3202      	adds	r2, #2
 8010412:	f104 010c 	add.w	r1, r4, #12
 8010416:	0092      	lsls	r2, r2, #2
 8010418:	300c      	adds	r0, #12
 801041a:	f7fd f89e 	bl	800d55a <memcpy>
 801041e:	4621      	mov	r1, r4
 8010420:	9801      	ldr	r0, [sp, #4]
 8010422:	f7fe f83d 	bl	800e4a0 <_Bfree>
 8010426:	464c      	mov	r4, r9
 8010428:	6923      	ldr	r3, [r4, #16]
 801042a:	1c5a      	adds	r2, r3, #1
 801042c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010430:	6122      	str	r2, [r4, #16]
 8010432:	2201      	movs	r2, #1
 8010434:	615a      	str	r2, [r3, #20]
 8010436:	e7be      	b.n	80103b6 <__gethex+0x362>
 8010438:	6922      	ldr	r2, [r4, #16]
 801043a:	455a      	cmp	r2, fp
 801043c:	dd0b      	ble.n	8010456 <__gethex+0x402>
 801043e:	2101      	movs	r1, #1
 8010440:	4620      	mov	r0, r4
 8010442:	f7ff fd9f 	bl	800ff84 <rshift>
 8010446:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801044a:	3701      	adds	r7, #1
 801044c:	42bb      	cmp	r3, r7
 801044e:	f6ff aee0 	blt.w	8010212 <__gethex+0x1be>
 8010452:	2501      	movs	r5, #1
 8010454:	e7c2      	b.n	80103dc <__gethex+0x388>
 8010456:	f016 061f 	ands.w	r6, r6, #31
 801045a:	d0fa      	beq.n	8010452 <__gethex+0x3fe>
 801045c:	4453      	add	r3, sl
 801045e:	f1c6 0620 	rsb	r6, r6, #32
 8010462:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010466:	f7fe f8cd 	bl	800e604 <__hi0bits>
 801046a:	42b0      	cmp	r0, r6
 801046c:	dbe7      	blt.n	801043e <__gethex+0x3ea>
 801046e:	e7f0      	b.n	8010452 <__gethex+0x3fe>
 8010470:	08010efd 	.word	0x08010efd

08010474 <L_shift>:
 8010474:	f1c2 0208 	rsb	r2, r2, #8
 8010478:	0092      	lsls	r2, r2, #2
 801047a:	b570      	push	{r4, r5, r6, lr}
 801047c:	f1c2 0620 	rsb	r6, r2, #32
 8010480:	6843      	ldr	r3, [r0, #4]
 8010482:	6804      	ldr	r4, [r0, #0]
 8010484:	fa03 f506 	lsl.w	r5, r3, r6
 8010488:	432c      	orrs	r4, r5
 801048a:	40d3      	lsrs	r3, r2
 801048c:	6004      	str	r4, [r0, #0]
 801048e:	f840 3f04 	str.w	r3, [r0, #4]!
 8010492:	4288      	cmp	r0, r1
 8010494:	d3f4      	bcc.n	8010480 <L_shift+0xc>
 8010496:	bd70      	pop	{r4, r5, r6, pc}

08010498 <__match>:
 8010498:	b530      	push	{r4, r5, lr}
 801049a:	6803      	ldr	r3, [r0, #0]
 801049c:	3301      	adds	r3, #1
 801049e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80104a2:	b914      	cbnz	r4, 80104aa <__match+0x12>
 80104a4:	6003      	str	r3, [r0, #0]
 80104a6:	2001      	movs	r0, #1
 80104a8:	bd30      	pop	{r4, r5, pc}
 80104aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80104ae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80104b2:	2d19      	cmp	r5, #25
 80104b4:	bf98      	it	ls
 80104b6:	3220      	addls	r2, #32
 80104b8:	42a2      	cmp	r2, r4
 80104ba:	d0f0      	beq.n	801049e <__match+0x6>
 80104bc:	2000      	movs	r0, #0
 80104be:	e7f3      	b.n	80104a8 <__match+0x10>

080104c0 <__hexnan>:
 80104c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104c4:	680b      	ldr	r3, [r1, #0]
 80104c6:	6801      	ldr	r1, [r0, #0]
 80104c8:	115e      	asrs	r6, r3, #5
 80104ca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80104ce:	f013 031f 	ands.w	r3, r3, #31
 80104d2:	b087      	sub	sp, #28
 80104d4:	bf18      	it	ne
 80104d6:	3604      	addne	r6, #4
 80104d8:	2500      	movs	r5, #0
 80104da:	1f37      	subs	r7, r6, #4
 80104dc:	4682      	mov	sl, r0
 80104de:	4690      	mov	r8, r2
 80104e0:	9301      	str	r3, [sp, #4]
 80104e2:	f846 5c04 	str.w	r5, [r6, #-4]
 80104e6:	46b9      	mov	r9, r7
 80104e8:	463c      	mov	r4, r7
 80104ea:	9502      	str	r5, [sp, #8]
 80104ec:	46ab      	mov	fp, r5
 80104ee:	784a      	ldrb	r2, [r1, #1]
 80104f0:	1c4b      	adds	r3, r1, #1
 80104f2:	9303      	str	r3, [sp, #12]
 80104f4:	b342      	cbz	r2, 8010548 <__hexnan+0x88>
 80104f6:	4610      	mov	r0, r2
 80104f8:	9105      	str	r1, [sp, #20]
 80104fa:	9204      	str	r2, [sp, #16]
 80104fc:	f7ff fd94 	bl	8010028 <__hexdig_fun>
 8010500:	2800      	cmp	r0, #0
 8010502:	d151      	bne.n	80105a8 <__hexnan+0xe8>
 8010504:	9a04      	ldr	r2, [sp, #16]
 8010506:	9905      	ldr	r1, [sp, #20]
 8010508:	2a20      	cmp	r2, #32
 801050a:	d818      	bhi.n	801053e <__hexnan+0x7e>
 801050c:	9b02      	ldr	r3, [sp, #8]
 801050e:	459b      	cmp	fp, r3
 8010510:	dd13      	ble.n	801053a <__hexnan+0x7a>
 8010512:	454c      	cmp	r4, r9
 8010514:	d206      	bcs.n	8010524 <__hexnan+0x64>
 8010516:	2d07      	cmp	r5, #7
 8010518:	dc04      	bgt.n	8010524 <__hexnan+0x64>
 801051a:	462a      	mov	r2, r5
 801051c:	4649      	mov	r1, r9
 801051e:	4620      	mov	r0, r4
 8010520:	f7ff ffa8 	bl	8010474 <L_shift>
 8010524:	4544      	cmp	r4, r8
 8010526:	d952      	bls.n	80105ce <__hexnan+0x10e>
 8010528:	2300      	movs	r3, #0
 801052a:	f1a4 0904 	sub.w	r9, r4, #4
 801052e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010532:	f8cd b008 	str.w	fp, [sp, #8]
 8010536:	464c      	mov	r4, r9
 8010538:	461d      	mov	r5, r3
 801053a:	9903      	ldr	r1, [sp, #12]
 801053c:	e7d7      	b.n	80104ee <__hexnan+0x2e>
 801053e:	2a29      	cmp	r2, #41	@ 0x29
 8010540:	d157      	bne.n	80105f2 <__hexnan+0x132>
 8010542:	3102      	adds	r1, #2
 8010544:	f8ca 1000 	str.w	r1, [sl]
 8010548:	f1bb 0f00 	cmp.w	fp, #0
 801054c:	d051      	beq.n	80105f2 <__hexnan+0x132>
 801054e:	454c      	cmp	r4, r9
 8010550:	d206      	bcs.n	8010560 <__hexnan+0xa0>
 8010552:	2d07      	cmp	r5, #7
 8010554:	dc04      	bgt.n	8010560 <__hexnan+0xa0>
 8010556:	462a      	mov	r2, r5
 8010558:	4649      	mov	r1, r9
 801055a:	4620      	mov	r0, r4
 801055c:	f7ff ff8a 	bl	8010474 <L_shift>
 8010560:	4544      	cmp	r4, r8
 8010562:	d936      	bls.n	80105d2 <__hexnan+0x112>
 8010564:	f1a8 0204 	sub.w	r2, r8, #4
 8010568:	4623      	mov	r3, r4
 801056a:	f853 1b04 	ldr.w	r1, [r3], #4
 801056e:	f842 1f04 	str.w	r1, [r2, #4]!
 8010572:	429f      	cmp	r7, r3
 8010574:	d2f9      	bcs.n	801056a <__hexnan+0xaa>
 8010576:	1b3b      	subs	r3, r7, r4
 8010578:	f023 0303 	bic.w	r3, r3, #3
 801057c:	3304      	adds	r3, #4
 801057e:	3401      	adds	r4, #1
 8010580:	3e03      	subs	r6, #3
 8010582:	42b4      	cmp	r4, r6
 8010584:	bf88      	it	hi
 8010586:	2304      	movhi	r3, #4
 8010588:	4443      	add	r3, r8
 801058a:	2200      	movs	r2, #0
 801058c:	f843 2b04 	str.w	r2, [r3], #4
 8010590:	429f      	cmp	r7, r3
 8010592:	d2fb      	bcs.n	801058c <__hexnan+0xcc>
 8010594:	683b      	ldr	r3, [r7, #0]
 8010596:	b91b      	cbnz	r3, 80105a0 <__hexnan+0xe0>
 8010598:	4547      	cmp	r7, r8
 801059a:	d128      	bne.n	80105ee <__hexnan+0x12e>
 801059c:	2301      	movs	r3, #1
 801059e:	603b      	str	r3, [r7, #0]
 80105a0:	2005      	movs	r0, #5
 80105a2:	b007      	add	sp, #28
 80105a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105a8:	3501      	adds	r5, #1
 80105aa:	2d08      	cmp	r5, #8
 80105ac:	f10b 0b01 	add.w	fp, fp, #1
 80105b0:	dd06      	ble.n	80105c0 <__hexnan+0x100>
 80105b2:	4544      	cmp	r4, r8
 80105b4:	d9c1      	bls.n	801053a <__hexnan+0x7a>
 80105b6:	2300      	movs	r3, #0
 80105b8:	f844 3c04 	str.w	r3, [r4, #-4]
 80105bc:	2501      	movs	r5, #1
 80105be:	3c04      	subs	r4, #4
 80105c0:	6822      	ldr	r2, [r4, #0]
 80105c2:	f000 000f 	and.w	r0, r0, #15
 80105c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80105ca:	6020      	str	r0, [r4, #0]
 80105cc:	e7b5      	b.n	801053a <__hexnan+0x7a>
 80105ce:	2508      	movs	r5, #8
 80105d0:	e7b3      	b.n	801053a <__hexnan+0x7a>
 80105d2:	9b01      	ldr	r3, [sp, #4]
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d0dd      	beq.n	8010594 <__hexnan+0xd4>
 80105d8:	f1c3 0320 	rsb	r3, r3, #32
 80105dc:	f04f 32ff 	mov.w	r2, #4294967295
 80105e0:	40da      	lsrs	r2, r3
 80105e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80105e6:	4013      	ands	r3, r2
 80105e8:	f846 3c04 	str.w	r3, [r6, #-4]
 80105ec:	e7d2      	b.n	8010594 <__hexnan+0xd4>
 80105ee:	3f04      	subs	r7, #4
 80105f0:	e7d0      	b.n	8010594 <__hexnan+0xd4>
 80105f2:	2004      	movs	r0, #4
 80105f4:	e7d5      	b.n	80105a2 <__hexnan+0xe2>

080105f6 <__ascii_mbtowc>:
 80105f6:	b082      	sub	sp, #8
 80105f8:	b901      	cbnz	r1, 80105fc <__ascii_mbtowc+0x6>
 80105fa:	a901      	add	r1, sp, #4
 80105fc:	b142      	cbz	r2, 8010610 <__ascii_mbtowc+0x1a>
 80105fe:	b14b      	cbz	r3, 8010614 <__ascii_mbtowc+0x1e>
 8010600:	7813      	ldrb	r3, [r2, #0]
 8010602:	600b      	str	r3, [r1, #0]
 8010604:	7812      	ldrb	r2, [r2, #0]
 8010606:	1e10      	subs	r0, r2, #0
 8010608:	bf18      	it	ne
 801060a:	2001      	movne	r0, #1
 801060c:	b002      	add	sp, #8
 801060e:	4770      	bx	lr
 8010610:	4610      	mov	r0, r2
 8010612:	e7fb      	b.n	801060c <__ascii_mbtowc+0x16>
 8010614:	f06f 0001 	mvn.w	r0, #1
 8010618:	e7f8      	b.n	801060c <__ascii_mbtowc+0x16>

0801061a <_realloc_r>:
 801061a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801061e:	4680      	mov	r8, r0
 8010620:	4615      	mov	r5, r2
 8010622:	460c      	mov	r4, r1
 8010624:	b921      	cbnz	r1, 8010630 <_realloc_r+0x16>
 8010626:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801062a:	4611      	mov	r1, r2
 801062c:	f7fd be6c 	b.w	800e308 <_malloc_r>
 8010630:	b92a      	cbnz	r2, 801063e <_realloc_r+0x24>
 8010632:	f7fd fdf5 	bl	800e220 <_free_r>
 8010636:	2400      	movs	r4, #0
 8010638:	4620      	mov	r0, r4
 801063a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801063e:	f000 f840 	bl	80106c2 <_malloc_usable_size_r>
 8010642:	4285      	cmp	r5, r0
 8010644:	4606      	mov	r6, r0
 8010646:	d802      	bhi.n	801064e <_realloc_r+0x34>
 8010648:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801064c:	d8f4      	bhi.n	8010638 <_realloc_r+0x1e>
 801064e:	4629      	mov	r1, r5
 8010650:	4640      	mov	r0, r8
 8010652:	f7fd fe59 	bl	800e308 <_malloc_r>
 8010656:	4607      	mov	r7, r0
 8010658:	2800      	cmp	r0, #0
 801065a:	d0ec      	beq.n	8010636 <_realloc_r+0x1c>
 801065c:	42b5      	cmp	r5, r6
 801065e:	462a      	mov	r2, r5
 8010660:	4621      	mov	r1, r4
 8010662:	bf28      	it	cs
 8010664:	4632      	movcs	r2, r6
 8010666:	f7fc ff78 	bl	800d55a <memcpy>
 801066a:	4621      	mov	r1, r4
 801066c:	4640      	mov	r0, r8
 801066e:	f7fd fdd7 	bl	800e220 <_free_r>
 8010672:	463c      	mov	r4, r7
 8010674:	e7e0      	b.n	8010638 <_realloc_r+0x1e>

08010676 <__ascii_wctomb>:
 8010676:	4603      	mov	r3, r0
 8010678:	4608      	mov	r0, r1
 801067a:	b141      	cbz	r1, 801068e <__ascii_wctomb+0x18>
 801067c:	2aff      	cmp	r2, #255	@ 0xff
 801067e:	d904      	bls.n	801068a <__ascii_wctomb+0x14>
 8010680:	228a      	movs	r2, #138	@ 0x8a
 8010682:	601a      	str	r2, [r3, #0]
 8010684:	f04f 30ff 	mov.w	r0, #4294967295
 8010688:	4770      	bx	lr
 801068a:	700a      	strb	r2, [r1, #0]
 801068c:	2001      	movs	r0, #1
 801068e:	4770      	bx	lr

08010690 <fiprintf>:
 8010690:	b40e      	push	{r1, r2, r3}
 8010692:	b503      	push	{r0, r1, lr}
 8010694:	4601      	mov	r1, r0
 8010696:	ab03      	add	r3, sp, #12
 8010698:	4805      	ldr	r0, [pc, #20]	@ (80106b0 <fiprintf+0x20>)
 801069a:	f853 2b04 	ldr.w	r2, [r3], #4
 801069e:	6800      	ldr	r0, [r0, #0]
 80106a0:	9301      	str	r3, [sp, #4]
 80106a2:	f000 f83f 	bl	8010724 <_vfiprintf_r>
 80106a6:	b002      	add	sp, #8
 80106a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80106ac:	b003      	add	sp, #12
 80106ae:	4770      	bx	lr
 80106b0:	2000010c 	.word	0x2000010c

080106b4 <abort>:
 80106b4:	b508      	push	{r3, lr}
 80106b6:	2006      	movs	r0, #6
 80106b8:	f000 fa08 	bl	8010acc <raise>
 80106bc:	2001      	movs	r0, #1
 80106be:	f7f2 fcd1 	bl	8003064 <_exit>

080106c2 <_malloc_usable_size_r>:
 80106c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80106c6:	1f18      	subs	r0, r3, #4
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	bfbc      	itt	lt
 80106cc:	580b      	ldrlt	r3, [r1, r0]
 80106ce:	18c0      	addlt	r0, r0, r3
 80106d0:	4770      	bx	lr

080106d2 <__sfputc_r>:
 80106d2:	6893      	ldr	r3, [r2, #8]
 80106d4:	3b01      	subs	r3, #1
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	b410      	push	{r4}
 80106da:	6093      	str	r3, [r2, #8]
 80106dc:	da08      	bge.n	80106f0 <__sfputc_r+0x1e>
 80106de:	6994      	ldr	r4, [r2, #24]
 80106e0:	42a3      	cmp	r3, r4
 80106e2:	db01      	blt.n	80106e8 <__sfputc_r+0x16>
 80106e4:	290a      	cmp	r1, #10
 80106e6:	d103      	bne.n	80106f0 <__sfputc_r+0x1e>
 80106e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80106ec:	f000 b932 	b.w	8010954 <__swbuf_r>
 80106f0:	6813      	ldr	r3, [r2, #0]
 80106f2:	1c58      	adds	r0, r3, #1
 80106f4:	6010      	str	r0, [r2, #0]
 80106f6:	7019      	strb	r1, [r3, #0]
 80106f8:	4608      	mov	r0, r1
 80106fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80106fe:	4770      	bx	lr

08010700 <__sfputs_r>:
 8010700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010702:	4606      	mov	r6, r0
 8010704:	460f      	mov	r7, r1
 8010706:	4614      	mov	r4, r2
 8010708:	18d5      	adds	r5, r2, r3
 801070a:	42ac      	cmp	r4, r5
 801070c:	d101      	bne.n	8010712 <__sfputs_r+0x12>
 801070e:	2000      	movs	r0, #0
 8010710:	e007      	b.n	8010722 <__sfputs_r+0x22>
 8010712:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010716:	463a      	mov	r2, r7
 8010718:	4630      	mov	r0, r6
 801071a:	f7ff ffda 	bl	80106d2 <__sfputc_r>
 801071e:	1c43      	adds	r3, r0, #1
 8010720:	d1f3      	bne.n	801070a <__sfputs_r+0xa>
 8010722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010724 <_vfiprintf_r>:
 8010724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010728:	460d      	mov	r5, r1
 801072a:	b09d      	sub	sp, #116	@ 0x74
 801072c:	4614      	mov	r4, r2
 801072e:	4698      	mov	r8, r3
 8010730:	4606      	mov	r6, r0
 8010732:	b118      	cbz	r0, 801073c <_vfiprintf_r+0x18>
 8010734:	6a03      	ldr	r3, [r0, #32]
 8010736:	b90b      	cbnz	r3, 801073c <_vfiprintf_r+0x18>
 8010738:	f7fc fdf6 	bl	800d328 <__sinit>
 801073c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801073e:	07d9      	lsls	r1, r3, #31
 8010740:	d405      	bmi.n	801074e <_vfiprintf_r+0x2a>
 8010742:	89ab      	ldrh	r3, [r5, #12]
 8010744:	059a      	lsls	r2, r3, #22
 8010746:	d402      	bmi.n	801074e <_vfiprintf_r+0x2a>
 8010748:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801074a:	f7fc ff04 	bl	800d556 <__retarget_lock_acquire_recursive>
 801074e:	89ab      	ldrh	r3, [r5, #12]
 8010750:	071b      	lsls	r3, r3, #28
 8010752:	d501      	bpl.n	8010758 <_vfiprintf_r+0x34>
 8010754:	692b      	ldr	r3, [r5, #16]
 8010756:	b99b      	cbnz	r3, 8010780 <_vfiprintf_r+0x5c>
 8010758:	4629      	mov	r1, r5
 801075a:	4630      	mov	r0, r6
 801075c:	f000 f938 	bl	80109d0 <__swsetup_r>
 8010760:	b170      	cbz	r0, 8010780 <_vfiprintf_r+0x5c>
 8010762:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010764:	07dc      	lsls	r4, r3, #31
 8010766:	d504      	bpl.n	8010772 <_vfiprintf_r+0x4e>
 8010768:	f04f 30ff 	mov.w	r0, #4294967295
 801076c:	b01d      	add	sp, #116	@ 0x74
 801076e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010772:	89ab      	ldrh	r3, [r5, #12]
 8010774:	0598      	lsls	r0, r3, #22
 8010776:	d4f7      	bmi.n	8010768 <_vfiprintf_r+0x44>
 8010778:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801077a:	f7fc feed 	bl	800d558 <__retarget_lock_release_recursive>
 801077e:	e7f3      	b.n	8010768 <_vfiprintf_r+0x44>
 8010780:	2300      	movs	r3, #0
 8010782:	9309      	str	r3, [sp, #36]	@ 0x24
 8010784:	2320      	movs	r3, #32
 8010786:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801078a:	f8cd 800c 	str.w	r8, [sp, #12]
 801078e:	2330      	movs	r3, #48	@ 0x30
 8010790:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010940 <_vfiprintf_r+0x21c>
 8010794:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010798:	f04f 0901 	mov.w	r9, #1
 801079c:	4623      	mov	r3, r4
 801079e:	469a      	mov	sl, r3
 80107a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80107a4:	b10a      	cbz	r2, 80107aa <_vfiprintf_r+0x86>
 80107a6:	2a25      	cmp	r2, #37	@ 0x25
 80107a8:	d1f9      	bne.n	801079e <_vfiprintf_r+0x7a>
 80107aa:	ebba 0b04 	subs.w	fp, sl, r4
 80107ae:	d00b      	beq.n	80107c8 <_vfiprintf_r+0xa4>
 80107b0:	465b      	mov	r3, fp
 80107b2:	4622      	mov	r2, r4
 80107b4:	4629      	mov	r1, r5
 80107b6:	4630      	mov	r0, r6
 80107b8:	f7ff ffa2 	bl	8010700 <__sfputs_r>
 80107bc:	3001      	adds	r0, #1
 80107be:	f000 80a7 	beq.w	8010910 <_vfiprintf_r+0x1ec>
 80107c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80107c4:	445a      	add	r2, fp
 80107c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80107c8:	f89a 3000 	ldrb.w	r3, [sl]
 80107cc:	2b00      	cmp	r3, #0
 80107ce:	f000 809f 	beq.w	8010910 <_vfiprintf_r+0x1ec>
 80107d2:	2300      	movs	r3, #0
 80107d4:	f04f 32ff 	mov.w	r2, #4294967295
 80107d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80107dc:	f10a 0a01 	add.w	sl, sl, #1
 80107e0:	9304      	str	r3, [sp, #16]
 80107e2:	9307      	str	r3, [sp, #28]
 80107e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80107e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80107ea:	4654      	mov	r4, sl
 80107ec:	2205      	movs	r2, #5
 80107ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107f2:	4853      	ldr	r0, [pc, #332]	@ (8010940 <_vfiprintf_r+0x21c>)
 80107f4:	f7ef fcf4 	bl	80001e0 <memchr>
 80107f8:	9a04      	ldr	r2, [sp, #16]
 80107fa:	b9d8      	cbnz	r0, 8010834 <_vfiprintf_r+0x110>
 80107fc:	06d1      	lsls	r1, r2, #27
 80107fe:	bf44      	itt	mi
 8010800:	2320      	movmi	r3, #32
 8010802:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010806:	0713      	lsls	r3, r2, #28
 8010808:	bf44      	itt	mi
 801080a:	232b      	movmi	r3, #43	@ 0x2b
 801080c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010810:	f89a 3000 	ldrb.w	r3, [sl]
 8010814:	2b2a      	cmp	r3, #42	@ 0x2a
 8010816:	d015      	beq.n	8010844 <_vfiprintf_r+0x120>
 8010818:	9a07      	ldr	r2, [sp, #28]
 801081a:	4654      	mov	r4, sl
 801081c:	2000      	movs	r0, #0
 801081e:	f04f 0c0a 	mov.w	ip, #10
 8010822:	4621      	mov	r1, r4
 8010824:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010828:	3b30      	subs	r3, #48	@ 0x30
 801082a:	2b09      	cmp	r3, #9
 801082c:	d94b      	bls.n	80108c6 <_vfiprintf_r+0x1a2>
 801082e:	b1b0      	cbz	r0, 801085e <_vfiprintf_r+0x13a>
 8010830:	9207      	str	r2, [sp, #28]
 8010832:	e014      	b.n	801085e <_vfiprintf_r+0x13a>
 8010834:	eba0 0308 	sub.w	r3, r0, r8
 8010838:	fa09 f303 	lsl.w	r3, r9, r3
 801083c:	4313      	orrs	r3, r2
 801083e:	9304      	str	r3, [sp, #16]
 8010840:	46a2      	mov	sl, r4
 8010842:	e7d2      	b.n	80107ea <_vfiprintf_r+0xc6>
 8010844:	9b03      	ldr	r3, [sp, #12]
 8010846:	1d19      	adds	r1, r3, #4
 8010848:	681b      	ldr	r3, [r3, #0]
 801084a:	9103      	str	r1, [sp, #12]
 801084c:	2b00      	cmp	r3, #0
 801084e:	bfbb      	ittet	lt
 8010850:	425b      	neglt	r3, r3
 8010852:	f042 0202 	orrlt.w	r2, r2, #2
 8010856:	9307      	strge	r3, [sp, #28]
 8010858:	9307      	strlt	r3, [sp, #28]
 801085a:	bfb8      	it	lt
 801085c:	9204      	strlt	r2, [sp, #16]
 801085e:	7823      	ldrb	r3, [r4, #0]
 8010860:	2b2e      	cmp	r3, #46	@ 0x2e
 8010862:	d10a      	bne.n	801087a <_vfiprintf_r+0x156>
 8010864:	7863      	ldrb	r3, [r4, #1]
 8010866:	2b2a      	cmp	r3, #42	@ 0x2a
 8010868:	d132      	bne.n	80108d0 <_vfiprintf_r+0x1ac>
 801086a:	9b03      	ldr	r3, [sp, #12]
 801086c:	1d1a      	adds	r2, r3, #4
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	9203      	str	r2, [sp, #12]
 8010872:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010876:	3402      	adds	r4, #2
 8010878:	9305      	str	r3, [sp, #20]
 801087a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010950 <_vfiprintf_r+0x22c>
 801087e:	7821      	ldrb	r1, [r4, #0]
 8010880:	2203      	movs	r2, #3
 8010882:	4650      	mov	r0, sl
 8010884:	f7ef fcac 	bl	80001e0 <memchr>
 8010888:	b138      	cbz	r0, 801089a <_vfiprintf_r+0x176>
 801088a:	9b04      	ldr	r3, [sp, #16]
 801088c:	eba0 000a 	sub.w	r0, r0, sl
 8010890:	2240      	movs	r2, #64	@ 0x40
 8010892:	4082      	lsls	r2, r0
 8010894:	4313      	orrs	r3, r2
 8010896:	3401      	adds	r4, #1
 8010898:	9304      	str	r3, [sp, #16]
 801089a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801089e:	4829      	ldr	r0, [pc, #164]	@ (8010944 <_vfiprintf_r+0x220>)
 80108a0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80108a4:	2206      	movs	r2, #6
 80108a6:	f7ef fc9b 	bl	80001e0 <memchr>
 80108aa:	2800      	cmp	r0, #0
 80108ac:	d03f      	beq.n	801092e <_vfiprintf_r+0x20a>
 80108ae:	4b26      	ldr	r3, [pc, #152]	@ (8010948 <_vfiprintf_r+0x224>)
 80108b0:	bb1b      	cbnz	r3, 80108fa <_vfiprintf_r+0x1d6>
 80108b2:	9b03      	ldr	r3, [sp, #12]
 80108b4:	3307      	adds	r3, #7
 80108b6:	f023 0307 	bic.w	r3, r3, #7
 80108ba:	3308      	adds	r3, #8
 80108bc:	9303      	str	r3, [sp, #12]
 80108be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108c0:	443b      	add	r3, r7
 80108c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80108c4:	e76a      	b.n	801079c <_vfiprintf_r+0x78>
 80108c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80108ca:	460c      	mov	r4, r1
 80108cc:	2001      	movs	r0, #1
 80108ce:	e7a8      	b.n	8010822 <_vfiprintf_r+0xfe>
 80108d0:	2300      	movs	r3, #0
 80108d2:	3401      	adds	r4, #1
 80108d4:	9305      	str	r3, [sp, #20]
 80108d6:	4619      	mov	r1, r3
 80108d8:	f04f 0c0a 	mov.w	ip, #10
 80108dc:	4620      	mov	r0, r4
 80108de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80108e2:	3a30      	subs	r2, #48	@ 0x30
 80108e4:	2a09      	cmp	r2, #9
 80108e6:	d903      	bls.n	80108f0 <_vfiprintf_r+0x1cc>
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d0c6      	beq.n	801087a <_vfiprintf_r+0x156>
 80108ec:	9105      	str	r1, [sp, #20]
 80108ee:	e7c4      	b.n	801087a <_vfiprintf_r+0x156>
 80108f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80108f4:	4604      	mov	r4, r0
 80108f6:	2301      	movs	r3, #1
 80108f8:	e7f0      	b.n	80108dc <_vfiprintf_r+0x1b8>
 80108fa:	ab03      	add	r3, sp, #12
 80108fc:	9300      	str	r3, [sp, #0]
 80108fe:	462a      	mov	r2, r5
 8010900:	4b12      	ldr	r3, [pc, #72]	@ (801094c <_vfiprintf_r+0x228>)
 8010902:	a904      	add	r1, sp, #16
 8010904:	4630      	mov	r0, r6
 8010906:	f7fb feb7 	bl	800c678 <_printf_float>
 801090a:	4607      	mov	r7, r0
 801090c:	1c78      	adds	r0, r7, #1
 801090e:	d1d6      	bne.n	80108be <_vfiprintf_r+0x19a>
 8010910:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010912:	07d9      	lsls	r1, r3, #31
 8010914:	d405      	bmi.n	8010922 <_vfiprintf_r+0x1fe>
 8010916:	89ab      	ldrh	r3, [r5, #12]
 8010918:	059a      	lsls	r2, r3, #22
 801091a:	d402      	bmi.n	8010922 <_vfiprintf_r+0x1fe>
 801091c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801091e:	f7fc fe1b 	bl	800d558 <__retarget_lock_release_recursive>
 8010922:	89ab      	ldrh	r3, [r5, #12]
 8010924:	065b      	lsls	r3, r3, #25
 8010926:	f53f af1f 	bmi.w	8010768 <_vfiprintf_r+0x44>
 801092a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801092c:	e71e      	b.n	801076c <_vfiprintf_r+0x48>
 801092e:	ab03      	add	r3, sp, #12
 8010930:	9300      	str	r3, [sp, #0]
 8010932:	462a      	mov	r2, r5
 8010934:	4b05      	ldr	r3, [pc, #20]	@ (801094c <_vfiprintf_r+0x228>)
 8010936:	a904      	add	r1, sp, #16
 8010938:	4630      	mov	r0, r6
 801093a:	f7fc f935 	bl	800cba8 <_printf_i>
 801093e:	e7e4      	b.n	801090a <_vfiprintf_r+0x1e6>
 8010940:	080111c1 	.word	0x080111c1
 8010944:	080111cb 	.word	0x080111cb
 8010948:	0800c679 	.word	0x0800c679
 801094c:	08010701 	.word	0x08010701
 8010950:	080111c7 	.word	0x080111c7

08010954 <__swbuf_r>:
 8010954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010956:	460e      	mov	r6, r1
 8010958:	4614      	mov	r4, r2
 801095a:	4605      	mov	r5, r0
 801095c:	b118      	cbz	r0, 8010966 <__swbuf_r+0x12>
 801095e:	6a03      	ldr	r3, [r0, #32]
 8010960:	b90b      	cbnz	r3, 8010966 <__swbuf_r+0x12>
 8010962:	f7fc fce1 	bl	800d328 <__sinit>
 8010966:	69a3      	ldr	r3, [r4, #24]
 8010968:	60a3      	str	r3, [r4, #8]
 801096a:	89a3      	ldrh	r3, [r4, #12]
 801096c:	071a      	lsls	r2, r3, #28
 801096e:	d501      	bpl.n	8010974 <__swbuf_r+0x20>
 8010970:	6923      	ldr	r3, [r4, #16]
 8010972:	b943      	cbnz	r3, 8010986 <__swbuf_r+0x32>
 8010974:	4621      	mov	r1, r4
 8010976:	4628      	mov	r0, r5
 8010978:	f000 f82a 	bl	80109d0 <__swsetup_r>
 801097c:	b118      	cbz	r0, 8010986 <__swbuf_r+0x32>
 801097e:	f04f 37ff 	mov.w	r7, #4294967295
 8010982:	4638      	mov	r0, r7
 8010984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010986:	6823      	ldr	r3, [r4, #0]
 8010988:	6922      	ldr	r2, [r4, #16]
 801098a:	1a98      	subs	r0, r3, r2
 801098c:	6963      	ldr	r3, [r4, #20]
 801098e:	b2f6      	uxtb	r6, r6
 8010990:	4283      	cmp	r3, r0
 8010992:	4637      	mov	r7, r6
 8010994:	dc05      	bgt.n	80109a2 <__swbuf_r+0x4e>
 8010996:	4621      	mov	r1, r4
 8010998:	4628      	mov	r0, r5
 801099a:	f7ff fa53 	bl	800fe44 <_fflush_r>
 801099e:	2800      	cmp	r0, #0
 80109a0:	d1ed      	bne.n	801097e <__swbuf_r+0x2a>
 80109a2:	68a3      	ldr	r3, [r4, #8]
 80109a4:	3b01      	subs	r3, #1
 80109a6:	60a3      	str	r3, [r4, #8]
 80109a8:	6823      	ldr	r3, [r4, #0]
 80109aa:	1c5a      	adds	r2, r3, #1
 80109ac:	6022      	str	r2, [r4, #0]
 80109ae:	701e      	strb	r6, [r3, #0]
 80109b0:	6962      	ldr	r2, [r4, #20]
 80109b2:	1c43      	adds	r3, r0, #1
 80109b4:	429a      	cmp	r2, r3
 80109b6:	d004      	beq.n	80109c2 <__swbuf_r+0x6e>
 80109b8:	89a3      	ldrh	r3, [r4, #12]
 80109ba:	07db      	lsls	r3, r3, #31
 80109bc:	d5e1      	bpl.n	8010982 <__swbuf_r+0x2e>
 80109be:	2e0a      	cmp	r6, #10
 80109c0:	d1df      	bne.n	8010982 <__swbuf_r+0x2e>
 80109c2:	4621      	mov	r1, r4
 80109c4:	4628      	mov	r0, r5
 80109c6:	f7ff fa3d 	bl	800fe44 <_fflush_r>
 80109ca:	2800      	cmp	r0, #0
 80109cc:	d0d9      	beq.n	8010982 <__swbuf_r+0x2e>
 80109ce:	e7d6      	b.n	801097e <__swbuf_r+0x2a>

080109d0 <__swsetup_r>:
 80109d0:	b538      	push	{r3, r4, r5, lr}
 80109d2:	4b29      	ldr	r3, [pc, #164]	@ (8010a78 <__swsetup_r+0xa8>)
 80109d4:	4605      	mov	r5, r0
 80109d6:	6818      	ldr	r0, [r3, #0]
 80109d8:	460c      	mov	r4, r1
 80109da:	b118      	cbz	r0, 80109e4 <__swsetup_r+0x14>
 80109dc:	6a03      	ldr	r3, [r0, #32]
 80109de:	b90b      	cbnz	r3, 80109e4 <__swsetup_r+0x14>
 80109e0:	f7fc fca2 	bl	800d328 <__sinit>
 80109e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109e8:	0719      	lsls	r1, r3, #28
 80109ea:	d422      	bmi.n	8010a32 <__swsetup_r+0x62>
 80109ec:	06da      	lsls	r2, r3, #27
 80109ee:	d407      	bmi.n	8010a00 <__swsetup_r+0x30>
 80109f0:	2209      	movs	r2, #9
 80109f2:	602a      	str	r2, [r5, #0]
 80109f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80109f8:	81a3      	strh	r3, [r4, #12]
 80109fa:	f04f 30ff 	mov.w	r0, #4294967295
 80109fe:	e033      	b.n	8010a68 <__swsetup_r+0x98>
 8010a00:	0758      	lsls	r0, r3, #29
 8010a02:	d512      	bpl.n	8010a2a <__swsetup_r+0x5a>
 8010a04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010a06:	b141      	cbz	r1, 8010a1a <__swsetup_r+0x4a>
 8010a08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010a0c:	4299      	cmp	r1, r3
 8010a0e:	d002      	beq.n	8010a16 <__swsetup_r+0x46>
 8010a10:	4628      	mov	r0, r5
 8010a12:	f7fd fc05 	bl	800e220 <_free_r>
 8010a16:	2300      	movs	r3, #0
 8010a18:	6363      	str	r3, [r4, #52]	@ 0x34
 8010a1a:	89a3      	ldrh	r3, [r4, #12]
 8010a1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010a20:	81a3      	strh	r3, [r4, #12]
 8010a22:	2300      	movs	r3, #0
 8010a24:	6063      	str	r3, [r4, #4]
 8010a26:	6923      	ldr	r3, [r4, #16]
 8010a28:	6023      	str	r3, [r4, #0]
 8010a2a:	89a3      	ldrh	r3, [r4, #12]
 8010a2c:	f043 0308 	orr.w	r3, r3, #8
 8010a30:	81a3      	strh	r3, [r4, #12]
 8010a32:	6923      	ldr	r3, [r4, #16]
 8010a34:	b94b      	cbnz	r3, 8010a4a <__swsetup_r+0x7a>
 8010a36:	89a3      	ldrh	r3, [r4, #12]
 8010a38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010a3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010a40:	d003      	beq.n	8010a4a <__swsetup_r+0x7a>
 8010a42:	4621      	mov	r1, r4
 8010a44:	4628      	mov	r0, r5
 8010a46:	f000 f883 	bl	8010b50 <__smakebuf_r>
 8010a4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a4e:	f013 0201 	ands.w	r2, r3, #1
 8010a52:	d00a      	beq.n	8010a6a <__swsetup_r+0x9a>
 8010a54:	2200      	movs	r2, #0
 8010a56:	60a2      	str	r2, [r4, #8]
 8010a58:	6962      	ldr	r2, [r4, #20]
 8010a5a:	4252      	negs	r2, r2
 8010a5c:	61a2      	str	r2, [r4, #24]
 8010a5e:	6922      	ldr	r2, [r4, #16]
 8010a60:	b942      	cbnz	r2, 8010a74 <__swsetup_r+0xa4>
 8010a62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010a66:	d1c5      	bne.n	80109f4 <__swsetup_r+0x24>
 8010a68:	bd38      	pop	{r3, r4, r5, pc}
 8010a6a:	0799      	lsls	r1, r3, #30
 8010a6c:	bf58      	it	pl
 8010a6e:	6962      	ldrpl	r2, [r4, #20]
 8010a70:	60a2      	str	r2, [r4, #8]
 8010a72:	e7f4      	b.n	8010a5e <__swsetup_r+0x8e>
 8010a74:	2000      	movs	r0, #0
 8010a76:	e7f7      	b.n	8010a68 <__swsetup_r+0x98>
 8010a78:	2000010c 	.word	0x2000010c

08010a7c <_raise_r>:
 8010a7c:	291f      	cmp	r1, #31
 8010a7e:	b538      	push	{r3, r4, r5, lr}
 8010a80:	4605      	mov	r5, r0
 8010a82:	460c      	mov	r4, r1
 8010a84:	d904      	bls.n	8010a90 <_raise_r+0x14>
 8010a86:	2316      	movs	r3, #22
 8010a88:	6003      	str	r3, [r0, #0]
 8010a8a:	f04f 30ff 	mov.w	r0, #4294967295
 8010a8e:	bd38      	pop	{r3, r4, r5, pc}
 8010a90:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010a92:	b112      	cbz	r2, 8010a9a <_raise_r+0x1e>
 8010a94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010a98:	b94b      	cbnz	r3, 8010aae <_raise_r+0x32>
 8010a9a:	4628      	mov	r0, r5
 8010a9c:	f000 f830 	bl	8010b00 <_getpid_r>
 8010aa0:	4622      	mov	r2, r4
 8010aa2:	4601      	mov	r1, r0
 8010aa4:	4628      	mov	r0, r5
 8010aa6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010aaa:	f000 b817 	b.w	8010adc <_kill_r>
 8010aae:	2b01      	cmp	r3, #1
 8010ab0:	d00a      	beq.n	8010ac8 <_raise_r+0x4c>
 8010ab2:	1c59      	adds	r1, r3, #1
 8010ab4:	d103      	bne.n	8010abe <_raise_r+0x42>
 8010ab6:	2316      	movs	r3, #22
 8010ab8:	6003      	str	r3, [r0, #0]
 8010aba:	2001      	movs	r0, #1
 8010abc:	e7e7      	b.n	8010a8e <_raise_r+0x12>
 8010abe:	2100      	movs	r1, #0
 8010ac0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010ac4:	4620      	mov	r0, r4
 8010ac6:	4798      	blx	r3
 8010ac8:	2000      	movs	r0, #0
 8010aca:	e7e0      	b.n	8010a8e <_raise_r+0x12>

08010acc <raise>:
 8010acc:	4b02      	ldr	r3, [pc, #8]	@ (8010ad8 <raise+0xc>)
 8010ace:	4601      	mov	r1, r0
 8010ad0:	6818      	ldr	r0, [r3, #0]
 8010ad2:	f7ff bfd3 	b.w	8010a7c <_raise_r>
 8010ad6:	bf00      	nop
 8010ad8:	2000010c 	.word	0x2000010c

08010adc <_kill_r>:
 8010adc:	b538      	push	{r3, r4, r5, lr}
 8010ade:	4d07      	ldr	r5, [pc, #28]	@ (8010afc <_kill_r+0x20>)
 8010ae0:	2300      	movs	r3, #0
 8010ae2:	4604      	mov	r4, r0
 8010ae4:	4608      	mov	r0, r1
 8010ae6:	4611      	mov	r1, r2
 8010ae8:	602b      	str	r3, [r5, #0]
 8010aea:	f7f2 faab 	bl	8003044 <_kill>
 8010aee:	1c43      	adds	r3, r0, #1
 8010af0:	d102      	bne.n	8010af8 <_kill_r+0x1c>
 8010af2:	682b      	ldr	r3, [r5, #0]
 8010af4:	b103      	cbz	r3, 8010af8 <_kill_r+0x1c>
 8010af6:	6023      	str	r3, [r4, #0]
 8010af8:	bd38      	pop	{r3, r4, r5, pc}
 8010afa:	bf00      	nop
 8010afc:	20006b90 	.word	0x20006b90

08010b00 <_getpid_r>:
 8010b00:	f7f2 ba98 	b.w	8003034 <_getpid>

08010b04 <__swhatbuf_r>:
 8010b04:	b570      	push	{r4, r5, r6, lr}
 8010b06:	460c      	mov	r4, r1
 8010b08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b0c:	2900      	cmp	r1, #0
 8010b0e:	b096      	sub	sp, #88	@ 0x58
 8010b10:	4615      	mov	r5, r2
 8010b12:	461e      	mov	r6, r3
 8010b14:	da0d      	bge.n	8010b32 <__swhatbuf_r+0x2e>
 8010b16:	89a3      	ldrh	r3, [r4, #12]
 8010b18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010b1c:	f04f 0100 	mov.w	r1, #0
 8010b20:	bf14      	ite	ne
 8010b22:	2340      	movne	r3, #64	@ 0x40
 8010b24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010b28:	2000      	movs	r0, #0
 8010b2a:	6031      	str	r1, [r6, #0]
 8010b2c:	602b      	str	r3, [r5, #0]
 8010b2e:	b016      	add	sp, #88	@ 0x58
 8010b30:	bd70      	pop	{r4, r5, r6, pc}
 8010b32:	466a      	mov	r2, sp
 8010b34:	f000 f848 	bl	8010bc8 <_fstat_r>
 8010b38:	2800      	cmp	r0, #0
 8010b3a:	dbec      	blt.n	8010b16 <__swhatbuf_r+0x12>
 8010b3c:	9901      	ldr	r1, [sp, #4]
 8010b3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010b42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010b46:	4259      	negs	r1, r3
 8010b48:	4159      	adcs	r1, r3
 8010b4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b4e:	e7eb      	b.n	8010b28 <__swhatbuf_r+0x24>

08010b50 <__smakebuf_r>:
 8010b50:	898b      	ldrh	r3, [r1, #12]
 8010b52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010b54:	079d      	lsls	r5, r3, #30
 8010b56:	4606      	mov	r6, r0
 8010b58:	460c      	mov	r4, r1
 8010b5a:	d507      	bpl.n	8010b6c <__smakebuf_r+0x1c>
 8010b5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010b60:	6023      	str	r3, [r4, #0]
 8010b62:	6123      	str	r3, [r4, #16]
 8010b64:	2301      	movs	r3, #1
 8010b66:	6163      	str	r3, [r4, #20]
 8010b68:	b003      	add	sp, #12
 8010b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010b6c:	ab01      	add	r3, sp, #4
 8010b6e:	466a      	mov	r2, sp
 8010b70:	f7ff ffc8 	bl	8010b04 <__swhatbuf_r>
 8010b74:	9f00      	ldr	r7, [sp, #0]
 8010b76:	4605      	mov	r5, r0
 8010b78:	4639      	mov	r1, r7
 8010b7a:	4630      	mov	r0, r6
 8010b7c:	f7fd fbc4 	bl	800e308 <_malloc_r>
 8010b80:	b948      	cbnz	r0, 8010b96 <__smakebuf_r+0x46>
 8010b82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b86:	059a      	lsls	r2, r3, #22
 8010b88:	d4ee      	bmi.n	8010b68 <__smakebuf_r+0x18>
 8010b8a:	f023 0303 	bic.w	r3, r3, #3
 8010b8e:	f043 0302 	orr.w	r3, r3, #2
 8010b92:	81a3      	strh	r3, [r4, #12]
 8010b94:	e7e2      	b.n	8010b5c <__smakebuf_r+0xc>
 8010b96:	89a3      	ldrh	r3, [r4, #12]
 8010b98:	6020      	str	r0, [r4, #0]
 8010b9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010b9e:	81a3      	strh	r3, [r4, #12]
 8010ba0:	9b01      	ldr	r3, [sp, #4]
 8010ba2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010ba6:	b15b      	cbz	r3, 8010bc0 <__smakebuf_r+0x70>
 8010ba8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010bac:	4630      	mov	r0, r6
 8010bae:	f000 f81d 	bl	8010bec <_isatty_r>
 8010bb2:	b128      	cbz	r0, 8010bc0 <__smakebuf_r+0x70>
 8010bb4:	89a3      	ldrh	r3, [r4, #12]
 8010bb6:	f023 0303 	bic.w	r3, r3, #3
 8010bba:	f043 0301 	orr.w	r3, r3, #1
 8010bbe:	81a3      	strh	r3, [r4, #12]
 8010bc0:	89a3      	ldrh	r3, [r4, #12]
 8010bc2:	431d      	orrs	r5, r3
 8010bc4:	81a5      	strh	r5, [r4, #12]
 8010bc6:	e7cf      	b.n	8010b68 <__smakebuf_r+0x18>

08010bc8 <_fstat_r>:
 8010bc8:	b538      	push	{r3, r4, r5, lr}
 8010bca:	4d07      	ldr	r5, [pc, #28]	@ (8010be8 <_fstat_r+0x20>)
 8010bcc:	2300      	movs	r3, #0
 8010bce:	4604      	mov	r4, r0
 8010bd0:	4608      	mov	r0, r1
 8010bd2:	4611      	mov	r1, r2
 8010bd4:	602b      	str	r3, [r5, #0]
 8010bd6:	f7f2 fa95 	bl	8003104 <_fstat>
 8010bda:	1c43      	adds	r3, r0, #1
 8010bdc:	d102      	bne.n	8010be4 <_fstat_r+0x1c>
 8010bde:	682b      	ldr	r3, [r5, #0]
 8010be0:	b103      	cbz	r3, 8010be4 <_fstat_r+0x1c>
 8010be2:	6023      	str	r3, [r4, #0]
 8010be4:	bd38      	pop	{r3, r4, r5, pc}
 8010be6:	bf00      	nop
 8010be8:	20006b90 	.word	0x20006b90

08010bec <_isatty_r>:
 8010bec:	b538      	push	{r3, r4, r5, lr}
 8010bee:	4d06      	ldr	r5, [pc, #24]	@ (8010c08 <_isatty_r+0x1c>)
 8010bf0:	2300      	movs	r3, #0
 8010bf2:	4604      	mov	r4, r0
 8010bf4:	4608      	mov	r0, r1
 8010bf6:	602b      	str	r3, [r5, #0]
 8010bf8:	f7f2 fa94 	bl	8003124 <_isatty>
 8010bfc:	1c43      	adds	r3, r0, #1
 8010bfe:	d102      	bne.n	8010c06 <_isatty_r+0x1a>
 8010c00:	682b      	ldr	r3, [r5, #0]
 8010c02:	b103      	cbz	r3, 8010c06 <_isatty_r+0x1a>
 8010c04:	6023      	str	r3, [r4, #0]
 8010c06:	bd38      	pop	{r3, r4, r5, pc}
 8010c08:	20006b90 	.word	0x20006b90

08010c0c <_init>:
 8010c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c0e:	bf00      	nop
 8010c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c12:	bc08      	pop	{r3}
 8010c14:	469e      	mov	lr, r3
 8010c16:	4770      	bx	lr

08010c18 <_fini>:
 8010c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010c1a:	bf00      	nop
 8010c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010c1e:	bc08      	pop	{r3}
 8010c20:	469e      	mov	lr, r3
 8010c22:	4770      	bx	lr
