/*
 * Copyright (c) 2024 NVIDIA CORPORATION & AFFILIATES, ALL RIGHTS RESERVED.
 *
 * This software product is a proprietary product of NVIDIA CORPORATION &
 * AFFILIATES (the "Company") and all right, title, and interest in and to the
 * software product, including all associated intellectual property rights, are
 * and shall remain exclusively with the Company.
 *
 * This software product is governed by the End User License Agreement
 * provided with the software product.
 *
 */

#pragma once

#include <stdint.h>

#ifdef __cplusplus
extern "C" {
#endif

    enum {
        MLX5_EVENT_TYPE_COMP = 0x0,
        MLX5_EVENT_TYPE_PATH_MIG = 0x1,
        MLX5_EVENT_TYPE_COMM_EST = 0x2,
        MLX5_EVENT_TYPE_SQ_DRAINED = 0x3,
        MLX5_EVENT_TYPE_SRQ_LAST_WQE = 0x13,
        MLX5_EVENT_TYPE_SRQ_RQ_LIMIT = 0x14,
        MLX5_EVENT_TYPE_DCT_DRAINED = 0x1c,
        MLX5_EVENT_TYPE_DCT_KEY_VIOLATION = 0x1d,
        MLX5_EVENT_TYPE_CQ_ERROR = 0x4,
        MLX5_EVENT_TYPE_WQ_CATAS_ERROR = 0x5,
        MLX5_EVENT_TYPE_PATH_MIG_FAILED = 0x7,
        MLX5_EVENT_TYPE_PAGE_FAULT = 0xc,
        MLX5_EVENT_TYPE_WQ_INVAL_REQ_ERROR = 0x10,
        MLX5_EVENT_TYPE_WQ_ACCESS_ERROR = 0x11,
        MLX5_EVENT_TYPE_SRQ_CATAS_ERROR = 0x12,
        MLX5_EVENT_TYPE_OBJECT_CHANGE_EVENT = 0x27,
        MLX5_EVENT_TYPE_INTERNAL_ERROR = 0x8,
        MLX5_EVENT_TYPE_PORT_CHANGE = 0x9,
        MLX5_EVENT_TYPE_GPIO_EVENT = 0x15,
        MLX5_EVENT_TYPE_CODING_PORT_MODULE_EVENT = 0x16,
        MLX5_EVENT_TYPE_CODING_TEMP_WARNING_EVENT = 0x17,
        MLX5_EVENT_TYPE_REMOTE_CONFIG = 0x19,
        MLX5_EVENT_TYPE_CODING_DCBX_CHANGE_EVENT = 0x1e,
        MLX5_EVENT_TYPE_CODING_PPS_EVENT = 0x25,
        MLX5_EVENT_TYPE_CODING_GENERAL_NOTIFICATION_EVENT = 0x22,
        MLX5_EVENT_TYPE_CODING_MONITOR_COUNTER_CHANGE_EVENT = 0x24,
        MLX5_EVENT_TYPE_DB_BF_CONGESTION = 0x1a,
        MLX5_EVENT_TYPE_STALL_EVENT = 0x1b,
        MLX5_EVENT_TYPE_DROPPED_PACKET_LOGGED_EVENT = 0x1f,
        MLX5_EVENT_TYPE_CODING_RESOURCE_DUMP_EVENT = 0x28,
        MLX5_EVENT_TYPE_CODING_DEVICE_TRACER_EVENT = 0x26,
        MLX5_EVENT_TYPE_CMD = 0xa,
        MLX5_EVENT_TYPE_PAGE_REQUEST = 0xb,
        MLX5_EVENT_TYPE_NIC_VPORT_CHANGE = 0xd,
        MLX5_EVENT_TYPE_CODING_HOST_NET_FUNCTIONS_CHANGED = 0xe,
        MLX5_EVENT_TYPE_CODING_VHCA_STATE_CHANGE = 0xf,
        MLX5_EVENT_TYPE_CODING_DRIVER_VERSION_CHANGE = 0x29,
        MLX5_EVENT_TYPE_CODING_FPGA_ERROR = 0x20,
        MLX5_EVENT_TYPE_CODING_FPGA_QP_ERROR = 0x21,
        MLX5_EVENT_TYPE_CODING_XRQ_ERROR = 0x18
    };

    enum {
        MLX5_IPSEC_SYNDROME_IPSEC_OK = 0x0,
        MLX5_IPSEC_SYNDROME_ICV_FAIL = 0x1,
        MLX5_IPSEC_SYNDROME_BAD_TRAILER = 0x2
    };

    enum {
        MLX5_IPSEC_ASO_SYNDROME_ASO_OK = 0x0,
        MLX5_IPSEC_ASO_SYNDROME_BAD_REPLAY = 0x1,
        MLX5_IPSEC_ASO_SYNDROME_HARD_LIFETIME = 0x2
    };

    enum {
        MLX5_MACSEC_SYNDROME_MACSEC_OK = 0x0,
        MLX5_MACSEC_SYNDROME_ICV_FAIL = 0x1,
        MLX5_MACSEC_SYNDROME_BAD_TRAILER = 0x2
    };

    enum {
        MLX5_MACSEC_ASO_SYNDROME_ASO_OK = 0x0,
        MLX5_MACSEC_ASO_SYNDROME_BAD_REPLAY = 0x1,
        MLX5_MACSEC_ASO_SYNDROME_HARD_LIFETIME = 0x2
    };

    enum {
        MLX5_BAR_REGION_TYPE_DOORBELL = 0x0,
        MLX5_BAR_REGION_TYPE_MSIX_PENDING = 0x1,
        MLX5_BAR_REGION_TYPE_MSIX_VECTOR = 0x2,
        MLX5_BAR_REGION_TYPE_SW_PCI_CB = 0x3,
        MLX5_BAR_REGION_TYPE_STATEFUL = 0x4
    };

    enum {
        MLX5_CMD_OP_QUERY_EMULATED_FUNCTIONS_INFO = 0xb03,
        MLX5_CMD_OP_QUERY_EMULATION_DEVICE_EQ_MSIX_MAPPING = 0xb0f,
        MLX5_CMD_OP_HOTPLUG_DEVICE = 0xb20,
        MLX5_CMD_OP_HOTUNPLUG_DEVICE = 0xb21,
        MLX5_CMD_OP_GENERIC_PCI_CONTROLLER_SEND_MESSAGE = 0xb2d
    };

    enum {
        MLX5_GENERIC_PCI_CONTROLLER_SEND_MESSAGE_OPMODES_BAR_STATEFUL_REGION_DEVICE_QUERY = 0x0,
        MLX5_GENERIC_PCI_CONTROLLER_SEND_MESSAGE_OPMODES_BAR_STATEFUL_REGION_DEVICE_MODIFY = 0x1,
        MLX5_GENERIC_PCI_CONTROLLER_SEND_MESSAGE_OPMODES_BAR_STATEFUL_REGION_DEVICE_SET_DEFAULT_VALUES = 0x2,
        MLX5_GENERIC_PCI_CONTROLLER_SEND_MESSAGE_OPMODES_BAR_STATEFUL_REGION_DEVICE_TYPE_SET_DEFAULT_VALUES = 0x3,
        MLX5_GENERIC_PCI_CONTROLLER_SEND_MESSAGE_OPMODES_BAR_SW_PCI_CB_REGION_MESSAGE = 0x4
    };

    enum {
        MLX5_HIST_TYPE_CRC_ERRORS = 0x0,
        MLX5_HIST_TYPE_PAUSE_PACKETS_RECEIVED = 0x1,
        MLX5_HIST_TYPE_BYTE63_PACKETS_RECEIVED = 0x2,
        MLX5_HIST_TYPE_BYTE127_PACKETS_RECEIVED = 0x3,
        MLX5_HIST_TYPE_BYTE255_PACKETS_RECEIVED = 0x4,
        MLX5_HIST_TYPE_BYTE511_PACKETS_RECEIVED = 0x5,
        MLX5_HIST_TYPE_BYTE1023_PACKETS_RECEIVED = 0x6,
        MLX5_HIST_TYPE_BYTE2047_PACKETS_RECEIVED = 0x7,
        MLX5_HIST_TYPE_BYTE4095_PACKETS_RECEIVED = 0x8,
        MLX5_HIST_TYPE_BYTE8191_PACKETS_RECEIVED = 0x9,
        MLX5_HIST_TYPE_BIG_PACKETS_RECEIVED = 0xa,
        MLX5_HIST_TYPE_PACKET_RECEIVED = 0xb,
        MLX5_HIST_TYPE_BYTE_RECEIVED = 0xc,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW = 0xd,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_0 = 0xe,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_1 = 0xf,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_2 = 0x10,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_3 = 0x11,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_4 = 0x12,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_5 = 0x13,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_6 = 0x14,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_7 = 0x15,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_8 = 0x16,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_0_BYTE = 0x17,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_1_BYTE = 0x18,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_2_BYTE = 0x19,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_3_BYTE = 0x1a,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_4_BYTE = 0x1b,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_5_BYTE = 0x1c,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_6_BYTE = 0x1d,
        MLX5_HIST_TYPE_BUFFER_OVERFLOW_PG_7_BYTE = 0x1e,
        MLX5_HIST_TYPE_PACKET_RECEIVED_PG_0 = 0x1f,
        MLX5_HIST_TYPE_PACKET_RECEIVED_PG_1 = 0x20,
        MLX5_HIST_TYPE_PACKET_RECEIVED_PG_2 = 0x21,
        MLX5_HIST_TYPE_PACKET_RECEIVED_PG_3 = 0x22,
        MLX5_HIST_TYPE_PACKET_RECEIVED_PG_4 = 0x23,
        MLX5_HIST_TYPE_PACKET_RECEIVED_PG_5 = 0x24,
        MLX5_HIST_TYPE_PACKET_RECEIVED_PG_6 = 0x25,
        MLX5_HIST_TYPE_PACKET_RECEIVED_PG_7 = 0x26,
        MLX5_HIST_TYPE_BYTE_RECEIVED_PG_0 = 0x27,
        MLX5_HIST_TYPE_BYTE_RECEIVED_PG_1 = 0x28,
        MLX5_HIST_TYPE_BYTE_RECEIVED_PG_2 = 0x29,
        MLX5_HIST_TYPE_BYTE_RECEIVED_PG_3 = 0x2a,
        MLX5_HIST_TYPE_BYTE_RECEIVED_PG_4 = 0x2b,
        MLX5_HIST_TYPE_BYTE_RECEIVED_PG_5 = 0x2c,
        MLX5_HIST_TYPE_BYTE_RECEIVED_PG_6 = 0x2d,
        MLX5_HIST_TYPE_BYTE_RECEIVED_PG_7 = 0x2e,
        MLX5_HIST_TYPE_BYTE_RECEIVED_OK = 0x2f,
        MLX5_HIST_TYPE_BYTE_RECEIVED_OK_INC_IPG = 0x30,
        MLX5_HIST_TYPE_BYTE_TRANSMIT_OK_INC_IPG = 0x31,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK = 0x32,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_0 = 0x33,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_1 = 0x34,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_2 = 0x35,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_3 = 0x36,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_4 = 0x37,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_5 = 0x38,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_6 = 0x39,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_7 = 0x3a,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_8 = 0x3b,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_9 = 0x3c,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_10 = 0x3d,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_11 = 0x3e,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_12 = 0x3f,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_13 = 0x40,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_14 = 0x41,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_15 = 0x42,
        MLX5_HIST_TYPE_PACKETS_TRANSMIT_OK_TC_16 = 0x43,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK = 0x44,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_0 = 0x45,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_1 = 0x46,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_2 = 0x47,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_3 = 0x48,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_4 = 0x49,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_5 = 0x4a,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_6 = 0x4b,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_7 = 0x4c,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_8 = 0x4d,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_9 = 0x4e,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_10 = 0x4f,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_11 = 0x50,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_12 = 0x51,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_13 = 0x52,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_14 = 0x53,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_15 = 0x54,
        MLX5_HIST_TYPE_BYTES_TRANSMIT_OK_TC_16 = 0x55,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE = 0x56,
        MLX5_HIST_TYPE_ARN_PACKET_TRANSMIT = 0x57,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_IEEE_PRIO_0 = 0x58,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_IEEE_PRIO_1 = 0x59,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_IEEE_PRIO_2 = 0x5a,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_IEEE_PRIO_3 = 0x5b,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_IEEE_PRIO_4 = 0x5c,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_IEEE_PRIO_5 = 0x5d,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_IEEE_PRIO_6 = 0x5e,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_IEEE_PRIO_7 = 0x5f,
        MLX5_HIST_TYPE_BYTE63_PACKETS_TRANSMIT = 0x60,
        MLX5_HIST_TYPE_BYTE127_PACKETS_TRANSMIT = 0x61,
        MLX5_HIST_TYPE_BYTE255_PACKETS_TRANSMIT = 0x62,
        MLX5_HIST_TYPE_BYTE511_PACKETS_TRANSMIT = 0x63,
        MLX5_HIST_TYPE_BYTE1023_PACKETS_TRANSMIT = 0x64,
        MLX5_HIST_TYPE_BYTE2047_PACKETS_TRANSMIT = 0x65,
        MLX5_HIST_TYPE_BYTE4095_PACKETS_TRANSMIT = 0x66,
        MLX5_HIST_TYPE_BYTE8191_PACKETS_TRANSMIT = 0x67,
        MLX5_HIST_TYPE_BIG_PACKETS_TRANSMIT = 0x68,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT = 0x69,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_0 = 0x6a,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_1 = 0x6b,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_2 = 0x6c,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_3 = 0x6d,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_4 = 0x6e,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_5 = 0x6f,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_6 = 0x70,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_7 = 0x71,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_8 = 0x72,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_9 = 0x73,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_10 = 0x74,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_11 = 0x75,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_12 = 0x76,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_13 = 0x77,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_14 = 0x78,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_15 = 0x79,
        MLX5_HIST_TYPE_ECN_PACKETS_TRANSMIT_TC_16 = 0x7a,
        MLX5_HIST_TYPE_PAUSE_PACKETS_TRANSMIT = 0x7b,
        MLX5_HIST_TYPE_NUM_ECN_MARKING = 0x7c,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_DURATION_IEEE_PRIO_0 = 0x7d,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_DURATION_IEEE_PRIO_1 = 0x7e,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_DURATION_IEEE_PRIO_2 = 0x7f,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_DURATION_IEEE_PRIO_3 = 0x80,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_DURATION_IEEE_PRIO_4 = 0x81,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_DURATION_IEEE_PRIO_5 = 0x82,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_DURATION_IEEE_PRIO_6 = 0x83,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_DURATION_IEEE_PRIO_7 = 0x84,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_DURATION_IEEE_PRIO_0 = 0x85,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_DURATION_IEEE_PRIO_1 = 0x86,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_DURATION_IEEE_PRIO_2 = 0x87,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_DURATION_IEEE_PRIO_3 = 0x88,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_DURATION_IEEE_PRIO_4 = 0x89,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_DURATION_IEEE_PRIO_5 = 0x8a,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_DURATION_IEEE_PRIO_6 = 0x8b,
        MLX5_HIST_TYPE_TRANSMIT_PAUSE_DURATION_IEEE_PRIO_7 = 0x8c,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_0 = 0x8d,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_1 = 0x8e,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_2 = 0x8f,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_3 = 0x90,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_4 = 0x91,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_5 = 0x92,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_6 = 0x93,
        MLX5_HIST_TYPE_RECEIVE_PAUSE_7 = 0x94,
        MLX5_HIST_TYPE_TRANSMIT_CONG_GLOBAL = 0x95,
        MLX5_HIST_TYPE_TRANSMIT_CONG_0 = 0x96,
        MLX5_HIST_TYPE_TRANSMIT_CONG_1 = 0x97,
        MLX5_HIST_TYPE_TRANSMIT_CONG_2 = 0x98,
        MLX5_HIST_TYPE_TRANSMIT_CONG_3 = 0x99,
        MLX5_HIST_TYPE_TRANSMIT_CONG_4 = 0x9a,
        MLX5_HIST_TYPE_TRANSMIT_CONG_5 = 0x9b,
        MLX5_HIST_TYPE_TRANSMIT_CONG_6 = 0x9c,
        MLX5_HIST_TYPE_TRANSMIT_CONG_7 = 0x9d,
        MLX5_HIST_TYPE_TRANSMIT_CONG_8 = 0x9e,
        MLX5_HIST_TYPE_TRANSMIT_CONG_9 = 0x9f,
        MLX5_HIST_TYPE_TRANSMIT_CONG_10 = 0xa0,
        MLX5_HIST_TYPE_TRANSMIT_CONG_11 = 0xa1,
        MLX5_HIST_TYPE_TRANSMIT_CONG_12 = 0xa2,
        MLX5_HIST_TYPE_TRANSMIT_CONG_13 = 0xa3,
        MLX5_HIST_TYPE_TRANSMIT_CONG_14 = 0xa4,
        MLX5_HIST_TYPE_TRANSMIT_CONG_15 = 0xa5
    };

    enum {
        MLX5_CMD_OP_QUERY_HCA_CAP = 0x100,
        MLX5_CMD_OP_QUERY_ADAPTER = 0x101,
        MLX5_CMD_OP_INIT_HCA = 0x102,
        MLX5_CMD_OP_TEARDOWN_HCA = 0x103,
        MLX5_CMD_OP_ENABLE_HCA = 0x104,
        MLX5_CMD_OP_DISABLE_HCA = 0x105,
        MLX5_CMD_OP_QUERY_PAGES = 0x107,
        MLX5_CMD_OP_MANAGE_PAGES = 0x108,
        MLX5_CMD_OP_SET_HCA_CAP = 0x109,
        MLX5_CMD_OP_QUERY_ISSI = 0x10a,
        MLX5_CMD_OP_SET_ISSI = 0x10b,
        MLX5_CMD_OP_QUERY_DRIVER_VERSION = 0x10c,
        MLX5_CMD_OP_SET_DRIVER_VERSION = 0x10d,
        MLX5_CMD_OP_QUERY_OTHER_HCA_CAP = 0x10e,
        MLX5_CMD_OP_MODIFY_OTHER_HCA_CAP = 0x10f,
        MLX5_CMD_OP_SET_TUNNELED_OPERATIONS = 0x110,
        MLX5_CMD_OP_QUERY_SF_PARTITIONS = 0x111,
        MLX5_CMD_OP_SET_SF_PARTITIONS = 0x112,
        MLX5_CMD_OP_ALLOC_SF = 0x113,
        MLX5_CMD_OP_DEALLOC_SF = 0x114,
        MLX5_CMD_OP_SUSPEND_VHCA = 0x115,
        MLX5_CMD_OP_RESUME_VHCA = 0x116,
        MLX5_CMD_OP_QUERY_VHCA_MIGRATION_STATE = 0x117,
        MLX5_CMD_OP_SAVE_VHCA_STATE = 0x118,
        MLX5_CMD_OP_LOAD_VHCA_STATE = 0x119,
        MLX5_CMD_OP_SYNC_DRIVER_VERSION = 0x11a,
        MLX5_CMD_OP_CREATE_MKEY = 0x200,
        MLX5_CMD_OP_QUERY_MKEY = 0x201,
        MLX5_CMD_OP_DESTROY_MKEY = 0x202,
        MLX5_CMD_OP_QUERY_SPECIAL_CONTEXTS = 0x203,
        MLX5_CMD_OP_PAGE_FAULT_RESUME = 0x204,
        MLX5_CMD_OP_ALLOC_MEMIC = 0x205,
        MLX5_CMD_OP_DEALLOC_MEMIC = 0x206,
        MLX5_CMD_OP_MODIFY_MEMIC = 0x207,
        MLX5_CMD_OP_CREATE_EQ = 0x301,
        MLX5_CMD_OP_DESTROY_EQ = 0x302,
        MLX5_CMD_OP_QUERY_EQ = 0x303,
        MLX5_CMD_OP_GEN_EQE = 0x304,
        MLX5_CMD_OP_CREATE_CQ = 0x400,
        MLX5_CMD_OP_DESTROY_CQ = 0x401,
        MLX5_CMD_OP_QUERY_CQ = 0x402,
        MLX5_CMD_OP_MODIFY_CQ = 0x403,
        MLX5_CMD_OP_CREATE_QP = 0x500,
        MLX5_CMD_OP_DESTROY_QP = 0x501,
        MLX5_CMD_OP_RST2INIT_QP = 0x502,
        MLX5_CMD_OP_INIT2RTR_QP = 0x503,
        MLX5_CMD_OP_RTR2RTS_QP = 0x504,
        MLX5_CMD_OP_RTS2RTS_QP = 0x505,
        MLX5_CMD_OP_SQERR2RTS_QP = 0x506,
        MLX5_CMD_OP_2ERR_QP = 0x507,
        MLX5_CMD_OP_2RST_QP = 0x50a,
        MLX5_CMD_OP_QUERY_QP = 0x50b,
        MLX5_CMD_OP_SQD2RTS_QP = 0x50c,
        MLX5_CMD_OP_INIT2INIT_QP = 0x50e,
        MLX5_CMD_OP_SUSPEND_QP = 0x50f,
        MLX5_CMD_OP_RESUME_QP = 0x510,
        MLX5_CMD_OP_SET_RDB = 0x511,
        MLX5_CMD_OP_QUERY_RDB = 0x512,
        MLX5_CMD_OP_CREATE_PSV = 0x600,
        MLX5_CMD_OP_DESTROY_PSV = 0x601,
        MLX5_CMD_OP_QUERY_PSV = 0x602,
        MLX5_CMD_OP_CREATE_SRQ = 0x700,
        MLX5_CMD_OP_DESTROY_SRQ = 0x701,
        MLX5_CMD_OP_QUERY_SRQ = 0x702,
        MLX5_CMD_OP_ARM_RQ = 0x703,
        MLX5_CMD_OP_RESIZE_SRQ = 0x704,
        MLX5_CMD_OP_CREATE_XRC_SRQ = 0x705,
        MLX5_CMD_OP_DESTROY_XRC_SRQ = 0x706,
        MLX5_CMD_OP_QUERY_XRC_SRQ = 0x707,
        MLX5_CMD_OP_ARM_XRC_SRQ = 0x708,
        MLX5_CMD_OP_CREATE_DCT_LAG = 0x709,
        MLX5_CMD_OP_CREATE_DCT = 0x710,
        MLX5_CMD_OP_DESTROY_DCT = 0x711,
        MLX5_CMD_OP_DRAIN_DCT = 0x712,
        MLX5_CMD_OP_QUERY_DCT = 0x713,
        MLX5_CMD_OP_ARM_DCT_FOR_KEY_VIOLATION = 0x714,
        MLX5_CMD_OP_SET_DC_CNAK_TRACE = 0x715,
        MLX5_CMD_OP_QUERY_DC_CNAK_TRACE = 0x716,
        MLX5_CMD_OP_CREATE_XRQ = 0x717,
        MLX5_CMD_OP_DESTROY_XRQ = 0x718,
        MLX5_CMD_OP_QUERY_XRQ = 0x719,
        MLX5_CMD_OP_CREATE_NVMF_BACKEND_CONTROLLER = 0x720,
        MLX5_CMD_OP_DESTROY_NVMF_BACKEND_CONTROLLER = 0x721,
        MLX5_CMD_OP_QUERY_NVMF_BACKEND_CONTROLLER = 0x722,
        MLX5_CMD_OP_ATTACH_NVMF_NAMESPACE = 0x723,
        MLX5_CMD_OP_DETACH_NVMF_NAMESPACE = 0x724,
        MLX5_CMD_OP_QUERY_XRQ_DC_PARAMS_ENTRY = 0x725,
        MLX5_CMD_OP_SET_XRQ_DC_PARAMS_ENTRY = 0x726,
        MLX5_CMD_OP_QUERY_XRQ_ERROR_PARAMS = 0x727,
        MLX5_CMD_OP_QUERY_NVMF_NAMESPACE = 0x728,
        MLX5_CMD_OP_RELEASE_XRQ_ERROR = 0x729,
        MLX5_CMD_OP_MODIFY_XRQ = 0x72a,
        MLX5_CMD_OPCODE_QUERY_HOST_NET_FUNCTIONS = 0x740,
        MLX5_CMD_OP_QUERY_VPORT_STATE = 0x750,
        MLX5_CMD_OP_MODIFY_VPORT_STATE = 0x751,
        MLX5_CMD_OP_QUERY_ESW_VPORT_CONTEXT = 0x752,
        MLX5_CMD_OP_MODIFY_ESW_VPORT_CONTEXT = 0x753,
        MLX5_CMD_OP_QUERY_NIC_VPORT_CONTEXT = 0x754,
        MLX5_CMD_OP_MODIFY_NIC_VPORT_CONTEXT = 0x755,
        MLX5_CMD_OP_QUERY_ROCE_ADDRESS = 0x760,
        MLX5_CMD_OP_SET_ROCE_ADDRESS = 0x761,
        MLX5_CMD_OP_QUERY_HCA_VPORT_CONTEXT = 0x762,
        MLX5_CMD_OP_MODIFY_HCA_VPORT_CONTEXT = 0x763,
        MLX5_CMD_OP_QUERY_HCA_VPORT_GID = 0x764,
        MLX5_CMD_OP_QUERY_HCA_VPORT_PKEY = 0x765,
        MLX5_CMD_OP_QUERY_VNIC_ENV = 0x76f,
        MLX5_CMD_OP_QUERY_VPORT_COUNTER = 0x770,
        MLX5_CMD_OP_ALLOC_Q_COUNTER = 0x771,
        MLX5_CMD_OP_DEALLOC_Q_COUNTER = 0x772,
        MLX5_CMD_OP_QUERY_Q_COUNTER = 0x773,
        MLX5_CMD_OP_SET_MONITOR_COUNTER = 0x774,
        MLX5_CMD_OP_ARM_MONITOR_COUNTER = 0x775,
        MLX5_CMD_OP_SET_PP_RATE_LIMIT = 0x780,
        MLX5_CMD_OP_QUERY_PP_RATE_LIMIT = 0x781,
        MLX5_CMD_OP_CREATE_SCHEDULING_ELEMENT = 0x782,
        MLX5_CMD_OP_DESTROY_SCHEDULING_ELEMENT = 0x783,
        MLX5_CMD_OP_QUERY_SCHEDULING_ELEMENT = 0x784,
        MLX5_CMD_OP_MODIFY_SCHEDULING_ELEMENT = 0x785,
        MLX5_CMD_OP_CREATE_QOS_PARA_VPORT = 0x786,
        MLX5_CMD_OP_DESTROY_QOS_PARA_VPORT = 0x787,
        MLX5_CMD_OP_ALLOC_PD = 0x800,
        MLX5_CMD_OP_DEALLOC_PD = 0x801,
        MLX5_CMD_OP_ALLOC_UAR = 0x802,
        MLX5_CMD_OP_DEALLOC_UAR = 0x803,
        MLX5_CMD_OP_CONFIG_INT_MODERATION = 0x804,
        MLX5_CMD_OP_ACCESS_REGISTER = 0x805,
        MLX5_CMD_OP_ATTACH_TO_MCG = 0x806,
        MLX5_CMD_OP_DETACH_FROM_MCG = 0x807,
        MLX5_CMD_OP_ATTACH_TO_SNIFFER = 0x808,
        MLX5_CMD_OP_DETACH_FROM_SNIFFER = 0x809,
        MLX5_CMD_OP_GET_DROPPED_PACKET_LOG = 0x80a,
        MLX5_CMD_OP_MAD_IFC = 0x50d,
        MLX5_CMD_OP_QUERY_MAD_DEMUX = 0x80b,
        MLX5_CMD_OP_SET_MAD_DEMUX = 0x80c,
        MLX5_CMD_OP_NOP = 0x80d,
        MLX5_CMD_OP_ALLOC_XRCD = 0x80e,
        MLX5_CMD_OP_DEALLOC_XRCD = 0x80f,
        MLX5_CMD_OP_SET_BURST_SIZE = 0x812,
        MLX5_CMD_OP_QUERY_BURST_SIZE = 0x813,
        MLX5_CMD_OP_ACTIVATE_TRACER = 0x814,
        MLX5_CMD_OP_DEACTIVATE_TRACER = 0x815,
        MLX5_CMD_OP_ALLOC_TRANSPORT_DOMAIN = 0x816,
        MLX5_CMD_OP_DEALLOC_TRANSPORT_DOMAIN = 0x817,
        MLX5_CMD_OP_QUERY_DIAGNOSTIC_PARAMS = 0x819,
        MLX5_CMD_OP_SET_DIAGNOSTIC_PARAMS = 0x820,
        MLX5_CMD_OP_QUERY_DIAGNOSTIC_CNTRS = 0x821,
        MLX5_CMD_OP_QUERY_CONG_STATUS = 0x822,
        MLX5_CMD_OP_MODIFY_CONG_STATUS = 0x823,
        MLX5_CMD_OP_QUERY_CONG_PARAMS = 0x824,
        MLX5_CMD_OP_MODIFY_CONG_PARAMS = 0x825,
        MLX5_CMD_OP_QUERY_CONG_STATISTICS = 0x826,
        MLX5_CMD_OP_ADD_VXLAN_UDP_DPORT = 0x827,
        MLX5_CMD_OP_DELETE_VXLAN_UDP_DPORT = 0x828,
        MLX5_CMD_OP_SET_L2_TABLE_ENTRY = 0x829,
        MLX5_CMD_OP_QUERY_L2_TABLE_ENTRY = 0x82a,
        MLX5_CMD_OP_DELETE_L2_TABLE_ENTRY = 0x82b,
        MLX5_CMD_OP_SET_WOL_ROL = 0x830,
        MLX5_CMD_OP_QUERY_WOL_ROL = 0x831,
        MLX5_CMD_OP_ARM_RESOURCE_DUMP_EVENT = 0x832,
        MLX5_CMD_OP_CREATE_LAG = 0x840,
        MLX5_CMD_OP_MODIFY_LAG = 0x841,
        MLX5_CMD_OP_QUERY_LAG = 0x842,
        MLX5_CMD_OP_DESTROY_LAG = 0x843,
        MLX5_CMD_OP_CREATE_VPORT_LAG = 0x844,
        MLX5_CMD_OP_DESTROY_VPORT_LAG = 0x845,
        MLX5_CMD_OP_CREATE_TIR = 0x900,
        MLX5_CMD_OP_MODIFY_TIR = 0x901,
        MLX5_CMD_OP_DESTROY_TIR = 0x902,
        MLX5_CMD_OP_QUERY_TIR = 0x903,
        MLX5_CMD_OP_CREATE_SQ = 0x904,
        MLX5_CMD_OP_MODIFY_SQ = 0x905,
        MLX5_CMD_OP_DESTROY_SQ = 0x906,
        MLX5_CMD_OP_QUERY_SQ = 0x907,
        MLX5_CMD_OP_CREATE_RQ = 0x908,
        MLX5_CMD_OP_MODIFY_RQ = 0x909,
        MLX5_CMD_OP_DESTROY_RQ = 0x90a,
        MLX5_CMD_OP_QUERY_RQ = 0x90b,
        MLX5_CMD_OP_CREATE_RMP = 0x90c,
        MLX5_CMD_OP_MODIFY_RMP = 0x90d,
        MLX5_CMD_OP_DESTROY_RMP = 0x90e,
        MLX5_CMD_OP_QUERY_RMP = 0x90f,
        MLX5_CMD_OP_SET_DELAY_DROP_PARAMS = 0x910,
        MLX5_CMD_OP_QUERY_DELAY_DROP_PARAMS = 0x911,
        MLX5_CMD_OP_CREATE_TIS = 0x912,
        MLX5_CMD_OP_MODIFY_TIS = 0x913,
        MLX5_CMD_OP_DESTROY_TIS = 0x914,
        MLX5_CMD_OP_QUERY_TIS = 0x915,
        MLX5_CMD_OP_CREATE_RQT = 0x916,
        MLX5_CMD_OP_MODIFY_RQT = 0x917,
        MLX5_CMD_OP_DESTROY_RQT = 0x918,
        MLX5_CMD_OP_QUERY_RQT = 0x919,
        MLX5_CMD_OP_SET_FLOW_TABLE_ROOT = 0x92f,
        MLX5_CMD_OP_CREATE_FLOW_TABLE = 0x930,
        MLX5_CMD_OP_DESTROY_FLOW_TABLE = 0x931,
        MLX5_CMD_OP_QUERY_FLOW_TABLE = 0x932,
        MLX5_CMD_OP_CREATE_FLOW_GROUP = 0x933,
        MLX5_CMD_OP_DESTROY_FLOW_GROUP = 0x934,
        MLX5_CMD_OP_QUERY_FLOW_GROUP = 0x935,
        MLX5_CMD_OP_SET_FLOW_TABLE_ENTRY = 0x936,
        MLX5_CMD_OP_QUERY_FLOW_TABLE_ENTRY = 0x937,
        MLX5_CMD_OP_DELETE_FLOW_TABLE_ENTRY = 0x938,
        MLX5_CMD_OP_ALLOC_FLOW_COUNTER = 0x939,
        MLX5_CMD_OP_DEALLOC_FLOW_COUNTER = 0x93a,
        MLX5_CMD_OP_QUERY_FLOW_COUNTER = 0x93b,
        MLX5_CMD_OP_MODIFY_FLOW_TABLE = 0x93c,
        MLX5_CMD_OP_ALLOC_PACKET_REFORMAT_CONTEXT = 0x93d,
        MLX5_CMD_OP_DEALLOC_PACKET_REFORMAT_CONTEXT = 0x93e,
        MLX5_CMD_OP_QUERY_PACKET_REFORMAT_CONTEXT = 0x93f,
        MLX5_CMD_OP_ALLOC_MODIFY_HEADER_CONTEXT = 0x940,
        MLX5_CMD_OP_DEALLOC_MODIFY_HEADER_CONTEXT = 0x941,
        MLX5_CMD_OP_QUERY_MODIFY_HEADER_CONTEXT = 0x942,
        MLX5_CMD_OP_MUST_NOT_USE = 0x943,
        MLX5_CMD_OP_FPGA_CREATE_QP = 0x960,
        MLX5_CMD_OP_FPGA_MODIFY_QP = 0x961,
        MLX5_CMD_OP_FPGA_QUERY_QP = 0x962,
        MLX5_CMD_OP_FPGA_DESTROY_QP = 0x963,
        MLX5_CMD_OP_FPGA_QUERY_QP_COUNTERS = 0x964,
        MLX5_CMD_OP_CREATE_AFU = 0x970,
        MLX5_CMD_OP_QUERY_AFU = 0x971,
        MLX5_CMD_OP_DESTROY_AFU = 0x972,
        MLX5_CMD_OP_CREATE_CAPI_PEC = 0x980,
        MLX5_CMD_OP_QUERY_CAPI_PEC = 0x981,
        MLX5_CMD_OP_DESTROY_CAPI_PEC = 0x982,
        MLX5_CMD_OP_CREATE_GENERAL_OBJECT = 0xa00,
        MLX5_CMD_OP_MODIFY_GENERAL_OBJECT = 0xa01,
        MLX5_CMD_OP_QUERY_GENERAL_OBJECT = 0xa02,
        MLX5_CMD_OP_DESTROY_GENERAL_OBJECT = 0xa03,
        MLX5_CMD_OP_CREATE_UCTX = 0xa04,
        MLX5_CMD_OP_QUERY_UCTX = 0xa05,
        MLX5_CMD_OP_DESTROY_UCTX = 0xa06,
        MLX5_CMD_OP_CREATE_UMEM = 0xa08,
        MLX5_CMD_OP_QUERY_UMEM = 0xa09,
        MLX5_CMD_OP_DESTROY_UMEM = 0xa0a,
        MLX5_CMD_OP_SYNC_STEERING = 0xb00,
        MLX5_CMD_OP_SEND_NVMF_CC = 0xb01,
        MLX5_CMD_OP_QUERY_NVMF_CC_RESPONSE = 0xb02,
        MLX5_CMD_OPCODE_QUERY_EMULATED_FUNCTIONS_INFO = 0xb03,
        MLX5_CMD_OP_SET_REGEXP_PARAMS = 0xb04,
        MLX5_CMD_OP_QUERY_REGEXP_PARAMS = 0xb05,
        MLX5_CMD_OPCODE_SET_REGEXP_REGISTER = 0xb06,
        MLX5_CMD_OPCODE_QUERY_REGEXP_REGISTER = 0xb07,
        MLX5_CMD_OP_USER_QUERY_XRQ_DC_PARAMS_ENTRY = 0xb08,
        MLX5_CMD_OP_USER_SET_XRQ_DC_PARAMS_ENTRY = 0xb09,
        MLX5_CMD_OP_USER_QUERY_XRQ_ERROR_PARAMS = 0xb0a,
        MLX5_CMD_OP_USER_RELEASE_XRQ_ERROR = 0xb0b,
        MLX5_CMD_OP_ACCESS_REGISTER_USER = 0xb0c,
        MLX5_CMD_OP_QUERY_VHCA_STATE = 0xb0d,
        MLX5_CMD_OP_MODIFY_VHCA_STATE = 0xb0e,
        MLX5_CMD_OPCODE_QUERY_EMULATION_DEVICE_EQ_MSIX_MAPPING = 0xb0f,
        MLX5_CMD_OPCODE_PSP_GEN_SPI = 0xb10,
        MLX5_CMD_OPCODE_PSP_ROTATE_KEY = 0xb11,
        MLX5_CMD_OP_SYNC_CRYPTO = 0xb12,
        MLX5_CMD_OPCODE_QUERY_MATCH_SAMPLE_INFO = 0xb13,
        MLX5_CMD_OP_ALLOW_OTHER_VHCA_ACCESS = 0xb16,
        MLX5_CMD_OP_GENERATE_WQE = 0xb17,
        MLX5_CMD_OPCODE_HOTPLUG_DEVICE = 0xb20,
        MLX5_CMD_OPCODE_HOTUNPLUG_DEVICE = 0xb21,
        MLX5_CMD_OP_QUERY_VUID = 0xb22,
        MLX5_CMD_OP_HOTPLUG_PASSTHROUGH_DEVICE = 0xb23,
        MLX5_CMD_OP_HOTUNPLUG_PASSTHROUGH_DEVICE = 0xb24,
        MLX5_CMD_OP_CREATE_DPA_PARTITION = 0xb26,
        MLX5_CMD_OP_DESTROY_DPA_PARTITION = 0xb27,
        MLX5_CMD_OP_QUERY_DPA_PARTITION = 0xb28,
        MLX5_CMD_OP_MODIFY_DPA_PARTITION = 0xb29,
        MLX5_CMD_OP_QUERY_DPA_PARTITIONS = 0xb2a,
        MLX5_CMD_OP_DPA_PROCESS_COREDUMP = 0xb2b,
        MLX5_CMD_OP_MANAGE_ENH_STRWQ = 0xb2c,
        MLX5_CMD_OPCODE_GENERIC_PCI_CONTROLLER_SEND_MESSAGE = 0xb2d,
        MLX5_CMD_OP_QUERY_RSV_RESOURCES = 0x8000,
        MLX5_CMD_OP_QUERY_MTT = 0x8001,
        MLX5_CMD_OP_CREATE_MTT = 0x8002,
        MLX5_CMD_OP_DESTROY_MTT = 0x8003,
        MLX5_CMD_OP_ACCESS_CR = 0x8004,
        MLX5_CMD_OP_MODIFY_SCHED_QUEUE = 0x8005,
        MLX5_CMD_OP_QUERY_SCHED_QUEUE = 0x8006
    };

    enum {
        MLX5_GEN_OBJ_TYPE_NVME_DEVICE_EMULATION = 0x6,
        MLX5_GEN_OBJ_TYPE_NVME_SQ = 0x7,
        MLX5_GEN_OBJ_TYPE_SW_ICM_BLOCK = 0x8,
        MLX5_GEN_OBJ_TYPE_NVME_CQ = 0x9,
        MLX5_GEN_OBJ_TYPE_FLOW_METER = 0xa,
        MLX5_GEN_OBJ_TYPE_GENEVE_TLV_OPTION = 0xb,
        MLX5_GEN_OBJ_TYPE_DEK = 0xc,
        MLX5_GEN_OBJ_TYPE_VIRTIO_NET_Q = 0xd,
        MLX5_GEN_OBJ_TYPE_VHCA_TUNNEL_OBJECT = 0xe,
        MLX5_GEN_OBJ_TYPE_NVME_NAMESPACE = 0xf,
        MLX5_GEN_OBJ_TYPE_NVME_CTRL_COUNTERS = 0x10,
        MLX5_GEN_OBJ_TYPE_NVME_NAMESPACE_COUNTERS = 0x11,
        MLX5_GEN_OBJ_TYPE_NVME_SQ_COUNTERS = 0x12,
        MLX5_GEN_OBJ_TYPE_IPSEC_OFFLOAD = 0x13,
        MLX5_GEN_OBJ_TYPE_DEVICE_OBJECT = 0x14,
        MLX5_GEN_OBJ_TYPE_VIRTIO_NET_DEVICE_EMULATION = 0x15,
        MLX5_GEN_OBJ_TYPE_VIRTIO_BLK_DEVICE_EMULATION = 0x16,
        MLX5_GEN_OBJ_TYPE_VIRTIO_BLK_Q = 0x17,
        MLX5_GEN_OBJ_TYPE_MATCH_DEFINER = 0x18,
        MLX5_GEN_OBJ_TYPE_NVMF_NAMESPACE = 0x1a,
        MLX5_GEN_OBJ_TYPE_NVMF_NAMESPACE_COUNTER_SET = 0x1b,
        MLX5_GEN_OBJ_TYPE_VIRTIO_Q_COUNTERS = 0x1c,
        MLX5_GEN_OBJ_TYPE_IMPORT_KEK = 0x1d,
        MLX5_GEN_OBJ_TYPE_CREDENTIAL = 0x1e,
        MLX5_GEN_OBJ_TYPE_CRYPTO_LOGIN = 0x1f,
        MLX5_GEN_OBJ_TYPE_FLOW_SAMPLER = 0x20,
        MLX5_GEN_OBJ_TYPE_NVMEOTCP_TAG_BUFFER_TABLE = 0x21,
        MLX5_GEN_OBJ_TYPE_PARSE_GRAPH_NODE = 0x22,
        MLX5_GEN_OBJ_TYPE_HEADER_MODIFY_ARGUMENT = 0x23,
        MLX5_GEN_OBJ_TYPE_FLOW_METER_ASO = 0x24,
        MLX5_GEN_OBJ_TYPE_FLOW_HIT_ASO = 0x25,
        MLX5_GEN_OBJ_TYPE_SCHEDULING_ELEMENT = 0x26,
        MLX5_GEN_OBJ_TYPE_MACSEC_OFFLOAD = 0x27,
        MLX5_GEN_OBJ_TYPE_DPA_MEM = 0x28,
        MLX5_GEN_OBJ_TYPE_DPA_PROCESS = 0x2a,
        MLX5_GEN_OBJ_TYPE_DPA_THREAD = 0x2b,
        MLX5_GEN_OBJ_TYPE_RESERVED_QPN = 0x2c,
        MLX5_GEN_OBJ_TYPE_DPA_OUTBOX = 0x2d,
        MLX5_GEN_OBJ_TYPE_UPT_DEVICE_EMULATION = 0x2e,
        MLX5_GEN_OBJ_TYPE_UPT_SQ = 0x2f,
        MLX5_GEN_OBJ_TYPE_UPT_RQ = 0x30,
        MLX5_GEN_OBJ_TYPE_CONN_TRACK_OFFLOAD = 0x31,
        MLX5_GEN_OBJ_TYPE_EMULATED_DEV_DB_CQ_MAPPING = 0x32,
        MLX5_GEN_OBJ_TYPE_DPA_EQ = 0x33,
        MLX5_GEN_OBJ_TYPE_NVME_SQ_BE = 0x38,
        MLX5_GEN_OBJ_TYPE_DPA_WINDOW = 0x39,
        MLX5_GEN_OBJ_TYPE_AV_QP_MAPPING = 0x3a,
        MLX5_GEN_OBJ_TYPE_CHANNEL_SERVICE = 0x3b,
        MLX5_GEN_OBJ_TYPE_CHANNEL_CONNECTION = 0x3c,
        MLX5_GEN_OBJ_TYPE_VIRTIO_FS_DEVICE_EMULATION = 0x3d,
        MLX5_GEN_OBJ_TYPE_VIRTIO_FS_Q = 0x3e,
        MLX5_GEN_OBJ_TYPE_STC = 0x40,
        MLX5_GEN_OBJ_TYPE_RTC = 0x41,
        MLX5_GEN_OBJ_TYPE_STE = 0x42,
        MLX5_GEN_OBJ_TYPE_HEADER_MODIFY_PATTERN = 0x43,
        MLX5_GEN_OBJ_TYPE_UPT_RQ_COUNTERS = 0x44,
        MLX5_GEN_OBJ_TYPE_UPT_SQ_COUNTERS = 0x45,
        MLX5_GEN_OBJ_TYPE_PAGE_TRACK = 0x46,
        MLX5_GEN_OBJ_TYPE_INT_KEK = 0x47,
        MLX5_GEN_OBJ_TYPE_NVMF_BACKEND_CONTROLLER = 0x48,
        MLX5_GEN_OBJ_TYPE_EMULATED_DEV_EQ = 0x49,
        MLX5_GEN_OBJ_TYPE_DPA_UAR = 0x4a,
        MLX5_GEN_OBJ_TYPE_GENERIC_EMULATION_DEVICE_TYPE = 0x4b,
        MLX5_GEN_OBJ_TYPE_GENERIC_PCI_DEVICE_EMULATION = 0x4c,
        MLX5_GEN_OBJ_TYPE_PCC_CONFIG = 0x4d,
        MLX5_GEN_OBJ_TYPE_PCC_NP_CONFIG = 0x4e
    };

    enum {
        MLX5_MODIFY_FIELD_ID_OUT_SMAC_47_16 = 0x1,
        MLX5_MODIFY_FIELD_ID_OUT_SMAC_15_0 = 0x2,
        MLX5_MODIFY_FIELD_ID_OUT_ETHERTYPE = 0x3,
        MLX5_MODIFY_FIELD_ID_OUT_DMAC_47_16 = 0x4,
        MLX5_MODIFY_FIELD_ID_OUT_DMAC_15_0 = 0x5,
        MLX5_MODIFY_FIELD_ID_OUT_IP_DSCP = 0x6,
        MLX5_MODIFY_FIELD_ID_OUT_TCP_FLAGS = 0x7,
        MLX5_MODIFY_FIELD_ID_OUT_TCP_SPORT = 0x8,
        MLX5_MODIFY_FIELD_ID_OUT_TCP_DPORT = 0x9,
        MLX5_MODIFY_FIELD_ID_OUT_IPV4_TTL = 0xa,
        MLX5_MODIFY_FIELD_ID_OUT_UDP_SPORT = 0xb,
        MLX5_MODIFY_FIELD_ID_OUT_UDP_DPORT = 0xc,
        MLX5_MODIFY_FIELD_ID_OUT_SIPV6_127_96 = 0xd,
        MLX5_MODIFY_FIELD_ID_OUT_SIPV6_95_64 = 0xe,
        MLX5_MODIFY_FIELD_ID_OUT_SIPV6_63_32 = 0xf,
        MLX5_MODIFY_FIELD_ID_OUT_SIPV6_31_0 = 0x10,
        MLX5_MODIFY_FIELD_ID_OUT_DIPV6_127_96 = 0x11,
        MLX5_MODIFY_FIELD_ID_OUT_DIPV6_95_64 = 0x12,
        MLX5_MODIFY_FIELD_ID_OUT_DIPV6_63_32 = 0x13,
        MLX5_MODIFY_FIELD_ID_OUT_DIPV6_31_0 = 0x14,
        MLX5_MODIFY_FIELD_ID_OUT_SIPV4 = 0x15,
        MLX5_MODIFY_FIELD_ID_OUT_DIPV4 = 0x16,
        MLX5_MODIFY_FIELD_ID_OUT_FIRST_VID = 0x17,
        MLX5_MODIFY_FIELD_ID_IN_SMAC_47_16 = 0x31,
        MLX5_MODIFY_FIELD_ID_IN_SMAC_15_0 = 0x32,
        MLX5_MODIFY_FIELD_ID_IN_ETHERTYPE = 0x33,
        MLX5_MODIFY_FIELD_ID_IN_DMAC_47_16 = 0x34,
        MLX5_MODIFY_FIELD_ID_IN_DMAC_15_0 = 0x35,
        MLX5_MODIFY_FIELD_ID_IN_IP_DSCP = 0x36,
        MLX5_MODIFY_FIELD_ID_IN_TCP_FLAGS = 0x37,
        MLX5_MODIFY_FIELD_ID_IN_TCP_SPORT = 0x38,
        MLX5_MODIFY_FIELD_ID_IN_TCP_DPORT = 0x39,
        MLX5_MODIFY_FIELD_ID_IN_IPV4_TTL = 0x3a,
        MLX5_MODIFY_FIELD_ID_IN_UDP_SPORT = 0x3b,
        MLX5_MODIFY_FIELD_ID_IN_UDP_DPORT = 0x3c,
        MLX5_MODIFY_FIELD_ID_IN_SIPV6_127_96 = 0x3d,
        MLX5_MODIFY_FIELD_ID_IN_SIPV6_95_64 = 0x3e,
        MLX5_MODIFY_FIELD_ID_IN_SIPV6_63_32 = 0x3f,
        MLX5_MODIFY_FIELD_ID_IN_SIPV6_31_0 = 0x40,
        MLX5_MODIFY_FIELD_ID_IN_DIPV6_127_96 = 0x41,
        MLX5_MODIFY_FIELD_ID_IN_DIPV6_95_64 = 0x42,
        MLX5_MODIFY_FIELD_ID_IN_DIPV6_63_32 = 0x43,
        MLX5_MODIFY_FIELD_ID_IN_DIPV6_31_0 = 0x44,
        MLX5_MODIFY_FIELD_ID_IN_SIPV4 = 0x45,
        MLX5_MODIFY_FIELD_ID_IN_DIPV4 = 0x46,
        MLX5_MODIFY_FIELD_ID_OUT_IPV6_HOPLIMIT = 0x47,
        MLX5_MODIFY_FIELD_ID_IN_IPV6_HOPLIMIT = 0x48,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_A = 0x49,
        MLX5_MODIFY_FIELD_ID_OUT_IP_PROTOCOL = 0x4a,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_B = 0x50,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_C_0 = 0x51,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_C_1 = 0x52,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_C_2 = 0x53,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_C_3 = 0x54,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_C_4 = 0x55,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_C_5 = 0x56,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_C_6 = 0x57,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_C_7 = 0x58,
        MLX5_MODIFY_FIELD_ID_OUT_TCP_SEQ_NUM = 0x59,
        MLX5_MODIFY_FIELD_ID_IN_TCP_SEQ_NUM = 0x5a,
        MLX5_MODIFY_FIELD_ID_OUT_TCP_ACK_NUM = 0x5b,
        MLX5_MODIFY_FIELD_ID_IN_TCP_ACK_NUM = 0x5c,
        MLX5_MODIFY_FIELD_ID_IPSEC_SYNDROME = 0x5d,
        MLX5_MODIFY_FIELD_ID_OUT_ESP_SPI = 0x5e,
        MLX5_MODIFY_FIELD_ID_IN_ESP_SPI = 0x5f,
        MLX5_MODIFY_FIELD_ID_LRH_SLID = 0x60,
        MLX5_MODIFY_FIELD_ID_LRH_DLID = 0x61,
        MLX5_MODIFY_FIELD_ID_GRH_FL = 0x62,
        MLX5_MODIFY_FIELD_ID_GRH_TCLASS = 0x63,
        MLX5_MODIFY_FIELD_ID_GRH_SGID_127_96 = 0x64,
        MLX5_MODIFY_FIELD_ID_GRH_SGID_95_64 = 0x65,
        MLX5_MODIFY_FIELD_ID_GRH_SGID_63_32 = 0x66,
        MLX5_MODIFY_FIELD_ID_GRH_SGID_31_0 = 0x67,
        MLX5_MODIFY_FIELD_ID_GRH_DGID_127_96 = 0x68,
        MLX5_MODIFY_FIELD_ID_GRH_DGID_95_64 = 0x69,
        MLX5_MODIFY_FIELD_ID_GRH_DGID_63_32 = 0x6a,
        MLX5_MODIFY_FIELD_ID_GRH_DGID_31_0 = 0x6b,
        MLX5_MODIFY_FIELD_ID_BTH_PKEY = 0x6c,
        MLX5_MODIFY_FIELD_ID_BTH_DQPN = 0x6d,
        MLX5_MODIFY_FIELD_ID_GTPU_TEID = 0x6e,
        MLX5_MODIFY_FIELD_ID_OUT_EMD_TAG_DATA_0_1 = 0x6f,
        MLX5_MODIFY_FIELD_ID_OUT_EMD_TAG_DATA_2_5 = 0x70,
        MLX5_MODIFY_FIELD_ID_PSP_SYNDROME = 0x71,
        MLX5_MODIFY_FIELD_ID_MACSEC_SYNDROME = 0x72,
        MLX5_MODIFY_FIELD_ID_OUT_IP_ECN = 0x73,
        MLX5_MODIFY_FIELD_ID_IN_IP_ECN = 0x74,
        MLX5_MODIFY_FIELD_ID_TUNNEL_HDR_DW_1 = 0x75,
        MLX5_MODIFY_FIELD_ID_GTPU_FIRST_EXT_DW_0 = 0x76,
        MLX5_MODIFY_FIELD_ID_PSP_HEADER_0 = 0x77,
        MLX5_MODIFY_FIELD_ID_PSP_HEADER_1 = 0x78,
        MLX5_MODIFY_FIELD_ID_PSP_HEADER_2 = 0x79,
        MLX5_MODIFY_FIELD_ID_PSP_HEADER_3 = 0x7a,
        MLX5_MODIFY_FIELD_ID_PSP_HEADER_4 = 0x7b,
        MLX5_MODIFY_FIELD_ID_PSP_HEADER_5 = 0x7c,
        MLX5_MODIFY_FIELD_ID_PSP_HEADER_6 = 0x7d,
        MLX5_MODIFY_FIELD_ID_PSP_HEADER_7 = 0x7e,
        MLX5_MODIFY_FIELD_ID_PSP_HEADER_8 = 0x7f,
        MLX5_MODIFY_FIELD_ID_PSP_HEADER_9 = 0x80,
        MLX5_MODIFY_FIELD_ID_HASH_RESULT = 0x81,
        MLX5_MODIFY_FIELD_ID_OUT_ESP_SEQ_NUM = 0x82,
        MLX5_MODIFY_FIELD_ID_IN_ESP_SEQ_NUM = 0x83,
        MLX5_MODIFY_FIELD_ID_IN_TUNNEL_HDR_DW_1 = 0x84,
        MLX5_MODIFY_FIELD_ID_OUT_MPLS_LABEL_0 = 0x85,
        MLX5_MODIFY_FIELD_ID_OUT_MPLS_LABEL_1 = 0x86,
        MLX5_MODIFY_FIELD_ID_OUT_MPLS_LABEL_2 = 0x87,
        MLX5_MODIFY_FIELD_ID_OUT_MPLS_LABEL_3 = 0x88,
        MLX5_MODIFY_FIELD_ID_OUT_MPLS_LABEL_4 = 0x89,
        MLX5_MODIFY_FIELD_ID_IN_MPLS_LABEL_0 = 0x8a,
        MLX5_MODIFY_FIELD_ID_IN_MPLS_LABEL_1 = 0x8b,
        MLX5_MODIFY_FIELD_ID_IN_MPLS_LABEL_2 = 0x8c,
        MLX5_MODIFY_FIELD_ID_IN_MPLS_LABEL_3 = 0x8d,
        MLX5_MODIFY_FIELD_ID_IN_MPLS_LABEL_4 = 0x8e,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_C_8 = 0x8f,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_C_9 = 0x90,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_C_10 = 0x91,
        MLX5_MODIFY_FIELD_ID_METADATA_REG_C_11 = 0x92,
        MLX5_MODIFY_FIELD_ID_IN2_SMAC_47_16 = 0x100,
        MLX5_MODIFY_FIELD_ID_IN2_SMAC_15_0 = 0x101,
        MLX5_MODIFY_FIELD_ID_IN2_ETHERTYPE = 0x102,
        MLX5_MODIFY_FIELD_ID_IN2_DMAC_47_16 = 0x103,
        MLX5_MODIFY_FIELD_ID_IN2_DMAC_15_0 = 0x104,
        MLX5_MODIFY_FIELD_ID_IN2_IP_DSCP = 0x105,
        MLX5_MODIFY_FIELD_ID_IN2_TCP_FLAGS = 0x106,
        MLX5_MODIFY_FIELD_ID_IN2_TCP_SPORT = 0x107,
        MLX5_MODIFY_FIELD_ID_IN2_TCP_DPORT = 0x108,
        MLX5_MODIFY_FIELD_ID_IN2_IPV4_TTL = 0x109,
        MLX5_MODIFY_FIELD_ID_IN2_UDP_SPORT = 0x10a,
        MLX5_MODIFY_FIELD_ID_IN2_UDP_DPORT = 0x10b,
        MLX5_MODIFY_FIELD_ID_IN2_SIPV6_127_96 = 0x10c,
        MLX5_MODIFY_FIELD_ID_IN2_SIPV6_95_64 = 0x10d,
        MLX5_MODIFY_FIELD_ID_IN2_SIPV6_63_32 = 0x10e,
        MLX5_MODIFY_FIELD_ID_IN2_SIPV6_31_0 = 0x10f,
        MLX5_MODIFY_FIELD_ID_IN2_DIPV6_127_96 = 0x110,
        MLX5_MODIFY_FIELD_ID_IN2_DIPV6_95_64 = 0x111,
        MLX5_MODIFY_FIELD_ID_IN2_DIPV6_63_32 = 0x112,
        MLX5_MODIFY_FIELD_ID_IN2_DIPV6_31_0 = 0x113,
        MLX5_MODIFY_FIELD_ID_IN2_SIPV4 = 0x114,
        MLX5_MODIFY_FIELD_ID_IN2_DIPV4 = 0x115,
        MLX5_MODIFY_FIELD_ID_IN2_IPV6_HOPLIMIT = 0x116,
        MLX5_MODIFY_FIELD_ID_IN2_TCP_SEQ_NUM = 0x117,
        MLX5_MODIFY_FIELD_ID_IN2_TCP_ACK_NUM = 0x118,
        MLX5_MODIFY_FIELD_ID_IN2_ESP_SPI = 0x119,
        MLX5_MODIFY_FIELD_ID_IN2_IP_ECN = 0x11a,
        MLX5_MODIFY_FIELD_ID_IN2_ESP_SEQ_NUM = 0x11b,
        MLX5_MODIFY_FIELD_ID_OUT_IPV6_TRAFFIC_CLASS = 0x11c,
        MLX5_MODIFY_FIELD_ID_OUT_IPV4_TOTAL_LENGTH = 0x11d,
        MLX5_MODIFY_FIELD_ID_OUT_IPV6_PAYLOAD_LENGTH = 0x11e,
        MLX5_MODIFY_FIELD_ID_OUT_IPV4_IHL = 0x11f,
        MLX5_MODIFY_FIELD_ID_OUT_TCP_DATA_OFFSET = 0x120,
        MLX5_MODIFY_FIELD_ID_IN_IPV6_TRAFFIC_CLASS = 0x121,
        MLX5_MODIFY_FIELD_ID_IN_IPV4_TOTAL_LENGTH = 0x122,
        MLX5_MODIFY_FIELD_ID_IN_IPV6_PAYLOAD_LENGTH = 0x123,
        MLX5_MODIFY_FIELD_ID_IN_IPV4_IHL = 0x124,
        MLX5_MODIFY_FIELD_ID_IN_TCP_DATA_OFFSET = 0x125,
        MLX5_MODIFY_FIELD_ID_IPSEC_NEXT_HEADER = 0x126,
        MLX5_MODIFY_FIELD_ID_OUT_IPV6_FLOW_LABEL = 0x127,
        MLX5_MODIFY_FIELD_ID_IN_IPV6_FLOW_LABEL = 0x128,
        MLX5_MODIFY_FIELD_ID_IN2_IPV6_FLOW_LABEL = 0x129
    };

    enum {
        MLX5_ANCHOR_ID_PACKET_START = 0x0,
        MLX5_ANCHOR_ID_MAC_START = 0x1,
        MLX5_ANCHOR_ID_FIRST_VLAN = 0x2,
        MLX5_ANCHOR_ID_SECOND_VLAN = 0x3,
        MLX5_ANCHOR_ID_FIRST_CFG_ETHERTYPE = 0x4,
        MLX5_ANCHOR_ID_SECOND_CFG_ETHERTYPE = 0x5,
        MLX5_ANCHOR_ID_FIRST_MPLS = 0x6,
        MLX5_ANCHOR_ID_IP_START = 0x7,
        MLX5_ANCHOR_ID_ESP = 0x8,
        MLX5_ANCHOR_ID_TCP_UDP_START = 0x9,
        MLX5_ANCHOR_ID_TUNNEL_HEADER_START = 0xa,
        MLX5_ANCHOR_ID_FLEXPARSER0 = 0xb,
        MLX5_ANCHOR_ID_FLEXPARSER1 = 0xc,
        MLX5_ANCHOR_ID_FLEXPARSER2 = 0xd,
        MLX5_ANCHOR_ID_FLEXPARSER3 = 0xe,
        MLX5_ANCHOR_ID_FLEXPARSER4 = 0xf,
        MLX5_ANCHOR_ID_FLEXPARSER5 = 0x10,
        MLX5_ANCHOR_ID_FLEXPARSER6 = 0x11,
        MLX5_ANCHOR_ID_FLEXPARSER7 = 0x12,
        MLX5_ANCHOR_ID_IN_MAC_START = 0x13,
        MLX5_ANCHOR_ID_IN_FIRST_VLAN = 0x14,
        MLX5_ANCHOR_ID_IN_SECOND_VLAN = 0x15,
        MLX5_ANCHOR_ID_IN_FIRST_CFG_ETHERTYPE = 0x16,
        MLX5_ANCHOR_ID_IN_SECOND_CFG_ETHERTYPE = 0x17,
        MLX5_ANCHOR_ID_IN_FIRST_MPLS = 0x18,
        MLX5_ANCHOR_ID_IN_IP_START = 0x19,
        MLX5_ANCHOR_ID_IN_TCP_UDP_START = 0x1a,
        MLX5_ANCHOR_ID_PSP_PAYLOAD = 0x1f,
        MLX5_ANCHOR_ID_IN2_MAC_START = 0x2d,
        MLX5_ANCHOR_ID_IN2_IP_START = 0x33
    };

    enum {
        MLX5_ICMD_CMDS_OPCODE_ICMD_OPCODE_QUERY_FW_INFO = 0x8007,
        MLX5_ICMD_CMDS_OPCODE_ICMD_QUERY_CAPABILITY = 0x8400,
        MLX5_ICMD_CMDS_OPCODE_ICMD_MH_SYNC = 0x8402,
        MLX5_ICMD_CMDS_OPCODE_ICMD_MH_SYNC_STATUS = 0x8403,
        MLX5_ICMD_CMDS_OPCODE_ICMD_GET_FRC_CHALLENGE = 0x8404,
        MLX5_ICMD_CMDS_OPCODE_ICMD_SET_FRC = 0x8405,
        MLX5_ICMD_CMDS_OPCODE_ICMD_ACCESS_REGISTER = 0x9001,
        MLX5_ICMD_CMDS_OPCODE_ICMD_QUERY_VIRTUAL_MAC = 0x9003,
        MLX5_ICMD_CMDS_OPCODE_ICMD_SET_VIRTUAL_MAC = 0x9004,
        MLX5_ICMD_CMDS_OPCODE_ICMD_QUERY_WOL_ROL = 0x9005,
        MLX5_ICMD_CMDS_OPCODE_ICMD_SET_WOL_ROL = 0x9006,
        MLX5_ICMD_CMDS_OPCODE_ICMD_OCBB_INIT = 0x9007,
        MLX5_ICMD_CMDS_OPCODE_ICMD_OCBB_QUERY_HEADER_STATUS = 0x9008,
        MLX5_ICMD_CMDS_OPCODE_ICMD_OCBB_QUERY_ETOC_STATUS = 0x9009,
        MLX5_ICMD_CMDS_OPCODE_ICMD_OCBB_SET_EVENT = 0x900a,
        MLX5_ICMD_CMDS_OPCODE_ICMD_QUERY_VIRTUAL_PARAMETERS = 0x900b,
        MLX5_ICMD_CMDS_OPCODE_ICMD_SET_VIRTUAL_PARAMETERS = 0x900c,
        MLX5_ICMD_CMDS_OPCODE_ICMD_SET_DIAGNOSTIC_PARAMS = 0x9020,
        MLX5_ICMD_CMDS_OPCODE_ICMD_QUERY_DIAGNOSTIC_PARAMS = 0x9021,
        MLX5_ICMD_CMDS_OPCODE_ICMD_QUERY_DIAGNOSTIC_COUNTERS = 0x9022,
        MLX5_ICMD_CMDS_OPCODE_ICMD_OPCODE_INIT_OCSD = 0xf004
    };

    struct mlx5_ifc_uint64_bits {
        uint8_t hi[0x20];

        uint8_t lo[0x20];
    };

    struct mlx5_ifc_bar_segment_region_param_bits {
        uint8_t segment_type[0x8];
        uint8_t region_type[0x8];
        uint8_t reserved_at_10[0xd];
        uint8_t bar_id[0x3];

        uint8_t reserved_at_20[0x10];
        uint8_t region_id[0x10];

        uint8_t region_base[0x40];

        uint8_t region_size[0x40];

        uint8_t reserved_at_c0[0x40];
    };

    struct mlx5_ifc_flow_table_fields_supported_bits {
        uint8_t outer_dmac[0x1];
        uint8_t outer_smac[0x1];
        uint8_t outer_ether_type[0x1];
        uint8_t outer_ip_version[0x1];
        uint8_t outer_first_prio[0x1];
        uint8_t outer_first_cfi[0x1];
        uint8_t outer_first_vid[0x1];
        uint8_t outer_ipv4_ttl[0x1];
        uint8_t outer_second_prio[0x1];
        uint8_t outer_second_cfi[0x1];
        uint8_t outer_second_vid[0x1];
        uint8_t outer_ipv6_flow_label[0x1];
        uint8_t outer_sip[0x1];
        uint8_t outer_dip[0x1];
        uint8_t outer_frag[0x1];
        uint8_t outer_ip_protocol[0x1];
        uint8_t outer_ip_ecn[0x1];
        uint8_t outer_ip_dscp[0x1];
        uint8_t outer_udp_sport[0x1];
        uint8_t outer_udp_dport[0x1];
        uint8_t outer_tcp_sport[0x1];
        uint8_t outer_tcp_dport[0x1];
        uint8_t outer_tcp_flags[0x1];
        uint8_t outer_gre_protocol[0x1];
        uint8_t outer_gre_key[0x1];
        uint8_t outer_vxlan_vni[0x1];
        uint8_t outer_geneve_vni[0x1];
        uint8_t outer_geneve_oam[0x1];
        uint8_t outer_geneve_protocol_type[0x1];
        uint8_t outer_geneve_opt_len[0x1];
        uint8_t source_vhca_port[0x1];
        uint8_t source_eswitch_port[0x1];

        uint8_t inner_dmac[0x1];
        uint8_t inner_smac[0x1];
        uint8_t inner_ether_type[0x1];
        uint8_t inner_ip_version[0x1];
        uint8_t inner_first_prio[0x1];
        uint8_t inner_first_cfi[0x1];
        uint8_t inner_first_vid[0x1];
        uint8_t inner_ipv4_ttl[0x1];
        uint8_t inner_second_prio[0x1];
        uint8_t inner_second_cfi[0x1];
        uint8_t inner_second_vid[0x1];
        uint8_t inner_ipv6_flow_label[0x1];
        uint8_t inner_sip[0x1];
        uint8_t inner_dip[0x1];
        uint8_t inner_frag[0x1];
        uint8_t inner_ip_protocol[0x1];
        uint8_t inner_ip_ecn[0x1];
        uint8_t inner_ip_dscp[0x1];
        uint8_t inner_udp_sport[0x1];
        uint8_t inner_udp_dport[0x1];
        uint8_t inner_tcp_sport[0x1];
        uint8_t inner_tcp_dport[0x1];
        uint8_t inner_tcp_flags[0x1];
        uint8_t outer_tcp_seq_num[0x1];
        uint8_t inner_tcp_seq_num[0x1];
        uint8_t prog_sample_field[0x1];
        uint8_t outer_first_mpls_over_udp_cw[0x1];
        uint8_t outer_tcp_ack_num[0x1];
        uint8_t inner_tcp_ack_num[0x1];
        uint8_t outer_first_mpls_over_gre_cw[0x1];
        uint8_t metadata_reg_b[0x1];
        uint8_t metadata_reg_a[0x1];

        uint8_t geneve_tlv_option_0_data[0x1];
        uint8_t geneve_tlv_option_0_exist[0x1];
        uint8_t outer_vxlan_gpe_vni[0x1];
        uint8_t outer_vxlan_gpe_flags[0x1];
        uint8_t outer_vxlan_gpe_next_protocol[0x1];
        uint8_t outer_first_mpls_over_udp_ttl[0x1];
        uint8_t outer_first_mpls_over_udp_s_bos[0x1];
        uint8_t outer_first_mpls_over_udp_exp[0x1];
        uint8_t outer_first_mpls_over_udp_label[0x1];
        uint8_t outer_first_mpls_over_gre_ttl[0x1];
        uint8_t outer_first_mpls_over_gre_s_bos[0x1];
        uint8_t outer_first_mpls_over_gre_exp[0x1];
        uint8_t outer_first_mpls_over_gre_label[0x1];
        uint8_t inner_first_mpls_ttl[0x1];
        uint8_t inner_first_mpls_s_bos[0x1];
        uint8_t inner_first_mpls_exp[0x1];
        uint8_t inner_first_mpls_label[0x1];
        uint8_t outer_first_mpls_ttl[0x1];
        uint8_t outer_first_mpls_s_bos[0x1];
        uint8_t outer_first_mpls_exp[0x1];
        uint8_t outer_first_mpls_label[0x1];
        uint8_t outer_emd_tag[0x1];
        uint8_t inner_esp_spi[0x1];
        uint8_t outer_esp_spi[0x1];
        uint8_t inner_ipv6_hop_limit[0x1];
        uint8_t outer_ipv6_hop_limit[0x1];
        uint8_t bth_dst_qp[0x1];
        uint8_t inner_first_svlan[0x1];
        uint8_t inner_second_svlan[0x1];
        uint8_t outer_first_svlan[0x1];
        uint8_t outer_second_svlan[0x1];
        uint8_t source_sqn[0x1];

        uint8_t outer_gre_c_present[0x1];
        uint8_t outer_gre_k_present[0x1];
        uint8_t outer_gre_s_present[0x1];
        uint8_t ipsec_syndrome[0x1];
        uint8_t ipsec_next_header[0x1];
        uint8_t gtpu_first_ext_dw_0[0x1];
        uint8_t gtpu_dw_0[0x1];
        uint8_t gtpu_teid[0x1];
        uint8_t gtpu_msg_type[0x1];
        uint8_t gtpu_msg_flags[0x1];
        uint8_t outer_lrh_lid[0x1];
        uint8_t outer_grh_flow_label[0x1];
        uint8_t outer_grh_tclass[0x1];
        uint8_t outer_grh_gid[0x1];
        uint8_t outer_bth_pkey[0x1];
        uint8_t gtpu_dw_2[0x1];
        uint8_t outer_geneve_ver[0x1];
        uint8_t outer_geneve_c[0x1];
        uint8_t icmpv6_code[0x1];
        uint8_t icmp_code[0x1];
        uint8_t icmpv6_type[0x1];
        uint8_t icmp_type[0x1];
        uint8_t icmpv6_header_data[0x1];
        uint8_t icmp_header_data[0x1];
        uint8_t metadata_reg_c_7[0x1];
        uint8_t metadata_reg_c_6[0x1];
        uint8_t metadata_reg_c_5[0x1];
        uint8_t metadata_reg_c_4[0x1];
        uint8_t metadata_reg_c_3[0x1];
        uint8_t metadata_reg_c_2[0x1];
        uint8_t metadata_reg_c_1[0x1];
        uint8_t metadata_reg_c_0[0x1];
    };

    struct mlx5_ifc_flow_table_fields_supported_2_bits {
        uint8_t inner2[0x1];
        uint8_t inner_tunnel_header[0x1];
        uint8_t inner_l4_type[0x1];
        uint8_t outer_l4_type[0x1];
        uint8_t reserved_at_4[0x3];
        uint8_t bth_a[0x1];
        uint8_t inner_mpls[0x1];
        uint8_t outer_mpls[0x1];
        uint8_t lag_rx_port_affinity[0x1];
        uint8_t inner_esp_seq_num[0x1];
        uint8_t outer_esp_seq_num[0x1];
        uint8_t hash_result[0x1];
        uint8_t bth_opcode[0x1];
        uint8_t tunnel_header_2_3[0x1];
        uint8_t tunnel_header_0_1[0x1];
        uint8_t macsec_syndrome[0x1];
        uint8_t macsec_tag[0x1];
        uint8_t outer_lrh_sl[0x1];
        uint8_t inner_ipv4_ihl[0x1];
        uint8_t outer_ipv4_ihl[0x1];
        uint8_t psp_syndrome[0x1];
        uint8_t inner_l3_ok[0x1];
        uint8_t inner_l4_ok[0x1];
        uint8_t outer_l3_ok[0x1];
        uint8_t outer_l4_ok[0x1];
        uint8_t psp_header[0x1];
        uint8_t inner_ipv4_checksum_ok[0x1];
        uint8_t inner_l4_checksum_ok[0x1];
        uint8_t outer_ipv4_checksum_ok[0x1];
        uint8_t outer_l4_checksum_ok[0x1];

        uint8_t reserved_at_20[0xf];
        uint8_t ipsec_next_header[0x1];
        uint8_t inner_tcp_data_offset[0x1];
        uint8_t out_tcp_data_offset[0x1];
        uint8_t inner_ipv4_total_length[0x1];
        uint8_t out_ipv4_total_length[0x1];
        uint8_t inner_ipv6_payload_length[0x1];
        uint8_t inner_ipv6_traffic_class[0x1];
        uint8_t out_ipv6_payload_length[0x1];
        uint8_t out_ipv6_traffic_class[0x1];
        uint8_t reserved_at_38[0x4];
        uint8_t metadata_reg_c_11[0x1];
        uint8_t metadata_reg_c_10[0x1];
        uint8_t metadata_reg_c_9[0x1];
        uint8_t metadata_reg_c_8[0x1];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_odp_per_transport_service_cap_bits {
        uint8_t send[0x1];
        uint8_t receive[0x1];
        uint8_t write[0x1];
        uint8_t read[0x1];
        uint8_t atomic[0x1];
        uint8_t rmp[0x1];
        uint8_t tag_matching[0x1];
        uint8_t reserved_at_7[0x19];
    };

    enum {
        MLX5_VENDOR_SPECIFIC_SEGMENT_PARAMS_SEGMENT_TYPE_VENDOR_CAP = 0x1,
        MLX5_VENDOR_SPECIFIC_SEGMENT_PARAMS_SEGMENT_TYPE_BAR_REGION = 0x2,
    };

    enum {
        MLX5_VENDOR_SPECIFIC_SEGMENT_PARAMS_CAPABILITY_TYPE_VSC = 0x0,
        MLX5_VENDOR_SPECIFIC_SEGMENT_PARAMS_CAPABILITY_TYPE_VSEC = 0x1,
    };

    struct mlx5_ifc_vendor_specific_segment_params_bits {
        uint8_t segment_type[0x8];
        uint8_t capability_type[0x8];
        uint8_t reserved_at_10[0x10];

        uint8_t reserved_at_20[0x20];

        uint8_t cookie[0x40];
    };

    struct mlx5_ifc_mac_address_layout_bits {
        uint8_t reserved_at_0[0x10];
        uint8_t mac_addr_47_32[0x10];

        uint8_t mac_addr_31_0[0x20];
    };

    struct mlx5_ifc_bar_region_updates_notifier_bits {
        uint8_t region_update[0x1];
        uint8_t reserved_at_1[0xf];
        uint8_t region_id[0x10];
    };

    enum {
        MLX5_BAR_SEGMENT_DB_DB_RESOURCE_ID_MODE_DB_OFFSET = 0x0,
        MLX5_BAR_SEGMENT_DB_DB_RESOURCE_ID_MODE_DB_DATA = 0x1,
    };

    struct mlx5_ifc_bar_segment_db_bits {
        struct mlx5_ifc_bar_segment_region_param_bits bar_segment_region_parameters;

        uint8_t reserved_at_100[0x2];
        uint8_t resource_id_msbyte[0x6];
        uint8_t reserved_at_108[0x2];
        uint8_t resource_id_lsbyte[0x6];
        uint8_t reserved_at_110[0x2];
        uint8_t log_stride_size[0x6];
        uint8_t reserved_at_118[0x2];
        uint8_t log_db_size[0x6];

        uint8_t db_resource_id_mode[0x4];
        uint8_t reserved_at_124[0x1c];

        uint8_t reserved_at_140[0xc0];
    };

    struct mlx5_ifc_bar_segment_msix_bits {
        struct mlx5_ifc_bar_segment_region_param_bits bar_segment_region_parameters;

        uint8_t reserved_at_100[0x100];
    };

    struct mlx5_ifc_bar_segment_stateful_bits {
        struct mlx5_ifc_bar_segment_region_param_bits bar_segment_region_parameters;

        uint8_t reserved_at_100[0x100];
    };

    struct mlx5_ifc_bar_segment_sw_pci_cb_bits {
        struct mlx5_ifc_bar_segment_region_param_bits bar_segment_region_parameters;

        uint8_t cookie[0x40];

        uint8_t reserved_at_140[0xc0];
    };

    struct mlx5_ifc_cmd_pas_bits {
        uint8_t pa_h[0x20];

        uint8_t pa_l[0x14];
        uint8_t reserved_at_34[0xc];
    };

    struct mlx5_ifc_diagnostic_cntr_layout_bits {
        uint8_t sync[0x1];
        uint8_t reserved_at_1[0xf];
        uint8_t counter_id[0x10];
    };

    struct mlx5_ifc_emulated_function_info_bits {
        uint8_t pci_bdf[0x10];
        uint8_t vhca_id[0x10];

        uint8_t hotplug_function[0x1];
        uint8_t max_num_vfs_valid[0x1];
        uint8_t vf_exist[0x1];
        uint8_t reserved_at_23[0xd];
        uint8_t max_num_vfs[0x10];
    };

    struct mlx5_ifc_flow_table_prop_layout_bits {
        uint8_t ft_support[0x1];
        uint8_t flow_tag[0x1];
        uint8_t flow_counter[0x1];
        uint8_t flow_modify_en[0x1];
        uint8_t modify_root[0x1];
        uint8_t identified_miss_table[0x1];
        uint8_t flow_table_modify[0x1];
        uint8_t reformat[0x1];
        uint8_t decap[0x1];
        uint8_t reset_root_to_default[0x1];
        uint8_t pop_vlan[0x1];
        uint8_t push_vlan[0x1];
        uint8_t fpga_vendor_acceleration[0x1];
        uint8_t pop_vlan_2[0x1];
        uint8_t push_vlan_2[0x1];
        uint8_t reformat_and_vlan_action[0x1];
        uint8_t modify_and_vlan_action[0x1];
        uint8_t sw_owner[0x1];
        uint8_t reformat_l3_tunnel_to_l2[0x1];
        uint8_t reformat_l2_to_l3_tunnel[0x1];
        uint8_t reformat_and_modify_action[0x1];
        uint8_t ignore_flow_level[0x1];
        uint8_t ip_type[0x1];
        uint8_t table_miss_action_domain[0x1];
        uint8_t termination_table[0x1];
        uint8_t reformat_and_fwd_to_table[0x1];
        uint8_t forward_vhca_rx[0x1];
        uint8_t forward_vhca_tx[0x1];
        uint8_t ipsec_encrypt[0x1];
        uint8_t ipsec_decrypt[0x1];
        uint8_t sw_owner_v2[0x1];
        uint8_t wqe_based_flow_update[0x1];

        uint8_t termination_table_raw_traffic[0x1];
        uint8_t vlan_and_fwd_to_table[0x1];
        uint8_t log_max_ft_size[0x6];
        uint8_t log_max_modify_header_context[0x8];
        uint8_t max_modify_header_actions[0x8];
        uint8_t max_ft_level[0x8];

        uint8_t reformat_add_esp_transport[0x1];
        uint8_t reformat_l2_to_l3_esp_tunnel[0x1];
        uint8_t reformat_add_esp_transport_over_udp[0x1];
        uint8_t reformat_del_esp_transport[0x1];
        uint8_t reformat_l3_esp_tunnel_to_l2[0x1];
        uint8_t reformat_del_esp_transport_over_udp[0x1];
        uint8_t execute_aso[0x1];
        uint8_t forward_flow_meter[0x1];
        uint8_t log_max_flow_sampler_num[0x8];
        uint8_t metadata_reg_b_width[0x8];
        uint8_t metadata_reg_a_width[0x8];

        uint8_t reformat_l2_to_l3_psp_tunnel[0x1];
        uint8_t reformat_l3_psp_tunnel_to_l2[0x1];
        uint8_t reformat_insert[0x1];
        uint8_t reformat_remove[0x1];
        uint8_t macsec_encrypt[0x1];
        uint8_t macsec_decrypt[0x1];
        uint8_t psp_encrypt[0x1];
        uint8_t psp_decrypt[0x1];
        uint8_t reformat_add_macsec[0x1];
        uint8_t reformat_remove_macsec[0x1];
        uint8_t reparse[0x1];
        uint8_t stc_insert_encap[0x1];
        uint8_t cross_vhca_object[0x1];
        uint8_t reformat_l2_to_l3_audp_tunnel[0x1];
        uint8_t reformat_l3_audp_tunnel_to_l2[0x1];
        uint8_t ignore_flow_level_rtc_valid[0x1];
        uint8_t reserved_at_70[0x8];
        uint8_t log_max_ft_num[0x8];

        uint8_t reserved_at_80[0x10];
        uint8_t log_max_flow_counter[0x8];
        uint8_t log_max_destination[0x8];

        uint8_t reserved_at_a0[0x18];
        uint8_t log_max_flow[0x8];

        uint8_t reserved_at_c0[0x40];

        struct mlx5_ifc_flow_table_fields_supported_bits ft_field_support;

        struct mlx5_ifc_flow_table_fields_supported_bits ft_field_bitmask_support;
    };

    struct mlx5_ifc_generic_emulated_function_info_bits {
        uint8_t pci_bdf[0x10];
        uint8_t vhca_id[0x10];

        uint8_t reserved_at_20[0xe0];

        uint8_t generic_pci_device_type_name[8][0x20];
    };

    struct mlx5_ifc_header_modify_cap_properties_bits {
        struct mlx5_ifc_flow_table_fields_supported_bits set_action_field_support;

        struct mlx5_ifc_flow_table_fields_supported_2_bits set_action_field_support_2;

        struct mlx5_ifc_flow_table_fields_supported_bits add_action_field_support;

        struct mlx5_ifc_flow_table_fields_supported_2_bits add_action_field_support_2;

        struct mlx5_ifc_flow_table_fields_supported_bits copy_action_field_support;

        struct mlx5_ifc_flow_table_fields_supported_2_bits copy_action_field_support_2;

        uint8_t reserved_at_300[0x100];
    };

    struct mlx5_ifc_odp_scheme_cap_bits {
        uint8_t reserved_at_0[0x40];

        uint8_t sig[0x1];
        uint8_t cross_vhca_mkey[0x1];
        uint8_t klm_null_mkey[0x1];
        uint8_t dpa_process_win[0x1];
        uint8_t reserved_at_44[0x3];
        uint8_t mmo_wqe[0x1];
        uint8_t local_mmo_wqe[0x1];
        uint8_t aso_wqe[0x1];
        uint8_t umr_wqe[0x1];
        uint8_t get_psv_wqe[0x1];
        uint8_t rget_psv_wqe[0x1];
        uint8_t reserved_at_4d[0x13];

        uint8_t reserved_at_60[0x20];

        struct mlx5_ifc_odp_per_transport_service_cap_bits rc_odp_caps;

        struct mlx5_ifc_odp_per_transport_service_cap_bits uc_odp_caps;

        struct mlx5_ifc_odp_per_transport_service_cap_bits ud_odp_caps;

        struct mlx5_ifc_odp_per_transport_service_cap_bits xrc_odp_caps;

        struct mlx5_ifc_odp_per_transport_service_cap_bits dc_odp_caps;

        uint8_t reserved_at_120[0xe0];
    };

    struct mlx5_ifc_vendor_specific_segment_vsc_bits {
        struct mlx5_ifc_vendor_specific_segment_params_bits vs_segment_parameters;

        uint8_t reserved_at_80[0x8];
        uint8_t vsc_length[0x8];
        uint8_t reserved_at_90[0x10];

        uint8_t reserved_at_a0[0x160];
    };

    struct mlx5_ifc_vendor_specific_segment_vsec_bits {
        struct mlx5_ifc_vendor_specific_segment_params_bits vs_segment_parameters;

        uint8_t vsec_rev[0x4];
        uint8_t vsec_length[0xc];
        uint8_t vsec_id[0x10];

        uint8_t reserved_at_a0[0x160];
    };

    struct mlx5_ifc_virtio_q_config_bits {
        uint8_t queue_size[0x10];
        uint8_t queue_msix_vector[0x10];

        uint8_t queue_enable[0x10];
        uint8_t queue_notify_off[0x10];

        uint8_t queue_desc[0x40];

        uint8_t queue_driver[0x40];

        uint8_t queue_device[0x40];
    };

    struct mlx5_ifc_vlan_layout_bits {
        uint8_t reserved_at_0[0x14];
        uint8_t vlan[0xc];

        uint8_t reserved_at_20[0x20];
    };

    enum {
        MLX5_ADS_STAT_RATE_NO_LIMIT = 0x0,
        MLX5_ADS_STAT_RATE_GBPS_56 = 0x1,
        MLX5_ADS_STAT_RATE_GBPS_25 = 0x2,
        MLX5_ADS_STAT_RATE_GBPS_100 = 0x3,
        MLX5_ADS_STAT_RATE_GBPS_200 = 0x4,
        MLX5_ADS_STAT_RATE_GBPS_50 = 0x5,
        MLX5_ADS_STAT_RATE_GBPS_400 = 0x6,
        MLX5_ADS_STAT_RATE_GBPS_2_5 = 0x7,
        MLX5_ADS_STAT_RATE_GBPS_10 = 0x8,
        MLX5_ADS_STAT_RATE_GBPS_30 = 0x9,
        MLX5_ADS_STAT_RATE_GBPS_5 = 0xa,
        MLX5_ADS_STAT_RATE_GBPS_20 = 0xb,
        MLX5_ADS_STAT_RATE_GBPS_40 = 0xc,
        MLX5_ADS_STAT_RATE_GBPS_60 = 0xd,
        MLX5_ADS_STAT_RATE_GBPS_80 = 0xe,
        MLX5_ADS_STAT_RATE_GBPS_120 = 0xf,
    };

    struct mlx5_ifc_ads_bits {
        uint8_t fl[0x1];
        uint8_t free_ar[0x1];
        uint8_t reserved_at_2[0xe];
        uint8_t pkey_index[0x10];

        uint8_t plane_index[0x8];
        uint8_t grh[0x1];
        uint8_t mlid[0x7];
        uint8_t rlid[0x10];

        uint8_t ack_timeout[0x5];
        uint8_t reserved_at_45[0x3];
        uint8_t src_addr_index[0x8];
        uint8_t log_rtm[0x4];
        uint8_t stat_rate[0x4];
        uint8_t hop_limit[0x8];

        uint8_t reserved_at_60[0x4];
        uint8_t tclass[0x8];
        uint8_t flow_label[0x14];

        uint8_t rgid_or_rip[4][0x20];

        uint8_t reserved_at_100[0x4];
        uint8_t f_dscp[0x1];
        uint8_t f_ecn[0x1];
        uint8_t reserved_at_106[0x1];
        uint8_t f_eth_prio[0x1];
        uint8_t ecn[0x2];
        uint8_t dscp[0x6];
        uint8_t udp_sport[0x10];

        uint8_t reserved_at_120[0x1];
        uint8_t eth_prio[0x3];
        uint8_t sl[0x4];
        uint8_t vhca_port_num[0x8];
        uint8_t rmac_47_32[0x10];

        uint8_t rmac_31_0[0x20];
    };

    struct mlx5_ifc_adv_virtualization_capabilities_bits {
        uint8_t reserved_at_0[0x3];
        uint8_t pg_track_log_max_num[0x5];
        uint8_t pg_track_max_num_range[0x8];
        uint8_t pg_track_log_min_addr_space[0x8];
        uint8_t pg_track_log_max_addr_space[0x8];

        uint8_t reserved_at_20[0x3];
        uint8_t pg_track_log_min_msg_size[0x5];
        uint8_t reserved_at_28[0x3];
        uint8_t pg_track_log_max_msg_size[0x5];
        uint8_t reserved_at_30[0x3];
        uint8_t pg_track_log_min_page_size[0x5];
        uint8_t reserved_at_38[0x3];
        uint8_t pg_track_log_max_page_size[0x5];

        uint8_t reserved_at_40[0x7c0];
    };

    struct mlx5_ifc_as_notify_params_bits {
        uint8_t local_partition_id[0xc];
        uint8_t process_id[0x14];

        uint8_t reserved_at_20[0x10];
        uint8_t thread_id[0x10];
    };

    enum {
        MLX5_ATOMIC_CAPS_ATOMIC_REQ_8B_ENDIANNESS_MODE_BIG = 0x0,
        MLX5_ATOMIC_CAPS_ATOMIC_REQ_8B_ENDIANNESS_MODE_ACCORDING_TO_HOST_ENDIANNESS = 0x1,
    };

    enum {
        MLX5_ATOMIC_CAPS_ATOMIC_OPERATIONS_ATOMIC_COMPARE_AND_SWAP_SUPPORTED = 0x1,
        MLX5_ATOMIC_CAPS_ATOMIC_OPERATIONS_ATOMIC_FETCH_AND_ADD_SUPPORTED = 0x2,
        MLX5_ATOMIC_CAPS_ATOMIC_OPERATIONS_ATOMIC_MASKED_COMPARE_AND_SWAP_SUPPORTED = 0x4,
        MLX5_ATOMIC_CAPS_ATOMIC_OPERATIONS_ATOMIC_MASKED_FETCH_AND_ADD_SUPPORTED = 0x8,
        MLX5_ATOMIC_CAPS_ATOMIC_OPERATIONS_REMOTE_MICRO_APPLICATIONS_SUPPORTED = 0x10,
    };

    enum {
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_BYTE_1 = 0x1,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_BYTES_2 = 0x2,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_BYTES_4 = 0x4,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_BYTES_8 = 0x8,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_BYTES_16 = 0x10,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_BYTES_32 = 0x20,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_BYTES_64 = 0x40,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_BYTES_128 = 0x80,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_QP_BYTES_256 = 0x100,
    };

    enum {
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_BYTE_1 = 0x1,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_BYTES_2 = 0x2,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_BYTES_4 = 0x4,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_BYTES_8 = 0x8,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_BYTES_16 = 0x10,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_BYTES_32 = 0x20,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_BYTES_64 = 0x40,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_BYTES_128 = 0x80,
        MLX5_ATOMIC_CAPS_ATOMIC_SIZE_DC_BYTES_256 = 0x100,
    };

    enum {
        MLX5_ATOMIC_CAPS_FETCH_ADD_PCI_ATOMIC_BYTES_4 = 0x1,
        MLX5_ATOMIC_CAPS_FETCH_ADD_PCI_ATOMIC_BYTES_8 = 0x2,
        MLX5_ATOMIC_CAPS_FETCH_ADD_PCI_ATOMIC_BYTES_16 = 0x4,
    };

    enum {
        MLX5_ATOMIC_CAPS_SWAP_PCI_ATOMIC_BYTES_4 = 0x1,
        MLX5_ATOMIC_CAPS_SWAP_PCI_ATOMIC_BYTES_8 = 0x2,
        MLX5_ATOMIC_CAPS_SWAP_PCI_ATOMIC_BYTES_16 = 0x4,
    };

    enum {
        MLX5_ATOMIC_CAPS_COMPARE_SWAP_PCI_ATOMIC_BYTES_4 = 0x1,
        MLX5_ATOMIC_CAPS_COMPARE_SWAP_PCI_ATOMIC_BYTES_8 = 0x2,
        MLX5_ATOMIC_CAPS_COMPARE_SWAP_PCI_ATOMIC_BYTES_16 = 0x4,
    };

    struct mlx5_ifc_atomic_caps_bits {
        uint8_t reserved_at_0[0x40];

        uint8_t atomic_req_8b_endianness_mode[0x2];
        uint8_t reserved_at_42[0x4];
        uint8_t supported_atomic_req_8b_endianness_mode_1[0x1];
        uint8_t reserved_at_47[0x19];

        uint8_t reserved_at_60[0x20];

        uint8_t reserved_at_80[0x10];
        uint8_t atomic_operations[0x10];

        uint8_t reserved_at_a0[0x10];
        uint8_t atomic_size_qp[0x10];

        uint8_t reserved_at_c0[0x10];
        uint8_t atomic_size_dc[0x10];

        uint8_t reserved_at_e0[0x20];

        uint8_t load_remote_micro_app_4byte[0x20];

        uint8_t load_remote_micro_app_8byte[0x20];

        uint8_t store_remote_micro_app_4byte[0x20];

        uint8_t store_remote_micro_app_8byte[0x20];

        uint8_t reserved_at_180[0x100];

        uint8_t fetch_add_pci_atomic[0x10];
        uint8_t swap_pci_atomic[0x10];

        uint8_t compare_swap_pci_atomic[0x10];
        uint8_t reserved_at_2b0[0x10];

        uint8_t reserved_at_2c0[0x540];
    };

    enum {
        MLX5_BAR_PARAMS_MEMORY_TYPE_LOC_32_BIT = 0x0,
        MLX5_BAR_PARAMS_MEMORY_TYPE_LOC_UNDER_1M = 0x1,
        MLX5_BAR_PARAMS_MEMORY_TYPE_LOC_64_BIT = 0x2,
    };

    enum {
        MLX5_BAR_PARAMS_SPACE_INDICATOR_MEMORY = 0x0,
        MLX5_BAR_PARAMS_SPACE_INDICATOR_IO = 0x1,
    };

    struct mlx5_ifc_bar_params_bits {
        uint8_t reserved_at_0[0x10];
        uint8_t log_bar_size[0x8];
        uint8_t bar_id[0x4];
        uint8_t prefetchable[0x1];
        uint8_t memory_type[0x2];
        uint8_t space_indicator[0x1];
    };

    struct mlx5_ifc_bar_region_updates_notifier_array_bits {
        struct mlx5_ifc_bar_region_updates_notifier_bits bar_region_updates_notifier[0];
    };

    enum {
        MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_GID_ENTRIES_8 = 0x0,
        MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_GID_ENTRIES_16 = 0x1,
        MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_GID_ENTRIES_32 = 0x2,
        MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_GID_ENTRIES_64 = 0x3,
        MLX5_CMD_HCA_CAP_GID_TABLE_SIZE_GID_ENTRIES_128 = 0x4,
    };

    enum {
        MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_ENTRIES_128 = 0x0,
        MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_ENTRIES_256 = 0x1,
        MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_ENTRIES_512 = 0x2,
        MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_ENTRIES_1K = 0x3,
        MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_ENTRIES_2K = 0x4,
        MLX5_CMD_HCA_CAP_PKEY_TABLE_SIZE_ENTRIES_4K = 0x5,
    };

    enum {
        MLX5_CAP_PORT_TYPE_IB = 0x0,
        MLX5_CAP_PORT_TYPE_ETH = 0x1,
    };

    enum {
        MLX5_CMD_HCA_CAP_UMR_FENCE_STRONG = 0x0,
        MLX5_CMD_HCA_CAP_UMR_FENCE_SMALL = 0x1,
        MLX5_CMD_HCA_CAP_UMR_FENCE_NONE = 0x2,
    };

    enum {
        MLX5_CMD_HCA_CAP_CMDIF_CHECKSUM_DISABLED = 0x0,
        MLX5_CMD_HCA_CAP_CMDIF_CHECKSUM_INITIAL_STATE = 0x1,
        MLX5_CMD_HCA_CAP_CMDIF_CHECKSUM_ENABLED = 0x3,
    };

    enum {
        MLX5_CMD_HCA_CAP_LAG_DCT_NOT_SUPPORTED = 0x0,
        MLX5_CMD_HCA_CAP_LAG_DCT_SW_ASSISTED = 0x1,
        MLX5_CMD_HCA_CAP_LAG_DCT_HW_ONLY = 0x2,
    };

    enum {
        MLX5_CMD_HCA_CAP_FLOW_COUNTER_BULK_ALLOC_BULK_128 = 0x1,
        MLX5_CMD_HCA_CAP_FLOW_COUNTER_BULK_ALLOC_BULK_256 = 0x2,
        MLX5_CMD_HCA_CAP_FLOW_COUNTER_BULK_ALLOC_BULK_512 = 0x4,
        MLX5_CMD_HCA_CAP_FLOW_COUNTER_BULK_ALLOC_BULK_1K = 0x8,
        MLX5_CMD_HCA_CAP_FLOW_COUNTER_BULK_ALLOC_BULK_2K = 0x10,
        MLX5_CMD_HCA_CAP_FLOW_COUNTER_BULK_ALLOC_BULK_4K = 0x20,
        MLX5_CMD_HCA_CAP_FLOW_COUNTER_BULK_ALLOC_BULK_8K = 0x40,
        MLX5_CMD_HCA_CAP_FLOW_COUNTER_BULK_ALLOC_BULK_16K = 0x80,
    };

    enum {
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_NVME_DEVICE_EMULATION_OBJECT = 0x40,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_NVME_SQ = 0x80,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_SW_ICM_BLOCK = 0x100,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_NVME_CQ = 0x200,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_FLOW_METER = 0x400,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_GENEVE_TLV_OPTION = 0x800,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_DEK = 0x1000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_VIRTQ_NET_Q = 0x2000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_VHCA_TUNNEL_OBJECT = 0x4000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_NVME_NAMESPACE = 0x8000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_NVME_CTRL_COUNTERS = 0x10000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_NVME_NAMESPACE_COUNTERS = 0x20000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_NVME_SQ_COUNTERS = 0x40000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_IPSEC_OFFLOAD = 0x80000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_DEVICE_OBJECT = 0x100000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_VIRTIO_NET_DEVICE_EMULATION = 0x200000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_VIRTIO_BLK_DEVICE_EMULATION = 0x400000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_VIRTIO_BLK_Q = 0x800000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_MATCH_DEFINER = 0x1000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_NVMF_NAMESPACE = 0x4000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_NVMF_NAMESPACE_COUNTER_SET = 0x8000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_VIRTIO_Q_COUNTERS = 0x10000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_IMPORT_KEK = 0x20000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_CREDENTIAL = 0x40000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_CRYPTO_LOGIN = 0x80000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_FLOW_SAMPLER = 0x1,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_NVMEOTCP_TAG_BUFFER_TABLE = 0x2,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_PARSE_GRAPH_NODE = 0x4,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_HEADER_MODIFY_ARGUMENT = 0x8,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_FLOW_METER_ASO = 0x10,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_FLOW_HIT_ASO = 0x20,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_SCHEDULING_ELEMENT = 0x40,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_MACSEC_OFFLOAD = 0x80,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_DPA_MEM = 0x100,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_DPA_PROCESS = 0x400,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_DPA_THREAD = 0x800,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_RESERVED_QPN = 0x1000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_DPA_OUTBOX = 0x2000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_UPT_DEVICE_EMULATION = 0x4000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_UPT_SQ = 0x8000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_UPT_RQ = 0x10000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_CONN_TRACK_OFFLOAD = 0x20000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_EMULATED_DEV_DB_CQ_MAPPING = 0x40000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_DPA_EQ = 0x80000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_NVME_SQ_BE = 0x1000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_DPA_WINDOW = 0x2000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_AV_QP_MAPPING = 0x4000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_CHANNEL_SERVICE = 0x8000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_CHANNEL_CONNECTION = 0x10000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_VIRTIO_FS_DEVICE_EMULATION = 0x20000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_VIRTIO_FS_Q = 0x40000000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_STC = 0x1,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_RTC = 0x2,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_STE = 0x4,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_HEADER_MODIFY_PATTERN = 0x8,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_UPT_RQ_COUNTERS = 0x10,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_UPT_SQ_COUNTERS = 0x20,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_PAGE_TRACK = 0x40,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_INT_KEK = 0x80,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_NVMF_BACKEND_CONTROLLER = 0x100,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_EMULATED_DEV_EQ = 0x200,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_DPA_UAR = 0x400,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_GENERIC_EMULATION_DEVICE_TYPE = 0x800,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_GENERIC_PCI_DEVICE_EMULATION = 0x1000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_PCC_CONFIG = 0x2000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_PCC_NP_CONFIG = 0x4000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_SF = 0x1,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_MKEY = 0x2,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_QP = 0x4,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_PSV = 0x8,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_RMP = 0x10,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_XRC_SRQ = 0x20,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_RQ = 0x40,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_SQ = 0x80,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_TIR = 0x100,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_TIS = 0x200,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_DCT = 0x400,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_XRQ = 0x800,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_RQT = 0x4000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_FLOW_COUNTER = 0x8000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_CQ = 0x10000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_UAR = 0x20000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_PD = 0x40000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_UMEM = 0x80000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_EQ = 0x100000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_FLOW_TABLE_ALIAS = 0x200000,
        MLX5_CMD_HCA_CAP_GENERAL_OBJ_TYPES_63_0_TIR_ALIAS = 0x400000,
    };

    enum {
        MLX5_CMD_HCA_CAP_SQ_TS_FORMAT_FREE_RUNNING_TS = 0x0,
        MLX5_CMD_HCA_CAP_SQ_TS_FORMAT_REAL_TIME_TS = 0x1,
        MLX5_CMD_HCA_CAP_SQ_TS_FORMAT_FREE_RUNNING_AND_REAL_TIME_TS = 0x2,
    };

    enum {
        MLX5_CMD_HCA_CAP_RQ_TS_FORMAT_FREE_RUNNING_TS = 0x0,
        MLX5_CMD_HCA_CAP_RQ_TS_FORMAT_REAL_TIME_TS = 0x1,
        MLX5_CMD_HCA_CAP_RQ_TS_FORMAT_FREE_RUNNING_AND_REAL_TIME_TS = 0x2,
    };

    enum {
        MLX5_CMD_HCA_CAP_STEERING_FORMAT_VERSION_CONNECTX_5 = 0x0,
        MLX5_CMD_HCA_CAP_STEERING_FORMAT_VERSION_CONNECTX_6DX = 0x1,
        MLX5_CMD_HCA_CAP_STEERING_FORMAT_VERSION_CONNECTX_7 = 0x2,
    };

    enum {
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_IPV4_OVER_VXLAN_ENABLED = 0x1,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_IPV4_OVER_IP_ENABLED = 0x2,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_IPV6_OVER_IP_ENABLED = 0x4,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_GENEVE_ENABLED = 0x8,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_VXLAN_GPE_ENABLED = 0x80,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_ICMP_ENABLED = 0x100,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_ICMPV6_ENABLED = 0x200,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_GENEVE_TLV_OPTION_0_ENABLED = 0x400,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_GTP_U_ENABLED = 0x800,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_IPOIB_UD_QP_ENABLED = 0x1000,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_VXLAN_PAD_ENABLED = 0x2000,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_CW_MPLS_OVER_GRE_ENABLED = 0x4000,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_CW_MPLS_OVER_UDP_ENABLED = 0x8000,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_GTPU_DW_2_ENABLED = 0x10000,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_GTPU_FIRST_EXT_DW_0_ENABLED = 0x20000,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_GTPU_DW_0_ENABLED = 0x40000,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_GTPU_TEID_ENABLED = 0x80000,
        MLX5_CMD_HCA_CAP_FLEX_PARSER_PROTOCOLS_FLEX_VXLAN_GPE_NSH_ENABLED = 0x100000,
    };

    enum {
        MLX5_CMD_HCA_CAP_CQ_TIME_STAMP_REAL_TIME_MODE_REAL_TIME_ONLY = 0x1,
        MLX5_CMD_HCA_CAP_CQ_TIME_STAMP_REAL_TIME_MODE_REAL_TIME_AND_INTERNAL_TIMER = 0x2,
    };

    enum {
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_INIT_HCA = 0x1,
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_TEARDOWN_HCA = 0x2,
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_ENABLE_HCA = 0x4,
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_DISABLE_HCA = 0x8,
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_QUERY_SPECIAL_CONTEXT = 0x10,
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_FLOW_TABLE_COMMANDS = 0x20,
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_QP_COMMANDS = 0x40,
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_SET_ROCE_ADDRESS = 0x200,
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_QUERY_ROCE_ADDRESS = 0x400,
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_GEN_OBJ_CMD_NVME_SQ = 0x800,
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_GEN_OBJ_CMD_NVME_CQ = 0x1000,
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_GEN_OBJ_CMD_NVME_DEVICE_EUMULATION = 0x2000,
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_NVME_NAMESPACE = 0x4000,
        MLX5_CMD_HCA_CAP_VHCA_TUNNEL_COMMANDS_PD = 0x8000,
    };

    struct mlx5_ifc_cmd_hca_cap_bits {
        uint8_t access_other_hca_roce[0x1];
        uint8_t alloc_flow_counter_pd[0x1];
        uint8_t flow_counter_access_aso[0x1];
        uint8_t query_match_sample_info[0x1];
        uint8_t lightweight_eq[0x1];
        uint8_t eq_dbr[0x1];
        uint8_t page_request_disable[0x1];
        uint8_t reserved_at_7[0x1];
        uint8_t flow_counter_access_aso_opc_mod[0x8];
        uint8_t shared_object_to_user_object_allowed[0x1];
        uint8_t reserved_at_11[0x2];
        uint8_t log_sha_mmo_max_size[0x5];
        uint8_t reserved_at_18[0x7];
        uint8_t vhca_resource_manager[0x1];

        uint8_t hca_cap_2[0x1];
        uint8_t create_lag_when_not_master_up[0x1];
        uint8_t dtor[0x1];
        uint8_t event_on_vhca_state_teardown_request[0x1];
        uint8_t event_on_vhca_state_in_use[0x1];
        uint8_t event_on_vhca_state_active[0x1];
        uint8_t event_on_vhca_state_allocated[0x1];
        uint8_t event_on_vhca_state_invalid[0x1];
        uint8_t transpose_max_element_size[0x8];
        uint8_t vhca_id[0x10];

        uint8_t transpose_max_cols[0x8];
        uint8_t transpose_max_rows[0x8];
        uint8_t transpose_max_size[0x10];

        uint8_t resources_on_virtio_fs_emulation_manager[0x1];
        uint8_t sw_steering_icm_large_scale_steering[0x1];
        uint8_t qp_data_in_order[0x1];
        uint8_t log_regexp_mmo_max_size[0x5];
        uint8_t ibl2_delay_drop[0x1];
        uint8_t ibl2_qp[0x1];
        uint8_t init2init_qp_drain_sigerr[0x1];
        uint8_t log_dma_mmo_max_size[0x5];
        uint8_t relaxed_ordering_write_pci_enabled[0x1];
        uint8_t ibl2_tx_vl15[0x1];
        uint8_t decompress_snappy_v2[0x1];
        uint8_t log_compress_mmo_max_size[0x5];
        uint8_t decompress_lz4_data_only_v2[0x1];
        uint8_t decompress_lz4_no_checksum_v2[0x1];
        uint8_t decompress_lz4_checksum_v2[0x1];
        uint8_t log_decompress_mmo_max_size[0x5];

        uint8_t log_max_srq_sz[0x8];
        uint8_t log_max_qp_sz[0x8];
        uint8_t event_cap[0x1];
        uint8_t rc_qp_init2rts[0x1];
        uint8_t rc_qp_create_on_init[0x1];
        uint8_t isolate_vl_tc_new[0x1];
        uint8_t comm_channel_dc[0x1];
        uint8_t comm_channel_cross_esw[0x1];
        uint8_t nvmeotcp[0x1];
        uint8_t pcie_hanged[0x1];
        uint8_t prio_tag_required[0x1];
        uint8_t wqe_index_ignore_cap[0x1];
        uint8_t dynamic_qp_allocation[0x1];
        uint8_t log_max_qp[0x5];

        uint8_t must_be_0[0x1];
        uint8_t reserved_at_a1[0x1];
        uint8_t regexp_alloc_onbehalf_umem[0x1];
        uint8_t ece[0x1];
        uint8_t regexp_num_of_engines[0x4];
        uint8_t allow_pause_tx[0x1];
        uint8_t reg_c_preserve[0x1];
        uint8_t isolate_vl_tc[0x1];
        uint8_t log_max_srq[0x5];
        uint8_t psp_old[0x1];
        uint8_t uplink_follow[0x1];
        uint8_t ts_cqe_to_dest_cqn[0x1];
        uint8_t reserved_at_b3[0x5];
        uint8_t selective_repeat[0x1];
        uint8_t go_back_n[0x1];
        uint8_t shampo_old[0x1];
        uint8_t scatter_fcs_w_decap_disable[0x1];
        uint8_t reserved_at_bc[0x4];

        uint8_t max_sgl_for_optimized_performance[0x8];
        uint8_t log_max_cq_sz[0x8];
        uint8_t reserved_at_d0[0x2];
        uint8_t access_register_user[0x1];
        uint8_t max_num_of_fixed_buffers_per_mkey[0x5];
        uint8_t upt_device_emulation_manager[0x1];
        uint8_t virtio_net_device_emulation_manager[0x1];
        uint8_t virtio_blk_device_emulation_manager[0x1];
        uint8_t log_max_cq[0x5];

        uint8_t log_max_eq_sz[0x8];
        uint8_t relaxed_ordering_write[0x1];
        uint8_t relaxed_ordering_read_pci_enabled[0x1];
        uint8_t log_max_mkey[0x6];
        uint8_t tunneled_atomic[0x1];
        uint8_t as_notify[0x1];
        uint8_t m_pci_port[0x1];
        uint8_t m_vhca_mk[0x1];
        uint8_t hotplug_manager[0x1];
        uint8_t nvme_device_emulation_manager[0x1];
        uint8_t terminate_scatter_list_mkey[0x1];
        uint8_t repeated_mkey[0x1];
        uint8_t dump_fill_mkey[0x1];
        uint8_t dpp[0x1];
        uint8_t resources_on_nvme_emulation_manager[0x1];
        uint8_t fast_teardown[0x1];
        uint8_t log_max_eq[0x4];

        uint8_t max_indirection[0x8];
        uint8_t fixed_buffer_size[0x1];
        uint8_t log_max_mrw_sz[0x7];
        uint8_t force_teardown[0x1];
        uint8_t hard_coded_1[0x1];
        uint8_t log_max_bsf_list_size[0x6];
        uint8_t umr_extended_translation_offset[0x1];
        uint8_t null_mkey[0x1];
        uint8_t log_max_klm_list_size[0x6];

        uint8_t non_wire_sq[0x1];
        uint8_t ats_ro_dependence[0x1];
        uint8_t qpc_extension[0x1];
        uint8_t log_max_static_sq_wq_size[0x5];
        uint8_t resources_on_virtio_net_emulation_manager[0x1];
        uint8_t resources_on_virtio_blk_emulation_manager[0x1];
        uint8_t log_max_ra_req_dc[0x6];
        uint8_t vhca_trust_level_reg[0x1];
        uint8_t eth_wqe_too_small_mode[0x1];
        uint8_t vnic_env_eth_wqe_too_small[0x1];
        uint8_t log_max_static_sq_wq[0x5];
        uint8_t ooo_sl_mask[0x1];
        uint8_t vnic_env_cq_overrun[0x1];
        uint8_t log_max_ra_res_dc[0x6];

        uint8_t cc_roce_ecn_rp_classify_mode[0x1];
        uint8_t cc_roce_ecn_rp_dynamic_rtt[0x1];
        uint8_t cc_roce_ecn_rp_dynamic_ai[0x1];
        uint8_t cc_roce_ecn_rp_dynamic_g[0x1];
        uint8_t cc_roce_ecn_rp_burst_decouple[0x1];
        uint8_t release_all_pages[0x1];
        uint8_t reserved_at_146[0x1];
        uint8_t sig_crc64_xp10[0x1];
        uint8_t sig_crc32c[0x1];
        uint8_t roce_accl[0x1];
        uint8_t log_max_ra_req_qp[0x6];
        uint8_t rtr2rts_qp_counters_set_id[0x1];
        uint8_t rts2rts_udp_sport[0x1];
        uint8_t rts2rts_lag_tx_port_affinity[0x1];
        uint8_t dma_mmo_sq[0x1];
        uint8_t compress_min_block_size[0x4];
        uint8_t compress_mmo_sq[0x1];
        uint8_t decompress_mmo_sq_v1[0x1];
        uint8_t log_max_ra_res_qp[0x6];

        uint8_t end_pad[0x1];
        uint8_t cc_query_allowed[0x1];
        uint8_t cc_modify_allowed[0x1];
        uint8_t start_pad[0x1];
        uint8_t cache_line_128byte[0x1];
        uint8_t gid_table_size_ro[0x1];
        uint8_t pkey_table_size_ro[0x1];
        uint8_t rts2rts_qp_rmp[0x1];
        uint8_t rnr_nak_q_counters[0x1];
        uint8_t rts2rts_qp_counters_set_id[0x1];
        uint8_t rts2rts_qp_dscp[0x1];
        uint8_t gen3_cc_negotiation[0x1];
        uint8_t vnic_env_int_rq_oob[0x1];
        uint8_t sbcam_reg[0x1];
        uint8_t cwcam_reg[0x1];
        uint8_t qcam_reg[0x1];
        uint8_t gid_table_size[0x10];

        uint8_t out_of_seq_cnt[0x1];
        uint8_t vport_counters[0x1];
        uint8_t retransmission_q_counters[0x1];
        uint8_t debug[0x1];
        uint8_t modify_rq_counters_set_id[0x1];
        uint8_t rq_delay_drop[0x1];
        uint8_t max_qp_cnt[0xa];
        uint8_t pkey_table_size[0x10];

        uint8_t vport_group_manager[0x1];
        uint8_t vhca_group_manager[0x1];
        uint8_t ib_virt[0x1];
        uint8_t eth_virt[0x1];
        uint8_t vnic_env_queue_counters[0x1];
        uint8_t ets[0x1];
        uint8_t nic_flow_table[0x1];
        uint8_t eswitch_manager[0x1];
        uint8_t device_memory[0x1];
        uint8_t mcam_reg[0x1];
        uint8_t pcam_reg[0x1];
        uint8_t local_ca_ack_delay[0x5];
        uint8_t port_module_event[0x1];
        uint8_t enhanced_retransmission_q_counters[0x1];
        uint8_t port_checks[0x1];
        uint8_t pulse_gen_control[0x1];
        uint8_t disable_link_up_by_init_hca[0x1];
        uint8_t beacon_led[0x1];
        uint8_t port_type[0x2];
        uint8_t num_ports[0x8];

        uint8_t reserved_at_1c0[0x1];
        uint8_t pps[0x1];
        uint8_t pps_modify[0x1];
        uint8_t log_max_msg[0x5];
        uint8_t multi_path_xrc_rdma[0x1];
        uint8_t multi_path_dc_rdma[0x1];
        uint8_t multi_path_rc_rdma[0x1];
        uint8_t traffic_fast_control[0x1];
        uint8_t max_tc[0x4];
        uint8_t temp_warn_event[0x1];
        uint8_t dcbx[0x1];
        uint8_t general_notification_event[0x1];
        uint8_t multi_prio_sq[0x1];
        uint8_t afu_owner[0x1];
        uint8_t fpga[0x1];
        uint8_t rol_s[0x1];
        uint8_t rol_g[0x1];
        uint8_t ib_port_sniffer[0x1];
        uint8_t wol_s[0x1];
        uint8_t wol_g[0x1];
        uint8_t wol_a[0x1];
        uint8_t wol_b[0x1];
        uint8_t wol_m[0x1];
        uint8_t wol_u[0x1];
        uint8_t wol_p[0x1];

        uint8_t stat_rate_support[0x10];
        uint8_t sig_block_4048[0x1];
        uint8_t pci_sync_for_fw_update_event[0x1];
        uint8_t init2rtr_drain_sigerr[0x1];
        uint8_t log_max_extended_rnr_retry[0x5];
        uint8_t init2_lag_tx_port_affinity[0x1];
        uint8_t flow_group_type_hash_split[0x1];
        uint8_t stat_rate_200[0x1];
        uint8_t wqe_based_flow_table_update_cap[0x1];
        uint8_t cqe_version[0x4];

        uint8_t compact_address_vector[0x1];
        uint8_t eth_striding_wq[0x1];
        uint8_t reserved_at_202[0x1];
        uint8_t ipoib_enhanced_offloads[0x1];
        uint8_t ipoib_basic_offloads[0x1];
        uint8_t ib_link_list_striding_wq[0x1];
        uint8_t repeated_block_disabled[0x1];
        uint8_t umr_modify_entity_size_disabled[0x1];
        uint8_t umr_modify_atomic_disabled[0x1];
        uint8_t umr_indirect_mkey_disabled[0x1];
        uint8_t umr_fence[0x2];
        uint8_t dc_req_sctr_data_cqe[0x1];
        uint8_t dc_connect_qp[0x1];
        uint8_t dc_cnak_trace[0x1];
        uint8_t drain_sigerr[0x1];
        uint8_t cmdif_checksum[0x2];
        uint8_t sigerr_cqe[0x1];
        uint8_t e_psv[0x1];
        uint8_t wq_signature[0x1];
        uint8_t sctr_data_cqe[0x1];
        uint8_t bsf_in_create_mkey[0x1];
        uint8_t sho[0x1];
        uint8_t tph[0x1];
        uint8_t rf[0x1];
        uint8_t dct[0x1];
        uint8_t qos[0x1];
        uint8_t eth_net_offloads[0x1];
        uint8_t roce[0x1];
        uint8_t atomic[0x1];
        uint8_t extended_retry_count[0x1];

        uint8_t cq_oi[0x1];
        uint8_t cq_resize[0x1];
        uint8_t cq_moderation[0x1];
        uint8_t cq_period_mode_modify[0x1];
        uint8_t cq_invalidate[0x1];
        uint8_t ib_striding_wq_cq_first_indication[0x1];
        uint8_t cq_eq_remap[0x1];
        uint8_t pg[0x1];
        uint8_t block_lb_mc[0x1];
        uint8_t exponential_backoff[0x1];
        uint8_t scqe_break_moderation[0x1];
        uint8_t cq_period_start_from_cqe[0x1];
        uint8_t cd[0x1];
        uint8_t atm[0x1];
        uint8_t apm[0x1];
        uint8_t vector_calc[0x1];
        uint8_t umr_ptr_rlkey[0x1];
        uint8_t imaicl[0x1];
        uint8_t qp_packet_based[0x1];
        uint8_t ib_cyclic_striding_wq[0x1];
        uint8_t ipoib_enhanced_pkey_change[0x1];
        uint8_t initiator_src_dct_in_cqe[0x1];
        uint8_t qkv[0x1];
        uint8_t pkv[0x1];
        uint8_t set_deth_sqpn[0x1];
        uint8_t rts2rts_primary_sl[0x1];
        uint8_t initiator_src_dct[0x1];
        uint8_t dc_v2[0x1];
        uint8_t xrc[0x1];
        uint8_t ud[0x1];
        uint8_t uc[0x1];
        uint8_t rc[0x1];

        uint8_t uar_4k[0x1];
        uint8_t dci_no_rdma_wr_optimized_performance[0x1];
        uint8_t local_dma[0x1];
        uint8_t log_max_local_dma_size[0x5];
        uint8_t fl_rc_qp_when_roce_disabled[0x1];
        uint8_t regexp_params[0x1];
        uint8_t uar_sz[0x6];
        uint8_t port_selection_cap[0x1];
        uint8_t nic_cap_reg[0x1];
        uint8_t umem_uid_0[0x1];
        uint8_t log_max_dc_cnak_qps[0x5];
        uint8_t log_pg_sz[0x8];

        uint8_t bf[0x1];
        uint8_t driver_version[0x1];
        uint8_t pad_tx_eth_packet[0x1];
        uint8_t query_driver_version[0x1];
        uint8_t max_qp_retry_freq[0x1];
        uint8_t qp_by_name[0x1];
        uint8_t mkey_by_name[0x1];
        uint8_t virtio_fs_device_emulation_manager[0x1];
        uint8_t suspend_qp_uc[0x1];
        uint8_t suspend_qp_ud[0x1];
        uint8_t suspend_qp_rc[0x1];
        uint8_t log_bf_reg_size[0x5];
        uint8_t reserved_at_270[0x1];
        uint8_t ec_offload_engine_disabled[0x1];
        uint8_t qp_8k_mtu[0x1];
        uint8_t qp_error_syndrome[0x1];
        uint8_t qp_handling_when_roce_disabled[0x1];
        uint8_t atomic_rate_pa[0x1];
        uint8_t lag_dct[0x2];
        uint8_t lag_tx_port_affinity[0x1];
        uint8_t lag_native_fdb_selection[0x1];
        uint8_t reserved_at_27a[0x1];
        uint8_t lag_master[0x1];
        uint8_t num_lag_ports[0x4];

        uint8_t num_of_diagnostic_counters[0x10];
        uint8_t max_wqe_sz_sq[0x10];

        uint8_t reserved_at_2a0[0xa];
        uint8_t psp[0x1];
        uint8_t shampo[0x1];
        uint8_t regexp_mmo_sq[0x1];
        uint8_t regexp_version[0x3];
        uint8_t max_wqe_sz_rq[0x10];

        uint8_t max_flow_counter_31_16[0x10];
        uint8_t max_wqe_sz_sq_dc[0x10];

        uint8_t reserved_at_2e0[0x7];
        uint8_t max_qp_mcg[0x19];

        uint8_t mlnx_tag_ethertype[0x10];
        uint8_t flow_counter_bulk_alloc[0x8];
        uint8_t log_max_mcg[0x8];

        uint8_t emulated_vf_exist[0x1];
        uint8_t uncorrectable_notification_dpu_reset_en[0x1];
        uint8_t always_fire_port_state_change_event[0x1];
        uint8_t log_max_transport_domain[0x5];
        uint8_t tir_esw_lb_filter_disable[0x1];
        uint8_t flow_table_freeze[0x1];
        uint8_t relaxed_ordering_read[0x1];
        uint8_t log_max_pd[0x5];
        uint8_t reserved_at_330[0x6];
        uint8_t pci_sync_for_fw_update_with_driver_unload[0x1];
        uint8_t vnic_env_cnt_steering_fail[0x1];
        uint8_t vport_counter_local_loopback[0x1];
        uint8_t q_counter_aggregation[0x1];
        uint8_t q_counter_other_vport[0x1];
        uint8_t log_max_xrcd[0x5];

        uint8_t nic_receive_steering_discard[0x1];
        uint8_t receive_discard_vport_down[0x1];
        uint8_t transmit_discard_vport_down[0x1];
        uint8_t eq_overrun_count[0x1];
        uint8_t nic_receive_steering_depth[0x1];
        uint8_t invalid_command_count[0x1];
        uint8_t quota_exceeded_count[0x1];
        uint8_t reserved_at_347[0x1];
        uint8_t log_max_flow_counter_bulk[0x8];
        uint8_t max_flow_counter_15_0[0x10];

        uint8_t modify_tis[0x1];
        uint8_t flow_counters_dump[0x1];
        uint8_t pad_tls_encrypt_sig[0x1];
        uint8_t log_max_rq[0x5];
        uint8_t reserved_at_368[0x3];
        uint8_t log_max_sq[0x5];
        uint8_t reserved_at_370[0x3];
        uint8_t log_max_tir[0x5];
        uint8_t reserved_at_378[0x3];
        uint8_t log_max_tis[0x5];

        uint8_t basic_cyclic_rcv_wqe[0x1];
        uint8_t eth_wqe_too_small_discard_no_cqe[0x1];
        uint8_t mem_rq_rmp[0x1];
        uint8_t log_max_rmp[0x5];
        uint8_t reserved_at_388[0x3];
        uint8_t log_max_rqt[0x5];
        uint8_t reserved_at_390[0x3];
        uint8_t log_max_rqt_size[0x5];
        uint8_t reserved_at_398[0x3];
        uint8_t log_max_tis_per_sq[0x5];

        uint8_t ext_stride_num_range[0x1];
        uint8_t roce_rw_supported[0x1];
        uint8_t log_max_current_uc_list_wr_supported[0x1];
        uint8_t log_max_stride_sz_rq[0x5];
        uint8_t reserved_at_3a8[0x3];
        uint8_t log_min_stride_sz_rq[0x5];
        uint8_t reserved_at_3b0[0x3];
        uint8_t log_max_stride_sz_sq[0x5];
        uint8_t reserved_at_3b8[0x3];
        uint8_t log_min_stride_sz_sq[0x5];

        uint8_t hairpin[0x1];
        uint8_t reserved_at_3c1[0x2];
        uint8_t log_max_hairpin_queues[0x5];
        uint8_t hairpin_ib_raw[0x1];
        uint8_t hairpin_eth2ipoib[0x1];
        uint8_t hairpin_ipoib2eth[0x1];
        uint8_t log_max_hairpin_wq_data_sz[0x5];
        uint8_t reserved_at_3d0[0x3];
        uint8_t log_max_hairpin_num_packets[0x5];
        uint8_t reserved_at_3d8[0x3];
        uint8_t log_max_wq_sz[0x5];

        uint8_t nic_vport_change_event[0x1];
        uint8_t disable_local_lb_uc[0x1];
        uint8_t disable_local_lb_mc[0x1];
        uint8_t log_min_hairpin_wq_data_sz[0x5];
        uint8_t system_image_guid_modifiable[0x1];
        uint8_t silent_mode[0x1];
        uint8_t vhca_state[0x1];
        uint8_t log_max_vlan_list[0x5];
        uint8_t aes_xts_tweak_inc_64[0x1];
        uint8_t aes_xts_single_block_le_tweak[0x1];
        uint8_t aes_xts_multi_block_be_tweak[0x1];
        uint8_t log_max_current_mc_list[0x5];
        uint8_t aes_xts_tweak_inc_shift[0x1];
        uint8_t reserved_at_3f9[0x2];
        uint8_t log_max_current_uc_list[0x5];

        uint8_t general_obj_types_63_0[0x40];

        uint8_t sq_ts_format[0x2];
        uint8_t rq_ts_format[0x2];
        uint8_t steering_format_version[0x4];
        uint8_t create_qp_start_hint[0x18];

        uint8_t reserved_at_460[0x1];
        uint8_t ats[0x1];
        uint8_t cross_vhca_rqt[0x1];
        uint8_t log_max_uctx[0x5];
        uint8_t reserved_at_468[0x1];
        uint8_t crypto[0x1];
        uint8_t ipsec_offload[0x1];
        uint8_t log_max_umem[0x5];
        uint8_t max_num_eqs[0x10];

        uint8_t sigerr_domain_and_sig_type[0x1];
        uint8_t tls_tx[0x1];
        uint8_t tls_rx[0x1];
        uint8_t log_max_l2_table[0x5];
        uint8_t reserved_at_488[0x8];
        uint8_t log_uar_page_sz[0x10];

        uint8_t e[0x1];
        uint8_t reserved_at_4a1[0x1f];

        uint8_t device_frequency_mhz[0x20];

        uint8_t device_frequency_khz[0x20];

        uint8_t capi[0x1];
        uint8_t create_pec[0x1];
        uint8_t nvmf_target_offload[0x1];
        uint8_t capi_invalidate[0x1];
        uint8_t reserved_at_504[0x17];
        uint8_t log_max_pasid[0x5];

        uint8_t num_of_uars_per_page[0x20];

        uint8_t flex_parser_protocols[0x20];

        uint8_t max_geneve_tlv_options[0x8];
        uint8_t geneve_tlv_sample[0x1];
        uint8_t geneve_tlv_option_offset[0x1];
        uint8_t reserved_at_56a[0x1];
        uint8_t max_geneve_tlv_option_data_len[0x5];
        uint8_t flex_parser_header_modify[0x1];
        uint8_t reserved_at_571[0x2];
        uint8_t log_max_guaranteed_connections[0x5];
        uint8_t driver_version_before_init_hca[0x1];
        uint8_t adv_virtualization[0x1];
        uint8_t reserved_at_57a[0x1];
        uint8_t log_max_dct_connections[0x5];

        uint8_t log_max_atomic_size_qp[0x8];
        uint8_t reserved_at_588[0x3];
        uint8_t log_max_dci_stream_channels[0x5];
        uint8_t reserved_at_590[0x3];
        uint8_t log_max_dci_errored_streams[0x5];
        uint8_t log_max_atomic_size_dc[0x8];

        uint8_t max_multi_user_group_size[0x10];
        uint8_t enhanced_cqe_compression[0x1];
        uint8_t generic_device_emulation_manager[0x1];
        uint8_t crossing_vhca_mkey[0x1];
        uint8_t log_max_dek[0x5];
        uint8_t reserved_at_5b8[0x1];
        uint8_t mini_cqe_resp_l3_l4_tag[0x1];
        uint8_t mini_cqe_resp_flow_tag[0x1];
        uint8_t reserved_at_5bb[0x1];
        uint8_t mini_cqe_resp_stride_index[0x1];
        uint8_t cqe_128_always[0x1];
        uint8_t cqe_compression_128b[0x1];
        uint8_t cqe_compression[0x1];

        uint8_t cqe_compression_timeout[0x10];
        uint8_t cqe_compression_max_num[0x10];

        uint8_t must_not_use[0x8];
        uint8_t flex_parser_id_gtpu_dw_0[0x4];
        uint8_t log_max_tm_offloaded_op_size[0x4];
        uint8_t tag_matching[0x1];
        uint8_t rndv_offload_rc[0x1];
        uint8_t rndv_offload_dc[0x1];
        uint8_t log_tag_matching_list_sz[0x5];
        uint8_t modify_xrq[0x1];
        uint8_t sync_steering_cache_inv[0x1];
        uint8_t reserved_at_5fa[0x1];
        uint8_t log_max_xrq[0x5];

        uint8_t affiliate_nic_vport_criteria[0x8];
        uint8_t native_port_num[0x8];
        uint8_t num_vhca_ports[0x8];
        uint8_t flex_parser_id_gtpu_teid[0x4];
        uint8_t reserved_at_61c[0x1];
        uint8_t trusted_vnic_vhca[0x1];
        uint8_t sw_owner_id[0x1];
        uint8_t reserved_at_61f[0x1];

        uint8_t max_num_of_monitor_counters[0x10];
        uint8_t num_ppcnt_monitor_counters[0x10];

        uint8_t max_num_sf[0x10];
        uint8_t num_q_monitor_counters[0x10];

        uint8_t reserved_at_660[0x20];

        uint8_t sf[0x1];
        uint8_t sf_set_partition[0x1];
        uint8_t reserved_at_682[0x1];
        uint8_t log_max_sf[0x5];
        uint8_t dpa[0x1];
        uint8_t reserved_at_689[0x1];
        uint8_t wait_on_data[0x1];
        uint8_t wait_on_data_big_endian[0x1];
        uint8_t wait_on_time[0x1];
        uint8_t migration[0x1];
        uint8_t cq_time_stamp_real_time_mode[0x2];
        uint8_t log_min_sf_size[0x8];
        uint8_t max_num_sf_partitions[0x8];

        uint8_t uctx_permission[0x20];

        uint8_t flex_parser_id_mpls_over_x_cw[0x4];
        uint8_t flex_parser_id_geneve_tlv_option_0[0x4];
        uint8_t flex_parser_id_icmp_dw1[0x4];
        uint8_t flex_parser_id_icmp_dw0[0x4];
        uint8_t flex_parser_id_icmpv6_dw1[0x4];
        uint8_t flex_parser_id_icmpv6_dw0[0x4];
        uint8_t flex_parser_id_outer_first_mpls_over_gre[0x4];
        uint8_t flex_parser_id_outer_first_mpls_over_udp_label[0x4];

        uint8_t max_num_match_definer[0x10];
        uint8_t sf_base_id[0x10];

        uint8_t flex_parser_id_gtpu_dw_2[0x4];
        uint8_t flex_parser_id_gtpu_first_ext_dw_0[0x4];
        uint8_t num_total_dynamic_vf_msix[0x18];

        uint8_t reserved_at_720[0x3];
        uint8_t log_flow_hit_aso_granularity[0x5];
        uint8_t reserved_at_728[0x3];
        uint8_t log_flow_hit_aso_max_alloc[0x5];
        uint8_t reserved_at_730[0x4];
        uint8_t dynamic_msix_table_size[0xc];

        uint8_t sha_mmo_qp[0x1];
        uint8_t qp_mmo_type[0x1];
        uint8_t reserved_at_742[0x1];
        uint8_t log_max_num_flow_hit_aso[0x5];
        uint8_t dma_mmo_qp[0x1];
        uint8_t regexp_mmo_qp[0x1];
        uint8_t compress_mmo_qp[0x1];
        uint8_t decompress_deflate_v1[0x1];
        uint8_t min_dynamic_vf_msix_table_size[0x4];
        uint8_t decompress_deflate_v2[0x1];
        uint8_t host_net_functions_changed[0x1];
        uint8_t reserved_at_752[0x2];
        uint8_t max_dynamic_vf_msix_table_size[0xc];

        uint8_t reserved_at_760[0x3];
        uint8_t log_max_num_header_modify_argument[0x5];
        uint8_t log_header_modify_argument_granularity_offset[0x4];
        uint8_t log_header_modify_argument_granularity[0x4];
        uint8_t reserved_at_770[0x3];
        uint8_t log_header_modify_argument_max_alloc[0x5];
        uint8_t reserved_at_778[0x3];
        uint8_t max_flow_execute_aso[0x5];

        uint8_t vhca_tunnel_commands[0x40];

        uint8_t match_definer_format_supported[0x40];
    };

    enum {
        MLX5_CQE_ERROR_SYNDROME_SYNDROME_LOCAL_LENGTH_ERROR = 0x1,
        MLX5_CQE_ERROR_SYNDROME_SYNDROME_LOCAL_QP_OPERATION_ERROR = 0x2,
        MLX5_CQE_ERROR_SYNDROME_SYNDROME_LOCAL_PROTECTION_ERROR = 0x4,
        MLX5_CQE_ERROR_SYNDROME_SYNDROME_WORK_REQUEST_FLUSHED_ERROR = 0x5,
        MLX5_CQE_ERROR_SYNDROME_SYNDROME_MEMORY_WINDOW_BIND_ERROR = 0x6,
        MLX5_CQE_ERROR_SYNDROME_SYNDROME_BAD_RESPONSE_ERROR = 0x10,
        MLX5_CQE_ERROR_SYNDROME_SYNDROME_LOCAL_ACCESS_ERROR = 0x11,
        MLX5_CQE_ERROR_SYNDROME_SYNDROME_REMOTE_INVALID_REQUEST_ERROR = 0x12,
        MLX5_CQE_ERROR_SYNDROME_SYNDROME_REMOTE_ACCESS_ERROR = 0x13,
        MLX5_CQE_ERROR_SYNDROME_SYNDROME_REMOTE_OPERATION_ERROR = 0x14,
        MLX5_CQE_ERROR_SYNDROME_SYNDROME_TRANSPORT_RETRY_COUNTER_EXCEEDED = 0x15,
        MLX5_CQE_ERROR_SYNDROME_SYNDROME_RNR_RETRY_COUNTER_EXCEEDED = 0x16,
        MLX5_CQE_ERROR_SYNDROME_SYNDROME_ABORTED_ERROR = 0x22,
    };

    struct mlx5_ifc_cqe_error_syndrome_bits {
        uint8_t hw_error_syndrome[0x8];
        uint8_t hw_syndrome_type[0x4];
        uint8_t reserved_at_c[0x4];
        uint8_t vendor_error_syndrome[0x8];
        uint8_t syndrome[0x8];
    };

    enum {
        MLX5_CRYPTO_CAPS_WRAPPED_IMPORT_METHOD_TLS = 0x0,
        MLX5_CRYPTO_CAPS_WRAPPED_IMPORT_METHOD_IPSEC = 0x1,
        MLX5_CRYPTO_CAPS_WRAPPED_IMPORT_METHOD_AES = 0x2,
    };

    enum {
        MLX5_CRYPTO_CAPS_FAILED_SELFTESTS_TEST_AES_GCM = 0x1,
        MLX5_CRYPTO_CAPS_FAILED_SELFTESTS_TEST_AES_ECB = 0x2,
        MLX5_CRYPTO_CAPS_FAILED_SELFTESTS_TEST_AES_XTS = 0x4,
        MLX5_CRYPTO_CAPS_FAILED_SELFTESTS_TEST_HMAC_SHA = 0x8,
        MLX5_CRYPTO_CAPS_FAILED_SELFTESTS_TEST_SHA = 0x10,
    };

    enum {
        MLX5_CRYPTO_CAPS_SW_WRAPPED_DEK_TLS = 0x2,
        MLX5_CRYPTO_CAPS_SW_WRAPPED_DEK_IPSEC = 0x4,
        MLX5_CRYPTO_CAPS_SW_WRAPPED_DEK_AES_XTS = 0x8,
        MLX5_CRYPTO_CAPS_SW_WRAPPED_DEK_MACSEC = 0x10,
        MLX5_CRYPTO_CAPS_SW_WRAPPED_DEK_GCM_MEM2MEM = 0x20,
        MLX5_CRYPTO_CAPS_SW_WRAPPED_DEK_PSP = 0x40,
    };

    enum {
        MLX5_CRYPTO_CAPS_FIPS_MODULE_NAME_SELECTOR_NO_FIPS = 0x0,
        MLX5_CRYPTO_CAPS_FIPS_MODULE_NAME_SELECTOR_NVIDIA_BLUEFIELD3_DATAPATH_ACCELERATION_CRYPTO = 0x1,
    };

    struct mlx5_ifc_crypto_caps_bits {
        uint8_t wrapped_crypto_operational[0x1];
        uint8_t wrapped_crypto_going_to_commissioning[0x1];
        uint8_t reserved_at_2[0x1];
        uint8_t synchronize_dek[0x1];
        uint8_t int_kek_manual[0x1];
        uint8_t int_kek_auto[0x1];
        uint8_t reserved_at_6[0x6];
        uint8_t int_kek_manual_size[0x4];
        uint8_t large_mtu_tweak_64[0x1];
        uint8_t reserved_at_11[0x2];
        uint8_t sw_wrapped_dek_key_purpose[0x1];
        uint8_t int_kek_auto_size[0x4];
        uint8_t wrapped_import_method[0x8];

        uint8_t reserved_at_20[0x3];
        uint8_t log_dek_max_alloc[0x5];
        uint8_t reserved_at_28[0x3];
        uint8_t log_max_num_deks[0x5];
        uint8_t reserved_at_30[0x3];
        uint8_t log_max_num_import_keks[0x5];
        uint8_t reserved_at_38[0x3];
        uint8_t log_max_num_creds[0x5];

        uint8_t failed_selftests[0x10];
        uint8_t num_nv_import_keks[0x8];
        uint8_t num_nv_credentials[0x8];

        uint8_t reserved_at_60[0x3];
        uint8_t log_dek_granularity[0x5];
        uint8_t reserved_at_68[0x3];
        uint8_t log_max_num_int_kek[0x5];
        uint8_t sw_wrapped_dek[0x10];

        uint8_t fips_module_name_selector[0x20];

        uint8_t fips_module_version_major[0x20];

        uint8_t fips_module_version_minor[0x20];

        uint8_t reserved_at_e0[0x20];

        uint8_t crypto_mmo_qp[0x1];
        uint8_t crypto_mmo_aes_gcm_256_encrypt[0x1];
        uint8_t crypto_mmo_aes_gcm_128_encrypt[0x1];
        uint8_t crypto_mmo_aes_gcm_256_decrypt[0x1];
        uint8_t crypto_mmo_aes_gcm_128_decrypt[0x1];
        uint8_t crypto_mmo_gcm_auth_tag_128[0x1];
        uint8_t crypto_mmo_gcm_auth_tag_96[0x1];
        uint8_t reserved_at_107[0x3];
        uint8_t log_crypto_mmo_max_size[0x6];
        uint8_t reserved_at_110[0x10];

        uint8_t reserved_at_120[0x6e0];
    };

    struct mlx5_ifc_debug_cap_bits {
        uint8_t core_dump_general[0x1];
        uint8_t core_dump_qp[0x1];
        uint8_t reserved_at_2[0x2];
        uint8_t log_cr_dump_to_mem_size[0x5];
        uint8_t resource_dump[0x1];
        uint8_t reserved_at_a[0x1];
        uint8_t log_min_resource_dump_eq[0x5];
        uint8_t reserved_at_10[0x8];
        uint8_t log_max_samples[0x8];

        uint8_t single[0x1];
        uint8_t repetitive[0x1];
        uint8_t health_mon_rx_activity[0x1];
        uint8_t diag_counter_tracer_dump[0x1];
        uint8_t reserved_at_24[0x14];
        uint8_t log_min_sample_period[0x8];

        uint8_t reserved_at_40[0x1c0];

        struct mlx5_ifc_diagnostic_cntr_layout_bits diagnostic_counter[0];
    };

    struct mlx5_ifc_device_emulation_cap_bits {
        uint8_t nvme_offload_type_sqe[0x1];
        uint8_t reserved_at_1[0x1];
        uint8_t nvme_offload_type_command_capsule[0x1];
        uint8_t log_max_nvme_offload_namespaces[0x5];
        uint8_t nvme_cq_interrupt_disabled[0x1];
        uint8_t nvme_emulation_object_event[0x1];
        uint8_t nvme_emulated_dev_db_cq_map[0x1];
        uint8_t nvme_db_cq_map_set_db_val[0x1];
        uint8_t nvme_emulated_dev_eq[0x1];
        uint8_t reserved_at_d[0x3];
        uint8_t max_emulated_devices[0x10];

        uint8_t reserved_at_20[0xb];
        uint8_t log_max_nvme_offload_nsid[0x5];
        uint8_t registers_size[0x10];

        uint8_t log_max_queue_depth[0x10];
        uint8_t reserved_at_50[0x3];
        uint8_t log_max_emulated_sq[0x5];
        uint8_t reserved_at_58[0x3];
        uint8_t log_max_emulated_cq[0x5];

        uint8_t reserved_at_60[0x10];
        uint8_t nvme_max_device_doorbell_range[0x10];

        uint8_t max_num_vf_dynamic_msix[0x10];
        uint8_t min_num_vf_dynamic_msix[0x10];

        uint8_t reserved_at_a0[0x10];
        uint8_t max_num_pf_msix[0x10];

        uint8_t nvme_max_doorbell_range[0x20];

        uint8_t max_emulated_objects_per_vhca_id[0x4];
        uint8_t always_armed_device_db[0x1];
        uint8_t reserved_at_e5[0x1b];

        uint8_t reserved_at_100[0x700];
    };

    enum {
        MLX5_DEVICE_MEM_CAP_MEMIC_ATOMIC_INCREMENT_SIZE_1BYTE = 0x1,
        MLX5_DEVICE_MEM_CAP_MEMIC_ATOMIC_INCREMENT_SIZE_2BYTE = 0x2,
        MLX5_DEVICE_MEM_CAP_MEMIC_ATOMIC_INCREMENT_SIZE_4BYTE = 0x4,
        MLX5_DEVICE_MEM_CAP_MEMIC_ATOMIC_INCREMENT_SIZE_8BYTE = 0x8,
        MLX5_DEVICE_MEM_CAP_MEMIC_ATOMIC_INCREMENT_SIZE_16BYTE = 0x10,
    };

    enum {
        MLX5_DEVICE_MEM_CAP_MEMIC_ATOMIC_TEST_AND_SET_SIZE_1BYTE = 0x1,
        MLX5_DEVICE_MEM_CAP_MEMIC_ATOMIC_TEST_AND_SET_SIZE_2BYTE = 0x2,
        MLX5_DEVICE_MEM_CAP_MEMIC_ATOMIC_TEST_AND_SET_SIZE_4BYTE = 0x4,
        MLX5_DEVICE_MEM_CAP_MEMIC_ATOMIC_TEST_AND_SET_SIZE_8BYTE = 0x8,
        MLX5_DEVICE_MEM_CAP_MEMIC_ATOMIC_TEST_AND_SET_SIZE_16BYTE = 0x10,
    };

    enum {
        MLX5_DEVICE_MEM_CAP_MEMIC_OPERATIONS_MEMIC_ATOMIC_INCREMENT = 0x0,
        MLX5_DEVICE_MEM_CAP_MEMIC_OPERATIONS_MEMIC_ATOMIC_TEST_AND_SET = 0x1,
    };

    struct mlx5_ifc_device_mem_cap_bits {
        uint8_t memic[0x1];
        uint8_t reserved_at_1[0x1f];

        uint8_t memic_atomic_increment[0x8];
        uint8_t reserved_at_28[0x3];
        uint8_t log_min_memic_alloc_size[0x5];
        uint8_t memic_atomic_test_and_set[0x8];
        uint8_t log_max_memic_addr_alignment[0x8];

        uint8_t memic_bar_start_addr[0x40];

        uint8_t memic_bar_size[0x20];

        uint8_t max_memic_size[0x20];

        uint8_t steering_sw_icm_start_address[0x40];

        uint8_t must_not_use[0x8];
        uint8_t log_header_modify_sw_icm_size[0x8];
        uint8_t reserved_at_110[0x2];
        uint8_t log_sw_icm_alloc_granularity[0x6];
        uint8_t log_steering_sw_icm_size[0x8];

        uint8_t log_indirect_encap_sw_icm_size[0x8];
        uint8_t reserved_at_128[0x10];
        uint8_t log_header_modify_pattern_sw_icm_size[0x8];

        uint8_t header_modify_sw_icm_start_address[0x40];

        uint8_t reserved_at_180[0x40];

        uint8_t header_modify_pattern_sw_icm_start_address[0x40];

        uint8_t memic_operations[0x20];

        uint8_t reserved_at_220[0x20];

        uint8_t indirect_encap_sw_icm_start_address[0x40];

        uint8_t indirect_encap_icm_base[0x40];

        uint8_t reserved_at_2c0[0x540];
    };

    struct mlx5_ifc_device_pci_params_bits {
        uint8_t device_id[0x10];
        uint8_t vendor_id[0x10];

        uint8_t revision_id[0x8];
        uint8_t class_code[0x18];

        uint8_t subsystem_id[0x10];
        uint8_t subsystem_vendor_id[0x10];

        uint8_t num_of_vfs[0x10];
        uint8_t num_msix[0x10];
    };

    struct mlx5_ifc_dpa_capabilities_bits {
        uint8_t thread_affinity_single_eu[0x1];
        uint8_t thread_affinity_eug[0x1];
        uint8_t reserved_at_2[0x1];
        uint8_t log_max_num_dpa_mem_blocks[0x5];
        uint8_t process_win_primary[0x1];
        uint8_t process_win_secondary[0x1];
        uint8_t reserved_at_a[0x1];
        uint8_t log_max_dpa_mem[0x5];
        uint8_t dpa_auth_supported[0x1];
        uint8_t reserved_at_11[0x2];
        uint8_t log_max_dpa_threads_per_process[0x5];
        uint8_t reserved_at_18[0x8];

        uint8_t dpa_mem_block_size[0x20];

        uint8_t reserved_at_40[0x3];
        uint8_t log_max_dpa_threads[0x5];
        uint8_t reserved_at_48[0x3];
        uint8_t log_max_dpa_outbox[0x5];
        uint8_t max_num_dpa_thread_per_group[0x10];

        uint8_t reserved_at_60[0x3];
        uint8_t log_max_dpa_window[0x5];
        uint8_t reserved_at_68[0x3];
        uint8_t log_max_dpa_partitions[0x5];
        uint8_t reserved_at_70[0x3];
        uint8_t log_max_eus_per_partition[0x5];
        uint8_t reserved_at_78[0x3];
        uint8_t log_max_vhca_per_partition[0x5];

        uint8_t dpa_coredump_type[0x8];
        uint8_t user_debugger_supported[0x1];
        uint8_t dpa_os_api_version_supported[0x1];
        uint8_t reserved_at_8a[0x3];
        uint8_t dpa_process_log_max_dpa_uar[0x3];
        uint8_t stateful_thread_context_buffer_size[0x10];

        uint8_t reserved_at_a0[0x14];
        uint8_t max_dpa_processes[0xc];

        uint8_t dpa_os_api_version[0x20];

        uint8_t dpa_os_api_version_min[0x20];

        uint8_t reserved_at_100[0x700];
    };

    struct mlx5_ifc_dpp_cap_bits {
        uint8_t dpp_wire_protocol[0x40];

        uint8_t max_scatter_size[0x10];
        uint8_t reserved_at_50[0x3];
        uint8_t log_min_dpp_segment_size[0x5];
        uint8_t reserved_at_58[0x3];
        uint8_t log_max_dpp_segment_size[0x5];

        uint8_t reserved_at_60[0x8];
        uint8_t dpp_max_scatter_offset[0x8];
        uint8_t reserved_at_70[0x3];
        uint8_t log_max_dpp_buffer_size[0x5];
        uint8_t max_psn_size_supported[0x8];

        uint8_t reserved_at_80[0x780];
    };

    enum {
        MLX5_E_SWITCH_CAP_COUNTER_ESWITCH_AFFINITY_SOURCE_ESWITCH = 0x0,
        MLX5_E_SWITCH_CAP_COUNTER_ESWITCH_AFFINITY_FLOW_ESWITCH = 0x1,
    };

    struct mlx5_ifc_e_switch_cap_bits {
        uint8_t vport_svlan_strip[0x1];
        uint8_t vport_cvlan_strip[0x1];
        uint8_t vport_svlan_insert[0x1];
        uint8_t vport_cvlan_insert_if_not_exist[0x1];
        uint8_t vport_cvlan_insert_overwrite[0x1];
        uint8_t reserved_at_5[0x1];
        uint8_t vport_cvlan_insert_always[0x1];
        uint8_t esw_shared_ingress_acl[0x1];
        uint8_t esw_uplink_ingress_acl[0x1];
        uint8_t root_ft_on_other_esw[0x1];
        uint8_t sw_network_metadata[0x1];
        uint8_t reserved_at_b[0xd];
        uint8_t match_uplink_other_esw[0x1];
        uint8_t esw_functions_changed[0x1];
        uint8_t fdb_single_tir_destination[0x1];
        uint8_t ecpf_vport_exists[0x1];
        uint8_t counter_eswitch_affinity[0x1];
        uint8_t merged_eswitch[0x1];
        uint8_t nic_vport_node_guid_modify[0x1];
        uint8_t nic_vport_port_guid_modify[0x1];

        uint8_t vxlan_encap_decap[0x1];
        uint8_t nvgre_encap_decap[0x1];
        uint8_t encap_general_header[0x1];
        uint8_t log_max_fdb_encap_uplink[0x5];
        uint8_t reserved_at_28[0x3];
        uint8_t log_max_packet_reformat_context[0x5];
        uint8_t reserved_at_30[0x6];
        uint8_t max_encap_header_size[0xa];

        uint8_t reserved_at_40[0xb];
        uint8_t log_max_esw_sf[0x5];
        uint8_t esw_sf_base_id[0x10];

        uint8_t esw_manager_vport_number_valid[0x1];
        uint8_t reserved_at_61[0xf];
        uint8_t esw_manager_vport_number[0x10];

        uint8_t reserved_at_80[0x780];
    };

    struct mlx5_ifc_emulated_function_info_array_64_bits {
        struct mlx5_ifc_generic_emulated_function_info_bits emulated_function_info[0];
    };

    struct mlx5_ifc_emulated_function_info_array_8_bits {
        struct mlx5_ifc_emulated_function_info_bits emulated_function_info[0];
    };

    enum {
        MLX5_EQC_STATUS_OK = 0x0,
        MLX5_EQC_STATUS_EQ_WRITE_FAILURE = 0xa,
    };

    enum {
        MLX5_EQC_ST_ARMED = 0x9,
        MLX5_EQC_ST_FIRED = 0xa,
        MLX5_EQC_ST_ALWAYS_ARMED = 0xb,
    };

    struct mlx5_ifc_eqc_bits {
        uint8_t status[0x4];
        uint8_t reserved_at_4[0x7];
        uint8_t dbr_valid[0x1];
        uint8_t lightweight_eq[0x1];
        uint8_t ec[0x1];
        uint8_t oi[0x1];
        uint8_t reserved_at_f[0x5];
        uint8_t st[0x4];
        uint8_t reserved_at_18[0x8];

        uint8_t reserved_at_20[0x20];

        uint8_t reserved_at_40[0x14];
        uint8_t page_offset[0x6];
        uint8_t reserved_at_5a[0x6];

        uint8_t reserved_at_60[0x3];
        uint8_t log_eq_size[0x5];
        uint8_t uar_page[0x18];

        uint8_t reserved_at_80[0x20];

        uint8_t reserved_at_a0[0x14];
        uint8_t intr[0xc];

        uint8_t reserved_at_c0[0x3];
        uint8_t log_page_size[0x5];
        uint8_t reserved_at_c8[0x18];

        uint8_t reserved_at_e0[0x60];

        uint8_t reserved_at_140[0x8];
        uint8_t consumer_counter[0x18];

        uint8_t reserved_at_160[0x8];
        uint8_t producer_counter[0x18];

        uint8_t reserved_at_180[0x40];

        uint8_t dbr_addr[0x40];
    };

    enum {
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_PATH_MIGRATED_SUCCEEDED = 0x2,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_COMMUNICATION_ESTABLISHED = 0x4,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_SEND_QUEUE_DRAINED = 0x8,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_CQ_ERROR = 0x10,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_LOCAL_WQ_CATASTROPHIC_ERROR = 0x20,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_PATH_MIGRATION_FAILED = 0x80,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_INVALID_REQUEST_LOCAL_WQ_ERROR = 0x10000,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_LOCAL_ACCESS_VIOLATION_WQ_ERROR = 0x20000,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_LOCAL_SRQ_CATASTROPHIC_ERROR = 0x40000,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_LAST_WQE_REACHED = 0x80000,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_SRQ_LIMIT = 0x100000,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_XRQ_ERROR = 0x1000000,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_DCT_ALL_CONNECTIONS_CLOSED = 0x10000000,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_DCT_ACCESS_KEY_VIOLATION = 0x20000000,
        MLX5_EVENT_CAPABILITIES_USER_AFFILIATED_EVENTS_63_0_OBJECT_CHANGE_EVENT = 0x80,
    };

    enum {
        MLX5_EVENT_CAPABILITIES_USER_UNAFFILIATED_EVENTS_63_0_PORT_STATE_CHANGE = 0x200,
        MLX5_EVENT_CAPABILITIES_USER_UNAFFILIATED_EVENTS_63_0_NIC_VPORT_CHANGE = 0x2000,
        MLX5_EVENT_CAPABILITIES_USER_UNAFFILIATED_EVENTS_63_0_HOST_NET_FUNCTIONS_CHANGED = 0x4000,
        MLX5_EVENT_CAPABILITIES_USER_UNAFFILIATED_EVENTS_63_0_PORT_MODULE_EVENT = 0x400000,
        MLX5_EVENT_CAPABILITIES_USER_UNAFFILIATED_EVENTS_63_0_TEMP_WARNING_EVENT = 0x800000,
        MLX5_EVENT_CAPABILITIES_USER_UNAFFILIATED_EVENTS_63_0_PPS_EVENT = 0x20,
        MLX5_EVENT_CAPABILITIES_USER_UNAFFILIATED_EVENTS_63_0_GENERAL_NOTIFICATION_EVENT = 0x4,
    };

    struct mlx5_ifc_event_capabilities_bits {
        uint8_t user_affiliated_events_63_0[0x40];

        uint8_t user_affiliated_events_127_64[0x40];

        uint8_t user_affiliated_events_191_128[0x40];

        uint8_t user_affiliated_events_255_192[0x40];

        uint8_t user_unaffiliated_events_63_0[0x40];

        uint8_t user_unaffiliated_events_127_64[0x40];

        uint8_t user_unaffiliated_events_191_128[0x40];

        uint8_t user_unaffiliated_events_255_192[0x40];

        uint8_t lightweight_eq_event_63_0[0x40];

        uint8_t lightweight_eq_event_127_64[0x40];

        uint8_t lightweight_eq_event_191_128[0x40];

        uint8_t lightweight_eq_event_255_192[0x40];

        uint8_t reserved_at_300[0x500];
    };

    enum {
        MLX5_FLOW_TABLE_ESWITCH_CAP_FDB_TO_VPORT_REG_C_ID_REG_C_0 = 0x1,
        MLX5_FLOW_TABLE_ESWITCH_CAP_FDB_TO_VPORT_REG_C_ID_REG_C_1 = 0x2,
        MLX5_FLOW_TABLE_ESWITCH_CAP_FDB_TO_VPORT_REG_C_ID_REG_C_2 = 0x4,
        MLX5_FLOW_TABLE_ESWITCH_CAP_FDB_TO_VPORT_REG_C_ID_REG_C_3 = 0x8,
        MLX5_FLOW_TABLE_ESWITCH_CAP_FDB_TO_VPORT_REG_C_ID_REG_C_4 = 0x10,
        MLX5_FLOW_TABLE_ESWITCH_CAP_FDB_TO_VPORT_REG_C_ID_REG_C_5 = 0x20,
        MLX5_FLOW_TABLE_ESWITCH_CAP_FDB_TO_VPORT_REG_C_ID_REG_C_6 = 0x40,
        MLX5_FLOW_TABLE_ESWITCH_CAP_FDB_TO_VPORT_REG_C_ID_REG_C_7 = 0x80,
    };

    struct mlx5_ifc_flow_table_eswitch_cap_bits {
        uint8_t fdb_to_vport_reg_c_id[0x8];
        uint8_t reserved_at_8[0x5];
        uint8_t fdb_uplink_hairpin[0x1];
        uint8_t fdb_multi_path_any_table_limit_regc[0x1];
        uint8_t fdb_multi_path_any_vport[0x1];
        uint8_t fdb_dynamic_tunnel[0x1];
        uint8_t vport_direction[0x1];
        uint8_t fdb_multi_path_any_table[0x1];
        uint8_t ingress_acl_forward_to_uplink[0x1];
        uint8_t ingress_acl_flow_counter_for_drop_actions[0x1];
        uint8_t esw_fdb_modify_header_fwd_to_table[0x1];
        uint8_t esw_fdb_ipv4_ttl_modify[0x1];
        uint8_t flow_source[0x1];
        uint8_t ingress_acl_forward_to_vport_ingress[0x1];
        uint8_t extended_fdb_flow_counter_en[0x1];
        uint8_t multi_fdb_encap[0x1];
        uint8_t egress_acl_forward_to_vport[0x1];
        uint8_t fdb_multi_path_to_table[0x1];
        uint8_t ingress_acl_forward_to_vport[0x1];
        uint8_t fdb_flow_counter_en[0x2];

        uint8_t reserved_at_20[0x1e0];

        struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_esw_fdb;

        struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_esw_acl_ingress;

        struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_esw_acl_egress;

        struct mlx5_ifc_header_modify_cap_properties_bits header_modify_esw_fdb;

        struct mlx5_ifc_header_modify_cap_properties_bits header_modify_esw_acl_ingress;

        struct mlx5_ifc_header_modify_cap_properties_bits header_modify_esw_acl_egress;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_support_2_esw_fdb;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_bitmask_support_2_esw_fdb;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_support_2_esw_acl_ingress;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_bitmask_support_2_esw_acl_ingress;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_support_2_esw_acl_egress;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_bitmask_support_2_esw_acl_egress;

        uint8_t reserved_at_1700[0x100];

        uint8_t sw_steering_fdb_action_drop_icm_address_rx[0x40];

        uint8_t sw_steering_fdb_action_drop_icm_address_tx[0x40];

        uint8_t sw_steering_uplink_icm_address_rx[0x40];

        uint8_t sw_steering_uplink_icm_address_tx[0x40];

        uint8_t reserved_at_1900[0x6700];
    };

    struct mlx5_ifc_flow_table_nic_cap_bits {
        uint8_t nic_rx_multi_path_tirs[0x1];
        uint8_t nic_rx_multi_path_tirs_fts[0x1];
        uint8_t allow_sniffer_and_nic_rx_shared_tir[0x1];
        uint8_t reserved_at_3[0x1];
        uint8_t nic_rx_flow_tag_multipath_en[0x1];
        uint8_t ttl_checksum_correction[0x1];
        uint8_t nic_rx_rdma_fwd_tir[0x1];
        uint8_t sw_owner_reformat_supported[0x1];
        uint8_t add_action_partial_field_supported[0x1];
        uint8_t reserved_at_9[0xf];
        uint8_t nic_receive_max_steering_depth[0x8];

        uint8_t encap_general_header[0x1];
        uint8_t reserved_at_21[0xa];
        uint8_t log_max_packet_reformat_context[0x5];
        uint8_t reserved_at_30[0x6];
        uint8_t max_encap_header_size[0xa];

        uint8_t reserved_at_40[0x1c0];

        struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_receive;

        struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_receive_rdma;

        struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_receive_sniffer;

        struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_transmit;

        struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_transmit_rdma;

        struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_nic_transmit_sniffer;

        uint8_t reserved_at_e00[0x200];

        struct mlx5_ifc_header_modify_cap_properties_bits header_modify_nic_receive;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_support_2_nic_receive;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_bitmask_support_2_nic_receive;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_support_2_nic_receive_rdma;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_bitmask_support_2_nic_receive_rdma;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_support_2_nic_receive_sniffer;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_bitmask_support_2_nic_receive_sniffer;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_support_2_nic_transmit;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_bitmask_support_2_nic_transmit;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_support_2_nic_transmit_rdma;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_bitmask_support_2_nic_transmit_rdma;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_support_2_nic_transmit_sniffer;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_bitmask_support_2_nic_transmit_sniffer;

        uint8_t reserved_at_1a00[0x200];

        struct mlx5_ifc_header_modify_cap_properties_bits header_modify_nic_transmit;

        uint8_t sw_steering_nic_rx_action_drop_icm_address[0x40];

        uint8_t sw_steering_nic_tx_action_drop_icm_address[0x40];

        uint8_t sw_steering_nic_tx_action_allow_icm_address[0x40];

        uint8_t reserved_at_20c0[0x5f40];
    };

    enum {
        MLX5_GENERIC_DEV_EMU_CAPABILITIES_VENDOR_SPECIFIC_CAP_TYPE_SUPPORT_VSC = 0x1,
        MLX5_GENERIC_DEV_EMU_CAPABILITIES_VENDOR_SPECIFIC_CAP_TYPE_SUPPORT_VSEC = 0x2,
    };

    struct mlx5_ifc_generic_dev_emu_capabilities_bits {
        uint8_t bar_64b[0x1];
        uint8_t bar_io[0x1];
        uint8_t bar_32b[0x1];
        uint8_t bar_1mb[0x1];
        uint8_t max_bar_per_device_type[0x4];
        uint8_t reserved_at_8[0x18];

        uint8_t max_generic_device_types[0x8];
        uint8_t reserved_at_28[0x18];

        uint8_t max_bar_regions_per_device_type[0x10];
        uint8_t max_bar_regions_per_bar[0x10];

        uint8_t max_vsec_total_size[0x10];
        uint8_t max_vsc_total_size[0x8];
        uint8_t vendor_specific_cap_type_support[0x8];

        uint8_t reserved_at_80[0x20];

        uint8_t log_min_bar_size[0x8];
        uint8_t log_max_bar_size[0x8];
        uint8_t max_num_msix_per_device[0x10];

        uint8_t max_num_db_per_device[0x10];
        uint8_t max_controller_message_size[0x10];

        uint8_t max_emulated_objects_per_vhca_id[0x4];
        uint8_t always_armed_device_db[0x1];
        uint8_t reserved_at_e5[0x1b];

        uint8_t bar_region_types_support_region_update_notifier[0x20];

        uint8_t reserved_at_120[0x40];

        uint8_t controller_send_message_opmodes_supported[0x20];

        uint8_t sw_pci_cb_api_version[0x20];

        uint8_t max_sw_pci_cb_context_mem_size[0x20];

        uint8_t max_sw_pci_cb_xro_mem_size[0x20];

        uint8_t max_sw_pci_cb_static_mem_size[0x20];

        uint8_t max_bar_stateful_regions_per_bar[0x10];
        uint8_t bar_stateful_region_block_size[0x10];

        uint8_t max_bar_stateful_regions_per_device_type[0x10];
        uint8_t max_num_blocks_per_bar_stateful_region[0x10];

        uint8_t reserved_at_240[0x1a];
        uint8_t stateful_region_base_addr_align_log[0x6];

        uint8_t max_bar_db_regions_per_bar[0x10];
        uint8_t bar_db_region_block_size[0x10];

        uint8_t max_bar_db_regions_per_device_type[0x10];
        uint8_t max_num_blocks_per_bar_db_region[0x10];

        uint8_t reserved_at_2a0[0x1a];
        uint8_t db_region_base_addr_align_log[0x6];

        uint8_t max_bar_msix_pba_regions_per_bar[0x10];
        uint8_t bar_msix_pba_region_block_size[0x10];

        uint8_t max_bar_msix_pba_regions_per_device_type[0x10];
        uint8_t max_num_blocks_per_bar_msix_pba_region[0x10];

        uint8_t reserved_at_300[0x1a];
        uint8_t msix_pba_region_base_addr_align_log[0x6];

        uint8_t max_bar_msix_table_regions_per_bar[0x10];
        uint8_t bar_msix_table_region_block_size[0x10];

        uint8_t max_bar_msix_table_regions_per_device_type[0x10];
        uint8_t max_num_blocks_per_bar_msix_table_region[0x10];

        uint8_t reserved_at_360[0x1a];
        uint8_t msix_table_region_base_addr_align_log[0x6];

        uint8_t max_bar_sw_pci_cb_regions_per_bar[0x10];
        uint8_t bar_sw_pci_cb_region_block_size[0x10];

        uint8_t max_bar_sw_pci_cb_regions_per_device_type[0x10];
        uint8_t max_num_blocks_per_bar_sw_pci_cb_region[0x10];

        uint8_t reserved_at_3c0[0x1a];
        uint8_t sw_pci_cb_region_base_addr_align_log[0x6];

        uint8_t reserved_at_3e0[0x420];
    };

    union mlx5_ifc_generic_emu_dev_type_obj_memory_layout_segment_auto_bits {
        struct mlx5_ifc_vendor_specific_segment_vsc_bits vendor_specific_segment_vsc;
        struct mlx5_ifc_vendor_specific_segment_vsec_bits vendor_specific_segment_vsec;
        struct mlx5_ifc_bar_segment_db_bits bar_segment_db;
        struct mlx5_ifc_bar_segment_msix_bits bar_segment_msix;
        struct mlx5_ifc_bar_segment_sw_pci_cb_bits bar_segment_sw_pci_cb;
        struct mlx5_ifc_bar_segment_stateful_bits bar_segment_stateful;
        uint8_t reserved_at_0[0x200];
    };

    enum {
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_CQ_TO_REMOTE_DPA_UMEM = 0x1,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_SQ_TO_REMOTE_DPA_UMEM = 0x2,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_RQ_TO_REMOTE_DPA_UMEM = 0x4,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_QP_TO_REMOTE_DPA_UMEM = 0x8,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_CQ_TO_REMOTE_DPA_THREAD = 0x10,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_NVME_SQ_BE_REMOTE_NVME_SQ = 0x20,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_DPA_WINDOW_TO_REMOTE_PD = 0x40,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_DPA_OUTBOX_TO_REMOTE_UAR = 0x80,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_MKEY_TO_REMOTE_MKEY = 0x100,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_CQ_TO_REMOTE_EMULATED_DEV_EQ = 0x200,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_STC_TO_REMOTE_TIR = 0x400,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_STC_TO_REMOTE_FLOW_TABLE = 0x800,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_RTC_TO_REMOTE_FLOW_TABLE = 0x1000,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_FLOW_TABLE_TO_REMOTE_RTC = 0x2000,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_FLOW_TABLE_RTC_VLD_TO_REMOTE_FLOW_TABLE_MISS =
        0x4000,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_CQ_TO_REMOTE_DPA_UAR = 0x8000,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_SQ_TO_REMOTE_DPA_UAR = 0x10000,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_RQ_TO_REMOTE_DPA_UAR = 0x20000,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_QP_TO_REMOTE_DPA_UAR = 0x40000,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_FLOW_TABLE_TO_REMOTE_FLOW_TABLE_MISS = 0x80000,
        MLX5_HCA_CAPS_2_CROSS_VHCA_OBJECT_TO_OBJECT_SUPPORTED_LOCAL_FLOW_TABLE_ROOT_TO_REMOTE_FLOW_TABLE = 0x100000,
    };

    enum {
        MLX5_HCA_CAPS_2_ALLOWED_OBJECT_FOR_OTHER_VHCA_ACCESS_PD = 0x1,
        MLX5_HCA_CAPS_2_ALLOWED_OBJECT_FOR_OTHER_VHCA_ACCESS_UAR = 0x2,
        MLX5_HCA_CAPS_2_ALLOWED_OBJECT_FOR_OTHER_VHCA_ACCESS_MKEY = 0x4,
        MLX5_HCA_CAPS_2_ALLOWED_OBJECT_FOR_OTHER_VHCA_ACCESS_UMEM = 0x8,
        MLX5_HCA_CAPS_2_ALLOWED_OBJECT_FOR_OTHER_VHCA_ACCESS_EQ = 0x10,
        MLX5_HCA_CAPS_2_ALLOWED_OBJECT_FOR_OTHER_VHCA_ACCESS_NVME_SQ = 0x80,
        MLX5_HCA_CAPS_2_ALLOWED_OBJECT_FOR_OTHER_VHCA_ACCESS_TIR = 0x100,
        MLX5_HCA_CAPS_2_ALLOWED_OBJECT_FOR_OTHER_VHCA_ACCESS_FLOW_TABLE = 0x200,
        MLX5_HCA_CAPS_2_ALLOWED_OBJECT_FOR_OTHER_VHCA_ACCESS_RTC = 0x400,
        MLX5_HCA_CAPS_2_ALLOWED_OBJECT_FOR_OTHER_VHCA_ACCESS_EMULATED_DEV_EQ = 0x800,
        MLX5_HCA_CAPS_2_ALLOWED_OBJECT_FOR_OTHER_VHCA_ACCESS_DPA_THREAD = 0x800,
        MLX5_HCA_CAPS_2_ALLOWED_OBJECT_FOR_OTHER_VHCA_ACCESS_DPA_UAR = 0x1000,
    };

    enum {
        MLX5_HCA_CAPS_2_EXECUTE_ASO_TYPE_IPSEC = 0x1,
        MLX5_HCA_CAPS_2_EXECUTE_ASO_TYPE_CONN_TRACK = 0x2,
        MLX5_HCA_CAPS_2_EXECUTE_ASO_TYPE_FLOW_METER = 0x4,
        MLX5_HCA_CAPS_2_EXECUTE_ASO_TYPE_FIRST_HIT = 0x10,
    };

    enum {
        MLX5_HCA_CAPS_2_GENERATE_WQE_TYPE_FLOW_UPDATE = 0x2,
    };

    enum {
        MLX5_HCA_CAPS_2_ENCAP_ENTROPY_HASH_TYPE_INNER_CRC = 0x0,
    };

    struct mlx5_ifc_cmd_hca_cap_2_bits {
        uint8_t reserved_at_0[0x80];

        uint8_t migratable[0x1];
        uint8_t force_multi_prio_sq[0x1];
        uint8_t cq_with_emulated_dev_eq[0x1];
        uint8_t max_num_prog_sample_field[0x5];
        uint8_t multi_path_force[0x1];
        uint8_t fw_cpu_monitoring[0x1];
        uint8_t enh_eth_striding_wq[0x1];
        uint8_t log_max_num_reserved_qpn[0x5];
        uint8_t reserved_at_90[0x1];
        uint8_t introspection_mkey_access_allowed[0x1];
        uint8_t query_vuid[0x1];
        uint8_t log_reserved_qpn_granularity[0x5];
        uint8_t umr_log_entity_size_5[0x1];
        uint8_t local_eswitch[0x1];
        uint8_t local_mng_port[0x1];
        uint8_t log_reserved_qpn_max_alloc[0x5];

        uint8_t max_reformat_insert_size[0x8];
        uint8_t max_reformat_insert_offset[0x8];
        uint8_t max_reformat_remove_size[0x8];
        uint8_t max_reformat_remove_offset[0x8];

        uint8_t multi_sl_qp[0x1];
        uint8_t non_tunnel_reformat[0x1];
        uint8_t bsf_v2[0x1];
        uint8_t log_min_stride_wqe_sz[0x5];
        uint8_t migration_multi_load[0x1];
        uint8_t migration_tracking_state[0x1];
        uint8_t multiplane_qp_ud[0x1];
        uint8_t log_conn_track_granularity[0x5];
        uint8_t migration_in_chunks[0x1];
        uint8_t multiplane_sq[0x1];
        uint8_t reserved_at_d2[0x1];
        uint8_t log_conn_track_max_alloc[0x5];
        uint8_t reserved_at_d8[0x3];
        uint8_t log_max_conn_track_offload[0x5];

        uint8_t cross_vhca_object_to_object_supported[0x20];

        uint8_t allowed_object_for_other_vhca_access[0x40];

        uint8_t introspection_mkey[0x20];

        uint8_t ec_mmo_qp[0x1];
        uint8_t sync_driver_version[0x1];
        uint8_t driver_version_change_event[0x1];
        uint8_t hairpin_sq_wqe_bb_size[0x5];
        uint8_t hairpin_sq_wq_in_host_mem[0x1];
        uint8_t hairpin_data_buffer_locked[0x1];
        uint8_t local_mng_port_valid[0x1];
        uint8_t log_ec_mmo_max_size[0x5];
        uint8_t reserved_at_170[0x3];
        uint8_t log_ec_mmo_max_src[0x5];
        uint8_t reserved_at_178[0x3];
        uint8_t log_ec_mmo_max_dst[0x5];

        uint8_t sync_driver_actions[0x20];

        uint8_t flow_table_type_2_type[0x8];
        uint8_t reserved_at_1a8[0x1];
        uint8_t provider_id_ex_valid[0x1];
        uint8_t format_select_dw_8_6_ext[0x1];
        uint8_t min_mkey_log_entity_size[0x5];
        uint8_t execute_aso_type[0x10];

        uint8_t general_obj_types_127_64[0x40];

        uint8_t repeated_mkey_v2[0x20];

        uint8_t reserved_gid_index_valid[0x1];
        uint8_t sw_vhca_id_valid[0x1];
        uint8_t sw_vhca_id[0xe];
        uint8_t reserved_gid_index[0x10];

        uint8_t reserved_at_240[0x3];
        uint8_t log_max_channel_service_connection[0x5];
        uint8_t reserved_at_248[0x3];
        uint8_t ts_cqe_metadata_size2wqe_counter[0x5];
        uint8_t reserved_at_250[0x3];
        uint8_t flow_counter_bulk_log_max_alloc[0x5];
        uint8_t reserved_at_258[0x3];
        uint8_t flow_counter_bulk_log_granularity[0x5];

        uint8_t format_select_dw_mpls_over_x_cw[0x8];
        uint8_t format_select_dw_geneve_tlv_option_0[0x8];
        uint8_t format_select_dw_outer_first_mpls_over_gre[0x8];
        uint8_t format_select_dw_outer_first_mpls_over_udp[0x8];

        uint8_t format_select_dw_gtpu_dw_0[0x8];
        uint8_t format_select_dw_gtpu_dw_1[0x8];
        uint8_t format_select_dw_gtpu_dw_2[0x8];
        uint8_t format_select_dw_gtpu_first_ext_dw_0[0x8];

        uint8_t generate_wqe_type[0x20];

        uint8_t max_enh_strwq_supported_profile[0x10];
        uint8_t reserved_at_2d0[0x3];
        uint8_t log_max_total_hairpin_data_buffer_locked_size[0x5];
        uint8_t reserved_at_2d8[0x3];
        uint8_t log_max_rq_hairpin_data_buffer_locked_size[0x5];

        uint8_t send_dbr_mode_no_dbr_int[0x1];
        uint8_t send_dbr_mode_no_dbr_ext[0x1];
        uint8_t reserved_at_2e2[0x1];
        uint8_t log_max_send_dbr_less_qp_sq[0x5];
        uint8_t reserved_at_2e8[0x3];
        uint8_t enh_strwq_max_log_page_size[0x5];
        uint8_t enh_strwq_max_headroom[0x8];
        uint8_t enh_strwq_max_tailroom[0x8];

        uint8_t migration_tag_version_0_eq[4][0x20];

        uint8_t reserved_at_380[0x3];
        uint8_t log_max_hairpin_wqe_num[0x5];
        uint8_t reserved_at_388[0x3];
        uint8_t min_mkey_log_entity_size_fixed_buffer[0x5];
        uint8_t ec_vf_base_vport_number[0x10];

        uint8_t reserved_at_3a0[0x2];
        uint8_t max_mkey_log_entity_size_fixed_buffer[0x6];
        uint8_t reserved_at_3a8[0x2];
        uint8_t max_mkey_log_entity_size_mtt[0x6];
        uint8_t max_rqt_vhca_id[0x10];

        uint8_t mkey_by_name_reserve[0x1];
        uint8_t reserved_at_3c1[0x1];
        uint8_t mkey_by_name_reserve_log_size[0x6];
        uint8_t mkey_by_name_reserve_base[0x18];

        uint8_t log_min_emu_stride_size[0x4];
        uint8_t log_max_emu_stride_size[0x4];
        uint8_t reserved_at_3e8[0x1];
        uint8_t log_min_emu_db_size[0x3];
        uint8_t reserved_at_3ec[0x1];
        uint8_t log_max_emu_db_size[0x3];
        uint8_t pcc_ifa2[0x1];
        uint8_t pcc_probe_packet[0x1];
        uint8_t reserved_at_3f2[0x2];
        uint8_t num_pcc_backup_process[0x4];
        uint8_t max_pcc_cq_table_size[0x8];

        uint8_t cqc_create_armed[0x1];
        uint8_t min_mkey_log_entity_size_fixed_buffer_valid[0x1];
        uint8_t reserved_at_402[0x3];
        uint8_t pcc_num_probe_slot[0x3];
        uint8_t max_pcc_np_queues[0x8];
        uint8_t return_reg_id[0x10];

        uint8_t reserved_at_420[0x18];
        uint8_t encap_entropy_hash_type[0x4];
        uint8_t flow_table_hash_type[0x4];

        uint8_t reserved_at_440[0x40];

        uint8_t migration_tag_version_0_geq[4][0x20];

        uint8_t reserved_at_500[0x300];
    };

    enum {
        MLX5_HOTPLUG_CAPABILITIES_HOTPLUG_DEVICE_TYPES_SUPPORTED_NVME = 0x1,
        MLX5_HOTPLUG_CAPABILITIES_HOTPLUG_DEVICE_TYPES_SUPPORTED_VIRTIO_NET = 0x2,
        MLX5_HOTPLUG_CAPABILITIES_HOTPLUG_DEVICE_TYPES_SUPPORTED_VIRTIO_BLK = 0x4,
        MLX5_HOTPLUG_CAPABILITIES_HOTPLUG_DEVICE_TYPES_SUPPORTED_VIRTIO_FS = 0x10,
        MLX5_HOTPLUG_CAPABILITIES_HOTPLUG_DEVICE_TYPES_SUPPORTED_UPT = 0x20,
        MLX5_HOTPLUG_CAPABILITIES_HOTPLUG_DEVICE_TYPES_SUPPORTED_GENERIC_PCI_DEVICE = 0x40,
    };

    enum {
        MLX5_HOTPLUG_CAPABILITIES_HOTPLUG_POWER_OFF_DEVICE_TYPES_SUPPORTED_NVME = 0x1,
        MLX5_HOTPLUG_CAPABILITIES_HOTPLUG_POWER_OFF_DEVICE_TYPES_SUPPORTED_VIRTIO_NET = 0x2,
        MLX5_HOTPLUG_CAPABILITIES_HOTPLUG_POWER_OFF_DEVICE_TYPES_SUPPORTED_VIRTIO_BLK = 0x4,
        MLX5_HOTPLUG_CAPABILITIES_HOTPLUG_POWER_OFF_DEVICE_TYPES_SUPPORTED_VIRTIO_FS = 0x10,
        MLX5_HOTPLUG_CAPABILITIES_HOTPLUG_POWER_OFF_DEVICE_TYPES_SUPPORTED_UPT = 0x20,
        MLX5_HOTPLUG_CAPABILITIES_HOTPLUG_POWER_OFF_DEVICE_TYPES_SUPPORTED_GENERIC_PCI_DEVICE = 0x40,
    };

    struct mlx5_ifc_hotplug_capabilities_bits {
        uint8_t hotplug_device_types_supported[0x10];
        uint8_t log_max_bar_size[0x8];
        uint8_t max_hotplug_devices[0x8];

        uint8_t pci_hotplug_state_change[0x1];
        uint8_t virtio_transitional_device_hotplug[0x1];
        uint8_t reserved_at_22[0xe];
        uint8_t max_total_vfs[0x10];

        uint8_t max_num_hotplug_pt_special_region[0x10];
        uint8_t reserved_at_50[0x8];
        uint8_t max_num_hotplug_pt_function[0x8];

        uint8_t hotplug_power_off_device_types_supported[0x10];
        uint8_t reserved_at_70[0x10];

        uint8_t reserved_at_80[0x780];
    };

    enum {
        MLX5_IPSEC_ASO_MODE_NO_OPTIONAL_OP = 0x0,
        MLX5_IPSEC_ASO_MODE_REPLAY_PROTECTION = 0x1,
        MLX5_IPSEC_ASO_MODE_INCREMENT_IPSEC_SN = 0x2,
    };

    enum {
        MLX5_IPSEC_ASO_WINDOW_SIZE_WIN_32BIT = 0x0,
        MLX5_IPSEC_ASO_WINDOW_SIZE_WIN_64BIT = 0x1,
        MLX5_IPSEC_ASO_WINDOW_SIZE_WIN_128BIT = 0x2,
        MLX5_IPSEC_ASO_WINDOW_SIZE_WIN_256BIT = 0x3,
    };

    struct mlx5_ifc_ipsec_aso_bits {
        uint8_t valid[0x1];
        uint8_t reserved_at_1[0x1];
        uint8_t mode[0x2];
        uint8_t window_size[0x2];
        uint8_t soft_lifetime_arm[0x1];
        uint8_t hard_lifetime_arm[0x1];
        uint8_t remove_flow_enable[0x1];
        uint8_t esn_event_arm[0x1];
        uint8_t reserved_at_a[0x16];

        uint8_t remove_flow_packet_count[0x20];

        uint8_t remove_flow_soft_lifetime[0x20];

        uint8_t reserved_at_60[0x80];

        uint8_t mode_parameter[0x20];

        uint8_t replay_protection_window[8][0x20];
    };

    struct mlx5_ifc_ipsec_cap_bits {
        uint8_t ipsec_full_offload[0x1];
        uint8_t ipsec_crypto_offload[0x1];
        uint8_t ipsec_esn[0x1];
        uint8_t ipsec_crypto_esp_aes_gcm_256_encrypt[0x1];
        uint8_t ipsec_crypto_esp_aes_gcm_128_encrypt[0x1];
        uint8_t ipsec_crypto_esp_aes_gcm_256_decrypt[0x1];
        uint8_t ipsec_crypto_esp_aes_gcm_128_decrypt[0x1];
        uint8_t reserved_at_7[0x4];
        uint8_t log_max_ipsec_offload[0x5];
        uint8_t reserved_at_10[0x10];

        uint8_t min_log_ipsec_full_replay_window[0x8];
        uint8_t max_log_ipsec_full_replay_window[0x8];
        uint8_t reserved_at_30[0x3];
        uint8_t log_ipsec_max_alloc[0x5];
        uint8_t reserved_at_38[0x3];
        uint8_t log_ipsec_granularity[0x5];

        uint8_t reserved_at_40[0x7c0];
    };

    struct mlx5_ifc_macsec_cap_bits {
        uint8_t macsec_epn[0x1];
        uint8_t reserved_at_1[0x2];
        uint8_t macsec_crypto_esp_aes_gcm_256_encrypt[0x1];
        uint8_t macsec_crypto_esp_aes_gcm_128_encrypt[0x1];
        uint8_t macsec_crypto_esp_aes_gcm_256_decrypt[0x1];
        uint8_t macsec_crypto_esp_aes_gcm_128_decrypt[0x1];
        uint8_t reserved_at_7[0x4];
        uint8_t log_max_macsec_offload[0x5];
        uint8_t reserved_at_10[0x10];

        uint8_t min_log_macsec_full_replay_window[0x8];
        uint8_t max_log_macsec_full_replay_window[0x8];
        uint8_t reserved_at_30[0x10];

        uint8_t reserved_at_40[0x7c0];
    };

    union mlx5_ifc_nic_vport_context_current_uc_mac_address_auto_bits {
        struct mlx5_ifc_mac_address_layout_bits mac_address_layout;
        struct mlx5_ifc_vlan_layout_bits vlan_layout;
        uint8_t reserved_at_0[0x40];
    };

    struct mlx5_ifc_nvmeotcp_cap_bits {
        uint8_t zerocopy[0x1];
        uint8_t crc_rx[0x1];
        uint8_t crc_tx[0x1];
        uint8_t reserved_at_3[0x15];
        uint8_t version[0x8];

        uint8_t reserved_at_20[0x13];
        uint8_t log_max_nvmeotcp_tag_buffer_table[0x5];
        uint8_t reserved_at_38[0x3];
        uint8_t log_max_nvmeotcp_tag_buffer_size[0x5];

        uint8_t reserved_at_40[0x7c0];
    };

    enum {
        MLX5_NVMF_CAP_NVMF_ERROR_FILTERS_REPORT_CC_CHECK_ORIGINATED_ERRORS = 0x1,
        MLX5_NVMF_CAP_NVMF_ERROR_FILTERS_REPORT_DISK_ORIGINATED_ERRORS_WITH_MORE_BIT = 0x2,
        MLX5_NVMF_CAP_NVMF_ERROR_FILTERS_REPORT_DISK_ORIGINATED_ERRORS_WITHOUT_MORE_BIT = 0x4,
        MLX5_NVMF_CAP_NVMF_ERROR_FILTERS_REPORT_GOOD_DISK_COMPLETIONS = 0x8,
    };

    struct mlx5_ifc_nvmf_cap_bits {
        uint8_t release_xrq_error[0x1];
        uint8_t nvmf_stats_report_back[0x1];
        uint8_t reserved_at_2[0x1];
        uint8_t log_max_frontend_nsid[0x5];
        uint8_t current_q_depth[0x1];
        uint8_t last_req_latency[0x1];
        uint8_t reserved_at_a[0x1];
        uint8_t log_min_cmd_timeout[0x5];
        uint8_t report_error_origin[0x1];
        uint8_t reserved_at_11[0x1];
        uint8_t partial_write_cache[0x1];
        uint8_t log_max_cmd_timeout[0x5];
        uint8_t passthrough_sqe_rw_service[0x1];
        uint8_t reserved_at_19[0x2];
        uint8_t log_max_namespace_per_xrq[0x5];

        uint8_t reserved_at_20[0x6];
        uint8_t read_write_flush_offload_dc[0x1];
        uint8_t read_write_offload_dc[0x1];
        uint8_t read_offload_dc[0x1];
        uint8_t write_offload_dc[0x1];
        uint8_t reserved_at_2a[0x1];
        uint8_t log_max_staging_buffer_size[0x5];
        uint8_t reserved_at_30[0x3];
        uint8_t log_min_staging_buffer_size[0x5];
        uint8_t reserved_at_38[0x1];
        uint8_t cmd_unknown_namespace_cnt[0x1];
        uint8_t frontend_namespace_context[0x1];
        uint8_t read_write_flush_offload_rc[0x1];
        uint8_t read_write_offload_rc[0x1];
        uint8_t read_offload_rc[0x1];
        uint8_t write_offload_rc[0x1];
        uint8_t reserved_at_3f[0x1];

        uint8_t reserved_at_40[0x3];
        uint8_t log_max_io_size[0x5];
        uint8_t reserved_at_48[0x3];
        uint8_t log_max_backend_controller[0x5];
        uint8_t reserved_at_50[0x3];
        uint8_t log_max_backend_controller_per_xrq[0x5];
        uint8_t max_icdoff[0x8];

        uint8_t max_lba_metadata_size[0x10];
        uint8_t reserved_at_70[0x3];
        uint8_t log_max_queue_size[0x5];
        uint8_t reserved_at_78[0x3];
        uint8_t log_min_queue_size[0x5];

        uint8_t min_ioccsz[0x20];

        uint8_t max_ioccsz[0x20];

        uint8_t nvmf_error_filters[0x10];
        uint8_t reserved_at_d0[0xa];
        uint8_t lossless_error_report[0x1];
        uint8_t nvmf_error_reporting[0x1];
        uint8_t nvmf_error_message_size[0x4];

        uint8_t reserved_at_e0[0x14];
        uint8_t log_max_num_pacers_per_port[0x4];
        uint8_t reserved_at_f8[0x3];
        uint8_t log_max_metadata_size[0x5];

        uint8_t min_iorcsz[0x20];

        uint8_t max_iorcsz[0x20];

        uint8_t reserved_at_140[0x6c0];
    };

    struct mlx5_ifc_odp_cap_bits {
        struct mlx5_ifc_odp_scheme_cap_bits transport_page_fault_scheme_cap;

        struct mlx5_ifc_odp_scheme_cap_bits memory_page_fault_scheme_cap;

        uint8_t reserved_at_400[0x200];

        uint8_t mem_page_fault[0x1];
        uint8_t reserved_at_601[0x1f];

        uint8_t reserved_at_620[0x1e0];
    };

    enum {
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_IN_HEAD = 0x2,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_IN_MAC = 0x4,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_IN_IP = 0x8,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_IN_GRE = 0x10,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_IN_UDP = 0x20,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_IN_MPLS = 0x40,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_IN_TCP = 0x80,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_IN_VXLAN_GPE = 0x100,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_IN_GENEVE = 0x200,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_IN_IPSEC_ESP = 0x400,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_IN_IPV4 = 0x800,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_IN_IPV6 = 0x1000,
    };

    enum {
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_OUT_HEAD = 0x2,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_OUT_MAC = 0x4,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_OUT_IP = 0x8,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_OUT_GRE = 0x10,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_OUT_UDP = 0x20,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_OUT_MPLS = 0x40,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_OUT_TCP = 0x80,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_OUT_VXLAN_GPE = 0x100,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_OUT_GENEVE = 0x200,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_OUT_IPSEC_ESP = 0x400,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_OUT_IPV4 = 0x800,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_OUT_IPV6 = 0x1000,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_NODE_OUT_PSP = 0x2000,
    };

    enum {
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_HEADER_LENGTH_MODE_FIXED_SIZE = 0x1,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_HEADER_LENGTH_MODE_EXPLICIT_FIELD = 0x2,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_HEADER_LENGTH_MODE_BITMASK_FIELD = 0x4,
    };

    enum {
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_FLOW_MATCH_SAMPLE_OFFSET_MODE_FIXED_SIZE = 0x1,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_FLOW_MATCH_SAMPLE_OFFSET_MODE_EXPLICIT_FIELD = 0x2,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_FLOW_MATCH_SAMPLE_OFFSET_MODE_BITMASK_FIELD = 0x4,
    };

    enum {
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_TLV_OPTION_LENGTH_MODE_FIXED_SIZE = 0x1,
        MLX5_PARSE_GRAPH_NODE_CAP_PARSE_GRAPH_TLV_OPTION_LENGTH_MODE_EXPLICIT_FIELD = 0x2,
    };

    struct mlx5_ifc_parse_graph_node_cap_bits {
        uint8_t parse_graph_node_in[0x20];

        uint8_t parse_graph_node_out[0x20];

        uint8_t parse_graph_header_length_mode[0x10];
        uint8_t parse_graph_flow_match_sample_offset_mode[0x10];

        uint8_t max_num_parse_graph_arc_in[0x8];
        uint8_t max_num_parse_graph_arc_out[0x8];
        uint8_t max_num_parse_graph_flow_match_sample[0x8];
        uint8_t reserved_at_78[0x2];
        uint8_t parse_graph_override_native_arc[0x1];
        uint8_t parse_graph_anchor[0x1];
        uint8_t parse_graph_tlv_option_enable[0x1];
        uint8_t sample_tunnel_mode_inner2[0x1];
        uint8_t zero_size_flex_parser_supported[0x1];
        uint8_t parse_graph_flow_match_sample_id_in_out[0x1];

        uint8_t max_parse_graph_header_length_base_value[0x10];
        uint8_t reserved_at_90[0x3];
        uint8_t parse_graph_max_next_header_field_size[0x5];
        uint8_t max_parse_graph_flow_match_sample_field_base_offset_value[0x8];

        uint8_t parse_graph_max_next_header_field_offset[0x10];
        uint8_t reserved_at_b0[0x3];
        uint8_t max_num_sample_group[0x5];
        uint8_t parse_graph_header_length_field_mask_width[0x8];

        uint8_t parse_graph_tlv_option_length_mode[0x10];
        uint8_t reserved_at_d0[0x10];

        uint8_t reserved_at_e0[0x10];
        uint8_t parse_graph_tlv_option_length_field_mask_width[0x8];
        uint8_t parse_graph_tlv_option_max_type_field_size[0x8];

        uint8_t max_parse_graph_tlv_option_type_field_offset[0x10];
        uint8_t max_parse_graph_tlv_option_length_base_value[0x10];

        uint8_t max_parse_graph_tlv_option_offset[0x10];
        uint8_t max_parse_tlv_option_length_field_offset[0x10];

        uint8_t reserved_at_140[0x6c0];
    };

    enum {
        MLX5_PER_PROTOCOL_NETWORKING_OFFLOAD_CAPS_LRO_MAX_MSG_SZ_MODE_START_FROM_TCP_HEADER = 0x0,
        MLX5_PER_PROTOCOL_NETWORKING_OFFLOAD_CAPS_LRO_MAX_MSG_SZ_MODE_START_FROM_L2_HEADER = 0x1,
    };

    enum {
        MLX5_PER_PROTOCOL_NETWORKING_OFFLOAD_CAPS_MULTI_PKT_SEND_WQE_NOT_SUPPORTED = 0x0,
        MLX5_PER_PROTOCOL_NETWORKING_OFFLOAD_CAPS_MULTI_PKT_SEND_WQE_PRIVILEGED = 0x1,
    };

    enum {
        MLX5_PER_PROTOCOL_NETWORKING_OFFLOAD_CAPS_WQE_INLINE_MODE_L2 = 0x0,
        MLX5_PER_PROTOCOL_NETWORKING_OFFLOAD_CAPS_WQE_INLINE_MODE_VPORT_CONTEXT = 0x1,
        MLX5_PER_PROTOCOL_NETWORKING_OFFLOAD_CAPS_WQE_INLINE_MODE_NOT_REQUIRED = 0x2,
    };

    struct mlx5_ifc_per_protocol_networking_offload_caps_bits {
        uint8_t csum_cap[0x1];
        uint8_t vlan_strip[0x1];
        uint8_t lro_cap[0x1];
        uint8_t lro_psh_flag[0x1];
        uint8_t lro_time_stamp[0x1];
        uint8_t lro_max_msg_sz_mode[0x2];
        uint8_t wqe_vlan_insert[0x1];
        uint8_t self_lb_en_modifiable[0x1];
        uint8_t self_lb_mc[0x1];
        uint8_t self_lb_uc[0x1];
        uint8_t max_lso_cap[0x5];
        uint8_t multi_pkt_send_wqe[0x2];
        uint8_t wqe_inline_mode[0x2];
        uint8_t rss_ind_tbl_cap[0x4];
        uint8_t reg_umr_sq[0x1];
        uint8_t scatter_fcs[0x1];
        uint8_t enhanced_multi_pkt_send_wqe[0x1];
        uint8_t tunnel_lso_const_out_ip_id[0x1];
        uint8_t tunnel_lro_gre_old[0x1];
        uint8_t tunnel_lro_vxlan_old[0x1];
        uint8_t tunnel_stateless_gre[0x1];
        uint8_t tunnel_stateless_vxlan[0x1];

        uint8_t swp[0x1];
        uint8_t swp_csum[0x1];
        uint8_t swp_lso[0x1];
        uint8_t cqe_checksum_full[0x1];
        uint8_t tunnel_stateless_geneve_tx[0x1];
        uint8_t tunnel_stateless_mpls_over_udp[0x1];
        uint8_t tunnel_stateless_mpls_over_gre[0x1];
        uint8_t tunnel_stateless_vxlan_gpe[0x1];
        uint8_t tunnel_stateless_ipv4_over_vxlan[0x1];
        uint8_t tunnel_stateless_ip_over_ip[0x1];
        uint8_t insert_trailer[0x1];
        uint8_t tunnel_stateless_gtp[0x1];
        uint8_t tunnel_stateless_ip_over_ip_rx[0x1];
        uint8_t tunnel_stateless_ip_over_ip_tx[0x1];
        uint8_t tunnel_stateless_vxlan_gpe_nsh[0x1];
        uint8_t reserved_at_2f[0x1];
        uint8_t max_vxlan_udp_ports[0x8];
        uint8_t swp_csum_l4_partial[0x1];
        uint8_t reserved_at_39[0x3];
        uint8_t tunnel_lro_gre[0x1];
        uint8_t tunnel_lro_vxlan[0x1];
        uint8_t max_geneve_opt_len[0x1];
        uint8_t tunnel_stateless_geneve_rx[0x1];

        uint8_t reserved_at_40[0x10];
        uint8_t lro_min_mss_size[0x10];

        uint8_t reserved_at_60[0x120];

        uint8_t packet_merge_timer_supported_periods[4][0x20];

        uint8_t reserved_at_200[0x600];
    };

    struct mlx5_ifc_port_selection_capabilities_bits {
        uint8_t reserved_at_0[0x10];
        uint8_t port_select_flow_table[0x1];
        uint8_t port_select_eswitch[0x1];
        uint8_t port_select_flow_table_bypass[0x1];
        uint8_t reserved_at_13[0xd];

        uint8_t reserved_at_20[0x1e0];

        struct mlx5_ifc_flow_table_prop_layout_bits flow_table_properties_port_selection;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_support_2_port_selection;

        struct mlx5_ifc_flow_table_fields_supported_2_bits ft_field_bitmask_support_2_port_selection;

        uint8_t reserved_at_500[0x300];

        struct mlx5_ifc_header_modify_cap_properties_bits header_modify_port_selection;

        uint8_t reserved_at_c00[0x7400];
    };

    struct mlx5_ifc_psp_cap_bits {
        uint8_t reserved_at_0[0x1];
        uint8_t psp_crypto_offload[0x1];
        uint8_t reserved_at_2[0x1];
        uint8_t psp_crypto_esp_aes_gcm_256_encrypt[0x1];
        uint8_t psp_crypto_esp_aes_gcm_128_encrypt[0x1];
        uint8_t psp_crypto_esp_aes_gcm_256_decrypt[0x1];
        uint8_t psp_crypto_esp_aes_gcm_128_decrypt[0x1];
        uint8_t reserved_at_7[0x4];
        uint8_t log_max_num_of_psp_spi[0x5];
        uint8_t reserved_at_10[0x10];

        uint8_t reserved_at_20[0x7e0];
    };

    enum {
        MLX5_QOS_CAPS_FLOW_METER_REG_ID_REG_C_0 = 0x1,
        MLX5_QOS_CAPS_FLOW_METER_REG_ID_REG_C_1 = 0x2,
        MLX5_QOS_CAPS_FLOW_METER_REG_ID_REG_C_2 = 0x4,
        MLX5_QOS_CAPS_FLOW_METER_REG_ID_REG_C_3 = 0x8,
        MLX5_QOS_CAPS_FLOW_METER_REG_ID_REG_C_4 = 0x10,
        MLX5_QOS_CAPS_FLOW_METER_REG_ID_REG_C_5 = 0x20,
        MLX5_QOS_CAPS_FLOW_METER_REG_ID_REG_C_6 = 0x40,
        MLX5_QOS_CAPS_FLOW_METER_REG_ID_REG_C_7 = 0x80,
    };

    struct mlx5_ifc_qos_caps_bits {
        uint8_t packet_pacing[0x1];
        uint8_t esw_scheduling[0x1];
        uint8_t esw_bw_share[0x1];
        uint8_t esw_rate_limit[0x1];
        uint8_t hll[0x1];
        uint8_t packet_pacing_burst_bound[0x1];
        uint8_t packet_pacing_typical_size[0x1];
        uint8_t flow_meter_old[0x1];
        uint8_t nic_sq_scheduling[0x1];
        uint8_t nic_bw_share[0x1];
        uint8_t nic_rate_limit[0x1];
        uint8_t packet_pacing_uid[0x1];
        uint8_t log_esw_max_sched_depth[0x4];
        uint8_t log_max_flow_meter[0x8];
        uint8_t flow_meter_reg_id[0x8];

        uint8_t wqe_rate_pp[0x1];
        uint8_t nic_qp_scheduling[0x1];
        uint8_t reserved_at_22[0x2];
        uint8_t log_nic_max_sched_depth[0x4];
        uint8_t flow_meter[0x1];
        uint8_t reserved_at_29[0x1];
        uint8_t qos_remap_pp[0x1];
        uint8_t log_max_qos_nic_queue_group[0x5];
        uint8_t reserved_at_30[0x8];
        uint8_t max_flow_meter_bs_exponent[0x8];

        uint8_t packet_pacing_max_rate[0x20];

        uint8_t packet_pacing_min_rate[0x20];

        uint8_t reserved_at_80[0xb];
        uint8_t log_esw_max_rate_limit[0x5];
        uint8_t packet_pacing_rate_table_size[0x10];

        uint8_t esw_element_type[0x10];
        uint8_t esw_tsar_type[0x10];

        uint8_t max_qos_para_vport[0x10];
        uint8_t max_qos_para_vport_old[0x10];

        uint8_t max_tsar_bw_share[0x20];

        uint8_t nic_element_type[0x10];
        uint8_t nic_tsar_type[0x10];

        uint8_t reserved_at_120[0x3];
        uint8_t log_meter_aso_granularity[0x5];
        uint8_t reserved_at_128[0x3];
        uint8_t log_meter_aso_max_alloc[0x5];
        uint8_t reserved_at_130[0x3];
        uint8_t log_max_num_meter_aso[0x5];
        uint8_t reserved_at_138[0x8];

        uint8_t reserved_at_140[0x3];
        uint8_t log_max_qos_nic_scheduling_element[0x5];
        uint8_t reserved_at_148[0x3];
        uint8_t log_max_qos_esw_scheduling_element[0x5];
        uint8_t reserved_at_150[0x10];

        uint8_t reserved_at_160[0x6a0];
    };

    enum {
        MLX5_ROCE_CAP_QP_TS_FORMAT_FREE_RUNNING_TS = 0x0,
        MLX5_ROCE_CAP_QP_TS_FORMAT_REAL_TIME_TS = 0x1,
        MLX5_ROCE_CAP_QP_TS_FORMAT_FREE_RUNNING_AND_REAL_TIME_TS = 0x2,
    };

    enum {
        MLX5_ROCE_CAP_L3_TYPE_GRH = 0x1,
        MLX5_ROCE_CAP_L3_TYPE_IPV4 = 0x2,
        MLX5_ROCE_CAP_L3_TYPE_IPV6 = 0x4,
    };

    enum {
        MLX5_ROCE_CAP_ROCE_VERSION_VERSION_1_0 = 0x1,
        MLX5_ROCE_CAP_ROCE_VERSION_VERSION_1_5 = 0x2,
        MLX5_ROCE_CAP_ROCE_VERSION_VERSION_2_0 = 0x4,
    };

    struct mlx5_ifc_roce_cap_bits {
        uint8_t roce_apm[0x1];
        uint8_t rts2rts_primary_eth_prio[0x1];
        uint8_t roce_rx_allow_untagged[0x1];
        uint8_t rts2rts_src_addr_index_for_vlan_valid_vlan_id[0x1];
        uint8_t sw_r_roce_src_udp_port[0x1];
        uint8_t fl_rc_qp_when_roce_disabled[0x1];
        uint8_t fl_rc_qp_when_roce_enabled[0x1];
        uint8_t roce_cc_general[0x1];
        uint8_t qp_ooo_transmit_default[0x1];
        uint8_t reserved_at_9[0x15];
        uint8_t qp_ts_format[0x2];

        uint8_t reserved_at_20[0x60];

        uint8_t reserved_at_80[0xc];
        uint8_t l3_type[0x4];
        uint8_t reserved_at_90[0x8];
        uint8_t roce_version[0x8];

        uint8_t reserved_at_a0[0x10];
        uint8_t r_roce_dest_udp_port[0x10];

        uint8_t r_roce_max_src_udp_port[0x10];
        uint8_t r_roce_min_src_udp_port[0x10];

        uint8_t reserved_at_e0[0x10];
        uint8_t roce_address_table_size[0x10];

        uint8_t reserved_at_100[0x700];
    };

    enum {
        MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_SRC_IP = 0x0,
        MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_DST_IP = 0x1,
        MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_L4_SPORT = 0x2,
        MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_L4_DPORT = 0x3,
        MLX5_RX_HASH_FIELD_SELECT_SELECTED_FIELDS_IPSEC_SPI = 0x4,
    };

    struct mlx5_ifc_rx_hash_field_select_bits {
        uint8_t l3_prot_type[0x1];
        uint8_t l4_prot_type[0x1];
        uint8_t selected_fields[0x1e];
    };

    struct mlx5_ifc_shampo_cap_bits {
        uint8_t reserved_at_0[0x3];
        uint8_t shampo_log_max_reservation_size[0x5];
        uint8_t reserved_at_8[0x3];
        uint8_t shampo_log_min_reservation_size[0x5];
        uint8_t shampo_min_mss_size[0x10];

        uint8_t shampo_header_split[0x1];
        uint8_t shampo_header_split_data_merge[0x1];
        uint8_t reserved_at_22[0x1];
        uint8_t shampo_log_max_headers_entry_size[0x5];
        uint8_t reserved_at_28[0x18];

        uint8_t reserved_at_40[0x7c0];
    };

    struct mlx5_ifc_tls_cap_bits {
        uint8_t tls_1_2_aes_gcm_128[0x1];
        uint8_t tls_1_3_aes_gcm_128[0x1];
        uint8_t tls_1_2_aes_gcm_256[0x1];
        uint8_t tls_1_3_aes_gcm_256[0x1];
        uint8_t reserved_at_4[0x1c];

        uint8_t reserved_at_20[0x7e0];
    };

    enum {
        MLX5_UPT_DEVICE_EMULATION_CAPS_SUPPORTED_FEATURES_VMK_NETVF_F_RXCSUM = 0x1,
        MLX5_UPT_DEVICE_EMULATION_CAPS_SUPPORTED_FEATURES_VMK_NETVF_F_RSS = 0x2,
        MLX5_UPT_DEVICE_EMULATION_CAPS_SUPPORTED_FEATURES_VMK_NETVF_F_RXVLAN = 0x4,
        MLX5_UPT_DEVICE_EMULATION_CAPS_SUPPORTED_FEATURES_VMK_NETVF_F_LRO = 0x8,
        MLX5_UPT_DEVICE_EMULATION_CAPS_SUPPORTED_FEATURES_VMK_NETVF_F_INNEROFLD = 0x10,
    };

    enum {
        MLX5_UPT_DEVICE_EMULATION_CAPS_SUPPORTED_CAPABILITIES_GENEVE_CHECKSUM_OFFLOAD = 0x4,
        MLX5_UPT_DEVICE_EMULATION_CAPS_SUPPORTED_CAPABILITIES_GENEVE_TSO = 0x8,
        MLX5_UPT_DEVICE_EMULATION_CAPS_SUPPORTED_CAPABILITIES_VXLAN_CHECKSUM_OFFLOAD = 0x10,
        MLX5_UPT_DEVICE_EMULATION_CAPS_SUPPORTED_CAPABILITIES_VXLAN_TSO = 0x20,
        MLX5_UPT_DEVICE_EMULATION_CAPS_SUPPORTED_CAPABILITIES_GENEVE_OUTER_CHECKSUM_OFFLOAD = 0x40,
        MLX5_UPT_DEVICE_EMULATION_CAPS_SUPPORTED_CAPABILITIES_VXLAN_OUTER_CHECKSUM_OFFLOAD = 0x80,
    };

    struct mlx5_ifc_upt_device_emulation_caps_bits {
        uint8_t queue_period_upon_cqe[0x1];
        uint8_t queue_period_upon_event[0x1];
        uint8_t inner_rss_report[0x1];
        uint8_t upt_emu_dev_eq_extended[0x1];
        uint8_t passthru_reg_bar_id[0x4];
        uint8_t flow_table_metadata_mark_tso[0x1];
        uint8_t always_armed_device_db[0x1];
        uint8_t reserved_at_a[0xe];
        uint8_t passthru_reg_size[0x8];

        uint8_t supported_features[0x10];
        uint8_t max_emulated_devices[0x10];

        uint8_t passthru_reg_bar_offset[0x40];

        uint8_t supported_capabilities[0x20];

        uint8_t reserved_at_a0[0x18];
        uint8_t max_num_interrupts[0x8];

        uint8_t max_num_upt_sqs[0x10];
        uint8_t max_num_upt_rqs[0x10];

        uint8_t max_sq_size[0x10];
        uint8_t max_rq_size[0x10];

        uint8_t reserved_at_100[0x700];
    };

    struct mlx5_ifc_vector_calc_caps_bits {
        uint8_t calc_matrix[0x1];
        uint8_t calc_matrix_type_8bits[0x1];
        uint8_t reserved_at_2[0x1e];

        uint8_t reserved_at_20[0x8];
        uint8_t max_vector_count[0x8];
        uint8_t reserved_at_30[0xd];
        uint8_t max_chunk_size[0x3];

        uint8_t reserved_at_40[0x10];
        uint8_t calc_operation_0[0x10];

        uint8_t reserved_at_60[0x10];
        uint8_t calc_operation_1[0x10];

        uint8_t reserved_at_80[0x10];
        uint8_t calc_operation_2[0x10];

        uint8_t reserved_at_a0[0x10];
        uint8_t calc_operation_3[0x10];

        uint8_t reserved_at_c0[0x740];
    };

    struct mlx5_ifc_virtio_dev_bits {
        uint8_t device_feature[0x40];

        uint8_t driver_feature[0x40];

        uint8_t msix_config[0x10];
        uint8_t num_queues[0x10];

        uint8_t device_status[0x8];
        uint8_t config_generation[0x8];
        uint8_t pci_bdf[0x10];

        uint8_t notify_off_multiplier[0x20];

        uint8_t max_queue_size[0x10];
        uint8_t reserved_at_f0[0x10];

        uint8_t device_feature_select[0x1];
        uint8_t driver_feature_select[0x1];
        uint8_t reserved_at_102[0xe];
        uint8_t queue_select[0x10];

        uint8_t admin_queue_num[0x10];
        uint8_t admin_queue_index[0x10];

        uint8_t reserved_at_140[0x40];
    };

    enum {
        MLX5_VIRTIO_EMULATION_CAP_EVENT_MODE_NO_MSIX_MODE = 0x1,
        MLX5_VIRTIO_EMULATION_CAP_EVENT_MODE_QP_MODE = 0x2,
        MLX5_VIRTIO_EMULATION_CAP_EVENT_MODE_MSIX_MODE = 0x4,
    };

    enum {
        MLX5_VIRTIO_EMULATION_CAP_VIRTIO_QUEUE_TYPE_SPLIT = 0x1,
        MLX5_VIRTIO_EMULATION_CAP_VIRTIO_QUEUE_TYPE_PACKED = 0x2,
    };

    enum {
        MLX5_VIRTIO_EMULATION_CAP_DEVICE_FEATURES_BITS_MASK_2_VIRTIO_NET_F_RSS = 0x1,
        MLX5_VIRTIO_EMULATION_CAP_DEVICE_FEATURES_BITS_MASK_2_VIRTIO_NET_F_SPEED_DUPLEX = 0x2,
        MLX5_VIRTIO_EMULATION_CAP_DEVICE_FEATURES_BITS_MASK_2_VIRTIO_NET_F_HASH_REPORT = 0x4,
    };

    struct mlx5_ifc_virtio_emulation_cap_bits {
        uint8_t desc_tunnel_offload_type[0x1];
        uint8_t eth_frame_offload_type[0x1];
        uint8_t virtio_version_1_0[0x1];
        uint8_t device_features_bits_mask[0xd];
        uint8_t event_mode[0x8];
        uint8_t virtio_queue_type[0x8];

        uint8_t max_tunnel_desc[0x10];
        uint8_t dirty_byte_map[0x1];
        uint8_t queue_period_upon_cqe[0x1];
        uint8_t queue_period_upon_event[0x1];
        uint8_t log_doorbell_stride[0x5];
        uint8_t vnet_modify_ext[0x1];
        uint8_t virtio_net_q_addr_modify[0x1];
        uint8_t virtio_q_index_modify[0x1];
        uint8_t log_doorbell_bar_size[0x5];

        uint8_t doorbell_bar_offset[0x40];

        uint8_t reserved_at_80[0x8];
        uint8_t max_device_num_virtio_queues[0x18];

        uint8_t max_emulated_devices[0x10];
        uint8_t max_virtq_size[0x10];

        uint8_t device_features_bits_mask_2[0x10];
        uint8_t reserved_at_d0[0x1];
        uint8_t keep_vq_db_resources[0x1];
        uint8_t db_cq_map_set_db_val[0x1];
        uint8_t desc_group_mkey_supported[0x1];
        uint8_t freeze_to_rdy_supported[0x1];
        uint8_t doorbell_bar_num[0x3];
        uint8_t max_num_pf_admin_vq[0x4];
        uint8_t doorbell_bar_info[0x1];
        uint8_t emulated_dev_db_cq_map[0x1];
        uint8_t emulated_dev_eq[0x1];
        uint8_t virtio_q_cfg_v2[0x1];

        uint8_t max_emulated_objects_per_vhca_id[0x4];
        uint8_t always_armed_device_db[0x1];
        uint8_t reserved_at_e5[0x1b];

        uint8_t umem_1_buffer_param_a[0x20];

        uint8_t umem_1_buffer_param_b[0x20];

        uint8_t umem_2_buffer_param_a[0x20];

        uint8_t umem_2_buffer_param_b[0x20];

        uint8_t umem_3_buffer_param_a[0x20];

        uint8_t umem_3_buffer_param_b[0x20];

        uint8_t max_num_vf_dynamic_msix[0x10];
        uint8_t min_num_vf_dynamic_msix[0x10];

        uint8_t reserved_at_1e0[0x10];
        uint8_t max_num_pf_msix[0x10];

        uint8_t reserved_at_200[0x600];
    };

    struct mlx5_ifc_virtio_fs_config_bits {
        uint8_t tag[9][0x20];

        uint8_t num_request_queues[0x20];

        uint8_t reserved_at_140[0x140];
    };

    enum {
        MLX5_VIRTIO_Q_EVENT_MODE_NO_MSIX_MODE = 0x0,
        MLX5_VIRTIO_Q_EVENT_MODE_QP_MODE = 0x1,
        MLX5_VIRTIO_Q_EVENT_MODE_MSIX_MODE = 0x2,
    };

    enum {
        MLX5_VIRTIO_Q_ERROR_TYPE_NO_ERROR = 0x0,
        MLX5_VIRTIO_Q_ERROR_TYPE_NETWORK_ERROR = 0x1,
        MLX5_VIRTIO_Q_ERROR_TYPE_BAD_DESCRIPTOR = 0x2,
        MLX5_VIRTIO_Q_ERROR_TYPE_INVALID_BUFFER = 0x3,
        MLX5_VIRTIO_Q_ERROR_TYPE_DESCRIPTOR_LIST_EXCEED_LIMIT = 0x4,
        MLX5_VIRTIO_Q_ERROR_TYPE_INTERNAL_ERROR = 0x5,
    };

    struct mlx5_ifc_virtio_q_bits {
        uint8_t virtio_q_type[0x8];
        uint8_t reserved_at_8[0x5];
        uint8_t event_mode[0x3];
        uint8_t queue_index[0x10];

        uint8_t full_emulation[0x1];
        uint8_t virtio_version_1_0[0x1];
        uint8_t reserved_at_22[0x2];
        uint8_t offload_type[0x4];
        uint8_t event_qpn_or_msix[0x18];

        uint8_t doorbell_stride_index[0x10];
        uint8_t queue_size[0x10];

        uint8_t device_emulation_id[0x20];

        uint8_t desc_addr[0x40];

        uint8_t used_addr[0x40];

        uint8_t available_addr[0x40];

        uint8_t virtio_q_mkey[0x20];

        uint8_t max_tunnel_desc[0x10];
        uint8_t reserved_at_170[0x8];
        uint8_t error_type[0x8];

        uint8_t umem_1_id[0x20];

        uint8_t umem_1_size[0x20];

        uint8_t umem_1_offset[0x40];

        uint8_t umem_2_id[0x20];

        uint8_t umem_2_size[0x20];

        uint8_t umem_2_offset[0x40];

        uint8_t umem_3_id[0x20];

        uint8_t umem_3_size[0x20];

        uint8_t umem_3_offset[0x40];

        uint8_t counter_set_id[0x20];

        uint8_t reserved_at_320[0x8];
        uint8_t pd[0x18];

        uint8_t reserved_at_340[0x2];
        uint8_t queue_period_mode[0x2];
        uint8_t queue_period[0xc];
        uint8_t queue_max_count[0x10];

        uint8_t desc_group_mkey[0x20];

        uint8_t reserved_at_380[0x80];
    };

    struct mlx5_ifc_virtio_q_configuration_v1_list_bits {
        struct mlx5_ifc_virtio_q_config_bits virtio_q_configuration_v1[0];
    };

    enum {
        MLX5_WQ_TYPE_LINKED_LIST = 0x0,
        MLX5_WQ_TYPE_CYCLIC = 0x1,
        MLX5_WQ_TYPE_STRQ_LINKED_LIST = 0x2,
        MLX5_WQ_TYPE_STRQ_CYCLIC = 0x3,
    };

    enum {
        MLX5_WQ_END_PAD_MODE_NONE = 0x0,
        MLX5_WQ_END_PAD_MODE_ALIGN = 0x1,
    };

    struct mlx5_ifc_wq_bits {
        uint8_t wq_type[0x4];
        uint8_t wq_signature[0x1];
        uint8_t end_padding_mode[0x2];
        uint8_t cd_slave[0x1];
        uint8_t reserved_at_8[0x18];

        uint8_t hds_skip_first_sge[0x1];
        uint8_t log2_hds_buf_size[0x3];
        uint8_t reserved_at_24[0x7];
        uint8_t page_offset[0x5];
        uint8_t lwm[0x10];

        uint8_t reserved_at_40[0x8];
        uint8_t pd[0x18];

        uint8_t reserved_at_60[0x8];
        uint8_t uar_page[0x18];

        uint8_t dbr_addr[0x40];

        uint8_t hw_counter[0x20];

        uint8_t sw_counter[0x20];

        uint8_t reserved_at_100[0xc];
        uint8_t log_wq_stride[0x4];
        uint8_t reserved_at_110[0x3];
        uint8_t log_wq_pg_sz[0x5];
        uint8_t reserved_at_118[0x3];
        uint8_t log_wq_sz[0x5];

        uint8_t dbr_umem_valid[0x1];
        uint8_t wq_umem_valid[0x1];
        uint8_t reserved_at_122[0x1];
        uint8_t log_hairpin_num_packets[0x5];
        uint8_t reserved_at_128[0x3];
        uint8_t log_hairpin_data_sz[0x5];
        uint8_t reserved_at_130[0x4];
        uint8_t single_wqe_log_num_of_strides[0x4];
        uint8_t two_byte_shift_en[0x1];
        uint8_t reserved_at_139[0x4];
        uint8_t single_stride_log_num_of_bytes[0x3];

        uint8_t dbr_umem_id[0x20];

        uint8_t wq_umem_id[0x20];

        uint8_t wq_umem_offset[0x40];

        uint8_t shampo_headers_buffer_mkey[0x20];

        uint8_t shampo[0x1];
        uint8_t reserved_at_1e1[0x1];
        uint8_t shampo_mode[0x2];
        uint8_t reserved_at_1e4[0x1];
        uint8_t shampo_log_reservation_size[0x3];
        uint8_t reserved_at_1e8[0x5];
        uint8_t shampo_log_max_num_of_packets_per_reservation[0x3];
        uint8_t reserved_at_1f0[0x6];
        uint8_t shampo_log_headers_buffer_entry_size[0x2];
        uint8_t reserved_at_1f8[0x4];
        uint8_t shampo_log_num_entries_in_headers_buffer[0x4];

        uint8_t reserved_at_200[0xb];
        uint8_t log_hairpin_wqe_num[0x5];
        uint8_t enh_strwq_profile_id[0x10];

        uint8_t reserved_at_220[0x3e0];

        struct mlx5_ifc_cmd_pas_bits pas[0];
    };

    enum {
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_RTC_REPARSE_MODE_REPARSE_NEVER = 0x1,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_RTC_REPARSE_MODE_REPARSE_ALWAYS = 0x2,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_RTC_REPARSE_MODE_REPARSE_BY_STC = 0x4,
    };

    enum {
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_RTC_INDEX_MODE_BY_HASH = 0x1,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_RTC_INDEX_MODE_BY_OFFSET = 0x2,
    };

    enum {
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STE_FORMAT_MATCH_8DW = 0x10,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STE_FORMAT_MATCH_11DW = 0x20,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STE_FORMAT_MATCH_RANGE = 0x80,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STE_FORMAT_MATCH_4DW_RANGE = 0x100,
    };

    enum {
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_NOP = 0x1,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_FIELD_COPY = 0x20,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_FIELD_SET = 0x40,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_FIELD_ADD = 0x80,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_REMOVE_WORDS = 0x100,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_HEADER_REMOVE = 0x200,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_HEADER_INSERT = 0x800,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_FLOW_TAG = 0x1000,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_HEADER_MODIFY_LIST = 0x4000,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_IPSEC_ENCRYPT = 0x10000,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_IPSEC_DECRYPT = 0x20000,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_EXECUTE_ASO = 0x40000,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_TRAILER = 0x80000,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_COUNT = 0x100000,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_FIELD_ADD_FIELD = 0x8000000,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_PSP_ENCRYPT = 0x80000000,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_PSP_DECRYPT = 0x1,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_JUMP_TO_STE_TABLE = 0x1,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_JUMP_TO_TIR = 0x2,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_JUMP_TO_FLOW_TABLE = 0x4,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_JUMP_TO_DROP = 0x8,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_JUMP_TO_ALLOW = 0x10,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_JUMP_TO_VPORT = 0x20,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_JUMP_TO_UPLINK = 0x40,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_STC_ACTION_TYPE_63_0_IPSEC_ENCRYPT_FIELD_SET = 0x1,
    };

    enum {
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_INSERT_TYPE_ENCAPSULATE = 0x1,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_INSERT_TYPE_INSERT_L2 = 0x2,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_INSERT_TYPE_INSERT_L2_TAG = 0x4,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_INSERT_TYPE_INSERT_IPV6_EXT = 0x8,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_INSERT_TYPE_INSERT_OUT_IP_START = 0x10,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_INSERT_TYPE_INSERT_OUT_IPV4_END = 0x20,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_INSERT_TYPE_INSERT_OUT_IPV6_END = 0x40,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_INSERT_TYPE_INSERT_ESP = 0x80,
    };

    enum {
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_L2_TUNNEL_DECAP = 0x1,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_L3_TUNNEL_DECAP = 0x2,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_L3_ENCAP = 0x4,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_REMOVE_L2 = 0x8,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_POP_VLAN = 0x10,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_IN_L2_TUNNEL_DECAP = 0x20,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_IN_L3_TUNNEL_DECAP = 0x40,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_REMOVE_AFTER_SAMPLE = 0x80,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_OUT_REMOVE_IP = 0x100,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_REMOVE_OUT_UDP_TCP_START = 0x200,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_REMOVE_ESP = 0x400,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_REMOVE_FINALIZE = 0x800,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_DECAP_PSP = 0x1000,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_HEADER_REMOVE_TYPE_REMOVE_PSP_TRANSPORT = 0x2000,
    };

    enum {
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_ACCESS_INDEX_MODE_BY_HASH = 0x1,
        MLX5_WQE_BASED_FLOW_TABLE_CAPABILITIES_ACCESS_INDEX_MODE_LINEAR = 0x2,
    };

    struct mlx5_ifc_wqe_based_flow_table_capabilities_bits {
        uint8_t reserved_at_0[0x3];
        uint8_t log_max_num_ste[0x5];
        uint8_t reserved_at_8[0x3];
        uint8_t log_max_num_stc[0x5];
        uint8_t reserved_at_10[0x3];
        uint8_t log_max_num_rtc[0x5];
        uint8_t reserved_at_18[0x3];
        uint8_t log_max_num_header_modify_pattern[0x5];

        uint8_t rtc_hash_split_table[0x1];
        uint8_t rtc_linear_lookup_table[0x1];
        uint8_t reserved_at_22[0x1];
        uint8_t stc_alloc_log_granularity[0x5];
        uint8_t reserved_at_28[0x3];
        uint8_t stc_alloc_log_max[0x5];
        uint8_t reserved_at_30[0x3];
        uint8_t ste_alloc_log_granularity[0x5];
        uint8_t reserved_at_38[0x3];
        uint8_t ste_alloc_log_max[0x5];

        uint8_t reserved_at_40[0x3];
        uint8_t jump_to_ste_log_max_hash_size[0x5];
        uint8_t reserved_at_48[0x3];
        uint8_t rtc_reparse_mode[0x5];
        uint8_t reserved_at_50[0x3];
        uint8_t rtc_index_mode[0x5];
        uint8_t reserved_at_58[0x3];
        uint8_t rtc_log_depth_max[0x5];

        uint8_t reserved_at_60[0x3];
        uint8_t rtc_index_mode_gen_wqe[0x5];
        uint8_t max_header_modify_pattern_length[0x8];
        uint8_t ste_format[0x10];

        uint8_t stc_action_type_63_0[0x40];

        uint8_t stc_action_type_127_64[0x40];

        uint8_t header_insert_type[0x10];
        uint8_t header_remove_type[0x10];

        uint8_t trivial_match_definer[0x20];

        uint8_t reserved_at_140[0x3];
        uint8_t rtc_max_num_match_ste[0x5];
        uint8_t reserved_at_148[0x3];
        uint8_t rtc_max_num_match_ste_gen_wqe[0x5];
        uint8_t reserved_at_150[0x3];
        uint8_t rtc_max_num_hash_definer[0x5];
        uint8_t reserved_at_158[0x3];
        uint8_t rtc_max_num_hash_definer_gen_wqe[0x5];

        uint8_t reserved_at_160[0x12];
        uint8_t stc_max_trailer[0x6];
        uint8_t access_index_mode[0x8];

        uint8_t stc_execute_aso_type[0x10];
        uint8_t ste_format_gen_wqe[0x10];

        uint8_t linear_match_definer_reg_c3[0x20];

        uint8_t fdb_jump_to_tir_stc[0x1];
        uint8_t fdb_rx_set_flow_tag_stc[0x1];
        uint8_t fdb_unified_en[0x1];
        uint8_t stc_insert_action_push_esp[0x1];
        uint8_t reserved_at_1c4[0x1b];
        uint8_t rtc_array_list_match_definer[0x1];

        uint8_t reserved_at_1e0[0x620];
    };

    struct mlx5_ifc_array1024_auto_bits {
        uint8_t array1024_auto[32][0x20];
    };

    struct mlx5_ifc_channel_connection_client_bits {
        uint8_t connection_id[0x8];
        uint8_t qpn[0x18];
    };

    struct mlx5_ifc_cmd_e_bsf_pointer_bits {
        uint8_t reserved_at_0[0x19];
        uint8_t bsf_index_h[0x7];

        uint8_t bsf_index_l[0x1c];
        uint8_t reserved_at_3c[0x4];
    };

    struct mlx5_ifc_cmd_e_mtt_pointer_bits {
        uint8_t reserved_at_0[0x19];
        uint8_t mtt_index_h[0x7];

        uint8_t mtt_index_l[0x1d];
        uint8_t reserved_at_3d[0x3];
    };

    enum {
        MLX5_CQC_STATUS_OK = 0x0,
        MLX5_CQC_STATUS_CQ_OVERFLOW = 0x9,
        MLX5_CQC_STATUS_CQ_WRITE_FAIL = 0xa,
        MLX5_CQC_STATUS_CQ_INVALID = 0xf,
    };

    enum {
        MLX5_CQC_CQE_SZ_BYTES_64 = 0x0,
        MLX5_CQC_CQE_SZ_BYTES_128_IF_NEEDED = 0x1,
        MLX5_CQC_CQE_SZ_BYTES_128_ALWAYS = 0x2,
    };

    enum {
        MLX5_CQC_CQ_PERIOD_MODE_UPON_EVENT = 0x0,
        MLX5_CQC_CQ_PERIOD_MODE_UPON_CQE = 0x1,
    };

    enum {
        MLX5_CQC_ST_NO_ACTION = 0x0,
        MLX5_CQC_ST_SOLICITED_NOTIFICATION_REQUEST_ARMED = 0x6,
        MLX5_CQC_ST_NOTIFICATION_REQUEST_ARMED = 0x9,
        MLX5_CQC_ST_FIRED = 0xa,
    };

    enum {
        MLX5_CQC_EXT_ELEMENT_TYPE_DPA_THREAD = 0x0,
        MLX5_CQC_EXT_ELEMENT_TYPE_DPA_EQ = 0x1,
        MLX5_CQC_EXT_ELEMENT_TYPE_EMULATED_DEV_EQ = 0x2,
    };

    enum {
        MLX5_CQC_CQE_COMPRESSION_LAYOUT_BASIC_CQE_COMPRESSION = 0x0,
        MLX5_CQC_CQE_COMPRESSION_LAYOUT_ENHANCED_CQE_COMPRESSION = 0x1,
    };

    enum {
        MLX5_CQC_CQ_TIME_STAMP_FORMAT_INTERNAL_TIMER = 0x0,
        MLX5_CQC_CQ_TIME_STAMP_FORMAT_REAL_TIME = 0x1,
    };

    struct mlx5_ifc_cqc_bits {
        uint8_t status[0x4];
        uint8_t as_notify[0x1];
        uint8_t initiator_src_dct[0x1];
        uint8_t dbr_umem_valid[0x1];
        uint8_t ext_element[0x1];
        uint8_t cqe_sz[0x3];
        uint8_t cc[0x1];
        uint8_t reserved_at_c[0x1];
        uint8_t scqe_break_moderation_en[0x1];
        uint8_t oi[0x1];
        uint8_t cq_period_mode[0x2];
        uint8_t cqe_compression_en[0x1];
        uint8_t mini_cqe_res_format_1_0[0x2];
        uint8_t st[0x4];
        uint8_t always_armed_cq[0x1];
        uint8_t ext_element_type[0x3];
        uint8_t reserved_at_1c[0x2];
        uint8_t cqe_compression_layout[0x2];

        uint8_t dbr_umem_id[0x20];

        uint8_t reserved_at_40[0x14];
        uint8_t page_offset[0x6];
        uint8_t reserved_at_5a[0x2];
        uint8_t mini_cqe_res_format_3_2[0x2];
        uint8_t cq_time_stamp_format[0x2];

        uint8_t reserved_at_60[0x3];
        uint8_t log_cq_size[0x5];
        uint8_t uar_page[0x18];

        uint8_t reserved_at_80[0x4];
        uint8_t cq_period[0xc];
        uint8_t cq_max_count[0x10];

        uint8_t c_eqn_or_ext_element[0x20];

        uint8_t reserved_at_c0[0x3];
        uint8_t log_page_size[0x5];
        uint8_t reserved_at_c8[0x18];

        uint8_t reserved_at_e0[0x20];

        uint8_t reserved_at_100[0x8];
        uint8_t last_notified_index[0x18];

        uint8_t reserved_at_120[0x8];
        uint8_t last_solicit_index[0x18];

        uint8_t reserved_at_140[0x8];
        uint8_t consumer_counter[0x18];

        uint8_t reserved_at_160[0x8];
        uint8_t producer_counter[0x18];

        struct mlx5_ifc_as_notify_params_bits as_notify_params;

        uint8_t dbr_addr[0x40];
    };

    enum {
        MLX5_DCTC_STATE_ACTIVE = 0x0,
        MLX5_DCTC_STATE_DRAINING = 0x1,
        MLX5_DCTC_STATE_DRAINED = 0x2,
    };

    enum {
        MLX5_DCTC_OFFLOAD_TYPE_NONE = 0x0,
        MLX5_DCTC_OFFLOAD_TYPE_RNDV = 0x1,
        MLX5_DCTC_OFFLOAD_TYPE_NVME = 0x2,
    };

    enum {
        MLX5_DCTC_RETRY_MODE_DEFAULT_MODE = 0x0,
        MLX5_DCTC_RETRY_MODE_GO_BACK_N = 0x1,
        MLX5_DCTC_RETRY_MODE_SELECTIVE_REPEAT = 0x2,
    };

    enum {
        MLX5_DCTC_ATOMIC_MODE_IB_SPEC = 0x1,
        MLX5_DCTC_ATOMIC_MODE_ONLY_8B = 0x2,
        MLX5_DCTC_ATOMIC_MODE_UP_8B = 0x3,
        MLX5_DCTC_ATOMIC_MODE_UP_16B = 0x4,
        MLX5_DCTC_ATOMIC_MODE_UP_32B = 0x5,
        MLX5_DCTC_ATOMIC_MODE_UP_64B = 0x6,
        MLX5_DCTC_ATOMIC_MODE_UP_128B = 0x7,
        MLX5_DCTC_ATOMIC_MODE_UP_256B = 0x8,
    };

    enum {
        MLX5_DCTC_CS_RES_DISABLE = 0x0,
        MLX5_DCTC_CS_RES_UP_TO_64B = 0x2,
    };

    enum {
        MLX5_DCTC_MTU_BYTES_256 = 0x1,
        MLX5_DCTC_MTU_BYTES_512 = 0x2,
        MLX5_DCTC_MTU_BYTES_1K = 0x3,
        MLX5_DCTC_MTU_BYTES_2K = 0x4,
        MLX5_DCTC_MTU_BYTES_4K = 0x5,
    };

    struct mlx5_ifc_dctc_bits {
        uint8_t sr_enabled[0x1];
        uint8_t ar_enabled[0x1];
        uint8_t reserved_at_2[0x2];
        uint8_t state[0x4];
        uint8_t reserved_at_8[0x10];
        uint8_t offload_type[0x4];
        uint8_t reserved_at_1c[0x1];
        uint8_t data_in_order[0x1];
        uint8_t retry_mode[0x2];

        uint8_t reserved_at_20[0x7];
        uint8_t multi_path_force[0x1];
        uint8_t user_index[0x18];

        uint8_t reserved_at_40[0x8];
        uint8_t cqn[0x18];

        uint8_t counter_set_id[0x8];
        uint8_t atomic_mode[0x4];
        uint8_t rre[0x1];
        uint8_t rwe[0x1];
        uint8_t rae[0x1];
        uint8_t atomic_like_write_en[0x1];
        uint8_t latency_sensitive[0x1];
        uint8_t rlky[0x1];
        uint8_t force_full_handshake[0x1];
        uint8_t multi_path[0x1];
        uint8_t reserved_at_74[0xc];

        uint8_t reserved_at_80[0x8];
        uint8_t cs_res[0x8];
        uint8_t reserved_at_90[0x3];
        uint8_t min_rnr_nak[0x5];
        uint8_t reserved_at_98[0x8];

        uint8_t reserved_at_a0[0x8];
        uint8_t srqn_or_xrqn[0x18];

        uint8_t reserved_at_c0[0x8];
        uint8_t pd[0x18];

        uint8_t tclass[0x8];
        uint8_t reserved_at_e8[0x4];
        uint8_t flow_label[0x14];

        uint8_t dc_access_key[0x40];

        uint8_t reserved_at_140[0x5];
        uint8_t mtu[0x3];
        uint8_t port[0x8];
        uint8_t pkey_index[0x10];

        uint8_t reserved_at_160[0x8];
        uint8_t my_addr_index[0x8];
        uint8_t reserved_at_170[0x8];
        uint8_t hop_limit[0x8];

        uint8_t dc_access_key_violation_count[0x20];

        uint8_t reserved_at_1a0[0x15];
        uint8_t eth_prio[0x3];
        uint8_t ecn[0x2];
        uint8_t dscp[0x6];

        uint8_t reserved_at_1c0[0x8];
        uint8_t min_guaranteed_connection[0x18];

        uint8_t reserved_at_1e0[0x8];
        uint8_t max_outstanding_connections[0x18];

        uint8_t ece[0x20];

        uint8_t reserved_at_220[0x160];
    };

    enum {
        MLX5_EMULATED_DEV_DB_CQ_MAPPING_MODIFY_FIELD_SELECT_MAP_STATE = 0x1,
        MLX5_EMULATED_DEV_DB_CQ_MAPPING_MODIFY_FIELD_SELECT_DB_VALUE = 0x2,
    };

    enum {
        MLX5_EMULATED_DEV_DB_CQ_MAPPING_MAP_STATE_DB_MAPPED = 0x0,
        MLX5_EMULATED_DEV_DB_CQ_MAPPING_MAP_STATE_DB_UNMAPPED = 0x1,
    };

    enum {
        MLX5_EMULATED_DEV_DB_CQ_MAPPING_RESOURCE_TYPE_UPT_SQ = 0x0,
        MLX5_EMULATED_DEV_DB_CQ_MAPPING_RESOURCE_TYPE_UPT_RQ_1 = 0x1,
        MLX5_EMULATED_DEV_DB_CQ_MAPPING_RESOURCE_TYPE_UPT_RQ_2 = 0x2,
    };

    struct mlx5_ifc_emulated_dev_db_cq_mapping_bits {
        uint8_t modify_field_select[0x40];

        uint8_t keep_db_value_on_create[0x1];
        uint8_t reserved_at_41[0xf];
        uint8_t map_state[0x4];
        uint8_t resource_type[0x4];
        uint8_t device_type[0x8];

        uint8_t reserved_at_60[0x20];

        uint8_t device_emulation_id[0x20];

        uint8_t resource_id[0x20];

        uint8_t cqn[0x20];

        uint8_t dbr_handle[0x20];

        uint8_t db_value[0x40];

        uint8_t reserved_at_140[0xc0];
    };

    enum {
        MLX5_EMULATED_DEV_EQ_OBJ_EQ_TYPE_BASIC = 0x0,
        MLX5_EMULATED_DEV_EQ_OBJ_EQ_TYPE_EXTENDED = 0x1,
    };

    struct mlx5_ifc_emulated_dev_eq_obj_bits {
        uint8_t modify_field_select[0x40];

        uint8_t reserved_at_40[0x1];
        uint8_t eq_type[0x3];
        uint8_t reserved_at_44[0x14];
        uint8_t device_type[0x8];

        uint8_t device_emulation_id[0x20];

        uint8_t reserved_at_80[0x80];

        struct mlx5_ifc_eqc_bits eq_context;

        uint8_t reserved_at_300[0x500];
    };

    struct mlx5_ifc_enum_entry_bits {
        uint8_t reserved_at_0[0x20];
    };

    struct mlx5_ifc_general_obj_in_cmd_hdr_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t vhca_tunnel_id[0x10];
        uint8_t obj_type[0x10];

        uint8_t obj_id[0x20];

        uint8_t op_param[0x20];
    };

    struct mlx5_ifc_general_obj_out_cmd_hdr_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t obj_id[0x20];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_generic_emu_dev_type_obj_bits {
        uint8_t modify_field_select[0x40];

        uint8_t reserved_at_40[0x20];

        uint8_t reserved_at_60[0x1];
        uint8_t num_bar[0x3];
        uint8_t reserved_at_64[0xc];
        uint8_t num_db[0x10];

        struct mlx5_ifc_device_pci_params_bits device_pci_parameters;

        uint8_t type_name[8][0x20];

        uint8_t reserved_at_200[0x100];

        uint8_t sw_pci_cb_handler_address[0x40];

        uint8_t sw_pci_cb_handler_mkey[0x20];

        uint8_t sw_pci_cb_handler_size[0x20];

        uint8_t sw_pci_cb_handler_persistent_context_size[0x20];

        uint8_t num_pci_device_memory_segments[0x20];

        uint8_t reserved_at_3c0[0x40];

        struct mlx5_ifc_bar_params_bits bar_array[6];

        uint8_t reserved_at_4c0[0x340];

        union mlx5_ifc_generic_emu_dev_type_obj_memory_layout_segment_auto_bits memory_layout_segment[0];
    };

    enum {
        MLX5_GENERIC_EMULATION_MODIFY_FIELD_SELECT_NUM_DB = 0x20,
        MLX5_GENERIC_EMULATION_MODIFY_FIELD_SELECT_PCI_HOTPLUG_STATE = 0x400,
        MLX5_GENERIC_EMULATION_MODIFY_FIELD_SELECT_DEVICE_PCI_PARAMETERS = 0x800,
    };

    struct mlx5_ifc_generic_emulation_bits {
        uint8_t modify_field_select[0x40];

        uint8_t pci_bdf[0x10];
        uint8_t vhca_id[0x10];

        uint8_t enabled[0x1];
        uint8_t reserved_at_61[0x4];
        uint8_t pci_hotplug_state[0x3];
        uint8_t reserved_at_68[0x2];
        uint8_t always_armed_device_db[0x1];
        uint8_t reserved_at_6b[0x15];

        uint8_t reserved_at_80[0x20];

        uint8_t reserved_at_a0[0x10];
        uint8_t num_db[0x10];

        uint8_t emulated_device_crossed_vhca_mkey[0x20];

        uint8_t reserved_at_e0[0x20];

        struct mlx5_ifc_device_pci_params_bits device_pci_parameters;

        uint8_t reserved_at_180[0x80];

        uint8_t generic_emulation_device_type_obj_id[0x20];

        uint8_t reserved_at_220[0x1e0];

        uint8_t bar_base[6][0x40];

        uint8_t reserved_at_580[0x10];
        uint8_t bar_region_updates_notifier_array_size[0x10];

        uint8_t reserved_at_5a0[0x60];

        struct mlx5_ifc_bar_region_updates_notifier_array_bits bar_region_updates_notifier_array;
    };

    enum {
        MLX5_HCA_VPORT_CONTEXT_FIELD_SELECT_PORT_GUID = 0x1,
        MLX5_HCA_VPORT_CONTEXT_FIELD_SELECT_NODE_GUID = 0x2,
        MLX5_HCA_VPORT_CONTEXT_FIELD_SELECT_VPORT_STATE_POLICY = 0x4,
        MLX5_HCA_VPORT_CONTEXT_FIELD_SELECT_MIN_WQE_INLINE_MODE = 0x8,
        MLX5_HCA_VPORT_CONTEXT_FIELD_SELECT_GRH_REQUIRED = 0x10,
        MLX5_HCA_VPORT_CONTEXT_FIELD_SELECT_SYSTEM_IMAGE_GUID = 0x20,
    };

    enum {
        MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_SLEEP = 0x1,
        MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_POLLING = 0x2,
        MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_DISABLED = 0x3,
        MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_PORTCONFIGURATIONTRAINING = 0x4,
        MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_LINKUP = 0x5,
        MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_LINKERRORRECOVERY = 0x6,
        MLX5_HCA_VPORT_CONTEXT_PORT_PHYSICAL_STATE_PHYTEST = 0x7,
    };

    enum {
        MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_POLICY_DOWN = 0x0,
        MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_POLICY_UP = 0x1,
        MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_POLICY_FOLLOW = 0x2,
    };

    enum {
        MLX5_HCA_VPORT_CONTEXT_PORT_STATE_DOWN = 0x1,
        MLX5_HCA_VPORT_CONTEXT_PORT_STATE_INIT = 0x2,
        MLX5_HCA_VPORT_CONTEXT_PORT_STATE_ARM = 0x3,
        MLX5_HCA_VPORT_CONTEXT_PORT_STATE_ACTIVE = 0x4,
    };

    enum {
        MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_DOWN = 0x1,
        MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_INIT = 0x2,
        MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_ARM = 0x3,
        MLX5_HCA_VPORT_CONTEXT_VPORT_STATE_ACTIVE = 0x4,
    };

    struct mlx5_ifc_hca_vport_context_bits {
        uint8_t field_select[0x20];

        uint8_t field_select_2[0x20];

        uint8_t reserved_at_40[0xc0];

        uint8_t sm_virt_aware[0x1];
        uint8_t has_smi[0x1];
        uint8_t has_raw[0x1];
        uint8_t grh_required[0x1];
        uint8_t multi_sl_qp[0x1];
        uint8_t min_wqe_inline_mode[0x3];
        uint8_t num_port_plane[0x8];
        uint8_t port_physical_state[0x4];
        uint8_t vport_state_policy[0x4];
        uint8_t port_state[0x4];
        uint8_t vport_state[0x4];

        uint8_t reserved_at_120[0x1];
        uint8_t sd_group[0x3];
        uint8_t reserved_at_124[0x1c];

        uint8_t system_image_guid[0x40];

        uint8_t port_guid[0x40];

        uint8_t node_guid[0x40];

        uint8_t cap_mask1[0x20];

        uint8_t cap_mask1_field_select[0x20];

        uint8_t cap_mask2[0x20];

        uint8_t cap_mask2_field_select[0x20];

        uint8_t ooo_sl_mask_v2[0x10];
        uint8_t ooo_sl_mask[0x10];

        uint8_t reserved_at_2a0[0x60];

        uint8_t lid[0x10];
        uint8_t reserved_at_310[0x4];
        uint8_t init_type_reply[0x4];
        uint8_t lmc[0x3];
        uint8_t subnet_timeout[0x5];

        uint8_t sm_lid[0x10];
        uint8_t sm_sl[0x4];
        uint8_t reserved_at_334[0xc];

        uint8_t qkey_violation_counter[0x10];
        uint8_t pkey_violation_counter[0x10];

        uint8_t reserved_at_360[0xca0];
    };

    struct mlx5_ifc_host_params_bits {
        uint8_t host_number[0x8];
        uint8_t reserved_at_8[0x4];
        uint8_t host_pci_vf_info_valid[0x1];
        uint8_t host_pf_not_exist[0x1];
        uint8_t host_pf_vhca_id_valid[0x1];
        uint8_t host_pf_disabled[0x1];
        uint8_t host_num_vfs[0x10];

        uint8_t host_total_vfs[0x10];
        uint8_t host_pci_bus[0x10];

        uint8_t host_pf_vhca_id[0x10];
        uint8_t host_pci_device[0x10];

        uint8_t reserved_at_60[0x10];
        uint8_t host_pci_function[0x10];

        uint8_t host_pci_vf_stride[0x10];
        uint8_t host_pci_first_vf_offset[0x10];

        uint8_t reserved_at_a0[0x160];
    };

    enum {
        MLX5_HOTPLUG_DEVICE_OBJ_MODIFY_FIELD_SELECT_REGISTER_DATA = 0x1,
    };

    enum {
        MLX5_HOTPLUG_DEVICE_TYPE_NVME = 0x0,
        MLX5_HOTPLUG_DEVICE_TYPE_VIRTIO_NET = 0x1,
        MLX5_HOTPLUG_DEVICE_TYPE_VIRTIO_BLK = 0x2,
        MLX5_HOTPLUG_DEVICE_TYPE_VIRTIO_FS = 0x3,
        MLX5_HOTPLUG_DEVICE_OBJ_DEVICE_TYPE_UPT = 0x5,
        MLX5_HOTPLUG_DEVICE_OBJ_DEVICE_TYPE_GENERIC_PCI_DEVICE = 0x6,
    };

    struct mlx5_ifc_hotplug_device_obj_bits {
        uint8_t modify_field_select[0x40];

        uint8_t reserved_at_40[0x16];
        uint8_t hotplug_power_off[0x1];
        uint8_t emulation_device_parameters_valid[0x1];
        uint8_t device_type[0x8];

        uint8_t total_vf[0x10];
        uint8_t vhca_id[0x10];

        struct mlx5_ifc_device_pci_params_bits device_pci_parameters;

        uint8_t reserved_at_100[0x100];

        uint8_t emulation_device_parameters[48][0x20];
    };

    enum {
        MLX5_IPSEC_OFFLOAD_MODIFY_FIELD_SELECT_ESN_OVERLAP = 0x1,
        MLX5_IPSEC_OFFLOAD_MODIFY_FIELD_SELECT_ESN_MSB = 0x2,
        MLX5_IPSEC_OFFLOAD_MODIFY_FIELD_SELECT_ESN_EN = 0x4,
        MLX5_IPSEC_OFFLOAD_MODIFY_FIELD_SELECT_ICV_LENGTH = 0x8,
        MLX5_IPSEC_OFFLOAD_MODIFY_FIELD_SELECT_DEKN = 0x10,
        MLX5_IPSEC_OFFLOAD_MODIFY_FIELD_SELECT_SALT = 0x20,
        MLX5_IPSEC_OFFLOAD_MODIFY_FIELD_SELECT_IMPLICIT_IV = 0x40,
        MLX5_IPSEC_OFFLOAD_MODIFY_FIELD_SELECT_IPSEC_ASO = 0x80,
    };

    enum {
        MLX5_IPSEC_OFFLOAD_FULL_OFFLOAD_CRYPTO_OFFLOAD = 0x0,
        MLX5_IPSEC_OFFLOAD_FULL_OFFLOAD_FULL_OFFLOAD = 0x1,
    };

    enum {
        MLX5_IPSEC_OFFLOAD_ICV_LENGTH_LEN_16B = 0x0,
        MLX5_IPSEC_OFFLOAD_ICV_LENGTH_LEN_12B = 0x1,
        MLX5_IPSEC_OFFLOAD_ICV_LENGTH_LEN_8B = 0x2,
    };

    enum {
        MLX5_IPSEC_OFFLOAD_ASO_RETURN_REG_REG_C_0_1 = 0x0,
        MLX5_IPSEC_OFFLOAD_ASO_RETURN_REG_REG_C_2_3 = 0x1,
        MLX5_IPSEC_OFFLOAD_ASO_RETURN_REG_REG_C_4_5 = 0x2,
        MLX5_IPSEC_OFFLOAD_ASO_RETURN_REG_REG_C_6_7 = 0x3,
        MLX5_IPSEC_OFFLOAD_ASO_RETURN_REG_REG_C_8_9 = 0x4,
        MLX5_IPSEC_OFFLOAD_ASO_RETURN_REG_REG_C_10_11 = 0x5,
    };

    struct mlx5_ifc_ipsec_offload_bits {
        uint8_t modify_field_select[0x40];

        uint8_t full_offload[0x1];
        uint8_t reserved_at_41[0x1];
        uint8_t esn_en[0x1];
        uint8_t esn_overlap[0x1];
        uint8_t reserved_at_44[0x2];
        uint8_t icv_length[0x2];
        uint8_t reserved_at_48[0x4];
        uint8_t aso_return_reg[0x4];
        uint8_t reserved_at_50[0x10];

        uint8_t esn_msb[0x20];

        uint8_t reserved_at_80[0x8];
        uint8_t dekn[0x18];

        uint8_t salt[0x20];

        uint8_t implicit_iv[0x40];

        uint8_t reserved_at_100[0x8];
        uint8_t ipsec_aso_access_pd[0x18];

        uint8_t reserved_at_120[0xe0];

        struct mlx5_ifc_ipsec_aso_bits ipsec_aso;
    };

    struct mlx5_ifc_key_spi_bits {
        uint8_t spi[0x20];

        uint8_t reserved_at_20[0x60];

        uint8_t key[8][0x20];
    };

    enum {
        MLX5_MKC_MA_TRANSLATION_MODE_NONE = 0x0,
        MLX5_MKC_MA_TRANSLATION_MODE_ATS = 0x1,
        MLX5_MKC_MA_TRANSLATION_MODE_CAPI = 0x3,
    };

    enum {
        MLX5_MKC_CRYPTO_EN_CRYPTO_DISABLED = 0x0,
        MLX5_MKC_CRYPTO_EN_CRYPTO_ENABLED = 0x1,
    };

    struct mlx5_ifc_mkc_bits {
        uint8_t reserved_at_0[0x1];
        uint8_t free[0x1];
        uint8_t reserved_at_2[0x1];
        uint8_t access_mode_4_2[0x3];
        uint8_t reserved_at_6[0x7];
        uint8_t relaxed_ordering_write[0x1];
        uint8_t reserved_at_e[0x1];
        uint8_t small_fence_on_rdma_read_response[0x1];
        uint8_t umr_en[0x1];
        uint8_t a[0x1];
        uint8_t rw[0x1];
        uint8_t rr[0x1];
        uint8_t lw[0x1];
        uint8_t lr[0x1];
        uint8_t access_mode_1_0[0x2];
        uint8_t reserved_at_18[0x1];
        uint8_t tunneled_atomic[0x1];
        uint8_t ma_translation_mode[0x2];
        uint8_t reserved_at_1c[0x4];

        uint8_t qpn[0x18];
        uint8_t mkey_7_0[0x8];

        uint8_t reserved_at_40[0x8];
        uint8_t pasid[0x18];

        uint8_t length64[0x1];
        uint8_t bsf_en[0x1];
        uint8_t reserved_at_62[0x3];
        uint8_t expected_sigerr_count[0x1];
        uint8_t reserved_at_66[0x1];
        uint8_t en_rinval[0x1];
        uint8_t pd[0x18];

        uint8_t start_addr[0x40];

        uint8_t len[0x40];

        uint8_t bsf_octword_size[0x20];

        uint8_t reserved_at_120[0x60];

        uint8_t crossing_target_vhca_id[0x10];
        uint8_t reserved_at_190[0x10];

        uint8_t translations_octword_size_crossing_target_mkey[0x20];

        uint8_t reserved_at_1c0[0x19];
        uint8_t relaxed_ordering_read[0x1];
        uint8_t log_entity_size[0x6];

        uint8_t reserved_at_1e0[0x3];
        uint8_t crypto_en[0x2];
        uint8_t reserved_at_1e5[0x1b];
    };

    enum {
        MLX5_NIC_VPORT_CONTEXT_ETH_WQE_TOO_SMALL_MODE_CQE_IN_ERROR = 0x0,
        MLX5_NIC_VPORT_CONTEXT_ETH_WQE_TOO_SMALL_MODE_CQE_OK_BYTE_CNT_0 = 0x1,
        MLX5_NIC_VPORT_CONTEXT_ETH_WQE_TOO_SMALL_MODE_DISCARD_WQE_NO_CQE = 0x2,
    };

    enum {
        MLX5_NIC_VPORT_CONTEXT_ALLOWED_LIST_TYPE_CURRENT_UC_MAC_ADDRESS = 0x0,
        MLX5_NIC_VPORT_CONTEXT_ALLOWED_LIST_TYPE_CURRENT_MC_MAC_ADDRESS = 0x1,
        MLX5_NIC_VPORT_CONTEXT_ALLOWED_LIST_TYPE_VLAN_LIST = 0x2,
    };

    struct mlx5_ifc_nic_vport_context_bits {
        uint8_t multi_prio_sq[0x1];
        uint8_t reserved_at_1[0x4];
        uint8_t min_wqe_inline_mode[0x3];
        uint8_t reserved_at_8[0x13];
        uint8_t eth_wqe_too_small_mode[0x2];
        uint8_t disable_mc_local_lb[0x1];
        uint8_t disable_uc_local_lb[0x1];
        uint8_t roce_en[0x1];

        uint8_t arm_change_event[0x1];
        uint8_t reserved_at_21[0x1a];
        uint8_t event_on_mtu[0x1];
        uint8_t event_on_promisc_change[0x1];
        uint8_t event_on_vlan_change[0x1];
        uint8_t event_on_mc_address_change[0x1];
        uint8_t event_on_uc_address_change[0x1];

        uint8_t vhca_id_type[0x1];
        uint8_t reserved_at_41[0xb];
        uint8_t affiliation_criteria[0x4];
        uint8_t affiliated_vhca_id[0x10];

        uint8_t reserved_at_60[0xa0];

        uint8_t reserved_at_100[0x1];
        uint8_t sd_group[0x3];
        uint8_t reserved_at_104[0x1c];

        uint8_t reserved_at_120[0x10];
        uint8_t mtu[0x10];

        uint8_t system_image_guid[0x40];

        uint8_t port_guid[0x40];

        uint8_t node_guid[0x40];

        uint8_t max_qp_retry_limit[0x10];
        uint8_t max_qp_retry_period[0x10];

        uint8_t reserved_at_220[0x120];

        uint8_t qkey_violation_counter[0x10];
        uint8_t reserved_at_350[0x10];

        uint8_t reserved_at_360[0x420];

        uint8_t promisc_uc[0x1];
        uint8_t promisc_mc[0x1];
        uint8_t promisc_all[0x1];
        uint8_t reserved_at_783[0x2];
        uint8_t allowed_list_type[0x3];
        uint8_t reserved_at_788[0xc];
        uint8_t allowed_list_size[0xc];

        struct mlx5_ifc_mac_address_layout_bits permanent_address;

        uint8_t sw_network_metadata[0x20];

        union mlx5_ifc_nic_vport_context_current_uc_mac_address_auto_bits current_uc_mac_address[0];
    };

    enum {
        MLX5_QP_CONTEXT_EXTENSION_MMO_TYPE_REGEXP_MMO = 0x1,
        MLX5_QP_CONTEXT_EXTENSION_MMO_TYPE_COMPRESS_MMO = 0x2,
        MLX5_QP_CONTEXT_EXTENSION_MMO_TYPE_DECOMPRESS_MMO = 0x4,
        MLX5_QP_CONTEXT_EXTENSION_MMO_TYPE_DMA_MMO = 0x8,
        MLX5_QP_CONTEXT_EXTENSION_MMO_TYPE_SHA_MMO = 0x10,
        MLX5_QP_CONTEXT_EXTENSION_MMO_TYPE_CRYPTO = 0x20,
        MLX5_QP_CONTEXT_EXTENSION_MMO_TYPE_EC = 0x40,
    };

    struct mlx5_ifc_qp_context_extension_bits {
        uint8_t delay_drop_en[0x1];
        uint8_t vl15[0x1];
        uint8_t mmo[0x1];
        uint8_t error_syndrome_origin[0x1];
        uint8_t reserved_at_4[0xc];
        uint8_t dci_stream_channel_id[0x10];

        uint8_t qos_queue_group_id_requester[0x20];

        uint8_t qos_queue_group_id_responder[0x20];

        struct mlx5_ifc_cqe_error_syndrome_bits error_syndrome;

        uint8_t reserved_at_80[0x10];
        uint8_t mmo_type[0x10];

        uint8_t reserved_at_a0[0x560];
    };

    struct mlx5_ifc_qp_pas_list_in_bits {
        struct mlx5_ifc_cmd_pas_bits pas[0];
    };

    enum {
        MLX5_QPC_STATE_RST = 0x0,
        MLX5_QPC_STATE_INIT = 0x1,
        MLX5_QPC_STATE_RTR = 0x2,
        MLX5_QPC_STATE_RTS = 0x3,
        MLX5_QPC_STATE_SQER = 0x4,
        MLX5_QPC_STATE_SQDRAINED = 0x5,
        MLX5_QPC_STATE_ERR = 0x6,
    };

    enum {
        MLX5_QPC_ST_RC = 0x0,
        MLX5_QPC_ST_UC = 0x1,
        MLX5_QPC_ST_UD = 0x2,
        MLX5_QPC_ST_XRC = 0x3,
        MLX5_QPC_ST_IBL2 = 0x4,
        MLX5_QPC_ST_DCI = 0x5,
        MLX5_QPC_ST_QP0 = 0x7,
        MLX5_QPC_ST_QP1 = 0x8,
        MLX5_QPC_ST_RAW_DATAGRAM = 0x9,
        MLX5_QPC_ST_REG_UMR = 0xc,
        MLX5_QPC_ST_DC_CNAK = 0x10,
    };

    enum {
        MLX5_QPC_PM_STATE_ARMED = 0x0,
        MLX5_QPC_PM_STATE_REARM = 0x1,
        MLX5_QPC_PM_STATE_MIGRATED = 0x3,
    };

    enum {
        MLX5_QPC_REQ_E2E_CREDIT_MODE_MSG_BASED = 0x0,
        MLX5_QPC_REQ_E2E_CREDIT_MODE_PACKET_BASED = 0x1,
    };

    enum {
        MLX5_QPC_OFFLOAD_TYPE_NONE = 0x0,
        MLX5_QPC_OFFLOAD_TYPE_RNDV = 0x1,
        MLX5_QPC_OFFLOAD_TYPE_NVME = 0x2,
    };

    enum {
        MLX5_QPC_END_PADDING_MODE_SCATTER_AS_IS = 0x0,
        MLX5_QPC_END_PADDING_MODE_PAD_TO_CACHE_LINE_ALIGNMENT = 0x1,
    };

    enum {
        MLX5_QPC_MULTI_USER_QP_TYPE_SINGLE_USER_QP = 0x0,
        MLX5_QPC_MULTI_USER_QP_TYPE_MULTI_USER_MASTER_QP = 0x1,
        MLX5_QPC_MULTI_USER_QP_TYPE_MULTI_USER_SLAVE_QP = 0x2,
    };

    enum {
        MLX5_QPC_MTU_256_BYTES = 0x1,
        MLX5_QPC_MTU_512_BYTES = 0x2,
        MLX5_QPC_MTU_1K_BYTES = 0x3,
        MLX5_QPC_MTU_2K_BYTES = 0x4,
        MLX5_QPC_MTU_4K_BYTES = 0x5,
        MLX5_QPC_MTU_8K_BYTES = 0x6,
        MLX5_QPC_MTU_RAW_ETHERNET_QP = 0x7,
    };

    enum {
        MLX5_QPC_RETRY_MODE_DEFAULT_MODE = 0x0,
        MLX5_QPC_RETRY_MODE_GO_BACK_N = 0x1,
        MLX5_QPC_RETRY_MODE_SELECTIVE_REPEAT = 0x2,
    };

    enum {
        MLX5_QPC_TIMESTAMP_FORMAT_FREE_RUNNING = 0x0,
        MLX5_QPC_TIMESTAMP_FORMAT_DEFAULT = 0x1,
        MLX5_QPC_TIMESTAMP_FORMAT_REAL_TIME = 0x2,
    };

    enum {
        MLX5_QPC_ULP_STATELESS_OFFLOAD_MODE_NONE = 0x0,
        MLX5_QPC_ULP_STATELESS_OFFLOAD_MODE_BASIC_IPOIB = 0x1,
        MLX5_QPC_ULP_STATELESS_OFFLOAD_MODE_ENHANCED_IPOIB = 0x2,
    };

    enum {
        MLX5_QPC_SEND_DBR_MODE_DBR_VALID = 0x0,
        MLX5_QPC_SEND_DBR_MODE_NO_DBR_EXT = 0x1,
        MLX5_QPC_SEND_DBR_MODE_NO_DBR_INT = 0x2,
    };

    enum {
        MLX5_QPC_FULL_HANDSHAKE_NO_FORCE = 0x0,
        MLX5_QPC_FULL_HANDSHAKE_FORCE = 0x1,
    };

    enum {
        MLX5_QPC_ATOMIC_MODE_IB_SPEC = 0x1,
        MLX5_QPC_ATOMIC_MODE_ONLY_8B = 0x2,
        MLX5_QPC_ATOMIC_MODE_UP_TO_8B = 0x3,
        MLX5_QPC_ATOMIC_MODE_UP_TO_16B = 0x4,
        MLX5_QPC_ATOMIC_MODE_UP_TO_32B = 0x5,
        MLX5_QPC_ATOMIC_MODE_UP_TO_64B = 0x6,
        MLX5_QPC_ATOMIC_MODE_UP_TO_128B = 0x7,
        MLX5_QPC_ATOMIC_MODE_UP_TO_256B = 0x8,
    };

    enum {
        MLX5_QPC_RQ_TYPE_REGULAR = 0x0,
        MLX5_QPC_RQ_TYPE_SRQ_RMP_XRC_SRQ_XRQ = 0x1,
        MLX5_QPC_RQ_TYPE_ZERO_SIZE_RQ = 0x3,
    };

    enum {
        MLX5_QPC_CS_REQ_DISABLE = 0x0,
        MLX5_QPC_CS_REQ_UP_TO_32B = 0x11,
        MLX5_QPC_CS_REQ_UP_TO_64B = 0x22,
    };

    enum {
        MLX5_QPC_CS_RES_DISABLE = 0x0,
        MLX5_QPC_CS_RES_UP_TO_32B = 0x1,
        MLX5_QPC_CS_RES_UP_TO_64B = 0x2,
    };

    struct mlx5_ifc_qpc_bits {
        uint8_t state[0x4];
        uint8_t lag_tx_port_affinity[0x4];
        uint8_t st[0x8];
        uint8_t sr_enabled[0x1];
        uint8_t ar_enabled[0x1];
        uint8_t isolate_vl_tc[0x1];
        uint8_t pm_state[0x2];
        uint8_t rdma_wr_disabled[0x1];
        uint8_t req_e2e_credit_mode[0x2];
        uint8_t offload_type[0x4];
        uint8_t end_padding_mode[0x2];
        uint8_t multi_user_qp_type[0x2];

        uint8_t wq_signature[0x1];
        uint8_t block_lb_mc[0x1];
        uint8_t atomic_like_write_en[0x1];
        uint8_t latency_sensitive[0x1];
        uint8_t dual_write[0x1];
        uint8_t drain_sigerr[0x1];
        uint8_t multi_path[0x1];
        uint8_t multi_path_force[0x1];
        uint8_t pd[0x18];

        uint8_t mtu[0x3];
        uint8_t log_msg_max[0x5];
        uint8_t reserved_at_48[0x1];
        uint8_t log_rq_size[0x4];
        uint8_t log_rq_stride[0x3];
        uint8_t no_sq[0x1];
        uint8_t log_sq_size[0x4];
        uint8_t reserved_at_55[0x1];
        uint8_t retry_mode[0x2];
        uint8_t ts_format[0x2];
        uint8_t data_in_order[0x1];
        uint8_t rlky[0x1];
        uint8_t ulp_stateless_offload_mode[0x4];

        uint8_t counter_set_id[0x8];
        uint8_t uar_page[0x18];

        uint8_t send_dbr_mode[0x2];
        uint8_t reserved_at_82[0x1];
        uint8_t full_handshake[0x1];
        uint8_t cnak_reverse_sl[0x4];
        uint8_t user_index[0x18];

        uint8_t reserved_at_a0[0x3];
        uint8_t log_page_size[0x5];
        uint8_t remote_qpn_or_multi_user_master_qp[0x18];

        struct mlx5_ifc_ads_bits primary_address_path;

        struct mlx5_ifc_ads_bits secondary_address_path;

        uint8_t log_ack_req_freq[0x4];
        uint8_t reserved_at_384[0x4];
        uint8_t log_sra_max[0x3];
        uint8_t extended_rnr_retry_valid[0x1];
        uint8_t reserved_at_38c[0x1];
        uint8_t retry_count[0x3];
        uint8_t rnr_retry[0x3];
        uint8_t extended_retry_count_valid[0x1];
        uint8_t fre[0x1];
        uint8_t cur_rnr_retry[0x3];
        uint8_t cur_retry_count[0x3];
        uint8_t extended_log_rnr_retry[0x5];

        uint8_t extended_cur_rnr_retry[0x10];
        uint8_t packet_pacing_rate_limit_index[0x10];

        uint8_t multi_user_group_size[0x8];
        uint8_t next_send_psn[0x18];

        uint8_t reserved_at_3e0[0x3];
        uint8_t log_num_dci_stream_channels[0x5];
        uint8_t cqn_snd[0x18];

        uint8_t reserved_at_400[0x3];
        uint8_t log_num_dci_errored_streams[0x5];
        uint8_t deth_sqpn_or_initiator_src_dct[0x18];

        uint8_t reserved_at_420[0x8];
        uint8_t extended_retry_count[0x8];
        uint8_t reserved_at_430[0x8];
        uint8_t extended_cur_retry_count[0x8];

        uint8_t reserved_at_440[0x8];
        uint8_t last_acked_psn[0x18];

        uint8_t reserved_at_460[0x8];
        uint8_t ssn[0x18];

        uint8_t reserved_at_480[0x8];
        uint8_t log_rra_max[0x3];
        uint8_t reserved_at_48b[0x1];
        uint8_t atomic_mode[0x4];
        uint8_t rre[0x1];
        uint8_t rwe[0x1];
        uint8_t rae[0x1];
        uint8_t reserved_at_493[0x1];
        uint8_t page_offset[0x6];
        uint8_t reserved_at_49a[0x3];
        uint8_t cd_slave_receive[0x1];
        uint8_t cd_slave_send[0x1];
        uint8_t cd_master[0x1];

        uint8_t reserved_at_4a0[0x3];
        uint8_t min_rnr_nak[0x5];
        uint8_t next_rcv_psn[0x18];

        uint8_t reserved_at_4c0[0x8];
        uint8_t xrcd[0x18];

        uint8_t reserved_at_4e0[0x8];
        uint8_t cqn_rcv[0x18];

        uint8_t dbr_addr[0x40];

        uint8_t q_key[0x20];

        uint8_t reserved_at_560[0x5];
        uint8_t rq_type[0x3];
        uint8_t srqn_rmpn_xrqn[0x18];

        uint8_t reserved_at_580[0x8];
        uint8_t rmsn[0x18];

        uint8_t hw_sq_wqebb_counter[0x10];
        uint8_t sw_sq_wqebb_counter[0x10];

        uint8_t hw_rq_counter[0x20];

        uint8_t sw_rq_counter[0x20];

        uint8_t reserved_at_600[0x8];
        uint8_t roce_adp_retrans_rtt[0x18];

        uint8_t reserved_at_620[0xf];
        uint8_t cgs[0x1];
        uint8_t cs_req[0x8];
        uint8_t cs_res[0x8];

        uint8_t dc_access_key[0x40];

        uint8_t rdma_active[0x1];
        uint8_t comm_est[0x1];
        uint8_t suspended[0x1];
        uint8_t dbr_umem_valid[0x1];
        uint8_t reserved_at_684[0x4];
        uint8_t send_msg_psn[0x18];

        uint8_t reserved_at_6a0[0x8];
        uint8_t rcv_msg_psn[0x18];

        uint8_t rdma_va[0x40];

        uint8_t rdma_key[0x20];

        uint8_t dbr_umem_id[0x20];
    };

    union mlx5_ifc_query_emulated_functions_info_out_emulated_function_info_array_auto_bits {
        struct mlx5_ifc_emulated_function_info_array_8_bits emulated_function_info_array_8;
        struct mlx5_ifc_emulated_function_info_array_64_bits emulated_function_info_array_64;
        uint8_t reserved_at_0[0x200];
    };

    union mlx5_ifc_hca_cap_union_bits {
        struct mlx5_ifc_cmd_hca_cap_bits cmd_hca_cap;
        struct mlx5_ifc_per_protocol_networking_offload_caps_bits per_protocol_networking_offload_caps;
        struct mlx5_ifc_odp_cap_bits odp_cap;
        struct mlx5_ifc_atomic_caps_bits atomic_caps;
        struct mlx5_ifc_roce_cap_bits cmd_hca_cap_roce;
        struct mlx5_ifc_flow_table_nic_cap_bits flow_table_nic_cap;
        struct mlx5_ifc_flow_table_eswitch_cap_bits flow_table_eswitch_cap;
        struct mlx5_ifc_e_switch_cap_bits e_switch_cap;
        struct mlx5_ifc_vector_calc_caps_bits vector_calc_caps;
        struct mlx5_ifc_qos_caps_bits qos_caps;
        struct mlx5_ifc_debug_cap_bits debug_cap;
        struct mlx5_ifc_nvmf_cap_bits nvmf_cap;
        struct mlx5_ifc_device_mem_cap_bits device_mem_cap;
        struct mlx5_ifc_device_emulation_cap_bits device_emulation_cap;
        struct mlx5_ifc_tls_cap_bits tls_cap;
        struct mlx5_ifc_dpp_cap_bits dpp_cap;
        struct mlx5_ifc_event_capabilities_bits event_capabilities;
        struct mlx5_ifc_ipsec_cap_bits ipsec_cap;
        struct mlx5_ifc_virtio_emulation_cap_bits virtio_emulation_cap;
        struct mlx5_ifc_hotplug_capabilities_bits hotplug_capabilities;
        struct mlx5_ifc_nvmeotcp_cap_bits nvmeotcp_cap;
        struct mlx5_ifc_crypto_caps_bits crypto_caps;
        struct mlx5_ifc_wqe_based_flow_table_capabilities_bits wqe_based_flow_table_capabilities;
        struct mlx5_ifc_parse_graph_node_cap_bits parse_graph_node_cap;
        struct mlx5_ifc_shampo_cap_bits shampo_cap;
        struct mlx5_ifc_psp_cap_bits psp_cap;
        struct mlx5_ifc_macsec_cap_bits macsec_cap;
        struct mlx5_ifc_cmd_hca_cap_2_bits cmd_hca_cap_2;
        struct mlx5_ifc_upt_device_emulation_caps_bits upt_device_emulation_caps;
        struct mlx5_ifc_dpa_capabilities_bits dpa_capabilities;
        struct mlx5_ifc_port_selection_capabilities_bits port_selection_capabilities;
        struct mlx5_ifc_adv_virtualization_capabilities_bits adv_virtualization_capabilities;
        struct mlx5_ifc_generic_dev_emu_capabilities_bits generic_dev_emu_capabilities;
        uint8_t reserved_at_0[0x8000];
    };

    struct mlx5_ifc_regexp_parameters_bits {
        uint8_t db_free[0x1];
        uint8_t reserved_at_1[0x1f];

        uint8_t db_mkey[0x20];

        uint8_t db_mkey_address[0x40];

        uint8_t rof_mkey[0x20];

        uint8_t rof_size[0x20];

        uint8_t rof_mkey_address[0x40];

        uint8_t reserved_at_100[0x80];
    };

    enum {
        MLX5_RMPC_STATE_RDY = 0x1,
        MLX5_RMPC_STATE_ERR = 0x3,
    };

    struct mlx5_ifc_rmpc_bits {
        uint8_t reserved_at_0[0x8];
        uint8_t state[0x4];
        uint8_t reserved_at_c[0x14];

        uint8_t basic_cyclic_rcv_wqe[0x1];
        uint8_t reserved_at_21[0x1f];

        uint8_t reserved_at_40[0x140];

        struct mlx5_ifc_wq_bits wq;
    };

    enum {
        MLX5_ROCE_ADDR_LAYOUT_ROCE_L3_TYPE_IPV4 = 0x0,
        MLX5_ROCE_ADDR_LAYOUT_ROCE_L3_TYPE_IPV6 = 0x1,
    };

    enum {
        MLX5_ROCE_ADDR_LAYOUT_ROCE_VERSION_VERSION_1_0 = 0x0,
        MLX5_ROCE_ADDR_LAYOUT_ROCE_VERSION_VERSION_1_5 = 0x1,
        MLX5_ROCE_ADDR_LAYOUT_ROCE_VERSION_VERSION_2_0 = 0x2,
    };

    struct mlx5_ifc_roce_addr_layout_bits {
        uint8_t source_l3_address[4][0x20];

        uint8_t reserved_at_80[0x2];
        uint8_t rx_allow_untagged[0x1];
        uint8_t vlan_valid[0x1];
        uint8_t vlan_id[0xc];
        uint8_t source_mac_47_32[0x10];

        uint8_t source_mac_31_0[0x20];

        uint8_t reserved_at_c0[0x14];
        uint8_t roce_l3_type[0x4];
        uint8_t roce_version[0x8];

        uint8_t reserved_at_e0[0x20];
    };

    enum {
        MLX5_RQC_RQ_TYPE_MEMORY_RQ_INLINE = 0x0,
        MLX5_RQC_RQ_TYPE_MEMORY_RQ_RMP = 0x1,
    };

    enum {
        MLX5_RQC_STATE_RST = 0x0,
        MLX5_RQC_STATE_RDY = 0x1,
        MLX5_RQC_STATE_ERR = 0x3,
    };

    enum {
        MLX5_RQC_HAIRPIN_DATA_BUFFER_TYPE_UNLOCKED_INTERNAL_BUFFER = 0x0,
        MLX5_RQC_HAIRPIN_DATA_BUFFER_TYPE_LOCKED_INTERNAL_BUFFER = 0x1,
    };

    enum {
        MLX5_RQC_TS_FORMAT_FREE_RUNNING_TS = 0x0,
        MLX5_RQC_TS_FORMAT_DEFAULT_TS = 0x1,
        MLX5_RQC_TS_FORMAT_REAL_TIME_TS = 0x2,
    };

    enum {
        MLX5_RQC_HAIRPIN_OFFLOAD_TYPE_HAIRPIN_ETH_RAW = 0x0,
        MLX5_RQC_HAIRPIN_OFFLOAD_TYPE_HAIRPIN_IB_RAW = 0x1,
        MLX5_RQC_HAIRPIN_OFFLOAD_TYPE_HAIRPIN_ETH2IPOIB = 0x2,
        MLX5_RQC_HAIRPIN_OFFLOAD_TYPE_HAIRPIN_IPOIB2ETH = 0x3,
    };

    enum {
        MLX5_RQC_DPP_WIRE_PROTOCOL_ST2110 = 0x0,
        MLX5_RQC_DPP_WIRE_PROTOCOL_ST2110_EXTENDED = 0x1,
        MLX5_RQC_DPP_WIRE_PROTOCOL_GIGEVISION_EL0 = 0x2,
        MLX5_RQC_DPP_WIRE_PROTOCOL_GIGEVISION_EL1 = 0x3,
        MLX5_RQC_DPP_WIRE_PROTOCOL_ORAN_ECPRI = 0x4,
    };

    enum {
        MLX5_RQC_SHAMPO_ALIGNMENT_GRANULARITY_BYTE_ALIGN = 0x0,
        MLX5_RQC_SHAMPO_ALIGNMENT_GRANULARITY_STRIDE_ALIGN = 0x1,
        MLX5_RQC_SHAMPO_ALIGNMENT_GRANULARITY_PAGE_ALIGN = 0x2,
    };

    enum {
        MLX5_RQC_SHAMPO_MATCH_CRITERIA_TYPE_NO_MATCH = 0x0,
        MLX5_RQC_SHAMPO_MATCH_CRITERIA_TYPE_EXTENDED = 0x1,
    };

    struct mlx5_ifc_rqc_bits {
        uint8_t rlky[0x1];
        uint8_t delay_drop_en[0x1];
        uint8_t scatter_fcs[0x1];
        uint8_t vlan_strip_disable[0x1];
        uint8_t mem_rq_type[0x4];
        uint8_t state[0x4];
        uint8_t reserved_at_c[0x1];
        uint8_t flush_in_error_en[0x1];
        uint8_t hairpin[0x1];
        uint8_t reserved_at_f[0x6];
        uint8_t hairpin_data_buffer_type[0x3];
        uint8_t reserved_at_18[0x2];
        uint8_t ts_format[0x2];
        uint8_t hairpin_offload_type[0x4];

        uint8_t reserved_at_20[0x8];
        uint8_t user_index[0x18];

        uint8_t reserved_at_40[0x8];
        uint8_t cqn[0x18];

        uint8_t counter_set_id[0x8];
        uint8_t reserved_at_68[0x18];

        uint8_t reserved_at_80[0x8];
        uint8_t rmpn[0x18];

        uint8_t dpp_wire_protocol[0x8];
        uint8_t hairpin_peer_sq[0x18];

        uint8_t dpp_segment_size[0x10];
        uint8_t hairpin_peer_vhca[0x10];

        uint8_t dpp_mkey[0x20];

        uint8_t reserved_at_100[0x10];
        uint8_t dpp_scatter_offset[0x8];
        uint8_t reserved_at_118[0x3];
        uint8_t log_dpp_buffer_size[0x5];

        uint8_t reserved_at_120[0x6];
        uint8_t shampo_alignment_granularity[0x2];
        uint8_t reserved_at_128[0x6];
        uint8_t shampo_match_criteria_type[0x2];
        uint8_t shampo_reservation_timeout[0x10];

        uint8_t reserved_at_140[0x40];

        struct mlx5_ifc_wq_bits wq;
    };

    enum {
        MLX5_SQC_STATE_RST = 0x0,
        MLX5_SQC_STATE_RDY = 0x1,
        MLX5_SQC_STATE_ERR = 0x3,
    };

    enum {
        MLX5_SQC_HAIRPIN_WQ_BUFFER_TYPE_UNLOCKED_INTERNAL_BUFFER = 0x0,
        MLX5_SQC_HAIRPIN_WQ_BUFFER_TYPE_HOST_MEMORY = 0x1,
    };

    enum {
        MLX5_SQC_TS_FORMAT_FREE_RUNNING_TS = 0x0,
        MLX5_SQC_TS_FORMAT_DEFAULT_TS = 0x1,
        MLX5_SQC_TS_FORMAT_REAL_TIME_TS = 0x2,
    };

    enum {
        MLX5_SQC_HAIRPIN_OFFLOAD_TYPE_HAIRPIN_ETH_RAW = 0x0,
        MLX5_SQC_HAIRPIN_OFFLOAD_TYPE_HAIRPIN_IB_RAW = 0x1,
        MLX5_SQC_HAIRPIN_OFFLOAD_TYPE_HAIRPIN_ETH2IPOIB = 0x2,
        MLX5_SQC_HAIRPIN_OFFLOAD_TYPE_HAIRPIN_IPOIB2ETH = 0x3,
    };

    struct mlx5_ifc_sqc_bits {
        uint8_t rlky[0x1];
        uint8_t cd_master[0x1];
        uint8_t fre[0x1];
        uint8_t flush_in_error_en[0x1];
        uint8_t allow_multi_pkt_send_wqe[0x1];
        uint8_t min_wqe_inline_mode[0x3];
        uint8_t state[0x4];
        uint8_t reg_umr[0x1];
        uint8_t allow_swp[0x1];
        uint8_t hairpin[0x1];
        uint8_t non_wire[0x1];
        uint8_t static_sq_wq[0x1];
        uint8_t regexp_en[0x1];
        uint8_t qos_remap_en[0x1];
        uint8_t reserved_at_13[0x2];
        uint8_t hairpin_wq_buffer_type[0x3];
        uint8_t send_dbr_mode[0x2];
        uint8_t ts_format[0x2];
        uint8_t hairpin_offload_type[0x4];

        uint8_t reserved_at_20[0x8];
        uint8_t user_index[0x18];

        uint8_t reserved_at_40[0x8];
        uint8_t cqn[0x18];

        uint8_t plane_index[0x8];
        uint8_t hairpin_peer_rq[0x18];

        uint8_t reserved_at_80[0x10];
        uint8_t hairpin_peer_vhca[0x10];

        uint8_t reserved_at_a0[0x8];
        uint8_t afu_id[0x18];

        uint8_t reserved_at_c0[0x8];
        uint8_t ts_cqe_to_dest_cqn[0x18];

        uint8_t qos_para_vport_number[0x10];
        uint8_t packet_pacing_rate_limit_index[0x10];

        uint8_t tis_lst_sz[0x10];
        uint8_t qos_queue_group_id[0x10];

        uint8_t reserved_at_120[0x8];
        uint8_t queue_handle[0x18];

        uint8_t reserved_at_140[0x20];

        uint8_t reserved_at_160[0x8];
        uint8_t tis_num_0[0x18];

        struct mlx5_ifc_wq_bits wq;
    };

    enum {
        MLX5_TIRC_DISP_TYPE_DIRECT = 0x0,
        MLX5_TIRC_DISP_TYPE_INDIRECT = 0x1,
    };

    enum {
        MLX5_TIRC_PACKET_MERGE_MASK_IPV4_LRO = 0x1,
        MLX5_TIRC_PACKET_MERGE_MASK_IPV6_LRO = 0x2,
    };

    enum {
        MLX5_TIRC_INLINE_Q_TYPE_RQ = 0x0,
        MLX5_TIRC_INLINE_Q_TYPE_VIRTIO_NET_Q = 0x1,
        MLX5_TIRC_INLINE_Q_TYPE_UPT_RQ = 0x2,
    };

    enum {
        MLX5_TIRC_RX_HASH_FN_HASH_NONE = 0x0,
        MLX5_TIRC_RX_HASH_FN_HASH_INVERTED_XOR8 = 0x1,
        MLX5_TIRC_RX_HASH_FN_HASH_TOEPLITZ = 0x2,
    };

    enum {
        MLX5_TIRC_SELF_LB_EN_ENABLE_UNICAST = 0x1,
        MLX5_TIRC_SELF_LB_EN_ENABLE_MULTICAST = 0x2,
    };

    struct mlx5_ifc_tirc_bits {
        uint8_t reserved_at_0[0x20];

        uint8_t disp_type[0x4];
        uint8_t tls_en[0x1];
        uint8_t nvmeotcp_zerocopy_en[0x1];
        uint8_t nvmeotcp_crc_en[0x1];
        uint8_t reserved_at_27[0x19];

        uint8_t reserved_at_40[0x40];

        uint8_t reserved_at_80[0x4];
        uint8_t lro_timeout_period_usecs[0x10];
        uint8_t packet_merge_mask[0x4];
        uint8_t lro_max_msg_sz[0x8];

        uint8_t reserved_at_a0[0x8];
        uint8_t afu_id[0x18];

        uint8_t inline_rqn_vhca_id_valid[0x1];
        uint8_t reserved_at_c1[0xf];
        uint8_t inline_rqn_vhca_id[0x10];

        uint8_t reserved_at_e0[0x5];
        uint8_t inline_q_type[0x3];
        uint8_t inline_rqn[0x18];

        uint8_t rx_hash_symmetric[0x1];
        uint8_t reserved_at_101[0x1];
        uint8_t tunneled_offload_en[0x1];
        uint8_t tunneled_offload_lro_en[0x1];
        uint8_t reserved_at_104[0x4];
        uint8_t indirect_table[0x18];

        uint8_t rx_hash_fn[0x4];
        uint8_t reserved_at_124[0x2];
        uint8_t self_lb_en[0x2];
        uint8_t transport_domain[0x18];

        uint8_t rx_hash_toeplitz_key[10][0x20];

        struct mlx5_ifc_rx_hash_field_select_bits rx_hash_field_selector_outer;

        struct mlx5_ifc_rx_hash_field_select_bits rx_hash_field_selector_inner;

        uint8_t nvmeotcp_tag_buffer_table_id[0x20];

        uint8_t reserved_at_2e0[0x4a0];
    };

    struct mlx5_ifc_tisc_bits {
        uint8_t strict_lag_tx_port_affinity[0x1];
        uint8_t tls_en[0x1];
        uint8_t nvmeotcp_en[0x1];
        uint8_t reserved_at_3[0x1];
        uint8_t lag_tx_port_affinity[0x4];
        uint8_t reserved_at_8[0x4];
        uint8_t prio_or_sl[0x4];
        uint8_t reserved_at_10[0x10];

        uint8_t reserved_at_20[0x100];

        uint8_t reserved_at_120[0x8];
        uint8_t transport_domain[0x18];

        uint8_t reserved_at_140[0x8];
        uint8_t underlay_qpn[0x18];

        uint8_t reserved_at_160[0x8];
        uint8_t pd[0x18];

        uint8_t reserved_at_180[0x380];
    };

    struct mlx5_ifc_virtio_blk_config_bits {
        uint8_t capacity[0x40];

        uint8_t size_max[0x20];

        uint8_t seg_max[0x20];

        uint8_t reserved_at_80[0x20];

        uint8_t cylinders[0x10];
        uint8_t heads[0x8];
        uint8_t sectors[0x8];

        uint8_t reserved_at_c0[0x20];

        uint8_t blk_size[0x20];

        uint8_t reserved_at_100[0x20];

        uint8_t physical_blk_exp[0x8];
        uint8_t alignment_offset[0x8];
        uint8_t min_io_size[0x10];

        uint8_t opt_io_size[0x20];

        uint8_t reserved_at_160[0x20];

        uint8_t writeback[0x8];
        uint8_t reserved_at_188[0x8];
        uint8_t num_queues[0x10];

        uint8_t max_discard_sectors[0x20];

        uint8_t max_discard_seg[0x20];

        uint8_t discard_sector_alignment[0x20];

        uint8_t max_write_zeroes_sectors[0x20];

        uint8_t max_write_zeroes_segs[0x20];

        uint8_t write_zeroes_may_unmap[0x8];
        uint8_t reserved_at_248[0x18];

        uint8_t reserved_at_260[0x20];
    };

    enum {
        MLX5_VIRTIO_DEVICE_EMULATION_OBJECT_MODIFY_FIELD_SELECT_DEVICE_STATUS = 0x1,
        MLX5_VIRTIO_DEVICE_EMULATION_OBJECT_MODIFY_FIELD_SELECT_RESET = 0x4,
        MLX5_VIRTIO_DEVICE_EMULATION_OBJECT_MODIFY_FIELD_SELECT_DEVICE_FEATURE = 0x8,
        MLX5_VIRTIO_DEVICE_EMULATION_OBJECT_MODIFY_FIELD_SELECT_VIRTIO_FS_CONFIG_REGISTERS = 0x10,
        MLX5_VIRTIO_DEVICE_EMULATION_OBJECT_MODIFY_FIELD_SELECT_KEEP_VQ_DB_RESOURCES = 0x20,
        MLX5_VIRTIO_DEVICE_EMULATION_OBJECT_MODIFY_FIELD_SELECT_ALL_VIRTIO_DEVICE_FIELDS = 0x40,
        MLX5_VIRTIO_DEVICE_EMULATION_OBJECT_MODIFY_FIELD_SELECT_ALL_VIRTIO_Q_CONFIGURATION_FIELDS = 0x80,
        MLX5_VIRTIO_DEVICE_EMULATION_OBJECT_MODIFY_FIELD_SELECT_NUM_MSIX = 0x100,
        MLX5_VIRTIO_DEVICE_EMULATION_OBJECT_MODIFY_FIELD_SELECT_DYNAMIC_VF_MSIX_RESET = 0x200,
        MLX5_VIRTIO_DEVICE_EMULATION_OBJECT_MODIFY_FIELD_SELECT_PCI_HOTPLUG_STATE = 0x400,
        MLX5_VIRTIO_DEVICE_EMULATION_OBJECT_MODIFY_FIELD_SELECT_DEVICE_PCI_PARAMETERS = 0x800,
        MLX5_VIRTIO_DEVICE_EMULATION_OBJECT_MODIFY_FIELD_SELECT_TOTAL_VF = 0x1000,
    };

    enum {
        MLX5_VIRTIO_FS_DEVICE_EMULATION_OBJECT_Q_CFG_VERSION_V1_LIST = 0x0,
        MLX5_VIRTIO_FS_DEVICE_EMULATION_OBJECT_Q_CFG_VERSION_V2_LIST = 0x1,
    };

    struct mlx5_ifc_virtio_fs_device_emulation_object_bits {
        uint8_t modify_field_select[0x40];

        uint8_t reserved_at_40[0x10];
        uint8_t vhca_id[0x10];

        uint8_t enabled[0x1];
        uint8_t resources_on_emulation_manager[0x1];
        uint8_t reset[0x1];
        uint8_t dynamic_vf_msix_control[0x1];
        uint8_t dynamic_vf_msix_reset[0x1];
        uint8_t pci_hotplug_state[0x3];
        uint8_t emulated_dev_eq[0x1];
        uint8_t emulated_dev_db_cq_map[0x1];
        uint8_t always_armed_device_db[0x1];
        uint8_t keep_vq_db_resources[0x1];
        uint8_t reserved_at_6c[0x2];
        uint8_t q_cfg_version[0x2];
        uint8_t num_free_dynamic_vfs_msix[0x10];

        uint8_t total_vf[0x10];
        uint8_t q_configuration_list_size[0x10];

        uint8_t reserved_at_a0[0x20];

        uint8_t emulated_device_crossed_vhca_mkey[0x20];

        uint8_t reserved_at_e0[0x20];

        struct mlx5_ifc_device_pci_params_bits device_pci_parameters;

        uint8_t reserved_at_180[0x80];

        struct mlx5_ifc_virtio_dev_bits virtio_device;

        struct mlx5_ifc_virtio_fs_config_bits virtio_fs_config;

        struct mlx5_ifc_virtio_q_configuration_v1_list_bits virtq_configuration_v1_list;
    };

    struct mlx5_ifc_virtio_fs_q_object_bits {
        uint8_t modify_field_select[0x40];

        uint8_t reserved_at_40[0x20];

        uint8_t qpn_vhca_id[0x10];
        uint8_t reserved_at_70[0x10];

        uint8_t reserved_at_80[0xa];
        uint8_t dirty_bitmap_dump_enable[0x1];
        uint8_t vhost_log_page[0x5];
        uint8_t reserved_at_90[0xc];
        uint8_t state[0x4];

        uint8_t reserved_at_a0[0x8];
        uint8_t qpn[0x18];

        uint8_t dirty_bitmap_mkey[0x20];

        uint8_t dirty_bitmap_size[0x20];

        uint8_t dirty_bitmap_addr[0x40];

        uint8_t hw_available_index[0x10];
        uint8_t hw_used_index[0x10];

        uint8_t reserved_at_160[0xa0];

        struct mlx5_ifc_virtio_q_bits virtio_q_context;
    };

    struct mlx5_ifc_virtio_initial_registers_bits {
        uint8_t device_features[0x40];

        uint8_t num_queue[0x10];
        uint8_t queue_size[0x10];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_virtio_net_config_bits {
        uint8_t mac_47_16[0x20];

        uint8_t mac_15_0[0x10];
        uint8_t status[0x10];

        uint8_t max_virtqueue_pairs[0x10];
        uint8_t mtu[0x10];

        uint8_t rss_max_indirection_table_length[0x8];
        uint8_t rss_max_key_size[0x8];
        uint8_t supported_hash_types_encode[0xc];
        uint8_t speed_encode[0x4];
    };

    struct mlx5_ifc_erasure_coding_mmo_control_bits {
        uint8_t reserved_at_0[0x9];
        uint8_t sources[0x7];
        uint8_t reserved_at_10[0x3];
        uint8_t destinations[0x5];
        uint8_t reserved_at_18[0x8];

        uint8_t reserved_at_20[0x20];
    };

    struct mlx5_ifc_general_obj_create_param_bits {
        uint8_t alias_object[0x1];
        uint8_t reserved_at_1[0x2];
        uint8_t log_obj_range[0x5];
        uint8_t reserved_at_8[0x18];
    };

    enum {
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PORT_INFO_RO_FIELDS = 0x5020,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_NODE_INFO_RO_FIELDS = 0x5021,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_UNIT_PERF_COUNTERS_ = 0x100,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MISC_COUNTERS = 0x104,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_LOOPBACK_CONTROL_REGISTER = 0x700,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_DB_TRESHOLD = 0x701,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_DCBX_PARAM = 0x4020,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_DCBX_APPLICATION = 0x4021,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_FPGA_CAP = 0x4022,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_FPGA_CTRL = 0x4023,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_FPGA_ACCESS_REG_SPACE = 0x4024,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_FPGA_SHELL_COUNTERS = 0x4025,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_QPTS = 0x4002,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_QPDPM = 0x4013,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_QETCR = 0x4005,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_QSHR = 0x4030,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_QEEC = 0x400d,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_QPDP = 0x4007,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_QPRT = 0x4008,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_QTCT = 0x400a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_QSPIP = 0x400e,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_QSPCP = 0x401e,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_QHLL = 0x4016,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_QCAM = 0x4019,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_STRS_CAP = 0x4026,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_STRS_STOP_TOGGLE = 0x4027,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_STRS_FAULT_INJECT = 0x4028,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_STRS_MINI_FLOW = 0x4029,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_STRS_RESOURCE = 0x402a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_ROCE_ACCL = 0x402c,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SECURE_HOST = 0x402d,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_CORE_DUMP = 0x402e,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_CAPI_CTRL = 0x402f,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PCAM = 0x507f,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PCAP = 0x5001,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PTYS = 0x5004,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PAOS = 0x5006,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PLTC = 0x5046,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPCNT = 0x5008,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PIPG = 0x5017,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PGMR = 0x5039,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PTER = 0x5055,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PREI = 0x5058,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PMLP = 0x5002,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PMPR = 0x5013,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PMMP = 0x5044,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PMCR = 0x5045,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PEPC = 0x5056,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PMTPS = 0x5060,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PMPT = 0x5064,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PMPD = 0x5065,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PMLR = 0x506d,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PLDS = 0x5076,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPSLG = 0x5073,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPSC = 0x5011,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PRTL = 0x5014,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPLR = 0x5018,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PEIR = 0x5019,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PLPC = 0x5022,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPLM = 0x5023,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPAMP = 0x5025,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLRP = 0x5026,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLTP = 0x5027,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLTPV2 = 0x502f,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLRG = 0x5028,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PTASV2 = 0x502e,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PTAS = 0x5029,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLRD = 0x502a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLCDR = 0x502b,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLSIR = 0x502c,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLPMU = 0x502d,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPLL = 0x5030,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPLLE = 0x503f,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PDDR = 0x5031,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPTT = 0x5036,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPRT = 0x5037,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLCCT = 0x503b,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PMDR = 0x503c,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPHCR = 0x503e,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPAOS = 0x5040,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLREG = 0x5042,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PCNR = 0x5050,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PFSMD = 0x5054,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLRIP = 0x5057,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLLCI = 0x5080,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLRED = 0x505a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLLM = 0x505b,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PHFR = 0x5061,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PNLB = 0x5062,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PNLR = 0x5063,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLUTP = 0x506a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PUCG = 0x506b,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PEUCG = 0x506c,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PEMI = 0x5075,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPEC = 0x5074,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPGL = 0x5075,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PATR = 0x5077,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PELR = 0x5078,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PELE = 0x5079,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SLDDM = 0x507a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PMTU = 0x5003,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPAD = 0x5005,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PFCC = 0x5007,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPTB = 0x500b,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PBMC = 0x500c,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PGUID = 0x5066,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PBSR = 0x5038,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PCMR = 0x5041,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPCR = 0x504c,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PVLS = 0x504b,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PPCC = 0x506e,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PBWS = 0x50ed,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SET_NODE = 0x6001,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_POWER_SETTINGS = 0x7001,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_FP_SL_MAP = 0x7002,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_HOST_ENDIANNESS = 0x7004,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MPEIN = 0x9050,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MPCNT = 0x9051,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MPEGC = 0x9056,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MPIR = 0x9059,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MPECS = 0x905b,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MPPF = 0x9049,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MPEINJ = 0x9057,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MMDIO = 0x9017,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MLCR = 0x902b,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MGCR = 0x903a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MJTAG = 0x901f,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MRSV = 0x9164,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTPPS = 0x9053,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTPPSE = 0x9054,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTUTC = 0x9055,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MRTC = 0x902d,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MPGO = 0x9058,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTPTM = 0x9180,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTCTR = 0x9181,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MSECQ = 0x9155,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MSEES = 0x9156,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MCIA = 0x9014,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MCION = 0x9052,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MQSP = 0x9037,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PMAOS = 0x5012,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PMTM = 0x5067,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTCAP = 0x9009,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTMP = 0x900a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTMG = 0x910d,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTMR = 0x910e,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MVCAP = 0x902e,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MVCR = 0x900c,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MFRL = 0x9028,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MRSI = 0x912a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MCQS = 0x9060,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MCQI = 0x9061,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MCC = 0x9062,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MCDA = 0x9063,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MCDD = 0x905c,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MIRC = 0x9162,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MQIS = 0x9064,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MGIR = 0x9020,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MSGI = 0x9021,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MCGI = 0x9021,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MSCI = 0x902a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MDIR = 0x911a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MISOC = 0x9026,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MCAM = 0x907f,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MRFV = 0x906d,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MDSR = 0x9110,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MFSV = 0x9115,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTCQ = 0x9065,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MQDIK = 0x9116,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MKDC = 0x9066,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MFCDR = 0x9178,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MSGCR = 0x9179,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MQFK = 0x9119,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MNVDA = 0x9024,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MNVDI = 0x9025,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MNVQC = 0x9030,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MNVIA = 0x9033,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MNVGC = 0x9034,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MNVGN = 0x9035,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MGNLE = 0x9036,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MGLS = 0x9068,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTRC_CAP = 0x9040,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTRC_CONF = 0x9041,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTRC_STDB = 0x9042,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTRC_CTRL = 0x9043,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTEIM = 0x9118,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTIE = 0x911b,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTIM = 0x911c,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MTDC = 0x911d,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MFPA = 0x9010,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MFBA = 0x9011,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MFBE = 0x9012,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MPCIR = 0x905a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MERR = 0x903c,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MRPR = 0x9117,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MHMPR = 0x905d,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MSEM = 0x906f,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_MMHI = 0x904a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_CWTP = 0x2802,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_CWTPM = 0x2803,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_CWCAM = 0x281f,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SBPR = 0xb001,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SBCM = 0xb002,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SBPM = 0xb003,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SBSR = 0xb005,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_SBCAM = 0xb01f,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_RESOURCE_DUMP_REGISTERS = 0xc000,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_NCFG = 0xc001,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_CRYPTO_OPERATIONAL = 0xc002,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_IMPORT_KEK_HANDLE = 0xc004,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_CREDENTIAL_HANDLE = 0xc005,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_ZTT = 0xc006,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_VHCA_TRUST_LEVEL = 0xc007,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_PORT_STATE_BEHAVIOR = 0xc008,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_HCA_CMD_ENCAP = 0xc009,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_NVMF_TARGET_PACER_DEFAULTS = 0xc00a,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_EC_TIME = 0xc00b,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_EC_BOOT_OPTIONS = 0xc00c,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_NIC_CAP_REG = 0xc00d,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_DTOR = 0xc00e,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_RCR = 0xc00f,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_VHCA_ICM_CTRL = 0xc010,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_NIC_CAP_EXT_REG = 0xc011,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_NIC_DPA_EUG_REG = 0xc012,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_NIC_DPA_PERF_CTRL_REG = 0xc014,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_NIC_DPA_EU_PARTITION_REG = 0xc015,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_DIAG_DATA_OWNERSHIP = 0xc016,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_DIAG_DATA_PARAMS_CONTEXT = 0xc017,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_DIAG_DATA_ID_LIST = 0xc018,
        MLX5_ACCESS_REG_SUMMARY_CTRL_ID_DIAG_DATA_QUERY = 0xc019,
    };

    union mlx5_ifc_access_reg_summary_ctrl_bits {
        struct mlx5_ifc_enum_entry_bits id;
        uint8_t reserved_at_0[0x20];
    };

    enum {
        MLX5_ACCESS_REGISTER_IN_OP_MOD_WRITE = 0x0,
        MLX5_ACCESS_REGISTER_IN_OP_MOD_READ = 0x1,
    };

    struct mlx5_ifc_access_register_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x10];
        uint8_t register_id[0x10];

        uint8_t argument[0x20];

        uint8_t register_data[0][0x20];
    };

    struct mlx5_ifc_access_register_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];

        uint8_t register_data[0][0x20];
    };

    struct mlx5_ifc_alias_context_bits {
        uint8_t vhca_id_to_be_accessed[0x10];
        uint8_t reserved_at_10[0xd];
        uint8_t status[0x3];

        uint8_t object_id_to_be_accessed[0x20];

        uint8_t reserved_at_40[0x40];

        uint8_t access_key[8][0x20];

        uint8_t metadata[4][0x20];
    };

    enum {
        MLX5_ALLOC_FLOW_COUNTER_IN_FLOW_COUNTER_BULK_BULK_128 = 0x1,
        MLX5_ALLOC_FLOW_COUNTER_IN_FLOW_COUNTER_BULK_BULK_256 = 0x2,
        MLX5_ALLOC_FLOW_COUNTER_IN_FLOW_COUNTER_BULK_BULK_512 = 0x4,
        MLX5_ALLOC_FLOW_COUNTER_IN_FLOW_COUNTER_BULK_BULK_1K = 0x8,
        MLX5_ALLOC_FLOW_COUNTER_IN_FLOW_COUNTER_BULK_BULK_2K = 0x10,
        MLX5_ALLOC_FLOW_COUNTER_IN_FLOW_COUNTER_BULK_BULK_4K = 0x20,
        MLX5_ALLOC_FLOW_COUNTER_IN_FLOW_COUNTER_BULK_BULK_8K = 0x40,
        MLX5_ALLOC_FLOW_COUNTER_IN_FLOW_COUNTER_BULK_BULK_16K = 0x80,
    };

    struct mlx5_ifc_alloc_flow_counter_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x8];
        uint8_t pd[0x18];

        uint8_t reserved_at_60[0x13];
        uint8_t flow_counter_bulk_log_size[0x5];
        uint8_t flow_counter_bulk[0x8];
    };

    struct mlx5_ifc_alloc_flow_counter_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t flow_counter_id[0x20];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_alloc_pd_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_alloc_pd_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x8];
        uint8_t pd[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_alloc_q_counter_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_alloc_q_counter_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x18];
        uint8_t counter_set_id[0x8];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_alloc_transport_domain_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_alloc_transport_domain_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x8];
        uint8_t transport_domain[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_allow_other_vhca_access_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x40];

        uint8_t reserved_at_80[0x10];
        uint8_t object_type_to_be_accessed[0x10];

        uint8_t object_id_to_be_accessed[0x20];

        uint8_t reserved_at_c0[0x40];

        uint8_t access_key[8][0x20];
    };

    struct mlx5_ifc_allow_other_vhca_access_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    enum {
        MLX5_CHANNEL_CONNECTION_OBJECT_TRANSPORT_TYPE_UD = 0x0,
        MLX5_CHANNEL_CONNECTION_OBJECT_TRANSPORT_TYPE_DC = 0x1,
    };

    enum {
        MLX5_CHANNEL_CONNECTION_OBJECT_CONNECTION_TYPE_CONNECT_BY_SERVICE_ID = 0x0,
        MLX5_CHANNEL_CONNECTION_OBJECT_CONNECTION_TYPE_CONNECT_BY_VHCA_ID = 0x1,
    };

    struct mlx5_ifc_channel_connection_obj_bits {
        uint8_t modify_field_select[0x40];

        uint8_t reserved_at_40[0x20];

        uint8_t dst_vhca_id[0x10];
        uint8_t reserved_at_70[0x5];
        uint8_t transport_type[0x3];
        uint8_t reserved_at_78[0x5];
        uint8_t connection_type[0x3];

        uint8_t my_qpn_or_dci[0x20];

        uint8_t reserved_at_a0[0x20];

        uint8_t match_token[0x40];

        uint8_t provider_id[0x10];
        uint8_t reserved_at_110[0x10];

        uint8_t reserved_at_120[0x60];

        uint8_t provider_id_ex[0x10];
        uint8_t reserved_at_190[0x10];

        uint8_t reserved_at_1a0[0x60];

        uint8_t service_name[32][0x20];

        uint8_t reserved_at_600[0x200];
    };

    enum {
        MLX5_CHANNEL_SERVICE_OBJECT_TRANSPORT_TYPE_UD = 0x0,
        MLX5_CHANNEL_SERVICE_OBJECT_TRANSPORT_TYPE_DC = 0x1,
    };

    enum {
        MLX5_CHANNEL_SERVICE_OBJECT_CHANNEL_STATUS_OK = 0x0,
        MLX5_CHANNEL_SERVICE_OBJECT_CHANNEL_STATUS_ERROR_STATUS = 0x1,
    };

    struct mlx5_ifc_channel_service_obj_bits {
        uint8_t modify_field_select[0x40];

        uint8_t reserved_at_40[0x20];

        uint8_t allowed_vhca_id[0x10];
        uint8_t reserved_at_70[0x5];
        uint8_t transport_type[0x3];
        uint8_t reserved_at_78[0x7];
        uint8_t enforce_token[0x1];

        uint8_t service_qpn_or_dct[0x20];

        uint8_t service_qkey[0x20];

        uint8_t token[0x40];

        uint8_t dct_key[0x40];

        uint8_t provider_id[0x10];
        uint8_t reserved_at_150[0xd];
        uint8_t channel_status[0x3];

        uint8_t max_num_connected_client[0x10];
        uint8_t num_connected_client[0x10];

        uint8_t provider_id_ex[0x10];
        uint8_t reserved_at_190[0x10];

        uint8_t reserved_at_1a0[0x60];

        uint8_t service_name[32][0x20];

        uint8_t reserved_at_600[0x200];

        struct mlx5_ifc_channel_connection_client_bits connected_client[0];
    };

    struct mlx5_ifc_cqe_error_layout_bits {
        uint8_t reserved_at_0[0x10];
        uint8_t eth_wqe_id[0x10];

        uint8_t reserved_at_20[0x80];

        uint8_t ib_stride_index[0x10];
        uint8_t reserved_at_b0[0x10];

        uint8_t reserved_at_c0[0x40];

        uint8_t reserved_at_100[0x8];
        uint8_t srqn_or_user_index[0x18];

        uint8_t reserved_at_120[0x40];

        uint8_t byte_cnt[0x20];

        uint8_t reserved_at_180[0x20];

        struct mlx5_ifc_cqe_error_syndrome_bits cqe_error_syndrome;

        uint8_t s_wqe_opcode[0x8];
        uint8_t qpn_or_dctn_or_flow_tag[0x18];

        uint8_t wqe_counter[0x10];
        uint8_t signature[0x8];
        uint8_t opcode[0x4];
        uint8_t reserved_at_1fc[0x3];
        uint8_t owner[0x1];
    };

    struct mlx5_ifc_compress_metadata_bits {
        uint8_t reserved_at_0[0x100];

        uint8_t crc_32[0x20];

        uint8_t adler_32[0x20];

        uint8_t reserved_at_140[0xc0];
    };

    struct mlx5_ifc_compress_mmo_ctrl_bits {
        uint8_t reserved_at_0[0x2];
        uint8_t le[0x1];
        uint8_t reserved_at_3[0x5];
        uint8_t dynamic_size[0x4];
        uint8_t block_size[0x4];
        uint8_t lz77_window_size[0x4];
        uint8_t reserved_at_14[0xc];

        uint8_t reserved_at_20[0x20];
    };

    struct mlx5_ifc_create_cq_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x8];
        uint8_t input_cqn[0x18];

        uint8_t reserved_at_60[0x20];

        struct mlx5_ifc_cqc_bits cq_context;

        struct mlx5_ifc_cmd_e_mtt_pointer_bits e_mtt_pointer_or_cq_umem_offset;

        uint8_t cq_umem_id[0x20];

        uint8_t cq_umem_valid[0x1];
        uint8_t reserved_at_2e1[0x1f];

        uint8_t reserved_at_300[0x580];

        struct mlx5_ifc_cmd_pas_bits pas[0];
    };

    struct mlx5_ifc_create_cq_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x8];
        uint8_t cqn[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_create_dct_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x40];

        struct mlx5_ifc_dctc_bits dct_context;
    };

    struct mlx5_ifc_create_dct_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x8];
        uint8_t dctn[0x18];

        uint8_t ece[0x20];
    };

    struct mlx5_ifc_create_emulated_dev_db_cq_mapping_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_emulated_dev_db_cq_mapping_bits obj_context;
    };

    struct mlx5_ifc_create_emulated_dev_db_cq_mapping_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_create_emulated_dev_eq_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_emulated_dev_eq_obj_bits obj_context;
    };

    struct mlx5_ifc_create_emulated_dev_eq_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_create_general_obj_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        uint8_t obj_context[0x20];
    };

    struct mlx5_ifc_create_general_obj_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_create_generic_emu_dev_type_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_generic_emu_dev_type_obj_bits obj_context;
    };

    struct mlx5_ifc_create_generic_emu_dev_type_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_create_generic_emulation_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_generic_emulation_bits obj_context;
    };

    struct mlx5_ifc_create_generic_emulation_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_create_ipsec_offload_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_ipsec_offload_bits obj_context;
    };

    struct mlx5_ifc_create_mkey_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x8];
        uint8_t input_mkey_index[0x18];

        uint8_t pg_access[0x1];
        uint8_t mkey_umem_valid[0x1];
        uint8_t reserved_at_62[0x1e];

        struct mlx5_ifc_mkc_bits memory_key_mkey_entry;

        struct mlx5_ifc_cmd_e_mtt_pointer_bits e_mtt_pointer;

        struct mlx5_ifc_cmd_e_bsf_pointer_bits e_bsf_pointer;

        uint8_t translations_octword_actual_size[0x20];

        uint8_t mkey_umem_id[0x20];

        uint8_t mkey_umem_offset[0x40];

        uint8_t reserved_at_380[0x10];
        uint8_t bsf_octword_actual_size[0x10];

        uint8_t reserved_at_3a0[0x4e0];

        uint8_t klm_or_pas_or_mtt_bsf[0][0x20];
    };

    struct mlx5_ifc_create_mkey_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x8];
        uint8_t mkey_index[0x18];

        uint8_t reserved_at_60[0x20];
    };

    enum {
        MLX5_CREATE_QP_IN_OP_MOD_CREATE_ON_RST = 0x0,
        MLX5_CREATE_QP_IN_OP_MOD_CREATE_ON_INIT = 0x1,
    };

    enum {
        MLX5_CREATE_QP_IN_QPC_EXT_QP_PAS_LIST = 0x0,
        MLX5_CREATE_QP_IN_QPC_EXT_QPC_EXTENSION_AND_PAS_LIST = 0x1,
    };

    struct mlx5_ifc_create_qp_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t vhca_tunnel_id[0x10];
        uint8_t op_mod[0x10];

        uint8_t qpc_ext[0x1];
        uint8_t reserved_at_41[0x7];
        uint8_t input_qpn[0x18];

        uint8_t reserved_at_60[0x20];

        uint8_t opt_param_mask[0x20];

        uint8_t ece[0x20];

        struct mlx5_ifc_qpc_bits qpc;

        struct mlx5_ifc_cmd_e_mtt_pointer_bits e_mtt_pointer_or_wq_umem_offset;

        uint8_t wq_umem_id[0x20];

        uint8_t wq_umem_valid[0x1];
        uint8_t reserved_at_861[0x1f];

        struct mlx5_ifc_qp_pas_list_in_bits qpc_pas_list;
    };

    struct mlx5_ifc_create_qp_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x8];
        uint8_t qpn[0x18];

        uint8_t ece[0x20];
    };

    struct mlx5_ifc_create_rmp_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0xc0];

        struct mlx5_ifc_rmpc_bits ctx;
    };

    struct mlx5_ifc_create_rmp_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x8];
        uint8_t rmpn[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_create_rq_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0xc0];

        struct mlx5_ifc_rqc_bits ctx;
    };

    struct mlx5_ifc_create_rq_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x8];
        uint8_t rqn[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_create_sq_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0xc0];

        struct mlx5_ifc_sqc_bits ctx;
    };

    struct mlx5_ifc_create_sq_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x8];
        uint8_t sqn[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_create_tir_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0xc0];

        struct mlx5_ifc_tirc_bits tir_context;
    };

    struct mlx5_ifc_create_tir_out_bits {
        uint8_t status[0x8];
        uint8_t icm_address_63_40[0x18];

        uint8_t syndrome[0x20];

        uint8_t icm_address_39_32[0x8];
        uint8_t tirn[0x18];

        uint8_t icm_address_31_0[0x20];
    };

    struct mlx5_ifc_create_tis_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0xc0];

        struct mlx5_ifc_tisc_bits ctx;
    };

    struct mlx5_ifc_create_tis_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x8];
        uint8_t tisn[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_create_virtio_fs_device_emulation_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_virtio_fs_device_emulation_object_bits obj_context;
    };

    struct mlx5_ifc_create_virtio_fs_device_emulation_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_create_virtio_fs_q_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_virtio_fs_q_object_bits obj_context;
    };

    struct mlx5_ifc_create_virtio_fs_q_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_crypto_mmo_aes_gcm_bits {
        uint8_t iv[3][0x20];

        uint8_t reserved_at_60[0x1b];
        uint8_t tag_size[0x5];

        uint8_t aad_size[0x20];
    };

    enum {
        MLX5_CRYPTO_MMO_CONTROL_CRYPTO_TYPE_AES_GCM = 0x3,
    };

    enum {
        MLX5_CRYPTO_MMO_CONTROL_OPER_ENCRYPT = 0x0,
        MLX5_CRYPTO_MMO_CONTROL_OPER_DECRYPT = 0x1,
    };

    struct mlx5_ifc_crypto_mmo_control_bits {
        uint8_t reserved_at_0[0x4];
        uint8_t crypto_type[0x4];
        uint8_t reserved_at_8[0x3];
        uint8_t oper[0x1];
        uint8_t reserved_at_c[0x14];

        uint8_t reserved_at_20[0x8];
        uint8_t dekn[0x18];
    };

    struct mlx5_ifc_crypto_mmo_metadata_bits {
        uint8_t syndrome[0x20];

        uint8_t reserved_at_20[0x40];

        uint8_t crypto_params[5][0x20];

        uint8_t reserved_at_100[0x100];
    };

    struct mlx5_ifc_dealloc_flow_counter_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t flow_counter_id[0x20];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_dealloc_flow_counter_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_dealloc_pd_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x8];
        uint8_t pd[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_dealloc_pd_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_decompress_metadata_bits {
        uint8_t reserved_at_0[0x60];

        uint8_t crc_32[0x20];

        uint8_t adler_32[0x20];

        uint8_t crc_32c[0x20];

        uint8_t xxh_32[0x20];

        uint8_t reserved_at_e0[0x20];

        uint8_t crc_32_v1[0x20];

        uint8_t adler_32_v1[0x20];

        uint8_t reserved_at_140[0xc0];
    };

    enum {
        MLX5_DECOMPRESS_MMO_CTRL_DECOMPRESS_TYPE_DEFLATE = 0x0,
        MLX5_DECOMPRESS_MMO_CTRL_DECOMPRESS_TYPE_SNAPPY = 0x1,
        MLX5_DECOMPRESS_MMO_CTRL_DECOMPRESS_TYPE_LZ4 = 0x2,
    };

    struct mlx5_ifc_decompress_mmo_ctrl_bits {
        uint8_t reserved_at_0[0x2];
        uint8_t le[0x1];
        uint8_t reserved_at_3[0x5];
        uint8_t decompress_params[0x4];
        uint8_t reserved_at_c[0xa];
        uint8_t decompress_type[0x2];
        uint8_t reserved_at_18[0x8];

        uint8_t reserved_at_20[0x20];
    };

    struct mlx5_ifc_destroy_emulated_dev_db_cq_mapping_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_destroy_emulated_dev_db_cq_mapping_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_destroy_emulated_dev_eq_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_destroy_emulated_dev_eq_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_destroy_generic_emu_dev_type_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_destroy_generic_emu_dev_type_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_destroy_generic_emulation_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_destroy_generic_emulation_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_destroy_rq_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x8];
        uint8_t rqn[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_destroy_rq_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_destroy_sq_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x8];
        uint8_t sqn[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_destroy_sq_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_destroy_virtio_fs_device_emulation_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_destroy_virtio_fs_device_emulation_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_destroy_virtio_fs_q_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_destroy_virtio_fs_q_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    enum {
        MLX5_ENCRYPTION_KEY_OBJ_MODIFY_FIELD_SELECT_ALL_FIELDS = 0x1,
    };

    enum {
        MLX5_ENCRYPTION_KEY_OBJ_STATE_READY = 0x0,
        MLX5_ENCRYPTION_KEY_OBJ_STATE_ERROR = 0x1,
        MLX5_ENCRYPTION_KEY_OBJ_STATE_UNINITIALIZED = 0x2,
    };

    enum {
        MLX5_ENCRYPTION_KEY_OBJ_KEY_SIZE_SIZE_128 = 0x0,
        MLX5_ENCRYPTION_KEY_OBJ_KEY_SIZE_SIZE_256 = 0x1,
    };

    enum {
        MLX5_ENCRYPTION_KEY_OBJ_KEY_PURPOSE_TLS = 0x1,
        MLX5_ENCRYPTION_KEY_OBJ_KEY_PURPOSE_IPSEC = 0x2,
        MLX5_ENCRYPTION_KEY_OBJ_KEY_PURPOSE_AES_XTS = 0x3,
        MLX5_ENCRYPTION_KEY_OBJ_KEY_PURPOSE_MACSEC = 0x4,
        MLX5_ENCRYPTION_KEY_OBJ_KEY_PURPOSE_GCM_MEM2MEM = 0x5,
        MLX5_ENCRYPTION_KEY_OBJ_KEY_PURPOSE_PSP = 0x6,
    };

    struct mlx5_ifc_encryption_key_obj_bits {
        uint8_t modify_field_select[0x40];

        uint8_t state[0x8];
        uint8_t sw_wrapped[0x1];
        uint8_t reserved_at_49[0xb];
        uint8_t key_size[0x4];
        uint8_t has_keytag[0x1];
        uint8_t reserved_at_59[0x3];
        uint8_t key_purpose[0x4];

        uint8_t reserved_at_60[0x8];
        uint8_t pd[0x18];

        uint8_t reserved_at_80[0x100];

        uint8_t opaque[0x40];

        uint8_t reserved_at_1c0[0x40];

        uint8_t key[32][0x20];

        uint8_t sw_wrapped_dek[32][0x20];

        uint8_t reserved_at_a00[0x600];
    };

    enum {
        MLX5_ETS_GLOBAL_MAX_BW_UNITS_DISABLED = 0x0,
        MLX5_ETS_GLOBAL_MAX_BW_UNITS_HUNDREDS_MBPS = 0x3,
        MLX5_ETS_GLOBAL_MAX_BW_UNITS_GBPS = 0x4,
    };

    struct mlx5_ifc_ets_global_bits {
        uint8_t reserved_at_0[0x2];
        uint8_t r[0x1];
        uint8_t reserved_at_3[0x1d];

        uint8_t reserved_at_20[0xc];
        uint8_t max_bw_units[0x4];
        uint8_t reserved_at_30[0x8];
        uint8_t max_bw_value[0x8];
    };

    struct mlx5_ifc_generic_pci_controller_send_message_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x40];

        uint8_t general_object_id[0x20];

        uint8_t reserved_at_a0[0x10];
        uint8_t message_length[0x10];

        uint8_t reserved_at_c0[0x40];

        uint8_t message_data[0][0x20];
    };

    struct mlx5_ifc_generic_pci_controller_send_message_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x60];

        uint8_t reserved_at_a0[0x10];
        uint8_t message_length[0x10];

        uint8_t reserved_at_c0[0x40];

        uint8_t message_data[0][0x20];
    };

    struct mlx5_ifc_hotplug_device_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x60];

        struct mlx5_ifc_hotplug_device_obj_bits hotplug_device_context;
    };

    struct mlx5_ifc_hotplug_device_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];

        struct mlx5_ifc_hotplug_device_obj_bits hotplug_device_object;
    };

    struct mlx5_ifc_hotunplug_device_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x60];

        struct mlx5_ifc_hotplug_device_obj_bits hotplug_device_object;
    };

    struct mlx5_ifc_hotunplug_device_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_init2init_qp_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t vhca_tunnel_id[0x10];
        uint8_t op_mod[0x10];

        uint8_t qpc_ext[0x1];
        uint8_t reserved_at_41[0x7];
        uint8_t qpn[0x18];

        uint8_t reserved_at_60[0x20];

        uint8_t opt_param_mask[0x20];

        uint8_t ece[0x20];

        struct mlx5_ifc_qpc_bits qpc;

        uint8_t reserved_at_800[0x40];

        uint8_t opt_param_mask_95_32[0x40];

        struct mlx5_ifc_qp_context_extension_bits qpc_data_extension;
    };

    struct mlx5_ifc_init2init_qp_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x20];

        uint8_t ece[0x20];
    };

    enum {
        MLX5_INIT2RTR_QP_IN_OP_MOD_INIT2RTR = 0x0,
        MLX5_INIT2RTR_QP_IN_OP_MOD_INIT2RTS = 0x1,
    };

    struct mlx5_ifc_init2rtr_qp_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t vhca_tunnel_id[0x10];
        uint8_t op_mod[0x10];

        uint8_t qpc_ext[0x1];
        uint8_t reserved_at_41[0x7];
        uint8_t qpn[0x18];

        uint8_t reserved_at_60[0x20];

        uint8_t opt_param_mask[0x20];

        uint8_t ece[0x20];

        struct mlx5_ifc_qpc_bits qpc;

        uint8_t reserved_at_800[0x40];

        uint8_t opt_param_mask_95_32[0x40];

        struct mlx5_ifc_qp_context_extension_bits qpc_data_extension;
    };

    struct mlx5_ifc_init2rtr_qp_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x20];

        uint8_t ece[0x20];
    };

    struct mlx5_ifc_modify_emulated_dev_db_cq_mapping_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_emulated_dev_db_cq_mapping_bits obj_context;
    };

    struct mlx5_ifc_modify_emulated_dev_db_cq_mapping_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_modify_emulated_dev_eq_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_emulated_dev_eq_obj_bits obj_context;
    };

    struct mlx5_ifc_modify_emulated_dev_eq_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_modify_generic_emu_dev_type_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_generic_emu_dev_type_obj_bits obj_context;
    };

    struct mlx5_ifc_modify_generic_emu_dev_type_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_modify_generic_emulation_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_generic_emulation_bits obj_context;
    };

    struct mlx5_ifc_modify_generic_emulation_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_modify_ipsec_offload_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_ipsec_offload_bits obj_context;
    };

    struct mlx5_ifc_modify_ipsec_offload_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_modify_rq_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t rq_state[0x4];
        uint8_t reserved_at_44[0x4];
        uint8_t rqn[0x18];

        uint8_t reserved_at_60[0x20];

        uint8_t modify_bitmask[0x40];

        uint8_t reserved_at_c0[0x40];

        struct mlx5_ifc_rqc_bits ctx;
    };

    struct mlx5_ifc_modify_rq_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_modify_sq_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t sq_state[0x4];
        uint8_t reserved_at_44[0x4];
        uint8_t sqn[0x18];

        uint8_t reserved_at_60[0x20];

        uint8_t modify_bitmask[0x40];

        uint8_t reserved_at_c0[0x40];

        struct mlx5_ifc_sqc_bits ctx;
    };

    struct mlx5_ifc_modify_sq_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_modify_virtio_fs_device_emulation_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_virtio_fs_device_emulation_object_bits obj_context;
    };

    struct mlx5_ifc_modify_virtio_fs_device_emulation_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    struct mlx5_ifc_modify_virtio_fs_q_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;

        struct mlx5_ifc_virtio_fs_q_object_bits obj_context;
    };

    struct mlx5_ifc_modify_virtio_fs_q_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;
    };

    enum {
        MLX5_MTUTC_REG_TIME_STAMP_MODE_INTERNAL_TIMER = 0x0,
        MLX5_MTUTC_REG_TIME_STAMP_MODE_REAL_TIME = 0x1,
    };

    enum {
        MLX5_MTUTC_REG_TIME_STAMP_STATE_FREE_RUNNING = 0x0,
        MLX5_MTUTC_REG_TIME_STAMP_STATE_SYNCED = 0x1,
    };

    enum {
        MLX5_MTUTC_REG_FREQ_ADJ_UNITS_UNITS_ARE_PPB = 0x0,
        MLX5_MTUTC_REG_FREQ_ADJ_UNITS_UNITS_ARE_PARTS_PER_MILLION = 0x1,
        MLX5_MTUTC_REG_FREQ_ADJ_UNITS_UNITS_ARE_PARTS_PER_BILLION = 0x2,
    };

    enum {
        MLX5_MTUTC_REG_OPERATION_ADJUST_TIME = 0x2,
        MLX5_MTUTC_REG_OPERATION_ADJUST_FREQ_UTC = 0x3,
        MLX5_MTUTC_REG_OPERATION_ADJUST_FREQ_FRC = 0x4,
        MLX5_MTUTC_REG_OPERATION_ADJUST_FREQ_BOTH = 0x5,
        MLX5_MTUTC_REG_OPERATION_ADJUST_PHASE = 0x6,
    };

    struct mlx5_ifc_mtutc_reg_bits {
        uint8_t time_stamp_mode[0x2];
        uint8_t time_stamp_state[0x2];
        uint8_t reserved_at_4[0x1];
        uint8_t freq_adj_units[0x3];
        uint8_t reserved_at_8[0x3];
        uint8_t log_max_freq_adjustment[0x5];
        uint8_t reserved_at_10[0x5];
        uint8_t log_max_phase_adjustment[0x6];
        uint8_t reserved_at_1b[0x1];
        uint8_t operation[0x4];

        uint8_t freq_adjustment[0x20];

        uint8_t reserved_at_40[0x40];

        uint8_t utc_sec[0x20];

        uint8_t reserved_at_a0[0x2];
        uint8_t utc_nsec[0x1e];

        uint8_t time_adjustment[0x20];
    };

    struct mlx5_ifc_nop_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_nop_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_nv_emulation_virtio_fs_cap_bits {
        uint8_t virtio_fs_emu_supported[0x1];
        uint8_t virtio_fs_emu_vf_msix_supported[0x1];
        uint8_t reserved_at_2[0x1e];

        uint8_t reserved_at_20[0x8];
        uint8_t virtio_fs_emu_max_num_pf[0x8];
        uint8_t virtio_fs_emu_max_total_vf[0x10];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_nv_emulation_virtio_fs_cap_ext_bits {
        uint8_t virtio_fs_emu_supported[0x1];
        uint8_t virtio_fs_emu_vf_msix_supported[0x1];
        uint8_t reserved_at_2[0x1e];

        uint8_t reserved_at_20[0x8];
        uint8_t virtio_fs_emu_max_num_pf[0x8];
        uint8_t virtio_fs_emu_max_total_vf[0x10];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_nv_emulation_virtio_fs_conf_bits {
        uint8_t virtio_fs_emu_enable[0x1];
        uint8_t reserved_at_1[0x1f];

        uint8_t reserved_at_20[0x8];
        uint8_t virtio_fs_emu_num_pf[0x8];
        uint8_t virtio_fs_emu_total_vf[0x10];

        uint8_t reserved_at_40[0x40];

        uint8_t virtio_fs_emu_subsystem_id[0x10];
        uint8_t virtio_fs_emu_subsystem_vendor_id[0x10];

        uint8_t reserved_at_a0[0x4];
        uint8_t virtio_fs_emu_num_vf_msix[0xc];
        uint8_t virtio_fs_emu_num_msix[0x10];

        uint8_t reserved_at_c0[0x40];
    };

    struct mlx5_ifc_nv_emulation_virtio_fs_conf_ext_bits {
        uint8_t virtio_fs_emu_enable[0x1];
        uint8_t reserved_at_1[0x1f];

        uint8_t reserved_at_20[0x8];
        uint8_t virtio_fs_emu_num_pf[0x8];
        uint8_t virtio_fs_emu_total_vf[0x10];

        uint8_t reserved_at_40[0x40];

        uint8_t virtio_fs_emu_subsystem_id[0x10];
        uint8_t virtio_fs_emu_subsystem_vendor_id[0x10];

        uint8_t reserved_at_a0[0x4];
        uint8_t virtio_fs_emu_num_vf_msix[0xc];
        uint8_t virtio_fs_emu_num_msix[0x10];

        uint8_t reserved_at_c0[0x40];
    };

    struct mlx5_ifc_nvme_initial_registers_bits {
        uint8_t nvme_registers[48][0x20];
    };

    enum {
        MLX5_PSP_GEN_SPI_IN_KEY_SIZE_SIZE_128 = 0x0,
        MLX5_PSP_GEN_SPI_IN_KEY_SIZE_SIZE_256 = 0x1,
    };

    struct mlx5_ifc_psp_gen_spi_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x20];

        uint8_t key_size[0x2];
        uint8_t reserved_at_62[0xe];
        uint8_t num_of_spi[0x10];
    };

    struct mlx5_ifc_psp_gen_spi_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x10];
        uint8_t num_of_spi[0x10];

        uint8_t reserved_at_60[0x20];

        struct mlx5_ifc_key_spi_bits key_spi[0];
    };

    struct mlx5_ifc_psp_rotate_key_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_psp_rotate_key_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_qp_2err_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t vhca_tunnel_id[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x8];
        uint8_t qpn[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_qp_2err_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_qp_2rst_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t vhca_tunnel_id[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x8];
        uint8_t qpn[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_qp_2rst_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_qpc_extension_and_pas_list_in_bits {
        uint8_t qpc_data_extension[48][0x20];

        uint8_t pas[0][0x40];
    };

    struct mlx5_ifc_query_emulated_dev_db_cq_mapping_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;
    };

    struct mlx5_ifc_query_emulated_dev_db_cq_mapping_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;

        struct mlx5_ifc_emulated_dev_db_cq_mapping_bits obj_context;
    };

    struct mlx5_ifc_query_emulated_dev_eq_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;
    };

    struct mlx5_ifc_query_emulated_dev_eq_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;

        struct mlx5_ifc_emulated_dev_eq_obj_bits obj_context;
    };

    enum {
        MLX5_QUERY_EMULATED_FUNCTIONS_INFO_IN_OP_MOD_NVME_PHYSICAL_FUNCTIONS = 0x0,
        MLX5_QUERY_EMULATED_FUNCTIONS_INFO_IN_OP_MOD_VIRTIO_NET_PHYSICAL_FUNCTIONS = 0x1,
        MLX5_QUERY_EMULATED_FUNCTIONS_INFO_IN_OP_MOD_VIRTIO_BLK_PHYSICAL_FUNCTIONS = 0x2,
        MLX5_QUERY_EMULATED_FUNCTIONS_INFO_IN_OP_MOD_VIRTUAL_FUNCTIONS = 0x3,
        MLX5_QUERY_EMULATED_FUNCTIONS_INFO_IN_OP_MOD_VIRTIO_FS_PHYSICAL_FUNCTIONS = 0x5,
        MLX5_QUERY_EMULATED_FUNCTIONS_INFO_IN_OP_MOD_GENERIC_PCI_PHYSICAL_FUNCTIONS = 0x6,
    };

    struct mlx5_ifc_query_emulated_functions_info_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x20];

        uint8_t reserved_at_60[0x10];
        uint8_t pf_vhca_id[0x10];
    };

    struct mlx5_ifc_query_emulated_functions_info_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x20];

        uint8_t reserved_at_60[0x10];
        uint8_t num_emulated_functions[0x10];

        union mlx5_ifc_query_emulated_functions_info_out_emulated_function_info_array_auto_bits
            emulated_function_info_array;
    };

    struct mlx5_ifc_query_general_object_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;
    };

    struct mlx5_ifc_query_general_object_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;

        uint8_t obj_context[0x20];
    };

    struct mlx5_ifc_query_generic_emu_dev_type_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;
    };

    struct mlx5_ifc_query_generic_emu_dev_type_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;

        struct mlx5_ifc_generic_emu_dev_type_obj_bits obj_context;
    };

    struct mlx5_ifc_query_generic_emulation_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;
    };

    struct mlx5_ifc_query_generic_emulation_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;

        struct mlx5_ifc_generic_emulation_bits obj_context;
    };

    enum {
        MLX5_QUERY_HCA_CAP_IN_OP_MOD_GENERAL_DEVICE_CAPABILITIES_2 = 0x20,
        MLX5_QUERY_HCA_CAP_IN_OP_MOD_UPT_DEVICE_EMULATION_CAPABILITIES = 0x21,
        MLX5_QUERY_HCA_CAP_IN_OP_MOD_VIRTIO_FS_EMULATION_CAPABILITIES = 0x23,
        MLX5_QUERY_HCA_CAP_IN_OP_MOD_DPA_CAPABILITIES = 0x24,
        MLX5_QUERY_HCA_CAP_IN_OP_MOD_PORT_SELECTION_CAPABILITIES = 0x25,
        MLX5_QUERY_HCA_CAP_IN_OP_MOD_ADV_VIRTUALIZATION_CAPABILITIES = 0x26,
        MLX5_QUERY_HCA_CAP_IN_OP_MOD_GENERIC_DEVICE_EMULATION_CAPABILITIES = 0x27,
    };

    struct mlx5_ifc_query_hca_cap_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t other_function[0x1];
        uint8_t ec_vf_function[0x1];
        uint8_t reserved_at_42[0xe];
        uint8_t function_id[0x10];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_query_hca_cap_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];

        union mlx5_ifc_hca_cap_union_bits capability;
    };

    struct mlx5_ifc_query_hca_vport_context_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t other_vport[0x1];
        uint8_t reserved_at_41[0xb];
        uint8_t port_num[0x4];
        uint8_t vport_number[0x10];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_query_hca_vport_context_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];

        struct mlx5_ifc_hca_vport_context_bits hca_vport_context;
    };

    struct mlx5_ifc_query_host_net_functions_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_query_host_net_functions_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];

        struct mlx5_ifc_host_params_bits host_params_context;

        uint8_t reserved_at_280[0x180];

        uint8_t sf_enable[0][0x40];
    };

    struct mlx5_ifc_query_ipsec_offload_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;

        struct mlx5_ifc_ipsec_offload_bits obj_context;
    };

    struct mlx5_ifc_query_issi_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_query_issi_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x10];
        uint8_t current_issi[0x10];

        uint8_t reserved_at_60[0xa0];

        uint8_t supported_issi[20][0x20];
    };

    struct mlx5_ifc_query_nic_vport_context_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t other_vport[0x1];
        uint8_t reserved_at_41[0xf];
        uint8_t vport_number[0x10];

        uint8_t reserved_at_60[0x5];
        uint8_t allowed_list_type[0x3];
        uint8_t reserved_at_68[0x18];
    };

    struct mlx5_ifc_query_nic_vport_context_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];

        struct mlx5_ifc_nic_vport_context_bits nic_vport_context;
    };

    struct mlx5_ifc_query_q_counter_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t other_vport[0x1];
        uint8_t reserved_at_41[0xf];
        uint8_t vport_number[0x10];

        uint8_t reserved_at_60[0x60];

        uint8_t clear[0x1];
        uint8_t aggregate[0x1];
        uint8_t reserved_at_c2[0x1e];

        uint8_t reserved_at_e0[0x18];
        uint8_t counter_set_id[0x8];
    };

    struct mlx5_ifc_query_q_counter_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];

        uint8_t rx_write_requests[0x20];

        uint8_t reserved_at_a0[0x20];

        uint8_t rx_read_requests[0x20];

        uint8_t reserved_at_e0[0x20];

        uint8_t rx_atomic_requests[0x20];

        uint8_t reserved_at_120[0x20];

        uint8_t rx_dct_connect[0x20];

        uint8_t reserved_at_160[0x20];

        uint8_t out_of_buffer[0x20];

        uint8_t reserved_at_1a0[0x20];

        uint8_t out_of_sequence[0x20];

        uint8_t reserved_at_1e0[0x20];

        uint8_t duplicate_request[0x20];

        uint8_t reserved_at_220[0x20];

        uint8_t rnr_nak_retry_err[0x20];

        uint8_t reserved_at_260[0x20];

        uint8_t packet_seq_err[0x20];

        uint8_t reserved_at_2a0[0x20];

        uint8_t implied_nak_seq_err[0x20];

        uint8_t reserved_at_2e0[0x20];

        uint8_t local_ack_timeout_err[0x20];

        uint8_t reserved_at_320[0x20];

        uint8_t resp_rnr_nak[0x20];

        uint8_t reserved_at_360[0x20];

        uint8_t req_rnr_retries_exceeded[0x20];

        uint8_t reserved_at_3a0[0x20];

        uint8_t resp_local_length_error[0x20];

        uint8_t req_local_length_error[0x20];

        uint8_t resp_local_qp_error[0x20];

        uint8_t local_operation_error[0x20];

        uint8_t resp_local_protection[0x20];

        uint8_t req_local_protection[0x20];

        uint8_t resp_cqe_error[0x20];

        uint8_t req_cqe_error[0x20];

        uint8_t req_memory_window_binding[0x20];

        uint8_t req_bad_response[0x20];

        uint8_t req_remote_invalid_request[0x20];

        uint8_t resp_remote_invalid_request[0x20];

        uint8_t req_remote_access_errors[0x20];

        uint8_t resp_remote_access_errors[0x20];

        uint8_t req_remote_operation_errors[0x20];

        uint8_t req_transport_retries_exceeded[0x20];

        uint8_t cq_overflow[0x20];

        uint8_t resp_cqe_flush_error[0x20];

        uint8_t req_cqe_flush_error[0x20];

        uint8_t max_qp_retry_freq_exceeded[0x20];

        uint8_t roce_adp_retrans[0x20];

        uint8_t roce_adp_retrans_to[0x20];

        uint8_t roce_slow_restart[0x20];

        uint8_t roce_slow_restart_cnps[0x20];

        uint8_t roce_slow_restart_trans[0x20];

        uint8_t reserved_at_6e0[0x120];
    };

    enum {
        MLX5_QUERY_QP_IN_QPC_EXT_QP_PAS_LIST = 0x0,
        MLX5_QUERY_QP_IN_QPC_EXT_QPC_EXTENSION_AND_PAS_LIST = 0x1,
    };

    struct mlx5_ifc_query_qp_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t vhca_tunnel_id[0x10];
        uint8_t op_mod[0x10];

        uint8_t qpc_ext[0x1];
        uint8_t reserved_at_41[0x7];
        uint8_t qpn[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_query_qp_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];

        uint8_t opt_param_mask[0x20];

        uint8_t ece[0x20];

        struct mlx5_ifc_qpc_bits qpc;

        struct mlx5_ifc_cmd_e_mtt_pointer_bits e_mtt_pointer_or_wq_umem_offset;

        uint8_t wq_umem_id[0x20];

        uint8_t wq_umem_valid[0x1];
        uint8_t reserved_at_861[0x1f];

        struct mlx5_ifc_qp_pas_list_in_bits qpc_pas_list;
    };

    struct mlx5_ifc_query_roce_address_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t vhca_tunnel_id[0x10];
        uint8_t op_mod[0x10];

        uint8_t roce_address_index[0x10];
        uint8_t reserved_at_50[0xc];
        uint8_t vhca_port_num[0x4];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_query_roce_address_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];

        struct mlx5_ifc_roce_addr_layout_bits roce_address;
    };

    struct mlx5_ifc_query_rq_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x8];
        uint8_t rqn[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_query_rq_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0xc0];

        struct mlx5_ifc_rqc_bits rq_context;
    };

    struct mlx5_ifc_query_sq_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x8];
        uint8_t sqn[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_query_sq_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0xc0];

        struct mlx5_ifc_sqc_bits sq_context;
    };

    struct mlx5_ifc_query_tis_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x8];
        uint8_t tisn[0x18];

        uint8_t reserved_at_60[0x20];
    };

    struct mlx5_ifc_query_tis_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];

        struct mlx5_ifc_tisc_bits tis_context;
    };

    struct mlx5_ifc_query_virtio_fs_device_emulation_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;
    };

    struct mlx5_ifc_query_virtio_fs_device_emulation_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;

        struct mlx5_ifc_virtio_fs_device_emulation_object_bits obj_context;
    };

    struct mlx5_ifc_query_virtio_fs_q_in_bits {
        struct mlx5_ifc_general_obj_in_cmd_hdr_bits general_obj_in_cmd_hdr;
    };

    struct mlx5_ifc_query_virtio_fs_q_out_bits {
        struct mlx5_ifc_general_obj_out_cmd_hdr_bits general_obj_out_cmd_hdr;

        struct mlx5_ifc_virtio_fs_q_object_bits obj_context;
    };

    struct mlx5_ifc_query_vuid_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x40];

        uint8_t query_vfs_vuid[0x1];
        uint8_t reserved_at_61[0xf];
        uint8_t vhca_id[0x10];
    };

    struct mlx5_ifc_query_vuid_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x1a0];

        uint8_t reserved_at_1e0[0x10];
        uint8_t num_of_entries[0x10];

        struct mlx5_ifc_array1024_auto_bits vuid[0];
    };

    struct mlx5_ifc_regexp_metadata_bits {
        uint8_t reserved_at_0[0x100];

        uint8_t reserved_at_100[0x10];
        uint8_t latency_count[0x10];

        uint8_t instruction_count[0x10];
        uint8_t primary_thread_count[0x10];

        uint8_t match_count[0x8];
        uint8_t detected_match_count[0x8];
        uint8_t status[0x10];

        uint8_t job_id[0x20];

        uint8_t reserved_at_180[0x80];
    };

    struct mlx5_ifc_regexp_mmo_ctrl_bits {
        uint8_t reserved_at_0[0x2];
        uint8_t le[0x1];
        uint8_t reserved_at_3[0x1];
        uint8_t subset_id_0[0xc];
        uint8_t reserved_at_10[0x4];
        uint8_t subset_id_1[0xc];

        uint8_t reserved_at_20[0x2];
        uint8_t mode[0x2];
        uint8_t subset_id_2[0xc];
        uint8_t reserved_at_30[0x4];
        uint8_t subset_id_3[0xc];
    };

    struct mlx5_ifc_rst2init_qp_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t vhca_tunnel_id[0x10];
        uint8_t op_mod[0x10];

        uint8_t qpc_ext[0x1];
        uint8_t reserved_at_41[0x7];
        uint8_t qpn[0x18];

        uint8_t reserved_at_60[0x20];

        uint8_t opt_param_mask[0x20];

        uint8_t ece[0x20];

        struct mlx5_ifc_qpc_bits qpc;

        uint8_t reserved_at_800[0x40];

        uint8_t opt_param_mask_95_32[0x40];

        struct mlx5_ifc_qp_context_extension_bits qpc_data_extension;
    };

    struct mlx5_ifc_rst2init_qp_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x20];

        uint8_t ece[0x20];
    };

    struct mlx5_ifc_rtr2rts_qp_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t vhca_tunnel_id[0x10];
        uint8_t op_mod[0x10];

        uint8_t qpc_ext[0x1];
        uint8_t reserved_at_41[0x7];
        uint8_t qpn[0x18];

        uint8_t reserved_at_60[0x20];

        uint8_t opt_param_mask[0x20];

        uint8_t ece[0x20];

        struct mlx5_ifc_qpc_bits qpc;

        uint8_t reserved_at_800[0x40];

        uint8_t opt_param_mask_95_32[0x40];

        struct mlx5_ifc_qp_context_extension_bits qpc_data_extension;
    };

    struct mlx5_ifc_rtr2rts_qp_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x20];

        uint8_t ece[0x20];
    };

    struct mlx5_ifc_rts2rts_qp_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t vhca_tunnel_id[0x10];
        uint8_t op_mod[0x10];

        uint8_t qpc_ext[0x1];
        uint8_t reserved_at_41[0x7];
        uint8_t qpn[0x18];

        uint8_t reserved_at_60[0x20];

        uint8_t opt_param_mask[0x20];

        uint8_t ece[0x20];

        struct mlx5_ifc_qpc_bits qpc;

        uint8_t reserved_at_800[0x40];

        uint8_t opt_param_mask_95_32[0x40];

        struct mlx5_ifc_qp_context_extension_bits qpc_data_extension;
    };

    struct mlx5_ifc_rts2rts_qp_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x20];

        uint8_t ece[0x20];
    };

    enum {
        MLX5_SET_REGEXP_PARAMS_IN_FIELD_SELECT_DB_MKEY = 0x1,
        MLX5_SET_REGEXP_PARAMS_IN_FIELD_SELECT_ROF = 0x4,
    };

    struct mlx5_ifc_set_regexp_params_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x18];
        uint8_t engine_id[0x8];

        uint8_t field_select[0x20];

        struct mlx5_ifc_regexp_parameters_bits regexp_params;
    };

    struct mlx5_ifc_set_regexp_params_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_sha_metadata_bits {
        uint8_t reserved_at_0[0x60];

        uint8_t gathered_length[0x20];

        uint8_t reserved_at_80[0x180];

        uint8_t partial_sha[16][0x20];
    };

    enum {
        MLX5_SHA_MMO_CONTROL_SHA_FUNC_SHA1 = 0x0,
        MLX5_SHA_MMO_CONTROL_SHA_FUNC_SHA2_256 = 0x2,
        MLX5_SHA_MMO_CONTROL_SHA_FUNC_SHA2_512 = 0x4,
    };

    struct mlx5_ifc_sha_mmo_control_bits {
        uint8_t reserved_at_0[0x1];
        uint8_t re[0x1];
        uint8_t le[0x1];
        uint8_t reserved_at_3[0x11];
        uint8_t sha_func[0x4];
        uint8_t reserved_at_18[0x3];
        uint8_t pe[0x1];
        uint8_t reserved_at_1c[0x4];

        uint8_t reserved_at_20[0x20];
    };

    enum {
        MLX5_SYNC_CRYPTO_IN_CRYPTO_TYPE_ALL_TYPE = 0x1,
        MLX5_SYNC_CRYPTO_IN_CRYPTO_TYPE_TLS = 0x2,
        MLX5_SYNC_CRYPTO_IN_CRYPTO_TYPE_IPSEC = 0x4,
        MLX5_SYNC_CRYPTO_IN_CRYPTO_TYPE_AES_XTS = 0x8,
        MLX5_SYNC_CRYPTO_IN_CRYPTO_TYPE_MACSEC = 0x10,
        MLX5_SYNC_CRYPTO_IN_CRYPTO_TYPE_GCM_MEM2MEM = 0x20,
        MLX5_SYNC_CRYPTO_IN_CRYPTO_TYPE_PSP = 0x40,
    };

    struct mlx5_ifc_sync_crypto_in_bits {
        uint8_t opcode[0x10];
        uint8_t uid[0x10];

        uint8_t reserved_at_20[0x10];
        uint8_t op_mod[0x10];

        uint8_t reserved_at_40[0x20];

        uint8_t reserved_at_60[0x10];
        uint8_t crypto_type[0x10];

        uint8_t reserved_at_80[0x80];
    };

    struct mlx5_ifc_sync_crypto_out_bits {
        uint8_t status[0x8];
        uint8_t reserved_at_8[0x18];

        uint8_t syndrome[0x20];

        uint8_t reserved_at_40[0x40];
    };

    struct mlx5_ifc_uar_page_format_bits {
        uint8_t reserved_at_0[0x100];

        uint8_t reserved_at_100[0x2];
        uint8_t cmdsn[0x2];
        uint8_t reserved_at_104[0x3];
        uint8_t cmd[0x1];
        uint8_t cq_ci[0x18];

        uint8_t reserved_at_120[0x8];
        uint8_t cqn[0x18];

        uint8_t reserved_at_140[0xc0];

        uint8_t eqn_with_arm[0x8];
        uint8_t eqn_consumer_index_with_arm[0x18];

        uint8_t reserved_at_220[0x20];

        uint8_t eqn[0x8];
        uint8_t eqn_consumer_index[0x18];

        uint8_t reserved_at_260[0x2da0];

        uint8_t db_blueflame_dbr_less_buffer0_even[64][0x20];

        uint8_t db_blueflame_dbr_less_buffer0_odd[64][0x20];

        uint8_t db_blueflame_buffer0_even[64][0x20];

        uint8_t db_blueflame_buffer0_odd[64][0x20];

        uint8_t db_blueflame_buffer1_even[64][0x20];

        uint8_t db_blueflame_buffer1_odd[64][0x20];

        uint8_t db_blueflame_buffer2_even_fast_path[64][0x20];

        uint8_t db_blueflame_buffer2_odd_fast_path[64][0x20];

        uint8_t db_blueflame_buffer3_even_fast_path[64][0x20];

        uint8_t db_blueflame_buffer3_odd_fast_path[64][0x20];
    };

    struct mlx5_ifc_ud_adrs_vector_bits {
        uint8_t dc_key[0x40];

        uint8_t ext[0x1];
        uint8_t reserved_at_41[0x3];
        uint8_t reverse_sl[0x4];
        uint8_t destination_qp_or_dct[0x18];

        uint8_t static_rate[0x4];
        uint8_t sl_or_eth_prio[0x4];
        uint8_t fl[0x1];
        uint8_t mlid[0x7];
        uint8_t rlid_or_udp_sport[0x10];

        uint8_t reserved_at_80[0x20];

        uint8_t rmac_47_16[0x20];

        uint8_t rmac_15_0[0x10];
        uint8_t tclass[0x8];
        uint8_t hop_limit[0x8];

        uint8_t reserved_at_e0[0x1];
        uint8_t grh[0x1];
        uint8_t reserved_at_e2[0x2];
        uint8_t src_addr_index[0x8];
        uint8_t flow_label[0x14];

        uint8_t rgid_or_rip[4][0x20];
    };

    struct mlx5_ifc_umr_mem_buffer_bits {
        uint8_t byte_count[0x20];

        uint8_t mkey[0x20];

        uint8_t address[0x40];
    };

    struct mlx5_ifc_virtio_blk_initial_registers_bits {
        struct mlx5_ifc_virtio_initial_registers_bits virtio_initial_registers;

        struct mlx5_ifc_virtio_blk_config_bits virtio_blk_config;

        uint8_t reserved_at_300[0x300];
    };

    struct mlx5_ifc_virtio_fs_initial_registers_bits {
        struct mlx5_ifc_virtio_initial_registers_bits virtio_initial_registers;

        struct mlx5_ifc_virtio_fs_config_bits virtio_fs_config;

        uint8_t reserved_at_300[0x300];
    };

    struct mlx5_ifc_virtio_net_initial_registers_bits {
        struct mlx5_ifc_virtio_initial_registers_bits virtio_initial_registers;

        struct mlx5_ifc_virtio_net_config_bits virtio_net_config;

        uint8_t reserved_at_100[0x500];
    };

    enum {
        MLX5_WAIT_ON_DATA_SEGMENT_OPERATION_ALWAYS_TRUE = 0x0,
        MLX5_WAIT_ON_DATA_SEGMENT_OPERATION_EQUAL = 0x1,
        MLX5_WAIT_ON_DATA_SEGMENT_OPERATION_BIGGER = 0x2,
        MLX5_WAIT_ON_DATA_SEGMENT_OPERATION_SMALLER = 0x3,
        MLX5_WAIT_ON_DATA_SEGMENT_OPERATION_CYCLIC_BIGGER = 0x4,
        MLX5_WAIT_ON_DATA_SEGMENT_OPERATION_CYCLIC_SMALLER = 0x5,
    };

    enum {
        MLX5_WAIT_ON_DATA_SEGMENT_ACTION_ON_FAIL_RETRY = 0x0,
        MLX5_WAIT_ON_DATA_SEGMENT_ACTION_ON_FAIL_SEND_ERROR_CQE = 0x1,
        MLX5_WAIT_ON_DATA_SEGMENT_ACTION_ON_FAIL_SQ_DRAIN = 0x2,
    };

    struct mlx5_ifc_wait_on_data_segment_bits {
        uint8_t reserved_at_0[0x1b];
        uint8_t inv[0x1];
        uint8_t operation[0x4];

        uint8_t lkey[0x20];

        uint8_t va_63_32[0x20];

        uint8_t va_31_3[0x1d];
        uint8_t action_on_fail[0x3];

        uint8_t data[0x40];

        uint8_t data_mask[0x40];
    };

    enum {
        MLX5_WAIT_ON_TIME_SEGMENT_OPERATION_ALWAYS_TRUE = 0x0,
        MLX5_WAIT_ON_TIME_SEGMENT_OPERATION_EQUAL = 0x1,
        MLX5_WAIT_ON_TIME_SEGMENT_OPERATION_BIGGER = 0x2,
        MLX5_WAIT_ON_TIME_SEGMENT_OPERATION_SMALLER = 0x3,
        MLX5_WAIT_ON_TIME_SEGMENT_OPERATION_CYCLIC_BIGGER = 0x4,
        MLX5_WAIT_ON_TIME_SEGMENT_OPERATION_CYCLIC_SMALLER = 0x5,
    };

    enum {
        MLX5_WAIT_ON_TIME_SEGMENT_ACTION_ON_FAIL_RETRY = 0x0,
        MLX5_WAIT_ON_TIME_SEGMENT_ACTION_ON_FAIL_SEND_ERROR_CQE = 0x1,
        MLX5_WAIT_ON_TIME_SEGMENT_ACTION_ON_FAIL_SQ_DRAIN = 0x2,
    };

    struct mlx5_ifc_wait_on_time_segment_bits {
        uint8_t reserved_at_0[0x1b];
        uint8_t inv[0x1];
        uint8_t operation[0x4];

        uint8_t reserved_at_20[0x40];

        uint8_t reserved_at_60[0x1d];
        uint8_t action_on_fail[0x3];

        uint8_t time[0x40];

        uint8_t time_mask[0x40];
    };

#ifdef __cplusplus
}
#endif
