Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/College/HDL/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ee6fa148c3fb4e33a20a3eeecdb1ee2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ram_behav xil_defaultlib.tb_ram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'addr' [D:/HDL_PRAC/RAM_TRY/RAM_TRY.srcs/sim_1/new/tb_ram.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM_T1
Compiling module xil_defaultlib.tb_ram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ram_behav
