
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035599                       # Number of seconds simulated
sim_ticks                                 35598980586                       # Number of ticks simulated
final_tick                               565163360523                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 279728                       # Simulator instruction rate (inst/s)
host_op_rate                                   360232                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2300498                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922176                       # Number of bytes of host memory used
host_seconds                                 15474.47                       # Real time elapsed on the host
sim_insts                                  4328641560                       # Number of instructions simulated
sim_ops                                    5574406251                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2066304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1963904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       918144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1301120                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6256256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2243840                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2243840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16143                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15343                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7173                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10165                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 48877                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17530                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17530                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39552                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     58043909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     55167422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50339                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     25791300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     36549361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               175742561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39552                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53934                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50339                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46743                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             190567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63031018                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63031018                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63031018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39552                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     58043909                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     55167422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50339                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     25791300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     36549361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              238773579                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85369259                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31010157                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25438142                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017729                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12978016                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087155                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156632                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86933                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32024973                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170335220                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31010157                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15243787                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36597668                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10811171                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6693275                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15665491                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84077144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47479476     56.47%     56.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658081      4.35%     60.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196469      3.80%     64.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439846      4.09%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2999361      3.57%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1571024      1.87%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1025161      1.22%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2715761      3.23%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17991965     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84077144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363247                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.995276                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33687028                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6275056                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34814703                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545587                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8754761                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078712                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6699                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202013012                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51170                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8754761                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35362202                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2762867                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       813545                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33656243                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2727518                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195155499                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11576                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1704687                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749835                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           70                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271118349                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909971399                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909971399                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102859085                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33824                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17802                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7246163                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19234547                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10020770                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       244009                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3144501                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183968502                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33811                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147809708                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280969                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61067750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186553894                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1767                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84077144                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758025                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909933                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29872112     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17858849     21.24%     56.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11943046     14.20%     70.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7627964      9.07%     80.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7553149      8.98%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4422566      5.26%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3397069      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746077      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656312      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84077144                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084893     70.16%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            38      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202424     13.09%     83.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258983     16.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121594235     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2017550      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15741549     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8440352      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147809708                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.731416                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546338                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010462                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381523863                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245071122                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143661096                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149356046                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261836                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7022418                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          493                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1080                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2279097                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          583                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8754761                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2009590                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164429                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184002313                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       311401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19234547                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10020770                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17789                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        119795                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8092                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1080                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234669                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2363634                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145227424                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14792467                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582280                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22990427                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586224                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8197960                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.701168                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143807489                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143661096                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93718919                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261808630                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.682820                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357967                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61583970                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2042720                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75322383                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625306                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171806                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30013775     39.85%     39.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20452805     27.15%     67.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8374411     11.12%     78.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293886      5.70%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3686192      4.89%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810641      2.40%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1988321      2.64%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008080      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3694272      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75322383                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3694272                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255634001                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376774907                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1292115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853693                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853693                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171382                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171382                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655694988                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197073753                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189458631                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85369259                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31100094                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27194097                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1966859                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15593183                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14964525                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2234890                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61778                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36668852                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173017456                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31100094                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17199415                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35622673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9655611                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4187149                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18076956                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       780948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84156251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.366441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48533578     57.67%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1764403      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3231265      3.84%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3026314      3.60%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4998580      5.94%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5194428      6.17%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1228684      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          925656      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15253343     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84156251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364301                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.026695                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37826160                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4045269                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34475676                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137247                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7671898                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3379421                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5663                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193564861                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1375                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7671898                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39412283                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1397528                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       459947                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33013013                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2201581                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188484635                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           37                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        752022                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       891321                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250207543                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857899777                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857899777                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162993084                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87214442                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22212                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10851                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5887271                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29037756                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6298129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       105585                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2247967                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178402696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21687                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150639902                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199533                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53376000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146653186                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84156251                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790003                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839263                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29037531     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15680928     18.63%     53.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13806052     16.41%     69.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8386532      9.97%     79.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8770733     10.42%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5180434      6.16%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2272055      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606046      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       415940      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84156251                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         591219     66.35%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190118     21.34%     87.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109715     12.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118137585     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1185758      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10837      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25963735     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5341987      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150639902                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.764568                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891052                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005915                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386526639                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231800860                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145748809                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151530954                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368183                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8265021                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          927                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          478                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1538988                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7671898                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         752295                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64597                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178424387                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208970                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29037756                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6298129                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10851                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33454                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          213                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          478                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1048969                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1156639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2205608                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147840635                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24959832                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2799266                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30173056                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22354611                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5213224                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731778                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145910851                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145748809                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89540184                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218406723                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.707275                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409970                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109539769                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124407409                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54017655                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1972066                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76484353                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626573                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321350                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35116685     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16229414     21.22%     67.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9082356     11.87%     79.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3073215      4.02%     83.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2949691      3.86%     86.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1235072      1.61%     88.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3303780      4.32%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       956286      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4537854      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76484353                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109539769                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124407409                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25531873                       # Number of memory references committed
system.switch_cpus1.commit.loads             20772732                       # Number of loads committed
system.switch_cpus1.commit.membars              10836                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19484713                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108592231                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1679268                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4537854                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250371563                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364528646                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1213008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109539769                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124407409                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109539769                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.779345                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.779345                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.283129                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.283129                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       683967874                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190998023                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199573626                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21672                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85369259                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31490627                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25672723                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2103249                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13328031                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12314479                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3395526                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93207                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31504735                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172951066                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31490627                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15710005                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38430379                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11178560                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5326407                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15552998                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1021423                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84310933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.542545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.293900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45880554     54.42%     54.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2542872      3.02%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4757980      5.64%     63.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4734133      5.62%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2939766      3.49%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2332157      2.77%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1464767      1.74%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1374993      1.63%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18283711     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84310933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368875                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.025917                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32850728                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5267102                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36918113                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       225833                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9049150                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5326637                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207536706                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9049150                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35234266                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1009784                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       998964                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34715084                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3303679                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200127134                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1373956                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1012403                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280971533                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    933685515                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    933685515                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173774228                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107197305                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35672                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17110                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9196982                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18534424                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9459895                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118983                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3243913                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188666239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34220                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150277420                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       293547                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63813650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    195221423                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     84310933                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.782419                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897203                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28837891     34.20%     34.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18336734     21.75%     55.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12118426     14.37%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7943484      9.42%     79.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8371092      9.93%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4041472      4.79%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3193126      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       726766      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       741942      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84310933                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         935716     72.40%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        179835     13.91%     86.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176869     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125703711     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2018544      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17110      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14534062      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8003993      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150277420                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.760322                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1292420                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008600                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386451740                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252514446                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146839314                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151569840                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       468771                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7206029                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1950                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2283425                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9049150                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         527285                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91464                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188700462                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       375912                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18534424                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9459895                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17110                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71968                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          337                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1315065                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1169754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2484819                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148285555                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13868921                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1991865                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21682535                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21027486                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7813614                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.736990                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146885406                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146839314                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93597236                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        268630105                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.720049                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348424                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101205664                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124613826                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64087075                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2128674                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75261783                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655738                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149797                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28495088     37.86%     37.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21113659     28.05%     65.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8774729     11.66%     77.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4370140      5.81%     83.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4363894      5.80%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1760239      2.34%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1770340      2.35%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       948074      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3665620      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75261783                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101205664                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124613826                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18504865                       # Number of memory references committed
system.switch_cpus2.commit.loads             11328395                       # Number of loads committed
system.switch_cpus2.commit.membars              17110                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17986679                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112267461                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2570141                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3665620                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260297064                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          386456766                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33716                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1058326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101205664                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124613826                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101205664                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843523                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843523                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.185505                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.185505                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       666109339                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203968921                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190619951                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34220                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85369259                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31153815                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25355520                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2082124                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13289442                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12287052                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3206967                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91934                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34439829                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170137972                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31153815                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15494019                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35756143                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10680333                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5357827                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16834470                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       835670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84116591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.491270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.299258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48360448     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1928946      2.29%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2519788      3.00%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3790324      4.51%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3679509      4.37%     71.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2794847      3.32%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1664498      1.98%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2487456      2.96%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16890775     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84116591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364930                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.992965                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35576418                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5240279                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34468167                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       269205                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8562521                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5274911                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203555523                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1341                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8562521                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37463482                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1051517                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1440344                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32806496                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2792225                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197630472                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          886                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1209824                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       874523                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275376902                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    920400546                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    920400546                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171253394                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104123446                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41946                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23718                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7881528                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18320922                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9708037                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       187820                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3202327                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183680762                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147986884                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       276049                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59706303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181509384                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6424                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84116591                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759307                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897432                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29148859     34.65%     34.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18521407     22.02%     56.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11959259     14.22%     70.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8149591      9.69%     80.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7626170      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4067879      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2997307      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       898683      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       747436      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84116591                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         727854     69.17%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            10      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149867     14.24%     83.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       174507     16.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123143158     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2091006      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16717      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14610560      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8125443      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147986884                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.733491                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1052238                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007110                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381418646                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243427747                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143831947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149039122                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       501055                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7020121                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2073                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          864                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2464677                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          136                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8562521                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         620610                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98936                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183720624                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1258158                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18320922                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9708037                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23141                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          864                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1275480                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1172657                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2448137                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145154122                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13753887                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2832762                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21699925                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20332660                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7946038                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.700309                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143870218                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143831947                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92415415                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259518881                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.684821                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356103                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100294218                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123265931                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60454944                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33432                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2116602                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75554070                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.631493                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.153077                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29054774     38.46%     38.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21745913     28.78%     67.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8008536     10.60%     77.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4585531      6.07%     83.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3829315      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1891080      2.50%     91.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1867481      2.47%     93.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       802713      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3768727      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75554070                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100294218                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123265931                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18544140                       # Number of memory references committed
system.switch_cpus3.commit.loads             11300788                       # Number of loads committed
system.switch_cpus3.commit.membars              16716                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17679254                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111107496                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2515154                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3768727                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255506218                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          376008750                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1252668                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100294218                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123265931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100294218                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.851188                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.851188                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.174828                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.174828                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       653210096                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198660898                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      188000436                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33432                       # number of misc regfile writes
system.l2.replacements                          48880                       # number of replacements
system.l2.tagsinuse                      32767.987931                       # Cycle average of tags in use
system.l2.total_refs                          1393647                       # Total number of references to valid blocks.
system.l2.sampled_refs                          81648                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.068967                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           478.069601                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.495253                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6243.213450                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.169755                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5731.196944                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.029354                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2725.724830                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      6.536150                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3820.989986                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4337.138037                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3471.058284                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2611.807926                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3320.558361                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014590                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000168                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.190528                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000249                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.174902                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000245                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.083183                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000199                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.116607                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.132359                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.105928                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.079706                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.101335                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        79552                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38755                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        32200                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        42194                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  192701                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            60888                       # number of Writeback hits
system.l2.Writeback_hits::total                 60888                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        79552                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38755                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32200                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        42194                       # number of demand (read+write) hits
system.l2.demand_hits::total                   192701                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        79552                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38755                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32200                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        42194                       # number of overall hits
system.l2.overall_hits::total                  192701                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16143                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15343                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7173                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10163                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 48875                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16143                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15343                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7173                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10165                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48877                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16143                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15343                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7173                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10165                       # number of overall misses
system.l2.overall_misses::total                 48877                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       423567                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    887377716                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       624344                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    827859743                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       595732                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    406195908                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       554559                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    542651913                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2666283482                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       121195                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        121195                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       423567                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    887377716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       624344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    827859743                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       595732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    406195908                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       554559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    542773108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2666404677                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       423567                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    887377716                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       624344                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    827859743                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       595732                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    406195908                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       554559                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    542773108                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2666404677                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95695                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54098                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39373                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52357                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              241576                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        60888                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             60888                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95695                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54098                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39373                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52359                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               241578                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95695                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54098                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39373                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52359                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              241578                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.168692                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.283615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.182181                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.194110                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.202317                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.168692                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.283615                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.182181                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.194140                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.202324                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.168692                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.283615                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.182181                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.194140                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.202324                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 38506.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54969.814533                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41622.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53956.836538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42552.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56628.455040                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42658.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53394.855161                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54553.114721                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 60597.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 60597.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 38506.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54969.814533                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41622.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53956.836538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42552.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56628.455040                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42658.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53396.272307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54553.362052                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 38506.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54969.814533                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41622.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53956.836538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42552.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56628.455040                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42658.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53396.272307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54553.362052                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17530                       # number of writebacks
system.l2.writebacks::total                     17530                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16143                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15343                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7173                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10163                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            48875                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48877                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       358081                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    794666595                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       537559                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    738975787                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       515673                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    364790288                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       479596                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    483548917                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2383872496                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       109090                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       109090                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       358081                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    794666595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       537559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    738975787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       515673                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    364790288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       479596                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    483658007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2383981586                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       358081                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    794666595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       537559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    738975787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       515673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    364790288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       479596                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    483658007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2383981586                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.168692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.283615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.182181                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.194110                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.202317                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.168692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.283615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.182181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.194140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.202324                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.168692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.283615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.182181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.194140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.202324                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 32552.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49226.698569                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35837.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48163.708988                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36833.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50856.027882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        36892                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47579.348322                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48774.884829                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        54545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        54545                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 32552.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49226.698569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35837.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48163.708988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36833.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50856.027882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        36892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47580.718839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48775.120936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 32552.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49226.698569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35837.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48163.708988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36833.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50856.027882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        36892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47580.718839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48775.120936                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996611                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015673140                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843326.932849                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996611                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15665479                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15665479                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15665479                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15665479                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15665479                       # number of overall hits
system.cpu0.icache.overall_hits::total       15665479                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       530996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       530996                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       530996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       530996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       530996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       530996                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15665491                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15665491                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15665491                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15665491                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15665491                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15665491                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44249.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44249.666667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44249.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44249.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44249.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44249.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       436237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       436237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       436237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       436237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       436237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       436237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39657.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 39657.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 39657.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 39657.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 39657.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 39657.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95695                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191892865                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95951                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1999.904795                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.495954                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.504046                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11628544                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11628544                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19338019                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19338019                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19338019                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19338019                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357829                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357829                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           50                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357879                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357879                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357879                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357879                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10601186934                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10601186934                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2388355                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2388355                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10603575289                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10603575289                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10603575289                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10603575289                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11986373                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11986373                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19695898                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19695898                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19695898                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19695898                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029853                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029853                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018170                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018170                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018170                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018170                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29626.405166                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29626.405166                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 47767.100000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47767.100000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29628.939639                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29628.939639                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29628.939639                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29628.939639                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17205                       # number of writebacks
system.cpu0.dcache.writebacks::total            17205                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262134                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262134                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262184                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262184                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262184                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262184                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95695                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95695                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95695                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95695                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95695                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95695                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1678216265                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1678216265                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1678216265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1678216265                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1678216265                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1678216265                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007984                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007984                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004859                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004859                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004859                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004859                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17537.136371                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17537.136371                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17537.136371                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17537.136371                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17537.136371                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17537.136371                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993939                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929542930                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715023.856089                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993939                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18076940                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18076940                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18076940                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18076940                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18076940                       # number of overall hits
system.cpu1.icache.overall_hits::total       18076940                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       739080                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       739080                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       739080                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       739080                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       739080                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       739080                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18076956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18076956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18076956                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18076956                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18076956                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18076956                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46192.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46192.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46192.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46192.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46192.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46192.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       661708                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       661708                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       661708                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       661708                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       661708                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       661708                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44113.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44113.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 44113.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44113.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 44113.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44113.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54098                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232394306                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54354                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4275.569526                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.577289                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.422711                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830380                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169620                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22665965                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22665965                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4737450                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4737450                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10851                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10851                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10836                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10836                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27403415                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27403415                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27403415                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27403415                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       173581                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       173581                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       173581                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        173581                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       173581                       # number of overall misses
system.cpu1.dcache.overall_misses::total       173581                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7193439369                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7193439369                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7193439369                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7193439369                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7193439369                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7193439369                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22839546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22839546                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4737450                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4737450                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10836                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10836                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27576996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27576996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27576996                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27576996                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007600                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007600                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006294                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006294                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006294                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006294                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41441.398362                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41441.398362                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41441.398362                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41441.398362                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41441.398362                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41441.398362                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11160                       # number of writebacks
system.cpu1.dcache.writebacks::total            11160                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       119483                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       119483                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       119483                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       119483                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       119483                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       119483                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54098                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54098                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54098                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54098                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54098                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54098                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1179834971                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1179834971                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1179834971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1179834971                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1179834971                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1179834971                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21809.216071                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21809.216071                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21809.216071                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21809.216071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21809.216071                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21809.216071                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997727                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018512855                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199811.781857                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997727                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15552981                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15552981                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15552981                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15552981                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15552981                       # number of overall hits
system.cpu2.icache.overall_hits::total       15552981                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       788721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       788721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       788721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       788721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       788721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       788721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15552998                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15552998                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15552998                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15552998                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15552998                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15552998                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46395.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46395.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46395.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       636757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       636757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       636757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       636757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       636757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45482.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45482.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39373                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169857822                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39629                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4286.200056                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.834652                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.165348                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905604                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094396                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10581029                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10581029                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7142809                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7142809                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17110                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17110                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17110                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17110                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17723838                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17723838                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17723838                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17723838                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103507                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103507                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103507                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103507                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103507                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103507                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3540522789                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3540522789                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3540522789                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3540522789                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3540522789                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3540522789                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10684536                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10684536                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7142809                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7142809                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17110                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17110                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17827345                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17827345                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17827345                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17827345                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009688                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009688                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005806                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005806                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005806                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005806                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34205.636228                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34205.636228                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34205.636228                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34205.636228                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34205.636228                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34205.636228                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8895                       # number of writebacks
system.cpu2.dcache.writebacks::total             8895                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64134                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64134                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64134                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64134                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64134                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64134                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39373                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39373                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39373                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39373                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39373                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39373                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    669113585                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    669113585                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    669113585                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    669113585                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    669113585                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    669113585                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003685                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16994.224088                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16994.224088                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16994.224088                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16994.224088                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16994.224088                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16994.224088                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996895                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020057875                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056568.296371                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996895                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16834454                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16834454                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16834454                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16834454                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16834454                       # number of overall hits
system.cpu3.icache.overall_hits::total       16834454                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       727892                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       727892                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       727892                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       727892                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       727892                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       727892                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16834470                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16834470                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16834470                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16834470                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16834470                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16834470                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 45493.250000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45493.250000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 45493.250000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45493.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 45493.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45493.250000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       576045                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       576045                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       576045                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       576045                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       576045                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       576045                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 44311.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44311.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 44311.153846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44311.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 44311.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44311.153846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52358                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174173633                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52614                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3310.404702                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.222164                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.777836                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911024                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088976                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10464138                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10464138                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7205965                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7205965                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17653                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17653                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16716                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16716                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17670103                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17670103                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17670103                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17670103                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134309                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134309                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2944                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2944                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137253                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137253                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137253                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137253                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4761224042                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4761224042                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    170553133                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    170553133                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4931777175                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4931777175                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4931777175                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4931777175                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10598447                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10598447                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7208909                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7208909                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16716                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16716                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17807356                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17807356                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17807356                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17807356                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012673                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012673                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000408                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000408                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007708                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007708                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007708                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007708                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35449.776575                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35449.776575                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 57932.450068                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57932.450068                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35932.017333                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35932.017333                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35932.017333                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35932.017333                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       527224                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 37658.857143                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23628                       # number of writebacks
system.cpu3.dcache.writebacks::total            23628                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81952                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81952                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2942                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2942                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84894                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84894                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84894                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84894                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52357                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52357                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52359                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52359                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52359                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52359                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    958440308                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    958440308                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       139535                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       139535                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    958579843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    958579843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    958579843                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    958579843                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18305.867563                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18305.867563                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69767.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69767.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18307.833286                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18307.833286                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18307.833286                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18307.833286                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
