

================================================================
== Vitis HLS Report for 'cascadeClassifier_Pipeline_VITIS_LOOP_379_1'
================================================================
* Date:           Mon Jun 17 16:50:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detect_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.090 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_379_1  |       16|       16|         1|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     261|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      102|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      102|     315|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_110_p2         |         +|   0|  0|  12|           5|           1|
    |c_2_fu_209_p2         |         -|   0|  0|  37|          30|          30|
    |icmp_ln379_fu_104_p2  |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln388_fu_197_p2  |      icmp|   0|  0|  39|          32|          32|
    |a_2_fu_215_p2         |        or|   0|  0|  32|           1|          32|
    |b_fu_185_p2           |        or|   0|  0|  32|          32|           1|
    |or_ln377_fu_191_p2    |        or|   0|  0|  30|          30|           1|
    |a_3_fu_229_p3         |    select|   0|  0|  32|           1|          32|
    |c_3_fu_221_p3         |    select|   0|  0|  30|           1|          30|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln388_fu_203_p2   |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 261|         139|         169|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_fu_56                  |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |c_fu_52                  |   9|          2|   30|         60|
    |i_fu_60                  |   9|          2|    5|         10|
    |value_assign_2_fu_64     |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  101|        202|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_fu_56                  |  32|   0|   32|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_fu_52                  |  30|   0|   30|          0|
    |i_fu_60                  |   5|   0|    5|          0|
    |value_assign_2_fu_64     |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 102|   0|  102|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+--------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|empty         |   in|   32|     ap_none|                                        empty|        scalar|
|a_out         |  out|   32|      ap_vld|                                        a_out|       pointer|
|a_out_ap_vld  |  out|    1|      ap_vld|                                        a_out|       pointer|
+--------------+-----+-----+------------+---------------------------------------------+--------------+

