$date
	Fri Aug 26 17:05:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! d $end
$var wire 1 " c $end
$var wire 1 # b $end
$var wire 1 $ a $end
$var reg 1 % t_a $end
$var reg 1 & t_b $end
$var reg 1 ' t_c $end
$scope module x $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' c $end
$var wire 1 ( t1 $end
$var wire 1 ) t2 $end
$var wire 1 * t3 $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var wire 1 # e $end
$var wire 1 $ d $end
$scope module n0 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * c $end
$var wire 1 $ d $end
$upscope $end
$scope module n1 $end
$var wire 1 ( a $end
$var wire 1 & b $end
$var wire 1 * c $end
$var wire 1 # d $end
$upscope $end
$scope module n2 $end
$var wire 1 % a $end
$var wire 1 ) b $end
$var wire 1 * c $end
$var wire 1 " d $end
$upscope $end
$scope module n3 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 * c $end
$var wire 1 ! d $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
1)
1(
1'
0&
0%
1$
1#
1"
1!
$end
#10
0)
1&
#20
1)
0(
0&
1%
#30
0)
1&
#40
0$
1)
1(
1*
0&
0%
0'
#50
1$
0#
0)
1&
#60
0"
1#
1)
0(
0&
1%
#70
1"
0!
0)
1&
