module MDR(
				input logic Clk, Reset, Load
				input logic[15:0] data_in,
				output logic[15:0] data_out
				
);


endmodule

