//
// File created by:  irun
// Do not modify this file

s1::(13Mar2021:20:47:13):( ncverilog testfixture.v RFILE.v )
s2::(13Mar2021:21:03:06):( ncverilog testfixture.v RFILE.v )
s3::(13Mar2021:21:03:22):( ncverilog testfixture.v RFILE.v )
s4::(13Mar2021:21:03:32):( ncverilog testfixture.v RFILE.v +access+r )
s5::(13Mar2021:21:15:26):( ncverilog testfixture.v RFILE.v +access+r )
s6::(13Mar2021:21:15:39):( ncverilog testfixture.v RFILE.v +access+r )
s7::(13Mar2021:21:15:58):( ncverilog testfixture.v RFILE.v +access+r )
s8::(13Mar2021:21:16:17):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s9::(13Mar2021:21:16:56):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s10::(13Mar2021:21:17:26):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s11::(13Mar2021:21:17:33):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s12::(13Mar2021:21:17:50):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s13::(13Mar2021:21:18:14):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s14::(13Mar2021:21:19:50):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s15::(13Mar2021:21:20:26):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s16::(13Mar2021:21:22:16):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s17::(13Mar2021:21:22:25):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s18::(13Mar2021:21:22:36):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s19::(13Mar2021:21:22:47):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s20::(13Mar2021:21:25:18):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s21::(13Mar2021:21:33:56):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s22::(13Mar2021:21:34:14):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s23::(13Mar2021:21:36:28):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s24::(13Mar2021:21:36:36):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s25::(13Mar2021:21:40:20):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s26::(13Mar2021:21:43:29):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s27::(13Mar2021:21:48:22):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s28::(13Mar2021:21:49:48):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s29::(13Mar2021:21:50:00):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s30::(13Mar2021:21:51:59):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s31::(13Mar2021:21:52:08):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s32::(13Mar2021:21:52:15):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s33::(13Mar2021:21:52:28):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s34::(13Mar2021:21:52:36):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s35::(13Mar2021:21:52:44):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s36::(13Mar2021:21:52:59):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s37::(13Mar2021:21:53:07):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s38::(13Mar2021:21:53:39):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s39::(13Mar2021:21:53:52):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s40::(13Mar2021:21:54:02):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s41::(13Mar2021:21:54:10):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s42::(13Mar2021:21:54:18):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s43::(13Mar2021:21:55:12):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s44::(13Mar2021:21:55:22):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s45::(13Mar2021:21:55:30):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s46::(13Mar2021:21:55:40):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s47::(13Mar2021:21:56:28):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s48::(13Mar2021:21:57:14):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s49::(13Mar2021:21:59:23):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s50::(13Mar2021:22:00:03):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s51::(13Mar2021:22:06:10):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s52::(13Mar2021:22:07:23):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s53::(13Mar2021:22:07:33):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s54::(13Mar2021:22:07:41):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s55::(13Mar2021:22:08:02):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s56::(13Mar2021:22:09:06):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s57::(13Mar2021:22:09:34):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s58::(13Mar2021:22:10:26):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s59::(13Mar2021:22:11:05):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s60::(13Mar2021:22:11:42):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s61::(13Mar2021:22:22:03):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s62::(13Mar2021:22:27:35):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s63::(13Mar2021:22:28:59):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s64::(13Mar2021:22:30:14):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s65::(13Mar2021:22:30:28):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s66::(13Mar2021:22:30:38):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s67::(13Mar2021:22:30:45):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s68::(13Mar2021:22:38:45):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s69::(13Mar2021:22:39:00):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s70::(13Mar2021:22:40:10):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s71::(13Mar2021:22:43:47):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s72::(13Mar2021:22:47:47):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s73::(13Mar2021:22:47:57):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s74::(13Mar2021:22:49:10):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s75::(13Mar2021:22:52:25):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s76::(13Mar2021:22:52:36):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s77::(13Mar2021:22:52:44):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s78::(13Mar2021:22:53:32):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s79::(13Mar2021:22:53:40):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s80::(13Mar2021:22:53:48):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s81::(13Mar2021:22:54:14):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s82::(13Mar2021:22:54:23):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s83::(13Mar2021:23:15:38):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s84::(13Mar2021:23:15:54):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s85::(13Mar2021:23:16:03):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s86::(13Mar2021:23:17:12):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s87::(13Mar2021:23:17:34):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s88::(13Mar2021:23:22:42):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s89::(13Mar2021:23:22:51):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s90::(13Mar2021:23:22:59):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s91::(13Mar2021:23:27:32):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s92::(13Mar2021:23:27:38):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s93::(13Mar2021:23:27:48):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s94::(13Mar2021:23:27:56):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s95::(14Mar2021:00:03:22):( ncverilog testfixture.v RFILE_syn.v +define+SDF +access+r )
s96::(14Mar2021:00:03:47):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+SDF +access+r )
s97::(14Mar2021:00:04:12):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+SDF +access+r )
s98::(14Mar2021:00:05:53):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+SDF +access+r )
s99::(14Mar2021:00:06:13):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT3 +define+SDF +access+r )
s100::(15Mar2021:15:23:36):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s101::(15Mar2021:15:44:39):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT3 +define+SDF +access+r )
s102::(15Mar2021:15:44:59):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT2 +define+SDF +access+r )
s103::(15Mar2021:15:46:08):( ncverilog testfixture.v RFILE.v +define+PAT3 +access+r )
s104::(15Mar2021:15:46:17):( ncverilog testfixture.v RFILE.v +define+PAT2 +access+r )
s105::(15Mar2021:15:46:26):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s106::(15Mar2021:15:57:25):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s107::(15Mar2021:16:21:07):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT2 +define+SDF +access+r )
s108::(15Mar2021:16:21:32):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT2 +define+SDF +access+r )
s109::(15Mar2021:16:22:14):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT2 +define+SDF +access+r )
s110::(15Mar2021:16:27:50):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT +define+SDF +access+r )
s111::(15Mar2021:16:31:05):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT +define+SDF +access+r )
s112::(15Mar2021:16:33:31):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s113::(15Mar2021:16:39:11):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+SDF +access+r )
s114::(15Mar2021:16:56:50):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT +define+SDF +access+r )
s115::(15Mar2021:16:57:15):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT2 +define+SDF +access+r )
s116::(15Mar2021:16:57:34):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT3 +define+SDF +access+r )
s117::(15Mar2021:16:58:17):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT3 +define+SDF +access+r )
s118::(15Mar2021:16:59:33):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s119::(15Mar2021:17:06:11):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT3 +define+SDF +access+r )
s120::(15Mar2021:17:06:29):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT2 +define+SDF +access+r )
s121::(15Mar2021:17:06:46):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT1 +define+SDF +access+r )
s122::(15Mar2021:17:15:49):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s123::(15Mar2021:17:18:30):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT1 +define+SDF +access+r )
s124::(15Mar2021:17:18:49):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT3 +define+SDF +access+r )
s125::(15Mar2021:17:20:04):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s126::(15Mar2021:17:24:12):( ncverilog testfixture.v RFILE.v +define+PAT1 +access+r )
s127::(15Mar2021:17:33:44):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT3 +define+SDF +access+r )
s128::(15Mar2021:17:34:04):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT2 +define+SDF +access+r )
s129::(15Mar2021:17:34:21):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT1 +define+SDF +access+r )
s130::(15Mar2021:17:47:43):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT1 +define+SDF +access+r )
s131::(15Mar2021:17:48:02):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT2 +define+SDF +access+r )
s132::(15Mar2021:17:48:19):( ncverilog testfixture.v RFILE_syn.v -v /usr/cad/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +define+PAT3 +define+SDF +access+r )
