<profile>

<section name = "Vivado HLS Report for 'array_io'" level="0">
<item name = "Date">Mon May 15 20:37:44 2017
</item>
<item name = "Version">2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)</item>
<item name = "Project">array_io_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 2.39, 0.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">129, 129, 130, 130, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- For_Loop">128, 128, 4, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 57</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 64, 4</column>
<column name="Multiplexer">-, -, -, 10</column>
<column name="Register">-, -, 138, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="acc_U">array_io_acc, 0, 64, 4, 8, 32, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_85_p2">+, 0, 0, 6, 1, 6</column>
<column name="tmp_3_fu_108_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_4_fu_113_p2">+, 0, 0, 16, 16, 16</column>
<column name="exitcond_fu_79_p2">icmp, 0, 0, 3, 6, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_address0">3, 3, 3, 9</column>
<column name="ap_NS_fsm">1, 6, 1, 6</column>
<column name="i_reg_64">6, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_addr_reg_125">3, 0, 3, 0</column>
<column name="acc_load_reg_140">32, 0, 32, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="d_i_load_reg_145">16, 0, 16, 0</column>
<column name="i_1_reg_120">6, 0, 6, 0</column>
<column name="i_reg_64">6, 0, 6, 0</column>
<column name="tmp_1_reg_130">6, 0, 64, 58</column>
<column name="tmp_3_reg_156">32, 0, 32, 0</column>
<column name="tmp_4_reg_161">16, 0, 16, 0</column>
<column name="tmp_6_reg_151">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, array_io, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, array_io, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, array_io, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, array_io, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, array_io, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, array_io, return value</column>
<column name="d_o_address0">out, 5, ap_memory, d_o, array</column>
<column name="d_o_ce0">out, 1, ap_memory, d_o, array</column>
<column name="d_o_we0">out, 1, ap_memory, d_o, array</column>
<column name="d_o_d0">out, 16, ap_memory, d_o, array</column>
<column name="d_i_address0">out, 5, ap_memory, d_i, array</column>
<column name="d_i_ce0">out, 1, ap_memory, d_i, array</column>
<column name="d_i_q0">in, 16, ap_memory, d_i, array</column>
</table>
</item>
</section>
</profile>
