 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: A78maxi64k                          Date:  7-16-2025, 12:41PM
Device Used: XC9536XL-5-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
12 /36  ( 33%) 12  /180  (  7%) 9  /108 (  8%)   2  /36  (  6%) 16 /34  ( 47%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18        7/54       11/90       9/17
FB2           3/18        2/54        1/90       7/17
             -----       -----       -----      -----    
             12/36        9/108      12/180     16/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    6           6    |  I/O              :    12      28
Output        :   10          10    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     16          16

** Power Data **

There are 12 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'A78maxi64k.ise'.
WARNING:Cpld:1007 - Removing unused input(s) 'D2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1007 - Removing unused input(s) 'D3'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
*************************  Summary of Mapped Logic  ************************

** 10 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
RAM_WE              0     0     FB1_1   40~  I/O     O       STD  FAST 
BA17                0     0     FB1_2   41~  I/O     O       STD  FAST 
BA14                2     4     FB1_4   42~  I/O     O       STD  FAST 
RamA14              1     1     FB1_10  6~   I/O     O       STD  FAST 
RAM_EN              0     0     FB1_11  7~   I/O     O       STD  FAST 
RomCE               2     3     FB1_12  8~   I/O     O       STD  FAST 
RomOE               2     3     FB1_17  18~  I/O     O       STD  FAST 
BA18                0     0     FB2_1   39~  I/O     O       STD  FAST 
BA16                0     0     FB2_2   38~  I/O     O       STD  FAST 
BA15                1     2     FB2_6   33~  GSR/I/O O       STD  FAST 

** 2 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
XLXN_347            2     5     FB1_16  STD  RESET
XLXN_346            2     5     FB1_18  STD  RESET

** 6 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
RW                  FB1_3   43~  GCK/I/O I
CLK2                FB1_5   44~  GCK/I/O I
A15                 FB2_3   36~  GTS/I/O I
A14                 FB2_4   37~  I/O     I
D0                  FB2_13  23~  I/O     I
D1                  FB2_14  22~  I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
RAM_WE                0       0     0   5     FB1_1   40~   I/O     O
BA17                  0       0     0   5     FB1_2   41~   I/O     O
(unused)              0       0     0   5     FB1_3   43    GCK/I/O I
BA14                  2       0     0   3     FB1_4   42~   I/O     O
(unused)              0       0     0   5     FB1_5   44    GCK/I/O I
(unused)              0       0     0   5     FB1_6   2     I/O     
(unused)              0       0     0   5     FB1_7   1     GCK/I/O 
(unused)              0       0     0   5     FB1_8   3     I/O     
(unused)              0       0     0   5     FB1_9   5     I/O     
RamA14                1       0     0   4     FB1_10  6~    I/O     O
RAM_EN                0       0     0   5     FB1_11  7~    I/O     O
RomCE                 2       0     0   3     FB1_12  8~    I/O     O
(unused)              0       0     0   5     FB1_13  12    I/O     
(unused)              0       0     0   5     FB1_14  13    I/O     
(unused)              0       0     0   5     FB1_15  14    I/O     
XLXN_347              2       0     0   3     FB1_16  16    I/O     (b)
RomOE                 2       0     0   3     FB1_17  18~   I/O     O
XLXN_346              2       0     0   3     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A14                4: D0                 6: RW 
  2: A15                5: D1                 7: XLXN_347 
  3: CLK2             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RAM_WE               ........................................ 0
BA17                 ........................................ 0
BA14                 XX...XX................................. 4
RamA14               X....................................... 1
RAM_EN               ........................................ 0
RomCE                XX...X.................................. 3
XLXN_347             XXXX.X.................................. 5
RomOE                XX...X.................................. 3
XLXN_346             XXX.XX.................................. 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               2/52
Number of signals used by logic mapping into function block:  2
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
BA18                  0       0     0   5     FB2_1   39~   I/O     O
BA16                  0       0     0   5     FB2_2   38~   I/O     O
(unused)              0       0     0   5     FB2_3   36    GTS/I/O I
(unused)              0       0     0   5     FB2_4   37    I/O     I
(unused)              0       0     0   5     FB2_5   34    GTS/I/O 
BA15                  1       0     0   4     FB2_6   33~   GSR/I/O O
(unused)              0       0     0   5     FB2_7   32    I/O     
(unused)              0       0     0   5     FB2_8   31    I/O     
(unused)              0       0     0   5     FB2_9   30    I/O     
(unused)              0       0     0   5     FB2_10  29    I/O     
(unused)              0       0     0   5     FB2_11  28    I/O     
(unused)              0       0     0   5     FB2_12  27    I/O     
(unused)              0       0     0   5     FB2_13  23    I/O     I
(unused)              0       0     0   5     FB2_14  22    I/O     I
(unused)              0       0     0   5     FB2_15  21    I/O     
(unused)              0       0     0   5     FB2_16  20    I/O     
(unused)              0       0     0   5     FB2_17  19    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: A14                2: XLXN_346         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
BA18                 ........................................ 0
BA16                 ........................................ 0
BA15                 XX...................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


BA14 <= NOT (((NOT A14 AND NOT XLXN_347)
	OR (NOT A15 AND RW AND A14)));


BA15 <= NOT ((NOT A14 AND NOT XLXN_346));


BA16 <= '0';


BA17 <= '0';


BA18 <= '0';


RAM_EN <= '1';


RAM_WE <= '1';


RamA14 <= A14;


RomCE <= NOT (((A15 AND RW)
	OR (RW AND A14)));


RomOE <= NOT (((A15 AND RW)
	OR (RW AND A14)));

FDCPE_XLXN_346: FDCPE port map (XLXN_346,D1,XLXN_346_C,'0','0');
XLXN_346_C <= NOT ((CLK2 AND A15 AND NOT RW AND NOT A14));

FDCPE_XLXN_347: FDCPE port map (XLXN_347,D0,XLXN_347_C,'0','0');
XLXN_347_C <= NOT ((CLK2 AND A15 AND NOT RW AND NOT A14));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536XL-5-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC9536XL-5-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 D0                            
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 KPR                           
  6 RamA14                           28 KPR                           
  7 RAM_EN                           29 KPR                           
  8 RomCE                            30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 BA15                          
 12 KPR                              34 KPR                           
 13 KPR                              35 VCC                           
 14 KPR                              36 A15                           
 15 VCC                              37 A14                           
 16 KPR                              38 BA16                          
 17 GND                              39 BA18                          
 18 RomOE                            40 RAM_WE                        
 19 KPR                              41 BA17                          
 20 KPR                              42 BA14                          
 21 KPR                              43 RW                            
 22 D1                               44 CLK2                          


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536xl-5-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
