hi3660_clk_crgctrl_early_init	,	F_11
hi3660_clk_init	,	F_22
"Failed to register crgctrl clock[%d] err=%ld\n"	,	L_1
hisi_clk_register_fixed_factor	,	F_15
clk_num	,	V_24
init_func	,	F_20
hi3660_iomcu_gate_sep_clks	,	V_6
pdev	,	V_26
clk_data	,	V_4
hi3660_pmu_gate_clks	,	V_7
dev	,	V_28
hi3660_crgctrl_gate_clks	,	V_15
ARRAY_SIZE	,	F_2
clk	,	V_23
hisi_clk_init	,	F_3
hi3660_clk_pmuctrl_init	,	F_5
hi3660_crgctrl_mux_clks	,	V_16
platform_driver_register	,	F_23
hi3660_pctrl_gate_clks	,	V_8
hisi_clk_register_mux	,	F_9
PTR_ERR	,	F_17
of_device_get_match_data	,	F_21
hisi_clk_register_gate_sep	,	F_4
hi3660_clk_sctrl_init	,	F_8
hi3660_crgctrl_divider_clks	,	V_18
pr_err	,	F_18
of_node	,	V_29
clk_crgctrl_data	,	V_20
device	,	V_27
clks	,	V_21
hisi_clock_data	,	V_3
hi3660_sctrl_mux_clks	,	V_11
ENODEV	,	V_30
np	,	V_2
nr	,	V_5
hisi_clk_register_fixed_rate	,	F_13
hi3660_crgctrl_gate_sep_clks	,	V_14
hisi_clk_register_gate	,	F_6
device_node	,	V_1
hi3660_sctrl_gate_sep_clks	,	V_10
hi3660_clk_crgctrl_init	,	F_14
hi3660_clk_iomcu_init	,	F_1
i	,	V_19
hi3660_clk_probe	,	F_19
EPROBE_DEFER	,	V_22
hi3660_clk_pctrl_init	,	F_7
hi3660_crg_fixed_factor_clks	,	V_17
hi3660_clk_driver	,	V_31
hi3660_fixed_rate_clks	,	V_13
__init	,	T_1
hi3660_sctrl_divider_clks	,	V_12
platform_device	,	V_25
hi3660_sctrl_gate_clks	,	V_9
hisi_clk_register_divider	,	F_10
ERR_PTR	,	F_12
IS_ERR	,	F_16
