// Seed: 1042897506
module module_0 (
    output tri   id_0,
    output uwire id_1
);
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    output tri1 id_8,
    input tri id_9,
    output wand id_10
);
  always @(posedge 1'b0) begin : LABEL_0
    $unsigned(96);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd82,
    parameter id_2 = 32'd38,
    parameter id_3 = 32'd27
);
  logic _id_1 = -1 == -1'b0, _id_2;
  logic [id_1 : -1] _id_3 = 1 ^ 1'd0;
  logic [7:0] id_4;
  logic [id_1 : id_2] id_5 = id_4;
  wire [-1 : id_3] id_6;
  assign id_4[""] = id_1 || -1'h0;
  wire id_7;
endmodule
program module_3 #(
    parameter id_11 = 32'd63,
    parameter id_14 = 32'd66,
    parameter id_6  = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  output wire id_12;
  input wire _id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire _id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output tri0 id_2;
  output wire id_1;
  wire id_13 = id_11;
  logic _id_14;
  logic id_15;
  logic [id_11  |  id_6 : -1] id_16 = -1'd0;
  assign id_2 = 1;
  module_2 modCall_1 ();
  parameter id_17 = -1 == 1;
  wire [1  !==  id_14 : -1] id_18;
  assign id_16 = 1;
endprogram
