#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jun  2 16:14:56 2022
# Process ID: 1620
# Current directory: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent844 D:\work\college\5-Senior 2\Semester 2\Graduation Project 2\GP Codes\Hardware-CNN-Acceleration-\project_1\project_1.xpr
# Log file: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/vivado.log
# Journal file: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 927.891 ; gain = 167.922
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/Conv1_Weights.dcp' for cell 'Conv1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/Conv2_Weights.dcp' for cell 'Conv2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/MemBlk_1.dcp' for cell 'M1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/MemBlk_2.dcp' for cell 'M2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/MemBlk_3.dcp' for cell 'M3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/DenseW0.dcp' for cell 'Dense/W0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/DenseW1.dcp' for cell 'Dense/W1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/DenseW2.dcp' for cell 'Dense/W2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/DenseW3.dcp' for cell 'Dense/W3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/DenseW4.dcp' for cell 'Dense/W4'
INFO: [Netlist 29-17] Analyzing 1077 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Common 17-41] Interrupt caught. Command should exit soon. [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Common 17-344] 'get_clocks' was cancelled [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_run: Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 2510.398 ; gain = 1549.699
INFO: [Common 17-344] 'open_run' was cancelled
update_compile_order -fileset sources_1
set_property top Buffer [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Buffer
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Buffer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Buffer' (1#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Buffer.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.398 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.398 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2510.398 ; gain = 0.000
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2510.398 ; gain = 0.000
set_property top Top_Sequential_model [current_fileset]
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/Conv1_Weights.dcp' for cell 'Conv1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/Conv2_Weights.dcp' for cell 'Conv2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/MemBlk_1.dcp' for cell 'M1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/MemBlk_2.dcp' for cell 'M2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/MemBlk_3.dcp' for cell 'M3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/DenseW0.dcp' for cell 'Dense/W0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/DenseW1.dcp' for cell 'Dense/W1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/DenseW2.dcp' for cell 'Dense/W2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/DenseW3.dcp' for cell 'Dense/W3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/DenseW4.dcp' for cell 'Dense/W4'
INFO: [Netlist 29-17] Analyzing 1077 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2925.105 ; gain = 319.984
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2925.105 ; gain = 414.707
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 3055.027 ; gain = 129.922
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3067.914 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Sequential_model' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:3]
	Parameter n_unitsC bound to: 32 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter FC1 bound to: 16 - type: integer 
	Parameter FC2 bound to: 1 - type: integer 
	Parameter RC1 bound to: 3 - type: integer 
	Parameter RC2 bound to: 3 - type: integer 
	Parameter MaxPool_layerSize bound to: 16 - type: integer 
	Parameter MC1Depth bound to: 3 - type: integer 
	Parameter MC2Depth bound to: 6 - type: integer 
	Parameter Wr_MemBlkDepth bound to: 6 - type: integer 
	Parameter r_MemBlkDepth bound to: 3 - type: integer 
	Parameter DeseMemDepth bound to: 9 - type: integer 
	Parameter memblkReadWidth bound to: 2048 - type: integer 
	Parameter size1 bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'instance_name' of module 'clk_wiz_0' requires 4 connections, but only 3 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:16]
INFO: [Synth 8-6157] synthesizing module 'EMB_Layer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v:3]
	Parameter samples bound to: 3 - type: integer 
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_emb' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v:2]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_emb' (2#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EMB_Layer' (3#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Conv_Layer_Seq' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v:3]
	Parameter n_inputs bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter FC1 bound to: 16 - type: integer 
	Parameter FC2 bound to: 1 - type: integer 
	Parameter RC1 bound to: 3 - type: integer 
	Parameter RC2 bound to: 3 - type: integer 
	Parameter n_units bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Convolution' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
	Parameter n_inputs bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter SL bound to: 0 - type: integer 
WARNING: [Synth 8-567] referenced signal 'Relu' should be on the sensitivity list [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Convolution' (4#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Layer_Seq' (5#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
	Parameter ele_num bound to: 32 - type: integer 
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v:5]
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (6#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
INFO: [Synth 8-6157] synthesizing module 'MaxPoolLayer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v:4]
	Parameter n_outputs bound to: 16 - type: integer 
	Parameter Input_size bound to: 16 - type: integer 
	Parameter cs bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MaxPoolUnit' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v:5]
	Parameter In_size bound to: 16 - type: integer 
	Parameter n_inputs bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxPoolUnit' (8#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MaxPoolLayer' (9#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v:4]
INFO: [Synth 8-6157] synthesizing module 'AdderTree' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v:4]
	Parameter n bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree' (10#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile__parameterized0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
	Parameter ele_num bound to: 1 - type: integer 
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile__parameterized0' (10#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
WARNING: [Synth 8-350] instance 'R2' of module 'RegisterFile' requires 4 connections, but only 3 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:96]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:3]
	Parameter size bound to: 16 - type: integer 
	Parameter FilterConv1No bound to: 16 - type: integer 
	Parameter FilterConv1 bound to: 16 - type: integer 
	Parameter MC1Depth bound to: 3 - type: integer 
	Parameter MC2Depth bound to: 6 - type: integer 
	Parameter Conv1_Cycles bound to: 119 - type: integer 
	Parameter Conv2_Cycles bound to: 448 - type: integer 
	Parameter MemBlockCellNo bound to: 8 - type: integer 
	Parameter MemBlockCellSize bound to: 16 - type: integer 
	Parameter Wr_MemBlkDepth bound to: 6 - type: integer 
	Parameter r_MemBlkDepth bound to: 3 - type: integer 
	Parameter BlkMemRows bound to: 7 - type: integer 
	Parameter DeseMemDepth bound to: 9 - type: integer 
WARNING: [Synth 8-6090] variable 'Counter2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:108]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:151]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:156]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:164]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (11#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:3]
WARNING: [Synth 8-350] instance 'CU' of module 'ControlUnit' requires 16 connections, but only 15 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:101]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_1' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_1' (12#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_2' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_2' (13#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_3' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_3' (14#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Conv1_Weights' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/Conv1_Weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv1_Weights' (15#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/Conv1_Weights_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Conv2_Weights' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/Conv2_Weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv2_Weights' (16#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/Conv2_Weights_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Dense_Seq' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:4]
	Parameter size bound to: 18 - type: integer 
	Parameter DP bound to: 6 - type: integer 
	Parameter sizei bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DenseW0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW0' (17#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW1' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW1' (18#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW2' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW2' (19#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW3' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW3' (20#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW4' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW4' (21#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW4_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp1_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:62]
WARNING: [Synth 8-6014] Unused sequential element temp2_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:63]
WARNING: [Synth 8-6014] Unused sequential element temp3_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:64]
WARNING: [Synth 8-6014] Unused sequential element temp4_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:65]
WARNING: [Synth 8-6014] Unused sequential element temp5_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:66]
WARNING: [Synth 8-5788] Register counter_reg in module Dense_Seq is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Seq' (22#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:4]
INFO: [Synth 8-6157] synthesizing module 'MaxComp' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v:4]
	Parameter insize bound to: 18 - type: integer 
	Parameter outsize bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxComp' (23#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v:4]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:148]
INFO: [Synth 8-6155] done synthesizing module 'Top_Sequential_model' (24#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3125.035 ; gain = 57.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R2:reset to constant 0 [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:96]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3127.117 ; gain = 59.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3127.117 ; gain = 59.203
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/MemBlk_1.dcp' for cell 'M1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/MemBlk_2.dcp' for cell 'M2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/MemBlk_3.dcp' for cell 'M3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/Conv1_Weights.dcp' for cell 'Conv1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/Conv2_Weights.dcp' for cell 'Conv2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/DenseW0.dcp' for cell 'Dense/W0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/DenseW1.dcp' for cell 'Dense/W1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/DenseW2.dcp' for cell 'Dense/W2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/DenseW3.dcp' for cell 'Dense/W3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/DenseW4.dcp' for cell 'Dense/W4'
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Sequential_model_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Sequential_model_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3338.711 ; gain = 270.797
current_design synth_1
current_design rtl_1
current_design synth_1
reset_run synth_1
close_design
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3435.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Sequential_model' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:3]
	Parameter n_unitsC bound to: 32 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter FC1 bound to: 16 - type: integer 
	Parameter FC2 bound to: 1 - type: integer 
	Parameter RC1 bound to: 3 - type: integer 
	Parameter RC2 bound to: 3 - type: integer 
	Parameter MaxPool_layerSize bound to: 16 - type: integer 
	Parameter MC1Depth bound to: 3 - type: integer 
	Parameter MC2Depth bound to: 6 - type: integer 
	Parameter Wr_MemBlkDepth bound to: 6 - type: integer 
	Parameter r_MemBlkDepth bound to: 3 - type: integer 
	Parameter DeseMemDepth bound to: 9 - type: integer 
	Parameter memblkReadWidth bound to: 2048 - type: integer 
	Parameter size1 bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'instance_name' of module 'clk_wiz_0' requires 4 connections, but only 3 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:16]
INFO: [Synth 8-6157] synthesizing module 'EMB_Layer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v:3]
	Parameter samples bound to: 3 - type: integer 
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_emb' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v:2]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_emb' (2#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EMB_Layer' (3#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Buffer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Buffer' (4#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Buffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Conv_Layer_Seq' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v:3]
	Parameter n_inputs bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter FC1 bound to: 16 - type: integer 
	Parameter FC2 bound to: 1 - type: integer 
	Parameter RC1 bound to: 3 - type: integer 
	Parameter RC2 bound to: 3 - type: integer 
	Parameter n_units bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Convolution' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
	Parameter n_inputs bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter SL bound to: 0 - type: integer 
WARNING: [Synth 8-567] referenced signal 'Relu' should be on the sensitivity list [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Convolution' (5#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Layer_Seq' (6#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
	Parameter ele_num bound to: 32 - type: integer 
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v:5]
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (7#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (8#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
INFO: [Synth 8-6157] synthesizing module 'MaxPoolLayer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v:4]
	Parameter n_outputs bound to: 16 - type: integer 
	Parameter Input_size bound to: 16 - type: integer 
	Parameter cs bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MaxPoolUnit' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v:5]
	Parameter In_size bound to: 16 - type: integer 
	Parameter n_inputs bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxPoolUnit' (9#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MaxPoolLayer' (10#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v:4]
INFO: [Synth 8-6157] synthesizing module 'AdderTree' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v:4]
	Parameter n bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree' (11#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile__parameterized0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
	Parameter ele_num bound to: 1 - type: integer 
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile__parameterized0' (11#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
WARNING: [Synth 8-350] instance 'R2' of module 'RegisterFile' requires 4 connections, but only 3 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:99]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:3]
	Parameter size bound to: 16 - type: integer 
	Parameter FilterConv1No bound to: 16 - type: integer 
	Parameter FilterConv1 bound to: 16 - type: integer 
	Parameter MC1Depth bound to: 3 - type: integer 
	Parameter MC2Depth bound to: 6 - type: integer 
	Parameter Conv1_Cycles bound to: 119 - type: integer 
	Parameter Conv2_Cycles bound to: 448 - type: integer 
	Parameter MemBlockCellNo bound to: 8 - type: integer 
	Parameter MemBlockCellSize bound to: 16 - type: integer 
	Parameter Wr_MemBlkDepth bound to: 6 - type: integer 
	Parameter r_MemBlkDepth bound to: 3 - type: integer 
	Parameter BlkMemRows bound to: 7 - type: integer 
	Parameter DeseMemDepth bound to: 9 - type: integer 
WARNING: [Synth 8-6090] variable 'Counter2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:108]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:151]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:156]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:164]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (12#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:3]
WARNING: [Synth 8-350] instance 'CU' of module 'ControlUnit' requires 16 connections, but only 15 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:104]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_1' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_1' (13#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_2' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_2' (14#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_3' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_3' (15#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Conv1_Weights' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/Conv1_Weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv1_Weights' (16#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/Conv1_Weights_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Conv2_Weights' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/Conv2_Weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv2_Weights' (17#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/Conv2_Weights_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Dense_Seq' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:4]
	Parameter size bound to: 18 - type: integer 
	Parameter DP bound to: 6 - type: integer 
	Parameter sizei bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DenseW0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW0' (18#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW1' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW1' (19#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW2' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW2' (20#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW3' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW3' (21#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW4' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW4' (22#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW4_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp1_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:62]
WARNING: [Synth 8-6014] Unused sequential element temp2_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:63]
WARNING: [Synth 8-6014] Unused sequential element temp3_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:64]
WARNING: [Synth 8-6014] Unused sequential element temp4_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:65]
WARNING: [Synth 8-6014] Unused sequential element temp5_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:66]
WARNING: [Synth 8-5788] Register counter_reg in module Dense_Seq is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Seq' (23#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:4]
INFO: [Synth 8-6157] synthesizing module 'MaxComp' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v:4]
	Parameter insize bound to: 18 - type: integer 
	Parameter outsize bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxComp' (24#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v:4]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:151]
INFO: [Synth 8-6155] done synthesizing module 'Top_Sequential_model' (25#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3435.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/MemBlk_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/MemBlk_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/MemBlk_1.xci' is already up-to-date
[Thu Jun  2 16:32:45 2022] Launched synth_1...
Run output will be captured here: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/Conv1_Weights.dcp' for cell 'Conv1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/Conv2_Weights.dcp' for cell 'Conv2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/MemBlk_1.dcp' for cell 'M1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/MemBlk_2.dcp' for cell 'M2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/MemBlk_3.dcp' for cell 'M3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/DenseW0.dcp' for cell 'Dense/W0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/DenseW1.dcp' for cell 'Dense/W1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/DenseW2.dcp' for cell 'Dense/W2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/DenseW3.dcp' for cell 'Dense/W3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/DenseW4.dcp' for cell 'Dense/W4'
INFO: [Netlist 29-17] Analyzing 1077 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3435.824 ; gain = 0.000
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3435.824 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Top_Sequential_model
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3435.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Sequential_model' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:3]
	Parameter n_unitsC bound to: 32 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter FC1 bound to: 16 - type: integer 
	Parameter FC2 bound to: 1 - type: integer 
	Parameter RC1 bound to: 3 - type: integer 
	Parameter RC2 bound to: 3 - type: integer 
	Parameter MaxPool_layerSize bound to: 16 - type: integer 
	Parameter MC1Depth bound to: 3 - type: integer 
	Parameter MC2Depth bound to: 6 - type: integer 
	Parameter Wr_MemBlkDepth bound to: 6 - type: integer 
	Parameter r_MemBlkDepth bound to: 3 - type: integer 
	Parameter DeseMemDepth bound to: 9 - type: integer 
	Parameter memblkReadWidth bound to: 2048 - type: integer 
	Parameter size1 bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'instance_name' of module 'clk_wiz_0' requires 4 connections, but only 3 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:16]
INFO: [Synth 8-6157] synthesizing module 'EMB_Layer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v:3]
	Parameter samples bound to: 3 - type: integer 
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_emb' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v:2]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_emb' (2#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EMB_Layer' (3#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Buffer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Buffer' (4#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Buffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Conv_Layer_Seq' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v:3]
	Parameter n_inputs bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter FC1 bound to: 16 - type: integer 
	Parameter FC2 bound to: 1 - type: integer 
	Parameter RC1 bound to: 3 - type: integer 
	Parameter RC2 bound to: 3 - type: integer 
	Parameter n_units bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Convolution' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
	Parameter n_inputs bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter SL bound to: 0 - type: integer 
WARNING: [Synth 8-567] referenced signal 'Relu' should be on the sensitivity list [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Convolution' (5#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Layer_Seq' (6#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
	Parameter ele_num bound to: 32 - type: integer 
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v:5]
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (7#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (8#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
INFO: [Synth 8-6157] synthesizing module 'MaxPoolLayer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v:4]
	Parameter n_outputs bound to: 16 - type: integer 
	Parameter Input_size bound to: 16 - type: integer 
	Parameter cs bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MaxPoolUnit' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v:5]
	Parameter In_size bound to: 16 - type: integer 
	Parameter n_inputs bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxPoolUnit' (9#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MaxPoolLayer' (10#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v:4]
INFO: [Synth 8-6157] synthesizing module 'AdderTree' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v:4]
	Parameter n bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree' (11#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile__parameterized0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
	Parameter ele_num bound to: 1 - type: integer 
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile__parameterized0' (11#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
WARNING: [Synth 8-350] instance 'R2' of module 'RegisterFile' requires 4 connections, but only 3 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:99]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:3]
	Parameter size bound to: 16 - type: integer 
	Parameter FilterConv1No bound to: 16 - type: integer 
	Parameter FilterConv1 bound to: 16 - type: integer 
	Parameter MC1Depth bound to: 3 - type: integer 
	Parameter MC2Depth bound to: 6 - type: integer 
	Parameter Conv1_Cycles bound to: 119 - type: integer 
	Parameter Conv2_Cycles bound to: 448 - type: integer 
	Parameter MemBlockCellNo bound to: 8 - type: integer 
	Parameter MemBlockCellSize bound to: 16 - type: integer 
	Parameter Wr_MemBlkDepth bound to: 6 - type: integer 
	Parameter r_MemBlkDepth bound to: 3 - type: integer 
	Parameter BlkMemRows bound to: 7 - type: integer 
	Parameter DeseMemDepth bound to: 9 - type: integer 
WARNING: [Synth 8-6090] variable 'Counter2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:108]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:151]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:156]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:164]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (12#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:3]
WARNING: [Synth 8-350] instance 'CU' of module 'ControlUnit' requires 16 connections, but only 15 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:104]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_1' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_1' (13#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_2' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_2' (14#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_3' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_3' (15#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/MemBlk_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Conv1_Weights' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/Conv1_Weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv1_Weights' (16#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/Conv1_Weights_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Conv2_Weights' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/Conv2_Weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv2_Weights' (17#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/Conv2_Weights_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Dense_Seq' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:4]
	Parameter size bound to: 18 - type: integer 
	Parameter DP bound to: 6 - type: integer 
	Parameter sizei bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DenseW0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW0' (18#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW1' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW1' (19#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW2' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW2' (20#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW3' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW3' (21#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW4' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW4' (22#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-1620-MrwanElsharkawy/realtime/DenseW4_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp1_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:62]
WARNING: [Synth 8-6014] Unused sequential element temp2_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:63]
WARNING: [Synth 8-6014] Unused sequential element temp3_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:64]
WARNING: [Synth 8-6014] Unused sequential element temp4_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:65]
WARNING: [Synth 8-6014] Unused sequential element temp5_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:66]
WARNING: [Synth 8-5788] Register counter_reg in module Dense_Seq is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Seq' (23#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:4]
INFO: [Synth 8-6157] synthesizing module 'MaxComp' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v:4]
	Parameter insize bound to: 18 - type: integer 
	Parameter outsize bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxComp' (24#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v:4]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:151]
INFO: [Synth 8-6155] done synthesizing module 'Top_Sequential_model' (25#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3435.824 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R2:reset to constant 0 [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:99]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3435.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3435.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/MemBlk_1.dcp' for cell 'M1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/MemBlk_2.dcp' for cell 'M2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/MemBlk_3.dcp' for cell 'M3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/Conv1_Weights.dcp' for cell 'Conv1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/Conv2_Weights.dcp' for cell 'Conv2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/DenseW0.dcp' for cell 'Dense/W0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/DenseW1.dcp' for cell 'Dense/W1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/DenseW2.dcp' for cell 'Dense/W2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/DenseW3.dcp' for cell 'Dense/W3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/DenseW4.dcp' for cell 'Dense/W4'
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Sequential_model_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Sequential_model_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3435.824 ; gain = 0.000
71 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 3435.824 ; gain = 0.000
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3612.332 ; gain = 176.508
current_design rtl_1
current_design synth_1
