{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1648, "design__instance__area": 19341, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 23, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0029185002204030752, "power__switching__total": 0.0015250648139044642, "power__leakage__total": 2.1734354760383212e-08, "power__total": 0.004443586803972721, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2409178480457687, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.17343431348635685, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.47393418309065893, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.2472573327179735, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.473934, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.596044, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 23, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.34127390768206634, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.21615120027879922, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.34625148173144615, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.0726023706148826, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -0.0726023706148826, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.0726023706148826, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.030935, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.326263, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 23, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.1986125903291356, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.15417546842253624, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.27130581882336563, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.2248562510942635, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.271306, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.048376, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 23, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.1949376687469656, "clock__skew__worst_setup": 0.15012361223505777, "timing__hold__ws": 0.2674536778858777, "timing__setup__ws": -0.2622444557958584, "timing__hold__tns": 0, "timing__setup__tns": -0.2622444557958584, "timing__hold__wns": 0, "timing__setup__wns": -0.2622444557958584, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.267454, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 2, "timing__setup_r2r__ws": 5.206166, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.3 172.02", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27746.8, "design__core__area": 22434, "design__instance__count__stdcell": 1961, "design__instance__area__stdcell": 19732.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.879587, "design__instance__utilization__stdcell": 0.879587, "design__rows": 55, "design__rows:unithd": 55, "design__sites": 17930, "design__sites:unithd": 17930, "design__instance__count__class:inverter": 29, "design__instance__area__class:inverter": 110.106, "design__instance__count__class:sequential_cell": 335, "design__instance__area__class:sequential_cell": 7143.1, "design__instance__count__class:multi_input_combinational_cell": 788, "design__instance__area__class:multi_input_combinational_cell": 7586.03, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3572967, "design__instance__count__class:timing_repair_buffer": 436, "design__instance__area__class:timing_repair_buffer": 3742.34, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 47772.9, "design__violations": 0, "design__instance__count__class:clock_buffer": 31, "design__instance__area__class:clock_buffer": 460.442, "design__instance__count__class:clock_inverter": 25, "design__instance__area__class:clock_inverter": 289.027, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 296, "antenna__violating__nets": 7, "antenna__violating__pins": 7, "route__antenna_violation__count": 7, "antenna_diodes_count": 4, "design__instance__count__class:antenna_cell": 4, "design__instance__area__class:antenna_cell": 10.0096, "route__net": 1658, "route__net__special": 2, "route__drc_errors__iter:0": 1308, "route__wirelength__iter:0": 56741, "route__drc_errors__iter:1": 599, "route__wirelength__iter:1": 56007, "route__drc_errors__iter:2": 527, "route__wirelength__iter:2": 55918, "route__drc_errors__iter:3": 155, "route__wirelength__iter:3": 55801, "route__drc_errors__iter:4": 28, "route__wirelength__iter:4": 55838, "route__drc_errors__iter:5": 10, "route__wirelength__iter:5": 55802, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 55809, "route__drc_errors": 0, "route__wirelength": 55809, "route__vias": 12700, "route__vias__singlecut": 12700, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 354.35, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 23, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.23646257843309557, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.16851891192811438, "timing__hold__ws__corner:min_tt_025C_1v80": 0.46975880071040954, "timing__setup__ws__corner:min_tt_025C_1v80": 4.3415281487618955, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.469759, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.607641, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 23, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.333900139210869, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.20847162086681997, "timing__hold__ws__corner:min_ss_100C_1v60": 0.3660631901215905, "timing__setup__ws__corner:min_ss_100C_1v60": 0.05942624338598492, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.023668, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 5.559299, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 23, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.1949376687469656, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.15012361223505777, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2674536778858777, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.236372372809794, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.267454, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.056189, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 23, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.24591768206742184, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.18176181907383193, "timing__hold__ws__corner:max_tt_025C_1v80": 0.4793560128959069, "timing__setup__ws__corner:max_tt_025C_1v80": 4.143021598612399, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.479356, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.585742, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 23, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.34800696642763196, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.22669521068647422, "timing__hold__ws__corner:max_ss_100C_1v60": 0.33712900092470477, "timing__setup__ws__corner:max_ss_100C_1v60": -0.2622444557958584, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -0.2622444557958584, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.2622444557958584, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.03995, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 1, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.206166, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 23, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.20307546496974255, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.1607548167859953, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.27523295532828795, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.216493606947066, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.275233, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.041181, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 26, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79777, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7992, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00222848, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00182171, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000744099, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00182171, "design_powergrid__voltage__worst": 0.00182171, "design_powergrid__voltage__worst__net:VPWR": 1.79777, "design_powergrid__drop__worst": 0.00222848, "design_powergrid__drop__worst__net:VPWR": 0.00222848, "design_powergrid__voltage__worst__net:VGND": 0.00182171, "design_powergrid__drop__worst__net:VGND": 0.00182171, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000796, "ir__drop__worst": 0.00223, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}