<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SM_mem_init_test.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SM_mem_init_test.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SM_mem_init_test.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="SM_mem_init_test_TB.fdo"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="Tests.ntrc_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BCD" xil_pn:name="Tests_xdb/cst.xbcd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="smartpreview.twr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tests.bgn"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="tests.bit"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="tests.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tests.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="tests.drc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tests.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tests.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tests.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="tests.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tests.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="tests.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="tests.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="tests.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tests.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="tests.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tests.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tests.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="tests.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="tests.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="tests.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tests.ut"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="tests.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tests.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="tests_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tests_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tests_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tests_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="tests_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tests_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tests_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="tests_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="tests_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tests_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tests_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="tests_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="tests_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tests_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tests_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1278611577" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1278611577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278657699" xil_pn:in_ck="-5920795522661526943" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1278657699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../OZ-3_System/Debouncer.vhd"/>
      <outfile xil_pn:name="../OZ-3_System/four_dig_7seg.vhd"/>
      <outfile xil_pn:name="SM_mem_init_test.vhd"/>
      <outfile xil_pn:name="SM_mem_init_test_TB.vhd"/>
      <outfile xil_pn:name="tests.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1278657699" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1278657699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278657699" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3418866178078708973" xil_pn:start_ts="1278657699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278657700" xil_pn:in_ck="2640051321838010443" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6834503620298301459" xil_pn:start_ts="1278657699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/FIFO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1278612015" xil_pn:in_ck="-8141314961307389596" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1278612015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../OZ-3_System/Debouncer.vhd"/>
      <outfile xil_pn:name="../OZ-3_System/four_dig_7seg.vhd"/>
      <outfile xil_pn:name="SM_mem_init_test.vhd"/>
      <outfile xil_pn:name="SM_mem_init_test_TB.vhd"/>
      <outfile xil_pn:name="ipcore_dir/FIFO.vhd"/>
      <outfile xil_pn:name="tests.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1278612017" xil_pn:in_ck="-8141314961307389596" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="9075215600142066479" xil_pn:start_ts="1278612015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SM_mem_init_test_TB.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1278606733" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1278606733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278606733" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3418866178078708973" xil_pn:start_ts="1278606733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278606733" xil_pn:in_ck="2640051321838010443" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6834503620298301459" xil_pn:start_ts="1278606733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/FIFO.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278606733" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1278606733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278606733" xil_pn:in_ck="2640051321837994626" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1278606733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278606733" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6120441344704060008" xil_pn:start_ts="1278606733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278606765" xil_pn:in_ck="-1422102151240984113" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1288375031534343151" xil_pn:start_ts="1278606755">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tests.ntrc_log"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tests.cmd_log"/>
      <outfile xil_pn:name="tests.lso"/>
      <outfile xil_pn:name="tests.ngc"/>
      <outfile xil_pn:name="tests.ngr"/>
      <outfile xil_pn:name="tests.prj"/>
      <outfile xil_pn:name="tests.stx"/>
      <outfile xil_pn:name="tests.syr"/>
      <outfile xil_pn:name="tests.xst"/>
      <outfile xil_pn:name="tests_summary.html"/>
      <outfile xil_pn:name="tests_vhdl.prj"/>
      <outfile xil_pn:name="tests_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1278606738" xil_pn:in_ck="167601059143455" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1883266188750005269" xil_pn:start_ts="1278606738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Tests_xdb/cst.xbcd"/>
    </transform>
    <transform xil_pn:end_ts="1278606773" xil_pn:in_ck="4256661188481703825" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-9171021517284809163" xil_pn:start_ts="1278606765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="tests.bld"/>
      <outfile xil_pn:name="tests.cmd_log"/>
      <outfile xil_pn:name="tests.ngd"/>
      <outfile xil_pn:name="tests_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1278606780" xil_pn:in_ck="-4917345075081456071" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1278606773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="tests.pcf"/>
      <outfile xil_pn:name="tests_map.map"/>
      <outfile xil_pn:name="tests_map.mrp"/>
      <outfile xil_pn:name="tests_map.ncd"/>
      <outfile xil_pn:name="tests_map.ngm"/>
      <outfile xil_pn:name="tests_map.xrpt"/>
      <outfile xil_pn:name="tests_summary.xml"/>
      <outfile xil_pn:name="tests_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1278606801" xil_pn:in_ck="8377199261896910706" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-6749389678153680302" xil_pn:start_ts="1278606780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="smartpreview.twr"/>
      <outfile xil_pn:name="tests.ncd"/>
      <outfile xil_pn:name="tests.pad"/>
      <outfile xil_pn:name="tests.par"/>
      <outfile xil_pn:name="tests.ptwx"/>
      <outfile xil_pn:name="tests.unroutes"/>
      <outfile xil_pn:name="tests.xpi"/>
      <outfile xil_pn:name="tests_pad.csv"/>
      <outfile xil_pn:name="tests_pad.txt"/>
      <outfile xil_pn:name="tests_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1278606810" xil_pn:in_ck="167601059135830" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1278606801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="tests.bgn"/>
      <outfile xil_pn:name="tests.bit"/>
      <outfile xil_pn:name="tests.drc"/>
      <outfile xil_pn:name="tests.ut"/>
    </transform>
    <transform xil_pn:end_ts="1278606801" xil_pn:in_ck="-4923471391022513867" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="9067365325683159964" xil_pn:start_ts="1278606798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="tests.twr"/>
      <outfile xil_pn:name="tests.twx"/>
    </transform>
  </transforms>

</generated_project>
