cocci_test_suite() {
	struct irq_desc *cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 99 */;
	void cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 99 */;
	u32 cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 94 */;
	const struct sunxi_sc_nmi_reg_offs cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 64 */;
	struct sunxi_sc_nmi_reg_offs {
		u32 ctrl;
		u32 pend;
		u32 enable;
	} cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 58 */;
	enum{SUNXI_SRC_TYPE_LEVEL_LOW=0, SUNXI_SRC_TYPE_EDGE_FALLING, SUNXI_SRC_TYPE_LEVEL_HIGH, SUNXI_SRC_TYPE_EDGE_RISING,} cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 51 */;
	struct device_node *cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 235 */;
	int __init cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 235 */;
	int cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 166 */;
	struct irq_chip_generic *cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 163 */;
	const struct sunxi_sc_nmi_reg_offs *cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 160 */;
	struct irq_chip_type *cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 113 */;
	struct irq_data *cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 110 */;
	unsigned int cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 103 */;
	struct irq_chip *cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 102 */;
	struct irq_domain *cocci_id/* drivers/irqchip/irq-sunxi-nmi.c 101 */;
}
