

================================================================
== Synthesis Summary Report of 'AXI_Real2Complex'
================================================================
+ General Information: 
    * Date:           Thu May 23 18:45:21 2024
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        AXI_Real2Complex
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+
    |       Modules      | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |    |          |          |     |
    |       & Loops      | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +--------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ AXI_Real2Complex  |     -|  -5.48|      514|  5.140e+03|         -|      515|     -|        no|     -|   -|  24 (~0%)|  96 (~0%)|    -|
    | o loop             |     -|  -7.30|      512|  5.120e+03|         2|        1|   512|       yes|     -|   -|         -|         -|    -|
    +--------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+

