 1、功能说明
    1、GTIM2 CH1 CH2 CH3 CH4 达到CC值后，对应拉低PA1 PA2 PA3 PA4的IO电平
2、使用环境
    软件开发环境：KEIL MDK-ARM 5.34
                  IAR EWARM 8.50.1
    硬件开发环境：
        N32H473系列：
        基于评估板N32H473VEL7_STB V1.0开发
        N32H474系列：
        基于评估板N32H474VEL7_STB V1.0开发
        N32H475系列：
        基于评估板N32H475UEQ7_STB V1.0开发
        N32H482系列：
        基于评估板N32H482ZEL7_STB V1.0开发
        N32H487系列：
        基于评估板N32H487ZEL7_EVB V1.0开发
3、使用说明
    系统配置:
        1、时钟源：HSI+PLL
        2、时钟频率：
        	N32H473/474系列：
                      HSI=8M,SYS_CLK=200M,PCLK1=50M,GTIM2_CLK=100M
                N32H475/482/487系列：
                      HSI=8M,SYS_CLK=240M,PCLK1=60M,GTIM2_CLK=120M
        3、中断：
		GTIM2 比较中断打开
        4、端口配置：
                PA1选择为IO 输出
                PA2选择为IO 输出
                PA3选择为IO 输出
                PA4选择为IO 输出
        5、TIM：
                GTIM2 配置好CH1 CH2 CH3 CH4的比较值，并打开比较中断
    使用方法：
        1、编译后打开调试模式，用示波器或者逻辑分析仪观察PA1 PA2 PA3 PA4的波形
        2、定时器运进入CC1 CC2 CC3 CC4中断后,对应拉低PA1 PA2 PA3 PA4的IO
4、注意事项
	GTIM1-7/BTIM1-2最大工作时钟为180M。HCLK大于180M时，如果要使用GTIM1-7/BTIM1-2，PCLK1的分频不能是1或者2分频。
    

1. Function description
    1. After GTIM2 CH1 CH2 CH3 CH4 reaches the CC value, correspondingly pull down the IO level of PA1, PA2, PA3, and PA4
2. Use environment
	Software development environment: KEIL MDK-ARM 5.34
                                          IAR EWARM 8.50.1
    Hardware development environment:
        N32H473 series:
        Developed based on the evaluation board N32H473VEL7_STB V1.0
        N32H474 series:
        Developed based on the evaluation board N32H474VEL7_STB V1.0
        N32H475 series:
        Developed based on the evaluation board N32H475UEQ7_STB V1.0
        N32H482 series:
        Developed based on the evaluation board N32H482ZEL7_STB V1.0
        N32H487 series:
        Developed based on the evaluation board N32H487ZEL7_EVB V1.0
3. Instructions for use
    System Configuration;
        1. Clock source: HSI+PLL
        2. Clock frequency: 
            N32H473/474 series:
                    HSI=8M,SYS_CLK=200M,PCLK1=50M,GTIM2_CLK=100M
            N32H475/482/487 series:
                    HSI=8M,SYS_CLK=240M,PCLK1=60M,GTIM2_CLK=120M
        3. Interruption:
                    GTIM2 compare interrupt is turned on
        4. Port configuration:
                    PA1 is selected as IO output
                    PA2 is selected as IO output
                    PA3 is selected as IO output
                    PA4 is selected as IO output
        5. TIM:
                    GTIM2 configures the comparison value of CH1, CH2, CH3, CH4, and turns on the comparison interrupt
    Instructions:
        1. After compiling, turn on the debug mode, and use an oscilloscope or logic analyzer to observe the waveforms of PA1, PA2, PA3, and PA4
        2. After the timer enters the CC1 CC2 CC3 CC4 interrupt, it will correspondingly pull down the IO of PA1 PA2 PA3 PA4
4. Matters needing attention
    The maximum operating clock of GTIM1-7/BTIM1-2 is 180 M. When HCLK is greater than 180 M, if GTIM1-7/BTIM1-2 is to be used, the division frequency of PCLK1 cannot be 1 or 2 divisions.

