/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 * Copyright (C) 2022 Suguru Saito
 *
 * Refer doc/imx/mkimage/imximage.txt for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */

#define __ASSEMBLY__
#include <config.h>

IMAGE_VERSION 2
BOOT_FROM	sd

/*
 * Secure boot support
 */
#ifdef CONFIG_IMX_HAB
CSF CONFIG_CSF_SIZE
#endif

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *	Addr-type register length (1,2 or 4 bytes)
 *	Address	  absolute address of the register
 *	value	  value to be stored in the register
 */

/* clock settings */
DATA 4 0x020c4068 0x00c03f3f
DATA 4 0x020c406c 0x0030fc00
DATA 4 0x020c4070 0x0fffc000
DATA 4 0x020c4074 0x3ff00000
DATA 4 0x020c4078 0x00fff300
DATA 4 0x020c407c 0x0f0000c3
DATA 4 0x020c4080 0x000003ff

/* DDR IO TYPE */
DATA 4 0x020e0774 0x000c0000
DATA 4 0x020e0754 0x00000000
/* Clock */
DATA 4 0x020e04ac 0x00000030
DATA 4 0x020e04b0 0x00000030
/* Address */
DATA 4 0x020e0464 0x00000030
DATA 4 0x020e0490 0x00000030
DATA 4 0x020e074c 0x00000030
/* Control */
DATA 4 0x020e0494 0x00000030

DATA 4 0x020e04a0 0x00000000

DATA 4 0x020e04b4 0x00000030
DATA 4 0x020e04b8 0x00000030
DATA 4 0x020e076c 0x00000030
/* Data Strobe */
DATA 4 0x020e0750 0x00020000

DATA 4 0x020e04bc 0x00000030
DATA 4 0x020e04c0 0x00000030
DATA 4 0x020e04c4 0x00000030
DATA 4 0x020e04c8 0x00000030
DATA 4 0x020e04cc 0x00000030
DATA 4 0x020e04d0 0x00000030
DATA 4 0x020e04d4 0x00000030
DATA 4 0x020e04d8 0x00000030

DATA 4 0x020e0760 0x00020000

DATA 4 0x020e0764 0x00000030
DATA 4 0x020e0770 0x00000030
DATA 4 0x020e0778 0x00000030
DATA 4 0x020e077c 0x00000030
DATA 4 0x020e0780 0x00000030
DATA 4 0x020e0784 0x00000030
DATA 4 0x020e078c 0x00000030
DATA 4 0x020e0748 0x00000030

DATA 4 0x020e0470 0x00000030
DATA 4 0x020e0474 0x00000030
DATA 4 0x020e0478 0x00000030
DATA 4 0x020e047c 0x00000030
DATA 4 0x020e0480 0x00000030
DATA 4 0x020e0484 0x00000030
DATA 4 0x020e0488 0x00000030
DATA 4 0x020e048c 0x00000030

/*
 * Calibrations
 * ZQ
 */
DATA 4 0x021b0800 0xa1390003

/* write leveling */
DATA 4 0x021b080c 0x001f001f
DATA 4 0x021b0810 0x001f001f
DATA 4 0x021b480c 0x001f001f
DATA 4 0x021b4810 0x001f001f

/*
 * DQS gating, read delay, write delay calibration values
 * based on calibration compare of 0x00ffff00
 */
DATA 4 0x021b083c 0x42480248
DATA 4 0x021b0840 0x0211020b
DATA 4 0x021b483c 0x417f0211
DATA 4 0x021b4840 0x015d0166

DATA 4 0x021b0848 0x4b4c504d
DATA 4 0x021b4848 0x494c4f48

DATA 4 0x021b0850 0x3f3f2e31
DATA 4 0x021b4850 0x2b35382b

DATA 4 0x021b081c 0x33333333
DATA 4 0x021b0820 0x33333333
DATA 4 0x021b0824 0x33333333
DATA 4 0x021b0828 0x33333333
DATA 4 0x021b481c 0x33333333
DATA 4 0x021b4820 0x33333333
DATA 4 0x021b4824 0x33333333
DATA 4 0x021b4828 0x33333333

DATA 4 0x021b08b8 0x00000800
DATA 4 0x021b48b8 0x00000800

/*
 * MMDC init:
 * in DDR3, 64-bit mode, only MMDC0 is initiated:
 */
DATA 4 0x021b0004 0x0002002d
DATA 4 0x021b0008 0x00333030
DATA 4 0x021b000c 0x3f435313
DATA 4 0x021b0010 0xb66e8b63
DATA 4 0x021b0014 0x01ff00db
DATA 4 0x021b0018 0x00081740

DATA 4 0x021b001c 0x00008000
DATA 4 0x021b002c 0x000026d2
DATA 4 0x021b0030 0x00431023
DATA 4 0x021b0040 0x00000027

DATA 4 0x021b0000 0x831a0000

/* Initialize 2GB DDR3 - Micron MT41J128M */
DATA 4 0x021b001c 0x04008032
DATA 4 0x021b001c 0x00008033
DATA 4 0x021b001c 0x00048031
DATA 4 0x021b001c 0x05208030
DATA 4 0x021b001c 0x04008040

DATA 4 0x021b0020 0x00005800

DATA 4 0x021b0818 0x00011117
DATA 4 0x021b4818 0x00011117

DATA 4 0x021b0004 0x0002556d
DATA 4 0x021b4404 0x00011006
DATA 4 0x021b001c 0x00000000
