Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ca839735b2544ec9bfaa06dfc1cde8fa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim3_1When_behav xil_defaultlib.Sim3_1When -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Mux3_1 [mux3_1_default]
Compiling architecture behavioral of entity xil_defaultlib.sim3_1when
Built simulation snapshot Sim3_1When_behav
