Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov  7 03:12:09 2025
| Host         : Sam running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_usb_hdmi_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree      1           
TIMING-6   Critical Warning  No common primary clock between related clocks          2           
TIMING-7   Critical Warning  No common node between related clocks                   2           
TIMING-17  Critical Warning  Non-clocked sequential cell                             32          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin               1           
LUTAR-1    Warning           LUT drives async reset alert                            4           
TIMING-9   Warning           Unknown CDC Logic                                       1           
TIMING-18  Warning           Missing input or output delay                           3           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: mb_block_hdmi/hdmi_text_controller_0/inst/vga/vs_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.717        0.000                      0                 6878        0.014        0.000                      0                 6878        3.000        0.000                       0                  2274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                           ------------         ----------      --------------
clk_100                                                         {0.000 5.000}        10.000          100.000         
  clk_out1_mb_block_clk_wiz_1_0_1                               {0.000 5.000}        10.000          100.000         
  clkfbout_mb_block_clk_wiz_1_0_1                               {0.000 5.000}        10.000          100.000         
mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1_1                                          {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_1_1                                          {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_1_1                                          {0.000 5.000}        10.000          100.000         
mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK     {0.000 16.666}       33.333          30.000          
mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE   {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_mb_block_clk_wiz_1_0_1                                     1.720        0.000                      0                 6331        0.063        0.000                      0                 6331        3.750        0.000                       0                  1831  
  clkfbout_mb_block_clk_wiz_1_0_1                                                                                                                                                                                 7.845        0.000                       0                     3  
mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1                                               27.873        0.000                      0                  182        0.140        0.000                      0                  182       19.020        0.000                       0                   150  
  clk_out2_clk_wiz_1_1                                                                                                                                                                                            5.845        0.000                       0                    10  
  clkfbout_clk_wiz_1_1                                                                                                                                                                                            7.845        0.000                       0                     3  
mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          13.339        0.000                      0                  222        0.014        0.000                      0                  222       15.686        0.000                       0                   234  
mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        11.692        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1_1             clk_out1_mb_block_clk_wiz_1_0_1        2.173        0.000                      0                   32        1.511        0.000                      0                   32  
clk_out1_mb_block_clk_wiz_1_0_1  clk_out1_clk_wiz_1_1                   0.717        0.000                      0                   20        0.267        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_mb_block_clk_wiz_1_0_1  clk_out1_clk_wiz_1_1                   4.038        0.000                      0                   66        0.998        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                     From Clock                                                     To Clock                                                     
----------                                                     ----------                                                     --------                                                     
(none)                                                                                                                        clk_out1_mb_block_clk_wiz_1_0_1                                
(none)                                                         clk_out1_mb_block_clk_wiz_1_0_1                                clk_out1_mb_block_clk_wiz_1_0_1                                
(none)                                                         mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_mb_block_clk_wiz_1_0_1                                
(none)                                                         mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_mb_block_clk_wiz_1_0_1                                
(none)                                                                                                                        mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                         clk_out1_mb_block_clk_wiz_1_0_1                                mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                         mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                        mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                         clk_out1_mb_block_clk_wiz_1_0_1                                mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                         mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_out1_mb_block_clk_wiz_1_0_1                                   
(none)                           clk_out2_clk_wiz_1_1                                              
(none)                           clkfbout_clk_wiz_1_1                                              
(none)                           clkfbout_mb_block_clk_wiz_1_0_1                                   
(none)                                                            clk_out1_clk_wiz_1_1             
(none)                                                            clk_out1_mb_block_clk_wiz_1_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 1.739ns (22.754%)  route 5.903ns (77.246%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X37Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=28, routed)          1.177     0.658    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_3
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.782 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           1.025     1.807    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/DI
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.931 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.931    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.329 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.329    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.663 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=1, routed)           0.630     3.293    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I/NewPC_Mux/O
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.303     3.596 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          3.071     6.667    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y13         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.478     8.467    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.561     9.028    
                         clock uncertainty           -0.074     8.954    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.388    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 1.949ns (25.812%)  route 5.602ns (74.188%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X37Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=28, routed)          1.177     0.658    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_3
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.782 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           1.025     1.807    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/DI
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.931 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.931    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.329 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.329    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.443    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.557    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.870 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=1, routed)           1.049     3.919    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/NewPC_Mux/O
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306     4.225 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.351     6.576    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X1Y1          RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.494     8.483    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.965    
                         clock uncertainty           -0.074     8.891    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.325    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 2.206ns (29.334%)  route 5.314ns (70.666%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.567    -0.962    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.412     0.968    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     1.092 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.092    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.642 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.642    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.756    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.870 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.870    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.984 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.984    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.098 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.098    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.354 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=8, routed)           1.033     3.388    mb_block_hdmi/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X49Y38         LUT3 (Prop_lut3_I0_O)        0.302     3.690 r  mb_block_hdmi/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[0]_INST_0/O
                         net (fo=8, routed)           2.869     6.559    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y10         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.482     8.471    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.482     8.953    
                         clock uncertainty           -0.074     8.880    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.348    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.348    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 1.985ns (27.796%)  route 5.156ns (72.204%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.567    -0.962    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.412     0.968    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     1.092 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.092    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.642 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.642    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.756    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     2.104 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=35, routed)          1.306     3.410    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.331     3.741 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.439     6.180    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y13         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.476     8.465    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.947    
                         clock uncertainty           -0.074     8.874    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     8.100    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.155ns  (logic 2.232ns (31.194%)  route 4.923ns (68.806%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.567    -0.962    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.412     0.968    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     1.092 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.092    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.642 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.642    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.756    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.870 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.870    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.984 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.984    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.098 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.098    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.354 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=8, routed)           1.053     3.407    mb_block_hdmi/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.328     3.735 r  mb_block_hdmi/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[3]_INST_0/O
                         net (fo=8, routed)           2.459     6.194    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y4          RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.478     8.467    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.490     8.957    
                         clock uncertainty           -0.074     8.883    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     8.149    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.149    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  1.956    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 1.949ns (26.375%)  route 5.441ns (73.625%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X37Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=28, routed)          1.177     0.658    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_3
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.782 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           1.025     1.807    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/DI
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.931 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.931    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.329 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.329    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.443    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.557    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.870 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=1, routed)           1.049     3.919    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/NewPC_Mux/O
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.306     4.225 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.189     6.415    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X2Y13         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.478     8.467    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.561     9.028    
                         clock uncertainty           -0.074     8.954    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.388    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.388    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 1.985ns (28.034%)  route 5.096ns (71.966%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.567    -0.962    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.412     0.968    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     1.092 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.092    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.642 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.642    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.756    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     2.104 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=35, routed)          1.306     3.410    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/NewPC_Mux/Using_FPGA.Native_0[0]
    SLICE_X33Y37         LUT3 (Prop_lut3_I1_O)        0.331     3.741 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.378     6.119    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y13         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.478     8.467    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.949    
                         clock uncertainty           -0.074     8.876    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.774     8.102    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 3.068ns (38.818%)  route 4.836ns (61.182%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.609    -0.920    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.534 r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=1, routed)           2.457     3.991    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[6]
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.115 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__9/O
                         net (fo=1, routed)           0.625     4.740    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__9_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.864 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__44/O
                         net (fo=1, routed)           0.154     5.018    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X39Y37         LUT5 (Prop_lut5_I2_O)        0.124     5.142 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.704     5.846    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X44Y36         LUT5 (Prop_lut5_I0_O)        0.124     5.970 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__37/O
                         net (fo=1, routed)           0.896     6.865    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_0
    SLICE_X44Y47         LUT3 (Prop_lut3_I2_O)        0.118     6.983 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_i_1__51/O
                         net (fo=1, routed)           0.000     6.983    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/D_6
    SLICE_X44Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.449     8.438    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X44Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.562     9.000    
                         clock uncertainty           -0.074     8.927    
    SLICE_X44Y47         FDRE (Setup_fdre_C_D)        0.047     8.974    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.974    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 1.965ns (27.036%)  route 5.303ns (72.964%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X37Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=28, routed)          1.177     0.658    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_3
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.124     0.782 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[1].FDS_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           1.025     1.807    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/DI
    SLICE_X32Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.931 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.931    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.329 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.329    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.443 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.443    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.557 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.557    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.671 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.671    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.893 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=1, routed)           0.469     3.362    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/NewPC_Mux/O
    SLICE_X34Y39         LUT3 (Prop_lut3_I0_O)        0.299     3.661 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=33, routed)          2.632     6.293    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y2          RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.493     8.482    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.482     8.964    
                         clock uncertainty           -0.074     8.890    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.324    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 2.206ns (30.332%)  route 5.067ns (69.668%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.567    -0.962    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Clk
    SLICE_X42Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518    -0.444 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          1.412     0.968    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.124     1.092 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.092    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_3
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.642 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.642    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.756 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.756    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.870 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.870    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.984 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.984    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.098 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.098    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.354 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=8, routed)           1.033     3.388    mb_block_hdmi/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[10]
    SLICE_X49Y38         LUT3 (Prop_lut3_I0_O)        0.302     3.690 r  mb_block_hdmi/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[0]_INST_0/O
                         net (fo=8, routed)           2.622     6.311    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y11         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.481     8.470    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.482     8.952    
                         clock uncertainty           -0.074     8.879    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.347    mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  2.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.571%)  route 0.253ns (66.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.554    -0.645    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X48Y26         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.517 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[9]/Q
                         net (fo=1, routed)           0.253    -0.264    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.863    -0.843    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.570    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243    -0.327    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.single_step_N_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.023%)  route 0.262ns (64.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.563    -0.636    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y51         FDSE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDSE (Prop_fdse_C_Q)         0.141    -0.495 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N_reg/Q
                         net (fo=3, routed)           0.262    -0.234    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_N
    SLICE_X35Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.single_step_N_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.832    -0.875    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X35Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.single_step_N_1_reg/C
                         clock pessimism              0.508    -0.367    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.070    -0.297    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.single_step_N_1_reg
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.621%)  route 0.266ns (65.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.558    -0.641    mb_block_hdmi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y33         FDRE                                         r  mb_block_hdmi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  mb_block_hdmi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.266    -0.234    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[20]
    SLICE_X35Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.826    -0.881    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X35Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[11]/C
                         clock pessimism              0.503    -0.378    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.066    -0.312    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.833%)  route 0.210ns (62.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.558    -0.641    mb_block_hdmi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y33         FDRE                                         r  mb_block_hdmi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.513 r  mb_block_hdmi/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.210    -0.303    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[21]
    SLICE_X35Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.826    -0.881    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X35Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[10]/C
                         clock pessimism              0.503    -0.378    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)        -0.008    -0.386    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.230%)  route 0.265ns (58.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.559    -0.640    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF/Clk
    SLICE_X36Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.265    -0.234    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg_reg[22]
    SLICE_X31Y35         LUT5 (Prop_lut5_I0_O)        0.045    -0.189 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE_n_25
    SLICE_X31Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.827    -0.880    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
                         clock pessimism              0.503    -0.377    
    SLICE_X31Y35         FDRE (Hold_fdre_C_D)         0.092    -0.285    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.297%)  route 0.300ns (61.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.564    -0.635    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X39Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec_reg/Q
                         net (fo=3, routed)           0.300    -0.195    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_dbg_exec_reg_n_0
    SLICE_X34Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.150 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_i_1/O
                         net (fo=1, routed)           0.000    -0.150    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.829    -0.877    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X34Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
                         clock pessimism              0.508    -0.369    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.121    -0.248    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.805%)  route 0.135ns (45.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.561    -0.638    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X56Y31         FDRE                                         r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.135    -0.339    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X56Y32         SRL16E                                       r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.829    -0.878    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y32         SRL16E                                       r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.255    -0.623    
    SLICE_X56Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.440    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.557    -0.642    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X47Y31         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/Q
                         net (fo=11, routed)          0.124    -0.377    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_8_8/D
    SLICE_X46Y32         RAMD32                                       r  mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.826    -0.881    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_8_8/WCLK
    SLICE_X46Y32         RAMD32                                       r  mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_8_8/SP/CLK
                         clock pessimism              0.254    -0.627    
    SLICE_X46Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.481    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_8_8/SP
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.547%)  route 0.245ns (63.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.560    -0.639    mb_block_hdmi/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y34         FDRE                                         r  mb_block_hdmi/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  mb_block_hdmi/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=117, routed)         0.245    -0.253    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/A3
    SLICE_X42Y35         RAMD32                                       r  mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.828    -0.879    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/WCLK
    SLICE_X42Y35         RAMD32                                       r  mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/DP/CLK
                         clock pessimism              0.274    -0.605    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.365    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/DP
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.547%)  route 0.245ns (63.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.560    -0.639    mb_block_hdmi/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y34         FDRE                                         r  mb_block_hdmi/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  mb_block_hdmi/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=117, routed)         0.245    -0.253    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/A3
    SLICE_X42Y35         RAMD32                                       r  mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.828    -0.879    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/WCLK
    SLICE_X42Y35         RAMD32                                       r  mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/SP/CLK
                         clock pessimism              0.274    -0.605    
    SLICE_X42Y35         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.365    mb_block_hdmi/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_block_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4      mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      mb_block_hdmi/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y45     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y43     mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_block_clk_wiz_1_0_1
  To Clock:  clkfbout_mb_block_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_block_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    mb_block_hdmi/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  To Clock:  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       27.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.873ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.868ns  (logic 2.320ns (19.548%)  route 9.548ns (80.452%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.546     1.546    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X41Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.456     2.002 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/Q
                         net (fo=148, routed)         1.956     3.958    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I1_O)        0.152     4.110 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399     5.509    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326     5.835 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669     6.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848     7.476    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.600 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000     7.600    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     7.812 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000     7.812    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.906 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975     8.881    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316     9.197 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000     9.197    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     9.414 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.114    10.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I3_O)        0.299    10.827 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           2.587    13.415    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.433    41.433    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.008    41.441    
                         clock uncertainty           -0.101    41.340    
    SLICE_X14Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.288    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         41.288    
                         arrival time                         -13.415    
  -------------------------------------------------------------------
                         slack                                 27.873    

Slack (MET) :             28.058ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.689ns  (logic 2.320ns (19.848%)  route 9.369ns (80.152%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.546     1.546    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X41Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.456     2.002 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/Q
                         net (fo=148, routed)         1.956     3.958    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I1_O)        0.152     4.110 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399     5.509    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326     5.835 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669     6.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848     7.476    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.600 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000     7.600    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     7.812 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000     7.812    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.906 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975     8.881    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316     9.197 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000     9.197    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     9.414 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.038    10.452    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.299    10.751 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           2.484    13.235    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.433    41.433    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.008    41.441    
                         clock uncertainty           -0.101    41.340    
    SLICE_X14Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.293    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         41.293    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                 28.058    

Slack (MET) :             28.127ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.631ns  (logic 2.320ns (19.947%)  route 9.311ns (80.053%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.546     1.546    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X41Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.456     2.002 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/Q
                         net (fo=148, routed)         1.956     3.958    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I1_O)        0.152     4.110 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399     5.509    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326     5.835 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669     6.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848     7.476    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.600 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000     7.600    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     7.812 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000     7.812    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.906 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975     8.881    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316     9.197 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000     9.197    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     9.414 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.832    10.246    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I3_O)        0.299    10.545 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           2.632    13.177    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.436    41.436    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.008    41.444    
                         clock uncertainty           -0.101    41.343    
    SLICE_X14Y27         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.304    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         41.304    
                         arrival time                         -13.177    
  -------------------------------------------------------------------
                         slack                                 28.127    

Slack (MET) :             28.135ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.619ns  (logic 2.320ns (19.967%)  route 9.299ns (80.033%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.546     1.546    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X41Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.456     2.002 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/Q
                         net (fo=148, routed)         1.956     3.958    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I1_O)        0.152     4.110 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399     5.509    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326     5.835 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669     6.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848     7.476    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.600 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000     7.600    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     7.812 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000     7.812    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.906 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975     8.881    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316     9.197 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000     9.197    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     9.414 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.104    10.518    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.299    10.817 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           2.349    13.166    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.433    41.433    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.008    41.441    
                         clock uncertainty           -0.101    41.340    
    SLICE_X14Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.301    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         41.301    
                         arrival time                         -13.166    
  -------------------------------------------------------------------
                         slack                                 28.135    

Slack (MET) :             28.285ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.466ns  (logic 2.320ns (20.233%)  route 9.146ns (79.767%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.546     1.546    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X41Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.456     2.002 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/Q
                         net (fo=148, routed)         1.956     3.958    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I1_O)        0.152     4.110 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399     5.509    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326     5.835 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669     6.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848     7.476    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.600 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000     7.600    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     7.812 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000     7.812    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.906 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975     8.881    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316     9.197 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000     9.197    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     9.414 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.841    10.255    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.299    10.554 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           2.459    13.013    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.430    41.430    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.008    41.438    
                         clock uncertainty           -0.101    41.337    
    SLICE_X30Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.298    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         41.298    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                 28.285    

Slack (MET) :             28.288ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.451ns  (logic 2.320ns (20.260%)  route 9.131ns (79.740%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.546     1.546    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X41Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.456     2.002 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/Q
                         net (fo=148, routed)         1.956     3.958    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I1_O)        0.152     4.110 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399     5.509    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326     5.835 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669     6.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848     7.476    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.600 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000     7.600    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     7.812 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000     7.812    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.906 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975     8.881    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316     9.197 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000     9.197    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     9.414 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.991    10.405    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I3_O)        0.299    10.704 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           2.294    12.997    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.430    41.430    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.008    41.438    
                         clock uncertainty           -0.101    41.337    
    SLICE_X30Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.285    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         41.285    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                 28.288    

Slack (MET) :             28.303ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.442ns  (logic 2.320ns (20.277%)  route 9.122ns (79.723%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.546     1.546    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X41Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.456     2.002 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/Q
                         net (fo=148, routed)         1.956     3.958    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I1_O)        0.152     4.110 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399     5.509    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326     5.835 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669     6.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848     7.476    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.600 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000     7.600    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     7.812 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000     7.812    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.906 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975     8.881    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316     9.197 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000     9.197    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     9.414 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.845    10.259    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I3_O)        0.299    10.558 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           2.430    12.988    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.436    41.436    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.008    41.444    
                         clock uncertainty           -0.101    41.343    
    SLICE_X14Y27         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.291    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         41.291    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                 28.303    

Slack (MET) :             28.383ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.366ns  (logic 2.320ns (20.411%)  route 9.046ns (79.589%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.546     1.546    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X41Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.456     2.002 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/Q
                         net (fo=148, routed)         1.956     3.958    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I1_O)        0.152     4.110 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399     5.509    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326     5.835 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669     6.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848     7.476    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.600 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000     7.600    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     7.812 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000     7.812    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.906 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975     8.881    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316     9.197 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000     9.197    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     9.414 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.600    10.014    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.299    10.313 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           2.600    12.913    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.436    41.436    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.008    41.444    
                         clock uncertainty           -0.101    41.343    
    SLICE_X14Y27         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.296    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         41.296    
                         arrival time                         -12.913    
  -------------------------------------------------------------------
                         slack                                 28.383    

Slack (MET) :             28.502ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.242ns  (logic 2.320ns (20.638%)  route 8.922ns (79.362%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.546     1.546    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X41Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.456     2.002 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/Q
                         net (fo=148, routed)         1.956     3.958    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I1_O)        0.152     4.110 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399     5.509    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326     5.835 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669     6.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848     7.476    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.600 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000     7.600    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     7.812 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000     7.812    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.906 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975     8.881    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316     9.197 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000     9.197    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     9.414 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.117    10.531    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.299    10.830 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           1.958    12.788    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.430    41.430    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.008    41.438    
                         clock uncertainty           -0.101    41.337    
    SLICE_X30Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.290    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                 28.502    

Slack (MET) :             28.561ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        11.218ns  (logic 2.320ns (20.682%)  route 8.898ns (79.318%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.546     1.546    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X41Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDCE (Prop_fdce_C_Q)         0.456     2.002 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/Q
                         net (fo=148, routed)         1.956     3.958    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I1_O)        0.152     4.110 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399     5.509    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326     5.835 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669     6.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848     7.476    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.600 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000     7.600    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     7.812 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000     7.812    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.906 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975     8.881    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316     9.197 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000     9.197    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     9.414 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.664    10.078    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.299    10.377 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           2.387    12.764    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.436    41.436    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.008    41.444    
                         clock uncertainty           -0.101    41.343    
    SLICE_X14Y27         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.325    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         41.325    
                         arrival time                         -12.764    
  -------------------------------------------------------------------
                         slack                                 28.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.582     0.582    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.087     0.810    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[5]
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.855 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.855    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[5]_i_1__1_n_0
    SLICE_X2Y25          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.850     0.850    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y25          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X2Y25          FDCE (Hold_fdce_C_D)         0.120     0.715    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.586     0.586    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y20          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     0.750 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.113     0.863    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c0_q
    SLICE_X3Y20          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.855     0.855    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y20          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c0_reg_reg/C
                         clock pessimism             -0.256     0.599    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.070     0.669    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vde_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.586     0.586    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y20          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vde_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vde_reg_reg/Q
                         net (fo=46, routed)          0.148     0.874    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vde_reg
    SLICE_X4Y20          LUT6 (Prop_lut6_I4_O)        0.045     0.919 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.919    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout[1]_i_1_n_0
    SLICE_X4Y20          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.853     0.853    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y20          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism             -0.234     0.619    
    SLICE_X4Y20          FDCE (Hold_fdce_C_D)         0.091     0.710    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.089%)  route 0.152ns (44.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.554     0.554    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X11Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[2]/Q
                         net (fo=14, routed)          0.152     0.846    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg[7]_i_2__0_n_0
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.045     0.891 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n0q_m[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.891    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n0q_m[2]_i_1__0_n_0
    SLICE_X9Y23          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.821     0.821    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X9Y23          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n0q_m_reg[2]/C
                         clock pessimism             -0.234     0.587    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.092     0.679    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.643%)  route 0.167ns (47.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.583     0.583    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y22          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.167     0.891    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[1]
    SLICE_X0Y22          LUT4 (Prop_lut4_I2_O)        0.045     0.936 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.936    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[1]_i_1__0_n_0
    SLICE_X0Y22          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.853     0.853    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X0Y22          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]/C
                         clock pessimism             -0.234     0.619    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.092     0.711    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.117%)  route 0.201ns (51.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.581     0.581    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X5Y23          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.201     0.922    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[3]
    SLICE_X2Y23          LUT5 (Prop_lut5_I2_O)        0.045     0.967 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.967    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[3]_i_1__0_n_0
    SLICE_X2Y23          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.851     0.851    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y23          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[3]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.120     0.737    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.507%)  route 0.182ns (49.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.581     0.581    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y23          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[8]/Q
                         net (fo=13, routed)          0.182     0.904    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[8]_0
    SLICE_X1Y22          LUT3 (Prop_lut3_I1_O)        0.045     0.949 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout[8]_i_1/O
                         net (fo=1, routed)           0.000     0.949    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/D[0]
    SLICE_X1Y22          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.853     0.853    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y22          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]/C
                         clock pessimism             -0.234     0.619    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.091     0.710    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.973%)  route 0.186ns (50.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.581     0.581    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X5Y23          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.186     0.908    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X1Y22          LUT4 (Prop_lut4_I2_O)        0.045     0.953 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.953    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X1Y22          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.853     0.853    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y22          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[4]/C
                         clock pessimism             -0.234     0.619    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.092     0.711    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.385%)  route 0.162ns (46.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.550     0.550    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X40Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q
                         net (fo=9, routed)           0.162     0.853    mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[9]_0[1]
    SLICE_X43Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.898 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.898    mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc[4]
    SLICE_X43Y23         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.818     0.818    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X43Y23         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[4]/C
                         clock pessimism             -0.254     0.564    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.091     0.655    mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.717%)  route 0.188ns (50.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.581     0.581    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y23          FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[8]/Q
                         net (fo=13, routed)          0.188     0.910    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[8]
    SLICE_X0Y23          LUT3 (Prop_lut3_I0_O)        0.045     0.955 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.955    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[8]_i_1__0_n_0
    SLICE_X0Y23          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.851     0.851    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.092     0.709    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y27     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y27     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y27     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y27     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y27     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y27     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y22      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y27     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y27     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y27     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y27     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y27     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y27     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.339ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.704ns (22.694%)  route 2.398ns (77.306%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 19.556 - 16.667 ) 
    Source Clock Delay      (SCD):    3.243ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554     3.243    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y50         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     3.699 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           1.170     4.869    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_reg
    SLICE_X30Y52         LUT6 (Prop_lut6_I2_O)        0.124     4.993 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.897     5.890    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X30Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.014 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.331     6.345    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X30Y53         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.122 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435    19.556    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y53         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.327    19.884    
                         clock uncertainty           -0.035    19.848    
    SLICE_X30Y53         FDRE (Setup_fdre_C_CE)      -0.164    19.684    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.684    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                 13.339    

Slack (MET) :             13.856ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.697ns  (logic 0.772ns (28.621%)  route 1.925ns (71.379%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553    19.909    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y53         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.524    20.433 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    21.122    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.246 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.236    22.482    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X31Y48         LUT3 (Prop_lut3_I2_O)        0.124    22.606 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.606    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X31Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446    36.235    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)        0.029    36.462    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.462    
                         arrival time                         -22.606    
  -------------------------------------------------------------------
                         slack                                 13.856    

Slack (MET) :             13.856ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.699ns  (logic 0.772ns (28.600%)  route 1.927ns (71.400%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553    19.909    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y53         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.524    20.433 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    21.122    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.246 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.238    22.484    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.124    22.608 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.608    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X31Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446    36.235    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)        0.031    36.464    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.464    
                         arrival time                         -22.608    
  -------------------------------------------------------------------
                         slack                                 13.856    

Slack (MET) :             13.889ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.712ns  (logic 0.772ns (28.465%)  route 1.940ns (71.535%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553    19.909    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y53         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.524    20.433 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    21.122    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.246 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.251    22.497    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.124    22.621 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.621    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X30Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446    36.235    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.077    36.510    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.510    
                         arrival time                         -22.621    
  -------------------------------------------------------------------
                         slack                                 13.889    

Slack (MET) :             13.904ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.738ns  (logic 0.798ns (29.144%)  route 1.940ns (70.856%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553    19.909    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y53         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.524    20.433 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    21.122    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.246 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.251    22.497    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X30Y48         LUT5 (Prop_lut5_I3_O)        0.150    22.647 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.647    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X30Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446    36.235    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.118    36.551    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.551    
                         arrival time                         -22.647    
  -------------------------------------------------------------------
                         slack                                 13.904    

Slack (MET) :             13.935ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.671ns  (logic 0.772ns (28.907%)  route 1.899ns (71.093%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553    19.909    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y53         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.524    20.433 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    21.122    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.246 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.209    22.455    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X30Y48         LUT3 (Prop_lut3_I1_O)        0.124    22.579 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.579    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X30Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446    36.235    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.081    36.514    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.514    
                         arrival time                         -22.579    
  -------------------------------------------------------------------
                         slack                                 13.935    

Slack (MET) :             13.946ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.697ns  (logic 0.798ns (29.593%)  route 1.899ns (70.407%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553    19.909    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y53         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.524    20.433 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    21.122    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.246 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.209    22.455    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X30Y48         LUT4 (Prop_lut4_I2_O)        0.150    22.605 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.605    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X30Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446    36.235    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X30Y48         FDRE (Setup_fdre_C_D)        0.118    36.551    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.551    
                         arrival time                         -22.605    
  -------------------------------------------------------------------
                         slack                                 13.946    

Slack (MET) :             14.217ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.339ns  (logic 0.772ns (33.010%)  route 1.567ns (66.990%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553    19.909    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y53         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.524    20.433 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    21.122    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.246 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.877    22.123    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X31Y47         LUT6 (Prop_lut6_I4_O)        0.124    22.247 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.247    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X31Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446    36.235    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)        0.031    36.464    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.464    
                         arrival time                         -22.247    
  -------------------------------------------------------------------
                         slack                                 14.217    

Slack (MET) :             14.220ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.334ns  (logic 0.772ns (33.081%)  route 1.562ns (66.919%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553    19.909    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y53         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.524    20.433 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    21.122    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y53         LUT6 (Prop_lut6_I0_O)        0.124    21.246 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.872    22.118    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X31Y47         LUT2 (Prop_lut2_I0_O)        0.124    22.242 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.242    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X31Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446    36.235    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.234    36.469    
                         clock uncertainty           -0.035    36.433    
    SLICE_X31Y47         FDRE (Setup_fdre_C_D)        0.029    36.462    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.462    
                         arrival time                         -22.242    
  -------------------------------------------------------------------
                         slack                                 14.220    

Slack (MET) :             14.732ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.905ns  (logic 0.772ns (40.525%)  route 1.133ns (59.475%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.242ns = ( 19.909 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553    19.909    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X30Y53         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.524    20.433 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.288    20.721    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X31Y53         LUT6 (Prop_lut6_I4_O)        0.124    20.845 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.845    21.690    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.124    21.814 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.814    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435    36.223    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.327    36.550    
                         clock uncertainty           -0.035    36.515    
    SLICE_X32Y54         FDRE (Setup_fdre_C_D)        0.031    36.546    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.546    
                         arrival time                         -21.814    
  -------------------------------------------------------------------
                         slack                                 14.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.026%)  route 0.211ns (59.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.211     1.535    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X47Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.558    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.103     1.455    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.066     1.521    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.266%)  route 0.198ns (60.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.128     1.311 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[4]/Q
                         net (fo=2, routed)           0.198     1.509    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[4]
    SLICE_X47Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.558    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                         clock pessimism             -0.103     1.455    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.019     1.474    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.529%)  route 0.231ns (58.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.181    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X34Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.345 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.231     1.576    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sleep_synced
    SLICE_X32Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.556    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.103     1.453    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.070     1.523    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.199%)  route 0.216ns (62.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.128     1.311 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.216     1.527    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X45Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.558    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.103     1.455    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.003     1.458    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.188%)  route 0.297ns (67.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.297     1.621    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[20]
    SLICE_X47Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.558    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.103     1.455    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.070     1.525    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.180%)  route 0.311ns (68.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.185    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.326 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.311     1.637    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[9]
    SLICE_X49Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.560    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                         clock pessimism             -0.103     1.457    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.070     1.527    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.720%)  route 0.276ns (68.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.128     1.311 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.276     1.586    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X48Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.560    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.103     1.457    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)        -0.007     1.450    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.919%)  route 0.320ns (66.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.181    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.345 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.320     1.664    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X44Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.556    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]/C
                         clock pessimism             -0.108     1.448    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.075     1.523    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.268%)  route 0.341ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.185    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.326 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.341     1.667    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X48Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.837     1.560    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                         clock pessimism             -0.103     1.457    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.066     1.523    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.128ns (29.632%)  route 0.304ns (70.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.128     1.311 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.304     1.615    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X43Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.834     1.557    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.103     1.454    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.013     1.467    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y46   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y40   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X14Y46   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X15Y41   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y41   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X14Y46   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X15Y40   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y39   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.629ns  (logic 1.061ns (22.921%)  route 3.568ns (77.079%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns = ( 36.275 - 33.333 ) 
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.442    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124    23.566 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.018    24.584    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449    36.275    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.241    36.516    
                         clock uncertainty           -0.035    36.480    
    SLICE_X45Y49         FDRE (Setup_fdre_C_CE)      -0.205    36.275    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.275    
                         arrival time                         -24.584    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.629ns  (logic 1.061ns (22.921%)  route 3.568ns (77.079%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns = ( 36.275 - 33.333 ) 
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.442    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124    23.566 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.018    24.584    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449    36.275    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.241    36.516    
                         clock uncertainty           -0.035    36.480    
    SLICE_X45Y49         FDRE (Setup_fdre_C_CE)      -0.205    36.275    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.275    
                         arrival time                         -24.584    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.629ns  (logic 1.061ns (22.921%)  route 3.568ns (77.079%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns = ( 36.275 - 33.333 ) 
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.442    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124    23.566 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.018    24.584    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449    36.275    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.241    36.516    
                         clock uncertainty           -0.035    36.480    
    SLICE_X45Y49         FDRE (Setup_fdre_C_CE)      -0.205    36.275    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.275    
                         arrival time                         -24.584    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.736ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.617ns  (logic 1.061ns (22.982%)  route 3.556ns (77.018%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 36.264 - 33.333 ) 
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.442    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124    23.566 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.005    24.571    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X46Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439    36.264    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.248    36.512    
                         clock uncertainty           -0.035    36.476    
    SLICE_X46Y51         FDCE (Setup_fdce_C_CE)      -0.169    36.307    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.307    
                         arrival time                         -24.571    
  -------------------------------------------------------------------
                         slack                                 11.736    

Slack (MET) :             11.833ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.484ns  (logic 1.061ns (23.664%)  route 3.423ns (76.336%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 36.264 - 33.333 ) 
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.442    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124    23.566 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.872    24.438    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439    36.264    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.248    36.512    
                         clock uncertainty           -0.035    36.476    
    SLICE_X45Y51         FDRE (Setup_fdre_C_CE)      -0.205    36.271    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.271    
                         arrival time                         -24.438    
  -------------------------------------------------------------------
                         slack                                 11.833    

Slack (MET) :             11.833ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.484ns  (logic 1.061ns (23.664%)  route 3.423ns (76.336%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns = ( 36.264 - 33.333 ) 
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.442    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124    23.566 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.872    24.438    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439    36.264    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.248    36.512    
                         clock uncertainty           -0.035    36.476    
    SLICE_X45Y51         FDRE (Setup_fdre_C_CE)      -0.205    36.271    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.271    
                         arrival time                         -24.438    
  -------------------------------------------------------------------
                         slack                                 11.833    

Slack (MET) :             11.966ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.349ns  (logic 1.061ns (24.394%)  route 3.288ns (75.606%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns = ( 36.263 - 33.333 ) 
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.442    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124    23.566 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.738    24.304    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438    36.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.248    36.511    
                         clock uncertainty           -0.035    36.475    
    SLICE_X41Y52         FDCE (Setup_fdce_C_CE)      -0.205    36.270    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.270    
                         arrival time                         -24.304    
  -------------------------------------------------------------------
                         slack                                 11.966    

Slack (MET) :             11.993ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.323ns  (logic 1.061ns (24.544%)  route 3.262ns (75.456%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns = ( 36.263 - 33.333 ) 
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.442    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124    23.566 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.711    24.277    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X43Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438    36.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.248    36.511    
                         clock uncertainty           -0.035    36.475    
    SLICE_X43Y52         FDCE (Setup_fdce_C_CE)      -0.205    36.270    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.270    
                         arrival time                         -24.277    
  -------------------------------------------------------------------
                         slack                                 11.993    

Slack (MET) :             12.156ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.160ns  (logic 1.061ns (25.504%)  route 3.099ns (74.496%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns = ( 36.263 - 33.333 ) 
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.442    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124    23.566 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.549    24.115    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X40Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438    36.263    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X40Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.248    36.511    
                         clock uncertainty           -0.035    36.475    
    SLICE_X40Y52         FDCE (Setup_fdce_C_CE)      -0.205    36.270    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.270    
                         arrival time                         -24.115    
  -------------------------------------------------------------------
                         slack                                 12.156    

Slack (MET) :             12.413ns  (required time - arrival time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.769ns  (logic 1.057ns (28.043%)  route 2.712ns (71.957%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns = ( 36.261 - 33.333 ) 
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.503    23.222    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.120    23.342 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.382    23.724    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    34.734    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    34.825 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.436    36.261    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.319    36.580    
                         clock uncertainty           -0.035    36.545    
    SLICE_X32Y51         FDCE (Setup_fdce_C_CE)      -0.408    36.137    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.137    
                         arrival time                         -23.724    
  -------------------------------------------------------------------
                         slack                                 12.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.200    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y50         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.341 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.168     1.509    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.554 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.554    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X29Y50         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.577    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y50         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.377     1.200    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091     1.291    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.199    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     1.363 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.175     1.538    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X30Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.583 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.583    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X30Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.829     1.575    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.376     1.199    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.120     1.319    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.200    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.141     1.341 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.526    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.571 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.571    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X32Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.576    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.376     1.200    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.091     1.291    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.449ns  (logic 0.191ns (42.497%)  route 0.258ns (57.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.131    18.144    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X28Y51         LUT5 (Prop_lut5_I1_O)        0.045    18.189 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127    18.316    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y51         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.901    
    SLICE_X30Y51         FDRE (Hold_fdre_C_CE)       -0.012    17.889    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.889    
                         arrival time                          18.316    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.449ns  (logic 0.191ns (42.497%)  route 0.258ns (57.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.131    18.144    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X28Y51         LUT5 (Prop_lut5_I1_O)        0.045    18.189 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127    18.316    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y51         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.901    
    SLICE_X30Y51         FDRE (Hold_fdre_C_CE)       -0.012    17.889    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.889    
                         arrival time                          18.316    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.449ns  (logic 0.191ns (42.497%)  route 0.258ns (57.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 18.242 - 16.667 ) 
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.131    18.144    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X28Y51         LUT5 (Prop_lut5_I1_O)        0.045    18.189 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127    18.316    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y51         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.341    17.901    
    SLICE_X30Y51         FDRE (Hold_fdre_C_CE)       -0.012    17.889    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.889    
                         arrival time                          18.316    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.656%)  route 0.316ns (62.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 18.243 - 16.667 ) 
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.131    18.144    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X28Y51         LUT5 (Prop_lut5_I1_O)        0.045    18.189 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.185    18.374    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832    18.243    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.882    
    SLICE_X29Y52         FDRE (Hold_fdre_C_CE)       -0.032    17.850    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.850    
                         arrival time                          18.374    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.656%)  route 0.316ns (62.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 18.243 - 16.667 ) 
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.131    18.144    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X28Y51         LUT5 (Prop_lut5_I1_O)        0.045    18.189 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.185    18.374    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832    18.243    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.882    
    SLICE_X29Y52         FDRE (Hold_fdre_C_CE)       -0.032    17.850    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.850    
                         arrival time                          18.374    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.656%)  route 0.316ns (62.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 18.243 - 16.667 ) 
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.131    18.144    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X28Y51         LUT5 (Prop_lut5_I1_O)        0.045    18.189 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.185    18.374    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832    18.243    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.882    
    SLICE_X29Y52         FDRE (Hold_fdre_C_CE)       -0.032    17.850    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.850    
                         arrival time                          18.374    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.656%)  route 0.316ns (62.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 18.243 - 16.667 ) 
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.131    18.144    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X28Y51         LUT5 (Prop_lut5_I1_O)        0.045    18.189 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.185    18.374    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832    18.243    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.882    
    SLICE_X29Y52         FDRE (Hold_fdre_C_CE)       -0.032    17.850    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.850    
                         arrival time                          18.374    
  -------------------------------------------------------------------
                         slack                                  0.523    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y51   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y51   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y51   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y51   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X32Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y51   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X29Y51   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X28Y52   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y51   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y51   mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.416ns (37.661%)  route 2.344ns (62.339%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -3.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.549     1.549    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X42Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.478     2.027 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/Q
                         net (fo=11, routed)          0.981     3.008    mb_block_hdmi/hdmi_text_controller_0/inst/vga/Q[7]
    SLICE_X46Y23         LUT5 (Prop_lut5_I0_O)        0.295     3.303 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_7/O
                         net (fo=1, routed)           0.000     3.303    mb_block_hdmi/hdmi_text_controller_0/inst/vga/fgd_idx2[8]
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.946 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_2/O[3]
                         net (fo=2, routed)           1.363     5.309    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.477     8.465    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.465    
                         clock uncertainty           -0.234     8.231    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.749     7.482    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.368ns (37.057%)  route 2.324ns (62.943%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -3.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.549     1.549    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X42Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.478     2.027 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/Q
                         net (fo=11, routed)          1.218     3.245    mb_block_hdmi/hdmi_text_controller_0/inst/vga/Q[7]
    SLICE_X46Y23         LUT5 (Prop_lut5_I1_O)        0.295     3.540 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_5/O
                         net (fo=1, routed)           0.000     3.540    mb_block_hdmi/hdmi_text_controller_0/inst/vga/fgd_idx2[10]
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.916 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.916    mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_2_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.135 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_1/O[0]
                         net (fo=2, routed)           1.106     5.241    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.477     8.465    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.465    
                         clock uncertainty           -0.234     8.231    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.737     7.494    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.494    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.416ns (41.381%)  route 2.006ns (58.619%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.549     1.549    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X42Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.478     2.027 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/Q
                         net (fo=11, routed)          0.981     3.008    mb_block_hdmi/hdmi_text_controller_0/inst/vga/Q[7]
    SLICE_X46Y23         LUT5 (Prop_lut5_I0_O)        0.295     3.303 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_7/O
                         net (fo=1, routed)           0.000     3.303    mb_block_hdmi/hdmi_text_controller_0/inst/vga/fgd_idx2[8]
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.946 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_2/O[3]
                         net (fo=2, routed)           1.025     4.971    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.471     8.459    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.459    
                         clock uncertainty           -0.234     8.225    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.749     7.476    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -4.971    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.505ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.351ns (39.344%)  route 2.083ns (60.656%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -3.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.549     1.549    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X42Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.478     2.027 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/Q
                         net (fo=11, routed)          0.981     3.008    mb_block_hdmi/hdmi_text_controller_0/inst/vga/Q[7]
    SLICE_X46Y23         LUT5 (Prop_lut5_I0_O)        0.295     3.303 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_7/O
                         net (fo=1, routed)           0.000     3.303    mb_block_hdmi/hdmi_text_controller_0/inst/vga/fgd_idx2[8]
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.881 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_2/O[2]
                         net (fo=2, routed)           1.102     4.983    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.477     8.465    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.465    
                         clock uncertainty           -0.234     8.231    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.743     7.488    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  2.505    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.332ns (39.285%)  route 2.059ns (60.715%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -3.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.549     1.549    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X45Y23         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.456     2.005 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=10, routed)          0.837     2.843    mb_block_hdmi/hdmi_text_controller_0/inst/drawX[7]
    SLICE_X46Y22         LUT2 (Prop_lut2_I1_O)        0.124     2.967 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_i_11/O
                         net (fo=1, routed)           0.000     2.967    mb_block_hdmi/hdmi_text_controller_0/inst/vga/S[0]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.500 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.500    mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_3_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.719 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_2/O[0]
                         net (fo=2, routed)           1.221     4.940    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.477     8.465    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.465    
                         clock uncertainty           -0.234     8.231    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.737     7.494    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.494    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 1.368ns (40.791%)  route 1.986ns (59.209%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.549     1.549    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X42Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.478     2.027 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/Q
                         net (fo=11, routed)          1.218     3.245    mb_block_hdmi/hdmi_text_controller_0/inst/vga/Q[7]
    SLICE_X46Y23         LUT5 (Prop_lut5_I1_O)        0.295     3.540 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_5/O
                         net (fo=1, routed)           0.000     3.540    mb_block_hdmi/hdmi_text_controller_0/inst/vga/fgd_idx2[10]
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.916 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.916    mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_2_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.135 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_1/O[0]
                         net (fo=2, routed)           0.768     4.903    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.471     8.459    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.459    
                         clock uncertainty           -0.234     8.225    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.737     7.488    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.436ns (43.000%)  route 1.904ns (57.000%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -3.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.549     1.549    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X45Y23         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.456     2.005 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=10, routed)          0.837     2.843    mb_block_hdmi/hdmi_text_controller_0/inst/drawX[7]
    SLICE_X46Y22         LUT2 (Prop_lut2_I1_O)        0.124     2.967 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_i_11/O
                         net (fo=1, routed)           0.000     2.967    mb_block_hdmi/hdmi_text_controller_0/inst/vga/S[0]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.500 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.500    mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_3_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.823 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_2/O[1]
                         net (fo=2, routed)           1.066     4.889    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.477     8.465    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.465    
                         clock uncertainty           -0.234     8.231    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.748     7.483    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.139ns  (logic 1.223ns (38.963%)  route 1.916ns (61.037%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.549     1.549    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X45Y23         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.456     2.005 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=10, routed)          0.837     2.843    mb_block_hdmi/hdmi_text_controller_0/inst/drawX[7]
    SLICE_X46Y22         LUT2 (Prop_lut2_I1_O)        0.124     2.967 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_i_11/O
                         net (fo=1, routed)           0.000     2.967    mb_block_hdmi/hdmi_text_controller_0/inst/vga/S[0]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.610 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_3/O[3]
                         net (fo=2, routed)           1.078     4.688    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.471     8.459    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.459    
                         clock uncertainty           -0.234     8.225    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.749     7.476    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 1.351ns (43.640%)  route 1.745ns (56.360%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.549     1.549    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X42Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.478     2.027 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/Q
                         net (fo=11, routed)          0.981     3.008    mb_block_hdmi/hdmi_text_controller_0/inst/vga/Q[7]
    SLICE_X46Y23         LUT5 (Prop_lut5_I0_O)        0.295     3.303 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_7/O
                         net (fo=1, routed)           0.000     3.303    mb_block_hdmi/hdmi_text_controller_0/inst/vga/fgd_idx2[8]
    SLICE_X46Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.881 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_2/O[2]
                         net (fo=2, routed)           0.764     4.645    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.471     8.459    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.459    
                         clock uncertainty           -0.234     8.225    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.743     7.482    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -4.645    
  -------------------------------------------------------------------
                         slack                                  2.837    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@10.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 1.332ns (43.635%)  route 1.721ns (56.365%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.549     1.549    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X45Y23         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDCE (Prop_fdce_C_Q)         0.456     2.005 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q
                         net (fo=10, routed)          0.837     2.843    mb_block_hdmi/hdmi_text_controller_0/inst/drawX[7]
    SLICE_X46Y22         LUT2 (Prop_lut2_I1_O)        0.124     2.967 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_i_11/O
                         net (fo=1, routed)           0.000     2.967    mb_block_hdmi/hdmi_text_controller_0/inst/vga/S[0]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.500 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.500    mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_3_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.719 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_2/O[0]
                         net (fo=2, routed)           0.883     4.602    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.471     8.459    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     8.459    
                         clock uncertainty           -0.234     8.225    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.737     7.488    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                  2.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.511ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.394%)  route 0.393ns (73.606%))
  Logic Levels:           0  
  Clock Path Skew:        -1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.551     0.551    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X43Y23         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[4]/Q
                         net (fo=6, routed)           0.393     1.085    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.863    -0.843    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.843    
                         clock uncertainty            0.234    -0.609    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.426    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.614ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.024%)  route 0.499ns (77.976%))
  Logic Levels:           0  
  Clock Path Skew:        -1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.551     0.551    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X43Y23         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[4]/Q
                         net (fo=6, routed)           0.499     1.191    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.866    -0.840    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.234    -0.606    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.423    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.141ns (19.437%)  route 0.584ns (80.563%))
  Logic Levels:           0  
  Clock Path Skew:        -1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.553     0.553    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X43Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[5]/Q
                         net (fo=11, routed)          0.584     1.278    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.863    -0.843    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.843    
                         clock uncertainty            0.234    -0.609    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.426    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.713ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.231ns (38.487%)  route 0.369ns (61.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.551     0.551    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X40Y23         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[3]/Q
                         net (fo=240, routed)         0.274     0.966    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/Q[3]
    SLICE_X45Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.011 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.095     1.106    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X47Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.151 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.151    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[3]
    SLICE_X47Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.819    -0.888    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X47Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    -0.888    
                         clock uncertainty            0.234    -0.654    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.092    -0.562    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.753ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.231ns (36.066%)  route 0.409ns (63.934%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.551     0.551    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X40Y23         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q
                         net (fo=14, routed)          0.328     1.019    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/Q[4]
    SLICE_X47Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.064 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.082     1.146    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[4]_i_3_n_0
    SLICE_X47Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.191 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.191    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[4]
    SLICE_X47Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.819    -0.888    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X47Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    -0.888    
                         clock uncertainty            0.234    -0.654    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.092    -0.562    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.768ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.291ns (42.771%)  route 0.389ns (57.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.553     0.553    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X42Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.148     0.701 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/Q
                         net (fo=11, routed)          0.333     1.034    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/Q[7]
    SLICE_X46Y25         LUT6 (Prop_lut6_I3_O)        0.098     1.132 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.056     1.188    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.233 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.233    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[7]
    SLICE_X46Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.818    -0.889    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X46Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    -0.889    
                         clock uncertainty            0.234    -0.655    
    SLICE_X46Y25         FDRE (Hold_fdre_C_D)         0.120    -0.535    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.790ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.336ns (44.577%)  route 0.418ns (55.423%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.553     0.553    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X42Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=15, routed)          0.160     0.876    mb_block_hdmi/hdmi_text_controller_0/inst/vga/Q[5]
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.119     0.995 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.995    mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_3_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.048 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_2/O[0]
                         net (fo=2, routed)           0.258     1.306    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.866    -0.840    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.234    -0.606    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.123    -0.483    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.807ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.959%)  route 0.690ns (83.041%))
  Logic Levels:           0  
  Clock Path Skew:        -1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.553     0.553    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X43Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[5]/Q
                         net (fo=11, routed)          0.690     1.384    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.866    -0.840    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.234    -0.606    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.423    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.809ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.293ns (38.197%)  route 0.474ns (61.803%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.553     0.553    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X42Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=15, routed)          0.160     0.876    mb_block_hdmi/hdmi_text_controller_0/inst/vga/Q[5]
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.005 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_3/O[3]
                         net (fo=2, routed)           0.314     1.320    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.866    -0.840    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.234    -0.606    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.117    -0.489    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.813ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.291ns (37.664%)  route 0.482ns (62.336%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.554     0.554    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X45Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[6]/Q
                         net (fo=10, routed)          0.222     0.916    mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[9]_0[6]
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.066 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/bram_i_3/O[1]
                         net (fo=2, routed)           0.260     1.326    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.866    -0.840    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.234    -0.606    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.120    -0.486    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  1.813    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        11.362ns  (logic 2.744ns (24.150%)  route 8.618ns (75.850%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 29.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.595    29.066    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    29.948 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.026    30.974    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram_doutb[24]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.150    31.124 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399    32.523    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326    32.849 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669    33.518    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124    33.642 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848    34.489    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.613 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000    34.613    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    34.825 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000    34.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    34.919 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975    35.895    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316    36.211 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    36.211    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    36.428 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.114    37.542    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I3_O)        0.299    37.841 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           2.587    40.428    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.433    41.433    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.236    41.197    
    SLICE_X14Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.145    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         41.145    
                         arrival time                         -40.428    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        11.183ns  (logic 2.744ns (24.538%)  route 8.439ns (75.462%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 29.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.595    29.066    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    29.948 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.026    30.974    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram_doutb[24]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.150    31.124 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399    32.523    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326    32.849 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669    33.518    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124    33.642 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848    34.489    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.613 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000    34.613    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    34.825 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000    34.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    34.919 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975    35.895    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316    36.211 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    36.211    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    36.428 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.038    37.466    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.299    37.765 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           2.484    40.249    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.433    41.433    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.236    41.197    
    SLICE_X14Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.150    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         41.150    
                         arrival time                         -40.249    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        11.125ns  (logic 2.744ns (24.665%)  route 8.381ns (75.335%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 29.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.595    29.066    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    29.948 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.026    30.974    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram_doutb[24]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.150    31.124 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399    32.523    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326    32.849 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669    33.518    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124    33.642 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848    34.489    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.613 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000    34.613    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    34.825 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000    34.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    34.919 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975    35.895    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316    36.211 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    36.211    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    36.428 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.832    37.260    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I3_O)        0.299    37.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           2.632    40.191    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.436    41.436    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.200    
    SLICE_X14Y27         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.161    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         41.161    
                         arrival time                         -40.191    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        11.114ns  (logic 2.744ns (24.691%)  route 8.370ns (75.309%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 29.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.595    29.066    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    29.948 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.026    30.974    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram_doutb[24]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.150    31.124 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399    32.523    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326    32.849 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669    33.518    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124    33.642 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848    34.489    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.613 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000    34.613    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    34.825 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000    34.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    34.919 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975    35.895    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316    36.211 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    36.211    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    36.428 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.104    37.532    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.299    37.831 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           2.349    40.179    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.433    41.433    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.236    41.197    
    SLICE_X14Y24         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.158    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                         -40.179    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        10.961ns  (logic 2.744ns (25.035%)  route 8.217ns (74.965%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 29.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.595    29.066    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    29.948 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.026    30.974    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram_doutb[24]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.150    31.124 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399    32.523    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326    32.849 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669    33.518    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124    33.642 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848    34.489    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.613 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000    34.613    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    34.825 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000    34.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    34.919 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975    35.895    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316    36.211 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    36.211    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    36.428 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.841    37.269    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.299    37.568 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           2.459    40.027    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.430    41.430    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.000    41.430    
                         clock uncertainty           -0.236    41.194    
    SLICE_X30Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.155    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         41.155    
                         arrival time                         -40.027    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        10.945ns  (logic 2.744ns (25.070%)  route 8.201ns (74.930%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 29.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.595    29.066    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    29.948 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.026    30.974    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram_doutb[24]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.150    31.124 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399    32.523    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326    32.849 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669    33.518    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124    33.642 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848    34.489    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.613 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000    34.613    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    34.825 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000    34.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    34.919 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975    35.895    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316    36.211 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    36.211    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    36.428 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.991    37.419    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I3_O)        0.299    37.718 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           2.294    40.011    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.430    41.430    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.000    41.430    
                         clock uncertainty           -0.236    41.194    
    SLICE_X30Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.142    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         41.142    
                         arrival time                         -40.011    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        10.936ns  (logic 2.744ns (25.092%)  route 8.192ns (74.908%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 29.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.595    29.066    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    29.948 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.026    30.974    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram_doutb[24]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.150    31.124 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399    32.523    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326    32.849 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669    33.518    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124    33.642 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848    34.489    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.613 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000    34.613    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    34.825 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000    34.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    34.919 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975    35.895    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316    36.211 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    36.211    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    36.428 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.845    37.272    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I3_O)        0.299    37.571 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           2.430    40.002    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.436    41.436    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.200    
    SLICE_X14Y27         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.148    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         41.148    
                         arrival time                         -40.002    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        10.861ns  (logic 2.744ns (25.266%)  route 8.117ns (74.734%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 29.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.595    29.066    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    29.948 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.026    30.974    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram_doutb[24]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.150    31.124 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399    32.523    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326    32.849 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669    33.518    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124    33.642 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848    34.489    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.613 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000    34.613    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    34.825 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000    34.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    34.919 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975    35.895    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316    36.211 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    36.211    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    36.428 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.600    37.027    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I3_O)        0.299    37.326 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           2.600    39.926    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.436    41.436    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.200    
    SLICE_X14Y27         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.153    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         41.153    
                         arrival time                         -39.926    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        10.736ns  (logic 2.744ns (25.559%)  route 7.992ns (74.441%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 29.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.595    29.066    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    29.948 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.026    30.974    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram_doutb[24]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.150    31.124 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399    32.523    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326    32.849 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669    33.518    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124    33.642 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848    34.489    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.613 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000    34.613    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    34.825 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000    34.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    34.919 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975    35.895    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316    36.211 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    36.211    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    36.428 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.117    37.545    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I3_O)        0.299    37.844 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           1.958    39.802    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.430    41.430    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.000    41.430    
                         clock uncertainty           -0.236    41.194    
    SLICE_X30Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.147    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         41.147    
                         arrival time                         -39.802    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        10.712ns  (logic 2.744ns (25.616%)  route 7.968ns (74.384%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 29.066 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.595    29.066    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882    29.948 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.026    30.974    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/bram_doutb[24]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.150    31.124 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/g0_b0_i_1/O
                         net (fo=230, routed)         1.399    32.523    mb_block_hdmi/hdmi_text_controller_0/inst/vga/sel[0]
    SLICE_X32Y28         LUT6 (Prop_lut6_I4_O)        0.326    32.849 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1/O
                         net (fo=1, routed)           0.669    33.518    mb_block_hdmi/hdmi_text_controller_0/inst/vga/g22_b1_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124    33.642 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.848    34.489    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_299_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.124    34.613 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210/O
                         net (fo=1, routed)           0.000    34.613    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_210_n_0
    SLICE_X32Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    34.825 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182/O
                         net (fo=1, routed)           0.000    34.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_182_n_0
    SLICE_X32Y27         MUXF8 (Prop_muxf8_I1_O)      0.094    34.919 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_165/O
                         net (fo=1, routed)           0.975    35.895    mb_block_hdmi/hdmi_text_controller_0/inst/vga/color_instance/data6
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.316    36.211 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.000    36.211    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63_n_0
    SLICE_X35Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    36.428 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          0.664    37.091    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.299    37.390 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           2.387    39.778    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.436    41.436    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.200    
    SLICE_X14Y27         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.182    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         41.182    
                         arrival time                         -39.778    
  -------------------------------------------------------------------
                         slack                                  1.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.381ns (18.358%)  route 1.694ns (81.642%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X52Y27         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.479 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[3][5]/Q
                         net (fo=3, routed)           0.321    -0.158    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs[3]__0[5]
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.045    -0.113 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_113/O
                         net (fo=1, routed)           0.000    -0.113    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_113_n_0
    SLICE_X52Y26         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.049 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_39/O
                         net (fo=1, routed)           0.237     0.188    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_39_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I2_O)        0.108     0.296 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           1.136     1.432    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.820     0.820    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.236     1.056    
    SLICE_X14Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.165    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.399ns (18.564%)  route 1.750ns (81.436%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.554    -0.645    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128    -0.517 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[1][4]/Q
                         net (fo=3, routed)           0.302    -0.215    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs[1]__0[4]
    SLICE_X51Y23         LUT6 (Prop_lut6_I3_O)        0.098    -0.117 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_121/O
                         net (fo=1, routed)           0.000    -0.117    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_121_n_0
    SLICE_X51Y23         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.052 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.224     0.172    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_42_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.108     0.280 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           1.224     1.504    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.820     0.820    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.236     1.056    
    SLICE_X14Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.158    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.419ns (19.430%)  route 1.737ns (80.570%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.553    -0.646    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X52Y24         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.498 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[2][7]/Q
                         net (fo=3, routed)           0.329    -0.170    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs[2]__0[7]
    SLICE_X53Y26         LUT6 (Prop_lut6_I1_O)        0.098    -0.072 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_99/O
                         net (fo=1, routed)           0.000    -0.072    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_99_n_0
    SLICE_X53Y26         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.007 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_33/O
                         net (fo=1, routed)           0.205     0.198    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_33_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.108     0.306 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           1.204     1.510    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.820     0.820    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y24         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.236     1.056    
    SLICE_X14Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.164    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[3][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.369ns (16.937%)  route 1.810ns (83.063%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.553    -0.646    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X49Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[3][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[3][16]/Q
                         net (fo=3, routed)           0.420    -0.085    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs[3]__0[16]
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.040 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_151/O
                         net (fo=1, routed)           0.000    -0.040    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_151_n_0
    SLICE_X50Y24         MUXF7 (Prop_muxf7_I1_O)      0.075     0.035 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.488     0.523    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_53_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.108     0.631 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.901     1.532    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.236     1.053    
    SLICE_X30Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.155    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.356ns (16.397%)  route 1.815ns (83.603%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y22         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][2]/Q
                         net (fo=3, routed)           0.266    -0.236    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs[5]__0[2]
    SLICE_X50Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.191 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_136/O
                         net (fo=1, routed)           0.000    -0.191    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_136_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.129 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_48/O
                         net (fo=1, routed)           0.618     0.489    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_48_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.108     0.597 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.931     1.528    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.236     1.053    
    SLICE_X30Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.147    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.391ns (17.317%)  route 1.867ns (82.683%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.555    -0.644    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X42Y30         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[1][11]/Q
                         net (fo=3, routed)           0.358    -0.123    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs[1]__0[11]
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.078 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_59/O
                         net (fo=1, routed)           0.000    -0.078    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_59_n_0
    SLICE_X40Y30         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.004 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_15/O
                         net (fo=1, routed)           0.401     0.397    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_15_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.108     0.505 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           1.109     1.614    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.823     0.823    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X14Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.167    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.379ns (16.428%)  route 1.928ns (83.572%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.553    -0.646    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X38Y27         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.482 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][10]/Q
                         net (fo=3, routed)           0.328    -0.155    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs[7]__0[10]
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.045    -0.110 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_70/O
                         net (fo=1, routed)           0.000    -0.110    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_70_n_0
    SLICE_X38Y26         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.048 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_21/O
                         net (fo=1, routed)           0.383     0.335    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_21_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.108     0.443 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           1.217     1.661    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.823     0.823    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X14Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.153    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.356ns (15.276%)  route 1.974ns (84.724%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.554    -0.645    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X53Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[7][1]/Q
                         net (fo=3, routed)           0.487    -0.017    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs[7]__0[1]
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.045     0.028 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_144/O
                         net (fo=1, routed)           0.000     0.028    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_144_n_0
    SLICE_X53Y25         MUXF7 (Prop_muxf7_I0_O)      0.062     0.090 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_51/O
                         net (fo=1, routed)           0.426     0.516    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_51_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I2_O)        0.108     0.624 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           1.062     1.685    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.236     1.053    
    SLICE_X30Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.162    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.356ns (15.214%)  route 1.984ns (84.786%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X51Y22         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[5][3]/Q
                         net (fo=3, routed)           0.468    -0.034    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs[5]__0[3]
    SLICE_X53Y23         LUT6 (Prop_lut6_I3_O)        0.045     0.011 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_128/O
                         net (fo=1, routed)           0.000     0.011    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_128_n_0
    SLICE_X53Y23         MUXF7 (Prop_muxf7_I0_O)      0.062     0.073 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_45/O
                         net (fo=1, routed)           0.373     0.446    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_45_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I2_O)        0.108     0.554 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           1.143     1.697    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X30Y23         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.236     1.053    
    SLICE_X30Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.161    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[6][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.299ns (12.738%)  route 2.048ns (87.262%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.553    -0.646    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X38Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[6][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.482 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs_reg[6][24]/Q
                         net (fo=3, routed)           0.217    -0.266    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/palette_regs[6]__0[24]
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.045    -0.221 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_86/O
                         net (fo=1, routed)           0.269     0.048    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/srl[20].srl16_i_5
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.093 f  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/vga_to_hdmi_i_28/O
                         net (fo=1, routed)           0.361     0.454    mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/vga_to_hdmi_i_28_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.499 r  mb_block_hdmi/hdmi_text_controller_0/inst/bram_inst/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           1.202     1.701    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.823     0.823    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X14Y27         SRL16E                                       r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X14Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.161    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.540    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.998ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        7.799ns  (logic 0.580ns (7.437%)  route 7.219ns (92.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    29.025    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.990    32.471    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X34Y13         LUT2 (Prop_lut2_I0_O)        0.124    32.595 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.229    36.824    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y27          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.503    41.503    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y27          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.000    41.503    
                         clock uncertainty           -0.236    41.267    
    SLICE_X4Y27          FDCE (Recov_fdce_C_CLR)     -0.405    40.862    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.862    
                         arrival time                         -36.824    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        7.799ns  (logic 0.580ns (7.437%)  route 7.219ns (92.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    29.025    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.990    32.471    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X34Y13         LUT2 (Prop_lut2_I0_O)        0.124    32.595 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.229    36.824    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y27          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.503    41.503    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y27          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.000    41.503    
                         clock uncertainty           -0.236    41.267    
    SLICE_X4Y27          FDCE (Recov_fdce_C_CLR)     -0.405    40.862    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.862    
                         arrival time                         -36.824    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        7.677ns  (logic 0.580ns (7.555%)  route 7.097ns (92.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    29.025    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.990    32.471    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X34Y13         LUT2 (Prop_lut2_I0_O)        0.124    32.595 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.107    36.703    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y24          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.500    41.500    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y24          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.236    41.264    
    SLICE_X4Y24          FDCE (Recov_fdce_C_CLR)     -0.405    40.859    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.859    
                         arrival time                         -36.703    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        7.520ns  (logic 0.580ns (7.713%)  route 6.940ns (92.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    29.025    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.990    32.471    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X34Y13         LUT2 (Prop_lut2_I0_O)        0.124    32.595 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.950    36.545    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y25          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.500    41.500    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y25          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.236    41.264    
    SLICE_X4Y25          FDCE (Recov_fdce_C_CLR)     -0.405    40.859    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.859    
                         arrival time                         -36.545    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    29.025    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047    31.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124    31.652 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         4.561    36.213    mb_block_hdmi/hdmi_text_controller_0/inst/vga/SR[0]
    SLICE_X40Y24         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.430    41.430    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X40Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[0]/C
                         clock pessimism              0.000    41.430    
                         clock uncertainty           -0.236    41.194    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    40.789    mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[0]
  -------------------------------------------------------------------
                         required time                         40.789    
                         arrival time                         -36.213    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    29.025    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047    31.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124    31.652 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         4.561    36.213    mb_block_hdmi/hdmi_text_controller_0/inst/vga/SR[0]
    SLICE_X40Y24         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.430    41.430    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X40Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
                         clock pessimism              0.000    41.430    
                         clock uncertainty           -0.236    41.194    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    40.789    mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[1]
  -------------------------------------------------------------------
                         required time                         40.789    
                         arrival time                         -36.213    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    29.025    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047    31.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124    31.652 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         4.561    36.213    mb_block_hdmi/hdmi_text_controller_0/inst/vga/SR[0]
    SLICE_X40Y24         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.430    41.430    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X40Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[2]/C
                         clock pessimism              0.000    41.430    
                         clock uncertainty           -0.236    41.194    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    40.789    mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[2]
  -------------------------------------------------------------------
                         required time                         40.789    
                         arrival time                         -36.213    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/vs_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    29.025    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047    31.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124    31.652 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         4.561    36.213    mb_block_hdmi/hdmi_text_controller_0/inst/vga/SR[0]
    SLICE_X40Y24         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.430    41.430    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X40Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vs_reg/C
                         clock pessimism              0.000    41.430    
                         clock uncertainty           -0.236    41.194    
    SLICE_X40Y24         FDCE (Recov_fdce_C_CLR)     -0.405    40.789    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vs_reg
  -------------------------------------------------------------------
                         required time                         40.789    
                         arrival time                         -36.213    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        7.184ns  (logic 0.580ns (8.074%)  route 6.604ns (91.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 41.430 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    29.025    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047    31.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124    31.652 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         4.557    36.209    mb_block_hdmi/hdmi_text_controller_0/inst/vga/SR[0]
    SLICE_X41Y24         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.430    41.430    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X41Y24         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]/C
                         clock pessimism              0.000    41.430    
                         clock uncertainty           -0.236    41.194    
    SLICE_X41Y24         FDCE (Recov_fdce_C_CLR)     -0.405    40.789    mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[3]
  -------------------------------------------------------------------
                         required time                         40.789    
                         arrival time                         -36.209    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1_1 rise@40.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        7.221ns  (logic 0.580ns (8.032%)  route 6.641ns (91.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.975ns = ( 29.025 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    29.025    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    29.481 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.990    32.471    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X34Y13         LUT2 (Prop_lut2_I0_O)        0.124    32.595 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.651    36.247    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y25          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457    41.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.502    41.502    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y25          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X0Y25          FDCE (Recov_fdce_C_CLR)     -0.405    40.861    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         40.861    
                         arrival time                         -36.247    
  -------------------------------------------------------------------
                         slack                                  4.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.186ns (7.056%)  route 2.450ns (92.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.374     0.872    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X34Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.917 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.076     1.993    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X8Y19          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.826     0.826    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X8Y19          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.236     1.062    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067     0.995    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.186ns (6.938%)  route 2.495ns (93.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         1.646     2.038    mb_block_hdmi/hdmi_text_controller_0/inst/vga/SR[0]
    SLICE_X45Y22         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.821     0.821    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X45Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[6]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X45Y22         FDCE (Remov_fdce_C_CLR)     -0.092     0.965    mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.186ns (6.942%)  route 2.493ns (93.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         1.645     2.036    mb_block_hdmi/hdmi_text_controller_0/inst/vga/SR[0]
    SLICE_X45Y23         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.819     0.819    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X45Y23         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.236     1.055    
    SLICE_X45Y23         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    mb_block_hdmi/hdmi_text_controller_0/inst/vga/hc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.186ns (6.846%)  route 2.531ns (93.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.374     0.872    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X34Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.917 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.157     2.074    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X8Y20          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.825     0.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X8Y20          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.236     1.061    
    SLICE_X8Y20          FDCE (Remov_fdce_C_CLR)     -0.067     0.994    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.186ns (6.846%)  route 2.531ns (93.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.374     0.872    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X34Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.917 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.157     2.074    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X9Y20          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.825     0.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X9Y20          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.236     1.061    
    SLICE_X9Y20          FDCE (Remov_fdce_C_CLR)     -0.092     0.969    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.186ns (6.627%)  route 2.621ns (93.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          1.374     0.872    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X34Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.917 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.247     2.163    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X7Y19          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.854     0.854    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X7Y19          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.236     1.090    
    SLICE_X7Y19          FDCE (Remov_fdce_C_CLR)     -0.092     0.998    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.186ns (6.634%)  route 2.618ns (93.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         1.769     2.161    mb_block_hdmi/hdmi_text_controller_0/inst/vga/SR[0]
    SLICE_X42Y22         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.820     0.820    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X42Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.236     1.056    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.989    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.186ns (6.634%)  route 2.618ns (93.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         1.769     2.161    mb_block_hdmi/hdmi_text_controller_0/inst/vga/SR[0]
    SLICE_X42Y22         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.820     0.820    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X42Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[6]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.236     1.056    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.989    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.186ns (6.634%)  route 2.618ns (93.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         1.769     2.161    mb_block_hdmi/hdmi_text_controller_0/inst/vga/SR[0]
    SLICE_X42Y22         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.820     0.820    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X42Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.236     1.056    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.989    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.186ns (6.634%)  route 2.618ns (93.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 f  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         1.769     2.161    mb_block_hdmi/hdmi_text_controller_0/inst/vga/SR[0]
    SLICE_X42Y22         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.820     0.820    mb_block_hdmi/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X42Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[8]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.236     1.056    
    SLICE_X42Y22         FDCE (Remov_fdce_C_CLR)     -0.067     0.989    mb_block_hdmi/hdmi_text_controller_0/inst/vga/vc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  1.172    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.342ns  (logic 1.494ns (27.960%)  route 3.848ns (72.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.848     5.342    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X51Y32         FDRE                                         r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.444    -1.567    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y32         FDRE                                         r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.440ns (35.775%)  route 2.586ns (64.225%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.902    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.124     4.026 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.026    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y35         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.442    -1.569    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y35         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.439ns (27.435%)  route 1.160ns (72.565%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.554    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.599 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.599    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y35         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.828    -0.879    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y35         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.990ns  (logic 0.261ns (13.135%)  route 1.728ns (86.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.728     1.990    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X51Y32         FDRE                                         r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.829    -0.878    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y32         FDRE                                         r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.155ns  (logic 0.580ns (50.209%)  route 0.575ns (49.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.566    -0.963    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y49         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.575     0.069    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X33Y49         LUT2 (Prop_lut2_I0_O)        0.124     0.193 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.193    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X33Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.446    -1.565    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X33Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.940ns  (logic 0.467ns (49.672%)  route 0.473ns (50.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.446    -1.565    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X33Y49         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.198 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.473    -0.725    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X33Y49         LUT2 (Prop_lut2_I0_O)        0.100    -0.625 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.625    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X33Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.566    -0.963    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X33Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 3.381ns (61.630%)  route 2.105ns (38.370%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.250    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y37         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.867 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.739     5.605    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.465 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.465    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.579    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.872 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.891     7.764    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.373     8.137 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.475     8.612    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124     8.736 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.736    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X39Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.436    -1.576    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X39Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.394ns  (logic 3.257ns (60.380%)  route 2.137ns (39.620%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.250    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y37         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.867 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.739     5.605    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.465 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.465    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.579    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.872 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.891     7.764    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.373     8.137 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.507     8.644    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X40Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.438    -1.574    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X40Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.375ns  (logic 3.257ns (60.601%)  route 2.118ns (39.399%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.250    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y37         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.867 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.739     5.605    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.465 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.465    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.579    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.872 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.891     7.764    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.373     8.137 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.487     8.624    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X39Y52         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.436    -1.576    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X39Y52         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.623ns  (logic 2.884ns (79.609%)  route 0.739ns (20.391%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.560     3.250    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y37         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.867 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.739     5.605    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.465 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.465    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.579    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.872 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.872    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X35Y43         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.444    -1.567    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X35Y43         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.810ns  (logic 0.608ns (21.636%)  route 2.202ns (78.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           1.403     5.116    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X47Y49         LUT5 (Prop_lut5_I1_O)        0.152     5.268 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.799     6.068    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Y[0]
    SLICE_X46Y49         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.449    -1.562    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Clk
    SLICE_X46Y49         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[3].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.704ns  (logic 0.746ns (27.588%)  route 1.958ns (72.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.571     3.261    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.419     3.680 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           1.260     4.940    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X48Y49         LUT5 (Prop_lut5_I1_O)        0.327     5.267 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.698     5.965    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Y[0]
    SLICE_X46Y49         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.449    -1.562    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Clk
    SLICE_X46Y49         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.472ns  (logic 0.608ns (24.595%)  route 1.864ns (75.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.555     3.244    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     3.700 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           1.254     4.954    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y48         LUT5 (Prop_lut5_I1_O)        0.152     5.106 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.610     5.716    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Y[0]
    SLICE_X42Y48         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.448    -1.563    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Clk
    SLICE_X42Y48         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.744ns (30.904%)  route 1.663ns (69.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.419     3.677 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/Q
                         net (fo=2, routed)           1.179     4.856    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X45Y48         LUT5 (Prop_lut5_I1_O)        0.325     5.181 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.484     5.665    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Y[0]
    SLICE_X42Y46         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.447    -1.564    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Clk
    SLICE_X42Y46         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.387ns  (logic 0.608ns (25.475%)  route 1.779ns (74.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.555     3.244    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     3.700 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           1.107     4.807    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.152     4.959 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.672     5.631    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Y[0]
    SLICE_X42Y46         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.447    -1.564    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Clk
    SLICE_X42Y46         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.355ns  (logic 0.610ns (25.901%)  route 1.745ns (74.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     3.714 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           1.025     4.739    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X48Y48         LUT5 (Prop_lut5_I1_O)        0.154     4.893 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.720     5.613    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Y[0]
    SLICE_X42Y48         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.448    -1.563    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Clk
    SLICE_X42Y48         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.570%)  route 0.180ns (58.430%))
  Logic Levels:           0  
  Clock Path Skew:        -2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.184    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.128     1.312 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.180     1.492    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X34Y48         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.832    -0.875    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X34Y48         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.400%)  route 0.226ns (61.600%))
  Logic Levels:           0  
  Clock Path Skew:        -2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.226     1.550    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X46Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.833    -0.874    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X46Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.123%)  route 0.208ns (55.877%))
  Logic Levels:           0  
  Clock Path Skew:        -2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.181    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.345 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.208     1.553    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X37Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.830    -0.876    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X37Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.669%)  route 0.308ns (62.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.191     1.514    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.559 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.117     1.676    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Y[0]
    SLICE_X42Y48         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.834    -0.873    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Clk
    SLICE_X42Y48         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.608%)  route 0.309ns (62.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.184    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.252     1.577    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.622 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.056     1.678    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Y[0]
    SLICE_X42Y48         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.834    -0.873    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Clk
    SLICE_X42Y48         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.226ns (42.275%)  route 0.309ns (57.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.128     1.310 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[26]/Q
                         net (fo=2, routed)           0.253     1.563    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y50         LUT6 (Prop_lut6_I3_O)        0.098     1.661 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.056     1.716    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Y[0]
    SLICE_X42Y50         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.832    -0.875    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Clk
    SLICE_X42Y50         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[26].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.184ns (33.115%)  route 0.372ns (66.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           0.219     1.542    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y50         LUT5 (Prop_lut5_I1_O)        0.043     1.585 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.153     1.738    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Y[0]
    SLICE_X42Y50         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.832    -0.875    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Clk
    SLICE_X42Y50         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.557%)  route 0.368ns (66.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.184    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.253     1.578    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X45Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.623 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.115     1.738    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Y[0]
    SLICE_X42Y46         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.833    -0.874    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Clk
    SLICE_X42Y46         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.185ns (32.694%)  route 0.381ns (67.306%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.187    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           0.219     1.547    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X49Y49         LUT5 (Prop_lut5_I1_O)        0.044     1.591 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.162     1.753    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Y[0]
    SLICE_X52Y48         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.838    -0.869    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Clk
    SLICE_X52Y48         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.186ns (31.343%)  route 0.407ns (68.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.567     1.187    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.328 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.249     1.577    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X49Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.622 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.158     1.780    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Y[0]
    SLICE_X52Y48         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.838    -0.869    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Clk
    SLICE_X52Y48         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.809ns  (logic 0.580ns (32.066%)  route 1.229ns (67.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555     3.288    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y50         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.456     3.744 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           1.229     4.973    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.124     5.097 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     5.097    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y35         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.442    -1.569    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y35         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 1.940ns (44.211%)  route 2.448ns (55.789%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568     3.302    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     3.758 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.082     4.839    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.419 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.419    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.533    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.826 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.891     6.718    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.373     7.091 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.475     7.566    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.124     7.690 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     7.690    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X39Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.436    -1.576    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X39Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.296ns  (logic 1.816ns (42.270%)  route 2.480ns (57.730%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568     3.302    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     3.758 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.082     4.839    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.419 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.419    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.533    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.826 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.891     6.718    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.373     7.091 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.507     7.598    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X40Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.438    -1.574    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X40Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.277ns  (logic 1.816ns (42.463%)  route 2.461ns (57.537%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568     3.302    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     3.758 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.082     4.839    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.419 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.419    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.533    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.826 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.891     6.718    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.373     7.091 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.487     7.578    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X39Y52         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.436    -1.576    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X39Y52         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.972ns  (logic 0.828ns (27.859%)  route 2.144ns (72.141%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568     3.302    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     3.758 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.799     4.557    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.681 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.852     5.533    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X43Y49         LUT5 (Prop_lut5_I1_O)        0.124     5.657 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.493     6.150    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.124     6.274 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     6.274    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X34Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.445    -1.566    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X34Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.525ns  (logic 1.443ns (57.153%)  route 1.082ns (42.847%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568     3.302    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     3.758 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.082     4.839    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.419 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.419    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.533 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.533    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.826 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.826    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X35Y43         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.444    -1.567    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X35Y43         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.070ns  (logic 0.580ns (28.020%)  route 1.490ns (71.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568     3.302    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     3.758 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.009     4.767    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.124     4.891 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.481     5.371    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X39Y52         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.436    -1.576    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X39Y52         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.677ns  (logic 0.580ns (34.579%)  route 1.097ns (65.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554     3.287    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.456     3.743 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           1.097     4.840    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.964 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     4.964    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X33Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.446    -1.565    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X33Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.574ns  (logic 0.575ns (36.532%)  route 0.999ns (63.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568     3.302    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     3.758 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.608     4.366    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X39Y50         LUT4 (Prop_lut4_I2_O)        0.119     4.485 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85/O
                         net (fo=1, routed)           0.391     4.875    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0
    SLICE_X39Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.436    -1.576    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X39Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.540ns  (logic 0.580ns (37.670%)  route 0.960ns (62.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.568     3.302    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.456     3.758 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.608     4.366    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.124     4.490 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.351     4.841    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X40Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.438    -1.574    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X40Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.813%)  route 0.483ns (72.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.200    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y50         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.341 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.483     1.824    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.869 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.869    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y35         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.828    -0.879    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y35         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.200    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.141     1.341 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.102     1.443    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X42Y52         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.832    -0.875    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X42Y52         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.201    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     1.342 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.058     1.400    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X44Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.445 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.445    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X44Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.833    -0.874    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.201    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     1.342 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.098     1.440    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.045     1.485 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.485    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X44Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.833    -0.874    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.337%)  route 0.170ns (54.663%))
  Logic Levels:           0  
  Clock Path Skew:        -2.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.200    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X40Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.141     1.341 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.170     1.511    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X40Y53         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.831    -0.876    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X40Y53         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.791%)  route 0.213ns (60.209%))
  Logic Levels:           0  
  Clock Path Skew:        -2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.200    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDCE (Prop_fdce_C_Q)         0.141     1.341 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.213     1.554    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X29Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.834    -0.873    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X29Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.729%)  route 0.214ns (60.271%))
  Logic Levels:           0  
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.203    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.344 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.214     1.558    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X46Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.833    -0.874    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X46Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.880%)  route 0.275ns (66.120%))
  Logic Levels:           0  
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.200    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.141     1.341 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.275     1.616    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X43Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.832    -0.875    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X43Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.107%)  route 0.312ns (68.893%))
  Logic Levels:           0  
  Clock Path Skew:        -2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.200    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDCE (Prop_fdce_C_Q)         0.141     1.341 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.312     1.653    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X32Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.833    -0.874    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X32Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.210%)  route 0.358ns (65.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    1.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.203    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.344 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.231     1.575    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.620 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.126     1.746    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X40Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.832    -0.875    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X40Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.914ns  (logic 0.248ns (5.047%)  route 4.666ns (94.953%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.078     4.078    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.202 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.588     4.790    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.914 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.914    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.890    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.651ns  (logic 0.117ns (2.516%)  route 4.534ns (97.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.848     3.848    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I1_O)        0.117     3.965 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.686     4.651    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X32Y56         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.890    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y56         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.651ns  (logic 0.117ns (2.516%)  route 4.534ns (97.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.848     3.848    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I1_O)        0.117     3.965 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.686     4.651    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X32Y56         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.890    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y56         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.651ns  (logic 0.117ns (2.516%)  route 4.534ns (97.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.848     3.848    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I1_O)        0.117     3.965 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.686     4.651    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X32Y56         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.890    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y56         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 0.248ns (5.351%)  route 4.387ns (94.649%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.078     4.078    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.124     4.202 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.309     4.511    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.635 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     4.635    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.890    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.542ns  (logic 0.152ns (3.347%)  route 4.390ns (96.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.390     4.390    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X32Y56         LUT3 (Prop_lut3_I1_O)        0.152     4.542 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[12]_i_1/O
                         net (fo=1, routed)           0.000     4.542    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[12]
    SLICE_X32Y56         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.890    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y56         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.514ns  (logic 0.124ns (2.747%)  route 4.390ns (97.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          4.390     4.390    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X32Y56         LUT3 (Prop_lut3_I1_O)        0.124     4.514 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1/O
                         net (fo=1, routed)           0.000     4.514    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[11]
    SLICE_X32Y56         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.890    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y56         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.508ns  (logic 0.124ns (2.750%)  route 4.384ns (97.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.848     3.848    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I1_O)        0.124     3.972 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.536     4.508    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X35Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.434     2.889    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.508ns  (logic 0.124ns (2.750%)  route 4.384ns (97.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.848     3.848    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I1_O)        0.124     3.972 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.536     4.508    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X35Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.434     2.889    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.508ns  (logic 0.124ns (2.750%)  route 4.384ns (97.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.848     3.848    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I1_O)        0.124     3.972 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.536     4.508    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X35Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.434     2.889    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X35Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.000ns (0.000%)  route 0.488ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.488     0.488    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.551    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.000ns (0.000%)  route 0.488ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.488     0.488    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.551    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.000ns (0.000%)  route 0.488ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.488     0.488    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.551    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.000ns (0.000%)  route 0.488ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.488     0.488    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.551    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.000ns (0.000%)  route 0.488ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.488     0.488    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.551    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.000ns (0.000%)  route 0.488ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.488     0.488    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.551    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.000ns (0.000%)  route 0.490ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.490     0.490    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.552    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.000ns (0.000%)  route 0.562ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.562     0.562    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X28Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.552    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.000ns (0.000%)  route 0.562ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.562     0.562    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X28Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.552    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.000ns (0.000%)  route 0.562ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.562     0.562    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X28Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.552    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.011ns  (logic 1.635ns (54.294%)  route 1.376ns (45.706%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.562    -0.967    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X39Y38         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.548 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.376     0.829    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[6]
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.299     1.128 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     1.128    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.660 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.660    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.774 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     1.774    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.045 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     2.045    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X36Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X36Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.901ns  (logic 0.580ns (30.514%)  route 1.321ns (69.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.555    -0.974    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X41Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg/Q
                         net (fo=9, routed)           1.321     0.803    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg_n_0
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.124     0.927 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.927    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X35Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.445     2.901    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X35Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 0.456ns (26.528%)  route 1.263ns (73.472%))
  Logic Levels:           0  
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X39Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.519 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          1.263     0.744    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X31Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.436     2.891    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X31Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.608ns  (logic 0.518ns (32.217%)  route 1.090ns (67.783%))
  Logic Levels:           0  
  Clock Path Skew:        3.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.560    -0.969    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X30Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           1.090     0.639    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[23]
    SLICE_X32Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.440     2.896    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.571ns  (logic 0.456ns (29.028%)  route 1.115ns (70.972%))
  Logic Levels:           0  
  Clock Path Skew:        3.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.560    -0.969    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.513 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           1.115     0.602    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[24]
    SLICE_X32Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.440     2.896    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y35         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.290ns  (logic 0.518ns (40.141%)  route 0.772ns (59.859%))
  Logic Levels:           0  
  Clock Path Skew:        3.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.553    -0.976    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X34Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/Q
                         net (fo=2, routed)           0.772     0.314    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X33Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.436     2.891    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.188ns  (logic 0.518ns (43.615%)  route 0.670ns (56.385%))
  Logic Levels:           0  
  Clock Path Skew:        3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.565    -0.964    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X34Y48         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.518    -0.446 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/Q
                         net (fo=1, routed)           0.670     0.224    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X33Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X33Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.152ns  (logic 0.518ns (44.967%)  route 0.634ns (55.033%))
  Logic Levels:           0  
  Clock Path Skew:        3.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.560    -0.969    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X30Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.451 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.634     0.183    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[25]
    SLICE_X28Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.899    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.823%)  route 0.661ns (59.177%))
  Logic Levels:           0  
  Clock Path Skew:        3.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.566    -0.963    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X33Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.507 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=432, routed)         0.661     0.154    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X29Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.860%)  route 0.633ns (58.140%))
  Logic Levels:           0  
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.564    -0.965    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y41         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.633     0.125    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[29]
    SLICE_X31Y40         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.899    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y40         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.443    -1.568    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y39         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.201 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.277    -0.924    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[8]
    SLICE_X31Y40         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563     3.253    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y40         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.367ns (57.113%)  route 0.276ns (42.887%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.445    -1.566    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y46         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.276    -0.923    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit
    SLICE_X30Y46         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.565     3.255    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y46         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.367ns (56.987%)  route 0.277ns (43.013%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.444    -1.567    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X29Y38         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.367    -1.200 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.277    -0.923    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[10]
    SLICE_X29Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.562     3.252    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.645ns  (logic 0.367ns (56.899%)  route 0.278ns (43.101%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.445    -1.566    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y45         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/Q
                         net (fo=1, routed)           0.278    -0.921    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]
    SLICE_X31Y46         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.565     3.255    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y46         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.367ns (56.728%)  route 0.280ns (43.272%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.445    -1.566    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X29Y39         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.280    -0.919    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[16]
    SLICE_X28Y39         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.564     3.254    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y39         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.659ns  (logic 0.367ns (55.663%)  route 0.292ns (44.337%))
  Logic Levels:           0  
  Clock Path Skew:        4.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.251ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.440    -1.571    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.204 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/Q
                         net (fo=1, routed)           0.292    -0.912    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[27]
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.561     3.251    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.367ns (55.577%)  route 0.293ns (44.423%))
  Logic Levels:           0  
  Clock Path Skew:        4.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.255ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.446    -1.565    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y47         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.367    -1.198 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.293    -0.905    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[32]
    SLICE_X30Y46         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.565     3.255    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X30Y46         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.367ns (54.700%)  route 0.304ns (45.300%))
  Logic Levels:           0  
  Clock Path Skew:        4.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.256ns
    Source Clock Delay      (SCD):    -1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.445    -1.566    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y44         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.367    -1.199 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.304    -0.895    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[1]
    SLICE_X28Y43         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y43         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.719ns  (logic 0.418ns (58.131%)  route 0.301ns (41.869%))
  Logic Levels:           0  
  Clock Path Skew:        4.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.440    -1.571    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X30Y36         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.418    -1.153 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[26]/Q
                         net (fo=1, routed)           0.301    -0.852    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[26]
    SLICE_X28Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.562     3.252    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y37         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[26]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.418ns (57.900%)  route 0.304ns (42.100%))
  Logic Levels:           0  
  Clock Path Skew:        4.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.444    -1.567    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X30Y41         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.149 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/Q
                         net (fo=1, routed)           0.304    -0.845    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[30]
    SLICE_X28Y40         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.564     3.254    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y40         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.136ns  (logic 1.787ns (21.963%)  route 6.349ns (78.037%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.667    23.386    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152    23.538 r  mb_block_hdmi/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.874    24.411    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.326    24.737 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.985    25.723    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124    25.847 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.182    27.029    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X33Y54         LUT2 (Prop_lut2_I0_O)        0.124    27.153 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.814    27.967    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124    28.091 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.091    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.890    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.831ns  (logic 1.787ns (22.820%)  route 6.044ns (77.180%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.667    23.386    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152    23.538 r  mb_block_hdmi/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.874    24.411    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.326    24.737 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.985    25.723    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124    25.847 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.182    27.029    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X33Y54         LUT2 (Prop_lut2_I0_O)        0.124    27.153 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.509    27.662    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124    27.786 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    27.786    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.890    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.280ns  (logic 1.663ns (22.843%)  route 5.617ns (77.157%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.667    23.386    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.152    23.538 f  mb_block_hdmi/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.874    24.411    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X31Y48         LUT6 (Prop_lut6_I5_O)        0.326    24.737 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.985    25.723    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.124    25.847 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.264    27.111    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124    27.235 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.235    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X32Y53         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.435     2.890    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y53         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.297ns (24.761%)  route 3.941ns (75.239%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.356    22.747 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.283    23.030    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.332    23.362 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.831    25.193    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X34Y37         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.440     2.896    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y37         SRL16E                                       r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.297ns (24.761%)  route 3.941ns (75.239%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.356    22.747 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.283    23.030    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.332    23.362 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.831    25.193    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X34Y37         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.440     2.896    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X34Y37         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.228ns  (logic 1.297ns (24.809%)  route 3.931ns (75.191%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.356    22.747 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.283    23.030    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.332    23.362 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.821    25.183    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X34Y39         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.898    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X34Y39         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 1.297ns (26.470%)  route 3.603ns (73.530%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.356    22.747 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.283    23.030    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.332    23.362 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.493    24.855    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X34Y38         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441     2.897    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X34Y38         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 1.417ns (29.267%)  route 3.425ns (70.733%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328    22.719 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723    23.442    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.153    23.595 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.874    24.469    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.327    24.796 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000    24.796    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X33Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.446     2.902    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y48         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.598ns  (logic 1.297ns (28.206%)  route 3.301ns (71.794%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.356    22.747 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.283    23.030    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.332    23.362 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.191    24.553    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X34Y40         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.898    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X34Y40         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.498ns  (logic 1.297ns (28.837%)  route 3.201ns (71.163%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    3.288ns = ( 19.955 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637    18.304    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    18.400 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555    19.955    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.459    20.414 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.031    21.445    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.150    21.595 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796    22.391    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.356    22.747 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.283    23.030    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I5_O)        0.332    23.362 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.090    24.452    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X34Y41         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.899    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X34Y41         SRLC16E                                      r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.924%)  route 0.278ns (57.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612     0.612    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.638 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.199    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     1.363 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.278     1.641    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X32Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.686 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.686    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.553    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.071ns (4.901%)  route 1.378ns (95.099%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.646    17.951    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y51         LUT6 (Prop_lut6_I0_O)        0.045    17.996 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.119    18.115    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X31Y51         FDPE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.554    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y51         FDPE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.191ns (54.468%)  route 0.160ns (45.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.104    18.116    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.045    18.161 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.056    18.217    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X28Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.555    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.191ns (54.468%)  route 0.160ns (45.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.104    18.116    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.045    18.161 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.056    18.217    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X28Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.555    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.191ns (54.468%)  route 0.160ns (45.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.104    18.116    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.045    18.161 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.056    18.217    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X28Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.555    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.191ns (54.468%)  route 0.160ns (45.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.104    18.116    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[1]
    SLICE_X28Y51         LUT6 (Prop_lut6_I2_O)        0.045    18.161 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.056    18.217    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X28Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.555    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.191ns (52.821%)  route 0.171ns (47.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.171    18.183    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X31Y51         LUT5 (Prop_lut5_I1_O)        0.045    18.228 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.228    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X31Y51         FDPE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.554    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X31Y51         FDPE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.191ns (38.597%)  route 0.304ns (61.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.132    18.145    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.045    18.190 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.172    18.361    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X32Y50         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.554    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y50         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.191ns (38.597%)  route 0.304ns (61.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.132    18.145    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.045    18.190 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.172    18.361    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X32Y50         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.554    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y50         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.191ns (37.696%)  route 0.316ns (62.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.200ns = ( 17.866 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.612    17.279    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.305 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.866    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.146    18.012 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.132    18.145    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X28Y51         LUT6 (Prop_lut6_I3_O)        0.045    18.190 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.183    18.373    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X30Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.554    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.048ns  (logic 0.124ns (4.069%)  route 2.924ns (95.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.081     2.081    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X28Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.205 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.843     3.048    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X28Y52         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.930    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.048ns  (logic 0.124ns (4.069%)  route 2.924ns (95.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.081     2.081    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X28Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.205 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.843     3.048    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X28Y52         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.930    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.048ns  (logic 0.124ns (4.069%)  route 2.924ns (95.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.081     2.081    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X28Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.205 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.843     3.048    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X28Y52         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.930    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.048ns  (logic 0.124ns (4.069%)  route 2.924ns (95.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.081     2.081    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X28Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.205 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.843     3.048    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X28Y52         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.930    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 0.124ns (4.424%)  route 2.679ns (95.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.081     2.081    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X28Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.205 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.598     2.803    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X29Y51         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438    19.596    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 0.124ns (4.424%)  route 2.679ns (95.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.081     2.081    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X28Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.205 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.598     2.803    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X29Y51         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438    19.596    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 0.124ns (4.424%)  route 2.679ns (95.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.081     2.081    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X28Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.205 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.598     2.803    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X29Y51         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438    19.596    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 0.124ns (4.424%)  route 2.679ns (95.576%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.081     2.081    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X28Y51         LUT1 (Prop_lut1_I0_O)        0.124     2.205 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.598     2.803    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X29Y51         FDCE                                         f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438    19.596    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X29Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.549ns  (logic 0.124ns (4.865%)  route 2.425ns (95.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.916     1.916    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X28Y51         LUT5 (Prop_lut5_I0_O)        0.124     2.040 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.509     2.549    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438    19.596    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.549ns  (logic 0.124ns (4.865%)  route 2.425ns (95.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.916     1.916    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X28Y51         LUT5 (Prop_lut5_I0_O)        0.124     2.040 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.509     2.549    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401    18.068    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    18.159 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438    19.596    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X29Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.042ns (4.460%)  route 0.900ns (95.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.784     0.784    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X28Y51         LUT5 (Prop_lut5_I0_O)        0.042     0.826 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.116     0.942    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.577    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.042ns (4.460%)  route 0.900ns (95.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.784     0.784    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X28Y51         LUT5 (Prop_lut5_I0_O)        0.042     0.826 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.116     0.942    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.577    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.042ns (4.460%)  route 0.900ns (95.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.784     0.784    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X28Y51         LUT5 (Prop_lut5_I0_O)        0.042     0.826 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.116     0.942    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.577    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.042ns (4.460%)  route 0.900ns (95.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.784     0.784    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X28Y51         LUT5 (Prop_lut5_I0_O)        0.042     0.826 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.116     0.942    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.577    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.045ns (4.706%)  route 0.911ns (95.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.784     0.784    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X28Y51         LUT5 (Prop_lut5_I0_O)        0.045     0.829 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127     0.956    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y51         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.045ns (4.706%)  route 0.911ns (95.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.784     0.784    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X28Y51         LUT5 (Prop_lut5_I0_O)        0.045     0.829 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127     0.956    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y51         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.045ns (4.706%)  route 0.911ns (95.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.784     0.784    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X28Y51         LUT5 (Prop_lut5_I0_O)        0.045     0.829 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.127     0.956    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716    17.383    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.412 f  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y51         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.045ns (4.559%)  route 0.942ns (95.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.768     0.768    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.813 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.174     0.987    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.576    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.045ns (4.559%)  route 0.942ns (95.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.768     0.768    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.813 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.174     0.987    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.576    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.045ns (4.559%)  route 0.942ns (95.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.768     0.768    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X31Y51         LUT6 (Prop_lut6_I4_O)        0.045     0.813 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.174     0.987    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.576    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.937ns  (logic 0.580ns (29.936%)  route 1.357ns (70.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.555    -0.974    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.518 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.835     0.317    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.124     0.441 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.522     0.964    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X43Y52         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.930    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.886ns  (logic 0.668ns (35.418%)  route 1.218ns (64.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.555    -0.974    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X42Y52         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.662     0.206    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.150     0.356 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.556     0.912    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X41Y52         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.930    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.882%)  route 0.815ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        3.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.566    -0.963    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.815     0.308    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X32Y51         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.436     2.928    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.271ns  (logic 0.456ns (35.882%)  route 0.815ns (64.118%))
  Logic Levels:           0  
  Clock Path Skew:        3.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.566    -0.963    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.507 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.815     0.308    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X32Y51         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.436     2.928    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.456ns (44.910%)  route 0.559ns (55.090%))
  Logic Levels:           0  
  Clock Path Skew:        3.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.556    -0.973    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y52         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.517 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.559     0.042    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X46Y51         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439     2.931    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.956ns  (logic 0.456ns (47.695%)  route 0.500ns (52.305%))
  Logic Levels:           0  
  Clock Path Skew:        3.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X40Y53         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.500    -0.019    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X40Y52         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.930    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X40Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.367ns (46.569%)  route 0.421ns (53.431%))
  Logic Levels:           0  
  Clock Path Skew:        4.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    -1.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.437    -1.575    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X40Y53         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.367    -1.208 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.421    -0.787    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X40Y52         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555     3.288    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X40Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.841ns  (logic 0.367ns (43.619%)  route 0.474ns (56.381%))
  Logic Levels:           0  
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.439    -1.573    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y52         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.367    -1.206 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.474    -0.731    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X46Y51         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.556     3.289    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.052ns  (logic 0.367ns (34.892%)  route 0.685ns (65.108%))
  Logic Levels:           0  
  Clock Path Skew:        4.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.446    -1.565    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.198 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.685    -0.513    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X32Y51         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554     3.287    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.052ns  (logic 0.367ns (34.892%)  route 0.685ns (65.108%))
  Logic Levels:           0  
  Clock Path Skew:        4.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.287ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.446    -1.565    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X32Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.198 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.685    -0.513    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X32Y51         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.554     3.287    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.365ns  (logic 0.518ns (37.947%)  route 0.847ns (62.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.438    -1.574    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X42Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.418    -1.156 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.410    -0.746    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X43Y51         LUT2 (Prop_lut2_I1_O)        0.100    -0.646 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.437    -0.209    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X43Y52         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555     3.288    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.456ns  (logic 0.539ns (37.009%)  route 0.917ns (62.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.288ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.438    -1.574    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X42Y52         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.418    -1.156 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=6, routed)           0.446    -0.709    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.121    -0.588 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.471    -0.117    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X41Y52         FDCE                                         f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.637     1.637    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.733 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.555     3.288    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.737ns  (logic 1.054ns (22.252%)  route 3.683ns (77.748%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.146     4.844    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.146     4.990 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796     5.786    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328     6.114 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.837    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.018     7.979    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449     2.942    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.737ns  (logic 1.054ns (22.252%)  route 3.683ns (77.748%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.146     4.844    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.146     4.990 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796     5.786    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328     6.114 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.837    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.018     7.979    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449     2.942    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.737ns  (logic 1.054ns (22.252%)  route 3.683ns (77.748%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.146     4.844    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.146     4.990 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796     5.786    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328     6.114 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.837    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.018     7.979    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.449     2.942    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.724ns  (logic 1.054ns (22.311%)  route 3.670ns (77.689%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.146     4.844    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.146     4.990 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796     5.786    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328     6.114 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.837    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.005     7.966    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X46Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439     2.931    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.591ns  (logic 1.054ns (22.957%)  route 3.537ns (77.043%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.146     4.844    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.146     4.990 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796     5.786    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328     6.114 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.837    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.872     7.833    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439     2.931    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.591ns  (logic 1.054ns (22.957%)  route 3.537ns (77.043%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.146     4.844    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.146     4.990 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796     5.786    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328     6.114 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.837    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.872     7.833    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439     2.931    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.457ns  (logic 1.054ns (23.648%)  route 3.403ns (76.352%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.146     4.844    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.146     4.990 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796     5.786    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328     6.114 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.837    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.738     7.699    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.930    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.054ns (23.790%)  route 3.376ns (76.210%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.146     4.844    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.146     4.990 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796     5.786    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328     6.114 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.837    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.711     7.673    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X43Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.930    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.268ns  (logic 1.054ns (24.697%)  route 3.214ns (75.303%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.930ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.146     4.844    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.146     4.990 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796     5.786    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328     6.114 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.723     6.837    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X33Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.961 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.549     7.510    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X40Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.930    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X40Y52         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.877ns  (logic 1.050ns (27.085%)  route 2.827ns (72.915%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.242    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y54         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.456     3.698 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.146     4.844    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.146     4.990 f  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.796     5.786    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X32Y51         LUT4 (Prop_lut4_I1_O)        0.328     6.114 f  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.503     6.617    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.120     6.737 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.382     7.119    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.401     1.401    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.492 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.436     2.928    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.589%)  route 0.074ns (33.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.148     1.330 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.074     1.404    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.576    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.148     1.330 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.075     1.405    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.576    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.855%)  route 0.064ns (28.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.064     1.410    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.576    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDCE (Prop_fdce_C_Q)         0.141     1.323 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.121     1.444    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.577    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.256%)  route 0.124ns (46.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X28Y51         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDCE (Prop_fdce_C_Q)         0.141     1.323 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.124     1.447    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.577    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y52         FDCE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.122%)  route 0.134ns (44.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.181    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.345 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.134     1.478    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.576    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.611%)  route 0.136ns (45.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X30Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.136     1.482    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.576    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.818%)  route 0.141ns (46.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.181    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y51         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164     1.345 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.141     1.486    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.576    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X32Y51         FDCE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.132%)  route 0.176ns (57.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.183    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y50         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.128     1.311 r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.176     1.487    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.835     1.580    mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y49         FDRE                                         r  mb_block_hdmi/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.726%)  route 0.181ns (56.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block_hdmi/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.182    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X32Y50         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.181     1.504    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.716     0.716    mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.745 r  mb_block_hdmi/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.576    mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDRE                                         r  mb_block_hdmi/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.763ns  (logic 2.016ns (72.958%)  route 0.747ns (27.042%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/Q
                         net (fo=2, routed)           0.738     1.194    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.850 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.859    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.087    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.201    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.315    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.429    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.763 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.763    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1_n_6
    SLICE_X44Y30         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.742ns  (logic 1.995ns (72.751%)  route 0.747ns (27.249%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/Q
                         net (fo=2, routed)           0.738     1.194    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.850 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.859    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.087    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.201    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.315    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.429    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.742 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.742    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1_n_4
    SLICE_X44Y30         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.668ns  (logic 1.921ns (71.995%)  route 0.747ns (28.005%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/Q
                         net (fo=2, routed)           0.738     1.194    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.850 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.859    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.087    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.201    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.315    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.429    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.668 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.668    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1_n_5
    SLICE_X44Y30         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.652ns  (logic 1.905ns (71.826%)  route 0.747ns (28.174%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/Q
                         net (fo=2, routed)           0.738     1.194    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.850 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.859    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.087    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.201    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.315    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.429    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.652 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.652    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1_n_7
    SLICE_X44Y30         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.649ns  (logic 1.902ns (71.794%)  route 0.747ns (28.206%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/Q
                         net (fo=2, routed)           0.738     1.194    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.850 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.859    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.087    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.201    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.315    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.649 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.649    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_6
    SLICE_X44Y29         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.628ns  (logic 1.881ns (71.569%)  route 0.747ns (28.431%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/Q
                         net (fo=2, routed)           0.738     1.194    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.850 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.859    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.087    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.201    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.315    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.628 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.628    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_4
    SLICE_X44Y29         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.554ns  (logic 1.807ns (70.745%)  route 0.747ns (29.255%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/Q
                         net (fo=2, routed)           0.738     1.194    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.850 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.859    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.087    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.201    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.315    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.554 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.554    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_5
    SLICE_X44Y29         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.538ns  (logic 1.791ns (70.561%)  route 0.747ns (29.439%))
  Logic Levels:           7  (CARRY4=6 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/Q
                         net (fo=2, routed)           0.738     1.194    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.850 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.859    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.087    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.201    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.315    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.538 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.538    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_7
    SLICE_X44Y29         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.535ns  (logic 1.788ns (70.526%)  route 0.747ns (29.474%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/Q
                         net (fo=2, routed)           0.738     1.194    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.850 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.859    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.087    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.201    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.535 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.535    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_6
    SLICE_X44Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.514ns  (logic 1.767ns (70.280%)  route 0.747ns (29.720%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/Q
                         net (fo=2, routed)           0.738     1.194    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.850 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.859    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.973    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.087    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.201    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.514 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.514    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_4
    SLICE_X44Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/C
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/Q
                         net (fo=2, routed)           0.133     0.274    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_5
    SLICE_X44Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/C
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/Q
                         net (fo=2, routed)           0.133     0.274    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1_n_5
    SLICE_X44Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]_i_1_n_5
    SLICE_X44Y24         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.501%)  route 0.133ns (34.499%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[10]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[10]
    SLICE_X44Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]_i_1_n_5
    SLICE_X44Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]/C
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]/Q
                         net (fo=2, routed)           0.133     0.274    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]
    SLICE_X44Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]_i_1_n_5
    SLICE_X44Y29         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[14]/C
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[14]/Q
                         net (fo=2, routed)           0.134     0.275    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[14]
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]_i_1_n_5
    SLICE_X44Y26         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[18]/C
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[18]/Q
                         net (fo=2, routed)           0.134     0.275    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[18]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[16]_i_1_n_5
    SLICE_X44Y27         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/C
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/Q
                         net (fo=2, routed)           0.134     0.275    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]_i_1_n_5
    SLICE_X44Y30         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/C
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/Q
                         net (fo=2, routed)           0.133     0.274    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]
    SLICE_X44Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]_i_1_n_4
    SLICE_X44Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/C
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/Q
                         net (fo=2, routed)           0.133     0.274    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]
    SLICE_X44Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]_i_1_n_4
    SLICE_X44Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0_1
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.640ns  (logic 4.001ns (46.308%)  route 4.639ns (53.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.558    -0.971    mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X51Y29         FDSE                                         r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDSE (Prop_fdse_C_Q)         0.456    -0.515 r  mb_block_hdmi/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.639     4.124    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.545     7.669 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     7.669    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.101ns  (logic 0.580ns (11.371%)  route 4.521ns (88.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047     1.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.652 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         2.474     4.126    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.101ns  (logic 0.580ns (11.371%)  route 4.521ns (88.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047     1.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.652 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         2.474     4.126    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.101ns  (logic 0.580ns (11.371%)  route 4.521ns (88.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047     1.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.652 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         2.474     4.126    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.101ns  (logic 0.580ns (11.371%)  route 4.521ns (88.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047     1.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.652 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         2.474     4.126    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.946ns  (logic 0.580ns (11.727%)  route 4.366ns (88.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047     1.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.652 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         2.319     3.971    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y29         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.946ns  (logic 0.580ns (11.727%)  route 4.366ns (88.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047     1.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.652 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         2.319     3.971    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y29         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.946ns  (logic 0.580ns (11.727%)  route 4.366ns (88.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047     1.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.652 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         2.319     3.971    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y29         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.946ns  (logic 0.580ns (11.727%)  route 4.366ns (88.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047     1.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.652 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         2.319     3.971    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y29         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.604ns  (logic 0.580ns (12.599%)  route 4.024ns (87.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.554    -0.975    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          2.047     1.528    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.124     1.652 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         1.977     3.629    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 0.186ns (10.862%)  route 1.526ns (89.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         0.678     1.069    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[11]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 0.186ns (10.862%)  route 1.526ns (89.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         0.678     1.069    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 0.186ns (10.862%)  route 1.526ns (89.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         0.678     1.069    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 0.186ns (10.862%)  route 1.526ns (89.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         0.678     1.069    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 0.186ns (10.516%)  route 1.583ns (89.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         0.734     1.125    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y30         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 0.186ns (10.516%)  route 1.583ns (89.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         0.734     1.125    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y30         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 0.186ns (10.516%)  route 1.583ns (89.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         0.734     1.125    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y30         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 0.186ns (10.516%)  route 1.583ns (89.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         0.734     1.125    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y30         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 0.186ns (10.432%)  route 1.597ns (89.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         0.748     1.140    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y24         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 0.186ns (10.432%)  route 1.597ns (89.568%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.556    -0.643    mb_block_hdmi/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X31Y31         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.502 f  mb_block_hdmi/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=25, routed)          0.849     0.346    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=423, routed)         0.748     1.140    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst_n_1
    SLICE_X44Y24         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     3.982 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.982    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     3.981 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.981    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     3.976 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     3.976 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     3.975 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     3.975 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     3.962 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.962    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     1.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     3.961 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.961    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.532 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.533 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     1.545 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.545 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     1.546 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.546 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     1.548 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.548    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     1.549 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.549    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000     5.000 f  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.575     6.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     5.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mb_block_clk_wiz_1_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_block_clk_wiz_1_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_block_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    mb_block_hdmi/clk_wiz_1/inst/clkfbout_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.294 f  mb_block_hdmi/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    mb_block_hdmi/clk_wiz_1/inst/clkfbout_buf_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_block_clk_wiz_1_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clkfbout_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    mb_block_hdmi/clk_wiz_1/inst/clkfbout_buf_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1_1

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.382ns  (logic 0.124ns (1.943%)  route 6.258ns (98.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.029     2.029    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.153 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.229     6.382    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y27          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.503     1.503    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y27          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.382ns  (logic 0.124ns (1.943%)  route 6.258ns (98.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.029     2.029    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.153 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.229     6.382    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y27          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.503     1.503    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y27          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[4]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 0.124ns (1.981%)  route 6.136ns (98.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.029     2.029    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.153 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.107     6.260    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y24          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.500     1.500    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y24          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.248ns  (logic 0.124ns (1.985%)  route 6.124ns (98.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.029     2.029    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.153 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.095     6.248    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.520     1.520    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.110ns  (logic 0.124ns (2.030%)  route 5.986ns (97.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.029     2.029    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.153 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.957     6.110    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.520     1.520    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.103ns  (logic 0.124ns (2.032%)  route 5.979ns (97.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.029     2.029    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.153 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.950     6.103    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X4Y25          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.500     1.500    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y25          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.961ns  (logic 0.124ns (2.080%)  route 5.837ns (97.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.029     2.029    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.153 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.808     5.961    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/AR[0]
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.522     1.522    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clk
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.815ns  (logic 0.124ns (2.132%)  route 5.691ns (97.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.029     2.029    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.153 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.663     5.815    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y17         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.527     1.527    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y17         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 0.124ns (2.133%)  route 5.689ns (97.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.029     2.029    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.153 r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.660     5.813    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/AR[0]
    OLOGIC_X0Y21         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.522     1.522    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clk
    OLOGIC_X0Y21         OSERDESE2                                    r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.804ns  (logic 0.124ns (2.136%)  route 5.680ns (97.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.029     2.029    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.124     2.153 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.651     5.804    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y25          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.457     1.457    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         1.502     1.502    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y25          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.060ns  (logic 0.045ns (2.184%)  route 2.015ns (97.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.939     0.939    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.984 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.076     2.060    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X8Y19          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.826     0.826    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X8Y19          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.141ns  (logic 0.045ns (2.102%)  route 2.096ns (97.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.939     0.939    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.984 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.157     2.141    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X9Y20          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.825     0.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X9Y20          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.141ns  (logic 0.045ns (2.102%)  route 2.096ns (97.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.939     0.939    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.984 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.157     2.141    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X8Y20          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.825     0.825    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X8Y20          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.045ns (2.017%)  route 2.186ns (97.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.939     0.939    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.984 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.247     2.231    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X7Y19          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.854     0.854    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X7Y19          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.250ns  (logic 0.045ns (2.000%)  route 2.205ns (98.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.939     0.939    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.984 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.266     2.250    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X9Y22          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.823     0.823    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X9Y22          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.250ns  (logic 0.045ns (2.000%)  route 2.205ns (98.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.939     0.939    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.984 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.266     2.250    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X9Y22          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.823     0.823    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X9Y22          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.263ns  (logic 0.045ns (1.988%)  route 2.218ns (98.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.939     0.939    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.984 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.280     2.263    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X11Y22         FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.823     0.823    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X11Y22         FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.306ns  (logic 0.045ns (1.951%)  route 2.261ns (98.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.939     0.939    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.984 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.322     2.306    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X4Y20          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.853     0.853    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y20          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.306ns  (logic 0.045ns (1.951%)  route 2.261ns (98.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.939     0.939    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.984 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.322     2.306    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X4Y20          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.853     0.853    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y20          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[7]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.310ns  (logic 0.045ns (1.948%)  route 2.265ns (98.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.939     0.939    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X34Y13         LUT2 (Prop_lut2_I1_O)        0.045     0.984 f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.326     2.310    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X3Y19          FDCE                                         f  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.817     0.817    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=148, routed)         0.856     0.856    mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y19          FDCE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_block_clk_wiz_1_0_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.465ns  (logic 0.704ns (28.561%)  route 1.761ns (71.439%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[9]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[9]/Q
                         net (fo=2, routed)           1.094     1.550    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[9]
    SLICE_X45Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.674 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[9]_i_3/O
                         net (fo=1, routed)           0.667     2.341    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[9]_i_3_n_0
    SLICE_X45Y25         LUT5 (Prop_lut5_I4_O)        0.124     2.465 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     2.465    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[9]
    SLICE_X45Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.431    -1.580    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[9]/C

Slack:                    inf
  Source:                 mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.454ns  (logic 0.124ns (5.052%)  route 2.330ns (94.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.330     2.330    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X28Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.454 r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.454    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X28Y33         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.440    -1.571    mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X28Y33         FDRE                                         r  mb_block_hdmi/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.384ns  (logic 0.704ns (29.526%)  route 1.680ns (70.474%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[5]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[5]/Q
                         net (fo=2, routed)           0.810     1.266    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[5]
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.390 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[5]_i_3/O
                         net (fo=1, routed)           0.870     2.260    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[5]_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.124     2.384 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     2.384    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[5]
    SLICE_X48Y24         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.434    -1.577    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X48Y24         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[5]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.197ns  (logic 0.704ns (32.037%)  route 1.493ns (67.963%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/C
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[1]/Q
                         net (fo=2, routed)           0.649     1.105    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[1]
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.229 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.845     2.073    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[1]_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.124     2.197 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.197    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[1]
    SLICE_X48Y24         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.434    -1.577    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X48Y24         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.081ns  (logic 0.704ns (33.829%)  route 1.377ns (66.171%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/C
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[3]/Q
                         net (fo=2, routed)           1.093     1.549    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[3]
    SLICE_X45Y23         LUT6 (Prop_lut6_I1_O)        0.124     1.673 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.284     1.957    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X47Y23         LUT5 (Prop_lut5_I4_O)        0.124     2.081 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.081    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[3]
    SLICE_X47Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.433    -1.578    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X47Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.051ns  (logic 0.704ns (34.325%)  route 1.347ns (65.675%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[8]/Q
                         net (fo=2, routed)           0.682     1.138    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[8]
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.262 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[8]_i_3/O
                         net (fo=1, routed)           0.665     1.927    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[8]_i_3_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I4_O)        0.124     2.051 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.051    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[8]
    SLICE_X45Y24         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.431    -1.580    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y24         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.800ns  (logic 0.704ns (39.111%)  route 1.096ns (60.889%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[4]/Q
                         net (fo=2, routed)           0.833     1.289    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[4]
    SLICE_X47Y23         LUT6 (Prop_lut6_I1_O)        0.124     1.413 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.263     1.676    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[4]_i_3_n_0
    SLICE_X47Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.800 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.800    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[4]
    SLICE_X47Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.433    -1.578    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X47Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.693ns  (logic 0.704ns (41.580%)  route 0.989ns (58.420%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/C
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[2]/Q
                         net (fo=2, routed)           0.444     0.900    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[2]
    SLICE_X45Y23         LUT6 (Prop_lut6_I1_O)        0.124     1.024 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[2]_i_3/O
                         net (fo=1, routed)           0.545     1.569    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[2]_i_3_n_0
    SLICE_X47Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.693 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.693    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[2]
    SLICE_X47Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.433    -1.578    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X47Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.682ns  (logic 0.704ns (41.844%)  route 0.978ns (58.156%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[6]/Q
                         net (fo=2, routed)           0.444     0.900    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[6]
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.124     1.024 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           0.535     1.558    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[6]_i_3_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.682 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.682    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[6]
    SLICE_X48Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.436    -1.575    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X48Y23         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[6]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.580ns  (logic 0.704ns (44.557%)  route 0.876ns (55.443%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]/C
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[7]/Q
                         net (fo=2, routed)           0.711     1.167    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[7]
    SLICE_X46Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.291 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.165     1.456    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_3_n_0
    SLICE_X46Y25         LUT5 (Prop_lut5_I4_O)        0.124     1.580 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.580    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[7]
    SLICE_X46Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        1.431    -1.580    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X46Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.155%)  route 0.065ns (25.845%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[17]/C
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[17]/Q
                         net (fo=2, routed)           0.065     0.206    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[17]
    SLICE_X45Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.251 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.251    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[17]
    SLICE_X45Y27         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.821    -0.886    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y27         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[17]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.694%)  route 0.097ns (34.306%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[23]/C
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[23]/Q
                         net (fo=2, routed)           0.097     0.238    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[23]
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.283 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     0.283    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[23]
    SLICE_X45Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.822    -0.885    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[23]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.969%)  route 0.124ns (40.031%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[18]/C
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[18]/Q
                         net (fo=2, routed)           0.124     0.265    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[18]
    SLICE_X45Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.310 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.310    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[18]
    SLICE_X45Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.818    -0.889    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y25         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[18]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.717%)  route 0.148ns (44.283%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[21]/C
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[21]/Q
                         net (fo=2, routed)           0.148     0.289    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[21]
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.334 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     0.334    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[21]
    SLICE_X45Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.822    -0.885    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[21]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.381%)  route 0.150ns (44.619%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/C
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[22]/Q
                         net (fo=2, routed)           0.150     0.291    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[22]
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.336 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.336    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[22]
    SLICE_X45Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.822    -0.885    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y28         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[22]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.255%)  route 0.151ns (44.745%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]/C
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[12]/Q
                         net (fo=2, routed)           0.151     0.292    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[12]
    SLICE_X45Y27         LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.337    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[12]
    SLICE_X45Y27         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.821    -0.886    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y27         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[12]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.092%)  route 0.152ns (44.908%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]/C
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[20]/Q
                         net (fo=2, routed)           0.152     0.293    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[20]
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.338 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.338    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[20]
    SLICE_X45Y29         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.823    -0.884    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y29         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[20]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.031%)  route 0.158ns (45.969%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/C
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[31]/Q
                         net (fo=2, routed)           0.158     0.299    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[31]
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.344 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     0.344    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[31]
    SLICE_X43Y31         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.883    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y31         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[31]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.315%)  route 0.163ns (46.685%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/C
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[24]/Q
                         net (fo=2, routed)           0.163     0.304    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[24]
    SLICE_X42Y29         LUT6 (Prop_lut6_I1_O)        0.045     0.349 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.349    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[24]
    SLICE_X42Y29         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.822    -0.885    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X42Y29         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[24]/C

Slack:                    inf
  Source:                 mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.060%)  route 0.209ns (52.940%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE                         0.000     0.000 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/C
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mb_block_hdmi/hdmi_text_controller_0/inst/frame_counter_reg[29]/Q
                         net (fo=2, routed)           0.209     0.350    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/frame_counter_reg[29]
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.395 r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     0.395    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_2_in[29]
    SLICE_X43Y31         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block_hdmi/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block_hdmi/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block_hdmi/clk_wiz_1/inst/clk_in1_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block_hdmi/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block_hdmi/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block_hdmi/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1830, routed)        0.824    -0.883    mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y31         FDRE                                         r  mb_block_hdmi/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata_reg[29]/C





