# Simple 8-bit RISC-Based CPU (SystemVerilog)

## Overview
This project implements a **simple RISC-based CPU** using **SystemVerilog**, designed to demonstrate the complete **fetchâ€“decodeâ€“execute** cycle using modular RTL components.

The CPU is instruction-driven, controlled by a finite state control unit, and supports basic arithmetic, logical, memory, and control-flow instructions.

---


# âœ… Diagnostic Test Programs
## ğŸ§ª Test 1 â€“ Basic Instruction Test

File: CPUtest1.dat

Tests: HLT, ADD, AND, XOR, LDA, STO, JMP

Expected Halt PC: 0x17

Result: âœ… PASS

## ğŸ§ª Test 2 â€“ Advanced Instruction Test

File: CPUtest2.dat

Tests extended instruction behavior

Expected Halt PC: 0x10

Result: âœ… PASS

## ğŸ§ª Test 3 â€“ Fibonacci Program

File: CPUtest3.dat

Computes Fibonacci sequence (0 â†’ 144)

Stores results in memory

Expected Halt PC: 0x0C

Result: âœ… PASS

---

# âœ” Pass/Fail Criteria

A test passes if:

halt signal is asserted

Program Counter matches expected halt address 

---

# ğŸ—‚ Repository Structure
RTL/1_RTL_code/top_cpu.sv                   â†’ TOP RTL design

RTL/README.md                               â†’ RTL EXPLAINATION

RTL/2_TESTBENCH/cpu_test.sv                 â†’ Testbench

RTL/2_TESTBENCH/test.do                     â†’ format_view

RTL/3_DOCS                                  â†’ block_diagram of cpu : state_diagram of controller : state_table of controller

RTL/4_SIMULATION_VERIFICATION/README.md     â†’ Simulation results

RTL/4_SIMULATION_VERIFICATION/transcript_summary.txt     â†’ Simulation results summary

RTL/4_SCHEMATIC/netlist.pdf             â†’ Schematic

LOGIC_SYNTHESIS/SETUP_SYNTHESIS         â†’ Synthesis scripts

LOGIC_SYNTHESIS/NETLIST                 â†’ Synthesised netlist and schematic         

LOGIC_SYNTHESIS/PPA_Reports             â†’ PPA Analysis


## â–¶ Simulation
To run in ModelSim:
vsim -do RTL/4_SIMULATION_VERIFICATION/test.do


# ğŸ‘¨â€ğŸ’» Author
Aryan Mahajan

