 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:46:38 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)
    saed32rvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db)

Number of ports:                          199
Number of nets:                          1264
Number of cells:                         1105
Number of combinational cells:            910
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                         90
Number of references:                      24

Combinational area:               2213.340075
Buf/Inv area:                      125.038849
Noncombinational area:            1288.510122
Macro/Black Box area:                0.000000
Net Interconnect area:             872.012427

Total cell area:                  3501.850197
Total area:                       4373.862624
1
