// Seed: 3528725572
module module_0 (
    input supply1 id_0
);
  parameter integer id_2 = 1;
  assign id_3 = id_2;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4[-1] = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    id_3,
    input  uwire id_1
);
  tri id_4, id_5 = -1;
  nand primCall (id_0, id_5, id_3, id_1);
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
endmodule
module module_2;
  assign id_1 = -1'h0;
  wire id_2;
endmodule
module module_3 (
    output logic id_0,
    output tri1  id_1
);
  final begin : LABEL_0
    id_0 <= id_3;
  end
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
