# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do LB04_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {H:/ENSC252_Projects/HalfAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:34:32 on Oct 17,2017
# vcom -reportprogress 300 -93 -work work H:/ENSC252_Projects/HalfAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HalfAdder
# -- Compiling architecture LogicFunction of HalfAdder
# End time: 11:34:33 on Oct 17,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.halfadder
# vsim -gui "+altera" -l msim_transcript -do "LB04_run_msim_rtl_vhdl.do" 
# Start time: 11:34:36 on Oct 17,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.halfadder(logicfunction)
wave create -driver freeze -pattern clock -initialvalue 0 -period 800ns -dutycycle 50 -starttime 0ns -endtime 800ns sim:/halfadder/A
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue 0 -period 400ns -dutycycle 50 -starttime 0ns -endtime 800ns sim:/halfadder/B
add wave  \
sim:/halfadder/Sum \
sim:/halfadder/Carry
run -all
# End time: 11:46:46 on Oct 17,2017, Elapsed time: 0:12:10
# Errors: 0, Warnings: 0
