# vsim -c -classdebug -voptargs="+acc" "+UVM_TESTNAME=test_no_2" "+UVM_VERBOSITY=DEBUG" -wlf wave/wave_test_no_2.wlf work.testbench -do "log -r /*; coverage save -onexit ucdb/ucdb_test_no_2.ucdb; run -all; quit -f; exit" 
# Start time: 21:54:18 on Mar 13,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.port_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.base_pack(fast)
# Loading work.config_pack(fast)
# Loading work.item_pack(fast)
# Loading work.port_agent_pack(fast)
# Loading work.memory_interface(fast)
# Loading work.memory_agent_pack(fast)
# Loading work.control_interface(fast)
# Loading work.control_agent_pack(fast)
# Loading work.reset_interface(fast)
# Loading work.reset_agent_pack(fast)
# Loading work.seq_pack(fast)
# Loading work.env_pack(fast)
# Loading work.test_pack(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.reset_interface_sv_unit(fast)
# Loading work.reset_interface(fast)
# Loading work.memory_interface_sv_unit(fast)
# Loading work.memory_interface(fast)
# Loading work.control_interface_sv_unit(fast)
# Loading work.control_interface(fast)
# Loading work.port_interface_sv_unit(fast)
# Loading work.port_interface(fast)
# Loading work.switch_top(fast)
# Loading work.reg_top(fast)
# Loading work.reg_rtl(fast)
# Loading work.reg_decoder(fast)
# Loading work.port_top(fast)
# Loading work.fifo(fast)
# Loading work.fsm_in_top(fast)
# Loading work.watchdog(fast)
# Loading work.fsm_in(fast)
# Loading work.fsm_out_top(fast)
# Loading work.fsm_out(fast)
# Loading work.reg_top(fast__1)
# Loading work.reg_decoder(fast__1)
# Loading work.reg_top(fast__2)
# Loading work.reg_decoder(fast__2)
# Loading work.reg_top(fast__3)
# Loading work.reg_decoder(fast__3)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /opt/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# log -r /*
#  coverage save -onexit ucdb/ucdb_test_no_2.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(192) @ 0: reporter [Questa UVM] Add Phase
# UVM_INFO @ 0: reporter [RNTST] Running test test_no_2...
# UVM_INFO src/test/test_no_2.svh(30) @ 0: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/test_no_2.svh(51) @ 0: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/environment.svh(58) @ 0: uvm_test_top.env [env] ---> ENTER PHASE: --> BUILD <--
# Warning: In instance '\/env_pack::coverage::event_cvg ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# UVM_INFO src/test/environment/environment.svh(86) @ 0: uvm_test_top.env [env] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_agent.svh(39) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(22) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(27) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(23) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(32) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.mem_agent [mem_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_agent.svh(39) @ 0: uvm_test_top.env.mem_agent [mem_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(23) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(30) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(23) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(32) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.rst_agent [rst_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_agent.svh(39) @ 0: uvm_test_top.env.rst_agent [rst_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(22) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(27) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(23) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(32) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/scoreboard.svh(73) @ 0: uvm_test_top.env.scb [scb] <--- ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/scoreboard.svh(115) @ 0: uvm_test_top.env.scb [scb] ---> EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.mem_agent [mem_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.mem_agent [mem_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.rst_agent [rst_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.rst_agent [rst_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO src/test/test_no_2.svh(55) @ 0: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> START OF SIMULATION <--
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 test_no_2                   -     @496 
#   env                        environment                 -     @507 
#     cov                      coverage                    -     @741 
#       an_port_control        uvm_analysis_imp_control    -     @780 
#       an_port_memory         uvm_analysis_imp_memory     -     @796 
#       an_port_port_0         uvm_analysis_imp_port_0     -     @748 
#       an_port_port_1         uvm_analysis_imp_port_1     -     @756 
#       an_port_port_2         uvm_analysis_imp_port_2     -     @764 
#       an_port_port_3         uvm_analysis_imp_port_3     -     @772 
#       an_port_reset          uvm_analysis_imp_reset      -     @788 
#     ctrl_agent               control_agent               -     @611 
#       control_agent_driver   control_driver              -     @947 
#         rsp_port             uvm_analysis_port           -     @962 
#         seq_item_port        uvm_seq_item_pull_port      -     @954 
#       control_agent_monitor  control_monitor             -     @970 
#         mon_an_port          uvm_analysis_port           -     @990 
#       control_agent_seqr     uvm_sequencer               -     @838 
#         rsp_export           uvm_analysis_export         -     @845 
#         seq_item_export      uvm_seq_item_pull_imp       -     @939 
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     mem_agent                memory_agent                -     @618 
#       memory_agent_driver    memory_driver               -     @1115
#         rsp_port             uvm_analysis_port           -     @1130
#         seq_item_port        uvm_seq_item_pull_port      -     @1122
#       memory_agent_monitor   memory_monitor              -     @1138
#         mon_an_port          uvm_analysis_port           -     @1162
#       memory_agent_seqr      uvm_sequencer               -     @1006
#         rsp_export           uvm_analysis_export         -     @1013
#         seq_item_export      uvm_seq_item_pull_imp       -     @1107
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_0_agent             port_agent                  -     @564 
#       port_0_driver          port_driver                 -     @1343
#         rsp_port             uvm_analysis_port           -     @1358
#         seq_item_port        uvm_seq_item_pull_port      -     @1350
#       port_0_monitor         port_monitor                -     @1368
#         mon_an_port          uvm_analysis_port           -     @1385
#       port_0_seqr            port_sequencer              -     @1179
#         export_port          uvm_analysis_export         -     @1288
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1296
#           analysis_export    uvm_analysis_imp            -     @1335
#           get_ap             uvm_analysis_port           -     @1327
#           get_peek_export    uvm_get_peek_imp            -     @1311
#           put_ap             uvm_analysis_port           -     @1319
#           put_export         uvm_put_imp                 -     @1303
#         rsp_export           uvm_analysis_export         -     @1186
#         seq_item_export      uvm_seq_item_pull_imp       -     @1280
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_1_agent             port_agent                  -     @572 
#       port_1_driver          port_driver                 -     @1566
#         rsp_port             uvm_analysis_port           -     @1581
#         seq_item_port        uvm_seq_item_pull_port      -     @1573
#       port_1_monitor         port_monitor                -     @1591
#         mon_an_port          uvm_analysis_port           -     @1608
#       port_1_seqr            port_sequencer              -     @1402
#         export_port          uvm_analysis_export         -     @1511
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1519
#           analysis_export    uvm_analysis_imp            -     @1558
#           get_ap             uvm_analysis_port           -     @1550
#           get_peek_export    uvm_get_peek_imp            -     @1534
#           put_ap             uvm_analysis_port           -     @1542
#           put_export         uvm_put_imp                 -     @1526
#         rsp_export           uvm_analysis_export         -     @1409
#         seq_item_export      uvm_seq_item_pull_imp       -     @1503
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_2_agent             port_agent                  -     @580 
#       port_2_driver          port_driver                 -     @1789
#         rsp_port             uvm_analysis_port           -     @1804
#         seq_item_port        uvm_seq_item_pull_port      -     @1796
#       port_2_monitor         port_monitor                -     @1814
#         mon_an_port          uvm_analysis_port           -     @1831
#       port_2_seqr            port_sequencer              -     @1625
#         export_port          uvm_analysis_export         -     @1734
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1742
#           analysis_export    uvm_analysis_imp            -     @1781
#           get_ap             uvm_analysis_port           -     @1773
#           get_peek_export    uvm_get_peek_imp            -     @1757
#           put_ap             uvm_analysis_port           -     @1765
#           put_export         uvm_put_imp                 -     @1749
#         rsp_export           uvm_analysis_export         -     @1632
#         seq_item_export      uvm_seq_item_pull_imp       -     @1726
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_3_agent             port_agent                  -     @588 
#       port_3_driver          port_driver                 -     @2012
#         rsp_port             uvm_analysis_port           -     @2027
#         seq_item_port        uvm_seq_item_pull_port      -     @2019
#       port_3_monitor         port_monitor                -     @2037
#         mon_an_port          uvm_analysis_port           -     @2054
#       port_3_seqr            port_sequencer              -     @1848
#         export_port          uvm_analysis_export         -     @1957
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1965
#           analysis_export    uvm_analysis_imp            -     @2004
#           get_ap             uvm_analysis_port           -     @1996
#           get_peek_export    uvm_get_peek_imp            -     @1980
#           put_ap             uvm_analysis_port           -     @1988
#           put_export         uvm_put_imp                 -     @1972
#         rsp_export           uvm_analysis_export         -     @1855
#         seq_item_export      uvm_seq_item_pull_imp       -     @1949
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     rst_agent                reset_agent                 -     @604 
#       reset_agent_driver     reset_driver                -     @2179
#         rsp_port             uvm_analysis_port           -     @2194
#         seq_item_port        uvm_seq_item_pull_port      -     @2186
#       reset_agent_monitor    reset_monitor               -     @2202
#         mon_an_port          uvm_analysis_port           -     @2222
#       reset_agent_seqr       uvm_sequencer               -     @2070
#         rsp_export           uvm_analysis_export         -     @2077
#         seq_item_export      uvm_seq_item_pull_imp       -     @2171
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     scb                      scoreboard                  -     @734 
#       an_port_control        uvm_analysis_imp_control    -     @2320
#       an_port_memory         uvm_analysis_imp_memory     -     @2336
#       an_port_port_0         uvm_analysis_imp_port_0     -     @2344
#       an_port_port_1         uvm_analysis_imp_port_1     -     @2352
#       an_port_port_2         uvm_analysis_imp_port_2     -     @2360
#       an_port_port_3         uvm_analysis_imp_port_3     -     @2368
#       an_port_reset          uvm_analysis_imp_reset      -     @2328
#     virtual_sequencer        virtual_sequencer           -     @625 
#       rsp_export             uvm_analysis_export         -     @632 
#       seq_item_export        uvm_seq_item_pull_imp       -     @726 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
# --------------------------------------------------------------------
# 
# UVM_INFO src/test/test_no_2.svh(57) @ 0: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> START OF SIMULATION <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(36) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(36) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(36) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=172) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(31) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(36) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(45) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_control/control_driver.svh(33) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(40) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 5: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h0  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 5: uvm_test_top.env.scb [scb] Received item : data_in: 'h0  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 5: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 5: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(278) @ 5: uvm_test_top.env.scb [scb] Memory access deactivated.
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 5: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/scoreboard.svh(284) @ 5: uvm_test_top.env.scb [scb] Received reset : reset: 1 
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(41) @ 15: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 15: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset active!
# UVM_INFO src/test/environment/scoreboard.svh(284) @ 15: uvm_test_top.env.scb [scb] Received reset : reset: 0 
# UVM_INFO src/test/environment/scoreboard.svh(286) @ 15: uvm_test_top.env.scb [scb] Reset acivated : reset: 0 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 15: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.reset' (id=184) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=184) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=196) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=208) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(52) @ 15: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> CONFIGURE <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 25: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/scoreboard.svh(284) @ 25: uvm_test_top.env.scb [scb] Received reset : reset: 1 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 35: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 35: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(278) @ 35: uvm_test_top.env.scb [scb] Memory access deactivated.
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 45: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h8d  mem_rd_data: 'h00000000  mem_addr: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 45: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h8d  mem_rd_data: 'h00000000  mem_addr: 'h1 
# UVM_INFO src/test/environment/scoreboard.svh(259) @ 45: uvm_test_top.env.scb [scb] Memory access activated.
# UVM_INFO src/test/environment/scoreboard.svh(265) @ 45: uvm_test_top.env.scb [scb] Correct port 0 address changed from 0 to 8d.
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 55: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h5e  mem_rd_data: 'h00000000  mem_addr: 'h2
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 55: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h5e  mem_rd_data: 'h00000000  mem_addr: 'h2 
# UVM_INFO src/test/environment/scoreboard.svh(259) @ 55: uvm_test_top.env.scb [scb] Memory access activated.
# UVM_INFO src/test/environment/scoreboard.svh(265) @ 55: uvm_test_top.env.scb [scb] Correct port 1 address changed from 0 to 5e.
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 65: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h3
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 65: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b1  mem_sel_en: 'b1  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h3 
# UVM_INFO src/test/environment/scoreboard.svh(259) @ 65: uvm_test_top.env.scb [scb] Memory access activated.
# UVM_INFO src/test/environment/scoreboard.svh(265) @ 65: uvm_test_top.env.scb [scb] Correct port 2 address changed from 0 to 66.
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 75: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 75: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b1  mem_wr_data: 'h66  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(259) @ 75: uvm_test_top.env.scb [scb] Memory access activated.
# UVM_INFO src/test/environment/scoreboard.svh(265) @ 75: uvm_test_top.env.scb [scb] Correct port 3 address changed from 0 to 66.
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(75) @ 85: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> CONFIGURE <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 85: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(257) @ 85: uvm_test_top.env.scb [scb] Received item : mem_wr_rd_s: 'b0  mem_sel_en: 'b0  mem_ack: 'b0  mem_wr_data: 'h0  mem_rd_data: 'h00000000  mem_addr: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(278) @ 85: uvm_test_top.env.scb [scb] Memory access deactivated.
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 85: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.configure' (id=220) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 85: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=220) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 85: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=232) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 85: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=244) PHASE READY TO END
# UVM_INFO src/test/test_no_2.svh(61) @ 85: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(47) @ 85: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 85: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(82) @ 85: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 85: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_control/control_driver.svh(46) @ 85: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO src/test/sequence/control_sequence.svh(48) @ 185: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(67) @ 185: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: SOF: 'hff DA: 'h8d  SA: 'h56  LENGTH: 'h3 PAYLOAD['h2]: '{55, 52} PARITY: 'h3 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 185: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: SOF: 'hff DA: 'h8d  SA: 'h56  LENGTH: 'h3 PAYLOAD['h2]: '{55, 52} PARITY: 'h3 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 205: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 205: uvm_test_top.env.scb [scb] Received item : data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 215: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 215: uvm_test_top.env.scb [scb] Received item : data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 225: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h56  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 225: uvm_test_top.env.scb [scb] Received item : data_in: 'h56  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 235: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h3  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 235: uvm_test_top.env.scb [scb] Received item : data_in: 'h3  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 245: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h37  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 245: uvm_test_top.env.scb [scb] Received item : data_in: 'h37  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 255: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h34  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 255: uvm_test_top.env.scb [scb] Received item : data_in: 'h34  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 265: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: SOF: 'hff DA: 'h8d  SA: 'h56  LENGTH: 'h3 PAYLOAD['h2]: '{55, 52} PARITY: 'h3 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 265: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h3  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 265: uvm_test_top.env.scb [scb] Received item : data_in: 'h3  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/sequence/control_sequence.svh(70) @ 265: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 275: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 275: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(154) @ 275: uvm_test_top.env.scb [scb] Transaction finished (EOF received).
# UVM_INFO src/test/environment/scoreboard.svh(133) @ 275: uvm_test_top.env.scb [scb] Control packet constructed : SOF: 'h55 DA: 'h0  SA: 'h0  LENGTH: 'h0 PAYLOAD['h0]: '{} PARITY: 'h0 EOF: 'h0 
# UVM_INFO src/test/sequence/control_sequence.svh(48) @ 365: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(67) @ 365: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: SOF: 'hff DA: 'h5e  SA: 'hec  LENGTH: 'h3 PAYLOAD['h2]: '{159, 94} PARITY: 'hc1 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 365: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: SOF: 'hff DA: 'h5e  SA: 'hec  LENGTH: 'h3 PAYLOAD['h2]: '{159, 94} PARITY: 'hc1 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 375: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 375: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 385: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hff  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 385: uvm_test_top.env.scb [scb] Received item : data_in: 'hff  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(148) @ 385: uvm_test_top.env.scb [scb] Transaction started (SOF received).
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 395: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 395: uvm_test_top.env.scb [scb] Received item : data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 405: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hec  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 405: uvm_test_top.env.scb [scb] Received item : data_in: 'hec  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(162) @ 405: uvm_test_top.env.scb [scb] Add item to input packet at the beginning of transaction.
# UVM_INFO src/test/environment/scoreboard.svh(174) @ 405: uvm_test_top.env.scb [scb] Memory data and received DA don't match.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 415: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 415: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 415: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h3  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 415: uvm_test_top.env.scb [scb] Received item : data_in: 'h3  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(162) @ 415: uvm_test_top.env.scb [scb] Add item to input packet at the beginning of transaction.
# UVM_INFO src/test/environment/scoreboard.svh(174) @ 415: uvm_test_top.env.scb [scb] Memory data and received DA don't match.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 425: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 425: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 425: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h9f  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 425: uvm_test_top.env.scb [scb] Received item : data_in: 'h9f  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(162) @ 425: uvm_test_top.env.scb [scb] Add item to input packet at the beginning of transaction.
# UVM_INFO src/test/environment/scoreboard.svh(174) @ 425: uvm_test_top.env.scb [scb] Memory data and received DA don't match.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 435: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 435: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 435: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 435: uvm_test_top.env.scb [scb] Received item : data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(162) @ 435: uvm_test_top.env.scb [scb] Add item to input packet at the beginning of transaction.
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 435: uvm_test_top.env.scb [scb] Memory data and received DA match.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 445: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 445: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 445: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: SOF: 'hff DA: 'h5e  SA: 'hec  LENGTH: 'h3 PAYLOAD['h2]: '{159, 94} PARITY: 'hc1 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 445: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hc1  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 445: uvm_test_top.env.scb [scb] Received item : data_in: 'hc1  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 445: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/sequence/control_sequence.svh(70) @ 445: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 455: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'hff  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 455: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'hff  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 455: uvm_test_top.env.scb [scb] MATCH port read from port 1 : ff.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 455: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 455: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(154) @ 455: uvm_test_top.env.scb [scb] Transaction finished (EOF received).
# UVM_INFO src/test/environment/scoreboard.svh(133) @ 455: uvm_test_top.env.scb [scb] Control packet constructed : SOF: 'hff DA: 'h5e  SA: 'hc1  LENGTH: 'h55 PAYLOAD['h0]: '{} PARITY: 'h0 EOF: 'h0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 465: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h5e  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 465: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h5e  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 465: uvm_test_top.env.scb [scb] MATCH port read from port 1 : 5e.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 475: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'hec  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 475: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'hec  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 475: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected c1; received ec.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 485: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h3  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 485: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h3  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 485: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected c1; received 3.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 495: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h9f  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 495: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h9f  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 495: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected c1; received 9f.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 505: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h5e  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 505: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h5e  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 505: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected c1; received 5e.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 515: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'hc1  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 515: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'hc1  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 515: uvm_test_top.env.scb [scb] MATCH port read from port 1 : c1.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 525: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h55  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 525: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h55  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/scoreboard.svh(227) @ 525: uvm_test_top.env.scb [scb] Port 1 packet constructed : SOF: 'hff DA: 'h5e  SA: 'hec  LENGTH: 'h3 PAYLOAD['h2]: '{159, 94} PARITY: 'hc1 EOF: 'h55 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 525: uvm_test_top.env.scb [scb] MATCH port read from port 1 : 55.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 535: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 535: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/sequence/control_sequence.svh(48) @ 545: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(67) @ 545: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: SOF: 'hff DA: 'h8d  SA: 'hd2  LENGTH: 'h3 PAYLOAD['h2]: '{231, 174} PARITY: 'h49 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 545: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: SOF: 'hff DA: 'h8d  SA: 'hd2  LENGTH: 'h3 PAYLOAD['h2]: '{231, 174} PARITY: 'h49 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 555: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 555: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 565: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 565: uvm_test_top.env.scb [scb] Received item : data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(148) @ 565: uvm_test_top.env.scb [scb] Transaction started (SOF received).
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 575: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8d  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 575: uvm_test_top.env.scb [scb] Received item : data_in: 'h8d  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(162) @ 575: uvm_test_top.env.scb [scb] Add item to input packet at the beginning of transaction.
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 575: uvm_test_top.env.scb [scb] Memory data and received DA match.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 585: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hd2  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 585: uvm_test_top.env.scb [scb] Received item : data_in: 'hd2  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 595: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 595: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 595: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h3  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 595: uvm_test_top.env.scb [scb] Received item : data_in: 'h3  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 595: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 605: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 605: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 605: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'he7  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 605: uvm_test_top.env.scb [scb] Received item : data_in: 'he7  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 605: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 615: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 615: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 615: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hae  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 615: uvm_test_top.env.scb [scb] Received item : data_in: 'hae  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 615: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 625: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 625: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 625: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: SOF: 'hff DA: 'h8d  SA: 'hd2  LENGTH: 'h3 PAYLOAD['h2]: '{231, 174} PARITY: 'h49 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 625: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h49  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 625: uvm_test_top.env.scb [scb] Received item : data_in: 'h49  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 625: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/sequence/control_sequence.svh(70) @ 625: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 635: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hff  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 635: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hff  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 635: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 55; received ff.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 635: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 635: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(154) @ 635: uvm_test_top.env.scb [scb] Transaction finished (EOF received).
# UVM_INFO src/test/environment/scoreboard.svh(133) @ 635: uvm_test_top.env.scb [scb] Control packet constructed : SOF: 'hff DA: 'h8d  SA: 'h3  LENGTH: 'he7 PAYLOAD['h3]: '{174, 73, 85} PARITY: 'h0 EOF: 'h0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 645: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h8d  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 645: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h8d  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 645: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 55; received 8d.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 655: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hd2  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 655: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hd2  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 655: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 55; received d2.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 665: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h3  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 665: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h3  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 665: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 55; received 3.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 675: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'he7  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 675: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'he7  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 675: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 55; received e7.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 685: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hae  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 685: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hae  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 685: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 55; received ae.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 695: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h49  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 695: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h49  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 695: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 55; received 49.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 705: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h55  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 705: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h55  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/scoreboard.svh(227) @ 705: uvm_test_top.env.scb [scb] Port 0 packet constructed : SOF: 'hff DA: 'h8d  SA: 'hd2  LENGTH: 'h3 PAYLOAD['h2]: '{231, 174} PARITY: 'h49 EOF: 'h55 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 705: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 55.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 715: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 715: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/sequence/control_sequence.svh(48) @ 725: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(67) @ 725: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: SOF: 'hff DA: 'h66  SA: 'hf9  LENGTH: 'h4 PAYLOAD['h3]: '{32, 215, 3} PARITY: 'hf4 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 725: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: SOF: 'hff DA: 'h66  SA: 'hf9  LENGTH: 'h4 PAYLOAD['h3]: '{32, 215, 3} PARITY: 'hf4 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 735: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 735: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 745: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 745: uvm_test_top.env.scb [scb] Received item : data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(148) @ 745: uvm_test_top.env.scb [scb] Transaction started (SOF received).
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 755: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 755: uvm_test_top.env.scb [scb] Received item : data_in: 'h66  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(162) @ 755: uvm_test_top.env.scb [scb] Add item to input packet at the beginning of transaction.
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 755: uvm_test_top.env.scb [scb] Memory data and received DA match.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 765: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hf9  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 765: uvm_test_top.env.scb [scb] Received item : data_in: 'hf9  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 765: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 775: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(252) @ 775: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 775: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(247) @ 775: uvm_test_top.env.scb [scb] Received item from PORT 2 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 775: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h4  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 775: uvm_test_top.env.scb [scb] Received item : data_in: 'h4  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 785: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(252) @ 785: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 785: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(247) @ 785: uvm_test_top.env.scb [scb] Received item from PORT 2 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 785: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h20  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 785: uvm_test_top.env.scb [scb] Received item : data_in: 'h20  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 785: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 795: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(252) @ 795: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 795: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(247) @ 795: uvm_test_top.env.scb [scb] Received item from PORT 2 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 795: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hd7  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 795: uvm_test_top.env.scb [scb] Received item : data_in: 'hd7  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 795: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 805: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(252) @ 805: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 805: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(247) @ 805: uvm_test_top.env.scb [scb] Received item from PORT 2 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 805: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h3  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 805: uvm_test_top.env.scb [scb] Received item : data_in: 'h3  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 805: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 815: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'hff  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(252) @ 815: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'hff  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 815: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received ff.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 815: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'hff  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(247) @ 815: uvm_test_top.env.scb [scb] Received item from PORT 2 : PORT: 'hff  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 815: uvm_test_top.env.scb [scb] MATCH port read from port 2 : ff.
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 815: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: SOF: 'hff DA: 'h66  SA: 'hf9  LENGTH: 'h4 PAYLOAD['h3]: '{32, 215, 3} PARITY: 'hf4 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 815: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hf4  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 815: uvm_test_top.env.scb [scb] Received item : data_in: 'hf4  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 815: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/sequence/control_sequence.svh(70) @ 815: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 825: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h66  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(252) @ 825: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h66  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 825: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received 66.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 825: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h66  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(247) @ 825: uvm_test_top.env.scb [scb] Received item from PORT 2 : PORT: 'h66  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 825: uvm_test_top.env.scb [scb] MATCH port read from port 2 : 66.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 825: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 825: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(154) @ 825: uvm_test_top.env.scb [scb] Transaction finished (EOF received).
# UVM_INFO src/test/environment/scoreboard.svh(133) @ 825: uvm_test_top.env.scb [scb] Control packet constructed : SOF: 'hff DA: 'h66  SA: 'hf9  LENGTH: 'h20 PAYLOAD['h4]: '{215, 3, 244, 85} PARITY: 'h0 EOF: 'h0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 835: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'hf9  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(252) @ 835: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'hf9  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 835: uvm_test_top.env.scb [scb] MISS port read from port 3 : expected 0; received f9.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 835: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'hf9  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(247) @ 835: uvm_test_top.env.scb [scb] Received item from PORT 2 : PORT: 'hf9  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 835: uvm_test_top.env.scb [scb] MATCH port read from port 2 : f9.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 845: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(252) @ 845: uvm_test_top.env.scb [scb] Received item from PORT 3 : PORT: 'h0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 845: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(247) @ 845: uvm_test_top.env.scb [scb] Received item from PORT 2 : PORT: 'h0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/sequence/control_sequence.svh(48) @ 915: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(67) @ 915: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: SOF: 'hff DA: 'h5e  SA: 'h45  LENGTH: 'h3 PAYLOAD['h2]: '{37, 164} PARITY: 'h81 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 915: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: SOF: 'hff DA: 'h5e  SA: 'h45  LENGTH: 'h3 PAYLOAD['h2]: '{37, 164} PARITY: 'h81 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 925: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 925: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 935: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 935: uvm_test_top.env.scb [scb] Received item : data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(148) @ 935: uvm_test_top.env.scb [scb] Transaction started (SOF received).
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 945: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 945: uvm_test_top.env.scb [scb] Received item : data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(162) @ 945: uvm_test_top.env.scb [scb] Add item to input packet at the beginning of transaction.
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 945: uvm_test_top.env.scb [scb] Memory data and received DA match.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 955: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h45  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 955: uvm_test_top.env.scb [scb] Received item : data_in: 'h45  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 955: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 965: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 965: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 965: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h3  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 965: uvm_test_top.env.scb [scb] Received item : data_in: 'h3  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 965: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 975: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 975: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 975: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h25  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 975: uvm_test_top.env.scb [scb] Received item : data_in: 'h25  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 985: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 985: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 985: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'ha4  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 985: uvm_test_top.env.scb [scb] Received item : data_in: 'ha4  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 985: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 995: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 995: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 995: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: SOF: 'hff DA: 'h5e  SA: 'h45  LENGTH: 'h3 PAYLOAD['h2]: '{37, 164} PARITY: 'h81 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 995: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h81  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 995: uvm_test_top.env.scb [scb] Received item : data_in: 'h81  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 995: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/sequence/control_sequence.svh(70) @ 995: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1005: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'hff  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 1005: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'hff  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 1005: uvm_test_top.env.scb [scb] MATCH port read from port 1 : ff.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1005: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1005: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(154) @ 1005: uvm_test_top.env.scb [scb] Transaction finished (EOF received).
# UVM_INFO src/test/environment/scoreboard.svh(133) @ 1005: uvm_test_top.env.scb [scb] Control packet constructed : SOF: 'hff DA: 'h5e  SA: 'h45  LENGTH: 'h3 PAYLOAD['h2]: '{164, 129} PARITY: 'h55 EOF: 'h0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1015: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h5e  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 1015: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h5e  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 1015: uvm_test_top.env.scb [scb] MATCH port read from port 1 : 5e.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1025: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h45  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 1025: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h45  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 1025: uvm_test_top.env.scb [scb] MATCH port read from port 1 : 45.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1035: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h3  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 1035: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h3  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 1035: uvm_test_top.env.scb [scb] MATCH port read from port 1 : 3.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1045: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 1045: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/sequence/control_sequence.svh(48) @ 1095: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(67) @ 1095: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: SOF: 'hff DA: 'h8d  SA: 'hd1  LENGTH: 'h3 PAYLOAD['h2]: '{190, 105} PARITY: 'hd7 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 1095: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: SOF: 'hff DA: 'h8d  SA: 'hd1  LENGTH: 'h3 PAYLOAD['h2]: '{190, 105} PARITY: 'hd7 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1105: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1105: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1115: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1115: uvm_test_top.env.scb [scb] Received item : data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(148) @ 1115: uvm_test_top.env.scb [scb] Transaction started (SOF received).
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1125: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1125: uvm_test_top.env.scb [scb] Received item : data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(162) @ 1125: uvm_test_top.env.scb [scb] Add item to input packet at the beginning of transaction.
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1125: uvm_test_top.env.scb [scb] Memory data and received DA match.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1135: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hd1  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1135: uvm_test_top.env.scb [scb] Received item : data_in: 'hd1  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1135: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1145: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1145: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1145: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h3  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1145: uvm_test_top.env.scb [scb] Received item : data_in: 'h3  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1145: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1155: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1155: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1155: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hbe  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1155: uvm_test_top.env.scb [scb] Received item : data_in: 'hbe  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1155: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1165: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1165: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1165: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h69  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1165: uvm_test_top.env.scb [scb] Received item : data_in: 'h69  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1175: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1175: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 1175: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: SOF: 'hff DA: 'h8d  SA: 'hd1  LENGTH: 'h3 PAYLOAD['h2]: '{190, 105} PARITY: 'hd7 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1175: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hd7  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1175: uvm_test_top.env.scb [scb] Received item : data_in: 'hd7  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1175: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/sequence/control_sequence.svh(70) @ 1175: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1185: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hff  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1185: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hff  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 1185: uvm_test_top.env.scb [scb] MATCH port read from port 0 : ff.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1185: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1185: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(154) @ 1185: uvm_test_top.env.scb [scb] Transaction finished (EOF received).
# UVM_INFO src/test/environment/scoreboard.svh(133) @ 1185: uvm_test_top.env.scb [scb] Control packet constructed : SOF: 'hff DA: 'h8d  SA: 'hd1  LENGTH: 'h3 PAYLOAD['h2]: '{190, 215} PARITY: 'h55 EOF: 'h0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1195: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h8d  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1195: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h8d  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 1195: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 8d.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1205: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hd1  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1205: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hd1  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 1205: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected 3; received d1.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1215: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h3  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1215: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h3  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/scoreboard.svh(201) @ 1215: uvm_test_top.env.scb [scb] MATCH port read from port 0 : 3.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1225: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hbe  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1225: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hbe  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 1225: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected e7; received be.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1235: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1235: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/sequence/control_sequence.svh(48) @ 1275: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(67) @ 1275: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: SOF: 'hff DA: 'h8d  SA: 'hcb  LENGTH: 'h4 PAYLOAD['h3]: '{51, 185, 19} PARITY: 'h99 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 1275: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: SOF: 'hff DA: 'h8d  SA: 'hcb  LENGTH: 'h4 PAYLOAD['h3]: '{51, 185, 19} PARITY: 'h99 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1285: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1285: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1295: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1295: uvm_test_top.env.scb [scb] Received item : data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(148) @ 1295: uvm_test_top.env.scb [scb] Transaction started (SOF received).
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1305: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1305: uvm_test_top.env.scb [scb] Received item : data_in: 'h8d  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(162) @ 1305: uvm_test_top.env.scb [scb] Add item to input packet at the beginning of transaction.
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1305: uvm_test_top.env.scb [scb] Memory data and received DA match.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1315: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hcb  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1315: uvm_test_top.env.scb [scb] Received item : data_in: 'hcb  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1315: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1325: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1325: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1325: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h4  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1325: uvm_test_top.env.scb [scb] Received item : data_in: 'h4  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1325: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1335: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1335: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1335: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h33  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1335: uvm_test_top.env.scb [scb] Received item : data_in: 'h33  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1335: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1345: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hcb  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1345: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hcb  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1345: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hb9  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1345: uvm_test_top.env.scb [scb] Received item : data_in: 'hb9  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1345: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1355: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1355: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1355: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h13  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1355: uvm_test_top.env.scb [scb] Received item : data_in: 'h13  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1365: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h4  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1365: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h4  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 1365: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected e7; received 4.
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 1365: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: SOF: 'hff DA: 'h8d  SA: 'hcb  LENGTH: 'h4 PAYLOAD['h3]: '{51, 185, 19} PARITY: 'h99 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1365: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h99  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1365: uvm_test_top.env.scb [scb] Received item : data_in: 'h99  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1365: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/sequence/control_sequence.svh(70) @ 1365: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1375: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h33  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1375: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h33  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1375: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1375: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(154) @ 1375: uvm_test_top.env.scb [scb] Transaction finished (EOF received).
# UVM_INFO src/test/environment/scoreboard.svh(133) @ 1375: uvm_test_top.env.scb [scb] Control packet constructed : SOF: 'hff DA: 'h8d  SA: 'hcb  LENGTH: 'h4 PAYLOAD['h3]: '{51, 185, 153} PARITY: 'h55 EOF: 'h0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1385: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hb9  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1385: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hb9  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 1385: uvm_test_top.env.scb [scb] MISS port read from port 0 : expected e7; received b9.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1395: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(237) @ 1395: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/sequence/control_sequence.svh(48) @ 1465: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(67) @ 1465: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: SOF: 'hff DA: 'h5e  SA: 'hfc  LENGTH: 'h4 PAYLOAD['h3]: '{84, 92, 30} PARITY: 'h16 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 1465: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: SOF: 'hff DA: 'h5e  SA: 'hfc  LENGTH: 'h4 PAYLOAD['h3]: '{84, 92, 30} PARITY: 'h16 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1475: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1475: uvm_test_top.env.scb [scb] Received item : data_in: 'h55  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1485: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1485: uvm_test_top.env.scb [scb] Received item : data_in: 'hff  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(148) @ 1485: uvm_test_top.env.scb [scb] Transaction started (SOF received).
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1495: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1495: uvm_test_top.env.scb [scb] Received item : data_in: 'h5e  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(162) @ 1495: uvm_test_top.env.scb [scb] Add item to input packet at the beginning of transaction.
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 1495: uvm_test_top.env.scb [scb] Memory data and received DA match.
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1505: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'hfc  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1505: uvm_test_top.env.scb [scb] Received item : data_in: 'hfc  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1505: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1515: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 1515: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1515: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h4  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1515: uvm_test_top.env.scb [scb] Received item : data_in: 'h4  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1515: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1525: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 1525: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b0  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1525: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h54  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1525: uvm_test_top.env.scb [scb] Received item : data_in: 'h54  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1525: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1535: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'hfc  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 1535: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'hfc  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1535: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h5c  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1535: uvm_test_top.env.scb [scb] Received item : data_in: 'h5c  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1535: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1545: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 1545: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1545: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h1e  sw_enable_in: 'b0  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1545: uvm_test_top.env.scb [scb] Received item : data_in: 'h1e  sw_enable_in: 'b0  read_out: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(178) @ 1545: uvm_test_top.env.scb [scb] Add item to input packet in middle of transaction.
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 1555: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] Monitored PORT: PORT: 'h4  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(242) @ 1555: uvm_test_top.env.scb [scb] Received item from PORT 1 : PORT: 'h4  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(205) @ 1555: uvm_test_top.env.scb [scb] MISS port read from port 1 : expected a4; received 4.
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 1555: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: SOF: 'hff DA: 'h5e  SA: 'hfc  LENGTH: 'h4 PAYLOAD['h3]: '{84, 92, 30} PARITY: 'h16 EOF: 'h55
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 1555: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data_in: 'h16  sw_enable_in: 'b1  read_out: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(144) @ 1555: uvm_test_top.env.scb [scb] Received item : data_in: 'h16  sw_enable_in: 'b1  read_out: 'b1 
# UVM_INFO src/test/sequence/control_sequence.svh(70) @ 1555: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/test_no_2.svh(72) @ 1555: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 1555: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.main' (id=256) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1555: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=256) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1555: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=268) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1555: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1555: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=292) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 1555: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1555: reporter [PH_READY_TO_END] Phase 'common.run' (id=93) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 1555: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_shutdown' (id=304) PHASE READY TO END
# UVM_INFO src/test/environment/scoreboard.svh(306) @ 1555: uvm_test_top.env.scb [scb] ---> ENTER PHASE: --> CHECK <--
# UVM_INFO src/test/environment/scoreboard.svh(308) @ 1555: uvm_test_top.env.scb [scb] There are 7 packets on control.
# UVM_INFO src/test/environment/scoreboard.svh(310) @ 1555: uvm_test_top.env.scb [scb] Packet no. 0 - start checking.
# UVM_INFO src/test/environment/scoreboard.svh(318) @ 1555: uvm_test_top.env.scb [scb] control: SOF: 'h55 DA: 'h0  SA: 'h0  LENGTH: 'h0 PAYLOAD['h0]: '{} PARITY: 'h0 EOF: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(319) @ 1555: uvm_test_top.env.scb [scb] port 1: SOF: 'hff DA: 'h5e  SA: 'hec  LENGTH: 'h3 PAYLOAD['h2]: '{159, 94} PARITY: 'hc1 EOF: 'h55
# UVM_INFO src/test/item/data_packet.svh(77) @ 1555: reporter@@control_packet_temp_child [control_packet_temp_child] Packet 1 to compare : SOF: 'h55 DA: 'h0  SA: 'h0  LENGTH: 'h0 PAYLOAD['h0]: '{} PARITY: 'h0 EOF: 'h0 
# UVM_INFO src/test/item/data_packet.svh(78) @ 1555: reporter@@control_packet_temp_child [control_packet_temp_child] Packet 2 to compare : SOF: 'hff DA: 'h5e  SA: 'hec  LENGTH: 'h3 PAYLOAD['h2]: '{159, 94} PARITY: 'hc1 EOF: 'h55 
# UVM_INFO src/test/environment/scoreboard.svh(325) @ 1555: uvm_test_top.env.scb [scb] MISS packet nr 0 read from port 1.
# UVM_INFO src/test/item/data_packet.svh(93) @ 1555: reporter@@control_packet_temp_child [control_packet_temp_child] Packet to check : SOF: 'h55 DA: 'h0  SA: 'h0  LENGTH: 'h0 PAYLOAD['h0]: '{} PARITY: 'h0 EOF: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(335) @ 1555: uvm_test_top.env.scb [scb] Incorrect structure for packet nr 0.
# UVM_INFO src/test/environment/scoreboard.svh(339) @ 1555: uvm_test_top.env.scb [scb] Packet no. 0 - finished checking.
# UVM_INFO src/test/environment/scoreboard.svh(310) @ 1555: uvm_test_top.env.scb [scb] Packet no. 1 - start checking.
# UVM_INFO src/test/environment/scoreboard.svh(318) @ 1555: uvm_test_top.env.scb [scb] control: SOF: 'hff DA: 'h5e  SA: 'hc1  LENGTH: 'h55 PAYLOAD['h0]: '{} PARITY: 'h0 EOF: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(319) @ 1555: uvm_test_top.env.scb [scb] port 0: SOF: 'hff DA: 'h8d  SA: 'hd2  LENGTH: 'h3 PAYLOAD['h2]: '{231, 174} PARITY: 'h49 EOF: 'h55
# UVM_INFO src/test/item/data_packet.svh(77) @ 1555: reporter@@control_packet_temp_child [control_packet_temp_child] Packet 1 to compare : SOF: 'hff DA: 'h5e  SA: 'hc1  LENGTH: 'h55 PAYLOAD['h0]: '{} PARITY: 'h0 EOF: 'h0 
# UVM_INFO src/test/item/data_packet.svh(78) @ 1555: reporter@@control_packet_temp_child [control_packet_temp_child] Packet 2 to compare : SOF: 'hff DA: 'h8d  SA: 'hd2  LENGTH: 'h3 PAYLOAD['h2]: '{231, 174} PARITY: 'h49 EOF: 'h55 
# UVM_INFO src/test/environment/scoreboard.svh(325) @ 1555: uvm_test_top.env.scb [scb] MISS packet nr 1 read from port 0.
# UVM_INFO src/test/item/data_packet.svh(93) @ 1555: reporter@@control_packet_temp_child [control_packet_temp_child] Packet to check : SOF: 'hff DA: 'h5e  SA: 'hc1  LENGTH: 'h55 PAYLOAD['h0]: '{} PARITY: 'h0 EOF: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(335) @ 1555: uvm_test_top.env.scb [scb] Incorrect structure for packet nr 1.
# UVM_INFO src/test/environment/scoreboard.svh(339) @ 1555: uvm_test_top.env.scb [scb] Packet no. 1 - finished checking.
# UVM_INFO src/test/environment/scoreboard.svh(310) @ 1555: uvm_test_top.env.scb [scb] Packet no. 2 - start checking.
# UVM_INFO src/test/item/data_packet.svh(93) @ 1555: reporter@@control_packet_temp_child [control_packet_temp_child] Packet to check : SOF: 'hff DA: 'h8d  SA: 'h3  LENGTH: 'he7 PAYLOAD['h3]: '{174, 73, 85} PARITY: 'h0 EOF: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(335) @ 1555: uvm_test_top.env.scb [scb] Incorrect structure for packet nr 2.
# UVM_INFO src/test/environment/scoreboard.svh(339) @ 1555: uvm_test_top.env.scb [scb] Packet no. 2 - finished checking.
# UVM_INFO src/test/environment/scoreboard.svh(310) @ 1555: uvm_test_top.env.scb [scb] Packet no. 3 - start checking.
# UVM_INFO src/test/item/data_packet.svh(93) @ 1555: reporter@@control_packet_temp_child [control_packet_temp_child] Packet to check : SOF: 'hff DA: 'h66  SA: 'hf9  LENGTH: 'h20 PAYLOAD['h4]: '{215, 3, 244, 85} PARITY: 'h0 EOF: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(335) @ 1555: uvm_test_top.env.scb [scb] Incorrect structure for packet nr 3.
# UVM_INFO src/test/environment/scoreboard.svh(339) @ 1555: uvm_test_top.env.scb [scb] Packet no. 3 - finished checking.
# UVM_INFO src/test/environment/scoreboard.svh(310) @ 1555: uvm_test_top.env.scb [scb] Packet no. 4 - start checking.
# UVM_INFO src/test/item/data_packet.svh(93) @ 1555: reporter@@control_packet_temp_child [control_packet_temp_child] Packet to check : SOF: 'hff DA: 'h5e  SA: 'h45  LENGTH: 'h3 PAYLOAD['h2]: '{164, 129} PARITY: 'h55 EOF: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(335) @ 1555: uvm_test_top.env.scb [scb] Incorrect structure for packet nr 4.
# UVM_INFO src/test/environment/scoreboard.svh(339) @ 1555: uvm_test_top.env.scb [scb] Packet no. 4 - finished checking.
# UVM_INFO src/test/environment/scoreboard.svh(310) @ 1555: uvm_test_top.env.scb [scb] Packet no. 5 - start checking.
# UVM_INFO src/test/item/data_packet.svh(93) @ 1555: reporter@@control_packet_temp_child [control_packet_temp_child] Packet to check : SOF: 'hff DA: 'h8d  SA: 'hd1  LENGTH: 'h3 PAYLOAD['h2]: '{190, 215} PARITY: 'h55 EOF: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(335) @ 1555: uvm_test_top.env.scb [scb] Incorrect structure for packet nr 5.
# UVM_INFO src/test/environment/scoreboard.svh(339) @ 1555: uvm_test_top.env.scb [scb] Packet no. 5 - finished checking.
# UVM_INFO src/test/environment/scoreboard.svh(310) @ 1555: uvm_test_top.env.scb [scb] Packet no. 6 - start checking.
# UVM_INFO src/test/item/data_packet.svh(93) @ 1555: reporter@@control_packet_temp_child [control_packet_temp_child] Packet to check : SOF: 'hff DA: 'h8d  SA: 'hcb  LENGTH: 'h4 PAYLOAD['h3]: '{51, 185, 153} PARITY: 'h55 EOF: 'h0 
# UVM_INFO src/test/environment/scoreboard.svh(335) @ 1555: uvm_test_top.env.scb [scb] Incorrect structure for packet nr 6.
# UVM_INFO src/test/environment/scoreboard.svh(339) @ 1555: uvm_test_top.env.scb [scb] Packet no. 6 - finished checking.
# UVM_INFO src/test/environment/scoreboard.svh(349) @ 1555: uvm_test_top.env.scb [scb] <--- EXIT PHASE: --> CHECK <--
# UVM_INFO src/test/environment/coverage/coverage.svh(136) @ 1555: uvm_test_top.env.cov [cov] ---> EXIT PHASE: --> REPORT <--
# UVM_INFO src/test/environment/coverage/coverage.svh(137) @ 1555: uvm_test_top.env.cov [cov] Ports coverage   = 91.07%
# UVM_INFO src/test/environment/coverage/coverage.svh(138) @ 1555: uvm_test_top.env.cov [cov] Memory coverage  = 57.22%
# UVM_INFO src/test/environment/coverage/coverage.svh(139) @ 1555: uvm_test_top.env.cov [cov] Control coverage = 75.00%
# UVM_INFO src/test/environment/coverage/coverage.svh(140) @ 1555: uvm_test_top.env.cov [cov] Data coverage    = 47.45%
# UVM_INFO src/test/environment/coverage/coverage.svh(141) @ 1555: uvm_test_top.env.cov [cov] Event coverage   = 44.73%
# UVM_INFO src/test/environment/coverage/coverage.svh(142) @ 1555: uvm_test_top.env.cov [cov] <--- EXIT PHASE: --> REPORT <--
# UVM_INFO src/test/environment/scoreboard.svh(353) @ 1555: uvm_test_top.env.scb [scb] ---> ENTER PHASE: --> REPORT <--
# UVM_INFO src/test/environment/scoreboard.svh(354) @ 1555: uvm_test_top.env.scb [scb] There were 7 sent packets: INCORRECT/CORRECT STRUCTURE: 7/0.
# UVM_INFO src/test/environment/scoreboard.svh(355) @ 1555: uvm_test_top.env.scb [scb] There were 0 dropped packets.
# UVM_INFO src/test/environment/scoreboard.svh(357) @ 1555: uvm_test_top.env.scb [scb] ON PORT 0:
# UVM_INFO src/test/environment/scoreboard.svh(358) @ 1555: uvm_test_top.env.scb [scb] There were 1 received packets: MISSED/MATCHED: 3/-2.
# UVM_INFO src/test/environment/scoreboard.svh(359) @ 1555: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(360) @ 1555: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 11/4.
# UVM_INFO src/test/environment/scoreboard.svh(357) @ 1555: uvm_test_top.env.scb [scb] ON PORT 1:
# UVM_INFO src/test/environment/scoreboard.svh(358) @ 1555: uvm_test_top.env.scb [scb] There were 1 received packets: MISSED/MATCHED: 3/-2.
# UVM_INFO src/test/environment/scoreboard.svh(359) @ 1555: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(360) @ 1555: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 5/8.
# UVM_INFO src/test/environment/scoreboard.svh(357) @ 1555: uvm_test_top.env.scb [scb] ON PORT 2:
# UVM_INFO src/test/environment/scoreboard.svh(358) @ 1555: uvm_test_top.env.scb [scb] There were 0 received packets: MISSED/MATCHED: 1/-1.
# UVM_INFO src/test/environment/scoreboard.svh(359) @ 1555: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(360) @ 1555: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 0/3.
# UVM_INFO src/test/environment/scoreboard.svh(357) @ 1555: uvm_test_top.env.scb [scb] ON PORT 3:
# UVM_INFO src/test/environment/scoreboard.svh(358) @ 1555: uvm_test_top.env.scb [scb] There were 0 received packets: MISSED/MATCHED: 0/0.
# UVM_INFO src/test/environment/scoreboard.svh(359) @ 1555: uvm_test_top.env.scb [scb] There were 0 left packets.
# UVM_INFO src/test/environment/scoreboard.svh(360) @ 1555: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 3/0.
# UVM_INFO src/test/environment/scoreboard.svh(362) @ 1555: uvm_test_top.env.scb [scb] Byte MISS/MATCH: 19/15.
# UVM_INFO src/test/environment/scoreboard.svh(363) @ 1555: uvm_test_top.env.scb [scb] <--- EXIT PHASE: --> REPORT <--
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  764
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [PH/TRC/EXE/ALLDROP]     3
# [PHASESEQ]   104
# [PH_READY_TO_END]    13
# [Questa UVM]     4
# [RNTST]     1
# [UVMTOP]     1
# [control_agent_driver]    21
# [control_agent_monitor]    77
# [control_packet_temp_child]    11
# [cov]     7
# [ctrl_agent]     4
# [ctrl_seq]    24
# [env]     2
# [mem_agent]     4
# [memory_agent_driver]     7
# [memory_agent_monitor]    10
# [port_0_agent]     4
# [port_0_driver]     5
# [port_0_monitor]    34
# [port_1_agent]     4
# [port_1_driver]     5
# [port_1_monitor]    30
# [port_2_agent]     4
# [port_2_driver]     5
# [port_2_monitor]    11
# [port_3_agent]     4
# [port_3_driver]     5
# [port_3_monitor]    11
# [reset_agent_driver]     5
# [reset_agent_monitor]     6
# [rst_agent]     4
# [scb]   328
# [uvm_test_top]     6
# ** Note: $finish    : /opt/questa/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1555 ns  Iteration: 110  Instance: /testbench
# Saving coverage database on exit...
# End time: 21:54:22 on Mar 13,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
