{
  "Top": "scheduler_hls",
  "RtlTop": "scheduler_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "scheduler_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "cntrl_start": {
      "index": "0",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "cntrl_start",
          "name": "cntrl_start",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cntrl_reset_n": {
      "index": "1",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "cntrl_reset_n",
          "name": "cntrl_reset_n",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cntrl_layer_idx": {
      "index": "2",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "cntrl_layer_idx",
          "name": "cntrl_layer_idx",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cntrl_layer_idx_ap_vld",
          "name": "cntrl_layer_idx_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "cntrl_busy": {
      "index": "3",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "cntrl_busy",
          "name": "cntrl_busy",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cntrl_busy_ap_vld",
          "name": "cntrl_busy_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "cntrl_start_out": {
      "index": "4",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "cntrl_start_out",
          "name": "cntrl_start_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cntrl_start_out_ap_vld",
          "name": "cntrl_start_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "axis_in_valid": {
      "index": "5",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "axis_in_valid",
          "name": "axis_in_valid",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axis_in_last": {
      "index": "6",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "axis_in_last",
          "name": "axis_in_last",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axis_in_ready": {
      "index": "7",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "axis_in_ready",
          "name": "axis_in_ready",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "axis_in_ready_ap_vld",
          "name": "axis_in_ready_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "wl_ready": {
      "index": "8",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "wl_ready",
          "name": "wl_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "wl_start": {
      "index": "9",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wl_start",
          "name": "wl_start",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wl_start_ap_vld",
          "name": "wl_start_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "wl_addr_sel": {
      "index": "10",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wl_addr_sel",
          "name": "wl_addr_sel",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wl_addr_sel_ap_vld",
          "name": "wl_addr_sel_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "wl_layer": {
      "index": "11",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wl_layer",
          "name": "wl_layer",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wl_layer_ap_vld",
          "name": "wl_layer_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "wl_head": {
      "index": "12",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wl_head",
          "name": "wl_head",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wl_head_ap_vld",
          "name": "wl_head_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "wl_tile": {
      "index": "13",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wl_tile",
          "name": "wl_tile",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wl_tile_ap_vld",
          "name": "wl_tile_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "dma_done": {
      "index": "14",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "dma_done",
          "name": "dma_done",
          "usage": "data",
          "direction": "in"
        }]
    },
    "compute_ready": {
      "index": "15",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "compute_ready",
          "name": "compute_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "compute_done": {
      "index": "16",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "compute_done",
          "name": "compute_done",
          "usage": "data",
          "direction": "in"
        }]
    },
    "requant_ready": {
      "index": "17",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "requant_ready",
          "name": "requant_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "requant_done": {
      "index": "18",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "requant_done",
          "name": "requant_done",
          "usage": "data",
          "direction": "in"
        }]
    },
    "head_ctx_ref": {
      "index": "19",
      "direction": "inout",
      "srcType": "HeadCtx&",
      "srcSize": "192",
      "hwRefs": [
        {
          "type": "port",
          "interface": "head_ctx_ref_0_i",
          "name": "head_ctx_ref_0_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_0_o",
          "name": "head_ctx_ref_0_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_0_o_ap_vld",
          "name": "head_ctx_ref_0_o_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_1_i",
          "name": "head_ctx_ref_1_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_1_o",
          "name": "head_ctx_ref_1_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_1_o_ap_vld",
          "name": "head_ctx_ref_1_o_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_2_i",
          "name": "head_ctx_ref_2_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_2_o",
          "name": "head_ctx_ref_2_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_2_o_ap_vld",
          "name": "head_ctx_ref_2_o_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_3_i",
          "name": "head_ctx_ref_3_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_3_o",
          "name": "head_ctx_ref_3_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "head_ctx_ref_3_o_ap_vld",
          "name": "head_ctx_ref_3_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "compute_start": {
      "index": "20",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "compute_start",
          "name": "compute_start",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "compute_start_ap_vld",
          "name": "compute_start_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "compute_op": {
      "index": "21",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "compute_op",
          "name": "compute_op",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "compute_op_ap_vld",
          "name": "compute_op_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "requant_start": {
      "index": "22",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "requant_start",
          "name": "requant_start",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "requant_start_ap_vld",
          "name": "requant_start_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "requant_op": {
      "index": "23",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "requant_op",
          "name": "requant_op",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "requant_op_ap_vld",
          "name": "requant_op_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "stream_ready": {
      "index": "24",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "stream_ready",
          "name": "stream_ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_start": {
      "index": "25",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "stream_start",
          "name": "stream_start",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "stream_start_ap_vld",
          "name": "stream_start_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "stream_done": {
      "index": "26",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "stream_done",
          "name": "stream_done",
          "usage": "data",
          "direction": "in"
        }]
    },
    "done": {
      "index": "27",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [
        {
          "type": "port",
          "interface": "done",
          "name": "done",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "done_ap_vld",
          "name": "done_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "debug_compute_done": {
      "index": "28",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "debug_compute_done",
          "name": "debug_compute_done",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "debug_compute_done_ap_vld",
          "name": "debug_compute_done_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "STATE": {
      "index": "29",
      "direction": "out",
      "srcType": "SchedState&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "STATE",
          "name": "STATE",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "STATE_ap_vld",
          "name": "STATE_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "scheduler_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "scheduler_hls",
    "Version": "1.0",
    "DisplayName": "Scheduler_hls",
    "Revision": "2114368811",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_scheduler_hls_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/..\/..\/HLS-Verilog\/Scheduler_FSM\/src-hls\/Scheduler_FSM.hpp",
      "..\/..\/..\/..\/..\/..\/HLS-Verilog\/Scheduler_FSM\/src-hls\/Scheduler_FSM.cpp",
      "..\/..\/..\/..\/..\/..\/HLS-Verilog\/Scheduler_FSM\/src-hls\/Head_Helpers\/head_helpers.hpp",
      "..\/..\/..\/..\/..\/..\/HLS-Verilog\/Scheduler_FSM\/src-hls\/Head_Helpers\/head_helpers.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/..\/..\/HLS-Verilog\/Scheduler_FSM\/src-hls\/Scheduler_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/scheduler_hls_run_single_head.vhd",
      "impl\/vhdl\/scheduler_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/scheduler_hls_run_single_head.v",
      "impl\/verilog\/scheduler_hls.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/scheduler_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "cntrl_start": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"cntrl_start": "DATA"},
      "ports": ["cntrl_start"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cntrl_start"
        }]
    },
    "cntrl_reset_n": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"cntrl_reset_n": "DATA"},
      "ports": ["cntrl_reset_n"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cntrl_reset_n"
        }]
    },
    "cntrl_layer_idx": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"cntrl_layer_idx": "DATA"},
      "ports": ["cntrl_layer_idx"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cntrl_layer_idx"
        }]
    },
    "cntrl_busy": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"cntrl_busy": "DATA"},
      "ports": ["cntrl_busy"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cntrl_busy"
        }]
    },
    "cntrl_start_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"cntrl_start_out": "DATA"},
      "ports": ["cntrl_start_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cntrl_start_out"
        }]
    },
    "axis_in_valid": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"axis_in_valid": "DATA"},
      "ports": ["axis_in_valid"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "axis_in_valid"
        }]
    },
    "axis_in_last": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"axis_in_last": "DATA"},
      "ports": ["axis_in_last"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "axis_in_last"
        }]
    },
    "axis_in_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"axis_in_ready": "DATA"},
      "ports": ["axis_in_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "axis_in_ready"
        }]
    },
    "wl_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"wl_ready": "DATA"},
      "ports": ["wl_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "wl_ready"
        }]
    },
    "wl_start": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"wl_start": "DATA"},
      "ports": ["wl_start"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "wl_start"
        }]
    },
    "wl_addr_sel": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"wl_addr_sel": "DATA"},
      "ports": ["wl_addr_sel"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "wl_addr_sel"
        }]
    },
    "wl_layer": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"wl_layer": "DATA"},
      "ports": ["wl_layer"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "wl_layer"
        }]
    },
    "wl_head": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"wl_head": "DATA"},
      "ports": ["wl_head"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "wl_head"
        }]
    },
    "wl_tile": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"wl_tile": "DATA"},
      "ports": ["wl_tile"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "wl_tile"
        }]
    },
    "dma_done": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"dma_done": "DATA"},
      "ports": ["dma_done"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "dma_done"
        }]
    },
    "compute_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"compute_ready": "DATA"},
      "ports": ["compute_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "compute_ready"
        }]
    },
    "compute_done": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"compute_done": "DATA"},
      "ports": ["compute_done"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "compute_done"
        }]
    },
    "requant_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"requant_ready": "DATA"},
      "ports": ["requant_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "requant_ready"
        }]
    },
    "requant_done": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"requant_done": "DATA"},
      "ports": ["requant_done"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "requant_done"
        }]
    },
    "head_ctx_ref_0_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_0_i": "DATA"},
      "ports": ["head_ctx_ref_0_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_0_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_0_o": "DATA"},
      "ports": ["head_ctx_ref_0_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_1_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_1_i": "DATA"},
      "ports": ["head_ctx_ref_1_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_1_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_1_o": "DATA"},
      "ports": ["head_ctx_ref_1_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_2_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_2_i": "DATA"},
      "ports": ["head_ctx_ref_2_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_2_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_2_o": "DATA"},
      "ports": ["head_ctx_ref_2_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_3_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_3_i": "DATA"},
      "ports": ["head_ctx_ref_3_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "head_ctx_ref_3_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "66",
      "portMap": {"head_ctx_ref_3_o": "DATA"},
      "ports": ["head_ctx_ref_3_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "head_ctx_ref"
        }]
    },
    "compute_start": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"compute_start": "DATA"},
      "ports": ["compute_start"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "compute_start"
        }]
    },
    "compute_op": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"compute_op": "DATA"},
      "ports": ["compute_op"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "compute_op"
        }]
    },
    "requant_start": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"requant_start": "DATA"},
      "ports": ["requant_start"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "requant_start"
        }]
    },
    "requant_op": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"requant_op": "DATA"},
      "ports": ["requant_op"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "requant_op"
        }]
    },
    "stream_ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"stream_ready": "DATA"},
      "ports": ["stream_ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "stream_ready"
        }]
    },
    "stream_start": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"stream_start": "DATA"},
      "ports": ["stream_start"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "stream_start"
        }]
    },
    "stream_done": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"stream_done": "DATA"},
      "ports": ["stream_done"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "stream_done"
        }]
    },
    "done": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"done": "DATA"},
      "ports": ["done"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "done"
        }]
    },
    "debug_compute_done": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"debug_compute_done": "DATA"},
      "ports": ["debug_compute_done"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "debug_compute_done"
        }]
    },
    "STATE": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"STATE": "DATA"},
      "ports": ["STATE"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "STATE"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "cntrl_start": {
      "dir": "in",
      "width": "1"
    },
    "cntrl_reset_n": {
      "dir": "in",
      "width": "1"
    },
    "cntrl_layer_idx": {
      "dir": "out",
      "width": "32"
    },
    "cntrl_layer_idx_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "cntrl_busy": {
      "dir": "out",
      "width": "1"
    },
    "cntrl_busy_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "cntrl_start_out": {
      "dir": "out",
      "width": "1"
    },
    "cntrl_start_out_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "axis_in_valid": {
      "dir": "in",
      "width": "1"
    },
    "axis_in_last": {
      "dir": "in",
      "width": "1"
    },
    "axis_in_ready": {
      "dir": "out",
      "width": "1"
    },
    "axis_in_ready_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "wl_ready": {
      "dir": "in",
      "width": "1"
    },
    "wl_start": {
      "dir": "out",
      "width": "1"
    },
    "wl_start_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "wl_addr_sel": {
      "dir": "out",
      "width": "32"
    },
    "wl_addr_sel_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "wl_layer": {
      "dir": "out",
      "width": "32"
    },
    "wl_layer_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "wl_head": {
      "dir": "out",
      "width": "32"
    },
    "wl_head_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "wl_tile": {
      "dir": "out",
      "width": "32"
    },
    "wl_tile_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "dma_done": {
      "dir": "in",
      "width": "1"
    },
    "compute_ready": {
      "dir": "in",
      "width": "1"
    },
    "compute_done": {
      "dir": "in",
      "width": "1"
    },
    "requant_ready": {
      "dir": "in",
      "width": "1"
    },
    "requant_done": {
      "dir": "in",
      "width": "1"
    },
    "head_ctx_ref_0_i": {
      "dir": "in",
      "width": "66"
    },
    "head_ctx_ref_0_o": {
      "dir": "out",
      "width": "66"
    },
    "head_ctx_ref_0_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "head_ctx_ref_1_i": {
      "dir": "in",
      "width": "66"
    },
    "head_ctx_ref_1_o": {
      "dir": "out",
      "width": "66"
    },
    "head_ctx_ref_1_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "head_ctx_ref_2_i": {
      "dir": "in",
      "width": "66"
    },
    "head_ctx_ref_2_o": {
      "dir": "out",
      "width": "66"
    },
    "head_ctx_ref_2_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "head_ctx_ref_3_i": {
      "dir": "in",
      "width": "66"
    },
    "head_ctx_ref_3_o": {
      "dir": "out",
      "width": "66"
    },
    "head_ctx_ref_3_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "compute_start": {
      "dir": "out",
      "width": "1"
    },
    "compute_start_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "compute_op": {
      "dir": "out",
      "width": "32"
    },
    "compute_op_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "requant_start": {
      "dir": "out",
      "width": "1"
    },
    "requant_start_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "requant_op": {
      "dir": "out",
      "width": "32"
    },
    "requant_op_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "stream_ready": {
      "dir": "in",
      "width": "1"
    },
    "stream_start": {
      "dir": "out",
      "width": "1"
    },
    "stream_start_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "stream_done": {
      "dir": "in",
      "width": "1"
    },
    "done": {
      "dir": "out",
      "width": "1"
    },
    "done_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "debug_compute_done": {
      "dir": "out",
      "width": "32"
    },
    "debug_compute_done_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "STATE": {
      "dir": "out",
      "width": "32"
    },
    "STATE_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "scheduler_hls",
      "BindInstances": "or_ln267_fu_8572_p2 or_ln265_fu_8579_p2 or_ln255_fu_8618_p2 or_ln253_fu_8625_p2 or_ln251_fu_8632_p2 or_ln249_fu_8639_p2 or_ln247_fu_8646_p2 add_ln631_fu_8705_p2 icmp_ln631_fu_8721_p2 xor_ln618_fu_8751_p2 or_ln618_fu_8757_p2 and_ln623_fu_8769_p2 xor_ln605_fu_8787_p2 or_ln605_fu_8793_p2 and_ln610_fu_8805_p2 xor_ln560_fu_8831_p2 or_ln560_fu_8837_p2 and_ln565_fu_8849_p2 icmp_ln572_fu_8881_p2 xor_ln579_fu_8887_p2 or_ln579_fu_8893_p2 and_ln586_fu_8915_p2 and_ln589_fu_8925_p2 xor_ln594_fu_8931_p2 or_ln594_fu_8937_p2 or_ln594_1_fu_8943_p2 add_ln598_fu_8955_p2 icmp_ln531_fu_9017_p2 xor_ln537_fu_9023_p2 or_ln537_fu_9029_p2 and_ln544_fu_9051_p2 and_ln547_fu_9061_p2 xor_ln552_fu_9067_p2 or_ln552_fu_9073_p2 or_ln552_1_fu_9079_p2 add_ln556_fu_9091_p2 xor_ln515_fu_9133_p2 or_ln515_fu_9139_p2 and_ln520_fu_9151_p2 xor_ln502_fu_9169_p2 or_ln502_fu_9175_p2 and_ln507_fu_9187_p2 icmp_ln472_fu_9219_p2 xor_ln478_fu_9225_p2 or_ln478_fu_9231_p2 and_ln485_fu_9253_p2 and_ln488_fu_9263_p2 xor_ln493_fu_9269_p2 or_ln493_fu_9275_p2 or_ln493_1_fu_9281_p2 add_ln497_fu_9293_p2 xor_ln459_fu_9335_p2 or_ln459_fu_9341_p2 and_ln464_fu_9353_p2 icmp_ln411_fu_9381_p2 icmp_ln412_fu_9387_p2 select_ln412_fu_9393_p3 head_group_att_value_compute_done_0_fu_9569_p2 head_group_softmax_compute_done_0_fu_9576_p2 head_group_val_scale_compute_done_0_fu_9583_p2 head_group_att_scores_compute_done_0_fu_9590_p2 head_group_v_compute_done_0_fu_9597_p2 head_group_k_compute_done_0_fu_9604_p2 head_group_q_compute_done_0_fu_9611_p2 head_group_att_value_started_0_fu_9618_p2 head_group_softmax_started_0_fu_9625_p2 head_group_val_scale_started_0_fu_9632_p2 head_group_att_scores_started_0_fu_9639_p2 head_group_v_started_0_fu_9646_p2 head_group_k_started_0_fu_9653_p2 head_group_q_started_0_fu_9660_p2 head_group_start_head_7_0_fu_9667_p2 head_group_compute_op_0_fu_9673_p3 head_group_compute_start_0_fu_9686_p2 head_group_compute_done_0_fu_9692_p2 head_group_compute_ready_0_fu_9699_p2 head_group_phase_0_fu_9706_p3 head_group_layer_stamp_2_fu_9719_p3 select_ln412_1_fu_9729_p3 head_group_att_value_compute_done_4_0_fu_9905_p2 head_group_softmax_compute_done_4_0_fu_9911_p2 head_group_val_scale_compute_done_4_0_fu_9917_p2 head_group_att_scores_compute_done_4_0_fu_9923_p2 head_group_v_compute_done_4_0_fu_9929_p2 head_group_k_compute_done_4_0_fu_9935_p2 head_group_q_compute_done_4_0_fu_9941_p2 head_group_att_value_started_4_0_fu_9947_p2 head_group_softmax_started_4_0_fu_9953_p2 head_group_val_scale_started_4_0_fu_9959_p2 head_group_att_scores_started_4_0_fu_9965_p2 head_group_v_started_4_0_fu_9971_p2 head_group_k_started_4_0_fu_9977_p2 head_group_q_started_4_0_fu_9983_p2 head_group_start_head_8_0_fu_9989_p2 head_group_compute_op_4_0_fu_9995_p3 head_group_compute_start_4_0_fu_10007_p2 head_group_compute_done_4_0_fu_10013_p2 head_group_compute_ready_4_0_fu_10019_p2 head_group_phase_4_0_fu_10025_p3 head_group_layer_stamp_6_fu_10037_p3 icmp_ln205_fu_10045_p2 icmp_ln206_fu_10051_p2 head_group_start_head_fu_10057_p2 icmp_ln205_1_fu_10345_p2 icmp_ln206_1_fu_10350_p2 head_group_start_head_4_fu_10355_p2 group_finished_2_fu_10366_p2 xor_ln434_fu_10575_p2 add_ln442_fu_10582_p2 icmp_ln444_fu_10588_p2 and_ln339_fu_10185_p2 xor_ln641_fu_10201_p2 or_ln641_fu_10207_p2 and_ln644_fu_10219_p2 wl_head",
      "Instances": [{
          "ModuleName": "run_single_head",
          "InstanceName": "grp_run_single_head_fu_8068",
          "BindInstances": "icmp_ln50_fu_1596_p2 and_ln50_fu_1602_p2 and_ln50_1_fu_1635_p2 and_ln50_2_fu_1666_p2 and_ln50_3_fu_1697_p2 and_ln50_4_fu_1728_p2 and_ln50_5_fu_1759_p2 and_ln50_6_fu_1790_p2 and_ln50_7_fu_1821_p2 and_ln50_8_fu_1852_p2 and_ln50_9_fu_1858_p2 and_ln50_10_fu_1864_p2 and_ln50_11_fu_1870_p2 and_ln50_12_fu_1876_p2 and_ln50_13_fu_1882_p2 and_ln50_14_fu_1888_p2 select_ln50_fu_1894_p3 and_ln50_15_fu_1902_p2 select_ln50_1_fu_1928_p3 or_ln56_fu_1936_p2 ctx_q_compute_done_2_fu_1942_p2 or_ln57_fu_1974_p2 ctx_k_compute_done_2_fu_1980_p2 or_ln58_fu_2012_p2 ctx_v_compute_done_2_fu_2018_p2 or_ln59_fu_2050_p2 ctx_att_scores_compute_done_2_fu_2056_p2 or_ln60_fu_2088_p2 ctx_val_scale_compute_done_2_fu_2094_p2 or_ln61_fu_2126_p2 ctx_softmax_compute_done_2_fu_2132_p2 or_ln62_fu_2164_p2 ctx_att_value_compute_done_2_fu_2170_p2 xor_ln168_fu_2252_p2 or_ln168_fu_2258_p2 select_ln172_fu_2264_p3 xor_ln158_fu_2273_p2 or_ln158_fu_2279_p2 select_ln162_fu_2285_p3 xor_ln148_fu_2294_p2 or_ln148_fu_2300_p2 select_ln152_fu_2306_p3 xor_ln138_fu_2315_p2 or_ln138_fu_2321_p2 select_ln142_fu_2327_p3 xor_ln118_fu_2336_p2 or_ln118_fu_2342_p2 select_ln123_fu_2348_p3 xor_ln102_fu_2357_p2 or_ln102_fu_2363_p2 select_ln107_fu_2369_p3 xor_ln91_fu_2378_p2 or_ln91_fu_2384_p2 select_ln96_fu_2390_p3 xor_ln68_fu_2399_p2 and_ln68_fu_2405_p2 and_ln68_1_fu_2412_p2 and_ln68_2_fu_2419_p2 and_ln68_3_fu_2426_p2 and_ln68_4_fu_2433_p2 and_ln68_5_fu_2440_p2 and_ln68_6_fu_2447_p2 and_ln68_7_fu_2454_p2 and_ln68_8_fu_2461_p2 and_ln68_9_fu_2468_p2 and_ln68_10_fu_2475_p2 and_ln68_11_fu_2482_p2 and_ln68_12_fu_2489_p2 and_ln68_13_fu_2496_p2 and_ln68_14_fu_2503_p2 and_ln68_15_fu_2510_p2 and_ln186_fu_2530_p2"
        }]
    },
    "Info": {
      "run_single_head": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "scheduler_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "run_single_head": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.925"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "234240",
          "UTIL_FF": "0",
          "LUT": "756",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "scheduler_hls": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.809"
        },
        "Area": {
          "FF": "578",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "4003",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-29 02:11:06 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
