0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.sim/tb.sv,1744496986,systemVerilog,,,,tb_RV32I,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/ControlUnit.sv,1744495856,systemVerilog,,C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv,C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/defines.sv,ControlUnit,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/DataPath.sv,1744495865,systemVerilog,,C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/MCU.sv,C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/defines.sv,DataPath;RegisterFile;adder;alu;extend;mux_2x1;register,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/MCU.sv,1744495873,systemVerilog,,C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/RV32i_Core_o.sv,C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/defines.sv,MCU,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/RV32i_Core_o.sv,1744495885,systemVerilog,,C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/ram.sv,C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/defines.sv,RV32I_Core,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/defines.sv,1744380574,verilog,,,,,,,,,,,,
C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/ram.sv,1744489354,systemVerilog,,C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/rom.sv,,ram,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.srcs/sources_1/new/rom.sv,1744492363,systemVerilog,,C:/Users/parkj/Desktop/RV32I_Project_Final/project_1/project_1.sim/tb.sv,,rom,,uvm,../../../../project_1.srcs/sources_1/new,,,,,
