[connectivity]
sp=cp4_32_opt_accel_1.cp4_32_1_merged747_write_pipe0:DDR[0]
sp=cp4_32_opt_accel_1.raw_1_merged717_read_pipe0:DDR[1]
