<BaliSimProject version="1.3" path="." stage="0" language="-1" name="i2s_master_sim" simType="Active-HDL">
    <Source worklib="work" path="src/pkg/fxbox_pkg.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="i2s_master.vhd" type="VHDL" include="none"/>
    <Source worklib="work" path="i2s_master_tb.vhd" type="VHDL" include="none"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VHDL" name="testbench"/>
</BaliSimProject>
