<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<DeviceUsageSummary rev="1">
<DesignStatistics TimeStamp="Wed Apr 14 18:40:52 2010"><group name="MiscellaneousStatistics">
<item name="AGG_BONDED_IO" rev="1">
<attrib name="value" value="3"/></item>
<item name="AGG_IO" rev="1">
<attrib name="value" value="3"/></item>
<item name="AGG_SLICE" rev="1">
<attrib name="value" value="28"/></item>
<item name="NUM_4_INPUT_LUT" rev="1">
<attrib name="value" value="49"/></item>
<item name="NUM_BONDED_IBUF" rev="1">
<attrib name="value" value="1"/></item>
<item name="NUM_BONDED_IOB" rev="1">
<attrib name="value" value="2"/></item>
<item name="NUM_BUFGMUX" rev="1">
<attrib name="value" value="2"/></item>
<item name="NUM_CYMUX" rev="1">
<attrib name="value" value="39"/></item>
<item name="NUM_LUT_RT" rev="1">
<attrib name="value" value="31"/></item>
<item name="NUM_SLICEL" rev="1">
<attrib name="value" value="28"/></item>
<item name="NUM_SLICE_FF" rev="1">
<attrib name="value" value="40"/></item>
<item name="NUM_XOR" rev="1">
<attrib name="value" value="32"/></item>
<item name="Xilinx Core dds_compiler_v2_1, Xilinx CORE Generator 11.1" rev="1">
<attrib name="value" value="1"/></item>
<item name="Xilinx Core fir_compiler_v4_0, Xilinx CORE Generator 11.1" rev="1">
<attrib name="value" value="1"/></item>
<item name="Xilinx Core mult_gen_v11_0, Xilinx CORE Generator 11.1" rev="1">
<attrib name="value" value="2"/></item>
</group>
</DesignStatistics>
<CmdHistory>
</CmdHistory>
</DeviceUsageSummary>
