Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 28 05:32:14 2024
| Host         : DESKTOP-RRHQSGG running 64-bit major release  (build 9200)
| Command      : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
| Design       : main
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net Inst_mod_m_counter2/CLK is a gated clock net sourced by a combinational pin Inst_mod_m_counter2/FSM_onehot_Present_State[5]_i_2/O, cell Inst_mod_m_counter2/FSM_onehot_Present_State[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT Inst_mod_m_counter2/FSM_onehot_Present_State[5]_i_2 is driving clock pin of 7 cells. This could lead to large hold time violations. Involved cells are:
Inst_top/FSM_onehot_Present_State_reg[0], Inst_top/FSM_onehot_Present_State_reg[1], Inst_top/FSM_onehot_Present_State_reg[2], Inst_top/FSM_onehot_Present_State_reg[3], Inst_top/FSM_onehot_Present_State_reg[4], Inst_top/FSM_onehot_Present_State_reg[5], Inst_top/FSM_onehot_Present_State_reg[5]_lopt_replica
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


