/home/eceftl6/Documents/Research/430Testing/core/bench/verilog/dbg_i2c_tasks.v
/home/eceftl6/Documents/Research/430Testing/core/bench/verilog/dbg_uart_tasks.v
/home/eceftl6/Documents/Research/430Testing/core/bench/verilog/dma_tasks.v
/home/eceftl6/Documents/Research/430Testing/core/bench/verilog/io_cell.v
/home/eceftl6/Documents/Research/430Testing/core/bench/verilog/msp_debug.v
/home/eceftl6/Documents/Research/430Testing/core/bench/verilog/ram.v
/home/eceftl6/Documents/Research/430Testing/core/bench/verilog/registers.v
/home/eceftl6/Documents/Research/430Testing/core/bench/verilog/tb_openMSP430.v
/home/eceftl6/Documents/Research/430Testing/core/bench/verilog/timescale.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_alu.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_and_gate.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_clock_gate.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_clock_module.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_clock_mux.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_dbg.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_dbg_hwbrk.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_dbg_i2c.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_dbg_uart.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_execution_unit.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_frontend.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_mem_backbone.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_multiplier.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_register_file.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_scan_mux.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_sfr.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_sync_cell.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_sync_reset.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_wakeup_cell.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/omsp_watchdog.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/openMSP430.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/openMSP430_defines.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/periph/omsp_gpio.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/periph/omsp_timerA.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/periph/omsp_timerA_defines.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/periph/omsp_timerA_undefines.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/periph/template_periph_16b.v
/home/eceftl6/Documents/Research/430Testing/core/rtl/verilog/periph/template_periph_8b.v
/home/eceftl6/Documents/Research/430Testing/core/sim/rtl_sim/run/stimulus.v
