{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770376692096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770376692097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  6 19:18:11 2026 " "Processing started: Fri Feb  6 19:18:11 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770376692097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1770376692097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1770376692097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1770376692373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1770376692373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RSA_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RSA_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Ripple_adder-sim " "Found design unit 1: tb_Ripple_adder-sim" {  } { { "RSA_tb.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/RSA_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699471 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Ripple_adder " "Found entity 1: tb_Ripple_adder" {  } { { "RSA_tb.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/RSA_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770376699471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ripple_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ripple_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ripple_adder-rtl " "Found design unit 1: Ripple_adder-rtl" {  } { { "Ripple_adder.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/Ripple_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699471 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ripple_adder " "Found entity 1: Ripple_adder" {  } { { "Ripple_adder.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/Ripple_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770376699471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-rtl " "Found design unit 1: half_adder-rtl" {  } { { "half_adder.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/half_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699472 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/half_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770376699472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder2-rtl " "Found design unit 1: full_adder2-rtl" {  } { { "full_adder2.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/full_adder2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699472 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder2 " "Found entity 1: full_adder2" {  } { { "full_adder2.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/full_adder2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770376699472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-rtl " "Found design unit 1: full_adder-rtl" {  } { { "full_adder.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699473 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770376699473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OR_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file OR_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_3-rtl " "Found design unit 1: OR_3-rtl" {  } { { "OR_3.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/OR_3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699473 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_3 " "Found entity 1: OR_3" {  } { { "OR_3.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/OR_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770376699473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AND_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AND_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_3-rtl " "Found design unit 1: AND_3-rtl" {  } { { "AND_3.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/AND_3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699473 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_3 " "Found entity 1: AND_3" {  } { { "AND_3.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/AND_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770376699473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "System.vhd 2 1 " "Found 2 design units, including 1 entities, in source file System.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 System-rtl " "Found design unit 1: System-rtl" {  } { { "System.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/System.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699474 ""} { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "System.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/System.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770376699474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INVI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file INVI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INVI-rtl " "Found design unit 1: INVI-rtl" {  } { { "INVI.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/INVI.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699474 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVI " "Found entity 1: INVI" {  } { { "INVI.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/INVI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770376699474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder2-Adder2 " "Found design unit 1: adder2-Adder2" {  } { { "adder2.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/adder2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699475 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder2 " "Found entity 1: adder2" {  } { { "adder2.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/adder2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770376699475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770376699475 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_CHAR_VALUE_FOR_TYPE" "œ character RSA_tb.vhd(78) " "VHDL syntax error at RSA_tb.vhd(78): object with character type cannot contain character 'œ'" {  } { { "RSA_tb.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Adder/RSA_tb.vhd" 78 0 0 } }  } 0 10315 "VHDL syntax error at %3!s!: object with %2!s! type cannot contain character '%1!c!'" 0 0 "Design Software" 0 -1 1770376699475 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770376699547 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb  6 19:18:19 2026 " "Processing ended: Fri Feb  6 19:18:19 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770376699547 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770376699547 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770376699547 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1770376699547 ""}
