The following files were generated for 'divider_core' in directory
/home/matheus/Documents/SDN-KEYFLOW/git-matheus/NetFPGA-10G-live/contrib-projects/keyflow_switch/ise/key-flow/ipcore_dir/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * divider_core.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * divider_core.ngc
   * divider_core.v
   * divider_core.veo

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * divider_core.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * divider_core.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * divider_core.sym

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * divider_core_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * divider_core.gise
   * divider_core.xise

Deliver Readme:
   Readme file for the IP.

   * divider_core_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * divider_core_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

