<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2646" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2646{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2_2646{left:410px;bottom:48px;letter-spacing:-0.28px;}
#t3_2646{left:811px;bottom:48px;letter-spacing:-0.16px;}
#t4_2646{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t5_2646{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_2646{left:96px;bottom:1038px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t7_2646{left:96px;bottom:898px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t8_2646{left:96px;bottom:870px;letter-spacing:-0.01px;word-spacing:-0.12px;}
#t9_2646{left:96px;bottom:852px;letter-spacing:0.05px;word-spacing:-0.21px;}
#ta_2646{left:96px;bottom:815px;letter-spacing:0.18px;word-spacing:-0.69px;}
#tb_2646{left:96px;bottom:788px;letter-spacing:0.17px;}
#tc_2646{left:96px;bottom:751px;letter-spacing:0.17px;word-spacing:-0.32px;}
#td_2646{left:96px;bottom:724px;letter-spacing:0.17px;}
#te_2646{left:102px;bottom:1007px;letter-spacing:0.18px;}
#tf_2646{left:623px;bottom:1007px;letter-spacing:0.16px;}
#tg_2646{left:484px;bottom:984px;letter-spacing:0.19px;}
#th_2646{left:531px;bottom:984px;letter-spacing:0.15px;}
#ti_2646{left:668px;bottom:984px;letter-spacing:-0.05px;}
#tj_2646{left:773px;bottom:984px;letter-spacing:0.15px;}
#tk_2646{left:102px;bottom:961px;letter-spacing:0.05px;}
#tl_2646{left:211px;bottom:961px;letter-spacing:0.15px;word-spacing:-0.04px;}
#tm_2646{left:490px;bottom:961px;letter-spacing:0.15px;}
#tn_2646{left:565px;bottom:961px;letter-spacing:0.21px;}
#to_2646{left:596px;bottom:961px;letter-spacing:0.13px;}
#tp_2646{left:674px;bottom:961px;letter-spacing:0.15px;}
#tq_2646{left:687px;bottom:961px;letter-spacing:0.12px;}
#tr_2646{left:716px;bottom:961px;letter-spacing:0.13px;}
#ts_2646{left:786px;bottom:961px;letter-spacing:0.12px;word-spacing:-0.04px;}
#tt_2646{left:102px;bottom:938px;letter-spacing:0.05px;}
#tu_2646{left:211px;bottom:938px;letter-spacing:0.08px;word-spacing:0.04px;}
#tv_2646{left:490px;bottom:938px;letter-spacing:0.15px;}
#tw_2646{left:565px;bottom:938px;letter-spacing:0.21px;}
#tx_2646{left:596px;bottom:938px;letter-spacing:0.13px;}
#ty_2646{left:674px;bottom:938px;letter-spacing:0.15px;}
#tz_2646{left:687px;bottom:938px;letter-spacing:0.12px;}
#t10_2646{left:716px;bottom:938px;letter-spacing:0.13px;}
#t11_2646{left:786px;bottom:938px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t12_2646{left:96px;bottom:679px;letter-spacing:0.15px;}
#t13_2646{left:147px;bottom:643px;letter-spacing:0.15px;}
#t14_2646{left:306px;bottom:654px;letter-spacing:0.17px;}
#t15_2646{left:540px;bottom:643px;letter-spacing:0.13px;word-spacing:0.01px;}
#t16_2646{left:273px;bottom:632px;letter-spacing:0.1px;word-spacing:4.43px;}
#t17_2646{left:101px;bottom:533px;letter-spacing:-0.13px;}
#t18_2646{left:284px;bottom:613px;}
#t19_2646{left:321px;bottom:613px;}
#t1a_2646{left:358px;bottom:613px;}
#t1b_2646{left:386px;bottom:613px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_2646{left:284px;bottom:593px;}
#t1d_2646{left:321px;bottom:593px;}
#t1e_2646{left:386px;bottom:593px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1f_2646{left:358px;bottom:573px;}
#t1g_2646{left:386px;bottom:573px;letter-spacing:-0.18px;word-spacing:0.03px;}
#t1h_2646{left:358px;bottom:553px;}
#t1i_2646{left:386px;bottom:553px;letter-spacing:-0.21px;word-spacing:0.08px;}
#t1j_2646{left:358px;bottom:533px;}
#t1k_2646{left:386px;bottom:533px;letter-spacing:-0.12px;}
#t1l_2646{left:358px;bottom:513px;}
#t1m_2646{left:386px;bottom:513px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1n_2646{left:358px;bottom:493px;}
#t1o_2646{left:386px;bottom:493px;letter-spacing:-0.26px;word-spacing:0.14px;}
#t1p_2646{left:358px;bottom:473px;}
#t1q_2646{left:386px;bottom:473px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t1r_2646{left:358px;bottom:454px;}
#t1s_2646{left:386px;bottom:454px;letter-spacing:-0.13px;word-spacing:-0.24px;}
#t1t_2646{left:101px;bottom:434px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1u_2646{left:358px;bottom:434px;}
#t1v_2646{left:386px;bottom:434px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1w_2646{left:101px;bottom:414px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1x_2646{left:358px;bottom:414px;}
#t1y_2646{left:386px;bottom:414px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1z_2646{left:101px;bottom:384px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t20_2646{left:358px;bottom:394px;}
#t21_2646{left:386px;bottom:394px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t22_2646{left:358px;bottom:374px;}
#t23_2646{left:386px;bottom:374px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t24_2646{left:101px;bottom:338px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t25_2646{left:358px;bottom:338px;}
#t26_2646{left:386px;bottom:354px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_2646{left:386px;bottom:338px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_2646{left:386px;bottom:321px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_2646{left:101px;bottom:301px;letter-spacing:-0.12px;}
#t2a_2646{left:321px;bottom:301px;}
#t2b_2646{left:358px;bottom:301px;}
#t2c_2646{left:386px;bottom:301px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2d_2646{left:101px;bottom:281px;letter-spacing:-0.23px;word-spacing:0.1px;}
#t2e_2646{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2646{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2646{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s3_2646{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s4_2646{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s5_2646{font-size:15px;font-family:Arial_62w;color:#000;}
.s6_2646{font-size:15px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s7_2646{font-size:14px;font-family:Arial_62w;color:#000;}
.s8_2646{font-size:14px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s9_2646{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2646" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2646Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2646" style="-webkit-user-select: none;"><object width="935" height="1210" data="2646/2646.svg" type="image/svg+xml" id="pdf2646" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2646" class="t s1_2646">Instruction Reference </span><span id="t2_2646" class="t s1_2646">VGATHERDPS </span><span id="t3_2646" class="t s1_2646">685 </span>
<span id="t4_2646" class="t s1_2646">26568—Rev. 3.25—November 2021 </span><span id="t5_2646" class="t s1_2646">AMD64 Technology </span>
<span id="t6_2646" class="t s2_2646">Instruction Encoding </span>
<span id="t7_2646" class="t s2_2646">Related Instructions </span>
<span id="t8_2646" class="t s3_2646">VGATHERDPD, VGATHERQPD, VGATHERQPS, VPGATHERDD, VPGATHERDQ, VPGATH- </span>
<span id="t9_2646" class="t s3_2646">ERQD, VPGATHERQQ </span>
<span id="ta_2646" class="t s2_2646">rFLAGS Affected </span>
<span id="tb_2646" class="t s3_2646">RF </span>
<span id="tc_2646" class="t s2_2646">MXCSR Flags Affected </span>
<span id="td_2646" class="t s3_2646">None </span>
<span id="te_2646" class="t s4_2646">Mnemonic </span><span id="tf_2646" class="t s4_2646">Encoding </span>
<span id="tg_2646" class="t s4_2646">VEX </span><span id="th_2646" class="t s4_2646">RXB.map_select </span><span id="ti_2646" class="t s4_2646">W.vvvv.L.pp </span><span id="tj_2646" class="t s4_2646">Opcode </span>
<span id="tk_2646" class="t s5_2646">VGATHERDPS </span><span id="tl_2646" class="t s6_2646">xmm1, vm32x, xmm2 </span><span id="tm_2646" class="t s5_2646">C4 </span><span id="tn_2646" class="t s5_2646">RXB </span><span id="to_2646" class="t s5_2646">.02 </span><span id="tp_2646" class="t s5_2646">0.</span><span id="tq_2646" class="t s6_2646">src2 </span><span id="tr_2646" class="t s5_2646">.0.01 </span><span id="ts_2646" class="t s5_2646">92 /r </span>
<span id="tt_2646" class="t s5_2646">VGATHERDPS </span><span id="tu_2646" class="t s6_2646">ymm1, vm32y, ymm2 </span><span id="tv_2646" class="t s5_2646">C4 </span><span id="tw_2646" class="t s5_2646">RXB </span><span id="tx_2646" class="t s5_2646">.02 </span><span id="ty_2646" class="t s5_2646">0.</span><span id="tz_2646" class="t s6_2646">src2 </span><span id="t10_2646" class="t s5_2646">.1.01 </span><span id="t11_2646" class="t s5_2646">92 /r </span>
<span id="t12_2646" class="t s2_2646">Exceptions </span>
<span id="t13_2646" class="t s4_2646">Exception </span>
<span id="t14_2646" class="t s4_2646">Mode </span>
<span id="t15_2646" class="t s4_2646">Cause of Exception </span>
<span id="t16_2646" class="t s4_2646">Real Virt Prot </span>
<span id="t17_2646" class="t s7_2646">Invalid opcode, #UD </span>
<span id="t18_2646" class="t s7_2646">A </span><span id="t19_2646" class="t s7_2646">A </span><span id="t1a_2646" class="t s7_2646">A </span><span id="t1b_2646" class="t s7_2646">Instruction not supported, as indicated by CPUID feature identifier. </span>
<span id="t1c_2646" class="t s7_2646">A </span><span id="t1d_2646" class="t s7_2646">A </span><span id="t1e_2646" class="t s7_2646">AVX instructions are only recognized in protected mode. </span>
<span id="t1f_2646" class="t s7_2646">A </span><span id="t1g_2646" class="t s7_2646">CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE]. </span>
<span id="t1h_2646" class="t s7_2646">A </span><span id="t1i_2646" class="t s7_2646">XFEATURE_ENABLED_MASK[2:1] ! = 11b. </span>
<span id="t1j_2646" class="t s7_2646">A </span><span id="t1k_2646" class="t s7_2646">REX, F2, F3, or 66 prefix preceding VEX prefix. </span>
<span id="t1l_2646" class="t s7_2646">A </span><span id="t1m_2646" class="t s7_2646">Lock prefix (F0h) preceding opcode. </span>
<span id="t1n_2646" class="t s7_2646">A </span><span id="t1o_2646" class="t s7_2646">MODRM.mod = 11b </span>
<span id="t1p_2646" class="t s7_2646">A </span><span id="t1q_2646" class="t s7_2646">MODRM.rm ! = 100b </span>
<span id="t1r_2646" class="t s7_2646">A </span><span id="t1s_2646" class="t s7_2646">YMM/XMM registers specified for destination, mask, and index not unique. </span>
<span id="t1t_2646" class="t s7_2646">Device not available, #NM </span><span id="t1u_2646" class="t s7_2646">A </span><span id="t1v_2646" class="t s7_2646">CR0.TS = 1. </span>
<span id="t1w_2646" class="t s7_2646">Stack, #SS </span><span id="t1x_2646" class="t s7_2646">A </span><span id="t1y_2646" class="t s7_2646">Memory address exceeding stack segment limit or non-canonical. </span>
<span id="t1z_2646" class="t s7_2646">General protection, #GP </span>
<span id="t20_2646" class="t s7_2646">A </span><span id="t21_2646" class="t s7_2646">Memory address exceeding data segment limit or non-canonical. </span>
<span id="t22_2646" class="t s7_2646">A </span><span id="t23_2646" class="t s7_2646">Null data segment used to reference memory. </span>
<span id="t24_2646" class="t s7_2646">Alignment check, #AC </span><span id="t25_2646" class="t s7_2646">A </span>
<span id="t26_2646" class="t s7_2646">Alignment checking enabled and: </span>
<span id="t27_2646" class="t s7_2646">256-bit memory operand not 32-byte aligned or </span>
<span id="t28_2646" class="t s7_2646">128-bit memory operand not 16-byte aligned. </span>
<span id="t29_2646" class="t s7_2646">Page fault, #PF </span><span id="t2a_2646" class="t s7_2646">A </span><span id="t2b_2646" class="t s7_2646">A </span><span id="t2c_2646" class="t s7_2646">Instruction execution caused a page fault. </span>
<span id="t2d_2646" class="t s8_2646">A — AVX2 exception </span>
<span id="t2e_2646" class="t s9_2646">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
