#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Oct 28 01:36:08 2017
# Process ID: 3944
# Current directory: C:/Users/nks/Desktop/TE_725_1023/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11480 C:\Users\nks\Desktop\TE_725_1023\project_1\project_1.xpr
# Log file: C:/Users/nks/Desktop/TE_725_1023/project_1/vivado.log
# Journal file: C:/Users/nks/Desktop/TE_725_1023/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/nks/Desktop/test_725/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 788.055 ; gain = 119.336
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLK_OUT2_PORT {clk_60m} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {60} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {120} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {48.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {96.000} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT2_DIVIDE {8} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {372.827} CONFIG.CLKOUT1_PHASE_ERROR {301.601} CONFIG.CLKOUT2_JITTER {271.524} CONFIG.CLKOUT2_PHASE_ERROR {301.601} CONFIG.CLKOUT3_JITTER {245.813} CONFIG.CLKOUT3_PHASE_ERROR {301.601}] [get_ips MAIN_CLK]
generate_target all [get_files  C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MAIN_CLK'...
catch { config_ip_cache -export [get_ips -all MAIN_CLK] }
export_ip_user_files -of_objects [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -no_script -sync -force -quiet
reset_run MAIN_CLK_synth_1
launch_runs -jobs 4 MAIN_CLK_synth_1
[Sat Oct 28 01:39:15 2017] Launched MAIN_CLK_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/MAIN_CLK_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v w ]
add_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/ADS7056.v
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-2
Top: mytop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:17 ; elapsed = 00:19:06 . Memory (MB): peak = 1013.211 ; gain = 803.520
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mytop' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:51]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3944-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3944-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
ERROR: [Synth 8-448] named port connection 'clk_250m' does not exist for instance 'clock_1' of module 'MAIN_CLK' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:94]
INFO: [Synth 8-638] synthesizing module 'SYN' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/SYN.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'SYN' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/SYN.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'mytop' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:18 ; elapsed = 00:19:07 . Memory (MB): peak = 1040.445 ; gain = 830.754
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-2
Top: mytop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:29 ; elapsed = 00:19:34 . Memory (MB): peak = 1042.180 ; gain = 832.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mytop' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:51]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3944-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3944-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
ERROR: [Synth 8-448] named port connection 'clk_250m' does not exist for instance 'clock_1' of module 'MAIN_CLK' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:94]
INFO: [Synth 8-638] synthesizing module 'me18' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/me18.v:24]
ERROR: [Synth 8-285] failed synthesizing module 'me18' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/me18.v:24]
ERROR: [Synth 8-285] failed synthesizing module 'mytop' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:29 ; elapsed = 00:19:35 . Memory (MB): peak = 1042.938 ; gain = 833.246
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-2
Top: mytop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:36 ; elapsed = 00:20:29 . Memory (MB): peak = 1042.938 ; gain = 833.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mytop' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:51]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3944-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3944-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
ERROR: [Synth 8-448] named port connection 'clk_250m' does not exist for instance 'clock_1' of module 'MAIN_CLK' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:96]
INFO: [Synth 8-638] synthesizing module 'me18' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/me18.v:24]
ERROR: [Synth 8-285] failed synthesizing module 'me18' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/me18.v:24]
ERROR: [Synth 8-285] failed synthesizing module 'mytop' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:37 ; elapsed = 00:20:30 . Memory (MB): peak = 1043.117 ; gain = 833.426
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-2
Top: mytop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:43 ; elapsed = 00:20:59 . Memory (MB): peak = 1043.117 ; gain = 833.426
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mytop' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:51]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3944-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3944-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
ERROR: [Synth 8-448] named port connection 'clk_120m' does not exist for instance 'clock_1' of module 'MAIN_CLK' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:97]
INFO: [Synth 8-638] synthesizing module 'me18' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/me18.v:24]
ERROR: [Synth 8-285] failed synthesizing module 'me18' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/me18.v:24]
ERROR: [Synth 8-285] failed synthesizing module 'mytop' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:44 ; elapsed = 00:21:00 . Memory (MB): peak = 1043.117 ; gain = 833.426
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
can't read "mmcm_bufgcediv2": no such variable
set_property -dict [list CONFIG.CLK_OUT3_PORT {clk_120m}] [get_ips MAIN_CLK]
generate_target all [get_files  C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MAIN_CLK'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MAIN_CLK'...
catch { config_ip_cache -export [get_ips -all MAIN_CLK] }
export_ip_user_files -of_objects [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -no_script -sync -force -quiet
reset_run MAIN_CLK_synth_1
launch_runs -jobs 4 MAIN_CLK_synth_1
[Sat Oct 28 01:57:52 2017] Launched MAIN_CLK_synth_1...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/MAIN_CLK_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci] -directory C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-2
Top: mytop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:10 ; elapsed = 00:22:38 . Memory (MB): peak = 1213.305 ; gain = 1003.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mytop' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:51]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3944-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3944-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'me18' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-256] done synthesizing module 'me18' (2#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/me18.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'TxD_data' does not match port width (18) of module 'me18' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:160]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v:22]
INFO: [Synth 8-256] done synthesizing module 'led' (4#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v:22]
WARNING: [Synth 8-3848] Net adc_clk_p in module/entity mytop does not have driver. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:63]
WARNING: [Synth 8-3848] Net adc_cnv_p in module/entity mytop does not have driver. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:64]
WARNING: [Synth 8-3848] Net adc_clk_n in module/entity mytop does not have driver. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:68]
WARNING: [Synth 8-3848] Net adc_cnv_n in module/entity mytop does not have driver. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:69]
WARNING: [Synth 8-3848] Net data in module/entity mytop does not have driver. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:81]
WARNING: [Synth 8-3848] Net SYN in module/entity mytop does not have driver. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:89]
INFO: [Synth 8-256] done synthesizing module 'mytop' (5#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:51]
WARNING: [Synth 8-3331] design mytop has unconnected port adc_clk_p
WARNING: [Synth 8-3331] design mytop has unconnected port adc_cnv_p
WARNING: [Synth 8-3331] design mytop has unconnected port adc_clk_n
WARNING: [Synth 8-3331] design mytop has unconnected port adc_cnv_n
WARNING: [Synth 8-3331] design mytop has unconnected port adc_dco_p
WARNING: [Synth 8-3331] design mytop has unconnected port adc_dat_p
WARNING: [Synth 8-3331] design mytop has unconnected port adc_dco_n
WARNING: [Synth 8-3331] design mytop has unconnected port adc_dat_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:11 ; elapsed = 00:22:39 . Memory (MB): peak = 1224.359 ; gain = 1014.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[15] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[14] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[13] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[12] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[11] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[10] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[9] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[8] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[7] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[6] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[5] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[4] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[3] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[2] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[1] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[0] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_start to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:11 ; elapsed = 00:22:39 . Memory (MB): peak = 1224.359 ; gain = 1014.668
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'clock_1'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mytop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mytop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:03:22 ; elapsed = 00:22:45 . Memory (MB): peak = 1411.633 ; gain = 1201.941
21 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1411.633 ; gain = 205.129
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:38 ; elapsed = 00:23:46 . Memory (MB): peak = 1433.844 ; gain = 1224.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mytop' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:51]
INFO: [Synth 8-638] synthesizing module 'MAIN_CLK' [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3944-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'MAIN_CLK' (1#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/.Xil/Vivado-3944-DESKTOP-6EAE6HJ/realtime/MAIN_CLK_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'me18' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/me18.v:24]
INFO: [Synth 8-256] done synthesizing module 'me18' (2#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/me18.v:24]
WARNING: [Synth 8-689] width (16) of port connection 'TxD_data' does not match port width (18) of module 'me18' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:160]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v:22]
INFO: [Synth 8-256] done synthesizing module 'led' (4#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/led.v:22]
WARNING: [Synth 8-3848] Net data in module/entity mytop does not have driver. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:81]
WARNING: [Synth 8-3848] Net SYN in module/entity mytop does not have driver. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:89]
INFO: [Synth 8-256] done synthesizing module 'mytop' (5#1) [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:39 ; elapsed = 00:23:46 . Memory (MB): peak = 1436.129 ; gain = 1226.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[15] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[14] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[13] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[12] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[11] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[10] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[9] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[8] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[7] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[6] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[5] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[4] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[3] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[2] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[1] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_data[0] to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
WARNING: [Synth 8-3295] tying undriven pin POF_send:TxD_start to constant 0 [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/new/mytop.v:158]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:39 ; elapsed = 00:23:46 . Memory (MB): peak = 1436.129 ; gain = 1226.438
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'clock_1'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mytop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mytop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_n'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'adc_cnv_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'adc_cnv_n'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'adc_clk_n'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'adc_dco_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'adc_dco_n'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'adc_cnv_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'adc_dco_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:39]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mytop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1483.949 ; gain = 50.105
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sat Oct 28 02:00:21 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
[Sat Oct 28 02:00:21 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/251633000451A
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/mytop.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {s25fl256sxxxxxx0-spi-x1_x2_x4}] 0]
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-2
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp' for cell 'clock_1'
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2091.980 ; gain = 484.863
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_n'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_cnv_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_cnv_n'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_n'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dco_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dco_n'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_cnv_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_clk_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dco_p'. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2091.992 ; gain = 563.941
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc:57]
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2113.277 ; gain = 21.285
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Sat Oct 28 02:06:52 2017] Launched synth_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/synth_2/runme.log
[Sat Oct 28 02:06:52 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/mytop.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_2]
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sat Oct 28 02:10:42 2017] Launched impl_2...
Run output will be captured here: C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/runme.log
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.FILES [list "C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.runs/impl_2/mytop.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
startgroup 
if {![string equal [get_property PROGRAM.HW_CFGMEM_TYPE  [lindex [get_hw_devices] 0]] [get_property MEM_TYPE [get_property CFGMEM_PART [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]]]] }  { create_hw_bitstream -hw_device [lindex [get_hw_devices] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices] 0]]; program_hw_devices [lindex [get_hw_devices] 0]; }; 
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_cfgmem -hw_cfgmem [get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices] 0 ]]
Mfg ID : 1   Memory Type : 2   Memory Capacity : 19   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:02 ; elapsed = 00:02:47 . Memory (MB): peak = 2121.652 ; gain = 0.000
endgroup
close_hw
close_design
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK_board.xdc] for cell 'clock_1/inst'
Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
Finished Parsing XDC File [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc] for cell 'clock_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mytop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mytop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [C:/Users/nks/Desktop/TE_725_1023/project_1/project_1.srcs/constrs_1/new/led.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2121.652 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 28 14:23:18 2017...
