
% 1 %
@misc{itrs2013,
    title = {International Technology Roadmap for Semiconductor},
    year = {2013}
};

% 2 %
@inproceedings{mcpherson2006reliability,
  title={Reliability challenges for 45nm and beyond},
  author={McPherson, Joseph W},
  booktitle={Proc. of DAC},
  pages={176--181},
  year={2006},
  month=jul
}

% 3 %
@article{schroder2003negative,
  title={Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing},
  author={Schroder, Dieter K and Babcock, Jeff A},
  journal={Journal of applied Physics},
  volume={94},
  number={1},
  pages={1--18},
  year={2003},
  month=jul
}

% 4 %
@article{stathis2006negative,
  title={The negative bias temperature instability in {MOS} devices: A review},
  author={Stathis, James H and Zafar, Sufi},
  journal={Microelectronics Reliability},
  volume={46},
  number={2},
  pages={270--286},
  date={2006-02/2006-04}
}

% 5 %
@inproceedings{chakravarthi2004comprehensive,
  title={A comprehensive framework for predictive modeling of negative bias temperature instability},
  author={Chakravarthi, Srini and Krishnan, Anand and Reddy, Vijay and Machala, CF and Krishnan, Srikanth},
  booktitle={Proc. of Int'l Reliability Physics Symp. (IRPS)},
  pages={273--282},
  year={2004},
  month=apr
};

% 6 %
@inproceedings{kimizuka1999impact,
  title={The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on {MOSFET} scaling},
  author={Kimizuka, Naohiko and Yamamoto, Toyoji and Mogami, Tohru and Yamaguchi, Ken and Imai, Kazuhiro and Horiuchi, T},
  booktitle={Proc. of Symp. on VLSI Technology},
  pages={73--74},
  year={1999},
  month=jun
}

% 7 %
@inproceedings{kumar2006analytical,
  title={An analytical model for negative bias temperature instability},
  author={Kumar, Sanjay V and Kim, Chris H and Sapatnekar, Sachin S},
  booktitle={Proc. of ICCAD},
  pages={493--496},
  year={2006},
  month=nov
}

% 8 %
@article{wang2010impact,
  title={The impact of {NBTI} effect on combinational circuit: modeling, simulation, and analysis},
  author={Wang, Wenping and Yang, Shengqi and Bhardwaj, Sarvesh and Vrudhula, Sarma and Liu, Frank and Cao, Yu},
  journal={IEEE TVLSI},
  volume={18},
  number={2},
  pages={173--183},
  year={2010},
  month=feb
}

% 9 %
@inproceedings{chen2013novel,
  title={A novel flow for reducing clock skew considering {NBTI} effect and process variations},
  author={Chen, Jifeng and Tehranipoor, Mohammad},
  booktitle={Proc. of ISQED},
  pages={327--334},
  year={2013},
  month=mar
}

% 10 %
@article{huang2013low,
  title={Low-power anti-aging zero skew clock gating},
  author={Huang, Shih-Hsu and Tu, Wen-Pin and Chang, Chia-Ming and Pan, Song-Bin},
  journal={ACM TODAES},
  volume={18},
  number={2},
  pages={27},
  year={2013},
  month=mar
}

% 11 %
@article{chakraborty2013skew,
  title={Skew management of {NBTI} impacted gated clock trees},
  author={Chakraborty, Ashutosh and Pan, David Z},
  journal={IEEE TCAD},
  volume={32},
  number={6},
  pages={918--927},
  year={2013},
  month=jun
}

% 12 %
@article{lai2014bti,
  title={{BTI}-Gater: An aging-resilient clock gating methodology},
  author={Lai, Liangzhen and Chandra, Vikas and Aitken, Robert and Gupta, Puneet},
  journal={IEEE Journal on Emerging and Selected Topics in Circuits and Systems},
  volume={4},
  number={2},
  pages={180--189},
  year={2014},
  month=jun
}

% 13 %
@inproceedings{kumar2007nbti,
  title={{NBTI}-aware synthesis of digital circuits},
  author={Kumar, Sanjay V and Kim, Chris H and Sapatnekar, Sachin S},
  booktitle={Proc. of DAC},
  pages={370--375},
  year={2007},
  month=jun
}

% 14 %
@inproceedings{paul2006temporal,
  title={Temporal performance degradation under {NBTI}: estimation and design for improved reliability of nanoscale circuits},
  author={Paul, Bipul C and Kang, Kunhyuk and Kufluoglu, Haldun and Alam, Muhammad Ashraful and Roy, Kaushik},
  booktitle={Proc. of DATE},
  pages={780--785},
  year={2006},
  month=mar
}

% 15 %
@inproceedings{kang2007efficient,
  title={Efficient transistor-level sizing technique under temporal performance degradation due to {NBTI}},
  author={Kang, Kunhyuk and Kufluoglu, Haldun and Alam, Muhammad Ashraful and Roy, Kaushik},
  booktitle={Proc. of ICCD},
  pages={216--221},
  year={2007},
  month=oct
}

% 16 %
@inproceedings{yang2007combating,
  title={Combating {NBTI} degradation via gate sizing},
  author={Yang, Xiangning and Saluja, Kewal},
  booktitle={Proc. of ISQED},
  pages={47--52},
  year={2007},
  month=mar
}

% 17 %
@inproceedings{wang2007temperature,
  title={Temperature-aware {NBTI} modeling and the impact of input vector control on performance degradation},
  author={Wang, Yu and Luo, Hong and He, Ku and Luo, Rong and Yang, Huazhong and Xie, Yuan},
  booktitle={Proc. of DATE},
  pages={546--551},
  year={2007},
  month=apr
}

% 18 %
@inproceedings{bild2009minimization,
  title={Minimization of {NBTI} performance degradation using internal node control},
  author={Bild, David R and Bok, Gregory E and Dick, Robert P},
  booktitle={Proc. of DATE},
  pages={148--153},
  year={2009},
  month=apr
}

% 19 %
@article{fishburn1990clock,
  title={Clock skew optimization},
  author={Fishburn, John P.},
  journal={IEEE Trans. on Computers},
  volume={39},
  number={7},
  pages={945--951},
  year={1990},
  month=jul
}

% 20 %
@inproceedings{li2011optimal,
  title={Optimal multi-domain clock skew scheduling},
  author={Li, Li and Lu, Yinghai and Zhou, Hai},
  booktitle={Proc. of DAC},
  pages={152--157},
  year={2011},
  month=jun
}

% 21 %
@inproceedings{wang2007efficient,
  title={An efficient method to identify critical gates under circuit aging},
  author={Wang, Wenping and Wei, Zile and Yang, Shengqi and Cao, Yu},
  booktitle={Proc. of ICCAD},
  pages={735--740},
  year={2007},
  month=nov
}