Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 19 19:34:16 2017
| Host         : brittahlgrim-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ALU_timing_summary_routed.rpt -rpx ALU_timing_summary_routed.rpx
| Design       : ALU
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Func[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Func[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Func[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Func[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Func[5] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 70 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 32 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA       -0.155       -0.155                       1                    34  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                    -0.155       -0.155                       1                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X0Y15     Result_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X0Y25     Result_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X0Y27     Result_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X0Y27     Result_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X0Y27     Result_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X0Y28     Result_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X2Y29     Result_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X1Y31     Result_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X1Y31     Result_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X1Y31     Result_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X1Y31     Result_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X1Y32     Result_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X0Y17     Result_reg[9]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         1.000       0.500      SLICE_X2Y32     Zeroflag_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X4Y32     Result_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X0Y15     Result_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X0Y25     Result_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X0Y27     Result_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X0Y27     Result_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X0Y15     Result_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X0Y25     Result_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X0Y27     Result_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X0Y27     Result_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X0Y27     Result_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X2Y29     Result_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X1Y32     Result_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X0Y15     Result_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X0Y15     Result_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X0Y14     Result_reg[6]/C



