Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct 23 14:49:40 2024
| Host         : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.170        0.000                      0                 5608        0.067        0.000                      0                 5608        3.750        0.000                       0                  2220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.170        0.000                      0                 5608        0.067        0.000                      0                 5608        3.750        0.000                       0                  2220  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 mul_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.803ns  (logic 3.801ns (38.773%)  route 6.002ns (61.227%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.566     5.118    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  mul_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  mul_cnt_reg[0]/Q
                         net (fo=23, routed)          1.080     6.654    mul_cnt_reg_n_0_[0]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.150     6.804 r  tmp_cnt[2]_i_47/O
                         net (fo=48, routed)          1.130     7.934    tmp_cnt[2]_i_47_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.326     8.260 f  tmp_cnt[2]_i_69/O
                         net (fo=1, routed)           0.000     8.260    tmp_cnt[2]_i_69_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     8.498 f  tmp_cnt_reg[2]_i_49/O
                         net (fo=1, routed)           0.000     8.498    tmp_cnt_reg[2]_i_49_n_0
    SLICE_X43Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     8.602 f  tmp_cnt_reg[2]_i_25/O
                         net (fo=1, routed)           0.639     9.242    tmp_cnt_reg[2]_i_25_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.316     9.558 f  tmp_cnt[2]_i_10/O
                         net (fo=17, routed)          1.148    10.706    tmp_cnt[2]_i_10_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.830 r  tmp_cnt[11]_i_35/O
                         net (fo=2, routed)           0.787    11.617    tmp_cnt[11]_i_35_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.741 r  tmp_cnt[11]_i_39/O
                         net (fo=1, routed)           0.000    11.741    tmp_cnt[11]_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.291 r  tmp_cnt_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.291    tmp_cnt_reg[11]_i_13_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.513 r  tmp_cnt_reg[11]_i_10/O[0]
                         net (fo=2, routed)           0.594    13.106    tmp_cnt_reg[11]_i_10_n_7
    SLICE_X45Y39         LUT3 (Prop_lut3_I1_O)        0.299    13.405 r  tmp_cnt[11]_i_4/O
                         net (fo=2, routed)           0.624    14.029    tmp_cnt[11]_i_4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.536 r  tmp_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.536    tmp_cnt_reg[11]_i_1_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.650 r  tmp_cnt_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.650    tmp_cnt_reg[15]_i_1_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.921 r  tmp_cnt_reg[16]_i_2/CO[0]
                         net (fo=1, routed)           0.000    14.921    tmp_cnt0[16]
    SLICE_X44Y41         FDRE                                         r  tmp_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.450    14.822    clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  tmp_cnt_reg[16]/C
                         clock pessimism              0.259    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X44Y41         FDRE (Setup_fdre_C_D)        0.046    15.091    tmp_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 mul_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.752ns  (logic 3.750ns (38.453%)  route 6.002ns (61.547%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.566     5.118    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  mul_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  mul_cnt_reg[0]/Q
                         net (fo=23, routed)          1.080     6.654    mul_cnt_reg_n_0_[0]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.150     6.804 r  tmp_cnt[2]_i_47/O
                         net (fo=48, routed)          1.130     7.934    tmp_cnt[2]_i_47_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.326     8.260 f  tmp_cnt[2]_i_69/O
                         net (fo=1, routed)           0.000     8.260    tmp_cnt[2]_i_69_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     8.498 f  tmp_cnt_reg[2]_i_49/O
                         net (fo=1, routed)           0.000     8.498    tmp_cnt_reg[2]_i_49_n_0
    SLICE_X43Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     8.602 f  tmp_cnt_reg[2]_i_25/O
                         net (fo=1, routed)           0.639     9.242    tmp_cnt_reg[2]_i_25_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.316     9.558 f  tmp_cnt[2]_i_10/O
                         net (fo=17, routed)          1.148    10.706    tmp_cnt[2]_i_10_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.830 r  tmp_cnt[11]_i_35/O
                         net (fo=2, routed)           0.787    11.617    tmp_cnt[11]_i_35_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.741 r  tmp_cnt[11]_i_39/O
                         net (fo=1, routed)           0.000    11.741    tmp_cnt[11]_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.291 r  tmp_cnt_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.291    tmp_cnt_reg[11]_i_13_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.513 r  tmp_cnt_reg[11]_i_10/O[0]
                         net (fo=2, routed)           0.594    13.106    tmp_cnt_reg[11]_i_10_n_7
    SLICE_X45Y39         LUT3 (Prop_lut3_I1_O)        0.299    13.405 r  tmp_cnt[11]_i_4/O
                         net (fo=2, routed)           0.624    14.029    tmp_cnt[11]_i_4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.536 r  tmp_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.536    tmp_cnt_reg[11]_i_1_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.870 r  tmp_cnt_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.870    tmp_cnt0[13]
    SLICE_X44Y40         FDRE                                         r  tmp_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  tmp_cnt_reg[13]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)        0.062    15.106    tmp_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.870    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 mul_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 3.729ns (38.320%)  route 6.002ns (61.680%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.566     5.118    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  mul_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  mul_cnt_reg[0]/Q
                         net (fo=23, routed)          1.080     6.654    mul_cnt_reg_n_0_[0]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.150     6.804 r  tmp_cnt[2]_i_47/O
                         net (fo=48, routed)          1.130     7.934    tmp_cnt[2]_i_47_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.326     8.260 f  tmp_cnt[2]_i_69/O
                         net (fo=1, routed)           0.000     8.260    tmp_cnt[2]_i_69_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     8.498 f  tmp_cnt_reg[2]_i_49/O
                         net (fo=1, routed)           0.000     8.498    tmp_cnt_reg[2]_i_49_n_0
    SLICE_X43Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     8.602 f  tmp_cnt_reg[2]_i_25/O
                         net (fo=1, routed)           0.639     9.242    tmp_cnt_reg[2]_i_25_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.316     9.558 f  tmp_cnt[2]_i_10/O
                         net (fo=17, routed)          1.148    10.706    tmp_cnt[2]_i_10_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.830 r  tmp_cnt[11]_i_35/O
                         net (fo=2, routed)           0.787    11.617    tmp_cnt[11]_i_35_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.741 r  tmp_cnt[11]_i_39/O
                         net (fo=1, routed)           0.000    11.741    tmp_cnt[11]_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.291 r  tmp_cnt_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.291    tmp_cnt_reg[11]_i_13_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.513 r  tmp_cnt_reg[11]_i_10/O[0]
                         net (fo=2, routed)           0.594    13.106    tmp_cnt_reg[11]_i_10_n_7
    SLICE_X45Y39         LUT3 (Prop_lut3_I1_O)        0.299    13.405 r  tmp_cnt[11]_i_4/O
                         net (fo=2, routed)           0.624    14.029    tmp_cnt[11]_i_4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.536 r  tmp_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.536    tmp_cnt_reg[11]_i_1_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.849 r  tmp_cnt_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.849    tmp_cnt0[15]
    SLICE_X44Y40         FDRE                                         r  tmp_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  tmp_cnt_reg[15]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)        0.062    15.106    tmp_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.849    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 mul_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.657ns  (logic 3.655ns (37.847%)  route 6.002ns (62.153%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.566     5.118    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  mul_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  mul_cnt_reg[0]/Q
                         net (fo=23, routed)          1.080     6.654    mul_cnt_reg_n_0_[0]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.150     6.804 r  tmp_cnt[2]_i_47/O
                         net (fo=48, routed)          1.130     7.934    tmp_cnt[2]_i_47_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.326     8.260 f  tmp_cnt[2]_i_69/O
                         net (fo=1, routed)           0.000     8.260    tmp_cnt[2]_i_69_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     8.498 f  tmp_cnt_reg[2]_i_49/O
                         net (fo=1, routed)           0.000     8.498    tmp_cnt_reg[2]_i_49_n_0
    SLICE_X43Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     8.602 f  tmp_cnt_reg[2]_i_25/O
                         net (fo=1, routed)           0.639     9.242    tmp_cnt_reg[2]_i_25_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.316     9.558 f  tmp_cnt[2]_i_10/O
                         net (fo=17, routed)          1.148    10.706    tmp_cnt[2]_i_10_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.830 r  tmp_cnt[11]_i_35/O
                         net (fo=2, routed)           0.787    11.617    tmp_cnt[11]_i_35_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.741 r  tmp_cnt[11]_i_39/O
                         net (fo=1, routed)           0.000    11.741    tmp_cnt[11]_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.291 r  tmp_cnt_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.291    tmp_cnt_reg[11]_i_13_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.513 r  tmp_cnt_reg[11]_i_10/O[0]
                         net (fo=2, routed)           0.594    13.106    tmp_cnt_reg[11]_i_10_n_7
    SLICE_X45Y39         LUT3 (Prop_lut3_I1_O)        0.299    13.405 r  tmp_cnt[11]_i_4/O
                         net (fo=2, routed)           0.624    14.029    tmp_cnt[11]_i_4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.536 r  tmp_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.536    tmp_cnt_reg[11]_i_1_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.775 r  tmp_cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.775    tmp_cnt0[14]
    SLICE_X44Y40         FDRE                                         r  tmp_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  tmp_cnt_reg[14]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)        0.062    15.106    tmp_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 mul_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 3.639ns (37.744%)  route 6.002ns (62.256%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.566     5.118    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  mul_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  mul_cnt_reg[0]/Q
                         net (fo=23, routed)          1.080     6.654    mul_cnt_reg_n_0_[0]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.150     6.804 r  tmp_cnt[2]_i_47/O
                         net (fo=48, routed)          1.130     7.934    tmp_cnt[2]_i_47_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.326     8.260 f  tmp_cnt[2]_i_69/O
                         net (fo=1, routed)           0.000     8.260    tmp_cnt[2]_i_69_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     8.498 f  tmp_cnt_reg[2]_i_49/O
                         net (fo=1, routed)           0.000     8.498    tmp_cnt_reg[2]_i_49_n_0
    SLICE_X43Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     8.602 f  tmp_cnt_reg[2]_i_25/O
                         net (fo=1, routed)           0.639     9.242    tmp_cnt_reg[2]_i_25_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.316     9.558 f  tmp_cnt[2]_i_10/O
                         net (fo=17, routed)          1.148    10.706    tmp_cnt[2]_i_10_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.830 r  tmp_cnt[11]_i_35/O
                         net (fo=2, routed)           0.787    11.617    tmp_cnt[11]_i_35_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.741 r  tmp_cnt[11]_i_39/O
                         net (fo=1, routed)           0.000    11.741    tmp_cnt[11]_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.291 r  tmp_cnt_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.291    tmp_cnt_reg[11]_i_13_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.513 r  tmp_cnt_reg[11]_i_10/O[0]
                         net (fo=2, routed)           0.594    13.106    tmp_cnt_reg[11]_i_10_n_7
    SLICE_X45Y39         LUT3 (Prop_lut3_I1_O)        0.299    13.405 r  tmp_cnt[11]_i_4/O
                         net (fo=2, routed)           0.624    14.029    tmp_cnt[11]_i_4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.536 r  tmp_cnt_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.536    tmp_cnt_reg[11]_i_1_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.759 r  tmp_cnt_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.759    tmp_cnt0[12]
    SLICE_X44Y40         FDRE                                         r  tmp_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X44Y40         FDRE                                         r  tmp_cnt_reg[12]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X44Y40         FDRE (Setup_fdre_C_D)        0.062    15.106    tmp_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.759    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 mul_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 3.505ns (36.867%)  route 6.002ns (63.133%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.566     5.118    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  mul_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  mul_cnt_reg[0]/Q
                         net (fo=23, routed)          1.080     6.654    mul_cnt_reg_n_0_[0]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.150     6.804 r  tmp_cnt[2]_i_47/O
                         net (fo=48, routed)          1.130     7.934    tmp_cnt[2]_i_47_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.326     8.260 f  tmp_cnt[2]_i_69/O
                         net (fo=1, routed)           0.000     8.260    tmp_cnt[2]_i_69_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     8.498 f  tmp_cnt_reg[2]_i_49/O
                         net (fo=1, routed)           0.000     8.498    tmp_cnt_reg[2]_i_49_n_0
    SLICE_X43Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     8.602 f  tmp_cnt_reg[2]_i_25/O
                         net (fo=1, routed)           0.639     9.242    tmp_cnt_reg[2]_i_25_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.316     9.558 f  tmp_cnt[2]_i_10/O
                         net (fo=17, routed)          1.148    10.706    tmp_cnt[2]_i_10_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.830 r  tmp_cnt[11]_i_35/O
                         net (fo=2, routed)           0.787    11.617    tmp_cnt[11]_i_35_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.741 r  tmp_cnt[11]_i_39/O
                         net (fo=1, routed)           0.000    11.741    tmp_cnt[11]_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.291 r  tmp_cnt_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.291    tmp_cnt_reg[11]_i_13_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.513 r  tmp_cnt_reg[11]_i_10/O[0]
                         net (fo=2, routed)           0.594    13.106    tmp_cnt_reg[11]_i_10_n_7
    SLICE_X45Y39         LUT3 (Prop_lut3_I1_O)        0.299    13.405 r  tmp_cnt[11]_i_4/O
                         net (fo=2, routed)           0.624    14.029    tmp_cnt[11]_i_4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    14.625 r  tmp_cnt_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.625    tmp_cnt0[11]
    SLICE_X44Y39         FDRE                                         r  tmp_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  tmp_cnt_reg[11]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X44Y39         FDRE (Setup_fdre_C_D)        0.062    15.106    tmp_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.625    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 mul_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.448ns  (logic 3.446ns (36.473%)  route 6.002ns (63.527%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.566     5.118    clk_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  mul_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.574 r  mul_cnt_reg[0]/Q
                         net (fo=23, routed)          1.080     6.654    mul_cnt_reg_n_0_[0]
    SLICE_X39Y36         LUT2 (Prop_lut2_I0_O)        0.150     6.804 r  tmp_cnt[2]_i_47/O
                         net (fo=48, routed)          1.130     7.934    tmp_cnt[2]_i_47_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I4_O)        0.326     8.260 f  tmp_cnt[2]_i_69/O
                         net (fo=1, routed)           0.000     8.260    tmp_cnt[2]_i_69_n_0
    SLICE_X43Y28         MUXF7 (Prop_muxf7_I0_O)      0.238     8.498 f  tmp_cnt_reg[2]_i_49/O
                         net (fo=1, routed)           0.000     8.498    tmp_cnt_reg[2]_i_49_n_0
    SLICE_X43Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     8.602 f  tmp_cnt_reg[2]_i_25/O
                         net (fo=1, routed)           0.639     9.242    tmp_cnt_reg[2]_i_25_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.316     9.558 f  tmp_cnt[2]_i_10/O
                         net (fo=17, routed)          1.148    10.706    tmp_cnt[2]_i_10_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.830 r  tmp_cnt[11]_i_35/O
                         net (fo=2, routed)           0.787    11.617    tmp_cnt[11]_i_35_n_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I4_O)        0.124    11.741 r  tmp_cnt[11]_i_39/O
                         net (fo=1, routed)           0.000    11.741    tmp_cnt[11]_i_39_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.291 r  tmp_cnt_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.291    tmp_cnt_reg[11]_i_13_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.513 r  tmp_cnt_reg[11]_i_10/O[0]
                         net (fo=2, routed)           0.594    13.106    tmp_cnt_reg[11]_i_10_n_7
    SLICE_X45Y39         LUT3 (Prop_lut3_I1_O)        0.299    13.405 r  tmp_cnt[11]_i_4/O
                         net (fo=2, routed)           0.624    14.029    tmp_cnt[11]_i_4_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    14.566 r  tmp_cnt_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.566    tmp_cnt0[10]
    SLICE_X44Y39         FDRE                                         r  tmp_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.449    14.821    clk_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  tmp_cnt_reg[10]/C
                         clock pessimism              0.259    15.080    
                         clock uncertainty           -0.035    15.044    
    SLICE_X44Y39         FDRE (Setup_fdre_C_D)        0.062    15.106    tmp_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.566    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 convert_x_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[104][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 1.556ns (16.962%)  route 7.617ns (83.038%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.559     5.111    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  convert_x_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  convert_x_reg[0]__0/Q
                         net (fo=50, routed)          1.278     6.845    convert_x_reg[0]__0_n_0
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.153     6.998 r  data[35][6]_i_22/O
                         net (fo=120, routed)         1.676     8.674    data[35][6]_i_22_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.327     9.001 r  data[35][2]_i_17/O
                         net (fo=1, routed)           0.666     9.666    data[35][2]_i_17_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124     9.790 f  data[35][2]_i_10/O
                         net (fo=1, routed)           0.697    10.487    data[35][2]_i_10_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.611 f  data[35][2]_i_3/O
                         net (fo=2, routed)           1.033    11.644    data[35][2]_i_3_n_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.124    11.768 r  data[35][6]_i_6/O
                         net (fo=9, routed)           0.457    12.225    data[35][6]_i_6_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I2_O)        0.124    12.349 r  data[35][1]_i_1/O
                         net (fo=19, routed)          0.562    12.911    data[35][1]_i_1_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.035 r  data[68][1]_i_1/O
                         net (fo=20, routed)          1.249    14.284    data__0[1]
    SLICE_X35Y5          FDRE                                         r  data_reg[104][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.447    14.819    clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  data_reg[104][1]/C
                         clock pessimism              0.187    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X35Y5          FDRE (Setup_fdre_C_D)       -0.093    14.877    data_reg[104][1]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 convert_x_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[80][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 1.662ns (18.134%)  route 7.503ns (81.866%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.559     5.111    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  convert_x_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  convert_x_reg[0]__0/Q
                         net (fo=50, routed)          1.278     6.845    convert_x_reg[0]__0_n_0
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.153     6.998 r  data[35][6]_i_22/O
                         net (fo=120, routed)         1.676     8.674    data[35][6]_i_22_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.327     9.001 f  data[35][2]_i_17/O
                         net (fo=1, routed)           0.666     9.666    data[35][2]_i_17_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124     9.790 r  data[35][2]_i_10/O
                         net (fo=1, routed)           0.697    10.487    data[35][2]_i_10_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.611 r  data[35][2]_i_3/O
                         net (fo=2, routed)           1.425    12.036    data[35][2]_i_3_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I2_O)        0.152    12.188 r  data[35][2]_i_1/O
                         net (fo=19, routed)          0.549    12.737    data[35][2]_i_1_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.326    13.063 r  data[68][2]_i_1/O
                         net (fo=20, routed)          1.213    14.276    data__0[2]
    SLICE_X32Y12         FDRE                                         r  data_reg[80][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X32Y12         FDRE                                         r  data_reg[80][2]/C
                         clock pessimism              0.187    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X32Y12         FDRE (Setup_fdre_C_D)       -0.081    14.886    data_reg[80][2]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -14.276    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 convert_x_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[101][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 1.662ns (18.141%)  route 7.500ns (81.859%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.559     5.111    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  convert_x_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  convert_x_reg[0]__0/Q
                         net (fo=50, routed)          1.278     6.845    convert_x_reg[0]__0_n_0
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.153     6.998 r  data[35][6]_i_22/O
                         net (fo=120, routed)         1.676     8.674    data[35][6]_i_22_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.327     9.001 f  data[35][2]_i_17/O
                         net (fo=1, routed)           0.666     9.666    data[35][2]_i_17_n_0
    SLICE_X52Y44         LUT6 (Prop_lut6_I1_O)        0.124     9.790 r  data[35][2]_i_10/O
                         net (fo=1, routed)           0.697    10.487    data[35][2]_i_10_n_0
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.124    10.611 r  data[35][2]_i_3/O
                         net (fo=2, routed)           1.425    12.036    data[35][2]_i_3_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I2_O)        0.152    12.188 r  data[35][2]_i_1/O
                         net (fo=19, routed)          0.549    12.737    data[35][2]_i_1_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.326    13.063 r  data[68][2]_i_1/O
                         net (fo=20, routed)          1.209    14.273    data__0[2]
    SLICE_X32Y5          FDRE                                         r  data_reg[101][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        1.448    14.820    clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  data_reg[101][2]/C
                         clock pessimism              0.187    15.007    
                         clock uncertainty           -0.035    14.971    
    SLICE_X32Y5          FDRE (Setup_fdre_C_D)       -0.081    14.890    data_reg[101][2]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 max_finder_a/max_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mat_a_pooling_reg[15][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.594%)  route 0.255ns (64.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.558     1.471    max_finder_a/clk_IBUF_BUFG
    SLICE_X35Y32         FDCE                                         r  max_finder_a/max_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  max_finder_a/max_out_reg[7]/Q
                         net (fo=43, routed)          0.255     1.868    current_max_a[7]
    SLICE_X36Y28         FDRE                                         r  mat_a_pooling_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.822     1.980    clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  mat_a_pooling_reg[15][7]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.070     1.800    mat_a_pooling_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mat_b_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mat_b_reg_r1_0_63_6_8/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.079%)  route 0.179ns (55.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  mat_b_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mat_b_count_reg[4]/Q
                         net (fo=139, routed)         0.179     1.794    mat_b_reg_r1_0_63_6_8/ADDRD4
    SLICE_X34Y35         RAMD64E                                      r  mat_b_reg_r1_0_63_6_8/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.828     1.986    mat_b_reg_r1_0_63_6_8/WCLK
    SLICE_X34Y35         RAMD64E                                      r  mat_b_reg_r1_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.479     1.507    
    SLICE_X34Y35         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.707    mat_b_reg_r1_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mat_b_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mat_b_reg_r1_0_63_6_8/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.079%)  route 0.179ns (55.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  mat_b_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mat_b_count_reg[4]/Q
                         net (fo=139, routed)         0.179     1.794    mat_b_reg_r1_0_63_6_8/ADDRD4
    SLICE_X34Y35         RAMD64E                                      r  mat_b_reg_r1_0_63_6_8/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.828     1.986    mat_b_reg_r1_0_63_6_8/WCLK
    SLICE_X34Y35         RAMD64E                                      r  mat_b_reg_r1_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.479     1.507    
    SLICE_X34Y35         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.707    mat_b_reg_r1_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mat_b_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mat_b_reg_r1_0_63_6_8/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.079%)  route 0.179ns (55.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  mat_b_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mat_b_count_reg[4]/Q
                         net (fo=139, routed)         0.179     1.794    mat_b_reg_r1_0_63_6_8/ADDRD4
    SLICE_X34Y35         RAMD64E                                      r  mat_b_reg_r1_0_63_6_8/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.828     1.986    mat_b_reg_r1_0_63_6_8/WCLK
    SLICE_X34Y35         RAMD64E                                      r  mat_b_reg_r1_0_63_6_8/RAMC/CLK
                         clock pessimism             -0.479     1.507    
    SLICE_X34Y35         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.707    mat_b_reg_r1_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 mat_b_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mat_b_reg_r1_0_63_6_8/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.079%)  route 0.179ns (55.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  mat_b_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mat_b_count_reg[4]/Q
                         net (fo=139, routed)         0.179     1.794    mat_b_reg_r1_0_63_6_8/ADDRD4
    SLICE_X34Y35         RAMD64E                                      r  mat_b_reg_r1_0_63_6_8/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.828     1.986    mat_b_reg_r1_0_63_6_8/WCLK
    SLICE_X34Y35         RAMD64E                                      r  mat_b_reg_r1_0_63_6_8/RAMD/CLK
                         clock pessimism             -0.479     1.507    
    SLICE_X34Y35         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.707    mat_b_reg_r1_0_63_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mat_b_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mat_b_reg_r1_0_63_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.991%)  route 0.147ns (51.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  mat_b_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mat_b_count_reg[5]/Q
                         net (fo=138, routed)         0.147     1.762    mat_b_reg_r1_0_63_3_5/ADDRD5
    SLICE_X30Y38         RAMD64E                                      r  mat_b_reg_r1_0_63_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.832     1.990    mat_b_reg_r1_0_63_3_5/WCLK
    SLICE_X30Y38         RAMD64E                                      r  mat_b_reg_r1_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.498     1.492    
    SLICE_X30Y38         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.662    mat_b_reg_r1_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mat_b_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mat_b_reg_r1_0_63_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.991%)  route 0.147ns (51.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  mat_b_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mat_b_count_reg[5]/Q
                         net (fo=138, routed)         0.147     1.762    mat_b_reg_r1_0_63_3_5/ADDRD5
    SLICE_X30Y38         RAMD64E                                      r  mat_b_reg_r1_0_63_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.832     1.990    mat_b_reg_r1_0_63_3_5/WCLK
    SLICE_X30Y38         RAMD64E                                      r  mat_b_reg_r1_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.498     1.492    
    SLICE_X30Y38         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.662    mat_b_reg_r1_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mat_b_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mat_b_reg_r1_0_63_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.991%)  route 0.147ns (51.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  mat_b_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mat_b_count_reg[5]/Q
                         net (fo=138, routed)         0.147     1.762    mat_b_reg_r1_0_63_3_5/ADDRD5
    SLICE_X30Y38         RAMD64E                                      r  mat_b_reg_r1_0_63_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.832     1.990    mat_b_reg_r1_0_63_3_5/WCLK
    SLICE_X30Y38         RAMD64E                                      r  mat_b_reg_r1_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.498     1.492    
    SLICE_X30Y38         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.662    mat_b_reg_r1_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mat_b_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mat_b_reg_r1_0_63_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.991%)  route 0.147ns (51.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.561     1.474    clk_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  mat_b_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mat_b_count_reg[5]/Q
                         net (fo=138, routed)         0.147     1.762    mat_b_reg_r1_0_63_3_5/ADDRD5
    SLICE_X30Y38         RAMD64E                                      r  mat_b_reg_r1_0_63_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.832     1.990    mat_b_reg_r1_0_63_3_5/WCLK
    SLICE_X30Y38         RAMD64E                                      r  mat_b_reg_r1_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.498     1.492    
    SLICE_X30Y38         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.662    mat_b_reg_r1_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 max_finder_a/max_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mat_a_pooling_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.698%)  route 0.290ns (67.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.558     1.471    max_finder_a/clk_IBUF_BUFG
    SLICE_X35Y32         FDCE                                         r  max_finder_a/max_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  max_finder_a/max_out_reg[6]/Q
                         net (fo=43, routed)          0.290     1.903    current_max_a[6]
    SLICE_X37Y28         FDRE                                         r  mat_a_pooling_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2219, routed)        0.822     1.980    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  mat_a_pooling_reg[6][6]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.072     1.802    mat_a_pooling_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12    ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y23    FSM_sequential_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y23    FSM_sequential_Q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y33    P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y31    P_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y31    P_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y28    P_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X36Y36    compare_cnt_a_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y36    compare_cnt_a_reg[1]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y34    mat_a_reg_r1_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y34    mat_a_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y33    mat_a_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y34    mat_a_reg_r1_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y34    mat_a_reg_r1_0_63_3_5/RAMA/CLK



