// Seed: 74369645
module module_0;
  supply1 id_1;
  tri1 id_2;
  always
    if (id_2 - -1'b0) begin : LABEL_0
      id_1 = -1'd0 ? !id_1 != -1 : -1'd0;
      id_1 = id_2;
    end
endmodule
module module_1 ();
  initial id_1 <= 1;
  wire id_2;
  initial id_1 = id_1;
  assign id_1 = id_1;
  parameter id_4 = (-1);
  supply1 id_5;
  id_6(
      -1 + id_5, -1, 1
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_7;
endmodule
module module_2 ();
  tri id_1;
  supply0 id_2;
  wire id_3;
  assign id_1 = -1;
  initial id_2 = -1;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
  assign id_2 = id_2;
  wire id_6, id_7;
  parameter id_8 = -1;
  id_9(
      id_3, id_3, id_6
  );
  assign id_1 = -1;
  id_10(
      -1 | 1'd0
  );
endmodule
