
Queue_lab.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004494  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08004624  08004624  00014624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004794  08004794  00014794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800479c  0800479c  0001479c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080047a0  080047a0  000147a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000006c  20000000  080047a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002950  2000006c  08004810  0002006c  2**2
                  ALLOC
  8 ._user_heap_stack 00002000  200029bc  08004810  000229bc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018b4b  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000034f1  00000000  00000000  00038be7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000b33c  00000000  00000000  0003c0d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000fc0  00000000  00000000  00047418  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001340  00000000  00000000  000483d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00008027  00000000  00000000  00049718  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006466  00000000  00000000  0005173f  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00057ba5  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000034bc  00000000  00000000  00057c24  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000084  00000000  00000000  0005b0e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000117  00000000  00000000  0005b164  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800460c 	.word	0x0800460c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800460c 	.word	0x0800460c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b510      	push	{r4, lr}
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000582:	2003      	movs	r0, #3
 8000584:	f000 f81a 	bl	80005bc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000588:	2000      	movs	r0, #0
 800058a:	f003 f83f 	bl	800360c <HAL_InitTick>
 800058e:	4604      	mov	r4, r0
 8000590:	b918      	cbnz	r0, 800059a <HAL_Init+0x1a>
    status = HAL_ERROR;
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000592:	f002 ffe9 	bl	8003568 <HAL_MspInit>
  }

  /* Return function status */
  return status;
}
 8000596:	4620      	mov	r0, r4
 8000598:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800059a:	2401      	movs	r4, #1
 800059c:	e7fb      	b.n	8000596 <HAL_Init+0x16>
	...

080005a0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005a0:	4a02      	ldr	r2, [pc, #8]	; (80005ac <HAL_IncTick+0xc>)
 80005a2:	6813      	ldr	r3, [r2, #0]
 80005a4:	3301      	adds	r3, #1
 80005a6:	6013      	str	r3, [r2, #0]
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	200028f0 	.word	0x200028f0

080005b0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005b0:	4b01      	ldr	r3, [pc, #4]	; (80005b8 <HAL_GetTick+0x8>)
 80005b2:	6818      	ldr	r0, [r3, #0]
}
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	200028f0 	.word	0x200028f0

080005bc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005bc:	4a07      	ldr	r2, [pc, #28]	; (80005dc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005be:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005c0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005c4:	041b      	lsls	r3, r3, #16
 80005c6:	0c1b      	lsrs	r3, r3, #16
 80005c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80005cc:	0200      	lsls	r0, r0, #8
 80005ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005d2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005d6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005d8:	60d3      	str	r3, [r2, #12]
 80005da:	4770      	bx	lr
 80005dc:	e000ed00 	.word	0xe000ed00

080005e0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005e0:	4b17      	ldr	r3, [pc, #92]	; (8000640 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005e2:	b530      	push	{r4, r5, lr}
 80005e4:	68dc      	ldr	r4, [r3, #12]
 80005e6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005ea:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005ee:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005f0:	2b04      	cmp	r3, #4
 80005f2:	bf28      	it	cs
 80005f4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005f6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005f8:	f04f 0501 	mov.w	r5, #1
 80005fc:	fa05 f303 	lsl.w	r3, r5, r3
 8000600:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000604:	bf8c      	ite	hi
 8000606:	3c03      	subhi	r4, #3
 8000608:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800060a:	4019      	ands	r1, r3
 800060c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800060e:	fa05 f404 	lsl.w	r4, r5, r4
 8000612:	3c01      	subs	r4, #1
 8000614:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000616:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000618:	ea42 0201 	orr.w	r2, r2, r1
 800061c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000620:	bfaf      	iteee	ge
 8000622:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000626:	f000 000f 	andlt.w	r0, r0, #15
 800062a:	4b06      	ldrlt	r3, [pc, #24]	; (8000644 <HAL_NVIC_SetPriority+0x64>)
 800062c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800062e:	bfa5      	ittet	ge
 8000630:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000634:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000636:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000638:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800063c:	bd30      	pop	{r4, r5, pc}
 800063e:	bf00      	nop
 8000640:	e000ed00 	.word	0xe000ed00
 8000644:	e000ed14 	.word	0xe000ed14

08000648 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000648:	0942      	lsrs	r2, r0, #5
 800064a:	2301      	movs	r3, #1
 800064c:	f000 001f 	and.w	r0, r0, #31
 8000650:	fa03 f000 	lsl.w	r0, r3, r0
 8000654:	4b01      	ldr	r3, [pc, #4]	; (800065c <HAL_NVIC_EnableIRQ+0x14>)
 8000656:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800065a:	4770      	bx	lr
 800065c:	e000e100 	.word	0xe000e100

08000660 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000664:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000666:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000668:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8000814 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800066c:	4c67      	ldr	r4, [pc, #412]	; (800080c <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800066e:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8000670:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000672:	9a01      	ldr	r2, [sp, #4]
 8000674:	40da      	lsrs	r2, r3
 8000676:	d102      	bne.n	800067e <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8000678:	b005      	add	sp, #20
 800067a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800067e:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8000680:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000682:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8000684:	ea12 0e06 	ands.w	lr, r2, r6
 8000688:	f000 80b1 	beq.w	80007ee <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800068c:	684a      	ldr	r2, [r1, #4]
 800068e:	f022 0710 	bic.w	r7, r2, #16
 8000692:	2f02      	cmp	r7, #2
 8000694:	d116      	bne.n	80006c4 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 8000696:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800069a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800069e:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80006a2:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80006a6:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80006aa:	f04f 0c0f 	mov.w	ip, #15
 80006ae:	fa0c fc0a 	lsl.w	ip, ip, sl
 80006b2:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80006b6:	690d      	ldr	r5, [r1, #16]
 80006b8:	fa05 f50a 	lsl.w	r5, r5, sl
 80006bc:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 80006c0:	f8c9 5020 	str.w	r5, [r9, #32]
 80006c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006c8:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80006ca:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006ce:	fa05 f50c 	lsl.w	r5, r5, ip
 80006d2:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006d4:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006d8:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006dc:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006e0:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006e2:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006e6:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80006e8:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006ec:	d811      	bhi.n	8000712 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 80006ee:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80006f0:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80006f4:	68cf      	ldr	r7, [r1, #12]
 80006f6:	fa07 f70c 	lsl.w	r7, r7, ip
 80006fa:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 80006fe:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000700:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000702:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000706:	f3c2 1700 	ubfx	r7, r2, #4, #1
 800070a:	409f      	lsls	r7, r3
 800070c:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8000710:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000712:	f1ba 0f03 	cmp.w	sl, #3
 8000716:	d107      	bne.n	8000728 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8000718:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800071a:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800071e:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8000722:	409f      	lsls	r7, r3
 8000724:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8000726:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8000728:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800072a:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800072c:	688e      	ldr	r6, [r1, #8]
 800072e:	fa06 f60c 	lsl.w	r6, r6, ip
 8000732:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8000734:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000736:	00d5      	lsls	r5, r2, #3
 8000738:	d559      	bpl.n	80007ee <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800073a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800073e:	f045 0501 	orr.w	r5, r5, #1
 8000742:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 8000746:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800074a:	f023 0603 	bic.w	r6, r3, #3
 800074e:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000752:	f005 0501 	and.w	r5, r5, #1
 8000756:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 800075a:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800075c:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000760:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000762:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000764:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000768:	270f      	movs	r7, #15
 800076a:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800076e:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000772:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000776:	d03c      	beq.n	80007f2 <HAL_GPIO_Init+0x192>
 8000778:	4d25      	ldr	r5, [pc, #148]	; (8000810 <HAL_GPIO_Init+0x1b0>)
 800077a:	42a8      	cmp	r0, r5
 800077c:	d03b      	beq.n	80007f6 <HAL_GPIO_Init+0x196>
 800077e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000782:	42a8      	cmp	r0, r5
 8000784:	d039      	beq.n	80007fa <HAL_GPIO_Init+0x19a>
 8000786:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800078a:	42a8      	cmp	r0, r5
 800078c:	d037      	beq.n	80007fe <HAL_GPIO_Init+0x19e>
 800078e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000792:	42a8      	cmp	r0, r5
 8000794:	d035      	beq.n	8000802 <HAL_GPIO_Init+0x1a2>
 8000796:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800079a:	42a8      	cmp	r0, r5
 800079c:	d033      	beq.n	8000806 <HAL_GPIO_Init+0x1a6>
 800079e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007a2:	42a8      	cmp	r0, r5
 80007a4:	bf14      	ite	ne
 80007a6:	2507      	movne	r5, #7
 80007a8:	2506      	moveq	r5, #6
 80007aa:	fa05 f50c 	lsl.w	r5, r5, ip
 80007ae:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 80007b0:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 80007b2:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80007b4:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007b8:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 80007ba:	bf54      	ite	pl
 80007bc:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80007be:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 80007c2:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 80007c4:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007c6:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 80007c8:	bf54      	ite	pl
 80007ca:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80007cc:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 80007d0:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 80007d2:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007d4:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 80007d6:	bf54      	ite	pl
 80007d8:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80007da:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 80007de:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 80007e0:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007e2:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 80007e4:	bf54      	ite	pl
 80007e6:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80007e8:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 80007ec:	60e5      	str	r5, [r4, #12]
    position++;
 80007ee:	3301      	adds	r3, #1
 80007f0:	e73f      	b.n	8000672 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80007f2:	2500      	movs	r5, #0
 80007f4:	e7d9      	b.n	80007aa <HAL_GPIO_Init+0x14a>
 80007f6:	2501      	movs	r5, #1
 80007f8:	e7d7      	b.n	80007aa <HAL_GPIO_Init+0x14a>
 80007fa:	2502      	movs	r5, #2
 80007fc:	e7d5      	b.n	80007aa <HAL_GPIO_Init+0x14a>
 80007fe:	2503      	movs	r5, #3
 8000800:	e7d3      	b.n	80007aa <HAL_GPIO_Init+0x14a>
 8000802:	2504      	movs	r5, #4
 8000804:	e7d1      	b.n	80007aa <HAL_GPIO_Init+0x14a>
 8000806:	2505      	movs	r5, #5
 8000808:	e7cf      	b.n	80007aa <HAL_GPIO_Init+0x14a>
 800080a:	bf00      	nop
 800080c:	40010400 	.word	0x40010400
 8000810:	48000400 	.word	0x48000400
 8000814:	40021000 	.word	0x40021000

08000818 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000818:	b10a      	cbz	r2, 800081e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800081a:	6181      	str	r1, [r0, #24]
 800081c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800081e:	6281      	str	r1, [r0, #40]	; 0x28
 8000820:	4770      	bx	lr

08000822 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000822:	4770      	bx	lr

08000824 <HAL_GPIO_EXTI_IRQHandler>:
{
 8000824:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000826:	4b04      	ldr	r3, [pc, #16]	; (8000838 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000828:	6959      	ldr	r1, [r3, #20]
 800082a:	4201      	tst	r1, r0
 800082c:	d002      	beq.n	8000834 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800082e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000830:	f7ff fff7 	bl	8000822 <HAL_GPIO_EXTI_Callback>
 8000834:	bd08      	pop	{r3, pc}
 8000836:	bf00      	nop
 8000838:	40010400 	.word	0x40010400

0800083c <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800083c:	4b02      	ldr	r3, [pc, #8]	; (8000848 <HAL_PWREx_GetVoltageRange+0xc>)
 800083e:	6818      	ldr	r0, [r3, #0]
#endif
}
 8000840:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	40007000 	.word	0x40007000

0800084c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800084c:	4b17      	ldr	r3, [pc, #92]	; (80008ac <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800084e:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000850:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000854:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000858:	d11c      	bne.n	8000894 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800085a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800085e:	d015      	beq.n	800088c <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8000866:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800086a:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800086c:	4a10      	ldr	r2, [pc, #64]	; (80008b0 <HAL_PWREx_ControlVoltageScaling+0x64>)
 800086e:	6811      	ldr	r1, [r2, #0]
 8000870:	2232      	movs	r2, #50	; 0x32
 8000872:	434a      	muls	r2, r1
 8000874:	490f      	ldr	r1, [pc, #60]	; (80008b4 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8000876:	fbb2 f2f1 	udiv	r2, r2, r1
 800087a:	4619      	mov	r1, r3
 800087c:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800087e:	6958      	ldr	r0, [r3, #20]
 8000880:	0540      	lsls	r0, r0, #21
 8000882:	d500      	bpl.n	8000886 <HAL_PWREx_ControlVoltageScaling+0x3a>
 8000884:	b922      	cbnz	r2, 8000890 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000886:	694b      	ldr	r3, [r1, #20]
 8000888:	055b      	lsls	r3, r3, #21
 800088a:	d40d      	bmi.n	80008a8 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800088c:	2000      	movs	r0, #0
 800088e:	4770      	bx	lr
        wait_loop_index--;
 8000890:	3a01      	subs	r2, #1
 8000892:	e7f4      	b.n	800087e <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000894:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000898:	bf1f      	itttt	ne
 800089a:	681a      	ldrne	r2, [r3, #0]
 800089c:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 80008a0:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 80008a4:	601a      	strne	r2, [r3, #0]
 80008a6:	e7f1      	b.n	800088c <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 80008a8:	2003      	movs	r0, #3
}
 80008aa:	4770      	bx	lr
 80008ac:	40007000 	.word	0x40007000
 80008b0:	20000004 	.word	0x20000004
 80008b4:	000f4240 	.word	0x000f4240

080008b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80008b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80008ba:	4d1e      	ldr	r5, [pc, #120]	; (8000934 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80008bc:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80008be:	00da      	lsls	r2, r3, #3
{
 80008c0:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80008c2:	d518      	bpl.n	80008f6 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80008c4:	f7ff ffba 	bl	800083c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80008c8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80008cc:	d123      	bne.n	8000916 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 80008ce:	2c80      	cmp	r4, #128	; 0x80
 80008d0:	d929      	bls.n	8000926 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80008d2:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80008d4:	bf8c      	ite	hi
 80008d6:	2002      	movhi	r0, #2
 80008d8:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80008da:	4a17      	ldr	r2, [pc, #92]	; (8000938 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 80008dc:	6813      	ldr	r3, [r2, #0]
 80008de:	f023 0307 	bic.w	r3, r3, #7
 80008e2:	4303      	orrs	r3, r0
 80008e4:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80008e6:	6813      	ldr	r3, [r2, #0]
 80008e8:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 80008ec:	1a18      	subs	r0, r3, r0
 80008ee:	bf18      	it	ne
 80008f0:	2001      	movne	r0, #1
 80008f2:	b003      	add	sp, #12
 80008f4:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 80008f6:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80008f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008fc:	65ab      	str	r3, [r5, #88]	; 0x58
 80008fe:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000900:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000904:	9301      	str	r3, [sp, #4]
 8000906:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8000908:	f7ff ff98 	bl	800083c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 800090c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800090e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000912:	65ab      	str	r3, [r5, #88]	; 0x58
 8000914:	e7d8      	b.n	80008c8 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8000916:	2c80      	cmp	r4, #128	; 0x80
 8000918:	d807      	bhi.n	800092a <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 800091a:	d008      	beq.n	800092e <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 800091c:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8000920:	4258      	negs	r0, r3
 8000922:	4158      	adcs	r0, r3
 8000924:	e7d9      	b.n	80008da <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000926:	2000      	movs	r0, #0
 8000928:	e7d7      	b.n	80008da <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 800092a:	2003      	movs	r0, #3
 800092c:	e7d5      	b.n	80008da <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 800092e:	2002      	movs	r0, #2
 8000930:	e7d3      	b.n	80008da <RCC_SetFlashLatencyFromMSIRange+0x22>
 8000932:	bf00      	nop
 8000934:	40021000 	.word	0x40021000
 8000938:	40022000 	.word	0x40022000

0800093c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800093c:	4b25      	ldr	r3, [pc, #148]	; (80009d4 <HAL_RCC_GetSysClockFreq+0x98>)
 800093e:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000940:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000942:	f012 020c 	ands.w	r2, r2, #12
 8000946:	d005      	beq.n	8000954 <HAL_RCC_GetSysClockFreq+0x18>
 8000948:	2a0c      	cmp	r2, #12
 800094a:	d115      	bne.n	8000978 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800094c:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000950:	2901      	cmp	r1, #1
 8000952:	d118      	bne.n	8000986 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000954:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8000956:	4820      	ldr	r0, [pc, #128]	; (80009d8 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000958:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800095a:	bf55      	itete	pl
 800095c:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000960:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000962:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000966:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 800096a:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800096e:	b382      	cbz	r2, 80009d2 <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8000970:	2a0c      	cmp	r2, #12
 8000972:	d009      	beq.n	8000988 <HAL_RCC_GetSysClockFreq+0x4c>
 8000974:	2000      	movs	r0, #0
  return sysclockfreq;
 8000976:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8000978:	2a04      	cmp	r2, #4
 800097a:	d029      	beq.n	80009d0 <HAL_RCC_GetSysClockFreq+0x94>
 800097c:	2a08      	cmp	r2, #8
 800097e:	4817      	ldr	r0, [pc, #92]	; (80009dc <HAL_RCC_GetSysClockFreq+0xa0>)
 8000980:	bf18      	it	ne
 8000982:	2000      	movne	r0, #0
 8000984:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8000986:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000988:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800098a:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800098c:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000990:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 8000994:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000996:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 800099a:	d005      	beq.n	80009a8 <HAL_RCC_GetSysClockFreq+0x6c>
 800099c:	2903      	cmp	r1, #3
 800099e:	d012      	beq.n	80009c6 <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80009a0:	68d9      	ldr	r1, [r3, #12]
 80009a2:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80009a6:	e003      	b.n	80009b0 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80009a8:	68d9      	ldr	r1, [r3, #12]
 80009aa:	480d      	ldr	r0, [pc, #52]	; (80009e0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80009ac:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80009b0:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80009b2:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80009b6:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80009ba:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80009bc:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80009be:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80009c0:	fbb0 f0f3 	udiv	r0, r0, r3
 80009c4:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80009c6:	68d9      	ldr	r1, [r3, #12]
 80009c8:	4804      	ldr	r0, [pc, #16]	; (80009dc <HAL_RCC_GetSysClockFreq+0xa0>)
 80009ca:	f3c1 2106 	ubfx	r1, r1, #8, #7
 80009ce:	e7ef      	b.n	80009b0 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 80009d0:	4803      	ldr	r0, [pc, #12]	; (80009e0 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 80009d2:	4770      	bx	lr
 80009d4:	40021000 	.word	0x40021000
 80009d8:	080046cc 	.word	0x080046cc
 80009dc:	007a1200 	.word	0x007a1200
 80009e0:	00f42400 	.word	0x00f42400

080009e4 <HAL_RCC_OscConfig>:
{
 80009e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 80009e8:	4605      	mov	r5, r0
 80009ea:	b918      	cbnz	r0, 80009f4 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 80009ec:	2001      	movs	r0, #1
}
 80009ee:	b003      	add	sp, #12
 80009f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80009f4:	4ca5      	ldr	r4, [pc, #660]	; (8000c8c <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80009f6:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80009f8:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80009fa:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80009fc:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80009fe:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000a02:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000a06:	d53c      	bpl.n	8000a82 <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000a08:	b11e      	cbz	r6, 8000a12 <HAL_RCC_OscConfig+0x2e>
 8000a0a:	2e0c      	cmp	r6, #12
 8000a0c:	d163      	bne.n	8000ad6 <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000a0e:	2f01      	cmp	r7, #1
 8000a10:	d161      	bne.n	8000ad6 <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000a12:	6823      	ldr	r3, [r4, #0]
 8000a14:	0798      	lsls	r0, r3, #30
 8000a16:	d502      	bpl.n	8000a1e <HAL_RCC_OscConfig+0x3a>
 8000a18:	69ab      	ldr	r3, [r5, #24]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d0e6      	beq.n	80009ec <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000a1e:	6823      	ldr	r3, [r4, #0]
 8000a20:	6a28      	ldr	r0, [r5, #32]
 8000a22:	0719      	lsls	r1, r3, #28
 8000a24:	bf56      	itet	pl
 8000a26:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8000a2a:	6823      	ldrmi	r3, [r4, #0]
 8000a2c:	091b      	lsrpl	r3, r3, #4
 8000a2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000a32:	4283      	cmp	r3, r0
 8000a34:	d23a      	bcs.n	8000aac <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000a36:	f7ff ff3f 	bl	80008b8 <RCC_SetFlashLatencyFromMSIRange>
 8000a3a:	2800      	cmp	r0, #0
 8000a3c:	d1d6      	bne.n	80009ec <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a3e:	6823      	ldr	r3, [r4, #0]
 8000a40:	f043 0308 	orr.w	r3, r3, #8
 8000a44:	6023      	str	r3, [r4, #0]
 8000a46:	6823      	ldr	r3, [r4, #0]
 8000a48:	6a2a      	ldr	r2, [r5, #32]
 8000a4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a52:	6863      	ldr	r3, [r4, #4]
 8000a54:	69ea      	ldr	r2, [r5, #28]
 8000a56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000a5a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000a5e:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000a60:	f7ff ff6c 	bl	800093c <HAL_RCC_GetSysClockFreq>
 8000a64:	68a3      	ldr	r3, [r4, #8]
 8000a66:	4a8a      	ldr	r2, [pc, #552]	; (8000c90 <HAL_RCC_OscConfig+0x2ac>)
 8000a68:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000a6c:	5cd3      	ldrb	r3, [r2, r3]
 8000a6e:	f003 031f 	and.w	r3, r3, #31
 8000a72:	40d8      	lsrs	r0, r3
 8000a74:	4b87      	ldr	r3, [pc, #540]	; (8000c94 <HAL_RCC_OscConfig+0x2b0>)
 8000a76:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8000a78:	2000      	movs	r0, #0
 8000a7a:	f002 fdc7 	bl	800360c <HAL_InitTick>
        if(status != HAL_OK)
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	d1b5      	bne.n	80009ee <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a82:	682b      	ldr	r3, [r5, #0]
 8000a84:	07d8      	lsls	r0, r3, #31
 8000a86:	d45d      	bmi.n	8000b44 <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a88:	682b      	ldr	r3, [r5, #0]
 8000a8a:	0799      	lsls	r1, r3, #30
 8000a8c:	f100 809c 	bmi.w	8000bc8 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000a90:	682b      	ldr	r3, [r5, #0]
 8000a92:	0718      	lsls	r0, r3, #28
 8000a94:	f100 80d0 	bmi.w	8000c38 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a98:	682b      	ldr	r3, [r5, #0]
 8000a9a:	0759      	lsls	r1, r3, #29
 8000a9c:	f100 80fc 	bmi.w	8000c98 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000aa0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	f040 8165 	bne.w	8000d72 <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	e7a0      	b.n	80009ee <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000aac:	6823      	ldr	r3, [r4, #0]
 8000aae:	f043 0308 	orr.w	r3, r3, #8
 8000ab2:	6023      	str	r3, [r4, #0]
 8000ab4:	6823      	ldr	r3, [r4, #0]
 8000ab6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000aba:	4303      	orrs	r3, r0
 8000abc:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000abe:	6863      	ldr	r3, [r4, #4]
 8000ac0:	69ea      	ldr	r2, [r5, #28]
 8000ac2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000ac6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000aca:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000acc:	f7ff fef4 	bl	80008b8 <RCC_SetFlashLatencyFromMSIRange>
 8000ad0:	2800      	cmp	r0, #0
 8000ad2:	d0c5      	beq.n	8000a60 <HAL_RCC_OscConfig+0x7c>
 8000ad4:	e78a      	b.n	80009ec <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000ad6:	69ab      	ldr	r3, [r5, #24]
 8000ad8:	b31b      	cbz	r3, 8000b22 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8000ada:	6823      	ldr	r3, [r4, #0]
 8000adc:	f043 0301 	orr.w	r3, r3, #1
 8000ae0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000ae2:	f7ff fd65 	bl	80005b0 <HAL_GetTick>
 8000ae6:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000ae8:	6823      	ldr	r3, [r4, #0]
 8000aea:	079a      	lsls	r2, r3, #30
 8000aec:	d511      	bpl.n	8000b12 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000aee:	6823      	ldr	r3, [r4, #0]
 8000af0:	f043 0308 	orr.w	r3, r3, #8
 8000af4:	6023      	str	r3, [r4, #0]
 8000af6:	6823      	ldr	r3, [r4, #0]
 8000af8:	6a2a      	ldr	r2, [r5, #32]
 8000afa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000afe:	4313      	orrs	r3, r2
 8000b00:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b02:	6863      	ldr	r3, [r4, #4]
 8000b04:	69ea      	ldr	r2, [r5, #28]
 8000b06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8000b0a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000b0e:	6063      	str	r3, [r4, #4]
 8000b10:	e7b7      	b.n	8000a82 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000b12:	f7ff fd4d 	bl	80005b0 <HAL_GetTick>
 8000b16:	eba0 0008 	sub.w	r0, r0, r8
 8000b1a:	2802      	cmp	r0, #2
 8000b1c:	d9e4      	bls.n	8000ae8 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8000b1e:	2003      	movs	r0, #3
 8000b20:	e765      	b.n	80009ee <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 8000b22:	6823      	ldr	r3, [r4, #0]
 8000b24:	f023 0301 	bic.w	r3, r3, #1
 8000b28:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b2a:	f7ff fd41 	bl	80005b0 <HAL_GetTick>
 8000b2e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000b30:	6823      	ldr	r3, [r4, #0]
 8000b32:	079b      	lsls	r3, r3, #30
 8000b34:	d5a5      	bpl.n	8000a82 <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000b36:	f7ff fd3b 	bl	80005b0 <HAL_GetTick>
 8000b3a:	eba0 0008 	sub.w	r0, r0, r8
 8000b3e:	2802      	cmp	r0, #2
 8000b40:	d9f6      	bls.n	8000b30 <HAL_RCC_OscConfig+0x14c>
 8000b42:	e7ec      	b.n	8000b1e <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000b44:	2e08      	cmp	r6, #8
 8000b46:	d003      	beq.n	8000b50 <HAL_RCC_OscConfig+0x16c>
 8000b48:	2e0c      	cmp	r6, #12
 8000b4a:	d108      	bne.n	8000b5e <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8000b4c:	2f03      	cmp	r7, #3
 8000b4e:	d106      	bne.n	8000b5e <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b50:	6823      	ldr	r3, [r4, #0]
 8000b52:	039a      	lsls	r2, r3, #14
 8000b54:	d598      	bpl.n	8000a88 <HAL_RCC_OscConfig+0xa4>
 8000b56:	686b      	ldr	r3, [r5, #4]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d195      	bne.n	8000a88 <HAL_RCC_OscConfig+0xa4>
 8000b5c:	e746      	b.n	80009ec <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b5e:	686b      	ldr	r3, [r5, #4]
 8000b60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b64:	d110      	bne.n	8000b88 <HAL_RCC_OscConfig+0x1a4>
 8000b66:	6823      	ldr	r3, [r4, #0]
 8000b68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b6c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000b6e:	f7ff fd1f 	bl	80005b0 <HAL_GetTick>
 8000b72:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b74:	6823      	ldr	r3, [r4, #0]
 8000b76:	039b      	lsls	r3, r3, #14
 8000b78:	d486      	bmi.n	8000a88 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b7a:	f7ff fd19 	bl	80005b0 <HAL_GetTick>
 8000b7e:	eba0 0008 	sub.w	r0, r0, r8
 8000b82:	2864      	cmp	r0, #100	; 0x64
 8000b84:	d9f6      	bls.n	8000b74 <HAL_RCC_OscConfig+0x190>
 8000b86:	e7ca      	b.n	8000b1e <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b8c:	d104      	bne.n	8000b98 <HAL_RCC_OscConfig+0x1b4>
 8000b8e:	6823      	ldr	r3, [r4, #0]
 8000b90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b94:	6023      	str	r3, [r4, #0]
 8000b96:	e7e6      	b.n	8000b66 <HAL_RCC_OscConfig+0x182>
 8000b98:	6822      	ldr	r2, [r4, #0]
 8000b9a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000b9e:	6022      	str	r2, [r4, #0]
 8000ba0:	6822      	ldr	r2, [r4, #0]
 8000ba2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000ba6:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d1e0      	bne.n	8000b6e <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8000bac:	f7ff fd00 	bl	80005b0 <HAL_GetTick>
 8000bb0:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000bb2:	6823      	ldr	r3, [r4, #0]
 8000bb4:	0398      	lsls	r0, r3, #14
 8000bb6:	f57f af67 	bpl.w	8000a88 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bba:	f7ff fcf9 	bl	80005b0 <HAL_GetTick>
 8000bbe:	eba0 0008 	sub.w	r0, r0, r8
 8000bc2:	2864      	cmp	r0, #100	; 0x64
 8000bc4:	d9f5      	bls.n	8000bb2 <HAL_RCC_OscConfig+0x1ce>
 8000bc6:	e7aa      	b.n	8000b1e <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000bc8:	2e04      	cmp	r6, #4
 8000bca:	d003      	beq.n	8000bd4 <HAL_RCC_OscConfig+0x1f0>
 8000bcc:	2e0c      	cmp	r6, #12
 8000bce:	d110      	bne.n	8000bf2 <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8000bd0:	2f02      	cmp	r7, #2
 8000bd2:	d10e      	bne.n	8000bf2 <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000bd4:	6823      	ldr	r3, [r4, #0]
 8000bd6:	0559      	lsls	r1, r3, #21
 8000bd8:	d503      	bpl.n	8000be2 <HAL_RCC_OscConfig+0x1fe>
 8000bda:	68eb      	ldr	r3, [r5, #12]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	f43f af05 	beq.w	80009ec <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000be2:	6863      	ldr	r3, [r4, #4]
 8000be4:	692a      	ldr	r2, [r5, #16]
 8000be6:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8000bea:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000bee:	6063      	str	r3, [r4, #4]
 8000bf0:	e74e      	b.n	8000a90 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bf2:	68eb      	ldr	r3, [r5, #12]
 8000bf4:	b17b      	cbz	r3, 8000c16 <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8000bf6:	6823      	ldr	r3, [r4, #0]
 8000bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bfc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000bfe:	f7ff fcd7 	bl	80005b0 <HAL_GetTick>
 8000c02:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000c04:	6823      	ldr	r3, [r4, #0]
 8000c06:	055a      	lsls	r2, r3, #21
 8000c08:	d4eb      	bmi.n	8000be2 <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c0a:	f7ff fcd1 	bl	80005b0 <HAL_GetTick>
 8000c0e:	1bc0      	subs	r0, r0, r7
 8000c10:	2802      	cmp	r0, #2
 8000c12:	d9f7      	bls.n	8000c04 <HAL_RCC_OscConfig+0x220>
 8000c14:	e783      	b.n	8000b1e <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 8000c16:	6823      	ldr	r3, [r4, #0]
 8000c18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c1c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c1e:	f7ff fcc7 	bl	80005b0 <HAL_GetTick>
 8000c22:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000c24:	6823      	ldr	r3, [r4, #0]
 8000c26:	055b      	lsls	r3, r3, #21
 8000c28:	f57f af32 	bpl.w	8000a90 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c2c:	f7ff fcc0 	bl	80005b0 <HAL_GetTick>
 8000c30:	1bc0      	subs	r0, r0, r7
 8000c32:	2802      	cmp	r0, #2
 8000c34:	d9f6      	bls.n	8000c24 <HAL_RCC_OscConfig+0x240>
 8000c36:	e772      	b.n	8000b1e <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c38:	696b      	ldr	r3, [r5, #20]
 8000c3a:	b19b      	cbz	r3, 8000c64 <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8000c3c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000c40:	f043 0301 	orr.w	r3, r3, #1
 8000c44:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000c48:	f7ff fcb2 	bl	80005b0 <HAL_GetTick>
 8000c4c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000c4e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000c52:	079a      	lsls	r2, r3, #30
 8000c54:	f53f af20 	bmi.w	8000a98 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c58:	f7ff fcaa 	bl	80005b0 <HAL_GetTick>
 8000c5c:	1bc0      	subs	r0, r0, r7
 8000c5e:	2802      	cmp	r0, #2
 8000c60:	d9f5      	bls.n	8000c4e <HAL_RCC_OscConfig+0x26a>
 8000c62:	e75c      	b.n	8000b1e <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 8000c64:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000c68:	f023 0301 	bic.w	r3, r3, #1
 8000c6c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000c70:	f7ff fc9e 	bl	80005b0 <HAL_GetTick>
 8000c74:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000c76:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8000c7a:	079b      	lsls	r3, r3, #30
 8000c7c:	f57f af0c 	bpl.w	8000a98 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c80:	f7ff fc96 	bl	80005b0 <HAL_GetTick>
 8000c84:	1bc0      	subs	r0, r0, r7
 8000c86:	2802      	cmp	r0, #2
 8000c88:	d9f5      	bls.n	8000c76 <HAL_RCC_OscConfig+0x292>
 8000c8a:	e748      	b.n	8000b1e <HAL_RCC_OscConfig+0x13a>
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	080046b3 	.word	0x080046b3
 8000c94:	20000004 	.word	0x20000004
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000c98:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c9a:	00d8      	lsls	r0, r3, #3
 8000c9c:	d429      	bmi.n	8000cf2 <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000ca0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ca4:	65a3      	str	r3, [r4, #88]	; 0x58
 8000ca6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000ca8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cac:	9301      	str	r3, [sp, #4]
 8000cae:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000cb0:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000cb4:	4f5d      	ldr	r7, [pc, #372]	; (8000e2c <HAL_RCC_OscConfig+0x448>)
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	05d9      	lsls	r1, r3, #23
 8000cba:	d51d      	bpl.n	8000cf8 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cbc:	68ab      	ldr	r3, [r5, #8]
 8000cbe:	2b01      	cmp	r3, #1
 8000cc0:	d12b      	bne.n	8000d1a <HAL_RCC_OscConfig+0x336>
 8000cc2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000cc6:	f043 0301 	orr.w	r3, r3, #1
 8000cca:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8000cce:	f7ff fc6f 	bl	80005b0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000cd2:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000cd6:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000cd8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000cdc:	079b      	lsls	r3, r3, #30
 8000cde:	d542      	bpl.n	8000d66 <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8000ce0:	f1b8 0f00 	cmp.w	r8, #0
 8000ce4:	f43f aedc 	beq.w	8000aa0 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ce8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000cea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000cee:	65a3      	str	r3, [r4, #88]	; 0x58
 8000cf0:	e6d6      	b.n	8000aa0 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 8000cf2:	f04f 0800 	mov.w	r8, #0
 8000cf6:	e7dd      	b.n	8000cb4 <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cfe:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8000d00:	f7ff fc56 	bl	80005b0 <HAL_GetTick>
 8000d04:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	05da      	lsls	r2, r3, #23
 8000d0a:	d4d7      	bmi.n	8000cbc <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d0c:	f7ff fc50 	bl	80005b0 <HAL_GetTick>
 8000d10:	eba0 0009 	sub.w	r0, r0, r9
 8000d14:	2802      	cmp	r0, #2
 8000d16:	d9f6      	bls.n	8000d06 <HAL_RCC_OscConfig+0x322>
 8000d18:	e701      	b.n	8000b1e <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d1a:	2b05      	cmp	r3, #5
 8000d1c:	d106      	bne.n	8000d2c <HAL_RCC_OscConfig+0x348>
 8000d1e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000d22:	f043 0304 	orr.w	r3, r3, #4
 8000d26:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8000d2a:	e7ca      	b.n	8000cc2 <HAL_RCC_OscConfig+0x2de>
 8000d2c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8000d30:	f022 0201 	bic.w	r2, r2, #1
 8000d34:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8000d38:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8000d3c:	f022 0204 	bic.w	r2, r2, #4
 8000d40:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d1c2      	bne.n	8000cce <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 8000d48:	f7ff fc32 	bl	80005b0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d4c:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000d50:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000d52:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8000d56:	0798      	lsls	r0, r3, #30
 8000d58:	d5c2      	bpl.n	8000ce0 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d5a:	f7ff fc29 	bl	80005b0 <HAL_GetTick>
 8000d5e:	1bc0      	subs	r0, r0, r7
 8000d60:	4548      	cmp	r0, r9
 8000d62:	d9f6      	bls.n	8000d52 <HAL_RCC_OscConfig+0x36e>
 8000d64:	e6db      	b.n	8000b1e <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d66:	f7ff fc23 	bl	80005b0 <HAL_GetTick>
 8000d6a:	1bc0      	subs	r0, r0, r7
 8000d6c:	4548      	cmp	r0, r9
 8000d6e:	d9b3      	bls.n	8000cd8 <HAL_RCC_OscConfig+0x2f4>
 8000d70:	e6d5      	b.n	8000b1e <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000d72:	2e0c      	cmp	r6, #12
 8000d74:	f43f ae3a 	beq.w	80009ec <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000d78:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8000d7a:	6823      	ldr	r3, [r4, #0]
 8000d7c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000d80:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000d82:	d137      	bne.n	8000df4 <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 8000d84:	f7ff fc14 	bl	80005b0 <HAL_GetTick>
 8000d88:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000d8a:	6823      	ldr	r3, [r4, #0]
 8000d8c:	0199      	lsls	r1, r3, #6
 8000d8e:	d42b      	bmi.n	8000de8 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d90:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8000d92:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000d94:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000d98:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8000d9a:	3a01      	subs	r2, #1
 8000d9c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8000da0:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8000da2:	0912      	lsrs	r2, r2, #4
 8000da4:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8000da8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8000daa:	0852      	lsrs	r2, r2, #1
 8000dac:	3a01      	subs	r2, #1
 8000dae:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8000db2:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8000db4:	0852      	lsrs	r2, r2, #1
 8000db6:	3a01      	subs	r2, #1
 8000db8:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8000dbc:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8000dbe:	6823      	ldr	r3, [r4, #0]
 8000dc0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000dc4:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000dc6:	68e3      	ldr	r3, [r4, #12]
 8000dc8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000dcc:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000dce:	f7ff fbef 	bl	80005b0 <HAL_GetTick>
 8000dd2:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000dd4:	6823      	ldr	r3, [r4, #0]
 8000dd6:	019a      	lsls	r2, r3, #6
 8000dd8:	f53f ae66 	bmi.w	8000aa8 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ddc:	f7ff fbe8 	bl	80005b0 <HAL_GetTick>
 8000de0:	1b40      	subs	r0, r0, r5
 8000de2:	2802      	cmp	r0, #2
 8000de4:	d9f6      	bls.n	8000dd4 <HAL_RCC_OscConfig+0x3f0>
 8000de6:	e69a      	b.n	8000b1e <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000de8:	f7ff fbe2 	bl	80005b0 <HAL_GetTick>
 8000dec:	1b80      	subs	r0, r0, r6
 8000dee:	2802      	cmp	r0, #2
 8000df0:	d9cb      	bls.n	8000d8a <HAL_RCC_OscConfig+0x3a6>
 8000df2:	e694      	b.n	8000b1e <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8000df4:	6823      	ldr	r3, [r4, #0]
 8000df6:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8000dfa:	bf02      	ittt	eq
 8000dfc:	68e3      	ldreq	r3, [r4, #12]
 8000dfe:	f023 0303 	biceq.w	r3, r3, #3
 8000e02:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8000e04:	68e3      	ldr	r3, [r4, #12]
 8000e06:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8000e0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e0e:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8000e10:	f7ff fbce 	bl	80005b0 <HAL_GetTick>
 8000e14:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000e16:	6823      	ldr	r3, [r4, #0]
 8000e18:	019b      	lsls	r3, r3, #6
 8000e1a:	f57f ae45 	bpl.w	8000aa8 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e1e:	f7ff fbc7 	bl	80005b0 <HAL_GetTick>
 8000e22:	1b40      	subs	r0, r0, r5
 8000e24:	2802      	cmp	r0, #2
 8000e26:	d9f6      	bls.n	8000e16 <HAL_RCC_OscConfig+0x432>
 8000e28:	e679      	b.n	8000b1e <HAL_RCC_OscConfig+0x13a>
 8000e2a:	bf00      	nop
 8000e2c:	40007000 	.word	0x40007000

08000e30 <HAL_RCC_ClockConfig>:
{
 8000e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e34:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8000e36:	4604      	mov	r4, r0
 8000e38:	b910      	cbnz	r0, 8000e40 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000e3a:	2001      	movs	r0, #1
 8000e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000e40:	4a40      	ldr	r2, [pc, #256]	; (8000f44 <HAL_RCC_ClockConfig+0x114>)
 8000e42:	6813      	ldr	r3, [r2, #0]
 8000e44:	f003 0307 	and.w	r3, r3, #7
 8000e48:	428b      	cmp	r3, r1
 8000e4a:	d329      	bcc.n	8000ea0 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e4c:	6823      	ldr	r3, [r4, #0]
 8000e4e:	07d9      	lsls	r1, r3, #31
 8000e50:	d431      	bmi.n	8000eb6 <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e52:	6821      	ldr	r1, [r4, #0]
 8000e54:	078a      	lsls	r2, r1, #30
 8000e56:	d45b      	bmi.n	8000f10 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000e58:	4a3a      	ldr	r2, [pc, #232]	; (8000f44 <HAL_RCC_ClockConfig+0x114>)
 8000e5a:	6813      	ldr	r3, [r2, #0]
 8000e5c:	f003 0307 	and.w	r3, r3, #7
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d35d      	bcc.n	8000f20 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e64:	f011 0f04 	tst.w	r1, #4
 8000e68:	4d37      	ldr	r5, [pc, #220]	; (8000f48 <HAL_RCC_ClockConfig+0x118>)
 8000e6a:	d164      	bne.n	8000f36 <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e6c:	070b      	lsls	r3, r1, #28
 8000e6e:	d506      	bpl.n	8000e7e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000e70:	68ab      	ldr	r3, [r5, #8]
 8000e72:	6922      	ldr	r2, [r4, #16]
 8000e74:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000e78:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000e7c:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000e7e:	f7ff fd5d 	bl	800093c <HAL_RCC_GetSysClockFreq>
 8000e82:	68ab      	ldr	r3, [r5, #8]
 8000e84:	4a31      	ldr	r2, [pc, #196]	; (8000f4c <HAL_RCC_ClockConfig+0x11c>)
 8000e86:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8000e8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000e8e:	5cd3      	ldrb	r3, [r2, r3]
 8000e90:	f003 031f 	and.w	r3, r3, #31
 8000e94:	40d8      	lsrs	r0, r3
 8000e96:	4b2e      	ldr	r3, [pc, #184]	; (8000f50 <HAL_RCC_ClockConfig+0x120>)
 8000e98:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	f002 bbb6 	b.w	800360c <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ea0:	6813      	ldr	r3, [r2, #0]
 8000ea2:	f023 0307 	bic.w	r3, r3, #7
 8000ea6:	430b      	orrs	r3, r1
 8000ea8:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000eaa:	6813      	ldr	r3, [r2, #0]
 8000eac:	f003 0307 	and.w	r3, r3, #7
 8000eb0:	4299      	cmp	r1, r3
 8000eb2:	d1c2      	bne.n	8000e3a <HAL_RCC_ClockConfig+0xa>
 8000eb4:	e7ca      	b.n	8000e4c <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000eb6:	6862      	ldr	r2, [r4, #4]
 8000eb8:	4d23      	ldr	r5, [pc, #140]	; (8000f48 <HAL_RCC_ClockConfig+0x118>)
 8000eba:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000ebc:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ebe:	d11b      	bne.n	8000ef8 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000ec0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ec4:	d0b9      	beq.n	8000e3a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000ec6:	68ab      	ldr	r3, [r5, #8]
 8000ec8:	f023 0303 	bic.w	r3, r3, #3
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8000ed0:	f7ff fb6e 	bl	80005b0 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ed4:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000ed8:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000eda:	68ab      	ldr	r3, [r5, #8]
 8000edc:	6862      	ldr	r2, [r4, #4]
 8000ede:	f003 030c 	and.w	r3, r3, #12
 8000ee2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000ee6:	d0b4      	beq.n	8000e52 <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ee8:	f7ff fb62 	bl	80005b0 <HAL_GetTick>
 8000eec:	1bc0      	subs	r0, r0, r7
 8000eee:	4540      	cmp	r0, r8
 8000ef0:	d9f3      	bls.n	8000eda <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 8000ef2:	2003      	movs	r0, #3
}
 8000ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ef8:	2a02      	cmp	r2, #2
 8000efa:	d102      	bne.n	8000f02 <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000efc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000f00:	e7e0      	b.n	8000ec4 <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8000f02:	b912      	cbnz	r2, 8000f0a <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f04:	f013 0f02 	tst.w	r3, #2
 8000f08:	e7dc      	b.n	8000ec4 <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f0a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000f0e:	e7d9      	b.n	8000ec4 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f10:	4a0d      	ldr	r2, [pc, #52]	; (8000f48 <HAL_RCC_ClockConfig+0x118>)
 8000f12:	68a0      	ldr	r0, [r4, #8]
 8000f14:	6893      	ldr	r3, [r2, #8]
 8000f16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000f1a:	4303      	orrs	r3, r0
 8000f1c:	6093      	str	r3, [r2, #8]
 8000f1e:	e79b      	b.n	8000e58 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f20:	6813      	ldr	r3, [r2, #0]
 8000f22:	f023 0307 	bic.w	r3, r3, #7
 8000f26:	4333      	orrs	r3, r6
 8000f28:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f2a:	6813      	ldr	r3, [r2, #0]
 8000f2c:	f003 0307 	and.w	r3, r3, #7
 8000f30:	429e      	cmp	r6, r3
 8000f32:	d182      	bne.n	8000e3a <HAL_RCC_ClockConfig+0xa>
 8000f34:	e796      	b.n	8000e64 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f36:	68ab      	ldr	r3, [r5, #8]
 8000f38:	68e2      	ldr	r2, [r4, #12]
 8000f3a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	60ab      	str	r3, [r5, #8]
 8000f42:	e793      	b.n	8000e6c <HAL_RCC_ClockConfig+0x3c>
 8000f44:	40022000 	.word	0x40022000
 8000f48:	40021000 	.word	0x40021000
 8000f4c:	080046b3 	.word	0x080046b3
 8000f50:	20000004 	.word	0x20000004

08000f54 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8000f54:	4b05      	ldr	r3, [pc, #20]	; (8000f6c <HAL_RCC_GetPCLK1Freq+0x18>)
 8000f56:	4a06      	ldr	r2, [pc, #24]	; (8000f70 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000f5e:	5cd3      	ldrb	r3, [r2, r3]
 8000f60:	4a04      	ldr	r2, [pc, #16]	; (8000f74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000f62:	6810      	ldr	r0, [r2, #0]
 8000f64:	f003 031f 	and.w	r3, r3, #31
}
 8000f68:	40d8      	lsrs	r0, r3
 8000f6a:	4770      	bx	lr
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	080046c3 	.word	0x080046c3
 8000f74:	20000004 	.word	0x20000004

08000f78 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8000f78:	4b05      	ldr	r3, [pc, #20]	; (8000f90 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000f7a:	4a06      	ldr	r2, [pc, #24]	; (8000f94 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000f82:	5cd3      	ldrb	r3, [r2, r3]
 8000f84:	4a04      	ldr	r2, [pc, #16]	; (8000f98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000f86:	6810      	ldr	r0, [r2, #0]
 8000f88:	f003 031f 	and.w	r3, r3, #31
}
 8000f8c:	40d8      	lsrs	r0, r3
 8000f8e:	4770      	bx	lr
 8000f90:	40021000 	.word	0x40021000
 8000f94:	080046c3 	.word	0x080046c3
 8000f98:	20000004 	.word	0x20000004

08000f9c <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000f9c:	230f      	movs	r3, #15
 8000f9e:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8000fa0:	4b0b      	ldr	r3, [pc, #44]	; (8000fd0 <HAL_RCC_GetClockConfig+0x34>)
 8000fa2:	689a      	ldr	r2, [r3, #8]
 8000fa4:	f002 0203 	and.w	r2, r2, #3
 8000fa8:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8000faa:	689a      	ldr	r2, [r3, #8]
 8000fac:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8000fb0:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8000fb2:	689a      	ldr	r2, [r3, #8]
 8000fb4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8000fb8:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8000fba:	689b      	ldr	r3, [r3, #8]
 8000fbc:	08db      	lsrs	r3, r3, #3
 8000fbe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000fc2:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8000fc4:	4b03      	ldr	r3, [pc, #12]	; (8000fd4 <HAL_RCC_GetClockConfig+0x38>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f003 0307 	and.w	r3, r3, #7
 8000fcc:	600b      	str	r3, [r1, #0]
 8000fce:	4770      	bx	lr
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	40022000 	.word	0x40022000

08000fd8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8000fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8000fda:	4b45      	ldr	r3, [pc, #276]	; (80010f0 <RCCEx_PLLSAI1_Config+0x118>)
 8000fdc:	68da      	ldr	r2, [r3, #12]
 8000fde:	f012 0f03 	tst.w	r2, #3
{
 8000fe2:	4605      	mov	r5, r0
 8000fe4:	460e      	mov	r6, r1
 8000fe6:	461c      	mov	r4, r3
 8000fe8:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8000fea:	d02a      	beq.n	8001042 <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8000fec:	68da      	ldr	r2, [r3, #12]
 8000fee:	f002 0203 	and.w	r2, r2, #3
 8000ff2:	4282      	cmp	r2, r0
 8000ff4:	d13c      	bne.n	8001070 <RCCEx_PLLSAI1_Config+0x98>
       ||
 8000ff6:	2a00      	cmp	r2, #0
 8000ff8:	d03a      	beq.n	8001070 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8000ffa:	68db      	ldr	r3, [r3, #12]
       ||
 8000ffc:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8000ffe:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001002:	3301      	adds	r3, #1
       ||
 8001004:	4293      	cmp	r3, r2
 8001006:	d133      	bne.n	8001070 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001008:	6823      	ldr	r3, [r4, #0]
 800100a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800100e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001010:	f7ff face 	bl	80005b0 <HAL_GetTick>
 8001014:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001016:	6823      	ldr	r3, [r4, #0]
 8001018:	011a      	lsls	r2, r3, #4
 800101a:	d432      	bmi.n	8001082 <RCCEx_PLLSAI1_Config+0xaa>
 800101c:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800101e:	2e00      	cmp	r6, #0
 8001020:	d036      	beq.n	8001090 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001022:	2e01      	cmp	r6, #1
 8001024:	d150      	bne.n	80010c8 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001026:	6922      	ldr	r2, [r4, #16]
 8001028:	6928      	ldr	r0, [r5, #16]
 800102a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800102e:	0840      	lsrs	r0, r0, #1
 8001030:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001034:	3801      	subs	r0, #1
 8001036:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 800103a:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 800103e:	6122      	str	r2, [r4, #16]
 8001040:	e032      	b.n	80010a8 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8001042:	2802      	cmp	r0, #2
 8001044:	d010      	beq.n	8001068 <RCCEx_PLLSAI1_Config+0x90>
 8001046:	2803      	cmp	r0, #3
 8001048:	d014      	beq.n	8001074 <RCCEx_PLLSAI1_Config+0x9c>
 800104a:	2801      	cmp	r0, #1
 800104c:	d110      	bne.n	8001070 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	079f      	lsls	r7, r3, #30
 8001052:	d538      	bpl.n	80010c6 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001054:	68e3      	ldr	r3, [r4, #12]
 8001056:	686a      	ldr	r2, [r5, #4]
 8001058:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 800105c:	3a01      	subs	r2, #1
 800105e:	4318      	orrs	r0, r3
 8001060:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001064:	60e0      	str	r0, [r4, #12]
 8001066:	e7cf      	b.n	8001008 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800106e:	d1f1      	bne.n	8001054 <RCCEx_PLLSAI1_Config+0x7c>
 8001070:	2001      	movs	r0, #1
 8001072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	0391      	lsls	r1, r2, #14
 8001078:	d4ec      	bmi.n	8001054 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001080:	e7f5      	b.n	800106e <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001082:	f7ff fa95 	bl	80005b0 <HAL_GetTick>
 8001086:	1bc0      	subs	r0, r0, r7
 8001088:	2802      	cmp	r0, #2
 800108a:	d9c4      	bls.n	8001016 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 800108c:	2003      	movs	r0, #3
 800108e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001090:	6921      	ldr	r1, [r4, #16]
 8001092:	68eb      	ldr	r3, [r5, #12]
 8001094:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 8001098:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 800109c:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80010a0:	091b      	lsrs	r3, r3, #4
 80010a2:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 80010a6:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80010a8:	6823      	ldr	r3, [r4, #0]
 80010aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80010ae:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010b0:	f7ff fa7e 	bl	80005b0 <HAL_GetTick>
 80010b4:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80010b6:	6823      	ldr	r3, [r4, #0]
 80010b8:	011b      	lsls	r3, r3, #4
 80010ba:	d513      	bpl.n	80010e4 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80010bc:	6923      	ldr	r3, [r4, #16]
 80010be:	69aa      	ldr	r2, [r5, #24]
 80010c0:	4313      	orrs	r3, r2
 80010c2:	6123      	str	r3, [r4, #16]
 80010c4:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80010c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80010c8:	6923      	ldr	r3, [r4, #16]
 80010ca:	6968      	ldr	r0, [r5, #20]
 80010cc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80010d0:	0840      	lsrs	r0, r0, #1
 80010d2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80010d6:	3801      	subs	r0, #1
 80010d8:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80010dc:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80010e0:	6123      	str	r3, [r4, #16]
 80010e2:	e7e1      	b.n	80010a8 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80010e4:	f7ff fa64 	bl	80005b0 <HAL_GetTick>
 80010e8:	1b80      	subs	r0, r0, r6
 80010ea:	2802      	cmp	r0, #2
 80010ec:	d9e3      	bls.n	80010b6 <RCCEx_PLLSAI1_Config+0xde>
 80010ee:	e7cd      	b.n	800108c <RCCEx_PLLSAI1_Config+0xb4>
 80010f0:	40021000 	.word	0x40021000

080010f4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80010f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80010f6:	4b3d      	ldr	r3, [pc, #244]	; (80011ec <RCCEx_PLLSAI2_Config+0xf8>)
 80010f8:	68da      	ldr	r2, [r3, #12]
 80010fa:	f012 0f03 	tst.w	r2, #3
{
 80010fe:	4605      	mov	r5, r0
 8001100:	460e      	mov	r6, r1
 8001102:	461c      	mov	r4, r3
 8001104:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001106:	d028      	beq.n	800115a <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8001108:	68da      	ldr	r2, [r3, #12]
 800110a:	f002 0203 	and.w	r2, r2, #3
 800110e:	4282      	cmp	r2, r0
 8001110:	d13a      	bne.n	8001188 <RCCEx_PLLSAI2_Config+0x94>
       ||
 8001112:	2a00      	cmp	r2, #0
 8001114:	d038      	beq.n	8001188 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8001116:	68db      	ldr	r3, [r3, #12]
       ||
 8001118:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800111a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800111e:	3301      	adds	r3, #1
       ||
 8001120:	4293      	cmp	r3, r2
 8001122:	d131      	bne.n	8001188 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8001124:	6823      	ldr	r3, [r4, #0]
 8001126:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800112a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800112c:	f7ff fa40 	bl	80005b0 <HAL_GetTick>
 8001130:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8001132:	6823      	ldr	r3, [r4, #0]
 8001134:	009a      	lsls	r2, r3, #2
 8001136:	d430      	bmi.n	800119a <RCCEx_PLLSAI2_Config+0xa6>
 8001138:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800113a:	2e00      	cmp	r6, #0
 800113c:	d034      	beq.n	80011a8 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800113e:	6963      	ldr	r3, [r4, #20]
 8001140:	6929      	ldr	r1, [r5, #16]
 8001142:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001146:	0849      	lsrs	r1, r1, #1
 8001148:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800114c:	3901      	subs	r1, #1
 800114e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001152:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8001156:	6163      	str	r3, [r4, #20]
 8001158:	e032      	b.n	80011c0 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 800115a:	2802      	cmp	r0, #2
 800115c:	d010      	beq.n	8001180 <RCCEx_PLLSAI2_Config+0x8c>
 800115e:	2803      	cmp	r0, #3
 8001160:	d014      	beq.n	800118c <RCCEx_PLLSAI2_Config+0x98>
 8001162:	2801      	cmp	r0, #1
 8001164:	d110      	bne.n	8001188 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	079f      	lsls	r7, r3, #30
 800116a:	d538      	bpl.n	80011de <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800116c:	68e3      	ldr	r3, [r4, #12]
 800116e:	686a      	ldr	r2, [r5, #4]
 8001170:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001174:	3a01      	subs	r2, #1
 8001176:	4318      	orrs	r0, r3
 8001178:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800117c:	60e0      	str	r0, [r4, #12]
 800117e:	e7d1      	b.n	8001124 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001186:	d1f1      	bne.n	800116c <RCCEx_PLLSAI2_Config+0x78>
 8001188:	2001      	movs	r0, #1
 800118a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	0391      	lsls	r1, r2, #14
 8001190:	d4ec      	bmi.n	800116c <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8001198:	e7f5      	b.n	8001186 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800119a:	f7ff fa09 	bl	80005b0 <HAL_GetTick>
 800119e:	1bc0      	subs	r0, r0, r7
 80011a0:	2802      	cmp	r0, #2
 80011a2:	d9c6      	bls.n	8001132 <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 80011a4:	2003      	movs	r0, #3
 80011a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80011a8:	6962      	ldr	r2, [r4, #20]
 80011aa:	68eb      	ldr	r3, [r5, #12]
 80011ac:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 80011b0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80011b4:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80011b8:	091b      	lsrs	r3, r3, #4
 80011ba:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 80011be:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80011c0:	6823      	ldr	r3, [r4, #0]
 80011c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011c6:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011c8:	f7ff f9f2 	bl	80005b0 <HAL_GetTick>
 80011cc:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80011ce:	6823      	ldr	r3, [r4, #0]
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	d505      	bpl.n	80011e0 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80011d4:	6963      	ldr	r3, [r4, #20]
 80011d6:	696a      	ldr	r2, [r5, #20]
 80011d8:	4313      	orrs	r3, r2
 80011da:	6163      	str	r3, [r4, #20]
 80011dc:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80011de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80011e0:	f7ff f9e6 	bl	80005b0 <HAL_GetTick>
 80011e4:	1b80      	subs	r0, r0, r6
 80011e6:	2802      	cmp	r0, #2
 80011e8:	d9f1      	bls.n	80011ce <RCCEx_PLLSAI2_Config+0xda>
 80011ea:	e7db      	b.n	80011a4 <RCCEx_PLLSAI2_Config+0xb0>
 80011ec:	40021000 	.word	0x40021000

080011f0 <HAL_RCCEx_PeriphCLKConfig>:
{
 80011f0:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80011f4:	6806      	ldr	r6, [r0, #0]
 80011f6:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 80011fa:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80011fc:	d024      	beq.n	8001248 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 80011fe:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8001200:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8001204:	d02c      	beq.n	8001260 <HAL_RCCEx_PeriphCLKConfig+0x70>
 8001206:	d802      	bhi.n	800120e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001208:	b1c1      	cbz	r1, 800123c <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 800120a:	2601      	movs	r6, #1
 800120c:	e01c      	b.n	8001248 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800120e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8001212:	d00d      	beq.n	8001230 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001214:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8001218:	d1f7      	bne.n	800120a <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800121a:	4a4d      	ldr	r2, [pc, #308]	; (8001350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800121c:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800121e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001222:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001226:	430b      	orrs	r3, r1
 8001228:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800122c:	2600      	movs	r6, #0
 800122e:	e00b      	b.n	8001248 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001230:	4a47      	ldr	r2, [pc, #284]	; (8001350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001232:	68d3      	ldr	r3, [r2, #12]
 8001234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001238:	60d3      	str	r3, [r2, #12]
      break;
 800123a:	e7ee      	b.n	800121a <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800123c:	3004      	adds	r0, #4
 800123e:	f7ff fecb 	bl	8000fd8 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001242:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001244:	2800      	cmp	r0, #0
 8001246:	d0e8      	beq.n	800121a <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001248:	6823      	ldr	r3, [r4, #0]
 800124a:	04d8      	lsls	r0, r3, #19
 800124c:	d506      	bpl.n	800125c <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 800124e:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8001250:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8001254:	d074      	beq.n	8001340 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8001256:	d808      	bhi.n	800126a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8001258:	b1a9      	cbz	r1, 8001286 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 800125a:	2601      	movs	r6, #1
 800125c:	4635      	mov	r5, r6
 800125e:	e021      	b.n	80012a4 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001260:	2100      	movs	r1, #0
 8001262:	3020      	adds	r0, #32
 8001264:	f7ff ff46 	bl	80010f4 <RCCEx_PLLSAI2_Config>
 8001268:	e7eb      	b.n	8001242 <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 800126a:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800126e:	d004      	beq.n	800127a <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8001270:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8001274:	d1f1      	bne.n	800125a <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8001276:	4635      	mov	r5, r6
 8001278:	e009      	b.n	800128e <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800127a:	4a35      	ldr	r2, [pc, #212]	; (8001350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800127c:	68d3      	ldr	r3, [r2, #12]
 800127e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001282:	60d3      	str	r3, [r2, #12]
 8001284:	e7f7      	b.n	8001276 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001286:	1d20      	adds	r0, r4, #4
 8001288:	f7ff fea6 	bl	8000fd8 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800128c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800128e:	2d00      	cmp	r5, #0
 8001290:	d15c      	bne.n	800134c <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001292:	4a2f      	ldr	r2, [pc, #188]	; (8001350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001294:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8001296:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800129a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800129e:	430b      	orrs	r3, r1
 80012a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80012a4:	6823      	ldr	r3, [r4, #0]
 80012a6:	0399      	lsls	r1, r3, #14
 80012a8:	f140 814f 	bpl.w	800154a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80012ac:	4f28      	ldr	r7, [pc, #160]	; (8001350 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80012ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80012b0:	00da      	lsls	r2, r3, #3
 80012b2:	f140 8176 	bpl.w	80015a2 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 80012b6:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80012ba:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8001354 <HAL_RCCEx_PeriphCLKConfig+0x164>
 80012be:	f8d9 3000 	ldr.w	r3, [r9]
 80012c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012c6:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 80012ca:	f7ff f971 	bl	80005b0 <HAL_GetTick>
 80012ce:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80012d0:	f8d9 3000 	ldr.w	r3, [r9]
 80012d4:	05db      	lsls	r3, r3, #23
 80012d6:	d53f      	bpl.n	8001358 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 80012d8:	2d00      	cmp	r5, #0
 80012da:	d144      	bne.n	8001366 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80012dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80012e0:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80012e4:	d015      	beq.n	8001312 <HAL_RCCEx_PeriphCLKConfig+0x122>
 80012e6:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d011      	beq.n	8001312 <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80012ee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 80012f2:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80012f6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80012fa:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80012fe:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001302:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001306:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800130a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800130e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001312:	07d8      	lsls	r0, r3, #31
 8001314:	d509      	bpl.n	800132a <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8001316:	f7ff f94b 	bl	80005b0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800131a:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800131e:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001320:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001324:	0799      	lsls	r1, r3, #30
 8001326:	f140 8109 	bpl.w	800153c <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800132a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800132e:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8001332:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001336:	4313      	orrs	r3, r2
 8001338:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800133c:	4635      	mov	r5, r6
 800133e:	e012      	b.n	8001366 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001340:	2100      	movs	r1, #0
 8001342:	f104 0020 	add.w	r0, r4, #32
 8001346:	f7ff fed5 	bl	80010f4 <RCCEx_PLLSAI2_Config>
 800134a:	e79f      	b.n	800128c <HAL_RCCEx_PeriphCLKConfig+0x9c>
 800134c:	462e      	mov	r6, r5
 800134e:	e7a9      	b.n	80012a4 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8001350:	40021000 	.word	0x40021000
 8001354:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001358:	f7ff f92a 	bl	80005b0 <HAL_GetTick>
 800135c:	eba0 000a 	sub.w	r0, r0, sl
 8001360:	2802      	cmp	r0, #2
 8001362:	d9b5      	bls.n	80012d0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8001364:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8001366:	f1b8 0f00 	cmp.w	r8, #0
 800136a:	d003      	beq.n	8001374 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 800136c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800136e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001372:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001374:	6823      	ldr	r3, [r4, #0]
 8001376:	07da      	lsls	r2, r3, #31
 8001378:	d508      	bpl.n	800138c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800137a:	4990      	ldr	r1, [pc, #576]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800137c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800137e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001382:	f022 0203 	bic.w	r2, r2, #3
 8001386:	4302      	orrs	r2, r0
 8001388:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800138c:	079f      	lsls	r7, r3, #30
 800138e:	d508      	bpl.n	80013a2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001390:	498a      	ldr	r1, [pc, #552]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001392:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001394:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001398:	f022 020c 	bic.w	r2, r2, #12
 800139c:	4302      	orrs	r2, r0
 800139e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80013a2:	075e      	lsls	r6, r3, #29
 80013a4:	d508      	bpl.n	80013b8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80013a6:	4985      	ldr	r1, [pc, #532]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80013a8:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80013aa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80013ae:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80013b2:	4302      	orrs	r2, r0
 80013b4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80013b8:	0718      	lsls	r0, r3, #28
 80013ba:	d508      	bpl.n	80013ce <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80013bc:	497f      	ldr	r1, [pc, #508]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80013be:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80013c0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80013c4:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80013c8:	4302      	orrs	r2, r0
 80013ca:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80013ce:	06d9      	lsls	r1, r3, #27
 80013d0:	d508      	bpl.n	80013e4 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80013d2:	497a      	ldr	r1, [pc, #488]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80013d4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80013d6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80013da:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80013de:	4302      	orrs	r2, r0
 80013e0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80013e4:	069a      	lsls	r2, r3, #26
 80013e6:	d508      	bpl.n	80013fa <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80013e8:	4974      	ldr	r1, [pc, #464]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80013ea:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80013ec:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80013f0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80013f4:	4302      	orrs	r2, r0
 80013f6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80013fa:	059f      	lsls	r7, r3, #22
 80013fc:	d508      	bpl.n	8001410 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80013fe:	496f      	ldr	r1, [pc, #444]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001400:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001402:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001406:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 800140a:	4302      	orrs	r2, r0
 800140c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001410:	055e      	lsls	r6, r3, #21
 8001412:	d508      	bpl.n	8001426 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001414:	4969      	ldr	r1, [pc, #420]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001416:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001418:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800141c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001420:	4302      	orrs	r2, r0
 8001422:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001426:	0658      	lsls	r0, r3, #25
 8001428:	d508      	bpl.n	800143c <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800142a:	4964      	ldr	r1, [pc, #400]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800142c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800142e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001432:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001436:	4302      	orrs	r2, r0
 8001438:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800143c:	0619      	lsls	r1, r3, #24
 800143e:	d508      	bpl.n	8001452 <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001440:	495e      	ldr	r1, [pc, #376]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001442:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001444:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001448:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800144c:	4302      	orrs	r2, r0
 800144e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001452:	05da      	lsls	r2, r3, #23
 8001454:	d508      	bpl.n	8001468 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001456:	4959      	ldr	r1, [pc, #356]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001458:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800145a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800145e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001462:	4302      	orrs	r2, r0
 8001464:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001468:	049b      	lsls	r3, r3, #18
 800146a:	d50f      	bpl.n	800148c <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800146c:	4a53      	ldr	r2, [pc, #332]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800146e:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8001470:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001474:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001478:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800147a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800147e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001482:	d164      	bne.n	800154e <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001484:	68d3      	ldr	r3, [r2, #12]
 8001486:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800148a:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800148c:	6823      	ldr	r3, [r4, #0]
 800148e:	031f      	lsls	r7, r3, #12
 8001490:	d50f      	bpl.n	80014b2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001492:	4a4a      	ldr	r2, [pc, #296]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001494:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8001496:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800149a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800149e:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80014a0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80014a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80014a8:	d15c      	bne.n	8001564 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80014aa:	68d3      	ldr	r3, [r2, #12]
 80014ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80014b0:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80014b2:	6823      	ldr	r3, [r4, #0]
 80014b4:	035e      	lsls	r6, r3, #13
 80014b6:	d50f      	bpl.n	80014d8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80014b8:	4a40      	ldr	r2, [pc, #256]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80014ba:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80014bc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80014c0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80014c4:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80014c6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80014ca:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80014ce:	d154      	bne.n	800157a <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80014d0:	68d3      	ldr	r3, [r2, #12]
 80014d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80014d6:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80014d8:	6823      	ldr	r3, [r4, #0]
 80014da:	0458      	lsls	r0, r3, #17
 80014dc:	d512      	bpl.n	8001504 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80014de:	4937      	ldr	r1, [pc, #220]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80014e0:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80014e2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80014e6:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80014ea:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80014ec:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80014f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80014f4:	d14c      	bne.n	8001590 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80014f6:	2102      	movs	r1, #2
 80014f8:	1d20      	adds	r0, r4, #4
 80014fa:	f7ff fd6d 	bl	8000fd8 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80014fe:	2800      	cmp	r0, #0
 8001500:	bf18      	it	ne
 8001502:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001504:	6822      	ldr	r2, [r4, #0]
 8001506:	0411      	lsls	r1, r2, #16
 8001508:	d508      	bpl.n	800151c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800150a:	492c      	ldr	r1, [pc, #176]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800150c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800150e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001512:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001516:	4303      	orrs	r3, r0
 8001518:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800151c:	03d3      	lsls	r3, r2, #15
 800151e:	d509      	bpl.n	8001534 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001520:	4a26      	ldr	r2, [pc, #152]	; (80015bc <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001522:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8001526:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800152a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800152e:	430b      	orrs	r3, r1
 8001530:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8001534:	4628      	mov	r0, r5
 8001536:	b002      	add	sp, #8
 8001538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800153c:	f7ff f838 	bl	80005b0 <HAL_GetTick>
 8001540:	1b40      	subs	r0, r0, r5
 8001542:	4548      	cmp	r0, r9
 8001544:	f67f aeec 	bls.w	8001320 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8001548:	e70c      	b.n	8001364 <HAL_RCCEx_PeriphCLKConfig+0x174>
 800154a:	4635      	mov	r5, r6
 800154c:	e712      	b.n	8001374 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800154e:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001552:	d19b      	bne.n	800148c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001554:	2101      	movs	r1, #1
 8001556:	1d20      	adds	r0, r4, #4
 8001558:	f7ff fd3e 	bl	8000fd8 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 800155c:	2800      	cmp	r0, #0
 800155e:	bf18      	it	ne
 8001560:	4605      	movne	r5, r0
 8001562:	e793      	b.n	800148c <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8001564:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001568:	d1a3      	bne.n	80014b2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800156a:	2101      	movs	r1, #1
 800156c:	1d20      	adds	r0, r4, #4
 800156e:	f7ff fd33 	bl	8000fd8 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001572:	2800      	cmp	r0, #0
 8001574:	bf18      	it	ne
 8001576:	4605      	movne	r5, r0
 8001578:	e79b      	b.n	80014b2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800157a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800157e:	d1ab      	bne.n	80014d8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001580:	2101      	movs	r1, #1
 8001582:	1d20      	adds	r0, r4, #4
 8001584:	f7ff fd28 	bl	8000fd8 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001588:	2800      	cmp	r0, #0
 800158a:	bf18      	it	ne
 800158c:	4605      	movne	r5, r0
 800158e:	e7a3      	b.n	80014d8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8001590:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8001594:	d1b6      	bne.n	8001504 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8001596:	2102      	movs	r1, #2
 8001598:	f104 0020 	add.w	r0, r4, #32
 800159c:	f7ff fdaa 	bl	80010f4 <RCCEx_PLLSAI2_Config>
 80015a0:	e7ad      	b.n	80014fe <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80015a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a8:	65bb      	str	r3, [r7, #88]	; 0x58
 80015aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b0:	9301      	str	r3, [sp, #4]
 80015b2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80015b4:	f04f 0801 	mov.w	r8, #1
 80015b8:	e67f      	b.n	80012ba <HAL_RCCEx_PeriphCLKConfig+0xca>
 80015ba:	bf00      	nop
 80015bc:	40021000 	.word	0x40021000

080015c0 <HAL_TIM_Base_MspInit>:
 80015c0:	4770      	bx	lr
	...

080015c4 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80015c4:	6803      	ldr	r3, [r0, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 80015c6:	480a      	ldr	r0, [pc, #40]	; (80015f0 <HAL_TIM_Base_Start_IT+0x2c>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80015c8:	68da      	ldr	r2, [r3, #12]
 80015ca:	f042 0201 	orr.w	r2, r2, #1
 80015ce:	60da      	str	r2, [r3, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 80015d0:	6899      	ldr	r1, [r3, #8]
 80015d2:	4001      	ands	r1, r0
 80015d4:	2906      	cmp	r1, #6
 80015d6:	d008      	beq.n	80015ea <HAL_TIM_Base_Start_IT+0x26>
 80015d8:	689a      	ldr	r2, [r3, #8]
 80015da:	4002      	ands	r2, r0
 80015dc:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
  {
    __HAL_TIM_ENABLE(htim);
 80015e0:	bf1e      	ittt	ne
 80015e2:	681a      	ldrne	r2, [r3, #0]
 80015e4:	f042 0201 	orrne.w	r2, r2, #1
 80015e8:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 80015ea:	2000      	movs	r0, #0
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	00010007 	.word	0x00010007

080015f4 <HAL_TIM_OC_DelayElapsedCallback>:
 80015f4:	4770      	bx	lr

080015f6 <HAL_TIM_IC_CaptureCallback>:
 80015f6:	4770      	bx	lr

080015f8 <HAL_TIM_PWM_PulseFinishedCallback>:
 80015f8:	4770      	bx	lr

080015fa <HAL_TIM_TriggerCallback>:
 80015fa:	4770      	bx	lr

080015fc <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015fc:	6803      	ldr	r3, [r0, #0]
 80015fe:	691a      	ldr	r2, [r3, #16]
 8001600:	0791      	lsls	r1, r2, #30
{
 8001602:	b510      	push	{r4, lr}
 8001604:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001606:	d50f      	bpl.n	8001628 <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001608:	68da      	ldr	r2, [r3, #12]
 800160a:	0792      	lsls	r2, r2, #30
 800160c:	d50c      	bpl.n	8001628 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800160e:	f06f 0202 	mvn.w	r2, #2
 8001612:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001614:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001616:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001618:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800161a:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800161c:	f000 8085 	beq.w	800172a <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001620:	f7ff ffe9 	bl	80015f6 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001624:	2300      	movs	r3, #0
 8001626:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001628:	6823      	ldr	r3, [r4, #0]
 800162a:	691a      	ldr	r2, [r3, #16]
 800162c:	0752      	lsls	r2, r2, #29
 800162e:	d510      	bpl.n	8001652 <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001630:	68da      	ldr	r2, [r3, #12]
 8001632:	0750      	lsls	r0, r2, #29
 8001634:	d50d      	bpl.n	8001652 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001636:	f06f 0204 	mvn.w	r2, #4
 800163a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800163c:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800163e:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001640:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001644:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001646:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001648:	d075      	beq.n	8001736 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 800164a:	f7ff ffd4 	bl	80015f6 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800164e:	2300      	movs	r3, #0
 8001650:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001652:	6823      	ldr	r3, [r4, #0]
 8001654:	691a      	ldr	r2, [r3, #16]
 8001656:	0711      	lsls	r1, r2, #28
 8001658:	d50f      	bpl.n	800167a <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800165a:	68da      	ldr	r2, [r3, #12]
 800165c:	0712      	lsls	r2, r2, #28
 800165e:	d50c      	bpl.n	800167a <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001660:	f06f 0208 	mvn.w	r2, #8
 8001664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001666:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001668:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800166a:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800166c:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800166e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001670:	d067      	beq.n	8001742 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8001672:	f7ff ffc0 	bl	80015f6 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001676:	2300      	movs	r3, #0
 8001678:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800167a:	6823      	ldr	r3, [r4, #0]
 800167c:	691a      	ldr	r2, [r3, #16]
 800167e:	06d0      	lsls	r0, r2, #27
 8001680:	d510      	bpl.n	80016a4 <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001682:	68da      	ldr	r2, [r3, #12]
 8001684:	06d1      	lsls	r1, r2, #27
 8001686:	d50d      	bpl.n	80016a4 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001688:	f06f 0210 	mvn.w	r2, #16
 800168c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800168e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001690:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001692:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001696:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001698:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800169a:	d058      	beq.n	800174e <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 800169c:	f7ff ffab 	bl	80015f6 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016a0:	2300      	movs	r3, #0
 80016a2:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80016a4:	6823      	ldr	r3, [r4, #0]
 80016a6:	691a      	ldr	r2, [r3, #16]
 80016a8:	07d2      	lsls	r2, r2, #31
 80016aa:	d508      	bpl.n	80016be <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80016ac:	68da      	ldr	r2, [r3, #12]
 80016ae:	07d0      	lsls	r0, r2, #31
 80016b0:	d505      	bpl.n	80016be <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80016b2:	f06f 0201 	mvn.w	r2, #1
 80016b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80016b8:	4620      	mov	r0, r4
 80016ba:	f001 ff4b 	bl	8003554 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80016be:	6823      	ldr	r3, [r4, #0]
 80016c0:	691a      	ldr	r2, [r3, #16]
 80016c2:	0611      	lsls	r1, r2, #24
 80016c4:	d508      	bpl.n	80016d8 <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80016c6:	68da      	ldr	r2, [r3, #12]
 80016c8:	0612      	lsls	r2, r2, #24
 80016ca:	d505      	bpl.n	80016d8 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80016cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80016d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80016d2:	4620      	mov	r0, r4
 80016d4:	f000 f8c3 	bl	800185e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80016d8:	6823      	ldr	r3, [r4, #0]
 80016da:	691a      	ldr	r2, [r3, #16]
 80016dc:	05d0      	lsls	r0, r2, #23
 80016de:	d508      	bpl.n	80016f2 <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80016e0:	68da      	ldr	r2, [r3, #12]
 80016e2:	0611      	lsls	r1, r2, #24
 80016e4:	d505      	bpl.n	80016f2 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80016e6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80016ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80016ec:	4620      	mov	r0, r4
 80016ee:	f000 f8b7 	bl	8001860 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80016f2:	6823      	ldr	r3, [r4, #0]
 80016f4:	691a      	ldr	r2, [r3, #16]
 80016f6:	0652      	lsls	r2, r2, #25
 80016f8:	d508      	bpl.n	800170c <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80016fa:	68da      	ldr	r2, [r3, #12]
 80016fc:	0650      	lsls	r0, r2, #25
 80016fe:	d505      	bpl.n	800170c <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001700:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001706:	4620      	mov	r0, r4
 8001708:	f7ff ff77 	bl	80015fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800170c:	6823      	ldr	r3, [r4, #0]
 800170e:	691a      	ldr	r2, [r3, #16]
 8001710:	0691      	lsls	r1, r2, #26
 8001712:	d522      	bpl.n	800175a <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001714:	68da      	ldr	r2, [r3, #12]
 8001716:	0692      	lsls	r2, r2, #26
 8001718:	d51f      	bpl.n	800175a <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800171a:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutationCallback(htim);
 800171e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001720:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001722:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8001726:	f000 b899 	b.w	800185c <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800172a:	f7ff ff63 	bl	80015f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800172e:	4620      	mov	r0, r4
 8001730:	f7ff ff62 	bl	80015f8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001734:	e776      	b.n	8001624 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001736:	f7ff ff5d 	bl	80015f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800173a:	4620      	mov	r0, r4
 800173c:	f7ff ff5c 	bl	80015f8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001740:	e785      	b.n	800164e <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001742:	f7ff ff57 	bl	80015f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001746:	4620      	mov	r0, r4
 8001748:	f7ff ff56 	bl	80015f8 <HAL_TIM_PWM_PulseFinishedCallback>
 800174c:	e793      	b.n	8001676 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800174e:	f7ff ff51 	bl	80015f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001752:	4620      	mov	r0, r4
 8001754:	f7ff ff50 	bl	80015f8 <HAL_TIM_PWM_PulseFinishedCallback>
 8001758:	e7a2      	b.n	80016a0 <HAL_TIM_IRQHandler+0xa4>
 800175a:	bd10      	pop	{r4, pc}

0800175c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800175c:	4a30      	ldr	r2, [pc, #192]	; (8001820 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800175e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001760:	4290      	cmp	r0, r2
 8001762:	d012      	beq.n	800178a <TIM_Base_SetConfig+0x2e>
 8001764:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001768:	d00f      	beq.n	800178a <TIM_Base_SetConfig+0x2e>
 800176a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800176e:	4290      	cmp	r0, r2
 8001770:	d00b      	beq.n	800178a <TIM_Base_SetConfig+0x2e>
 8001772:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001776:	4290      	cmp	r0, r2
 8001778:	d007      	beq.n	800178a <TIM_Base_SetConfig+0x2e>
 800177a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800177e:	4290      	cmp	r0, r2
 8001780:	d003      	beq.n	800178a <TIM_Base_SetConfig+0x2e>
 8001782:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8001786:	4290      	cmp	r0, r2
 8001788:	d119      	bne.n	80017be <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800178a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800178c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001790:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001792:	4a23      	ldr	r2, [pc, #140]	; (8001820 <TIM_Base_SetConfig+0xc4>)
 8001794:	4290      	cmp	r0, r2
 8001796:	d01d      	beq.n	80017d4 <TIM_Base_SetConfig+0x78>
 8001798:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800179c:	d01a      	beq.n	80017d4 <TIM_Base_SetConfig+0x78>
 800179e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80017a2:	4290      	cmp	r0, r2
 80017a4:	d016      	beq.n	80017d4 <TIM_Base_SetConfig+0x78>
 80017a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017aa:	4290      	cmp	r0, r2
 80017ac:	d012      	beq.n	80017d4 <TIM_Base_SetConfig+0x78>
 80017ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017b2:	4290      	cmp	r0, r2
 80017b4:	d00e      	beq.n	80017d4 <TIM_Base_SetConfig+0x78>
 80017b6:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80017ba:	4290      	cmp	r0, r2
 80017bc:	d00a      	beq.n	80017d4 <TIM_Base_SetConfig+0x78>
 80017be:	4a19      	ldr	r2, [pc, #100]	; (8001824 <TIM_Base_SetConfig+0xc8>)
 80017c0:	4290      	cmp	r0, r2
 80017c2:	d007      	beq.n	80017d4 <TIM_Base_SetConfig+0x78>
 80017c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017c8:	4290      	cmp	r0, r2
 80017ca:	d003      	beq.n	80017d4 <TIM_Base_SetConfig+0x78>
 80017cc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80017d0:	4290      	cmp	r0, r2
 80017d2:	d103      	bne.n	80017dc <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017d4:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80017d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017da:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017dc:	694a      	ldr	r2, [r1, #20]
 80017de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80017e2:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80017e4:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017e6:	688b      	ldr	r3, [r1, #8]
 80017e8:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80017ea:	680b      	ldr	r3, [r1, #0]
 80017ec:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80017ee:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <TIM_Base_SetConfig+0xc4>)
 80017f0:	4298      	cmp	r0, r3
 80017f2:	d00f      	beq.n	8001814 <TIM_Base_SetConfig+0xb8>
 80017f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80017f8:	4298      	cmp	r0, r3
 80017fa:	d00b      	beq.n	8001814 <TIM_Base_SetConfig+0xb8>
 80017fc:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8001800:	4298      	cmp	r0, r3
 8001802:	d007      	beq.n	8001814 <TIM_Base_SetConfig+0xb8>
 8001804:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001808:	4298      	cmp	r0, r3
 800180a:	d003      	beq.n	8001814 <TIM_Base_SetConfig+0xb8>
 800180c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001810:	4298      	cmp	r0, r3
 8001812:	d101      	bne.n	8001818 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001814:	690b      	ldr	r3, [r1, #16]
 8001816:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001818:	2301      	movs	r3, #1
 800181a:	6143      	str	r3, [r0, #20]
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	40012c00 	.word	0x40012c00
 8001824:	40014000 	.word	0x40014000

08001828 <HAL_TIM_Base_Init>:
{
 8001828:	b510      	push	{r4, lr}
  if (htim == NULL)
 800182a:	4604      	mov	r4, r0
 800182c:	b1a0      	cbz	r0, 8001858 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800182e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001832:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001836:	b91b      	cbnz	r3, 8001840 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001838:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800183c:	f7ff fec0 	bl	80015c0 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001840:	2302      	movs	r3, #2
 8001842:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001846:	6820      	ldr	r0, [r4, #0]
 8001848:	1d21      	adds	r1, r4, #4
 800184a:	f7ff ff87 	bl	800175c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800184e:	2301      	movs	r3, #1
 8001850:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001854:	2000      	movs	r0, #0
 8001856:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001858:	2001      	movs	r0, #1
}
 800185a:	bd10      	pop	{r4, pc}

0800185c <HAL_TIMEx_CommutationCallback>:
 800185c:	4770      	bx	lr

0800185e <HAL_TIMEx_BreakCallback>:
 800185e:	4770      	bx	lr

08001860 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001860:	4770      	bx	lr
	...

08001864 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8001864:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001866:	69c1      	ldr	r1, [r0, #28]
{
 8001868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800186a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800186c:	6883      	ldr	r3, [r0, #8]
 800186e:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001870:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001872:	4303      	orrs	r3, r0
 8001874:	6960      	ldr	r0, [r4, #20]
 8001876:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001878:	48ba      	ldr	r0, [pc, #744]	; (8001b64 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800187a:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800187c:	4028      	ands	r0, r5
 800187e:	4303      	orrs	r3, r0
 8001880:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001882:	6853      	ldr	r3, [r2, #4]
 8001884:	68e0      	ldr	r0, [r4, #12]
 8001886:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800188a:	4303      	orrs	r3, r0
 800188c:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800188e:	4bb6      	ldr	r3, [pc, #728]	; (8001b68 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001890:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001892:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001894:	bf1c      	itt	ne
 8001896:	6a23      	ldrne	r3, [r4, #32]
 8001898:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800189a:	6893      	ldr	r3, [r2, #8]
 800189c:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80018a0:	4303      	orrs	r3, r0
 80018a2:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80018a4:	4bb1      	ldr	r3, [pc, #708]	; (8001b6c <UART_SetConfig+0x308>)
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d119      	bne.n	80018de <UART_SetConfig+0x7a>
 80018aa:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80018ae:	4ab0      	ldr	r2, [pc, #704]	; (8001b70 <UART_SetConfig+0x30c>)
 80018b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018b4:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80018b8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80018bc:	5cd3      	ldrb	r3, [r2, r3]
 80018be:	f040 8138 	bne.w	8001b32 <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 80018c2:	2b08      	cmp	r3, #8
 80018c4:	f200 808f 	bhi.w	80019e6 <UART_SetConfig+0x182>
 80018c8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80018cc:	00ca011a 	.word	0x00ca011a
 80018d0:	008d00f9 	.word	0x008d00f9
 80018d4:	008d0114 	.word	0x008d0114
 80018d8:	008d008d 	.word	0x008d008d
 80018dc:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 80018de:	4ba5      	ldr	r3, [pc, #660]	; (8001b74 <UART_SetConfig+0x310>)
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d107      	bne.n	80018f4 <UART_SetConfig+0x90>
 80018e4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80018e8:	4aa3      	ldr	r2, [pc, #652]	; (8001b78 <UART_SetConfig+0x314>)
 80018ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018ee:	f003 030c 	and.w	r3, r3, #12
 80018f2:	e7e1      	b.n	80018b8 <UART_SetConfig+0x54>
 80018f4:	4ba1      	ldr	r3, [pc, #644]	; (8001b7c <UART_SetConfig+0x318>)
 80018f6:	429a      	cmp	r2, r3
 80018f8:	d123      	bne.n	8001942 <UART_SetConfig+0xde>
 80018fa:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 80018fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001902:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001906:	2b10      	cmp	r3, #16
 8001908:	f000 80f1 	beq.w	8001aee <UART_SetConfig+0x28a>
 800190c:	d80b      	bhi.n	8001926 <UART_SetConfig+0xc2>
 800190e:	2b00      	cmp	r3, #0
 8001910:	f000 80f3 	beq.w	8001afa <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001914:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001918:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 800191c:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001920:	f000 80f8 	beq.w	8001b14 <UART_SetConfig+0x2b0>
 8001924:	e0a8      	b.n	8001a78 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001926:	2b20      	cmp	r3, #32
 8001928:	f000 80c6 	beq.w	8001ab8 <UART_SetConfig+0x254>
 800192c:	2b30      	cmp	r3, #48	; 0x30
 800192e:	d1f1      	bne.n	8001914 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001930:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001934:	f040 80b8 	bne.w	8001aa8 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001938:	6860      	ldr	r0, [r4, #4]
 800193a:	0843      	lsrs	r3, r0, #1
 800193c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001940:	e0c3      	b.n	8001aca <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001942:	4b8f      	ldr	r3, [pc, #572]	; (8001b80 <UART_SetConfig+0x31c>)
 8001944:	429a      	cmp	r2, r3
 8001946:	d11e      	bne.n	8001986 <UART_SetConfig+0x122>
 8001948:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 800194c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001950:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001954:	2b40      	cmp	r3, #64	; 0x40
 8001956:	f000 80bb 	beq.w	8001ad0 <UART_SetConfig+0x26c>
 800195a:	d80a      	bhi.n	8001972 <UART_SetConfig+0x10e>
 800195c:	b97b      	cbnz	r3, 800197e <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 800195e:	4b82      	ldr	r3, [pc, #520]	; (8001b68 <UART_SetConfig+0x304>)
 8001960:	429a      	cmp	r2, r3
 8001962:	f040 80ca 	bne.w	8001afa <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8001966:	f7ff faf5 	bl	8000f54 <HAL_RCC_GetPCLK1Freq>
        break;
 800196a:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 800196c:	bbb0      	cbnz	r0, 80019dc <UART_SetConfig+0x178>
 800196e:	4602      	mov	r2, r0
 8001970:	e03a      	b.n	80019e8 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001972:	2b80      	cmp	r3, #128	; 0x80
 8001974:	f000 809d 	beq.w	8001ab2 <UART_SetConfig+0x24e>
 8001978:	2bc0      	cmp	r3, #192	; 0xc0
 800197a:	f000 80b0 	beq.w	8001ade <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 800197e:	4b7a      	ldr	r3, [pc, #488]	; (8001b68 <UART_SetConfig+0x304>)
 8001980:	429a      	cmp	r2, r3
 8001982:	d1c7      	bne.n	8001914 <UART_SetConfig+0xb0>
 8001984:	e02f      	b.n	80019e6 <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001986:	4b7f      	ldr	r3, [pc, #508]	; (8001b84 <UART_SetConfig+0x320>)
 8001988:	429a      	cmp	r2, r3
 800198a:	d111      	bne.n	80019b0 <UART_SetConfig+0x14c>
 800198c:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8001990:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001994:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001998:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800199c:	f000 8098 	beq.w	8001ad0 <UART_SetConfig+0x26c>
 80019a0:	d9dc      	bls.n	800195c <UART_SetConfig+0xf8>
 80019a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019a6:	f000 8084 	beq.w	8001ab2 <UART_SetConfig+0x24e>
 80019aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80019ae:	e7e4      	b.n	800197a <UART_SetConfig+0x116>
 80019b0:	4b6d      	ldr	r3, [pc, #436]	; (8001b68 <UART_SetConfig+0x304>)
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d1ae      	bne.n	8001914 <UART_SetConfig+0xb0>
 80019b6:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 80019ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019be:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80019c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019c6:	f000 8083 	beq.w	8001ad0 <UART_SetConfig+0x26c>
 80019ca:	d9c7      	bls.n	800195c <UART_SetConfig+0xf8>
 80019cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80019d0:	d06f      	beq.n	8001ab2 <UART_SetConfig+0x24e>
 80019d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80019d6:	e7d0      	b.n	800197a <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80019d8:	486b      	ldr	r0, [pc, #428]	; (8001b88 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 80019da:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 80019dc:	6862      	ldr	r2, [r4, #4]
 80019de:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80019e2:	4281      	cmp	r1, r0
 80019e4:	d905      	bls.n	80019f2 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 80019e6:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80019e8:	2300      	movs	r3, #0
 80019ea:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 80019ec:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 80019ee:	4610      	mov	r0, r2
 80019f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 80019f2:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 80019f6:	d8f6      	bhi.n	80019e6 <UART_SetConfig+0x182>
        switch (clocksource)
 80019f8:	2b08      	cmp	r3, #8
 80019fa:	d82e      	bhi.n	8001a5a <UART_SetConfig+0x1f6>
 80019fc:	e8df f003 	tbb	[pc, r3]
 8001a00:	2d1c2d05 	.word	0x2d1c2d05
 8001a04:	2d2d2d24 	.word	0x2d2d2d24
 8001a08:	27          	.byte	0x27
 8001a09:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001a0a:	f7ff faa3 	bl	8000f54 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001a0e:	6862      	ldr	r2, [r4, #4]
 8001a10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a14:	0856      	lsrs	r6, r2, #1
 8001a16:	2700      	movs	r7, #0
 8001a18:	fbe1 6700 	umlal	r6, r7, r1, r0
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	4630      	mov	r0, r6
 8001a20:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001a22:	f7fe fc25 	bl	8000270 <__aeabi_uldivmod>
            break;
 8001a26:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001a28:	4b58      	ldr	r3, [pc, #352]	; (8001b8c <UART_SetConfig+0x328>)
 8001a2a:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8001a2e:	4299      	cmp	r1, r3
 8001a30:	d8d9      	bhi.n	80019e6 <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8001a32:	6823      	ldr	r3, [r4, #0]
 8001a34:	60d8      	str	r0, [r3, #12]
 8001a36:	e7d7      	b.n	80019e8 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8001a38:	4855      	ldr	r0, [pc, #340]	; (8001b90 <UART_SetConfig+0x32c>)
 8001a3a:	0855      	lsrs	r5, r2, #1
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	2100      	movs	r1, #0
 8001a40:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001a42:	f141 0100 	adc.w	r1, r1, #0
 8001a46:	e7ec      	b.n	8001a22 <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001a48:	f7fe ff78 	bl	800093c <HAL_RCC_GetSysClockFreq>
 8001a4c:	e7df      	b.n	8001a0e <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8001a4e:	0850      	lsrs	r0, r2, #1
 8001a50:	2100      	movs	r1, #0
 8001a52:	2300      	movs	r3, #0
 8001a54:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8001a58:	e7f3      	b.n	8001a42 <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 8001a5a:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	e7e3      	b.n	8001a28 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001a60:	f7ff fa8a 	bl	8000f78 <HAL_RCC_GetPCLK2Freq>
 8001a64:	e04e      	b.n	8001b04 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001a66:	f7ff fa75 	bl	8000f54 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001a6a:	6862      	ldr	r2, [r4, #4]
 8001a6c:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8001a70:	fbb3 f3f2 	udiv	r3, r3, r2
 8001a74:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001a76:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001a78:	f1a3 0010 	sub.w	r0, r3, #16
 8001a7c:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001a80:	4288      	cmp	r0, r1
 8001a82:	d8b0      	bhi.n	80019e6 <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8001a84:	6821      	ldr	r1, [r4, #0]
 8001a86:	60cb      	str	r3, [r1, #12]
 8001a88:	e7ae      	b.n	80019e8 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001a8a:	f7ff fa75 	bl	8000f78 <HAL_RCC_GetPCLK2Freq>
 8001a8e:	e7ec      	b.n	8001a6a <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001a90:	6860      	ldr	r0, [r4, #4]
 8001a92:	0843      	lsrs	r3, r0, #1
 8001a94:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001a98:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001a9c:	fbb3 f3f0 	udiv	r3, r3, r0
 8001aa0:	e7e8      	b.n	8001a74 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001aa2:	f7fe ff4b 	bl	800093c <HAL_RCC_GetSysClockFreq>
 8001aa6:	e7e0      	b.n	8001a6a <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001aa8:	6860      	ldr	r0, [r4, #4]
 8001aaa:	0843      	lsrs	r3, r0, #1
 8001aac:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001ab0:	e7f4      	b.n	8001a9c <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8001ab2:	4b2d      	ldr	r3, [pc, #180]	; (8001b68 <UART_SetConfig+0x304>)
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d08f      	beq.n	80019d8 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ab8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001abc:	d1e8      	bne.n	8001a90 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001abe:	6860      	ldr	r0, [r4, #4]
 8001ac0:	0843      	lsrs	r3, r0, #1
 8001ac2:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8001ac6:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001aca:	fbb3 f3f0 	udiv	r3, r3, r0
 8001ace:	e01f      	b.n	8001b10 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8001ad0:	4b25      	ldr	r3, [pc, #148]	; (8001b68 <UART_SetConfig+0x304>)
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d10b      	bne.n	8001aee <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8001ad6:	f7fe ff31 	bl	800093c <HAL_RCC_GetSysClockFreq>
        break;
 8001ada:	2304      	movs	r3, #4
 8001adc:	e746      	b.n	800196c <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8001ade:	4b22      	ldr	r3, [pc, #136]	; (8001b68 <UART_SetConfig+0x304>)
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	f47f af25 	bne.w	8001930 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8001ae6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8001aea:	2308      	movs	r3, #8
 8001aec:	e776      	b.n	80019dc <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001aee:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001af2:	d1d6      	bne.n	8001aa2 <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001af4:	f7fe ff22 	bl	800093c <HAL_RCC_GetSysClockFreq>
 8001af8:	e004      	b.n	8001b04 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001afa:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001afe:	d1b2      	bne.n	8001a66 <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001b00:	f7ff fa28 	bl	8000f54 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001b04:	6861      	ldr	r1, [r4, #4]
 8001b06:	084a      	lsrs	r2, r1, #1
 8001b08:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8001b0c:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b10:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001b12:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001b14:	f1a3 0010 	sub.w	r0, r3, #16
 8001b18:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001b1c:	4288      	cmp	r0, r1
 8001b1e:	f63f af62 	bhi.w	80019e6 <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8001b22:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8001b26:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001b28:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8001b2c:	430b      	orrs	r3, r1
 8001b2e:	60c3      	str	r3, [r0, #12]
 8001b30:	e75a      	b.n	80019e8 <UART_SetConfig+0x184>
    switch (clocksource)
 8001b32:	2b08      	cmp	r3, #8
 8001b34:	f63f af57 	bhi.w	80019e6 <UART_SetConfig+0x182>
 8001b38:	a201      	add	r2, pc, #4	; (adr r2, 8001b40 <UART_SetConfig+0x2dc>)
 8001b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b3e:	bf00      	nop
 8001b40:	08001a67 	.word	0x08001a67
 8001b44:	08001a8b 	.word	0x08001a8b
 8001b48:	08001a91 	.word	0x08001a91
 8001b4c:	080019e7 	.word	0x080019e7
 8001b50:	08001aa3 	.word	0x08001aa3
 8001b54:	080019e7 	.word	0x080019e7
 8001b58:	080019e7 	.word	0x080019e7
 8001b5c:	080019e7 	.word	0x080019e7
 8001b60:	08001aa9 	.word	0x08001aa9
 8001b64:	efff69f3 	.word	0xefff69f3
 8001b68:	40008000 	.word	0x40008000
 8001b6c:	40013800 	.word	0x40013800
 8001b70:	08004654 	.word	0x08004654
 8001b74:	40004400 	.word	0x40004400
 8001b78:	08004658 	.word	0x08004658
 8001b7c:	40004800 	.word	0x40004800
 8001b80:	40004c00 	.word	0x40004c00
 8001b84:	40005000 	.word	0x40005000
 8001b88:	00f42400 	.word	0x00f42400
 8001b8c:	000ffcff 	.word	0x000ffcff
 8001b90:	f4240000 	.word	0xf4240000

08001b94 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001b94:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001b96:	07da      	lsls	r2, r3, #31
{
 8001b98:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001b9a:	d506      	bpl.n	8001baa <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001b9c:	6801      	ldr	r1, [r0, #0]
 8001b9e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001ba0:	684a      	ldr	r2, [r1, #4]
 8001ba2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001ba6:	4322      	orrs	r2, r4
 8001ba8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001baa:	079c      	lsls	r4, r3, #30
 8001bac:	d506      	bpl.n	8001bbc <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001bae:	6801      	ldr	r1, [r0, #0]
 8001bb0:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001bb2:	684a      	ldr	r2, [r1, #4]
 8001bb4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001bb8:	4322      	orrs	r2, r4
 8001bba:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001bbc:	0759      	lsls	r1, r3, #29
 8001bbe:	d506      	bpl.n	8001bce <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001bc0:	6801      	ldr	r1, [r0, #0]
 8001bc2:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001bc4:	684a      	ldr	r2, [r1, #4]
 8001bc6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001bca:	4322      	orrs	r2, r4
 8001bcc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001bce:	071a      	lsls	r2, r3, #28
 8001bd0:	d506      	bpl.n	8001be0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001bd2:	6801      	ldr	r1, [r0, #0]
 8001bd4:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001bd6:	684a      	ldr	r2, [r1, #4]
 8001bd8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001bdc:	4322      	orrs	r2, r4
 8001bde:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001be0:	06dc      	lsls	r4, r3, #27
 8001be2:	d506      	bpl.n	8001bf2 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001be4:	6801      	ldr	r1, [r0, #0]
 8001be6:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001be8:	688a      	ldr	r2, [r1, #8]
 8001bea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001bee:	4322      	orrs	r2, r4
 8001bf0:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001bf2:	0699      	lsls	r1, r3, #26
 8001bf4:	d506      	bpl.n	8001c04 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001bf6:	6801      	ldr	r1, [r0, #0]
 8001bf8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001bfa:	688a      	ldr	r2, [r1, #8]
 8001bfc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c00:	4322      	orrs	r2, r4
 8001c02:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001c04:	065a      	lsls	r2, r3, #25
 8001c06:	d50f      	bpl.n	8001c28 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001c08:	6801      	ldr	r1, [r0, #0]
 8001c0a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001c0c:	684a      	ldr	r2, [r1, #4]
 8001c0e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001c12:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001c14:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001c18:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001c1a:	d105      	bne.n	8001c28 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001c1c:	684a      	ldr	r2, [r1, #4]
 8001c1e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001c20:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8001c24:	4322      	orrs	r2, r4
 8001c26:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001c28:	061b      	lsls	r3, r3, #24
 8001c2a:	d506      	bpl.n	8001c3a <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001c2c:	6802      	ldr	r2, [r0, #0]
 8001c2e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001c30:	6853      	ldr	r3, [r2, #4]
 8001c32:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001c36:	430b      	orrs	r3, r1
 8001c38:	6053      	str	r3, [r2, #4]
 8001c3a:	bd10      	pop	{r4, pc}

08001c3c <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c40:	9d06      	ldr	r5, [sp, #24]
 8001c42:	4604      	mov	r4, r0
 8001c44:	460f      	mov	r7, r1
 8001c46:	4616      	mov	r6, r2
 8001c48:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c4a:	6821      	ldr	r1, [r4, #0]
 8001c4c:	69ca      	ldr	r2, [r1, #28]
 8001c4e:	ea37 0302 	bics.w	r3, r7, r2
 8001c52:	bf0c      	ite	eq
 8001c54:	2201      	moveq	r2, #1
 8001c56:	2200      	movne	r2, #0
 8001c58:	42b2      	cmp	r2, r6
 8001c5a:	d002      	beq.n	8001c62 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8001c5c:	2000      	movs	r0, #0
}
 8001c5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001c62:	1c6b      	adds	r3, r5, #1
 8001c64:	d0f2      	beq.n	8001c4c <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c66:	b99d      	cbnz	r5, 8001c90 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c68:	6823      	ldr	r3, [r4, #0]
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001c70:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c72:	689a      	ldr	r2, [r3, #8]
 8001c74:	f022 0201 	bic.w	r2, r2, #1
 8001c78:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8001c7a:	2320      	movs	r3, #32
 8001c7c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8001c80:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8001c84:	2300      	movs	r3, #0
 8001c86:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8001c8a:	2003      	movs	r0, #3
 8001c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c90:	f7fe fc8e 	bl	80005b0 <HAL_GetTick>
 8001c94:	eba0 0008 	sub.w	r0, r0, r8
 8001c98:	4285      	cmp	r5, r0
 8001c9a:	d2d6      	bcs.n	8001c4a <UART_WaitOnFlagUntilTimeout+0xe>
 8001c9c:	e7e4      	b.n	8001c68 <UART_WaitOnFlagUntilTimeout+0x2c>

08001c9e <HAL_UART_Transmit>:
{
 8001c9e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001ca2:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8001ca4:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8001ca8:	2b20      	cmp	r3, #32
{
 8001caa:	4604      	mov	r4, r0
 8001cac:	460d      	mov	r5, r1
 8001cae:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8001cb0:	d14a      	bne.n	8001d48 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8001cb2:	2900      	cmp	r1, #0
 8001cb4:	d046      	beq.n	8001d44 <HAL_UART_Transmit+0xa6>
 8001cb6:	2a00      	cmp	r2, #0
 8001cb8:	d044      	beq.n	8001d44 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8001cba:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d042      	beq.n	8001d48 <HAL_UART_Transmit+0xaa>
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001ccc:	2321      	movs	r3, #33	; 0x21
 8001cce:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 8001cd2:	f7fe fc6d 	bl	80005b0 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8001cd6:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8001cda:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8001cdc:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8001ce0:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ce4:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 8001ce6:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ce8:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 8001cea:	b952      	cbnz	r2, 8001d02 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001cec:	2140      	movs	r1, #64	; 0x40
 8001cee:	4620      	mov	r0, r4
 8001cf0:	f7ff ffa4 	bl	8001c3c <UART_WaitOnFlagUntilTimeout>
 8001cf4:	b958      	cbnz	r0, 8001d0e <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 8001cf6:	2320      	movs	r3, #32
 8001cf8:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 8001cfc:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8001d00:	e006      	b.n	8001d10 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d02:	2200      	movs	r2, #0
 8001d04:	2180      	movs	r1, #128	; 0x80
 8001d06:	4620      	mov	r0, r4
 8001d08:	f7ff ff98 	bl	8001c3c <UART_WaitOnFlagUntilTimeout>
 8001d0c:	b118      	cbz	r0, 8001d16 <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 8001d0e:	2003      	movs	r0, #3
}
 8001d10:	b002      	add	sp, #8
 8001d12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d16:	68a3      	ldr	r3, [r4, #8]
 8001d18:	6822      	ldr	r2, [r4, #0]
 8001d1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d1e:	d10d      	bne.n	8001d3c <HAL_UART_Transmit+0x9e>
 8001d20:	6923      	ldr	r3, [r4, #16]
 8001d22:	b95b      	cbnz	r3, 8001d3c <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001d24:	f835 3b02 	ldrh.w	r3, [r5], #2
 8001d28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d2c:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8001d2e:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8001d32:	3b01      	subs	r3, #1
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8001d3a:	e7d1      	b.n	8001ce0 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8001d3c:	782b      	ldrb	r3, [r5, #0]
 8001d3e:	8513      	strh	r3, [r2, #40]	; 0x28
 8001d40:	3501      	adds	r5, #1
 8001d42:	e7f4      	b.n	8001d2e <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8001d44:	2001      	movs	r0, #1
 8001d46:	e7e3      	b.n	8001d10 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 8001d48:	2002      	movs	r0, #2
 8001d4a:	e7e1      	b.n	8001d10 <HAL_UART_Transmit+0x72>

08001d4c <UART_CheckIdleState>:
{
 8001d4c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001d4e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d50:	2600      	movs	r6, #0
 8001d52:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 8001d54:	f7fe fc2c 	bl	80005b0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001d58:	6823      	ldr	r3, [r4, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8001d5e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001d60:	d417      	bmi.n	8001d92 <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001d62:	6823      	ldr	r3, [r4, #0]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	075b      	lsls	r3, r3, #29
 8001d68:	d50a      	bpl.n	8001d80 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001d6a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	2200      	movs	r2, #0
 8001d72:	462b      	mov	r3, r5
 8001d74:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001d78:	4620      	mov	r0, r4
 8001d7a:	f7ff ff5f 	bl	8001c3c <UART_WaitOnFlagUntilTimeout>
 8001d7e:	b9a0      	cbnz	r0, 8001daa <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8001d80:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001d82:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001d84:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8001d88:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8001d8c:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8001d90:	e00c      	b.n	8001dac <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001d92:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001d96:	9300      	str	r3, [sp, #0]
 8001d98:	4632      	mov	r2, r6
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001da0:	4620      	mov	r0, r4
 8001da2:	f7ff ff4b 	bl	8001c3c <UART_WaitOnFlagUntilTimeout>
 8001da6:	2800      	cmp	r0, #0
 8001da8:	d0db      	beq.n	8001d62 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8001daa:	2003      	movs	r0, #3
}
 8001dac:	b002      	add	sp, #8
 8001dae:	bd70      	pop	{r4, r5, r6, pc}

08001db0 <HAL_UART_Init>:
{
 8001db0:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001db2:	4604      	mov	r4, r0
 8001db4:	b360      	cbz	r0, 8001e10 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001db6:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8001dba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001dbe:	b91b      	cbnz	r3, 8001dc8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001dc0:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8001dc4:	f001 fbf0 	bl	80035a8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001dc8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001dca:	2324      	movs	r3, #36	; 0x24
 8001dcc:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8001dd0:	6813      	ldr	r3, [r2, #0]
 8001dd2:	f023 0301 	bic.w	r3, r3, #1
 8001dd6:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001dd8:	4620      	mov	r0, r4
 8001dda:	f7ff fd43 	bl	8001864 <UART_SetConfig>
 8001dde:	2801      	cmp	r0, #1
 8001de0:	d016      	beq.n	8001e10 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001de2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001de4:	b113      	cbz	r3, 8001dec <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8001de6:	4620      	mov	r0, r4
 8001de8:	f7ff fed4 	bl	8001b94 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dec:	6823      	ldr	r3, [r4, #0]
 8001dee:	685a      	ldr	r2, [r3, #4]
 8001df0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001df4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001df6:	689a      	ldr	r2, [r3, #8]
 8001df8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001dfc:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8001e04:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8001e06:	601a      	str	r2, [r3, #0]
}
 8001e08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8001e0c:	f7ff bf9e 	b.w	8001d4c <UART_CheckIdleState>
}
 8001e10:	2001      	movs	r0, #1
 8001e12:	bd10      	pop	{r4, pc}

08001e14 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001e14:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8001e16:	f000 ffc3 	bl	8002da0 <vTaskStartScheduler>
  
  return osOK;
}
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	bd08      	pop	{r3, pc}

08001e1e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001e1e:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e20:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8001e24:	8a02      	ldrh	r2, [r0, #16]
{
 8001e26:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e28:	e890 0022 	ldmia.w	r0, {r1, r5}
{
 8001e2c:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 8001e2e:	2c84      	cmp	r4, #132	; 0x84
    fpriority += (priority - osPriorityIdle);
 8001e30:	bf14      	ite	ne
 8001e32:	3403      	addne	r4, #3
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001e34:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001e36:	a803      	add	r0, sp, #12
 8001e38:	9001      	str	r0, [sp, #4]
 8001e3a:	9400      	str	r4, [sp, #0]
 8001e3c:	4628      	mov	r0, r5
 8001e3e:	f000 fedf 	bl	8002c00 <xTaskCreate>
 8001e42:	2801      	cmp	r0, #1
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8001e44:	bf0c      	ite	eq
 8001e46:	9803      	ldreq	r0, [sp, #12]
    return NULL;
 8001e48:	2000      	movne	r0, #0
}
 8001e4a:	b005      	add	sp, #20
 8001e4c:	bd30      	pop	{r4, r5, pc}

08001e4e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001e4e:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001e50:	2800      	cmp	r0, #0
 8001e52:	bf08      	it	eq
 8001e54:	2001      	moveq	r0, #1
 8001e56:	f001 f8f1 	bl	800303c <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	bd08      	pop	{r3, pc}

08001e5e <osMessageCreate>:
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	c803      	ldmia	r0, {r0, r1}
 8001e62:	f000 bc11 	b.w	8002688 <xQueueGenericCreate>
	...

08001e68 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8001e68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  portBASE_TYPE taskWoken = pdFALSE;
 8001e6a:	2400      	movs	r4, #0
{
 8001e6c:	9101      	str	r1, [sp, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8001e6e:	9403      	str	r4, [sp, #12]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
  if (ticks == 0) {
    ticks = 1;
 8001e70:	42a2      	cmp	r2, r4
 8001e72:	bf08      	it	eq
 8001e74:	2201      	moveq	r2, #1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001e76:	f3ef 8305 	mrs	r3, IPSR
  }
  
  if (inHandlerMode()) {
 8001e7a:	b1ab      	cbz	r3, 8001ea8 <osMessagePut+0x40>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8001e7c:	4623      	mov	r3, r4
 8001e7e:	aa03      	add	r2, sp, #12
 8001e80:	a901      	add	r1, sp, #4
 8001e82:	f000 fcd9 	bl	8002838 <xQueueGenericSendFromISR>
 8001e86:	2801      	cmp	r0, #1
 8001e88:	d002      	beq.n	8001e90 <osMessagePut+0x28>
      return osErrorOS;
 8001e8a:	20ff      	movs	r0, #255	; 0xff
      return osErrorOS;
    }
  }
  
  return osOK;
}
 8001e8c:	b004      	add	sp, #16
 8001e8e:	bd10      	pop	{r4, pc}
    portEND_SWITCHING_ISR(taskWoken);
 8001e90:	9b03      	ldr	r3, [sp, #12]
 8001e92:	b13b      	cbz	r3, 8001ea4 <osMessagePut+0x3c>
 8001e94:	4b07      	ldr	r3, [pc, #28]	; (8001eb4 <osMessagePut+0x4c>)
 8001e96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	f3bf 8f4f 	dsb	sy
 8001ea0:	f3bf 8f6f 	isb	sy
  return osOK;
 8001ea4:	2000      	movs	r0, #0
 8001ea6:	e7f1      	b.n	8001e8c <osMessagePut+0x24>
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8001ea8:	a901      	add	r1, sp, #4
 8001eaa:	f000 fc0f 	bl	80026cc <xQueueGenericSend>
 8001eae:	2801      	cmp	r0, #1
 8001eb0:	d1eb      	bne.n	8001e8a <osMessagePut+0x22>
 8001eb2:	e7f7      	b.n	8001ea4 <osMessagePut+0x3c>
 8001eb4:	e000ed04 	.word	0xe000ed04

08001eb8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8001eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eba:	b085      	sub	sp, #20
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
  event.value.v = 0;
 8001ebc:	2600      	movs	r6, #0
{
 8001ebe:	4604      	mov	r4, r0
 8001ec0:	4617      	mov	r7, r2
 8001ec2:	4608      	mov	r0, r1
  event.def.message_id = queue_id;
 8001ec4:	9103      	str	r1, [sp, #12]
  event.value.v = 0;
 8001ec6:	9602      	str	r6, [sp, #8]
 8001ec8:	ad01      	add	r5, sp, #4
  
  if (queue_id == NULL) {
 8001eca:	b911      	cbnz	r1, 8001ed2 <osMessageGet+0x1a>
    event.status = osErrorParameter;
 8001ecc:	2380      	movs	r3, #128	; 0x80
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
      /* We have mail */
      event.status = osEventMessage;
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8001ece:	9301      	str	r3, [sp, #4]
 8001ed0:	e017      	b.n	8001f02 <osMessageGet+0x4a>
  taskWoken = pdFALSE;
 8001ed2:	9600      	str	r6, [sp, #0]
 8001ed4:	f3ef 8305 	mrs	r3, IPSR
  if (inHandlerMode()) {
 8001ed8:	b1d3      	cbz	r3, 8001f10 <osMessageGet+0x58>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8001eda:	466a      	mov	r2, sp
 8001edc:	a902      	add	r1, sp, #8
 8001ede:	f000 fdb1 	bl	8002a44 <xQueueReceiveFromISR>
 8001ee2:	2801      	cmp	r0, #1
      event.status = osEventMessage;
 8001ee4:	bf04      	itt	eq
 8001ee6:	2310      	moveq	r3, #16
 8001ee8:	9301      	streq	r3, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8001eea:	9b00      	ldr	r3, [sp, #0]
      event.status = osOK;
 8001eec:	bf18      	it	ne
 8001eee:	9601      	strne	r6, [sp, #4]
    portEND_SWITCHING_ISR(taskWoken);
 8001ef0:	b13b      	cbz	r3, 8001f02 <osMessageGet+0x4a>
 8001ef2:	4b0d      	ldr	r3, [pc, #52]	; (8001f28 <osMessageGet+0x70>)
 8001ef4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ef8:	601a      	str	r2, [r3, #0]
 8001efa:	f3bf 8f4f 	dsb	sy
 8001efe:	f3bf 8f6f 	isb	sy
    }
  }
  
  return event;
 8001f02:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001f06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001f0a:	4620      	mov	r0, r4
 8001f0c:	b005      	add	sp, #20
 8001f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8001f10:	a902      	add	r1, sp, #8
 8001f12:	f000 fcf3 	bl	80028fc <xQueueReceive>
 8001f16:	2801      	cmp	r0, #1
 8001f18:	d101      	bne.n	8001f1e <osMessageGet+0x66>
      event.status = osEventMessage;
 8001f1a:	2310      	movs	r3, #16
 8001f1c:	e7d7      	b.n	8001ece <osMessageGet+0x16>
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8001f1e:	2f00      	cmp	r7, #0
 8001f20:	bf0c      	ite	eq
 8001f22:	2300      	moveq	r3, #0
 8001f24:	2340      	movne	r3, #64	; 0x40
 8001f26:	e7d2      	b.n	8001ece <osMessageGet+0x16>
 8001f28:	e000ed04 	.word	0xe000ed04

08001f2c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f2c:	f100 0308 	add.w	r3, r0, #8
 8001f30:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001f32:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f36:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f38:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001f3a:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001f3c:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001f3e:	6003      	str	r3, [r0, #0]
 8001f40:	4770      	bx	lr

08001f42 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8001f42:	2300      	movs	r3, #0
 8001f44:	6103      	str	r3, [r0, #16]
 8001f46:	4770      	bx	lr

08001f48 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8001f48:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001f4a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001f4c:	689a      	ldr	r2, [r3, #8]
 8001f4e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001f50:	689a      	ldr	r2, [r3, #8]
 8001f52:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001f54:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001f56:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001f58:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	6003      	str	r3, [r0, #0]
 8001f5e:	4770      	bx	lr

08001f60 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001f60:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001f62:	1c53      	adds	r3, r2, #1
{
 8001f64:	b530      	push	{r4, r5, lr}
	if( xValueOfInsertion == portMAX_DELAY )
 8001f66:	d10a      	bne.n	8001f7e <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001f68:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001f6e:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001f70:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8001f72:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8001f74:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001f76:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8001f78:	3301      	adds	r3, #1
 8001f7a:	6003      	str	r3, [r0, #0]
 8001f7c:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f7e:	f100 0308 	add.w	r3, r0, #8
 8001f82:	685c      	ldr	r4, [r3, #4]
 8001f84:	6825      	ldr	r5, [r4, #0]
 8001f86:	42aa      	cmp	r2, r5
 8001f88:	d3ef      	bcc.n	8001f6a <vListInsert+0xa>
 8001f8a:	4623      	mov	r3, r4
 8001f8c:	e7f9      	b.n	8001f82 <vListInsert+0x22>

08001f8e <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001f8e:	6841      	ldr	r1, [r0, #4]
 8001f90:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001f92:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001f94:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001f96:	6882      	ldr	r2, [r0, #8]
 8001f98:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001f9a:	6859      	ldr	r1, [r3, #4]
 8001f9c:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001f9e:	bf08      	it	eq
 8001fa0:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	3a01      	subs	r2, #1
 8001faa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001fac:	6818      	ldr	r0, [r3, #0]
}
 8001fae:	4770      	bx	lr

08001fb0 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001fb0:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001fb6:	4b0d      	ldr	r3, [pc, #52]	; (8001fec <prvTaskExitError+0x3c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	d008      	beq.n	8001fd0 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fc2:	f383 8811 	msr	BASEPRI, r3
 8001fc6:	f3bf 8f6f 	isb	sy
 8001fca:	f3bf 8f4f 	dsb	sy
 8001fce:	e7fe      	b.n	8001fce <prvTaskExitError+0x1e>
 8001fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fd4:	f383 8811 	msr	BASEPRI, r3
 8001fd8:	f3bf 8f6f 	isb	sy
 8001fdc:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8001fe0:	9b01      	ldr	r3, [sp, #4]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d0fc      	beq.n	8001fe0 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8001fe6:	b002      	add	sp, #8
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	20000000 	.word	0x20000000

08001ff0 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8001ff0:	4808      	ldr	r0, [pc, #32]	; (8002014 <prvPortStartFirstTask+0x24>)
 8001ff2:	6800      	ldr	r0, [r0, #0]
 8001ff4:	6800      	ldr	r0, [r0, #0]
 8001ff6:	f380 8808 	msr	MSP, r0
 8001ffa:	f04f 0000 	mov.w	r0, #0
 8001ffe:	f380 8814 	msr	CONTROL, r0
 8002002:	b662      	cpsie	i
 8002004:	b661      	cpsie	f
 8002006:	f3bf 8f4f 	dsb	sy
 800200a:	f3bf 8f6f 	isb	sy
 800200e:	df00      	svc	0
 8002010:	bf00      	nop
 8002012:	0000      	.short	0x0000
 8002014:	e000ed08 	.word	0xe000ed08

08002018 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002018:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002028 <vPortEnableVFP+0x10>
 800201c:	6801      	ldr	r1, [r0, #0]
 800201e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002022:	6001      	str	r1, [r0, #0]
 8002024:	4770      	bx	lr
 8002026:	0000      	.short	0x0000
 8002028:	e000ed88 	.word	0xe000ed88

0800202c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800202c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002030:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002034:	4b07      	ldr	r3, [pc, #28]	; (8002054 <pxPortInitialiseStack+0x28>)
 8002036:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800203a:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800203e:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002042:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002046:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800204a:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800204e:	3844      	subs	r0, #68	; 0x44
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	08001fb1 	.word	0x08001fb1
	...

08002060 <SVC_Handler>:
	__asm volatile (
 8002060:	4b07      	ldr	r3, [pc, #28]	; (8002080 <pxCurrentTCBConst2>)
 8002062:	6819      	ldr	r1, [r3, #0]
 8002064:	6808      	ldr	r0, [r1, #0]
 8002066:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800206a:	f380 8809 	msr	PSP, r0
 800206e:	f3bf 8f6f 	isb	sy
 8002072:	f04f 0000 	mov.w	r0, #0
 8002076:	f380 8811 	msr	BASEPRI, r0
 800207a:	4770      	bx	lr
 800207c:	f3af 8000 	nop.w

08002080 <pxCurrentTCBConst2>:
 8002080:	200027b8 	.word	0x200027b8

08002084 <vPortEnterCritical>:
 8002084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002088:	f383 8811 	msr	BASEPRI, r3
 800208c:	f3bf 8f6f 	isb	sy
 8002090:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8002094:	4a0a      	ldr	r2, [pc, #40]	; (80020c0 <vPortEnterCritical+0x3c>)
 8002096:	6813      	ldr	r3, [r2, #0]
 8002098:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800209a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800209c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800209e:	d10d      	bne.n	80020bc <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80020a0:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <vPortEnterCritical+0x40>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80020a8:	d008      	beq.n	80020bc <vPortEnterCritical+0x38>
 80020aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020ae:	f383 8811 	msr	BASEPRI, r3
 80020b2:	f3bf 8f6f 	isb	sy
 80020b6:	f3bf 8f4f 	dsb	sy
 80020ba:	e7fe      	b.n	80020ba <vPortEnterCritical+0x36>
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	20000000 	.word	0x20000000
 80020c4:	e000ed04 	.word	0xe000ed04

080020c8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 80020c8:	4a08      	ldr	r2, [pc, #32]	; (80020ec <vPortExitCritical+0x24>)
 80020ca:	6813      	ldr	r3, [r2, #0]
 80020cc:	b943      	cbnz	r3, 80020e0 <vPortExitCritical+0x18>
 80020ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020d2:	f383 8811 	msr	BASEPRI, r3
 80020d6:	f3bf 8f6f 	isb	sy
 80020da:	f3bf 8f4f 	dsb	sy
 80020de:	e7fe      	b.n	80020de <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80020e0:	3b01      	subs	r3, #1
 80020e2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80020e4:	b90b      	cbnz	r3, 80020ea <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80020e6:	f383 8811 	msr	BASEPRI, r3
 80020ea:	4770      	bx	lr
 80020ec:	20000000 	.word	0x20000000

080020f0 <PendSV_Handler>:
	__asm volatile
 80020f0:	f3ef 8009 	mrs	r0, PSP
 80020f4:	f3bf 8f6f 	isb	sy
 80020f8:	4b15      	ldr	r3, [pc, #84]	; (8002150 <pxCurrentTCBConst>)
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	f01e 0f10 	tst.w	lr, #16
 8002100:	bf08      	it	eq
 8002102:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002106:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800210a:	6010      	str	r0, [r2, #0]
 800210c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002110:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002114:	f380 8811 	msr	BASEPRI, r0
 8002118:	f3bf 8f4f 	dsb	sy
 800211c:	f3bf 8f6f 	isb	sy
 8002120:	f000 ffb0 	bl	8003084 <vTaskSwitchContext>
 8002124:	f04f 0000 	mov.w	r0, #0
 8002128:	f380 8811 	msr	BASEPRI, r0
 800212c:	bc09      	pop	{r0, r3}
 800212e:	6819      	ldr	r1, [r3, #0]
 8002130:	6808      	ldr	r0, [r1, #0]
 8002132:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002136:	f01e 0f10 	tst.w	lr, #16
 800213a:	bf08      	it	eq
 800213c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002140:	f380 8809 	msr	PSP, r0
 8002144:	f3bf 8f6f 	isb	sy
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	f3af 8000 	nop.w

08002150 <pxCurrentTCBConst>:
 8002150:	200027b8 	.word	0x200027b8

08002154 <SysTick_Handler>:
{
 8002154:	b508      	push	{r3, lr}
	__asm volatile
 8002156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800215a:	f383 8811 	msr	BASEPRI, r3
 800215e:	f3bf 8f6f 	isb	sy
 8002162:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8002166:	f000 fe5f 	bl	8002e28 <xTaskIncrementTick>
 800216a:	b118      	cbz	r0, 8002174 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800216c:	4b03      	ldr	r3, [pc, #12]	; (800217c <SysTick_Handler+0x28>)
 800216e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002172:	601a      	str	r2, [r3, #0]
	__asm volatile
 8002174:	2300      	movs	r3, #0
 8002176:	f383 8811 	msr	BASEPRI, r3
 800217a:	bd08      	pop	{r3, pc}
 800217c:	e000ed04 	.word	0xe000ed04

08002180 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002180:	4a08      	ldr	r2, [pc, #32]	; (80021a4 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002182:	4909      	ldr	r1, [pc, #36]	; (80021a8 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002184:	2300      	movs	r3, #0
 8002186:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002188:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800218a:	4b08      	ldr	r3, [pc, #32]	; (80021ac <vPortSetupTimerInterrupt+0x2c>)
 800218c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	fbb3 f3f1 	udiv	r3, r3, r1
 8002196:	4906      	ldr	r1, [pc, #24]	; (80021b0 <vPortSetupTimerInterrupt+0x30>)
 8002198:	3b01      	subs	r3, #1
 800219a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800219c:	2307      	movs	r3, #7
 800219e:	6013      	str	r3, [r2, #0]
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	e000e010 	.word	0xe000e010
 80021a8:	e000e018 	.word	0xe000e018
 80021ac:	20000004 	.word	0x20000004
 80021b0:	e000e014 	.word	0xe000e014

080021b4 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80021b4:	4b39      	ldr	r3, [pc, #228]	; (800229c <xPortStartScheduler+0xe8>)
 80021b6:	4a3a      	ldr	r2, [pc, #232]	; (80022a0 <xPortStartScheduler+0xec>)
{
 80021b8:	b513      	push	{r0, r1, r4, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80021ba:	6819      	ldr	r1, [r3, #0]
 80021bc:	4291      	cmp	r1, r2
 80021be:	d108      	bne.n	80021d2 <xPortStartScheduler+0x1e>
	__asm volatile
 80021c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021c4:	f383 8811 	msr	BASEPRI, r3
 80021c8:	f3bf 8f6f 	isb	sy
 80021cc:	f3bf 8f4f 	dsb	sy
 80021d0:	e7fe      	b.n	80021d0 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	4b33      	ldr	r3, [pc, #204]	; (80022a4 <xPortStartScheduler+0xf0>)
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d108      	bne.n	80021ec <xPortStartScheduler+0x38>
 80021da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021de:	f383 8811 	msr	BASEPRI, r3
 80021e2:	f3bf 8f6f 	isb	sy
 80021e6:	f3bf 8f4f 	dsb	sy
 80021ea:	e7fe      	b.n	80021ea <xPortStartScheduler+0x36>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80021ec:	4b2e      	ldr	r3, [pc, #184]	; (80022a8 <xPortStartScheduler+0xf4>)
 80021ee:	781a      	ldrb	r2, [r3, #0]
 80021f0:	b2d2      	uxtb	r2, r2
 80021f2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80021f4:	22ff      	movs	r2, #255	; 0xff
 80021f6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80021f8:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80021fa:	4a2c      	ldr	r2, [pc, #176]	; (80022ac <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002202:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8002206:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800220a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800220c:	4b28      	ldr	r3, [pc, #160]	; (80022b0 <xPortStartScheduler+0xfc>)
 800220e:	2207      	movs	r2, #7
 8002210:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002212:	2100      	movs	r1, #0
 8002214:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8002218:	0600      	lsls	r0, r0, #24
 800221a:	f102 34ff 	add.w	r4, r2, #4294967295
 800221e:	d40d      	bmi.n	800223c <xPortStartScheduler+0x88>
 8002220:	b101      	cbz	r1, 8002224 <xPortStartScheduler+0x70>
 8002222:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	2a03      	cmp	r2, #3
 8002228:	d011      	beq.n	800224e <xPortStartScheduler+0x9a>
 800222a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800222e:	f383 8811 	msr	BASEPRI, r3
 8002232:	f3bf 8f6f 	isb	sy
 8002236:	f3bf 8f4f 	dsb	sy
 800223a:	e7fe      	b.n	800223a <xPortStartScheduler+0x86>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800223c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8002240:	0052      	lsls	r2, r2, #1
 8002242:	b2d2      	uxtb	r2, r2
 8002244:	f88d 2003 	strb.w	r2, [sp, #3]
 8002248:	2101      	movs	r1, #1
 800224a:	4622      	mov	r2, r4
 800224c:	e7e2      	b.n	8002214 <xPortStartScheduler+0x60>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800224e:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002250:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002254:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002256:	9b01      	ldr	r3, [sp, #4]
 8002258:	4a13      	ldr	r2, [pc, #76]	; (80022a8 <xPortStartScheduler+0xf4>)
 800225a:	b2db      	uxtb	r3, r3
 800225c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800225e:	4b15      	ldr	r3, [pc, #84]	; (80022b4 <xPortStartScheduler+0x100>)
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002266:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800226e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8002270:	f7ff ff86 	bl	8002180 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8002274:	4b10      	ldr	r3, [pc, #64]	; (80022b8 <xPortStartScheduler+0x104>)
 8002276:	2400      	movs	r4, #0
 8002278:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 800227a:	f7ff fecd 	bl	8002018 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800227e:	4a0f      	ldr	r2, [pc, #60]	; (80022bc <xPortStartScheduler+0x108>)
 8002280:	6813      	ldr	r3, [r2, #0]
 8002282:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002286:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8002288:	f7ff feb2 	bl	8001ff0 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800228c:	f000 fefa 	bl	8003084 <vTaskSwitchContext>
	prvTaskExitError();
 8002290:	f7ff fe8e 	bl	8001fb0 <prvTaskExitError>
}
 8002294:	4620      	mov	r0, r4
 8002296:	b002      	add	sp, #8
 8002298:	bd10      	pop	{r4, pc}
 800229a:	bf00      	nop
 800229c:	e000ed00 	.word	0xe000ed00
 80022a0:	410fc271 	.word	0x410fc271
 80022a4:	410fc270 	.word	0x410fc270
 80022a8:	e000e400 	.word	0xe000e400
 80022ac:	20000088 	.word	0x20000088
 80022b0:	2000008c 	.word	0x2000008c
 80022b4:	e000ed20 	.word	0xe000ed20
 80022b8:	20000000 	.word	0x20000000
 80022bc:	e000ef34 	.word	0xe000ef34

080022c0 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80022c0:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80022c4:	2b0f      	cmp	r3, #15
 80022c6:	d90e      	bls.n	80022e6 <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80022c8:	4a10      	ldr	r2, [pc, #64]	; (800230c <vPortValidateInterruptPriority+0x4c>)
 80022ca:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80022cc:	4a10      	ldr	r2, [pc, #64]	; (8002310 <vPortValidateInterruptPriority+0x50>)
 80022ce:	7812      	ldrb	r2, [r2, #0]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d908      	bls.n	80022e6 <vPortValidateInterruptPriority+0x26>
 80022d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022d8:	f383 8811 	msr	BASEPRI, r3
 80022dc:	f3bf 8f6f 	isb	sy
 80022e0:	f3bf 8f4f 	dsb	sy
 80022e4:	e7fe      	b.n	80022e4 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80022e6:	4b0b      	ldr	r3, [pc, #44]	; (8002314 <vPortValidateInterruptPriority+0x54>)
 80022e8:	4a0b      	ldr	r2, [pc, #44]	; (8002318 <vPortValidateInterruptPriority+0x58>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	6812      	ldr	r2, [r2, #0]
 80022ee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d908      	bls.n	8002308 <vPortValidateInterruptPriority+0x48>
 80022f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022fa:	f383 8811 	msr	BASEPRI, r3
 80022fe:	f3bf 8f6f 	isb	sy
 8002302:	f3bf 8f4f 	dsb	sy
 8002306:	e7fe      	b.n	8002306 <vPortValidateInterruptPriority+0x46>
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	e000e3f0 	.word	0xe000e3f0
 8002310:	20000088 	.word	0x20000088
 8002314:	e000ed0c 	.word	0xe000ed0c
 8002318:	2000008c 	.word	0x2000008c

0800231c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800231c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800231e:	4b0f      	ldr	r3, [pc, #60]	; (800235c <prvInsertBlockIntoFreeList+0x40>)
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	4282      	cmp	r2, r0
 8002324:	d318      	bcc.n	8002358 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002326:	685c      	ldr	r4, [r3, #4]
 8002328:	1919      	adds	r1, r3, r4
 800232a:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800232c:	bf01      	itttt	eq
 800232e:	6841      	ldreq	r1, [r0, #4]
 8002330:	4618      	moveq	r0, r3
 8002332:	1909      	addeq	r1, r1, r4
 8002334:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002336:	6844      	ldr	r4, [r0, #4]
 8002338:	1901      	adds	r1, r0, r4
 800233a:	428a      	cmp	r2, r1
 800233c:	d107      	bne.n	800234e <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800233e:	4908      	ldr	r1, [pc, #32]	; (8002360 <prvInsertBlockIntoFreeList+0x44>)
 8002340:	6809      	ldr	r1, [r1, #0]
 8002342:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002344:	bf1f      	itttt	ne
 8002346:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002348:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800234a:	1909      	addne	r1, r1, r4
 800234c:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800234e:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002350:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002352:	bf18      	it	ne
 8002354:	6018      	strne	r0, [r3, #0]
 8002356:	bd10      	pop	{r4, pc}
 8002358:	4613      	mov	r3, r2
 800235a:	e7e1      	b.n	8002320 <prvInsertBlockIntoFreeList+0x4>
 800235c:	200027b0 	.word	0x200027b0
 8002360:	20000090 	.word	0x20000090

08002364 <pvPortMalloc>:
{
 8002364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002368:	4604      	mov	r4, r0
	vTaskSuspendAll();
 800236a:	f000 fd55 	bl	8002e18 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800236e:	493d      	ldr	r1, [pc, #244]	; (8002464 <pvPortMalloc+0x100>)
 8002370:	4d3d      	ldr	r5, [pc, #244]	; (8002468 <pvPortMalloc+0x104>)
 8002372:	680b      	ldr	r3, [r1, #0]
 8002374:	b9fb      	cbnz	r3, 80023b6 <pvPortMalloc+0x52>
	uxAddress = ( size_t ) ucHeap;
 8002376:	4a3d      	ldr	r2, [pc, #244]	; (800246c <pvPortMalloc+0x108>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002378:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800237a:	bf1c      	itt	ne
 800237c:	3207      	addne	r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800237e:	4b3c      	ldrne	r3, [pc, #240]	; (8002470 <pvPortMalloc+0x10c>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002380:	4e3c      	ldr	r6, [pc, #240]	; (8002474 <pvPortMalloc+0x110>)
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002382:	bf1a      	itte	ne
 8002384:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002388:	1a9b      	subne	r3, r3, r2
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800238a:	f242 7310 	movweq	r3, #10000	; 0x2710
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800238e:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8002390:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002392:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8002396:	2000      	movs	r0, #0
 8002398:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800239a:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 800239c:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800239e:	6018      	str	r0, [r3, #0]
	pxEnd = ( void * ) uxAddress;
 80023a0:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80023a2:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80023a4:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80023a6:	4b34      	ldr	r3, [pc, #208]	; (8002478 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80023a8:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80023aa:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80023ac:	4b33      	ldr	r3, [pc, #204]	; (800247c <pvPortMalloc+0x118>)
 80023ae:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80023b0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80023b4:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80023b6:	682f      	ldr	r7, [r5, #0]
 80023b8:	4227      	tst	r7, r4
 80023ba:	d116      	bne.n	80023ea <pvPortMalloc+0x86>
			if( xWantedSize > 0 )
 80023bc:	2c00      	cmp	r4, #0
 80023be:	d041      	beq.n	8002444 <pvPortMalloc+0xe0>
				xWantedSize += xHeapStructSize;
 80023c0:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80023c4:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80023c6:	bf1c      	itt	ne
 80023c8:	f023 0307 	bicne.w	r3, r3, #7
 80023cc:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80023ce:	b163      	cbz	r3, 80023ea <pvPortMalloc+0x86>
 80023d0:	4a2a      	ldr	r2, [pc, #168]	; (800247c <pvPortMalloc+0x118>)
 80023d2:	6816      	ldr	r6, [r2, #0]
 80023d4:	42b3      	cmp	r3, r6
 80023d6:	4690      	mov	r8, r2
 80023d8:	d807      	bhi.n	80023ea <pvPortMalloc+0x86>
				pxBlock = xStart.pxNextFreeBlock;
 80023da:	4a26      	ldr	r2, [pc, #152]	; (8002474 <pvPortMalloc+0x110>)
 80023dc:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80023de:	6868      	ldr	r0, [r5, #4]
 80023e0:	4283      	cmp	r3, r0
 80023e2:	d804      	bhi.n	80023ee <pvPortMalloc+0x8a>
				if( pxBlock != pxEnd )
 80023e4:	6809      	ldr	r1, [r1, #0]
 80023e6:	428d      	cmp	r5, r1
 80023e8:	d107      	bne.n	80023fa <pvPortMalloc+0x96>
void *pvReturn = NULL;
 80023ea:	2400      	movs	r4, #0
 80023ec:	e02a      	b.n	8002444 <pvPortMalloc+0xe0>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80023ee:	682c      	ldr	r4, [r5, #0]
 80023f0:	2c00      	cmp	r4, #0
 80023f2:	d0f7      	beq.n	80023e4 <pvPortMalloc+0x80>
 80023f4:	462a      	mov	r2, r5
 80023f6:	4625      	mov	r5, r4
 80023f8:	e7f1      	b.n	80023de <pvPortMalloc+0x7a>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80023fa:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80023fc:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80023fe:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002400:	1ac2      	subs	r2, r0, r3
 8002402:	2a10      	cmp	r2, #16
 8002404:	d90f      	bls.n	8002426 <pvPortMalloc+0xc2>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002406:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002408:	0741      	lsls	r1, r0, #29
 800240a:	d008      	beq.n	800241e <pvPortMalloc+0xba>
 800240c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002410:	f383 8811 	msr	BASEPRI, r3
 8002414:	f3bf 8f6f 	isb	sy
 8002418:	f3bf 8f4f 	dsb	sy
 800241c:	e7fe      	b.n	800241c <pvPortMalloc+0xb8>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800241e:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002420:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002422:	f7ff ff7b 	bl	800231c <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002426:	4914      	ldr	r1, [pc, #80]	; (8002478 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002428:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800242a:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800242c:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800242e:	431f      	orrs	r7, r3
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002430:	4286      	cmp	r6, r0
					pxBlock->pxNextFreeBlock = NULL;
 8002432:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002436:	f8c8 6000 	str.w	r6, [r8]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800243a:	bf38      	it	cc
 800243c:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800243e:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002440:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002442:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8002444:	f000 fd82 	bl	8002f4c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002448:	0763      	lsls	r3, r4, #29
 800244a:	d008      	beq.n	800245e <pvPortMalloc+0xfa>
 800244c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002450:	f383 8811 	msr	BASEPRI, r3
 8002454:	f3bf 8f6f 	isb	sy
 8002458:	f3bf 8f4f 	dsb	sy
 800245c:	e7fe      	b.n	800245c <pvPortMalloc+0xf8>
}
 800245e:	4620      	mov	r0, r4
 8002460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002464:	20000090 	.word	0x20000090
 8002468:	200027a4 	.word	0x200027a4
 800246c:	20000094 	.word	0x20000094
 8002470:	200027a4 	.word	0x200027a4
 8002474:	200027b0 	.word	0x200027b0
 8002478:	200027ac 	.word	0x200027ac
 800247c:	200027a8 	.word	0x200027a8

08002480 <vPortFree>:
{
 8002480:	b510      	push	{r4, lr}
	if( pv != NULL )
 8002482:	4604      	mov	r4, r0
 8002484:	b370      	cbz	r0, 80024e4 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002486:	4a18      	ldr	r2, [pc, #96]	; (80024e8 <vPortFree+0x68>)
 8002488:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800248c:	6812      	ldr	r2, [r2, #0]
 800248e:	4213      	tst	r3, r2
 8002490:	d108      	bne.n	80024a4 <vPortFree+0x24>
 8002492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002496:	f383 8811 	msr	BASEPRI, r3
 800249a:	f3bf 8f6f 	isb	sy
 800249e:	f3bf 8f4f 	dsb	sy
 80024a2:	e7fe      	b.n	80024a2 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80024a4:	f850 1c08 	ldr.w	r1, [r0, #-8]
 80024a8:	b141      	cbz	r1, 80024bc <vPortFree+0x3c>
 80024aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024ae:	f383 8811 	msr	BASEPRI, r3
 80024b2:	f3bf 8f6f 	isb	sy
 80024b6:	f3bf 8f4f 	dsb	sy
 80024ba:	e7fe      	b.n	80024ba <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80024bc:	ea23 0302 	bic.w	r3, r3, r2
 80024c0:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 80024c4:	f000 fca8 	bl	8002e18 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 80024c8:	4a08      	ldr	r2, [pc, #32]	; (80024ec <vPortFree+0x6c>)
 80024ca:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80024ce:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80024d0:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 80024d4:	440b      	add	r3, r1
 80024d6:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80024d8:	f7ff ff20 	bl	800231c <prvInsertBlockIntoFreeList>
}
 80024dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 80024e0:	f000 bd34 	b.w	8002f4c <xTaskResumeAll>
 80024e4:	bd10      	pop	{r4, pc}
 80024e6:	bf00      	nop
 80024e8:	200027a4 	.word	0x200027a4
 80024ec:	200027a8 	.word	0x200027a8

080024f0 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80024f0:	b510      	push	{r4, lr}
 80024f2:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80024f4:	f7ff fdc6 	bl	8002084 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80024f8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80024fa:	f7ff fde5 	bl	80020c8 <vPortExitCritical>

	return xReturn;
}
 80024fe:	fab4 f084 	clz	r0, r4
 8002502:	0940      	lsrs	r0, r0, #5
 8002504:	bd10      	pop	{r4, pc}

08002506 <prvCopyDataToQueue>:
{
 8002506:	b570      	push	{r4, r5, r6, lr}
 8002508:	4615      	mov	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800250a:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800250c:	6b86      	ldr	r6, [r0, #56]	; 0x38
{
 800250e:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002510:	b942      	cbnz	r2, 8002524 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002512:	6805      	ldr	r5, [r0, #0]
 8002514:	b99d      	cbnz	r5, 800253e <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002516:	6840      	ldr	r0, [r0, #4]
 8002518:	f000 fea8 	bl	800326c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800251c:	6065      	str	r5, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800251e:	3601      	adds	r6, #1
 8002520:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8002522:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8002524:	b96d      	cbnz	r5, 8002542 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002526:	6880      	ldr	r0, [r0, #8]
 8002528:	f001 f92e 	bl	8003788 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800252c:	68a3      	ldr	r3, [r4, #8]
 800252e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002530:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002532:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002534:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002536:	4293      	cmp	r3, r2
 8002538:	d301      	bcc.n	800253e <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800253a:	6823      	ldr	r3, [r4, #0]
 800253c:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 800253e:	2000      	movs	r0, #0
 8002540:	e7ed      	b.n	800251e <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002542:	68c0      	ldr	r0, [r0, #12]
 8002544:	f001 f920 	bl	8003788 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002548:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800254a:	68e2      	ldr	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800254c:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800254e:	425b      	negs	r3, r3
 8002550:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002552:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002554:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8002556:	bf3e      	ittt	cc
 8002558:	6862      	ldrcc	r2, [r4, #4]
 800255a:	189b      	addcc	r3, r3, r2
 800255c:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800255e:	2d02      	cmp	r5, #2
 8002560:	d1ed      	bne.n	800253e <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002562:	b10e      	cbz	r6, 8002568 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8002564:	3e01      	subs	r6, #1
 8002566:	e7ea      	b.n	800253e <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8002568:	4630      	mov	r0, r6
 800256a:	e7d8      	b.n	800251e <prvCopyDataToQueue+0x18>

0800256c <prvCopyDataFromQueue>:
{
 800256c:	4603      	mov	r3, r0
 800256e:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002570:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8002572:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002574:	b162      	cbz	r2, 8002590 <prvCopyDataFromQueue+0x24>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002576:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002578:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800257a:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800257c:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800257e:	60d9      	str	r1, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002580:	bf24      	itt	cs
 8002582:	6819      	ldrcs	r1, [r3, #0]
 8002584:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002586:	68d9      	ldr	r1, [r3, #12]
}
 8002588:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800258c:	f001 b8fc 	b.w	8003788 <memcpy>
}
 8002590:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002594:	4770      	bx	lr

08002596 <prvUnlockQueue>:
{
 8002596:	b570      	push	{r4, r5, r6, lr}
 8002598:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800259a:	f7ff fd73 	bl	8002084 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800259e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80025a2:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80025a6:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80025a8:	2d00      	cmp	r5, #0
 80025aa:	dc14      	bgt.n	80025d6 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 80025ac:	23ff      	movs	r3, #255	; 0xff
 80025ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80025b2:	f7ff fd89 	bl	80020c8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80025b6:	f7ff fd65 	bl	8002084 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80025ba:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80025be:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 80025c2:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80025c4:	2d00      	cmp	r5, #0
 80025c6:	dc12      	bgt.n	80025ee <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 80025c8:	23ff      	movs	r3, #255	; 0xff
 80025ca:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 80025ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80025d2:	f7ff bd79 	b.w	80020c8 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80025d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d0e7      	beq.n	80025ac <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80025dc:	4630      	mov	r0, r6
 80025de:	f000 fda5 	bl	800312c <xTaskRemoveFromEventList>
 80025e2:	b108      	cbz	r0, 80025e8 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 80025e4:	f000 fe2c 	bl	8003240 <vTaskMissedYield>
 80025e8:	3d01      	subs	r5, #1
 80025ea:	b26d      	sxtb	r5, r5
 80025ec:	e7dc      	b.n	80025a8 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80025ee:	6923      	ldr	r3, [r4, #16]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d0e9      	beq.n	80025c8 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80025f4:	4630      	mov	r0, r6
 80025f6:	f000 fd99 	bl	800312c <xTaskRemoveFromEventList>
 80025fa:	b108      	cbz	r0, 8002600 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 80025fc:	f000 fe20 	bl	8003240 <vTaskMissedYield>
 8002600:	3d01      	subs	r5, #1
 8002602:	b26d      	sxtb	r5, r5
 8002604:	e7de      	b.n	80025c4 <prvUnlockQueue+0x2e>
	...

08002608 <xQueueGenericReset>:
{
 8002608:	b538      	push	{r3, r4, r5, lr}
 800260a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 800260c:	4604      	mov	r4, r0
 800260e:	b940      	cbnz	r0, 8002622 <xQueueGenericReset+0x1a>
 8002610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002614:	f383 8811 	msr	BASEPRI, r3
 8002618:	f3bf 8f6f 	isb	sy
 800261c:	f3bf 8f4f 	dsb	sy
 8002620:	e7fe      	b.n	8002620 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8002622:	f7ff fd2f 	bl	8002084 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002626:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002628:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800262a:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800262c:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800262e:	4343      	muls	r3, r0
 8002630:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002632:	1a1b      	subs	r3, r3, r0
 8002634:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002636:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002638:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800263a:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 800263c:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800263e:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8002640:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002644:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8002648:	b995      	cbnz	r5, 8002670 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800264a:	6923      	ldr	r3, [r4, #16]
 800264c:	b163      	cbz	r3, 8002668 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800264e:	f104 0010 	add.w	r0, r4, #16
 8002652:	f000 fd6b 	bl	800312c <xTaskRemoveFromEventList>
 8002656:	b138      	cbz	r0, 8002668 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8002658:	4b0a      	ldr	r3, [pc, #40]	; (8002684 <xQueueGenericReset+0x7c>)
 800265a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800265e:	601a      	str	r2, [r3, #0]
 8002660:	f3bf 8f4f 	dsb	sy
 8002664:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8002668:	f7ff fd2e 	bl	80020c8 <vPortExitCritical>
}
 800266c:	2001      	movs	r0, #1
 800266e:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002670:	f104 0010 	add.w	r0, r4, #16
 8002674:	f7ff fc5a 	bl	8001f2c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002678:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800267c:	f7ff fc56 	bl	8001f2c <vListInitialise>
 8002680:	e7f2      	b.n	8002668 <xQueueGenericReset+0x60>
 8002682:	bf00      	nop
 8002684:	e000ed04 	.word	0xe000ed04

08002688 <xQueueGenericCreate>:
	{
 8002688:	b570      	push	{r4, r5, r6, lr}
 800268a:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800268c:	4606      	mov	r6, r0
 800268e:	b940      	cbnz	r0, 80026a2 <xQueueGenericCreate+0x1a>
 8002690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002694:	f383 8811 	msr	BASEPRI, r3
 8002698:	f3bf 8f6f 	isb	sy
 800269c:	f3bf 8f4f 	dsb	sy
 80026a0:	e7fe      	b.n	80026a0 <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80026a2:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80026a4:	3048      	adds	r0, #72	; 0x48
 80026a6:	f7ff fe5d 	bl	8002364 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80026aa:	4604      	mov	r4, r0
 80026ac:	b138      	cbz	r0, 80026be <xQueueGenericCreate+0x36>
	if( uxItemSize == ( UBaseType_t ) 0 )
 80026ae:	b945      	cbnz	r5, 80026c2 <xQueueGenericCreate+0x3a>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80026b0:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80026b2:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80026b4:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80026b6:	2101      	movs	r1, #1
 80026b8:	4620      	mov	r0, r4
 80026ba:	f7ff ffa5 	bl	8002608 <xQueueGenericReset>
	}
 80026be:	4620      	mov	r0, r4
 80026c0:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80026c2:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80026c6:	6003      	str	r3, [r0, #0]
 80026c8:	e7f3      	b.n	80026b2 <xQueueGenericCreate+0x2a>
	...

080026cc <xQueueGenericSend>:
{
 80026cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80026d0:	4689      	mov	r9, r1
 80026d2:	9201      	str	r2, [sp, #4]
 80026d4:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 80026d6:	4604      	mov	r4, r0
 80026d8:	b940      	cbnz	r0, 80026ec <xQueueGenericSend+0x20>
 80026da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026de:	f383 8811 	msr	BASEPRI, r3
 80026e2:	f3bf 8f6f 	isb	sy
 80026e6:	f3bf 8f4f 	dsb	sy
 80026ea:	e7fe      	b.n	80026ea <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80026ec:	2900      	cmp	r1, #0
 80026ee:	f040 8088 	bne.w	8002802 <xQueueGenericSend+0x136>
 80026f2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f000 8084 	beq.w	8002802 <xQueueGenericSend+0x136>
 80026fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026fe:	f383 8811 	msr	BASEPRI, r3
 8002702:	f3bf 8f6f 	isb	sy
 8002706:	f3bf 8f4f 	dsb	sy
 800270a:	e7fe      	b.n	800270a <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800270c:	9e01      	ldr	r6, [sp, #4]
 800270e:	2e00      	cmp	r6, #0
 8002710:	f000 8082 	beq.w	8002818 <xQueueGenericSend+0x14c>
 8002714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002718:	f383 8811 	msr	BASEPRI, r3
 800271c:	f3bf 8f6f 	isb	sy
 8002720:	f3bf 8f4f 	dsb	sy
 8002724:	e7fe      	b.n	8002724 <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 8002726:	9d01      	ldr	r5, [sp, #4]
 8002728:	b91d      	cbnz	r5, 8002732 <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 800272a:	f7ff fccd 	bl	80020c8 <vPortExitCritical>
			return errQUEUE_FULL;
 800272e:	2000      	movs	r0, #0
 8002730:	e058      	b.n	80027e4 <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 8002732:	b916      	cbnz	r6, 800273a <xQueueGenericSend+0x6e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002734:	a802      	add	r0, sp, #8
 8002736:	f000 fd3b 	bl	80031b0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 800273a:	f7ff fcc5 	bl	80020c8 <vPortExitCritical>
		vTaskSuspendAll();
 800273e:	f000 fb6b 	bl	8002e18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002742:	f7ff fc9f 	bl	8002084 <vPortEnterCritical>
 8002746:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800274a:	2bff      	cmp	r3, #255	; 0xff
 800274c:	bf08      	it	eq
 800274e:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8002752:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002756:	2bff      	cmp	r3, #255	; 0xff
 8002758:	bf08      	it	eq
 800275a:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 800275e:	f7ff fcb3 	bl	80020c8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002762:	a901      	add	r1, sp, #4
 8002764:	a802      	add	r0, sp, #8
 8002766:	f000 fd2f 	bl	80031c8 <xTaskCheckForTimeOut>
 800276a:	2800      	cmp	r0, #0
 800276c:	d143      	bne.n	80027f6 <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800276e:	f7ff fc89 	bl	8002084 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002772:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8002774:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8002776:	f7ff fca7 	bl	80020c8 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800277a:	42ae      	cmp	r6, r5
 800277c:	d135      	bne.n	80027ea <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800277e:	9901      	ldr	r1, [sp, #4]
 8002780:	f104 0010 	add.w	r0, r4, #16
 8002784:	f000 fcb8 	bl	80030f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002788:	4620      	mov	r0, r4
 800278a:	f7ff ff04 	bl	8002596 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800278e:	f000 fbdd 	bl	8002f4c <xTaskResumeAll>
 8002792:	b938      	cbnz	r0, 80027a4 <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 8002794:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002798:	f8ca 3000 	str.w	r3, [sl]
 800279c:	f3bf 8f4f 	dsb	sy
 80027a0:	f3bf 8f6f 	isb	sy
 80027a4:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 80027a6:	f7ff fc6d 	bl	8002084 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80027aa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80027ac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d301      	bcc.n	80027b6 <xQueueGenericSend+0xea>
 80027b2:	2f02      	cmp	r7, #2
 80027b4:	d1b7      	bne.n	8002726 <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80027b6:	463a      	mov	r2, r7
 80027b8:	4649      	mov	r1, r9
 80027ba:	4620      	mov	r0, r4
 80027bc:	f7ff fea3 	bl	8002506 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80027c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80027c2:	b11b      	cbz	r3, 80027cc <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80027c4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80027c8:	f000 fcb0 	bl	800312c <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 80027cc:	b138      	cbz	r0, 80027de <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 80027ce:	4b19      	ldr	r3, [pc, #100]	; (8002834 <xQueueGenericSend+0x168>)
 80027d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027d4:	601a      	str	r2, [r3, #0]
 80027d6:	f3bf 8f4f 	dsb	sy
 80027da:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80027de:	f7ff fc73 	bl	80020c8 <vPortExitCritical>
				return pdPASS;
 80027e2:	2001      	movs	r0, #1
}
 80027e4:	b004      	add	sp, #16
 80027e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 80027ea:	4620      	mov	r0, r4
 80027ec:	f7ff fed3 	bl	8002596 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80027f0:	f000 fbac 	bl	8002f4c <xTaskResumeAll>
 80027f4:	e7d6      	b.n	80027a4 <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 80027f6:	4620      	mov	r0, r4
 80027f8:	f7ff fecd 	bl	8002596 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80027fc:	f000 fba6 	bl	8002f4c <xTaskResumeAll>
 8002800:	e795      	b.n	800272e <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002802:	2f02      	cmp	r7, #2
 8002804:	d102      	bne.n	800280c <xQueueGenericSend+0x140>
 8002806:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002808:	2b01      	cmp	r3, #1
 800280a:	d10a      	bne.n	8002822 <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800280c:	f000 fd1e 	bl	800324c <xTaskGetSchedulerState>
 8002810:	2800      	cmp	r0, #0
 8002812:	f43f af7b 	beq.w	800270c <xQueueGenericSend+0x40>
 8002816:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8002818:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 800281c:	f8df a014 	ldr.w	sl, [pc, #20]	; 8002834 <xQueueGenericSend+0x168>
 8002820:	e7c1      	b.n	80027a6 <xQueueGenericSend+0xda>
 8002822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002826:	f383 8811 	msr	BASEPRI, r3
 800282a:	f3bf 8f6f 	isb	sy
 800282e:	f3bf 8f4f 	dsb	sy
 8002832:	e7fe      	b.n	8002832 <xQueueGenericSend+0x166>
 8002834:	e000ed04 	.word	0xe000ed04

08002838 <xQueueGenericSendFromISR>:
{
 8002838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800283c:	4688      	mov	r8, r1
 800283e:	4691      	mov	r9, r2
 8002840:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8002842:	4604      	mov	r4, r0
 8002844:	b940      	cbnz	r0, 8002858 <xQueueGenericSendFromISR+0x20>
 8002846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800284a:	f383 8811 	msr	BASEPRI, r3
 800284e:	f3bf 8f6f 	isb	sy
 8002852:	f3bf 8f4f 	dsb	sy
 8002856:	e7fe      	b.n	8002856 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002858:	bb09      	cbnz	r1, 800289e <xQueueGenericSendFromISR+0x66>
 800285a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800285c:	b1fb      	cbz	r3, 800289e <xQueueGenericSendFromISR+0x66>
 800285e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002862:	f383 8811 	msr	BASEPRI, r3
 8002866:	f3bf 8f6f 	isb	sy
 800286a:	f3bf 8f4f 	dsb	sy
 800286e:	e7fe      	b.n	800286e <xQueueGenericSendFromISR+0x36>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002870:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002874:	f000 fc5a 	bl	800312c <xTaskRemoveFromEventList>
 8002878:	2800      	cmp	r0, #0
 800287a:	d034      	beq.n	80028e6 <xQueueGenericSendFromISR+0xae>
							if( pxHigherPriorityTaskWoken != NULL )
 800287c:	f1b9 0f00 	cmp.w	r9, #0
 8002880:	d031      	beq.n	80028e6 <xQueueGenericSendFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002882:	2001      	movs	r0, #1
 8002884:	f8c9 0000 	str.w	r0, [r9]
	__asm volatile
 8002888:	f386 8811 	msr	BASEPRI, r6
}
 800288c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002890:	3501      	adds	r5, #1
 8002892:	b26d      	sxtb	r5, r5
 8002894:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8002898:	e025      	b.n	80028e6 <xQueueGenericSendFromISR+0xae>
			xReturn = errQUEUE_FULL;
 800289a:	2000      	movs	r0, #0
 800289c:	e7f4      	b.n	8002888 <xQueueGenericSendFromISR+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800289e:	2f02      	cmp	r7, #2
 80028a0:	d102      	bne.n	80028a8 <xQueueGenericSendFromISR+0x70>
 80028a2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d120      	bne.n	80028ea <xQueueGenericSendFromISR+0xb2>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80028a8:	f7ff fd0a 	bl	80022c0 <vPortValidateInterruptPriority>
	__asm volatile
 80028ac:	f3ef 8611 	mrs	r6, BASEPRI
 80028b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028b4:	f383 8811 	msr	BASEPRI, r3
 80028b8:	f3bf 8f6f 	isb	sy
 80028bc:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80028c0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80028c2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d301      	bcc.n	80028cc <xQueueGenericSendFromISR+0x94>
 80028c8:	2f02      	cmp	r7, #2
 80028ca:	d1e6      	bne.n	800289a <xQueueGenericSendFromISR+0x62>
			const int8_t cTxLock = pxQueue->cTxLock;
 80028cc:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80028d0:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 80028d2:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80028d4:	4641      	mov	r1, r8
 80028d6:	4620      	mov	r0, r4
 80028d8:	f7ff fe15 	bl	8002506 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80028dc:	1c6b      	adds	r3, r5, #1
 80028de:	d1d7      	bne.n	8002890 <xQueueGenericSendFromISR+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80028e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1c4      	bne.n	8002870 <xQueueGenericSendFromISR+0x38>
			xReturn = pdPASS;
 80028e6:	2001      	movs	r0, #1
 80028e8:	e7ce      	b.n	8002888 <xQueueGenericSendFromISR+0x50>
	__asm volatile
 80028ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ee:	f383 8811 	msr	BASEPRI, r3
 80028f2:	f3bf 8f6f 	isb	sy
 80028f6:	f3bf 8f4f 	dsb	sy
 80028fa:	e7fe      	b.n	80028fa <xQueueGenericSendFromISR+0xc2>

080028fc <xQueueReceive>:
{
 80028fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002900:	b085      	sub	sp, #20
 8002902:	4688      	mov	r8, r1
 8002904:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8002906:	4604      	mov	r4, r0
 8002908:	b940      	cbnz	r0, 800291c <xQueueReceive+0x20>
 800290a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800290e:	f383 8811 	msr	BASEPRI, r3
 8002912:	f3bf 8f6f 	isb	sy
 8002916:	f3bf 8f4f 	dsb	sy
 800291a:	e7fe      	b.n	800291a <xQueueReceive+0x1e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800291c:	2900      	cmp	r1, #0
 800291e:	f040 8086 	bne.w	8002a2e <xQueueReceive+0x132>
 8002922:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002924:	2b00      	cmp	r3, #0
 8002926:	f000 8082 	beq.w	8002a2e <xQueueReceive+0x132>
 800292a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800292e:	f383 8811 	msr	BASEPRI, r3
 8002932:	f3bf 8f6f 	isb	sy
 8002936:	f3bf 8f4f 	dsb	sy
 800293a:	e7fe      	b.n	800293a <xQueueReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800293c:	9e01      	ldr	r6, [sp, #4]
 800293e:	2e00      	cmp	r6, #0
 8002940:	d07a      	beq.n	8002a38 <xQueueReceive+0x13c>
 8002942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002946:	f383 8811 	msr	BASEPRI, r3
 800294a:	f3bf 8f6f 	isb	sy
 800294e:	f3bf 8f4f 	dsb	sy
 8002952:	e7fe      	b.n	8002952 <xQueueReceive+0x56>
				if( xTicksToWait == ( TickType_t ) 0 )
 8002954:	9d01      	ldr	r5, [sp, #4]
 8002956:	b91d      	cbnz	r5, 8002960 <xQueueReceive+0x64>
					taskEXIT_CRITICAL();
 8002958:	f7ff fbb6 	bl	80020c8 <vPortExitCritical>
				return errQUEUE_EMPTY;
 800295c:	2000      	movs	r0, #0
 800295e:	e052      	b.n	8002a06 <xQueueReceive+0x10a>
				else if( xEntryTimeSet == pdFALSE )
 8002960:	b916      	cbnz	r6, 8002968 <xQueueReceive+0x6c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002962:	a802      	add	r0, sp, #8
 8002964:	f000 fc24 	bl	80031b0 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8002968:	f7ff fbae 	bl	80020c8 <vPortExitCritical>
		vTaskSuspendAll();
 800296c:	f000 fa54 	bl	8002e18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002970:	f7ff fb88 	bl	8002084 <vPortEnterCritical>
 8002974:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002978:	2bff      	cmp	r3, #255	; 0xff
 800297a:	bf08      	it	eq
 800297c:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8002980:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002984:	2bff      	cmp	r3, #255	; 0xff
 8002986:	bf08      	it	eq
 8002988:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 800298c:	f7ff fb9c 	bl	80020c8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002990:	a901      	add	r1, sp, #4
 8002992:	a802      	add	r0, sp, #8
 8002994:	f000 fc18 	bl	80031c8 <xTaskCheckForTimeOut>
 8002998:	2800      	cmp	r0, #0
 800299a:	d13d      	bne.n	8002a18 <xQueueReceive+0x11c>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800299c:	4620      	mov	r0, r4
 800299e:	f7ff fda7 	bl	80024f0 <prvIsQueueEmpty>
 80029a2:	b398      	cbz	r0, 8002a0c <xQueueReceive+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80029a4:	9901      	ldr	r1, [sp, #4]
 80029a6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80029aa:	f000 fba5 	bl	80030f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80029ae:	4620      	mov	r0, r4
 80029b0:	f7ff fdf1 	bl	8002596 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80029b4:	f000 faca 	bl	8002f4c <xTaskResumeAll>
 80029b8:	b938      	cbnz	r0, 80029ca <xQueueReceive+0xce>
					portYIELD_WITHIN_API();
 80029ba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80029be:	f8c9 3000 	str.w	r3, [r9]
 80029c2:	f3bf 8f4f 	dsb	sy
 80029c6:	f3bf 8f6f 	isb	sy
 80029ca:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 80029cc:	f7ff fb5a 	bl	8002084 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80029d0:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80029d2:	2d00      	cmp	r5, #0
 80029d4:	d0be      	beq.n	8002954 <xQueueReceive+0x58>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80029d6:	4641      	mov	r1, r8
 80029d8:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80029da:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80029dc:	f7ff fdc6 	bl	800256c <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80029e0:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80029e2:	6923      	ldr	r3, [r4, #16]
 80029e4:	b163      	cbz	r3, 8002a00 <xQueueReceive+0x104>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80029e6:	f104 0010 	add.w	r0, r4, #16
 80029ea:	f000 fb9f 	bl	800312c <xTaskRemoveFromEventList>
 80029ee:	b138      	cbz	r0, 8002a00 <xQueueReceive+0x104>
						queueYIELD_IF_USING_PREEMPTION();
 80029f0:	4b13      	ldr	r3, [pc, #76]	; (8002a40 <xQueueReceive+0x144>)
 80029f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	f3bf 8f4f 	dsb	sy
 80029fc:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8002a00:	f7ff fb62 	bl	80020c8 <vPortExitCritical>
				return pdPASS;
 8002a04:	2001      	movs	r0, #1
}
 8002a06:	b005      	add	sp, #20
 8002a08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				prvUnlockQueue( pxQueue );
 8002a0c:	4620      	mov	r0, r4
 8002a0e:	f7ff fdc2 	bl	8002596 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002a12:	f000 fa9b 	bl	8002f4c <xTaskResumeAll>
 8002a16:	e7d8      	b.n	80029ca <xQueueReceive+0xce>
			prvUnlockQueue( pxQueue );
 8002a18:	4620      	mov	r0, r4
 8002a1a:	f7ff fdbc 	bl	8002596 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002a1e:	f000 fa95 	bl	8002f4c <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002a22:	4620      	mov	r0, r4
 8002a24:	f7ff fd64 	bl	80024f0 <prvIsQueueEmpty>
 8002a28:	2800      	cmp	r0, #0
 8002a2a:	d0ce      	beq.n	80029ca <xQueueReceive+0xce>
 8002a2c:	e796      	b.n	800295c <xQueueReceive+0x60>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002a2e:	f000 fc0d 	bl	800324c <xTaskGetSchedulerState>
 8002a32:	2800      	cmp	r0, #0
 8002a34:	d082      	beq.n	800293c <xQueueReceive+0x40>
 8002a36:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8002a38:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8002a3a:	f8df 9004 	ldr.w	r9, [pc, #4]	; 8002a40 <xQueueReceive+0x144>
 8002a3e:	e7c5      	b.n	80029cc <xQueueReceive+0xd0>
 8002a40:	e000ed04 	.word	0xe000ed04

08002a44 <xQueueReceiveFromISR>:
{
 8002a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a48:	4689      	mov	r9, r1
 8002a4a:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 8002a4c:	4605      	mov	r5, r0
 8002a4e:	b940      	cbnz	r0, 8002a62 <xQueueReceiveFromISR+0x1e>
 8002a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a54:	f383 8811 	msr	BASEPRI, r3
 8002a58:	f3bf 8f6f 	isb	sy
 8002a5c:	f3bf 8f4f 	dsb	sy
 8002a60:	e7fe      	b.n	8002a60 <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a62:	bb71      	cbnz	r1, 8002ac2 <xQueueReceiveFromISR+0x7e>
 8002a64:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002a66:	b363      	cbz	r3, 8002ac2 <xQueueReceiveFromISR+0x7e>
 8002a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a6c:	f383 8811 	msr	BASEPRI, r3
 8002a70:	f3bf 8f6f 	isb	sy
 8002a74:	f3bf 8f4f 	dsb	sy
 8002a78:	e7fe      	b.n	8002a78 <xQueueReceiveFromISR+0x34>
			const int8_t cRxLock = pxQueue->cRxLock;
 8002a7a:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002a7e:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 8002a80:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002a82:	4628      	mov	r0, r5
 8002a84:	f7ff fd72 	bl	800256c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002a88:	3c01      	subs	r4, #1
			if( cRxLock == queueUNLOCKED )
 8002a8a:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002a8c:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 8002a8e:	d113      	bne.n	8002ab8 <xQueueReceiveFromISR+0x74>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a90:	692b      	ldr	r3, [r5, #16]
 8002a92:	b90b      	cbnz	r3, 8002a98 <xQueueReceiveFromISR+0x54>
			xReturn = pdPASS;
 8002a94:	2001      	movs	r0, #1
 8002a96:	e00b      	b.n	8002ab0 <xQueueReceiveFromISR+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a98:	f105 0010 	add.w	r0, r5, #16
 8002a9c:	f000 fb46 	bl	800312c <xTaskRemoveFromEventList>
 8002aa0:	2800      	cmp	r0, #0
 8002aa2:	d0f7      	beq.n	8002a94 <xQueueReceiveFromISR+0x50>
						if( pxHigherPriorityTaskWoken != NULL )
 8002aa4:	f1b8 0f00 	cmp.w	r8, #0
 8002aa8:	d0f4      	beq.n	8002a94 <xQueueReceiveFromISR+0x50>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8002aaa:	2001      	movs	r0, #1
 8002aac:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
 8002ab0:	f387 8811 	msr	BASEPRI, r7
}
 8002ab4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8002ab8:	3601      	adds	r6, #1
 8002aba:	b276      	sxtb	r6, r6
 8002abc:	f885 6044 	strb.w	r6, [r5, #68]	; 0x44
 8002ac0:	e7e8      	b.n	8002a94 <xQueueReceiveFromISR+0x50>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002ac2:	f7ff fbfd 	bl	80022c0 <vPortValidateInterruptPriority>
	__asm volatile
 8002ac6:	f3ef 8711 	mrs	r7, BASEPRI
 8002aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ace:	f383 8811 	msr	BASEPRI, r3
 8002ad2:	f3bf 8f6f 	isb	sy
 8002ad6:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ada:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002adc:	2c00      	cmp	r4, #0
 8002ade:	d1cc      	bne.n	8002a7a <xQueueReceiveFromISR+0x36>
			xReturn = pdFAIL;
 8002ae0:	4620      	mov	r0, r4
 8002ae2:	e7e5      	b.n	8002ab0 <xQueueReceiveFromISR+0x6c>

08002ae4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ae4:	4a06      	ldr	r2, [pc, #24]	; (8002b00 <prvResetNextTaskUnblockTime+0x1c>)
 8002ae6:	6813      	ldr	r3, [r2, #0]
 8002ae8:	6819      	ldr	r1, [r3, #0]
 8002aea:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <prvResetNextTaskUnblockTime+0x20>)
 8002aec:	b919      	cbnz	r1, 8002af6 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002aee:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002af2:	601a      	str	r2, [r3, #0]
 8002af4:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002af6:	6812      	ldr	r2, [r2, #0]
 8002af8:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002afa:	68d2      	ldr	r2, [r2, #12]
 8002afc:	6852      	ldr	r2, [r2, #4]
 8002afe:	e7f8      	b.n	8002af2 <prvResetNextTaskUnblockTime+0xe>
 8002b00:	200027bc 	.word	0x200027bc
 8002b04:	20002894 	.word	0x20002894

08002b08 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002b0a:	4b1b      	ldr	r3, [pc, #108]	; (8002b78 <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002b0c:	4e1b      	ldr	r6, [pc, #108]	; (8002b7c <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8002b0e:	681d      	ldr	r5, [r3, #0]
{
 8002b10:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002b12:	6830      	ldr	r0, [r6, #0]
 8002b14:	3004      	adds	r0, #4
{
 8002b16:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002b18:	f7ff fa39 	bl	8001f8e <uxListRemove>
 8002b1c:	4633      	mov	r3, r6
 8002b1e:	b940      	cbnz	r0, 8002b32 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002b20:	6831      	ldr	r1, [r6, #0]
 8002b22:	4e17      	ldr	r6, [pc, #92]	; (8002b80 <prvAddCurrentTaskToDelayedList+0x78>)
 8002b24:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8002b26:	6832      	ldr	r2, [r6, #0]
 8002b28:	2001      	movs	r0, #1
 8002b2a:	4088      	lsls	r0, r1
 8002b2c:	ea22 0200 	bic.w	r2, r2, r0
 8002b30:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002b32:	1c62      	adds	r2, r4, #1
 8002b34:	d107      	bne.n	8002b46 <prvAddCurrentTaskToDelayedList+0x3e>
 8002b36:	b137      	cbz	r7, 8002b46 <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002b38:	6819      	ldr	r1, [r3, #0]
 8002b3a:	4812      	ldr	r0, [pc, #72]	; (8002b84 <prvAddCurrentTaskToDelayedList+0x7c>)
 8002b3c:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002b3e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002b42:	f7ff ba01 	b.w	8001f48 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002b46:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002b48:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 8002b4a:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002b4c:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8002b4e:	d907      	bls.n	8002b60 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002b50:	4a0d      	ldr	r2, [pc, #52]	; (8002b88 <prvAddCurrentTaskToDelayedList+0x80>)
 8002b52:	6810      	ldr	r0, [r2, #0]
 8002b54:	6819      	ldr	r1, [r3, #0]
}
 8002b56:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002b5a:	3104      	adds	r1, #4
 8002b5c:	f7ff ba00 	b.w	8001f60 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002b60:	4a0a      	ldr	r2, [pc, #40]	; (8002b8c <prvAddCurrentTaskToDelayedList+0x84>)
 8002b62:	6810      	ldr	r0, [r2, #0]
 8002b64:	6819      	ldr	r1, [r3, #0]
 8002b66:	3104      	adds	r1, #4
 8002b68:	f7ff f9fa 	bl	8001f60 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002b6c:	4b08      	ldr	r3, [pc, #32]	; (8002b90 <prvAddCurrentTaskToDelayedList+0x88>)
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8002b72:	bf38      	it	cc
 8002b74:	601c      	strcc	r4, [r3, #0]
 8002b76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b78:	200028dc 	.word	0x200028dc
 8002b7c:	200027b8 	.word	0x200027b8
 8002b80:	20002864 	.word	0x20002864
 8002b84:	200028b4 	.word	0x200028b4
 8002b88:	200027c0 	.word	0x200027c0
 8002b8c:	200027bc 	.word	0x200027bc
 8002b90:	20002894 	.word	0x20002894

08002b94 <prvIdleTask>:
{
 8002b94:	b580      	push	{r7, lr}
				taskYIELD();
 8002b96:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8002bfc <prvIdleTask+0x68>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002b9a:	4f14      	ldr	r7, [pc, #80]	; (8002bec <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b9c:	4c14      	ldr	r4, [pc, #80]	; (8002bf0 <prvIdleTask+0x5c>)
				--uxCurrentNumberOfTasks;
 8002b9e:	4e15      	ldr	r6, [pc, #84]	; (8002bf4 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002ba0:	6823      	ldr	r3, [r4, #0]
 8002ba2:	b963      	cbnz	r3, 8002bbe <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002ba4:	4b14      	ldr	r3, [pc, #80]	; (8002bf8 <prvIdleTask+0x64>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d9f8      	bls.n	8002b9e <prvIdleTask+0xa>
				taskYIELD();
 8002bac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002bb0:	f8c8 3000 	str.w	r3, [r8]
 8002bb4:	f3bf 8f4f 	dsb	sy
 8002bb8:	f3bf 8f6f 	isb	sy
 8002bbc:	e7ee      	b.n	8002b9c <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 8002bbe:	f7ff fa61 	bl	8002084 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bc6:	1d28      	adds	r0, r5, #4
 8002bc8:	f7ff f9e1 	bl	8001f8e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002bcc:	6833      	ldr	r3, [r6, #0]
 8002bce:	3b01      	subs	r3, #1
 8002bd0:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002bd2:	6823      	ldr	r3, [r4, #0]
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8002bd8:	f7ff fa76 	bl	80020c8 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8002bdc:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8002bde:	f7ff fc4f 	bl	8002480 <vPortFree>
			vPortFree( pxTCB );
 8002be2:	4628      	mov	r0, r5
 8002be4:	f7ff fc4c 	bl	8002480 <vPortFree>
 8002be8:	e7da      	b.n	8002ba0 <prvIdleTask+0xc>
 8002bea:	bf00      	nop
 8002bec:	200028c8 	.word	0x200028c8
 8002bf0:	20002854 	.word	0x20002854
 8002bf4:	20002850 	.word	0x20002850
 8002bf8:	200027c4 	.word	0x200027c4
 8002bfc:	e000ed04 	.word	0xe000ed04

08002c00 <xTaskCreate>:
	{
 8002c00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c04:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 8002c08:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c0a:	4650      	mov	r0, sl
	{
 8002c0c:	460f      	mov	r7, r1
 8002c0e:	4699      	mov	r9, r3
 8002c10:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c12:	f7ff fba7 	bl	8002364 <pvPortMalloc>
			if( pxStack != NULL )
 8002c16:	4605      	mov	r5, r0
 8002c18:	2800      	cmp	r0, #0
 8002c1a:	f000 8096 	beq.w	8002d4a <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002c1e:	2054      	movs	r0, #84	; 0x54
 8002c20:	f7ff fba0 	bl	8002364 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8002c24:	4604      	mov	r4, r0
 8002c26:	2800      	cmp	r0, #0
 8002c28:	f000 808c 	beq.w	8002d44 <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002c2c:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 8002c30:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002c32:	4455      	add	r5, sl
 8002c34:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002c36:	f025 0a07 	bic.w	sl, r5, #7
 8002c3a:	f100 0234 	add.w	r2, r0, #52	; 0x34
 8002c3e:	370f      	adds	r7, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002c40:	7859      	ldrb	r1, [r3, #1]
 8002c42:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8002c46:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8002c4a:	b109      	cbz	r1, 8002c50 <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002c4c:	42bb      	cmp	r3, r7
 8002c4e:	d1f7      	bne.n	8002c40 <xTaskCreate+0x40>
 8002c50:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8002c52:	2d06      	cmp	r5, #6
 8002c54:	bf28      	it	cs
 8002c56:	2506      	movcs	r5, #6
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002c58:	f04f 0b00 	mov.w	fp, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002c5c:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8002c5e:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8002c60:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002c62:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002c64:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
		pxNewTCB->uxMutexesHeld = 0;
 8002c68:	f8c4 b048 	str.w	fp, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002c6c:	f7ff f969 	bl	8001f42 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c70:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002c74:	f104 0018 	add.w	r0, r4, #24
 8002c78:	f7ff f963 	bl	8001f42 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8002c7c:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002c80:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c82:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002c84:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002c86:	f884 b050 	strb.w	fp, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002c8a:	464a      	mov	r2, r9
 8002c8c:	4641      	mov	r1, r8
 8002c8e:	4650      	mov	r0, sl
 8002c90:	f7ff f9cc 	bl	800202c <pxPortInitialiseStack>
 8002c94:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8002c96:	b106      	cbz	r6, 8002c9a <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002c98:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8002c9a:	f7ff f9f3 	bl	8002084 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8002c9e:	4b32      	ldr	r3, [pc, #200]	; (8002d68 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 8002ca0:	4e32      	ldr	r6, [pc, #200]	; (8002d6c <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8002d98 <xTaskCreate+0x198>
 8002ca8:	3201      	adds	r2, #1
 8002caa:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8002cac:	6835      	ldr	r5, [r6, #0]
 8002cae:	2d00      	cmp	r5, #0
 8002cb0:	d14e      	bne.n	8002d50 <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 8002cb2:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d11d      	bne.n	8002cf6 <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002cba:	eb08 0005 	add.w	r0, r8, r5
 8002cbe:	3514      	adds	r5, #20
 8002cc0:	f7ff f934 	bl	8001f2c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002cc4:	2d8c      	cmp	r5, #140	; 0x8c
 8002cc6:	d1f8      	bne.n	8002cba <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8002cc8:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8002d9c <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8002ccc:	4d28      	ldr	r5, [pc, #160]	; (8002d70 <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 8002cce:	4648      	mov	r0, r9
 8002cd0:	f7ff f92c 	bl	8001f2c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002cd4:	4628      	mov	r0, r5
 8002cd6:	f7ff f929 	bl	8001f2c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002cda:	4826      	ldr	r0, [pc, #152]	; (8002d74 <xTaskCreate+0x174>)
 8002cdc:	f7ff f926 	bl	8001f2c <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8002ce0:	4825      	ldr	r0, [pc, #148]	; (8002d78 <xTaskCreate+0x178>)
 8002ce2:	f7ff f923 	bl	8001f2c <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8002ce6:	4825      	ldr	r0, [pc, #148]	; (8002d7c <xTaskCreate+0x17c>)
 8002ce8:	f7ff f920 	bl	8001f2c <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8002cec:	4b24      	ldr	r3, [pc, #144]	; (8002d80 <xTaskCreate+0x180>)
 8002cee:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002cf2:	4b24      	ldr	r3, [pc, #144]	; (8002d84 <xTaskCreate+0x184>)
 8002cf4:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 8002cf6:	4a24      	ldr	r2, [pc, #144]	; (8002d88 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 8002cf8:	4924      	ldr	r1, [pc, #144]	; (8002d8c <xTaskCreate+0x18c>)
		uxTaskNumber++;
 8002cfa:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002cfc:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 8002cfe:	3301      	adds	r3, #1
 8002d00:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8002d02:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002d04:	2501      	movs	r5, #1
 8002d06:	fa05 f302 	lsl.w	r3, r5, r2
 8002d0a:	4303      	orrs	r3, r0
 8002d0c:	2014      	movs	r0, #20
 8002d0e:	600b      	str	r3, [r1, #0]
 8002d10:	fb00 8002 	mla	r0, r0, r2, r8
 8002d14:	4639      	mov	r1, r7
 8002d16:	f7ff f917 	bl	8001f48 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8002d1a:	f7ff f9d5 	bl	80020c8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8002d1e:	4b1c      	ldr	r3, [pc, #112]	; (8002d90 <xTaskCreate+0x190>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	b163      	cbz	r3, 8002d3e <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002d24:	6833      	ldr	r3, [r6, #0]
 8002d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d28:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d207      	bcs.n	8002d3e <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 8002d2e:	4b19      	ldr	r3, [pc, #100]	; (8002d94 <xTaskCreate+0x194>)
 8002d30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d34:	601a      	str	r2, [r3, #0]
 8002d36:	f3bf 8f4f 	dsb	sy
 8002d3a:	f3bf 8f6f 	isb	sy
	}
 8002d3e:	4628      	mov	r0, r5
 8002d40:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8002d44:	4628      	mov	r0, r5
 8002d46:	f7ff fb9b 	bl	8002480 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002d4a:	f04f 35ff 	mov.w	r5, #4294967295
 8002d4e:	e7f6      	b.n	8002d3e <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 8002d50:	4b0f      	ldr	r3, [pc, #60]	; (8002d90 <xTaskCreate+0x190>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d1ce      	bne.n	8002cf6 <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002d58:	6833      	ldr	r3, [r6, #0]
 8002d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d5c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002d5e:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8002d60:	bf98      	it	ls
 8002d62:	6034      	strls	r4, [r6, #0]
 8002d64:	e7c7      	b.n	8002cf6 <xTaskCreate+0xf6>
 8002d66:	bf00      	nop
 8002d68:	20002850 	.word	0x20002850
 8002d6c:	200027b8 	.word	0x200027b8
 8002d70:	2000287c 	.word	0x2000287c
 8002d74:	2000289c 	.word	0x2000289c
 8002d78:	200028c8 	.word	0x200028c8
 8002d7c:	200028b4 	.word	0x200028b4
 8002d80:	200027bc 	.word	0x200027bc
 8002d84:	200027c0 	.word	0x200027c0
 8002d88:	20002860 	.word	0x20002860
 8002d8c:	20002864 	.word	0x20002864
 8002d90:	200028b0 	.word	0x200028b0
 8002d94:	e000ed04 	.word	0xe000ed04
 8002d98:	200027c4 	.word	0x200027c4
 8002d9c:	20002868 	.word	0x20002868

08002da0 <vTaskStartScheduler>:
{
 8002da0:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 8002da2:	4b17      	ldr	r3, [pc, #92]	; (8002e00 <vTaskStartScheduler+0x60>)
 8002da4:	9301      	str	r3, [sp, #4]
 8002da6:	2400      	movs	r4, #0
 8002da8:	9400      	str	r4, [sp, #0]
 8002daa:	4623      	mov	r3, r4
 8002dac:	2280      	movs	r2, #128	; 0x80
 8002dae:	4915      	ldr	r1, [pc, #84]	; (8002e04 <vTaskStartScheduler+0x64>)
 8002db0:	4815      	ldr	r0, [pc, #84]	; (8002e08 <vTaskStartScheduler+0x68>)
 8002db2:	f7ff ff25 	bl	8002c00 <xTaskCreate>
	if( xReturn == pdPASS )
 8002db6:	2801      	cmp	r0, #1
 8002db8:	d114      	bne.n	8002de4 <vTaskStartScheduler+0x44>
	__asm volatile
 8002dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dbe:	f383 8811 	msr	BASEPRI, r3
 8002dc2:	f3bf 8f6f 	isb	sy
 8002dc6:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8002dca:	4b10      	ldr	r3, [pc, #64]	; (8002e0c <vTaskStartScheduler+0x6c>)
 8002dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8002dd0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002dd2:	4b0f      	ldr	r3, [pc, #60]	; (8002e10 <vTaskStartScheduler+0x70>)
 8002dd4:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002dd6:	4b0f      	ldr	r3, [pc, #60]	; (8002e14 <vTaskStartScheduler+0x74>)
 8002dd8:	601c      	str	r4, [r3, #0]
}
 8002dda:	b002      	add	sp, #8
 8002ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8002de0:	f7ff b9e8 	b.w	80021b4 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002de4:	3001      	adds	r0, #1
 8002de6:	d108      	bne.n	8002dfa <vTaskStartScheduler+0x5a>
 8002de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dec:	f383 8811 	msr	BASEPRI, r3
 8002df0:	f3bf 8f6f 	isb	sy
 8002df4:	f3bf 8f4f 	dsb	sy
 8002df8:	e7fe      	b.n	8002df8 <vTaskStartScheduler+0x58>
}
 8002dfa:	b002      	add	sp, #8
 8002dfc:	bd10      	pop	{r4, pc}
 8002dfe:	bf00      	nop
 8002e00:	20002890 	.word	0x20002890
 8002e04:	08004665 	.word	0x08004665
 8002e08:	08002b95 	.word	0x08002b95
 8002e0c:	20002894 	.word	0x20002894
 8002e10:	200028b0 	.word	0x200028b0
 8002e14:	200028dc 	.word	0x200028dc

08002e18 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8002e18:	4a02      	ldr	r2, [pc, #8]	; (8002e24 <vTaskSuspendAll+0xc>)
 8002e1a:	6813      	ldr	r3, [r2, #0]
 8002e1c:	3301      	adds	r3, #1
 8002e1e:	6013      	str	r3, [r2, #0]
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	2000285c 	.word	0x2000285c

08002e28 <xTaskIncrementTick>:
{
 8002e28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e2c:	4b3c      	ldr	r3, [pc, #240]	; (8002f20 <xTaskIncrementTick+0xf8>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d153      	bne.n	8002edc <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002e34:	4b3b      	ldr	r3, [pc, #236]	; (8002f24 <xTaskIncrementTick+0xfc>)
 8002e36:	681c      	ldr	r4, [r3, #0]
 8002e38:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8002e3a:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002e3c:	b9bc      	cbnz	r4, 8002e6e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8002e3e:	4b3a      	ldr	r3, [pc, #232]	; (8002f28 <xTaskIncrementTick+0x100>)
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	6812      	ldr	r2, [r2, #0]
 8002e44:	b142      	cbz	r2, 8002e58 <xTaskIncrementTick+0x30>
 8002e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e4a:	f383 8811 	msr	BASEPRI, r3
 8002e4e:	f3bf 8f6f 	isb	sy
 8002e52:	f3bf 8f4f 	dsb	sy
 8002e56:	e7fe      	b.n	8002e56 <xTaskIncrementTick+0x2e>
 8002e58:	4a34      	ldr	r2, [pc, #208]	; (8002f2c <xTaskIncrementTick+0x104>)
 8002e5a:	6819      	ldr	r1, [r3, #0]
 8002e5c:	6810      	ldr	r0, [r2, #0]
 8002e5e:	6018      	str	r0, [r3, #0]
 8002e60:	6011      	str	r1, [r2, #0]
 8002e62:	4a33      	ldr	r2, [pc, #204]	; (8002f30 <xTaskIncrementTick+0x108>)
 8002e64:	6813      	ldr	r3, [r2, #0]
 8002e66:	3301      	adds	r3, #1
 8002e68:	6013      	str	r3, [r2, #0]
 8002e6a:	f7ff fe3b 	bl	8002ae4 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002e6e:	4d31      	ldr	r5, [pc, #196]	; (8002f34 <xTaskIncrementTick+0x10c>)
 8002e70:	4f31      	ldr	r7, [pc, #196]	; (8002f38 <xTaskIncrementTick+0x110>)
 8002e72:	682b      	ldr	r3, [r5, #0]
 8002e74:	429c      	cmp	r4, r3
 8002e76:	f04f 0b00 	mov.w	fp, #0
 8002e7a:	d33e      	bcc.n	8002efa <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e7c:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8002f28 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 8002e80:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8002f48 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002e84:	f8d8 2000 	ldr.w	r2, [r8]
 8002e88:	6812      	ldr	r2, [r2, #0]
 8002e8a:	bb72      	cbnz	r2, 8002eea <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e90:	602a      	str	r2, [r5, #0]
					break;
 8002e92:	e032      	b.n	8002efa <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e94:	f106 0a04 	add.w	sl, r6, #4
 8002e98:	4650      	mov	r0, sl
 8002e9a:	f7ff f878 	bl	8001f8e <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002e9e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 8002ea0:	b119      	cbz	r1, 8002eaa <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002ea2:	f106 0018 	add.w	r0, r6, #24
 8002ea6:	f7ff f872 	bl	8001f8e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002eaa:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8002eac:	f8d9 3000 	ldr.w	r3, [r9]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	fa02 f100 	lsl.w	r1, r2, r0
 8002eb6:	4319      	orrs	r1, r3
 8002eb8:	4b20      	ldr	r3, [pc, #128]	; (8002f3c <xTaskIncrementTick+0x114>)
 8002eba:	f8c9 1000 	str.w	r1, [r9]
 8002ebe:	f04f 0e14 	mov.w	lr, #20
 8002ec2:	4651      	mov	r1, sl
 8002ec4:	fb0e 3000 	mla	r0, lr, r0, r3
 8002ec8:	f7ff f83e 	bl	8001f48 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002ecc:	6838      	ldr	r0, [r7, #0]
 8002ece:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8002ed0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8002ed2:	4291      	cmp	r1, r2
 8002ed4:	bf28      	it	cs
 8002ed6:	f04f 0b01 	movcs.w	fp, #1
 8002eda:	e7d3      	b.n	8002e84 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8002edc:	4a18      	ldr	r2, [pc, #96]	; (8002f40 <xTaskIncrementTick+0x118>)
 8002ede:	6813      	ldr	r3, [r2, #0]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8002ee4:	f04f 0b00 	mov.w	fp, #0
 8002ee8:	e011      	b.n	8002f0e <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002eea:	f8d8 2000 	ldr.w	r2, [r8]
 8002eee:	68d2      	ldr	r2, [r2, #12]
 8002ef0:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002ef2:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 8002ef4:	428c      	cmp	r4, r1
 8002ef6:	d2cd      	bcs.n	8002e94 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 8002ef8:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002efa:	683a      	ldr	r2, [r7, #0]
 8002efc:	4b0f      	ldr	r3, [pc, #60]	; (8002f3c <xTaskIncrementTick+0x114>)
 8002efe:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002f00:	2214      	movs	r2, #20
 8002f02:	434a      	muls	r2, r1
 8002f04:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8002f06:	2a02      	cmp	r2, #2
 8002f08:	bf28      	it	cs
 8002f0a:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8002f0e:	4a0d      	ldr	r2, [pc, #52]	; (8002f44 <xTaskIncrementTick+0x11c>)
 8002f10:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8002f12:	2a00      	cmp	r2, #0
 8002f14:	bf18      	it	ne
 8002f16:	f04f 0b01 	movne.w	fp, #1
}
 8002f1a:	4658      	mov	r0, fp
 8002f1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f20:	2000285c 	.word	0x2000285c
 8002f24:	200028dc 	.word	0x200028dc
 8002f28:	200027bc 	.word	0x200027bc
 8002f2c:	200027c0 	.word	0x200027c0
 8002f30:	20002898 	.word	0x20002898
 8002f34:	20002894 	.word	0x20002894
 8002f38:	200027b8 	.word	0x200027b8
 8002f3c:	200027c4 	.word	0x200027c4
 8002f40:	20002858 	.word	0x20002858
 8002f44:	200028e0 	.word	0x200028e0
 8002f48:	20002864 	.word	0x20002864

08002f4c <xTaskResumeAll>:
{
 8002f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 8002f50:	4c31      	ldr	r4, [pc, #196]	; (8003018 <xTaskResumeAll+0xcc>)
 8002f52:	6823      	ldr	r3, [r4, #0]
 8002f54:	b943      	cbnz	r3, 8002f68 <xTaskResumeAll+0x1c>
 8002f56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f5a:	f383 8811 	msr	BASEPRI, r3
 8002f5e:	f3bf 8f6f 	isb	sy
 8002f62:	f3bf 8f4f 	dsb	sy
 8002f66:	e7fe      	b.n	8002f66 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8002f68:	f7ff f88c 	bl	8002084 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002f6c:	6823      	ldr	r3, [r4, #0]
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002f72:	6824      	ldr	r4, [r4, #0]
 8002f74:	b12c      	cbz	r4, 8002f82 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8002f76:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002f78:	f7ff f8a6 	bl	80020c8 <vPortExitCritical>
}
 8002f7c:	4620      	mov	r0, r4
 8002f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002f82:	4b26      	ldr	r3, [pc, #152]	; (800301c <xTaskResumeAll+0xd0>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d0f5      	beq.n	8002f76 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002f8a:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8003034 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 8002f8e:	4f24      	ldr	r7, [pc, #144]	; (8003020 <xTaskResumeAll+0xd4>)
 8002f90:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8003038 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002f94:	f8d9 3000 	ldr.w	r3, [r9]
 8002f98:	b9e3      	cbnz	r3, 8002fd4 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8002f9a:	b10c      	cbz	r4, 8002fa0 <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8002f9c:	f7ff fda2 	bl	8002ae4 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002fa0:	4d20      	ldr	r5, [pc, #128]	; (8003024 <xTaskResumeAll+0xd8>)
 8002fa2:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002fa4:	b144      	cbz	r4, 8002fb8 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8002fa6:	4e20      	ldr	r6, [pc, #128]	; (8003028 <xTaskResumeAll+0xdc>)
 8002fa8:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8002faa:	f7ff ff3d 	bl	8002e28 <xTaskIncrementTick>
 8002fae:	b100      	cbz	r0, 8002fb2 <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 8002fb0:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002fb2:	3c01      	subs	r4, #1
 8002fb4:	d1f9      	bne.n	8002faa <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 8002fb6:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8002fb8:	4b1b      	ldr	r3, [pc, #108]	; (8003028 <xTaskResumeAll+0xdc>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d0da      	beq.n	8002f76 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8002fc0:	4b1a      	ldr	r3, [pc, #104]	; (800302c <xTaskResumeAll+0xe0>)
 8002fc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fc6:	601a      	str	r2, [r3, #0]
 8002fc8:	f3bf 8f4f 	dsb	sy
 8002fcc:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8002fd0:	2401      	movs	r4, #1
 8002fd2:	e7d1      	b.n	8002f78 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002fd4:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8002fd8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002fda:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002fdc:	f104 0018 	add.w	r0, r4, #24
 8002fe0:	f7fe ffd5 	bl	8001f8e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002fe4:	4630      	mov	r0, r6
 8002fe6:	f7fe ffd2 	bl	8001f8e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002fea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002fec:	6839      	ldr	r1, [r7, #0]
 8002fee:	2501      	movs	r5, #1
 8002ff0:	fa05 f302 	lsl.w	r3, r5, r2
 8002ff4:	2014      	movs	r0, #20
 8002ff6:	430b      	orrs	r3, r1
 8002ff8:	fb00 8002 	mla	r0, r0, r2, r8
 8002ffc:	4631      	mov	r1, r6
 8002ffe:	603b      	str	r3, [r7, #0]
 8003000:	f7fe ffa2 	bl	8001f48 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003004:	4b0a      	ldr	r3, [pc, #40]	; (8003030 <xTaskResumeAll+0xe4>)
 8003006:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800300c:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 800300e:	bf24      	itt	cs
 8003010:	4b05      	ldrcs	r3, [pc, #20]	; (8003028 <xTaskResumeAll+0xdc>)
 8003012:	601d      	strcs	r5, [r3, #0]
 8003014:	e7be      	b.n	8002f94 <xTaskResumeAll+0x48>
 8003016:	bf00      	nop
 8003018:	2000285c 	.word	0x2000285c
 800301c:	20002850 	.word	0x20002850
 8003020:	20002864 	.word	0x20002864
 8003024:	20002858 	.word	0x20002858
 8003028:	200028e0 	.word	0x200028e0
 800302c:	e000ed04 	.word	0xe000ed04
 8003030:	200027b8 	.word	0x200027b8
 8003034:	2000289c 	.word	0x2000289c
 8003038:	200027c4 	.word	0x200027c4

0800303c <vTaskDelay>:
	{
 800303c:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 800303e:	b940      	cbnz	r0, 8003052 <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 8003040:	4b0e      	ldr	r3, [pc, #56]	; (800307c <vTaskDelay+0x40>)
 8003042:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	f3bf 8f4f 	dsb	sy
 800304c:	f3bf 8f6f 	isb	sy
 8003050:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8003052:	4b0b      	ldr	r3, [pc, #44]	; (8003080 <vTaskDelay+0x44>)
 8003054:	6819      	ldr	r1, [r3, #0]
 8003056:	b141      	cbz	r1, 800306a <vTaskDelay+0x2e>
 8003058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800305c:	f383 8811 	msr	BASEPRI, r3
 8003060:	f3bf 8f6f 	isb	sy
 8003064:	f3bf 8f4f 	dsb	sy
 8003068:	e7fe      	b.n	8003068 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800306a:	f7ff fed5 	bl	8002e18 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800306e:	f7ff fd4b 	bl	8002b08 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8003072:	f7ff ff6b 	bl	8002f4c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8003076:	2800      	cmp	r0, #0
 8003078:	d0e2      	beq.n	8003040 <vTaskDelay+0x4>
 800307a:	bd08      	pop	{r3, pc}
 800307c:	e000ed04 	.word	0xe000ed04
 8003080:	2000285c 	.word	0x2000285c

08003084 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003084:	4b17      	ldr	r3, [pc, #92]	; (80030e4 <vTaskSwitchContext+0x60>)
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	4b17      	ldr	r3, [pc, #92]	; (80030e8 <vTaskSwitchContext+0x64>)
{
 800308a:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800308c:	b112      	cbz	r2, 8003094 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800308e:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003090:	601a      	str	r2, [r3, #0]
 8003092:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 8003094:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003096:	4b15      	ldr	r3, [pc, #84]	; (80030ec <vTaskSwitchContext+0x68>)
 8003098:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800309a:	fab3 f383 	clz	r3, r3
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	f1c3 031f 	rsb	r3, r3, #31
 80030a4:	2214      	movs	r2, #20
 80030a6:	4912      	ldr	r1, [pc, #72]	; (80030f0 <vTaskSwitchContext+0x6c>)
 80030a8:	435a      	muls	r2, r3
 80030aa:	1888      	adds	r0, r1, r2
 80030ac:	588c      	ldr	r4, [r1, r2]
 80030ae:	b944      	cbnz	r4, 80030c2 <vTaskSwitchContext+0x3e>
	__asm volatile
 80030b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030b4:	f383 8811 	msr	BASEPRI, r3
 80030b8:	f3bf 8f6f 	isb	sy
 80030bc:	f3bf 8f4f 	dsb	sy
 80030c0:	e7fe      	b.n	80030c0 <vTaskSwitchContext+0x3c>
 80030c2:	6844      	ldr	r4, [r0, #4]
 80030c4:	3208      	adds	r2, #8
 80030c6:	6864      	ldr	r4, [r4, #4]
 80030c8:	6044      	str	r4, [r0, #4]
 80030ca:	440a      	add	r2, r1
 80030cc:	4294      	cmp	r4, r2
 80030ce:	bf04      	itt	eq
 80030d0:	6862      	ldreq	r2, [r4, #4]
 80030d2:	6042      	streq	r2, [r0, #4]
 80030d4:	2214      	movs	r2, #20
 80030d6:	fb02 1303 	mla	r3, r2, r3, r1
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	68da      	ldr	r2, [r3, #12]
 80030de:	4b05      	ldr	r3, [pc, #20]	; (80030f4 <vTaskSwitchContext+0x70>)
 80030e0:	e7d6      	b.n	8003090 <vTaskSwitchContext+0xc>
 80030e2:	bf00      	nop
 80030e4:	2000285c 	.word	0x2000285c
 80030e8:	200028e0 	.word	0x200028e0
 80030ec:	20002864 	.word	0x20002864
 80030f0:	200027c4 	.word	0x200027c4
 80030f4:	200027b8 	.word	0x200027b8

080030f8 <vTaskPlaceOnEventList>:
{
 80030f8:	b510      	push	{r4, lr}
 80030fa:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 80030fc:	b940      	cbnz	r0, 8003110 <vTaskPlaceOnEventList+0x18>
 80030fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003102:	f383 8811 	msr	BASEPRI, r3
 8003106:	f3bf 8f6f 	isb	sy
 800310a:	f3bf 8f4f 	dsb	sy
 800310e:	e7fe      	b.n	800310e <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003110:	4b05      	ldr	r3, [pc, #20]	; (8003128 <vTaskPlaceOnEventList+0x30>)
 8003112:	6819      	ldr	r1, [r3, #0]
 8003114:	3118      	adds	r1, #24
 8003116:	f7fe ff23 	bl	8001f60 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800311a:	4620      	mov	r0, r4
 800311c:	2101      	movs	r1, #1
}
 800311e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003122:	f7ff bcf1 	b.w	8002b08 <prvAddCurrentTaskToDelayedList>
 8003126:	bf00      	nop
 8003128:	200027b8 	.word	0x200027b8

0800312c <xTaskRemoveFromEventList>:
{
 800312c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800312e:	68c3      	ldr	r3, [r0, #12]
 8003130:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8003132:	b944      	cbnz	r4, 8003146 <xTaskRemoveFromEventList+0x1a>
 8003134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003138:	f383 8811 	msr	BASEPRI, r3
 800313c:	f3bf 8f6f 	isb	sy
 8003140:	f3bf 8f4f 	dsb	sy
 8003144:	e7fe      	b.n	8003144 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003146:	f104 0518 	add.w	r5, r4, #24
 800314a:	4628      	mov	r0, r5
 800314c:	f7fe ff1f 	bl	8001f8e <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003150:	4b11      	ldr	r3, [pc, #68]	; (8003198 <xTaskRemoveFromEventList+0x6c>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	b9e3      	cbnz	r3, 8003190 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003156:	1d25      	adds	r5, r4, #4
 8003158:	4628      	mov	r0, r5
 800315a:	f7fe ff18 	bl	8001f8e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800315e:	490f      	ldr	r1, [pc, #60]	; (800319c <xTaskRemoveFromEventList+0x70>)
 8003160:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003162:	6808      	ldr	r0, [r1, #0]
 8003164:	2301      	movs	r3, #1
 8003166:	4093      	lsls	r3, r2
 8003168:	4303      	orrs	r3, r0
 800316a:	600b      	str	r3, [r1, #0]
 800316c:	4b0c      	ldr	r3, [pc, #48]	; (80031a0 <xTaskRemoveFromEventList+0x74>)
 800316e:	2014      	movs	r0, #20
 8003170:	4629      	mov	r1, r5
 8003172:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003176:	f7fe fee7 	bl	8001f48 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800317a:	4b0a      	ldr	r3, [pc, #40]	; (80031a4 <xTaskRemoveFromEventList+0x78>)
 800317c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003182:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8003184:	bf83      	ittte	hi
 8003186:	4b08      	ldrhi	r3, [pc, #32]	; (80031a8 <xTaskRemoveFromEventList+0x7c>)
 8003188:	2001      	movhi	r0, #1
 800318a:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 800318c:	2000      	movls	r0, #0
}
 800318e:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003190:	4629      	mov	r1, r5
 8003192:	4806      	ldr	r0, [pc, #24]	; (80031ac <xTaskRemoveFromEventList+0x80>)
 8003194:	e7ef      	b.n	8003176 <xTaskRemoveFromEventList+0x4a>
 8003196:	bf00      	nop
 8003198:	2000285c 	.word	0x2000285c
 800319c:	20002864 	.word	0x20002864
 80031a0:	200027c4 	.word	0x200027c4
 80031a4:	200027b8 	.word	0x200027b8
 80031a8:	200028e0 	.word	0x200028e0
 80031ac:	2000289c 	.word	0x2000289c

080031b0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80031b0:	4b03      	ldr	r3, [pc, #12]	; (80031c0 <vTaskInternalSetTimeOutState+0x10>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80031b6:	4b03      	ldr	r3, [pc, #12]	; (80031c4 <vTaskInternalSetTimeOutState+0x14>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6043      	str	r3, [r0, #4]
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	20002898 	.word	0x20002898
 80031c4:	200028dc 	.word	0x200028dc

080031c8 <xTaskCheckForTimeOut>:
{
 80031c8:	b570      	push	{r4, r5, r6, lr}
 80031ca:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 80031cc:	4605      	mov	r5, r0
 80031ce:	b940      	cbnz	r0, 80031e2 <xTaskCheckForTimeOut+0x1a>
 80031d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031d4:	f383 8811 	msr	BASEPRI, r3
 80031d8:	f3bf 8f6f 	isb	sy
 80031dc:	f3bf 8f4f 	dsb	sy
 80031e0:	e7fe      	b.n	80031e0 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 80031e2:	b941      	cbnz	r1, 80031f6 <xTaskCheckForTimeOut+0x2e>
 80031e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031e8:	f383 8811 	msr	BASEPRI, r3
 80031ec:	f3bf 8f6f 	isb	sy
 80031f0:	f3bf 8f4f 	dsb	sy
 80031f4:	e7fe      	b.n	80031f4 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 80031f6:	f7fe ff45 	bl	8002084 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80031fa:	4b0f      	ldr	r3, [pc, #60]	; (8003238 <xTaskCheckForTimeOut+0x70>)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80031fc:	6869      	ldr	r1, [r5, #4]
		const TickType_t xConstTickCount = xTickCount;
 80031fe:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8003200:	6823      	ldr	r3, [r4, #0]
 8003202:	1c58      	adds	r0, r3, #1
 8003204:	d00e      	beq.n	8003224 <xTaskCheckForTimeOut+0x5c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003206:	480d      	ldr	r0, [pc, #52]	; (800323c <xTaskCheckForTimeOut+0x74>)
 8003208:	682e      	ldr	r6, [r5, #0]
 800320a:	6800      	ldr	r0, [r0, #0]
 800320c:	4286      	cmp	r6, r0
 800320e:	d001      	beq.n	8003214 <xTaskCheckForTimeOut+0x4c>
 8003210:	428a      	cmp	r2, r1
 8003212:	d20e      	bcs.n	8003232 <xTaskCheckForTimeOut+0x6a>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003214:	1a52      	subs	r2, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003216:	429a      	cmp	r2, r3
 8003218:	d209      	bcs.n	800322e <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait -= xElapsedTime;
 800321a:	1a9b      	subs	r3, r3, r2
 800321c:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800321e:	4628      	mov	r0, r5
 8003220:	f7ff ffc6 	bl	80031b0 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 8003224:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8003226:	f7fe ff4f 	bl	80020c8 <vPortExitCritical>
}
 800322a:	4620      	mov	r0, r4
 800322c:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 800322e:	2300      	movs	r3, #0
 8003230:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8003232:	2401      	movs	r4, #1
 8003234:	e7f7      	b.n	8003226 <xTaskCheckForTimeOut+0x5e>
 8003236:	bf00      	nop
 8003238:	200028dc 	.word	0x200028dc
 800323c:	20002898 	.word	0x20002898

08003240 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8003240:	4b01      	ldr	r3, [pc, #4]	; (8003248 <vTaskMissedYield+0x8>)
 8003242:	2201      	movs	r2, #1
 8003244:	601a      	str	r2, [r3, #0]
 8003246:	4770      	bx	lr
 8003248:	200028e0 	.word	0x200028e0

0800324c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800324c:	4b05      	ldr	r3, [pc, #20]	; (8003264 <xTaskGetSchedulerState+0x18>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	b133      	cbz	r3, 8003260 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003252:	4b05      	ldr	r3, [pc, #20]	; (8003268 <xTaskGetSchedulerState+0x1c>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8003258:	bf0c      	ite	eq
 800325a:	2002      	moveq	r0, #2
 800325c:	2000      	movne	r0, #0
 800325e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003260:	2001      	movs	r0, #1
	}
 8003262:	4770      	bx	lr
 8003264:	200028b0 	.word	0x200028b0
 8003268:	2000285c 	.word	0x2000285c

0800326c <xTaskPriorityDisinherit>:
	{
 800326c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 800326e:	4604      	mov	r4, r0
 8003270:	b908      	cbnz	r0, 8003276 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8003272:	2000      	movs	r0, #0
 8003274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8003276:	4b22      	ldr	r3, [pc, #136]	; (8003300 <xTaskPriorityDisinherit+0x94>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4298      	cmp	r0, r3
 800327c:	d008      	beq.n	8003290 <xTaskPriorityDisinherit+0x24>
 800327e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003282:	f383 8811 	msr	BASEPRI, r3
 8003286:	f3bf 8f6f 	isb	sy
 800328a:	f3bf 8f4f 	dsb	sy
 800328e:	e7fe      	b.n	800328e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8003290:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8003292:	b943      	cbnz	r3, 80032a6 <xTaskPriorityDisinherit+0x3a>
 8003294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003298:	f383 8811 	msr	BASEPRI, r3
 800329c:	f3bf 8f6f 	isb	sy
 80032a0:	f3bf 8f4f 	dsb	sy
 80032a4:	e7fe      	b.n	80032a4 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80032a6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80032a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
			( pxTCB->uxMutexesHeld )--;
 80032aa:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80032ac:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 80032ae:	6483      	str	r3, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80032b0:	d0df      	beq.n	8003272 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1dd      	bne.n	8003272 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80032b6:	1d05      	adds	r5, r0, #4
 80032b8:	4628      	mov	r0, r5
 80032ba:	f7fe fe68 	bl	8001f8e <uxListRemove>
 80032be:	4e11      	ldr	r6, [pc, #68]	; (8003304 <xTaskPriorityDisinherit+0x98>)
 80032c0:	4a11      	ldr	r2, [pc, #68]	; (8003308 <xTaskPriorityDisinherit+0x9c>)
 80032c2:	b950      	cbnz	r0, 80032da <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80032c4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80032c6:	2114      	movs	r1, #20
 80032c8:	4379      	muls	r1, r7
 80032ca:	5873      	ldr	r3, [r6, r1]
 80032cc:	b92b      	cbnz	r3, 80032da <xTaskPriorityDisinherit+0x6e>
 80032ce:	6813      	ldr	r3, [r2, #0]
 80032d0:	2001      	movs	r0, #1
 80032d2:	40b8      	lsls	r0, r7
 80032d4:	ea23 0300 	bic.w	r3, r3, r0
 80032d8:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80032da:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80032dc:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032de:	f1c3 0107 	rsb	r1, r3, #7
 80032e2:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80032e4:	6811      	ldr	r1, [r2, #0]
 80032e6:	2401      	movs	r4, #1
 80032e8:	fa04 f003 	lsl.w	r0, r4, r3
 80032ec:	4308      	orrs	r0, r1
 80032ee:	6010      	str	r0, [r2, #0]
 80032f0:	2014      	movs	r0, #20
 80032f2:	fb00 6003 	mla	r0, r0, r3, r6
 80032f6:	4629      	mov	r1, r5
 80032f8:	f7fe fe26 	bl	8001f48 <vListInsertEnd>
					xReturn = pdTRUE;
 80032fc:	4620      	mov	r0, r4
	}
 80032fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003300:	200027b8 	.word	0x200027b8
 8003304:	200027c4 	.word	0x200027c4
 8003308:	20002864 	.word	0x20002864

0800330c <StartSender1>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartSender1 */
void StartSender1(void const * argument)
{
 800330c:	b508      	push	{r3, lr}

  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  printf("Task1\n\r");
 800330e:	4e09      	ldr	r6, [pc, #36]	; (8003334 <StartSender1+0x28>)
	  osMessagePut(Queue1Handle,0x1,200);
 8003310:	4d09      	ldr	r5, [pc, #36]	; (8003338 <StartSender1+0x2c>)
	  printf("Task1 delay\n\r");
 8003312:	4c0a      	ldr	r4, [pc, #40]	; (800333c <StartSender1+0x30>)
	  printf("Task1\n\r");
 8003314:	4630      	mov	r0, r6
 8003316:	f000 fa4b 	bl	80037b0 <iprintf>
	  osMessagePut(Queue1Handle,0x1,200);
 800331a:	22c8      	movs	r2, #200	; 0xc8
 800331c:	2101      	movs	r1, #1
 800331e:	6828      	ldr	r0, [r5, #0]
 8003320:	f7fe fda2 	bl	8001e68 <osMessagePut>
	  printf("Task1 delay\n\r");
 8003324:	4620      	mov	r0, r4
 8003326:	f000 fa43 	bl	80037b0 <iprintf>
	  osDelay(1000);
 800332a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800332e:	f7fe fd8e 	bl	8001e4e <osDelay>
 8003332:	e7ef      	b.n	8003314 <StartSender1+0x8>
 8003334:	08004678 	.word	0x08004678
 8003338:	200028f8 	.word	0x200028f8
 800333c:	08004680 	.word	0x08004680

08003340 <StartReceiver>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReceiver */
void StartReceiver(void const * argument)
{
 8003340:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	  osEvent retvalue;

  /* Infinite loop */
  for(;;)
  {
	  printf("Task2\n\r");
 8003342:	4e08      	ldr	r6, [pc, #32]	; (8003364 <StartReceiver+0x24>)
	  retvalue=osMessageGet(Queue1Handle,4000);
 8003344:	4d08      	ldr	r5, [pc, #32]	; (8003368 <StartReceiver+0x28>)
	  printf("%d \n\r",retvalue.value.p);
 8003346:	4c09      	ldr	r4, [pc, #36]	; (800336c <StartReceiver+0x2c>)
	  printf("Task2\n\r");
 8003348:	4630      	mov	r0, r6
 800334a:	f000 fa31 	bl	80037b0 <iprintf>
	  retvalue=osMessageGet(Queue1Handle,4000);
 800334e:	6829      	ldr	r1, [r5, #0]
 8003350:	a801      	add	r0, sp, #4
 8003352:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8003356:	f7fe fdaf 	bl	8001eb8 <osMessageGet>
	  printf("%d \n\r",retvalue.value.p);
 800335a:	9902      	ldr	r1, [sp, #8]
 800335c:	4620      	mov	r0, r4
 800335e:	f000 fa27 	bl	80037b0 <iprintf>
 8003362:	e7f1      	b.n	8003348 <StartReceiver+0x8>
 8003364:	0800466a 	.word	0x0800466a
 8003368:	200028f8 	.word	0x200028f8
 800336c:	08004672 	.word	0x08004672

08003370 <_write>:
{
 8003370:	b510      	push	{r4, lr}
  HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8003372:	230a      	movs	r3, #10
{
 8003374:	4614      	mov	r4, r2
  HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8003376:	4803      	ldr	r0, [pc, #12]	; (8003384 <_write+0x14>)
 8003378:	b292      	uxth	r2, r2
 800337a:	f7fe fc90 	bl	8001c9e <HAL_UART_Transmit>
}
 800337e:	4620      	mov	r0, r4
 8003380:	bd10      	pop	{r4, pc}
 8003382:	bf00      	nop
 8003384:	20002900 	.word	0x20002900

08003388 <SystemClock_Config>:
{
 8003388:	b510      	push	{r4, lr}
 800338a:	b0b8      	sub	sp, #224	; 0xe0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800338c:	2244      	movs	r2, #68	; 0x44
 800338e:	2100      	movs	r1, #0
 8003390:	a805      	add	r0, sp, #20
 8003392:	f000 fa04 	bl	800379e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003396:	2214      	movs	r2, #20
 8003398:	2100      	movs	r1, #0
 800339a:	4668      	mov	r0, sp
 800339c:	f000 f9ff 	bl	800379e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033a0:	2288      	movs	r2, #136	; 0x88
 80033a2:	2100      	movs	r1, #0
 80033a4:	a816      	add	r0, sp, #88	; 0x58
 80033a6:	f000 f9fa 	bl	800379e <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80033aa:	2310      	movs	r3, #16
 80033ac:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80033ae:	2301      	movs	r3, #1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80033b0:	2400      	movs	r4, #0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80033b2:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80033b4:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80033b6:	2360      	movs	r3, #96	; 0x60
 80033b8:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80033ba:	f7fd fb13 	bl	80009e4 <HAL_RCC_OscConfig>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80033be:	4621      	mov	r1, r4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80033c0:	230f      	movs	r3, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80033c2:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80033c4:	e88d 0018 	stmia.w	sp, {r3, r4}
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80033c8:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80033ca:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80033cc:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80033ce:	f7fd fd2f 	bl	8000e30 <HAL_RCC_ClockConfig>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80033d2:	2302      	movs	r3, #2
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033d4:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80033d6:	9316      	str	r3, [sp, #88]	; 0x58
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80033d8:	9425      	str	r4, [sp, #148]	; 0x94
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033da:	f7fd ff09 	bl	80011f0 <HAL_RCCEx_PeriphCLKConfig>
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80033de:	f44f 7000 	mov.w	r0, #512	; 0x200
 80033e2:	f7fd fa33 	bl	800084c <HAL_PWREx_ControlVoltageScaling>
}
 80033e6:	b038      	add	sp, #224	; 0xe0
 80033e8:	bd10      	pop	{r4, pc}
	...

080033ec <main>:
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b090      	sub	sp, #64	; 0x40
  HAL_Init();
 80033f0:	f7fd f8c6 	bl	8000580 <HAL_Init>
  SystemClock_Config();
 80033f4:	f7ff ffc8 	bl	8003388 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033f8:	2214      	movs	r2, #20
 80033fa:	2100      	movs	r1, #0
 80033fc:	a80b      	add	r0, sp, #44	; 0x2c
 80033fe:	f000 f9ce 	bl	800379e <memset>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003402:	4b49      	ldr	r3, [pc, #292]	; (8003528 <main+0x13c>)
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8003404:	4849      	ldr	r0, [pc, #292]	; (800352c <main+0x140>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003406:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003408:	f042 0201 	orr.w	r2, r2, #1
 800340c:	64da      	str	r2, [r3, #76]	; 0x4c
 800340e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003410:	f002 0201 	and.w	r2, r2, #1
 8003414:	9200      	str	r2, [sp, #0]
 8003416:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003418:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800341a:	f042 0202 	orr.w	r2, r2, #2
 800341e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003420:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003422:	f002 0202 	and.w	r2, r2, #2
 8003426:	9201      	str	r2, [sp, #4]
 8003428:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800342a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800342c:	f042 0210 	orr.w	r2, r2, #16
 8003430:	64da      	str	r2, [r3, #76]	; 0x4c
 8003432:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003434:	f002 0210 	and.w	r2, r2, #16
 8003438:	9202      	str	r2, [sp, #8]
 800343a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800343c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800343e:	f042 0208 	orr.w	r2, r2, #8
 8003442:	64da      	str	r2, [r3, #76]	; 0x4c
 8003444:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003446:	f003 0308 	and.w	r3, r3, #8
 800344a:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800344c:	2200      	movs	r2, #0
 800344e:	2104      	movs	r1, #4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003450:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8003452:	f7fd f9e1 	bl	8000818 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8003456:	2200      	movs	r2, #0
 8003458:	f44f 7180 	mov.w	r1, #256	; 0x100
 800345c:	4834      	ldr	r0, [pc, #208]	; (8003530 <main+0x144>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345e:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8003460:	f7fd f9da 	bl	8000818 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = JOY_CENTER_Pin;
 8003464:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003466:	4b33      	ldr	r3, [pc, #204]	; (8003534 <main+0x148>)
  GPIO_InitStruct.Pin = JOY_CENTER_Pin;
 8003468:	950b      	str	r5, [sp, #44]	; 0x2c
  HAL_GPIO_Init(JOY_CENTER_GPIO_Port, &GPIO_InitStruct);
 800346a:	a90b      	add	r1, sp, #44	; 0x2c
 800346c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003470:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003472:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(JOY_CENTER_GPIO_Port, &GPIO_InitStruct);
 8003474:	f7fd f8f4 	bl	8000660 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_RED_Pin;
 8003478:	2304      	movs	r3, #4
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 800347a:	a90b      	add	r1, sp, #44	; 0x2c
 800347c:	482b      	ldr	r0, [pc, #172]	; (800352c <main+0x140>)
  GPIO_InitStruct.Pin = LED_RED_Pin;
 800347e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003480:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003482:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003484:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8003486:	f7fd f8eb 	bl	8000660 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800348a:	f44f 7380 	mov.w	r3, #256	; 0x100
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800348e:	a90b      	add	r1, sp, #44	; 0x2c
 8003490:	4827      	ldr	r0, [pc, #156]	; (8003530 <main+0x144>)
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8003492:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003494:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003496:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003498:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800349a:	f7fd f8e1 	bl	8000660 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800349e:	2105      	movs	r1, #5
 80034a0:	4622      	mov	r2, r4
 80034a2:	2006      	movs	r0, #6
 80034a4:	f7fd f89c 	bl	80005e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80034a8:	2006      	movs	r0, #6
 80034aa:	f7fd f8cd 	bl	8000648 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 80034ae:	4822      	ldr	r0, [pc, #136]	; (8003538 <main+0x14c>)
  huart2.Init.BaudRate = 115200;
 80034b0:	4a22      	ldr	r2, [pc, #136]	; (800353c <main+0x150>)
  osThreadDef(Sender1, StartSender1, osPriorityNormal, 0, 512);
 80034b2:	4d23      	ldr	r5, [pc, #140]	; (8003540 <main+0x154>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80034b4:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 80034b6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80034ba:	e880 000c 	stmia.w	r0, {r2, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 80034be:	230c      	movs	r3, #12
 80034c0:	6143      	str	r3, [r0, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80034c2:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80034c4:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034c6:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80034c8:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80034ca:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80034cc:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80034ce:	f7fe fc6f 	bl	8001db0 <HAL_UART_Init>
  printf("Application start\n\r");//some terminals like in TrueStudio do not do automatic CR so \r is needed
 80034d2:	481c      	ldr	r0, [pc, #112]	; (8003544 <main+0x158>)
 80034d4:	f000 f96c 	bl	80037b0 <iprintf>
  osThreadDef(Sender1, StartSender1, osPriorityNormal, 0, 512);
 80034d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80034da:	af06      	add	r7, sp, #24
 80034dc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80034de:	462e      	mov	r6, r5
  Sender1Handle = osThreadCreate(osThread(Sender1), NULL);
 80034e0:	4621      	mov	r1, r4
  osThreadDef(Sender1, StartSender1, osPriorityNormal, 0, 512);
 80034e2:	f856 3b04 	ldr.w	r3, [r6], #4
 80034e6:	603b      	str	r3, [r7, #0]
  Sender1Handle = osThreadCreate(osThread(Sender1), NULL);
 80034e8:	a806      	add	r0, sp, #24
 80034ea:	f7fe fc98 	bl	8001e1e <osThreadCreate>
 80034ee:	4b16      	ldr	r3, [pc, #88]	; (8003548 <main+0x15c>)
 80034f0:	6018      	str	r0, [r3, #0]
  osThreadDef(Receiver, StartReceiver, osPriorityNormal, 0, 512);
 80034f2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80034f4:	af0b      	add	r7, sp, #44	; 0x2c
 80034f6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80034f8:	6833      	ldr	r3, [r6, #0]
 80034fa:	603b      	str	r3, [r7, #0]
  ReceiverHandle = osThreadCreate(osThread(Receiver), NULL);
 80034fc:	4621      	mov	r1, r4
 80034fe:	a80b      	add	r0, sp, #44	; 0x2c
 8003500:	f7fe fc8d 	bl	8001e1e <osThreadCreate>
 8003504:	4b11      	ldr	r3, [pc, #68]	; (800354c <main+0x160>)
  osMessageQDef(Queue1, 256, uint8_t);
 8003506:	3518      	adds	r5, #24
  ReceiverHandle = osThreadCreate(osThread(Receiver), NULL);
 8003508:	6018      	str	r0, [r3, #0]
  osMessageQDef(Queue1, 256, uint8_t);
 800350a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800350e:	ab04      	add	r3, sp, #16
 8003510:	e883 0003 	stmia.w	r3, {r0, r1}
  Queue1Handle = osMessageCreate(osMessageQ(Queue1), NULL);
 8003514:	4618      	mov	r0, r3
 8003516:	4621      	mov	r1, r4
 8003518:	f7fe fca1 	bl	8001e5e <osMessageCreate>
 800351c:	4b0c      	ldr	r3, [pc, #48]	; (8003550 <main+0x164>)
 800351e:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8003520:	f7fe fc78 	bl	8001e14 <osKernelStart>
 8003524:	e7fe      	b.n	8003524 <main+0x138>
 8003526:	bf00      	nop
 8003528:	40021000 	.word	0x40021000
 800352c:	48000400 	.word	0x48000400
 8003530:	48001000 	.word	0x48001000
 8003534:	10110000 	.word	0x10110000
 8003538:	20002900 	.word	0x20002900
 800353c:	40004400 	.word	0x40004400
 8003540:	08004624 	.word	0x08004624
 8003544:	0800468e 	.word	0x0800468e
 8003548:	200028f4 	.word	0x200028f4
 800354c:	200028fc 	.word	0x200028fc
 8003550:	200028f8 	.word	0x200028f8

08003554 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003554:	6802      	ldr	r2, [r0, #0]
 8003556:	4b03      	ldr	r3, [pc, #12]	; (8003564 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8003558:	429a      	cmp	r2, r3
 800355a:	d101      	bne.n	8003560 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 800355c:	f7fd b820 	b.w	80005a0 <HAL_IncTick>
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40001000 	.word	0x40001000

08003568 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003568:	4b0e      	ldr	r3, [pc, #56]	; (80035a4 <HAL_MspInit+0x3c>)
{
 800356a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800356c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800356e:	f042 0201 	orr.w	r2, r2, #1
 8003572:	661a      	str	r2, [r3, #96]	; 0x60
 8003574:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003576:	f002 0201 	and.w	r2, r2, #1
 800357a:	9200      	str	r2, [sp, #0]
 800357c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800357e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003580:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003584:	659a      	str	r2, [r3, #88]	; 0x58
 8003586:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800358c:	9301      	str	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800358e:	2200      	movs	r2, #0
 8003590:	210f      	movs	r1, #15
 8003592:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_PWR_CLK_ENABLE();
 8003596:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003598:	f7fd f822 	bl	80005e0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800359c:	b003      	add	sp, #12
 800359e:	f85d fb04 	ldr.w	pc, [sp], #4
 80035a2:	bf00      	nop
 80035a4:	40021000 	.word	0x40021000

080035a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80035a8:	b510      	push	{r4, lr}
 80035aa:	4604      	mov	r4, r0
 80035ac:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ae:	2214      	movs	r2, #20
 80035b0:	2100      	movs	r1, #0
 80035b2:	a803      	add	r0, sp, #12
 80035b4:	f000 f8f3 	bl	800379e <memset>
  if(huart->Instance==USART2)
 80035b8:	6822      	ldr	r2, [r4, #0]
 80035ba:	4b12      	ldr	r3, [pc, #72]	; (8003604 <HAL_UART_MspInit+0x5c>)
 80035bc:	429a      	cmp	r2, r3
 80035be:	d11f      	bne.n	8003600 <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80035c0:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035c4:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 80035c6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035c8:	480f      	ldr	r0, [pc, #60]	; (8003608 <HAL_UART_MspInit+0x60>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80035ca:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80035ce:	659a      	str	r2, [r3, #88]	; 0x58
 80035d0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80035d2:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80035d6:	9201      	str	r2, [sp, #4]
 80035d8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035dc:	f042 0208 	orr.w	r2, r2, #8
 80035e0:	64da      	str	r2, [r3, #76]	; 0x4c
 80035e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e4:	f003 0308 	and.w	r3, r3, #8
 80035e8:	9302      	str	r3, [sp, #8]
 80035ea:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80035ec:	2360      	movs	r3, #96	; 0x60
 80035ee:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035f0:	2302      	movs	r3, #2
 80035f2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035f4:	2303      	movs	r3, #3
 80035f6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80035f8:	2307      	movs	r3, #7
 80035fa:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035fc:	f7fd f830 	bl	8000660 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003600:	b008      	add	sp, #32
 8003602:	bd10      	pop	{r4, pc}
 8003604:	40004400 	.word	0x40004400
 8003608:	48000c00 	.word	0x48000c00

0800360c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800360c:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 800360e:	4601      	mov	r1, r0
{
 8003610:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8003612:	2200      	movs	r2, #0
 8003614:	2036      	movs	r0, #54	; 0x36
 8003616:	f7fc ffe3 	bl	80005e0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 800361a:	2036      	movs	r0, #54	; 0x36
 800361c:	f7fd f814 	bl	8000648 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003620:	4b14      	ldr	r3, [pc, #80]	; (8003674 <HAL_InitTick+0x68>)
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003622:	4c15      	ldr	r4, [pc, #84]	; (8003678 <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003624:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003626:	f042 0210 	orr.w	r2, r2, #16
 800362a:	659a      	str	r2, [r3, #88]	; 0x58
 800362c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800362e:	f003 0310 	and.w	r3, r3, #16
 8003632:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003634:	a901      	add	r1, sp, #4
 8003636:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003638:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800363a:	f7fd fcaf 	bl	8000f9c <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800363e:	f7fd fc89 	bl	8000f54 <HAL_RCC_GetPCLK1Freq>
  htim6.Instance = TIM6;
 8003642:	4b0e      	ldr	r3, [pc, #56]	; (800367c <HAL_InitTick+0x70>)
 8003644:	6023      	str	r3, [r4, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8003646:	f240 33e7 	movw	r3, #999	; 0x3e7
 800364a:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800364c:	4b0c      	ldr	r3, [pc, #48]	; (8003680 <HAL_InitTick+0x74>)
 800364e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003652:	3801      	subs	r0, #1
  htim6.Init.Prescaler = uwPrescalerValue;
  htim6.Init.ClockDivision = 0;
 8003654:	2300      	movs	r3, #0
  htim6.Init.Prescaler = uwPrescalerValue;
 8003656:	6060      	str	r0, [r4, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003658:	4620      	mov	r0, r4
  htim6.Init.ClockDivision = 0;
 800365a:	6123      	str	r3, [r4, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800365c:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800365e:	f7fe f8e3 	bl	8001828 <HAL_TIM_Base_Init>
 8003662:	b920      	cbnz	r0, 800366e <HAL_InitTick+0x62>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8003664:	4620      	mov	r0, r4
 8003666:	f7fd ffad 	bl	80015c4 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 800366a:	b008      	add	sp, #32
 800366c:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 800366e:	2001      	movs	r0, #1
 8003670:	e7fb      	b.n	800366a <HAL_InitTick+0x5e>
 8003672:	bf00      	nop
 8003674:	40021000 	.word	0x40021000
 8003678:	20002978 	.word	0x20002978
 800367c:	40001000 	.word	0x40001000
 8003680:	000f4240 	.word	0x000f4240

08003684 <NMI_Handler>:
 8003684:	4770      	bx	lr

08003686 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003686:	e7fe      	b.n	8003686 <HardFault_Handler>

08003688 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003688:	e7fe      	b.n	8003688 <MemManage_Handler>

0800368a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800368a:	e7fe      	b.n	800368a <BusFault_Handler>

0800368c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800368c:	e7fe      	b.n	800368c <UsageFault_Handler>

0800368e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800368e:	4770      	bx	lr

08003690 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003690:	2001      	movs	r0, #1
 8003692:	f7fd b8c7 	b.w	8000824 <HAL_GPIO_EXTI_IRQHandler>
	...

08003698 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003698:	4801      	ldr	r0, [pc, #4]	; (80036a0 <TIM6_DAC_IRQHandler+0x8>)
 800369a:	f7fd bfaf 	b.w	80015fc <HAL_TIM_IRQHandler>
 800369e:	bf00      	nop
 80036a0:	20002978 	.word	0x20002978

080036a4 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036a4:	490f      	ldr	r1, [pc, #60]	; (80036e4 <SystemInit+0x40>)
 80036a6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80036aa:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80036b2:	4b0d      	ldr	r3, [pc, #52]	; (80036e8 <SystemInit+0x44>)
 80036b4:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80036b6:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 80036b8:	f042 0201 	orr.w	r2, r2, #1
 80036bc:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 80036be:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 80036c6:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80036ca:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80036cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80036d0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036d8:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80036da:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80036dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80036e0:	608b      	str	r3, [r1, #8]
 80036e2:	4770      	bx	lr
 80036e4:	e000ed00 	.word	0xe000ed00
 80036e8:	40021000 	.word	0x40021000

080036ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80036ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003724 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80036f0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80036f2:	e003      	b.n	80036fc <LoopCopyDataInit>

080036f4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80036f4:	4b0c      	ldr	r3, [pc, #48]	; (8003728 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80036f6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80036f8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80036fa:	3104      	adds	r1, #4

080036fc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80036fc:	480b      	ldr	r0, [pc, #44]	; (800372c <LoopForever+0xa>)
	ldr	r3, =_edata
 80036fe:	4b0c      	ldr	r3, [pc, #48]	; (8003730 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003700:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003702:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003704:	d3f6      	bcc.n	80036f4 <CopyDataInit>
	ldr	r2, =_sbss
 8003706:	4a0b      	ldr	r2, [pc, #44]	; (8003734 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003708:	e002      	b.n	8003710 <LoopFillZerobss>

0800370a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800370a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800370c:	f842 3b04 	str.w	r3, [r2], #4

08003710 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003710:	4b09      	ldr	r3, [pc, #36]	; (8003738 <LoopForever+0x16>)
	cmp	r2, r3
 8003712:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003714:	d3f9      	bcc.n	800370a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003716:	f7ff ffc5 	bl	80036a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800371a:	f000 f811 	bl	8003740 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800371e:	f7ff fe65 	bl	80033ec <main>

08003722 <LoopForever>:

LoopForever:
    b LoopForever
 8003722:	e7fe      	b.n	8003722 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003724:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8003728:	080047a4 	.word	0x080047a4
	ldr	r0, =_sdata
 800372c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003730:	2000006c 	.word	0x2000006c
	ldr	r2, =_sbss
 8003734:	2000006c 	.word	0x2000006c
	ldr	r3, = _ebss
 8003738:	200029bc 	.word	0x200029bc

0800373c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800373c:	e7fe      	b.n	800373c <ADC1_2_IRQHandler>
	...

08003740 <__libc_init_array>:
 8003740:	b570      	push	{r4, r5, r6, lr}
 8003742:	4e0d      	ldr	r6, [pc, #52]	; (8003778 <__libc_init_array+0x38>)
 8003744:	4c0d      	ldr	r4, [pc, #52]	; (800377c <__libc_init_array+0x3c>)
 8003746:	1ba4      	subs	r4, r4, r6
 8003748:	10a4      	asrs	r4, r4, #2
 800374a:	2500      	movs	r5, #0
 800374c:	42a5      	cmp	r5, r4
 800374e:	d109      	bne.n	8003764 <__libc_init_array+0x24>
 8003750:	4e0b      	ldr	r6, [pc, #44]	; (8003780 <__libc_init_array+0x40>)
 8003752:	4c0c      	ldr	r4, [pc, #48]	; (8003784 <__libc_init_array+0x44>)
 8003754:	f000 ff5a 	bl	800460c <_init>
 8003758:	1ba4      	subs	r4, r4, r6
 800375a:	10a4      	asrs	r4, r4, #2
 800375c:	2500      	movs	r5, #0
 800375e:	42a5      	cmp	r5, r4
 8003760:	d105      	bne.n	800376e <__libc_init_array+0x2e>
 8003762:	bd70      	pop	{r4, r5, r6, pc}
 8003764:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003768:	4798      	blx	r3
 800376a:	3501      	adds	r5, #1
 800376c:	e7ee      	b.n	800374c <__libc_init_array+0xc>
 800376e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003772:	4798      	blx	r3
 8003774:	3501      	adds	r5, #1
 8003776:	e7f2      	b.n	800375e <__libc_init_array+0x1e>
 8003778:	0800479c 	.word	0x0800479c
 800377c:	0800479c 	.word	0x0800479c
 8003780:	0800479c 	.word	0x0800479c
 8003784:	080047a0 	.word	0x080047a0

08003788 <memcpy>:
 8003788:	b510      	push	{r4, lr}
 800378a:	1e43      	subs	r3, r0, #1
 800378c:	440a      	add	r2, r1
 800378e:	4291      	cmp	r1, r2
 8003790:	d100      	bne.n	8003794 <memcpy+0xc>
 8003792:	bd10      	pop	{r4, pc}
 8003794:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003798:	f803 4f01 	strb.w	r4, [r3, #1]!
 800379c:	e7f7      	b.n	800378e <memcpy+0x6>

0800379e <memset>:
 800379e:	4402      	add	r2, r0
 80037a0:	4603      	mov	r3, r0
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d100      	bne.n	80037a8 <memset+0xa>
 80037a6:	4770      	bx	lr
 80037a8:	f803 1b01 	strb.w	r1, [r3], #1
 80037ac:	e7f9      	b.n	80037a2 <memset+0x4>
	...

080037b0 <iprintf>:
 80037b0:	b40f      	push	{r0, r1, r2, r3}
 80037b2:	4b0a      	ldr	r3, [pc, #40]	; (80037dc <iprintf+0x2c>)
 80037b4:	b513      	push	{r0, r1, r4, lr}
 80037b6:	681c      	ldr	r4, [r3, #0]
 80037b8:	b124      	cbz	r4, 80037c4 <iprintf+0x14>
 80037ba:	69a3      	ldr	r3, [r4, #24]
 80037bc:	b913      	cbnz	r3, 80037c4 <iprintf+0x14>
 80037be:	4620      	mov	r0, r4
 80037c0:	f000 f84e 	bl	8003860 <__sinit>
 80037c4:	ab05      	add	r3, sp, #20
 80037c6:	9a04      	ldr	r2, [sp, #16]
 80037c8:	68a1      	ldr	r1, [r4, #8]
 80037ca:	9301      	str	r3, [sp, #4]
 80037cc:	4620      	mov	r0, r4
 80037ce:	f000 f959 	bl	8003a84 <_vfiprintf_r>
 80037d2:	b002      	add	sp, #8
 80037d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80037d8:	b004      	add	sp, #16
 80037da:	4770      	bx	lr
 80037dc:	20000008 	.word	0x20000008

080037e0 <_cleanup_r>:
 80037e0:	4901      	ldr	r1, [pc, #4]	; (80037e8 <_cleanup_r+0x8>)
 80037e2:	f000 b8a9 	b.w	8003938 <_fwalk_reent>
 80037e6:	bf00      	nop
 80037e8:	08004359 	.word	0x08004359

080037ec <std.isra.0>:
 80037ec:	2300      	movs	r3, #0
 80037ee:	b510      	push	{r4, lr}
 80037f0:	4604      	mov	r4, r0
 80037f2:	6003      	str	r3, [r0, #0]
 80037f4:	6043      	str	r3, [r0, #4]
 80037f6:	6083      	str	r3, [r0, #8]
 80037f8:	8181      	strh	r1, [r0, #12]
 80037fa:	6643      	str	r3, [r0, #100]	; 0x64
 80037fc:	81c2      	strh	r2, [r0, #14]
 80037fe:	6103      	str	r3, [r0, #16]
 8003800:	6143      	str	r3, [r0, #20]
 8003802:	6183      	str	r3, [r0, #24]
 8003804:	4619      	mov	r1, r3
 8003806:	2208      	movs	r2, #8
 8003808:	305c      	adds	r0, #92	; 0x5c
 800380a:	f7ff ffc8 	bl	800379e <memset>
 800380e:	4b05      	ldr	r3, [pc, #20]	; (8003824 <std.isra.0+0x38>)
 8003810:	6263      	str	r3, [r4, #36]	; 0x24
 8003812:	4b05      	ldr	r3, [pc, #20]	; (8003828 <std.isra.0+0x3c>)
 8003814:	62a3      	str	r3, [r4, #40]	; 0x28
 8003816:	4b05      	ldr	r3, [pc, #20]	; (800382c <std.isra.0+0x40>)
 8003818:	62e3      	str	r3, [r4, #44]	; 0x2c
 800381a:	4b05      	ldr	r3, [pc, #20]	; (8003830 <std.isra.0+0x44>)
 800381c:	6224      	str	r4, [r4, #32]
 800381e:	6323      	str	r3, [r4, #48]	; 0x30
 8003820:	bd10      	pop	{r4, pc}
 8003822:	bf00      	nop
 8003824:	08003ffd 	.word	0x08003ffd
 8003828:	0800401f 	.word	0x0800401f
 800382c:	08004057 	.word	0x08004057
 8003830:	0800407b 	.word	0x0800407b

08003834 <__sfmoreglue>:
 8003834:	b570      	push	{r4, r5, r6, lr}
 8003836:	1e4a      	subs	r2, r1, #1
 8003838:	2568      	movs	r5, #104	; 0x68
 800383a:	4355      	muls	r5, r2
 800383c:	460e      	mov	r6, r1
 800383e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003842:	f000 f897 	bl	8003974 <_malloc_r>
 8003846:	4604      	mov	r4, r0
 8003848:	b140      	cbz	r0, 800385c <__sfmoreglue+0x28>
 800384a:	2100      	movs	r1, #0
 800384c:	e880 0042 	stmia.w	r0, {r1, r6}
 8003850:	300c      	adds	r0, #12
 8003852:	60a0      	str	r0, [r4, #8]
 8003854:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003858:	f7ff ffa1 	bl	800379e <memset>
 800385c:	4620      	mov	r0, r4
 800385e:	bd70      	pop	{r4, r5, r6, pc}

08003860 <__sinit>:
 8003860:	6983      	ldr	r3, [r0, #24]
 8003862:	b510      	push	{r4, lr}
 8003864:	4604      	mov	r4, r0
 8003866:	bb33      	cbnz	r3, 80038b6 <__sinit+0x56>
 8003868:	6483      	str	r3, [r0, #72]	; 0x48
 800386a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800386c:	6503      	str	r3, [r0, #80]	; 0x50
 800386e:	4b12      	ldr	r3, [pc, #72]	; (80038b8 <__sinit+0x58>)
 8003870:	4a12      	ldr	r2, [pc, #72]	; (80038bc <__sinit+0x5c>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	6282      	str	r2, [r0, #40]	; 0x28
 8003876:	4298      	cmp	r0, r3
 8003878:	bf04      	itt	eq
 800387a:	2301      	moveq	r3, #1
 800387c:	6183      	streq	r3, [r0, #24]
 800387e:	f000 f81f 	bl	80038c0 <__sfp>
 8003882:	6060      	str	r0, [r4, #4]
 8003884:	4620      	mov	r0, r4
 8003886:	f000 f81b 	bl	80038c0 <__sfp>
 800388a:	60a0      	str	r0, [r4, #8]
 800388c:	4620      	mov	r0, r4
 800388e:	f000 f817 	bl	80038c0 <__sfp>
 8003892:	2200      	movs	r2, #0
 8003894:	60e0      	str	r0, [r4, #12]
 8003896:	2104      	movs	r1, #4
 8003898:	6860      	ldr	r0, [r4, #4]
 800389a:	f7ff ffa7 	bl	80037ec <std.isra.0>
 800389e:	2201      	movs	r2, #1
 80038a0:	2109      	movs	r1, #9
 80038a2:	68a0      	ldr	r0, [r4, #8]
 80038a4:	f7ff ffa2 	bl	80037ec <std.isra.0>
 80038a8:	2202      	movs	r2, #2
 80038aa:	2112      	movs	r1, #18
 80038ac:	68e0      	ldr	r0, [r4, #12]
 80038ae:	f7ff ff9d 	bl	80037ec <std.isra.0>
 80038b2:	2301      	movs	r3, #1
 80038b4:	61a3      	str	r3, [r4, #24]
 80038b6:	bd10      	pop	{r4, pc}
 80038b8:	0800475c 	.word	0x0800475c
 80038bc:	080037e1 	.word	0x080037e1

080038c0 <__sfp>:
 80038c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038c2:	4b1c      	ldr	r3, [pc, #112]	; (8003934 <__sfp+0x74>)
 80038c4:	681e      	ldr	r6, [r3, #0]
 80038c6:	69b3      	ldr	r3, [r6, #24]
 80038c8:	4607      	mov	r7, r0
 80038ca:	b913      	cbnz	r3, 80038d2 <__sfp+0x12>
 80038cc:	4630      	mov	r0, r6
 80038ce:	f7ff ffc7 	bl	8003860 <__sinit>
 80038d2:	3648      	adds	r6, #72	; 0x48
 80038d4:	68b4      	ldr	r4, [r6, #8]
 80038d6:	6873      	ldr	r3, [r6, #4]
 80038d8:	3b01      	subs	r3, #1
 80038da:	d503      	bpl.n	80038e4 <__sfp+0x24>
 80038dc:	6833      	ldr	r3, [r6, #0]
 80038de:	b133      	cbz	r3, 80038ee <__sfp+0x2e>
 80038e0:	6836      	ldr	r6, [r6, #0]
 80038e2:	e7f7      	b.n	80038d4 <__sfp+0x14>
 80038e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80038e8:	b16d      	cbz	r5, 8003906 <__sfp+0x46>
 80038ea:	3468      	adds	r4, #104	; 0x68
 80038ec:	e7f4      	b.n	80038d8 <__sfp+0x18>
 80038ee:	2104      	movs	r1, #4
 80038f0:	4638      	mov	r0, r7
 80038f2:	f7ff ff9f 	bl	8003834 <__sfmoreglue>
 80038f6:	6030      	str	r0, [r6, #0]
 80038f8:	2800      	cmp	r0, #0
 80038fa:	d1f1      	bne.n	80038e0 <__sfp+0x20>
 80038fc:	230c      	movs	r3, #12
 80038fe:	603b      	str	r3, [r7, #0]
 8003900:	4604      	mov	r4, r0
 8003902:	4620      	mov	r0, r4
 8003904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003906:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800390a:	81e3      	strh	r3, [r4, #14]
 800390c:	2301      	movs	r3, #1
 800390e:	81a3      	strh	r3, [r4, #12]
 8003910:	6665      	str	r5, [r4, #100]	; 0x64
 8003912:	6025      	str	r5, [r4, #0]
 8003914:	60a5      	str	r5, [r4, #8]
 8003916:	6065      	str	r5, [r4, #4]
 8003918:	6125      	str	r5, [r4, #16]
 800391a:	6165      	str	r5, [r4, #20]
 800391c:	61a5      	str	r5, [r4, #24]
 800391e:	2208      	movs	r2, #8
 8003920:	4629      	mov	r1, r5
 8003922:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003926:	f7ff ff3a 	bl	800379e <memset>
 800392a:	6365      	str	r5, [r4, #52]	; 0x34
 800392c:	63a5      	str	r5, [r4, #56]	; 0x38
 800392e:	64a5      	str	r5, [r4, #72]	; 0x48
 8003930:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003932:	e7e6      	b.n	8003902 <__sfp+0x42>
 8003934:	0800475c 	.word	0x0800475c

08003938 <_fwalk_reent>:
 8003938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800393c:	4680      	mov	r8, r0
 800393e:	4689      	mov	r9, r1
 8003940:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003944:	2600      	movs	r6, #0
 8003946:	b914      	cbnz	r4, 800394e <_fwalk_reent+0x16>
 8003948:	4630      	mov	r0, r6
 800394a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800394e:	68a5      	ldr	r5, [r4, #8]
 8003950:	6867      	ldr	r7, [r4, #4]
 8003952:	3f01      	subs	r7, #1
 8003954:	d501      	bpl.n	800395a <_fwalk_reent+0x22>
 8003956:	6824      	ldr	r4, [r4, #0]
 8003958:	e7f5      	b.n	8003946 <_fwalk_reent+0xe>
 800395a:	89ab      	ldrh	r3, [r5, #12]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d907      	bls.n	8003970 <_fwalk_reent+0x38>
 8003960:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003964:	3301      	adds	r3, #1
 8003966:	d003      	beq.n	8003970 <_fwalk_reent+0x38>
 8003968:	4629      	mov	r1, r5
 800396a:	4640      	mov	r0, r8
 800396c:	47c8      	blx	r9
 800396e:	4306      	orrs	r6, r0
 8003970:	3568      	adds	r5, #104	; 0x68
 8003972:	e7ee      	b.n	8003952 <_fwalk_reent+0x1a>

08003974 <_malloc_r>:
 8003974:	b570      	push	{r4, r5, r6, lr}
 8003976:	1ccd      	adds	r5, r1, #3
 8003978:	f025 0503 	bic.w	r5, r5, #3
 800397c:	3508      	adds	r5, #8
 800397e:	2d0c      	cmp	r5, #12
 8003980:	bf38      	it	cc
 8003982:	250c      	movcc	r5, #12
 8003984:	2d00      	cmp	r5, #0
 8003986:	4606      	mov	r6, r0
 8003988:	db01      	blt.n	800398e <_malloc_r+0x1a>
 800398a:	42a9      	cmp	r1, r5
 800398c:	d903      	bls.n	8003996 <_malloc_r+0x22>
 800398e:	230c      	movs	r3, #12
 8003990:	6033      	str	r3, [r6, #0]
 8003992:	2000      	movs	r0, #0
 8003994:	bd70      	pop	{r4, r5, r6, pc}
 8003996:	f000 fd7f 	bl	8004498 <__malloc_lock>
 800399a:	4a23      	ldr	r2, [pc, #140]	; (8003a28 <_malloc_r+0xb4>)
 800399c:	6814      	ldr	r4, [r2, #0]
 800399e:	4621      	mov	r1, r4
 80039a0:	b991      	cbnz	r1, 80039c8 <_malloc_r+0x54>
 80039a2:	4c22      	ldr	r4, [pc, #136]	; (8003a2c <_malloc_r+0xb8>)
 80039a4:	6823      	ldr	r3, [r4, #0]
 80039a6:	b91b      	cbnz	r3, 80039b0 <_malloc_r+0x3c>
 80039a8:	4630      	mov	r0, r6
 80039aa:	f000 fb17 	bl	8003fdc <_sbrk_r>
 80039ae:	6020      	str	r0, [r4, #0]
 80039b0:	4629      	mov	r1, r5
 80039b2:	4630      	mov	r0, r6
 80039b4:	f000 fb12 	bl	8003fdc <_sbrk_r>
 80039b8:	1c43      	adds	r3, r0, #1
 80039ba:	d126      	bne.n	8003a0a <_malloc_r+0x96>
 80039bc:	230c      	movs	r3, #12
 80039be:	6033      	str	r3, [r6, #0]
 80039c0:	4630      	mov	r0, r6
 80039c2:	f000 fd6a 	bl	800449a <__malloc_unlock>
 80039c6:	e7e4      	b.n	8003992 <_malloc_r+0x1e>
 80039c8:	680b      	ldr	r3, [r1, #0]
 80039ca:	1b5b      	subs	r3, r3, r5
 80039cc:	d41a      	bmi.n	8003a04 <_malloc_r+0x90>
 80039ce:	2b0b      	cmp	r3, #11
 80039d0:	d90f      	bls.n	80039f2 <_malloc_r+0x7e>
 80039d2:	600b      	str	r3, [r1, #0]
 80039d4:	50cd      	str	r5, [r1, r3]
 80039d6:	18cc      	adds	r4, r1, r3
 80039d8:	4630      	mov	r0, r6
 80039da:	f000 fd5e 	bl	800449a <__malloc_unlock>
 80039de:	f104 000b 	add.w	r0, r4, #11
 80039e2:	1d23      	adds	r3, r4, #4
 80039e4:	f020 0007 	bic.w	r0, r0, #7
 80039e8:	1ac3      	subs	r3, r0, r3
 80039ea:	d01b      	beq.n	8003a24 <_malloc_r+0xb0>
 80039ec:	425a      	negs	r2, r3
 80039ee:	50e2      	str	r2, [r4, r3]
 80039f0:	bd70      	pop	{r4, r5, r6, pc}
 80039f2:	428c      	cmp	r4, r1
 80039f4:	bf0d      	iteet	eq
 80039f6:	6863      	ldreq	r3, [r4, #4]
 80039f8:	684b      	ldrne	r3, [r1, #4]
 80039fa:	6063      	strne	r3, [r4, #4]
 80039fc:	6013      	streq	r3, [r2, #0]
 80039fe:	bf18      	it	ne
 8003a00:	460c      	movne	r4, r1
 8003a02:	e7e9      	b.n	80039d8 <_malloc_r+0x64>
 8003a04:	460c      	mov	r4, r1
 8003a06:	6849      	ldr	r1, [r1, #4]
 8003a08:	e7ca      	b.n	80039a0 <_malloc_r+0x2c>
 8003a0a:	1cc4      	adds	r4, r0, #3
 8003a0c:	f024 0403 	bic.w	r4, r4, #3
 8003a10:	42a0      	cmp	r0, r4
 8003a12:	d005      	beq.n	8003a20 <_malloc_r+0xac>
 8003a14:	1a21      	subs	r1, r4, r0
 8003a16:	4630      	mov	r0, r6
 8003a18:	f000 fae0 	bl	8003fdc <_sbrk_r>
 8003a1c:	3001      	adds	r0, #1
 8003a1e:	d0cd      	beq.n	80039bc <_malloc_r+0x48>
 8003a20:	6025      	str	r5, [r4, #0]
 8003a22:	e7d9      	b.n	80039d8 <_malloc_r+0x64>
 8003a24:	bd70      	pop	{r4, r5, r6, pc}
 8003a26:	bf00      	nop
 8003a28:	200028e4 	.word	0x200028e4
 8003a2c:	200028e8 	.word	0x200028e8

08003a30 <__sfputc_r>:
 8003a30:	6893      	ldr	r3, [r2, #8]
 8003a32:	3b01      	subs	r3, #1
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	b410      	push	{r4}
 8003a38:	6093      	str	r3, [r2, #8]
 8003a3a:	da09      	bge.n	8003a50 <__sfputc_r+0x20>
 8003a3c:	6994      	ldr	r4, [r2, #24]
 8003a3e:	42a3      	cmp	r3, r4
 8003a40:	db02      	blt.n	8003a48 <__sfputc_r+0x18>
 8003a42:	b2cb      	uxtb	r3, r1
 8003a44:	2b0a      	cmp	r3, #10
 8003a46:	d103      	bne.n	8003a50 <__sfputc_r+0x20>
 8003a48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a4c:	f000 bb1a 	b.w	8004084 <__swbuf_r>
 8003a50:	6813      	ldr	r3, [r2, #0]
 8003a52:	1c58      	adds	r0, r3, #1
 8003a54:	6010      	str	r0, [r2, #0]
 8003a56:	7019      	strb	r1, [r3, #0]
 8003a58:	b2c8      	uxtb	r0, r1
 8003a5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <__sfputs_r>:
 8003a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a62:	4606      	mov	r6, r0
 8003a64:	460f      	mov	r7, r1
 8003a66:	4614      	mov	r4, r2
 8003a68:	18d5      	adds	r5, r2, r3
 8003a6a:	42ac      	cmp	r4, r5
 8003a6c:	d101      	bne.n	8003a72 <__sfputs_r+0x12>
 8003a6e:	2000      	movs	r0, #0
 8003a70:	e007      	b.n	8003a82 <__sfputs_r+0x22>
 8003a72:	463a      	mov	r2, r7
 8003a74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a78:	4630      	mov	r0, r6
 8003a7a:	f7ff ffd9 	bl	8003a30 <__sfputc_r>
 8003a7e:	1c43      	adds	r3, r0, #1
 8003a80:	d1f3      	bne.n	8003a6a <__sfputs_r+0xa>
 8003a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003a84 <_vfiprintf_r>:
 8003a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a88:	b09d      	sub	sp, #116	; 0x74
 8003a8a:	460c      	mov	r4, r1
 8003a8c:	4617      	mov	r7, r2
 8003a8e:	9303      	str	r3, [sp, #12]
 8003a90:	4606      	mov	r6, r0
 8003a92:	b118      	cbz	r0, 8003a9c <_vfiprintf_r+0x18>
 8003a94:	6983      	ldr	r3, [r0, #24]
 8003a96:	b90b      	cbnz	r3, 8003a9c <_vfiprintf_r+0x18>
 8003a98:	f7ff fee2 	bl	8003860 <__sinit>
 8003a9c:	4b7c      	ldr	r3, [pc, #496]	; (8003c90 <_vfiprintf_r+0x20c>)
 8003a9e:	429c      	cmp	r4, r3
 8003aa0:	d157      	bne.n	8003b52 <_vfiprintf_r+0xce>
 8003aa2:	6874      	ldr	r4, [r6, #4]
 8003aa4:	89a3      	ldrh	r3, [r4, #12]
 8003aa6:	0718      	lsls	r0, r3, #28
 8003aa8:	d55d      	bpl.n	8003b66 <_vfiprintf_r+0xe2>
 8003aaa:	6923      	ldr	r3, [r4, #16]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d05a      	beq.n	8003b66 <_vfiprintf_r+0xe2>
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	9309      	str	r3, [sp, #36]	; 0x24
 8003ab4:	2320      	movs	r3, #32
 8003ab6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003aba:	2330      	movs	r3, #48	; 0x30
 8003abc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003ac0:	f04f 0b01 	mov.w	fp, #1
 8003ac4:	46b8      	mov	r8, r7
 8003ac6:	4645      	mov	r5, r8
 8003ac8:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d155      	bne.n	8003b7c <_vfiprintf_r+0xf8>
 8003ad0:	ebb8 0a07 	subs.w	sl, r8, r7
 8003ad4:	d00b      	beq.n	8003aee <_vfiprintf_r+0x6a>
 8003ad6:	4653      	mov	r3, sl
 8003ad8:	463a      	mov	r2, r7
 8003ada:	4621      	mov	r1, r4
 8003adc:	4630      	mov	r0, r6
 8003ade:	f7ff ffbf 	bl	8003a60 <__sfputs_r>
 8003ae2:	3001      	adds	r0, #1
 8003ae4:	f000 80c4 	beq.w	8003c70 <_vfiprintf_r+0x1ec>
 8003ae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003aea:	4453      	add	r3, sl
 8003aec:	9309      	str	r3, [sp, #36]	; 0x24
 8003aee:	f898 3000 	ldrb.w	r3, [r8]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	f000 80bc 	beq.w	8003c70 <_vfiprintf_r+0x1ec>
 8003af8:	2300      	movs	r3, #0
 8003afa:	f04f 32ff 	mov.w	r2, #4294967295
 8003afe:	9304      	str	r3, [sp, #16]
 8003b00:	9307      	str	r3, [sp, #28]
 8003b02:	9205      	str	r2, [sp, #20]
 8003b04:	9306      	str	r3, [sp, #24]
 8003b06:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b0a:	931a      	str	r3, [sp, #104]	; 0x68
 8003b0c:	2205      	movs	r2, #5
 8003b0e:	7829      	ldrb	r1, [r5, #0]
 8003b10:	4860      	ldr	r0, [pc, #384]	; (8003c94 <_vfiprintf_r+0x210>)
 8003b12:	f7fc fb5d 	bl	80001d0 <memchr>
 8003b16:	f105 0801 	add.w	r8, r5, #1
 8003b1a:	9b04      	ldr	r3, [sp, #16]
 8003b1c:	2800      	cmp	r0, #0
 8003b1e:	d131      	bne.n	8003b84 <_vfiprintf_r+0x100>
 8003b20:	06d9      	lsls	r1, r3, #27
 8003b22:	bf44      	itt	mi
 8003b24:	2220      	movmi	r2, #32
 8003b26:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b2a:	071a      	lsls	r2, r3, #28
 8003b2c:	bf44      	itt	mi
 8003b2e:	222b      	movmi	r2, #43	; 0x2b
 8003b30:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b34:	782a      	ldrb	r2, [r5, #0]
 8003b36:	2a2a      	cmp	r2, #42	; 0x2a
 8003b38:	d02c      	beq.n	8003b94 <_vfiprintf_r+0x110>
 8003b3a:	9a07      	ldr	r2, [sp, #28]
 8003b3c:	2100      	movs	r1, #0
 8003b3e:	200a      	movs	r0, #10
 8003b40:	46a8      	mov	r8, r5
 8003b42:	3501      	adds	r5, #1
 8003b44:	f898 3000 	ldrb.w	r3, [r8]
 8003b48:	3b30      	subs	r3, #48	; 0x30
 8003b4a:	2b09      	cmp	r3, #9
 8003b4c:	d96d      	bls.n	8003c2a <_vfiprintf_r+0x1a6>
 8003b4e:	b371      	cbz	r1, 8003bae <_vfiprintf_r+0x12a>
 8003b50:	e026      	b.n	8003ba0 <_vfiprintf_r+0x11c>
 8003b52:	4b51      	ldr	r3, [pc, #324]	; (8003c98 <_vfiprintf_r+0x214>)
 8003b54:	429c      	cmp	r4, r3
 8003b56:	d101      	bne.n	8003b5c <_vfiprintf_r+0xd8>
 8003b58:	68b4      	ldr	r4, [r6, #8]
 8003b5a:	e7a3      	b.n	8003aa4 <_vfiprintf_r+0x20>
 8003b5c:	4b4f      	ldr	r3, [pc, #316]	; (8003c9c <_vfiprintf_r+0x218>)
 8003b5e:	429c      	cmp	r4, r3
 8003b60:	bf08      	it	eq
 8003b62:	68f4      	ldreq	r4, [r6, #12]
 8003b64:	e79e      	b.n	8003aa4 <_vfiprintf_r+0x20>
 8003b66:	4621      	mov	r1, r4
 8003b68:	4630      	mov	r0, r6
 8003b6a:	f000 faef 	bl	800414c <__swsetup_r>
 8003b6e:	2800      	cmp	r0, #0
 8003b70:	d09e      	beq.n	8003ab0 <_vfiprintf_r+0x2c>
 8003b72:	f04f 30ff 	mov.w	r0, #4294967295
 8003b76:	b01d      	add	sp, #116	; 0x74
 8003b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b7c:	2b25      	cmp	r3, #37	; 0x25
 8003b7e:	d0a7      	beq.n	8003ad0 <_vfiprintf_r+0x4c>
 8003b80:	46a8      	mov	r8, r5
 8003b82:	e7a0      	b.n	8003ac6 <_vfiprintf_r+0x42>
 8003b84:	4a43      	ldr	r2, [pc, #268]	; (8003c94 <_vfiprintf_r+0x210>)
 8003b86:	1a80      	subs	r0, r0, r2
 8003b88:	fa0b f000 	lsl.w	r0, fp, r0
 8003b8c:	4318      	orrs	r0, r3
 8003b8e:	9004      	str	r0, [sp, #16]
 8003b90:	4645      	mov	r5, r8
 8003b92:	e7bb      	b.n	8003b0c <_vfiprintf_r+0x88>
 8003b94:	9a03      	ldr	r2, [sp, #12]
 8003b96:	1d11      	adds	r1, r2, #4
 8003b98:	6812      	ldr	r2, [r2, #0]
 8003b9a:	9103      	str	r1, [sp, #12]
 8003b9c:	2a00      	cmp	r2, #0
 8003b9e:	db01      	blt.n	8003ba4 <_vfiprintf_r+0x120>
 8003ba0:	9207      	str	r2, [sp, #28]
 8003ba2:	e004      	b.n	8003bae <_vfiprintf_r+0x12a>
 8003ba4:	4252      	negs	r2, r2
 8003ba6:	f043 0302 	orr.w	r3, r3, #2
 8003baa:	9207      	str	r2, [sp, #28]
 8003bac:	9304      	str	r3, [sp, #16]
 8003bae:	f898 3000 	ldrb.w	r3, [r8]
 8003bb2:	2b2e      	cmp	r3, #46	; 0x2e
 8003bb4:	d110      	bne.n	8003bd8 <_vfiprintf_r+0x154>
 8003bb6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003bba:	2b2a      	cmp	r3, #42	; 0x2a
 8003bbc:	f108 0101 	add.w	r1, r8, #1
 8003bc0:	d137      	bne.n	8003c32 <_vfiprintf_r+0x1ae>
 8003bc2:	9b03      	ldr	r3, [sp, #12]
 8003bc4:	1d1a      	adds	r2, r3, #4
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	9203      	str	r2, [sp, #12]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	bfb8      	it	lt
 8003bce:	f04f 33ff 	movlt.w	r3, #4294967295
 8003bd2:	f108 0802 	add.w	r8, r8, #2
 8003bd6:	9305      	str	r3, [sp, #20]
 8003bd8:	4d31      	ldr	r5, [pc, #196]	; (8003ca0 <_vfiprintf_r+0x21c>)
 8003bda:	f898 1000 	ldrb.w	r1, [r8]
 8003bde:	2203      	movs	r2, #3
 8003be0:	4628      	mov	r0, r5
 8003be2:	f7fc faf5 	bl	80001d0 <memchr>
 8003be6:	b140      	cbz	r0, 8003bfa <_vfiprintf_r+0x176>
 8003be8:	2340      	movs	r3, #64	; 0x40
 8003bea:	1b40      	subs	r0, r0, r5
 8003bec:	fa03 f000 	lsl.w	r0, r3, r0
 8003bf0:	9b04      	ldr	r3, [sp, #16]
 8003bf2:	4303      	orrs	r3, r0
 8003bf4:	9304      	str	r3, [sp, #16]
 8003bf6:	f108 0801 	add.w	r8, r8, #1
 8003bfa:	f898 1000 	ldrb.w	r1, [r8]
 8003bfe:	4829      	ldr	r0, [pc, #164]	; (8003ca4 <_vfiprintf_r+0x220>)
 8003c00:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c04:	2206      	movs	r2, #6
 8003c06:	f108 0701 	add.w	r7, r8, #1
 8003c0a:	f7fc fae1 	bl	80001d0 <memchr>
 8003c0e:	2800      	cmp	r0, #0
 8003c10:	d034      	beq.n	8003c7c <_vfiprintf_r+0x1f8>
 8003c12:	4b25      	ldr	r3, [pc, #148]	; (8003ca8 <_vfiprintf_r+0x224>)
 8003c14:	bb03      	cbnz	r3, 8003c58 <_vfiprintf_r+0x1d4>
 8003c16:	9b03      	ldr	r3, [sp, #12]
 8003c18:	3307      	adds	r3, #7
 8003c1a:	f023 0307 	bic.w	r3, r3, #7
 8003c1e:	3308      	adds	r3, #8
 8003c20:	9303      	str	r3, [sp, #12]
 8003c22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c24:	444b      	add	r3, r9
 8003c26:	9309      	str	r3, [sp, #36]	; 0x24
 8003c28:	e74c      	b.n	8003ac4 <_vfiprintf_r+0x40>
 8003c2a:	fb00 3202 	mla	r2, r0, r2, r3
 8003c2e:	2101      	movs	r1, #1
 8003c30:	e786      	b.n	8003b40 <_vfiprintf_r+0xbc>
 8003c32:	2300      	movs	r3, #0
 8003c34:	9305      	str	r3, [sp, #20]
 8003c36:	4618      	mov	r0, r3
 8003c38:	250a      	movs	r5, #10
 8003c3a:	4688      	mov	r8, r1
 8003c3c:	3101      	adds	r1, #1
 8003c3e:	f898 2000 	ldrb.w	r2, [r8]
 8003c42:	3a30      	subs	r2, #48	; 0x30
 8003c44:	2a09      	cmp	r2, #9
 8003c46:	d903      	bls.n	8003c50 <_vfiprintf_r+0x1cc>
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d0c5      	beq.n	8003bd8 <_vfiprintf_r+0x154>
 8003c4c:	9005      	str	r0, [sp, #20]
 8003c4e:	e7c3      	b.n	8003bd8 <_vfiprintf_r+0x154>
 8003c50:	fb05 2000 	mla	r0, r5, r0, r2
 8003c54:	2301      	movs	r3, #1
 8003c56:	e7f0      	b.n	8003c3a <_vfiprintf_r+0x1b6>
 8003c58:	ab03      	add	r3, sp, #12
 8003c5a:	9300      	str	r3, [sp, #0]
 8003c5c:	4622      	mov	r2, r4
 8003c5e:	4b13      	ldr	r3, [pc, #76]	; (8003cac <_vfiprintf_r+0x228>)
 8003c60:	a904      	add	r1, sp, #16
 8003c62:	4630      	mov	r0, r6
 8003c64:	f3af 8000 	nop.w
 8003c68:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003c6c:	4681      	mov	r9, r0
 8003c6e:	d1d8      	bne.n	8003c22 <_vfiprintf_r+0x19e>
 8003c70:	89a3      	ldrh	r3, [r4, #12]
 8003c72:	065b      	lsls	r3, r3, #25
 8003c74:	f53f af7d 	bmi.w	8003b72 <_vfiprintf_r+0xee>
 8003c78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003c7a:	e77c      	b.n	8003b76 <_vfiprintf_r+0xf2>
 8003c7c:	ab03      	add	r3, sp, #12
 8003c7e:	9300      	str	r3, [sp, #0]
 8003c80:	4622      	mov	r2, r4
 8003c82:	4b0a      	ldr	r3, [pc, #40]	; (8003cac <_vfiprintf_r+0x228>)
 8003c84:	a904      	add	r1, sp, #16
 8003c86:	4630      	mov	r0, r6
 8003c88:	f000 f888 	bl	8003d9c <_printf_i>
 8003c8c:	e7ec      	b.n	8003c68 <_vfiprintf_r+0x1e4>
 8003c8e:	bf00      	nop
 8003c90:	0800471c 	.word	0x0800471c
 8003c94:	08004760 	.word	0x08004760
 8003c98:	0800473c 	.word	0x0800473c
 8003c9c:	080046fc 	.word	0x080046fc
 8003ca0:	08004766 	.word	0x08004766
 8003ca4:	0800476a 	.word	0x0800476a
 8003ca8:	00000000 	.word	0x00000000
 8003cac:	08003a61 	.word	0x08003a61

08003cb0 <_printf_common>:
 8003cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cb4:	4691      	mov	r9, r2
 8003cb6:	461f      	mov	r7, r3
 8003cb8:	688a      	ldr	r2, [r1, #8]
 8003cba:	690b      	ldr	r3, [r1, #16]
 8003cbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	bfb8      	it	lt
 8003cc4:	4613      	movlt	r3, r2
 8003cc6:	f8c9 3000 	str.w	r3, [r9]
 8003cca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003cce:	4606      	mov	r6, r0
 8003cd0:	460c      	mov	r4, r1
 8003cd2:	b112      	cbz	r2, 8003cda <_printf_common+0x2a>
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	f8c9 3000 	str.w	r3, [r9]
 8003cda:	6823      	ldr	r3, [r4, #0]
 8003cdc:	0699      	lsls	r1, r3, #26
 8003cde:	bf42      	ittt	mi
 8003ce0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003ce4:	3302      	addmi	r3, #2
 8003ce6:	f8c9 3000 	strmi.w	r3, [r9]
 8003cea:	6825      	ldr	r5, [r4, #0]
 8003cec:	f015 0506 	ands.w	r5, r5, #6
 8003cf0:	d107      	bne.n	8003d02 <_printf_common+0x52>
 8003cf2:	f104 0a19 	add.w	sl, r4, #25
 8003cf6:	68e3      	ldr	r3, [r4, #12]
 8003cf8:	f8d9 2000 	ldr.w	r2, [r9]
 8003cfc:	1a9b      	subs	r3, r3, r2
 8003cfe:	429d      	cmp	r5, r3
 8003d00:	db29      	blt.n	8003d56 <_printf_common+0xa6>
 8003d02:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003d06:	6822      	ldr	r2, [r4, #0]
 8003d08:	3300      	adds	r3, #0
 8003d0a:	bf18      	it	ne
 8003d0c:	2301      	movne	r3, #1
 8003d0e:	0692      	lsls	r2, r2, #26
 8003d10:	d42e      	bmi.n	8003d70 <_printf_common+0xc0>
 8003d12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d16:	4639      	mov	r1, r7
 8003d18:	4630      	mov	r0, r6
 8003d1a:	47c0      	blx	r8
 8003d1c:	3001      	adds	r0, #1
 8003d1e:	d021      	beq.n	8003d64 <_printf_common+0xb4>
 8003d20:	6823      	ldr	r3, [r4, #0]
 8003d22:	68e5      	ldr	r5, [r4, #12]
 8003d24:	f8d9 2000 	ldr.w	r2, [r9]
 8003d28:	f003 0306 	and.w	r3, r3, #6
 8003d2c:	2b04      	cmp	r3, #4
 8003d2e:	bf08      	it	eq
 8003d30:	1aad      	subeq	r5, r5, r2
 8003d32:	68a3      	ldr	r3, [r4, #8]
 8003d34:	6922      	ldr	r2, [r4, #16]
 8003d36:	bf0c      	ite	eq
 8003d38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d3c:	2500      	movne	r5, #0
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	bfc4      	itt	gt
 8003d42:	1a9b      	subgt	r3, r3, r2
 8003d44:	18ed      	addgt	r5, r5, r3
 8003d46:	f04f 0900 	mov.w	r9, #0
 8003d4a:	341a      	adds	r4, #26
 8003d4c:	454d      	cmp	r5, r9
 8003d4e:	d11b      	bne.n	8003d88 <_printf_common+0xd8>
 8003d50:	2000      	movs	r0, #0
 8003d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d56:	2301      	movs	r3, #1
 8003d58:	4652      	mov	r2, sl
 8003d5a:	4639      	mov	r1, r7
 8003d5c:	4630      	mov	r0, r6
 8003d5e:	47c0      	blx	r8
 8003d60:	3001      	adds	r0, #1
 8003d62:	d103      	bne.n	8003d6c <_printf_common+0xbc>
 8003d64:	f04f 30ff 	mov.w	r0, #4294967295
 8003d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d6c:	3501      	adds	r5, #1
 8003d6e:	e7c2      	b.n	8003cf6 <_printf_common+0x46>
 8003d70:	18e1      	adds	r1, r4, r3
 8003d72:	1c5a      	adds	r2, r3, #1
 8003d74:	2030      	movs	r0, #48	; 0x30
 8003d76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d7a:	4422      	add	r2, r4
 8003d7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003d80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003d84:	3302      	adds	r3, #2
 8003d86:	e7c4      	b.n	8003d12 <_printf_common+0x62>
 8003d88:	2301      	movs	r3, #1
 8003d8a:	4622      	mov	r2, r4
 8003d8c:	4639      	mov	r1, r7
 8003d8e:	4630      	mov	r0, r6
 8003d90:	47c0      	blx	r8
 8003d92:	3001      	adds	r0, #1
 8003d94:	d0e6      	beq.n	8003d64 <_printf_common+0xb4>
 8003d96:	f109 0901 	add.w	r9, r9, #1
 8003d9a:	e7d7      	b.n	8003d4c <_printf_common+0x9c>

08003d9c <_printf_i>:
 8003d9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003da0:	4617      	mov	r7, r2
 8003da2:	7e0a      	ldrb	r2, [r1, #24]
 8003da4:	b085      	sub	sp, #20
 8003da6:	2a6e      	cmp	r2, #110	; 0x6e
 8003da8:	4698      	mov	r8, r3
 8003daa:	4606      	mov	r6, r0
 8003dac:	460c      	mov	r4, r1
 8003dae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003db0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8003db4:	f000 80bc 	beq.w	8003f30 <_printf_i+0x194>
 8003db8:	d81a      	bhi.n	8003df0 <_printf_i+0x54>
 8003dba:	2a63      	cmp	r2, #99	; 0x63
 8003dbc:	d02e      	beq.n	8003e1c <_printf_i+0x80>
 8003dbe:	d80a      	bhi.n	8003dd6 <_printf_i+0x3a>
 8003dc0:	2a00      	cmp	r2, #0
 8003dc2:	f000 80c8 	beq.w	8003f56 <_printf_i+0x1ba>
 8003dc6:	2a58      	cmp	r2, #88	; 0x58
 8003dc8:	f000 808a 	beq.w	8003ee0 <_printf_i+0x144>
 8003dcc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003dd0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003dd4:	e02a      	b.n	8003e2c <_printf_i+0x90>
 8003dd6:	2a64      	cmp	r2, #100	; 0x64
 8003dd8:	d001      	beq.n	8003dde <_printf_i+0x42>
 8003dda:	2a69      	cmp	r2, #105	; 0x69
 8003ddc:	d1f6      	bne.n	8003dcc <_printf_i+0x30>
 8003dde:	6821      	ldr	r1, [r4, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003de6:	d023      	beq.n	8003e30 <_printf_i+0x94>
 8003de8:	1d11      	adds	r1, r2, #4
 8003dea:	6019      	str	r1, [r3, #0]
 8003dec:	6813      	ldr	r3, [r2, #0]
 8003dee:	e027      	b.n	8003e40 <_printf_i+0xa4>
 8003df0:	2a73      	cmp	r2, #115	; 0x73
 8003df2:	f000 80b4 	beq.w	8003f5e <_printf_i+0x1c2>
 8003df6:	d808      	bhi.n	8003e0a <_printf_i+0x6e>
 8003df8:	2a6f      	cmp	r2, #111	; 0x6f
 8003dfa:	d02a      	beq.n	8003e52 <_printf_i+0xb6>
 8003dfc:	2a70      	cmp	r2, #112	; 0x70
 8003dfe:	d1e5      	bne.n	8003dcc <_printf_i+0x30>
 8003e00:	680a      	ldr	r2, [r1, #0]
 8003e02:	f042 0220 	orr.w	r2, r2, #32
 8003e06:	600a      	str	r2, [r1, #0]
 8003e08:	e003      	b.n	8003e12 <_printf_i+0x76>
 8003e0a:	2a75      	cmp	r2, #117	; 0x75
 8003e0c:	d021      	beq.n	8003e52 <_printf_i+0xb6>
 8003e0e:	2a78      	cmp	r2, #120	; 0x78
 8003e10:	d1dc      	bne.n	8003dcc <_printf_i+0x30>
 8003e12:	2278      	movs	r2, #120	; 0x78
 8003e14:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003e18:	496e      	ldr	r1, [pc, #440]	; (8003fd4 <_printf_i+0x238>)
 8003e1a:	e064      	b.n	8003ee6 <_printf_i+0x14a>
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8003e22:	1d11      	adds	r1, r2, #4
 8003e24:	6019      	str	r1, [r3, #0]
 8003e26:	6813      	ldr	r3, [r2, #0]
 8003e28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e0a3      	b.n	8003f78 <_printf_i+0x1dc>
 8003e30:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003e34:	f102 0104 	add.w	r1, r2, #4
 8003e38:	6019      	str	r1, [r3, #0]
 8003e3a:	d0d7      	beq.n	8003dec <_printf_i+0x50>
 8003e3c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	da03      	bge.n	8003e4c <_printf_i+0xb0>
 8003e44:	222d      	movs	r2, #45	; 0x2d
 8003e46:	425b      	negs	r3, r3
 8003e48:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003e4c:	4962      	ldr	r1, [pc, #392]	; (8003fd8 <_printf_i+0x23c>)
 8003e4e:	220a      	movs	r2, #10
 8003e50:	e017      	b.n	8003e82 <_printf_i+0xe6>
 8003e52:	6820      	ldr	r0, [r4, #0]
 8003e54:	6819      	ldr	r1, [r3, #0]
 8003e56:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003e5a:	d003      	beq.n	8003e64 <_printf_i+0xc8>
 8003e5c:	1d08      	adds	r0, r1, #4
 8003e5e:	6018      	str	r0, [r3, #0]
 8003e60:	680b      	ldr	r3, [r1, #0]
 8003e62:	e006      	b.n	8003e72 <_printf_i+0xd6>
 8003e64:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003e68:	f101 0004 	add.w	r0, r1, #4
 8003e6c:	6018      	str	r0, [r3, #0]
 8003e6e:	d0f7      	beq.n	8003e60 <_printf_i+0xc4>
 8003e70:	880b      	ldrh	r3, [r1, #0]
 8003e72:	4959      	ldr	r1, [pc, #356]	; (8003fd8 <_printf_i+0x23c>)
 8003e74:	2a6f      	cmp	r2, #111	; 0x6f
 8003e76:	bf14      	ite	ne
 8003e78:	220a      	movne	r2, #10
 8003e7a:	2208      	moveq	r2, #8
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003e82:	6865      	ldr	r5, [r4, #4]
 8003e84:	60a5      	str	r5, [r4, #8]
 8003e86:	2d00      	cmp	r5, #0
 8003e88:	f2c0 809c 	blt.w	8003fc4 <_printf_i+0x228>
 8003e8c:	6820      	ldr	r0, [r4, #0]
 8003e8e:	f020 0004 	bic.w	r0, r0, #4
 8003e92:	6020      	str	r0, [r4, #0]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d13f      	bne.n	8003f18 <_printf_i+0x17c>
 8003e98:	2d00      	cmp	r5, #0
 8003e9a:	f040 8095 	bne.w	8003fc8 <_printf_i+0x22c>
 8003e9e:	4675      	mov	r5, lr
 8003ea0:	2a08      	cmp	r2, #8
 8003ea2:	d10b      	bne.n	8003ebc <_printf_i+0x120>
 8003ea4:	6823      	ldr	r3, [r4, #0]
 8003ea6:	07da      	lsls	r2, r3, #31
 8003ea8:	d508      	bpl.n	8003ebc <_printf_i+0x120>
 8003eaa:	6923      	ldr	r3, [r4, #16]
 8003eac:	6862      	ldr	r2, [r4, #4]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	bfde      	ittt	le
 8003eb2:	2330      	movle	r3, #48	; 0x30
 8003eb4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003eb8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003ebc:	ebae 0305 	sub.w	r3, lr, r5
 8003ec0:	6123      	str	r3, [r4, #16]
 8003ec2:	f8cd 8000 	str.w	r8, [sp]
 8003ec6:	463b      	mov	r3, r7
 8003ec8:	aa03      	add	r2, sp, #12
 8003eca:	4621      	mov	r1, r4
 8003ecc:	4630      	mov	r0, r6
 8003ece:	f7ff feef 	bl	8003cb0 <_printf_common>
 8003ed2:	3001      	adds	r0, #1
 8003ed4:	d155      	bne.n	8003f82 <_printf_i+0x1e6>
 8003ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8003eda:	b005      	add	sp, #20
 8003edc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ee0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003ee4:	493c      	ldr	r1, [pc, #240]	; (8003fd8 <_printf_i+0x23c>)
 8003ee6:	6822      	ldr	r2, [r4, #0]
 8003ee8:	6818      	ldr	r0, [r3, #0]
 8003eea:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003eee:	f100 0504 	add.w	r5, r0, #4
 8003ef2:	601d      	str	r5, [r3, #0]
 8003ef4:	d001      	beq.n	8003efa <_printf_i+0x15e>
 8003ef6:	6803      	ldr	r3, [r0, #0]
 8003ef8:	e002      	b.n	8003f00 <_printf_i+0x164>
 8003efa:	0655      	lsls	r5, r2, #25
 8003efc:	d5fb      	bpl.n	8003ef6 <_printf_i+0x15a>
 8003efe:	8803      	ldrh	r3, [r0, #0]
 8003f00:	07d0      	lsls	r0, r2, #31
 8003f02:	bf44      	itt	mi
 8003f04:	f042 0220 	orrmi.w	r2, r2, #32
 8003f08:	6022      	strmi	r2, [r4, #0]
 8003f0a:	b91b      	cbnz	r3, 8003f14 <_printf_i+0x178>
 8003f0c:	6822      	ldr	r2, [r4, #0]
 8003f0e:	f022 0220 	bic.w	r2, r2, #32
 8003f12:	6022      	str	r2, [r4, #0]
 8003f14:	2210      	movs	r2, #16
 8003f16:	e7b1      	b.n	8003e7c <_printf_i+0xe0>
 8003f18:	4675      	mov	r5, lr
 8003f1a:	fbb3 f0f2 	udiv	r0, r3, r2
 8003f1e:	fb02 3310 	mls	r3, r2, r0, r3
 8003f22:	5ccb      	ldrb	r3, [r1, r3]
 8003f24:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2800      	cmp	r0, #0
 8003f2c:	d1f5      	bne.n	8003f1a <_printf_i+0x17e>
 8003f2e:	e7b7      	b.n	8003ea0 <_printf_i+0x104>
 8003f30:	6808      	ldr	r0, [r1, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	6949      	ldr	r1, [r1, #20]
 8003f36:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003f3a:	d004      	beq.n	8003f46 <_printf_i+0x1aa>
 8003f3c:	1d10      	adds	r0, r2, #4
 8003f3e:	6018      	str	r0, [r3, #0]
 8003f40:	6813      	ldr	r3, [r2, #0]
 8003f42:	6019      	str	r1, [r3, #0]
 8003f44:	e007      	b.n	8003f56 <_printf_i+0x1ba>
 8003f46:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003f4a:	f102 0004 	add.w	r0, r2, #4
 8003f4e:	6018      	str	r0, [r3, #0]
 8003f50:	6813      	ldr	r3, [r2, #0]
 8003f52:	d0f6      	beq.n	8003f42 <_printf_i+0x1a6>
 8003f54:	8019      	strh	r1, [r3, #0]
 8003f56:	2300      	movs	r3, #0
 8003f58:	6123      	str	r3, [r4, #16]
 8003f5a:	4675      	mov	r5, lr
 8003f5c:	e7b1      	b.n	8003ec2 <_printf_i+0x126>
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	1d11      	adds	r1, r2, #4
 8003f62:	6019      	str	r1, [r3, #0]
 8003f64:	6815      	ldr	r5, [r2, #0]
 8003f66:	6862      	ldr	r2, [r4, #4]
 8003f68:	2100      	movs	r1, #0
 8003f6a:	4628      	mov	r0, r5
 8003f6c:	f7fc f930 	bl	80001d0 <memchr>
 8003f70:	b108      	cbz	r0, 8003f76 <_printf_i+0x1da>
 8003f72:	1b40      	subs	r0, r0, r5
 8003f74:	6060      	str	r0, [r4, #4]
 8003f76:	6863      	ldr	r3, [r4, #4]
 8003f78:	6123      	str	r3, [r4, #16]
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f80:	e79f      	b.n	8003ec2 <_printf_i+0x126>
 8003f82:	6923      	ldr	r3, [r4, #16]
 8003f84:	462a      	mov	r2, r5
 8003f86:	4639      	mov	r1, r7
 8003f88:	4630      	mov	r0, r6
 8003f8a:	47c0      	blx	r8
 8003f8c:	3001      	adds	r0, #1
 8003f8e:	d0a2      	beq.n	8003ed6 <_printf_i+0x13a>
 8003f90:	6823      	ldr	r3, [r4, #0]
 8003f92:	079b      	lsls	r3, r3, #30
 8003f94:	d507      	bpl.n	8003fa6 <_printf_i+0x20a>
 8003f96:	2500      	movs	r5, #0
 8003f98:	f104 0919 	add.w	r9, r4, #25
 8003f9c:	68e3      	ldr	r3, [r4, #12]
 8003f9e:	9a03      	ldr	r2, [sp, #12]
 8003fa0:	1a9b      	subs	r3, r3, r2
 8003fa2:	429d      	cmp	r5, r3
 8003fa4:	db05      	blt.n	8003fb2 <_printf_i+0x216>
 8003fa6:	68e0      	ldr	r0, [r4, #12]
 8003fa8:	9b03      	ldr	r3, [sp, #12]
 8003faa:	4298      	cmp	r0, r3
 8003fac:	bfb8      	it	lt
 8003fae:	4618      	movlt	r0, r3
 8003fb0:	e793      	b.n	8003eda <_printf_i+0x13e>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	464a      	mov	r2, r9
 8003fb6:	4639      	mov	r1, r7
 8003fb8:	4630      	mov	r0, r6
 8003fba:	47c0      	blx	r8
 8003fbc:	3001      	adds	r0, #1
 8003fbe:	d08a      	beq.n	8003ed6 <_printf_i+0x13a>
 8003fc0:	3501      	adds	r5, #1
 8003fc2:	e7eb      	b.n	8003f9c <_printf_i+0x200>
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d1a7      	bne.n	8003f18 <_printf_i+0x17c>
 8003fc8:	780b      	ldrb	r3, [r1, #0]
 8003fca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003fce:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003fd2:	e765      	b.n	8003ea0 <_printf_i+0x104>
 8003fd4:	08004782 	.word	0x08004782
 8003fd8:	08004771 	.word	0x08004771

08003fdc <_sbrk_r>:
 8003fdc:	b538      	push	{r3, r4, r5, lr}
 8003fde:	4c06      	ldr	r4, [pc, #24]	; (8003ff8 <_sbrk_r+0x1c>)
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	4605      	mov	r5, r0
 8003fe4:	4608      	mov	r0, r1
 8003fe6:	6023      	str	r3, [r4, #0]
 8003fe8:	f000 fb02 	bl	80045f0 <_sbrk>
 8003fec:	1c43      	adds	r3, r0, #1
 8003fee:	d102      	bne.n	8003ff6 <_sbrk_r+0x1a>
 8003ff0:	6823      	ldr	r3, [r4, #0]
 8003ff2:	b103      	cbz	r3, 8003ff6 <_sbrk_r+0x1a>
 8003ff4:	602b      	str	r3, [r5, #0]
 8003ff6:	bd38      	pop	{r3, r4, r5, pc}
 8003ff8:	200029b8 	.word	0x200029b8

08003ffc <__sread>:
 8003ffc:	b510      	push	{r4, lr}
 8003ffe:	460c      	mov	r4, r1
 8004000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004004:	f000 fa98 	bl	8004538 <_read_r>
 8004008:	2800      	cmp	r0, #0
 800400a:	bfab      	itete	ge
 800400c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800400e:	89a3      	ldrhlt	r3, [r4, #12]
 8004010:	181b      	addge	r3, r3, r0
 8004012:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004016:	bfac      	ite	ge
 8004018:	6563      	strge	r3, [r4, #84]	; 0x54
 800401a:	81a3      	strhlt	r3, [r4, #12]
 800401c:	bd10      	pop	{r4, pc}

0800401e <__swrite>:
 800401e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004022:	461f      	mov	r7, r3
 8004024:	898b      	ldrh	r3, [r1, #12]
 8004026:	05db      	lsls	r3, r3, #23
 8004028:	4605      	mov	r5, r0
 800402a:	460c      	mov	r4, r1
 800402c:	4616      	mov	r6, r2
 800402e:	d505      	bpl.n	800403c <__swrite+0x1e>
 8004030:	2302      	movs	r3, #2
 8004032:	2200      	movs	r2, #0
 8004034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004038:	f000 f9b8 	bl	80043ac <_lseek_r>
 800403c:	89a3      	ldrh	r3, [r4, #12]
 800403e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004042:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004046:	81a3      	strh	r3, [r4, #12]
 8004048:	4632      	mov	r2, r6
 800404a:	463b      	mov	r3, r7
 800404c:	4628      	mov	r0, r5
 800404e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004052:	f000 b869 	b.w	8004128 <_write_r>

08004056 <__sseek>:
 8004056:	b510      	push	{r4, lr}
 8004058:	460c      	mov	r4, r1
 800405a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800405e:	f000 f9a5 	bl	80043ac <_lseek_r>
 8004062:	1c43      	adds	r3, r0, #1
 8004064:	89a3      	ldrh	r3, [r4, #12]
 8004066:	bf15      	itete	ne
 8004068:	6560      	strne	r0, [r4, #84]	; 0x54
 800406a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800406e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004072:	81a3      	strheq	r3, [r4, #12]
 8004074:	bf18      	it	ne
 8004076:	81a3      	strhne	r3, [r4, #12]
 8004078:	bd10      	pop	{r4, pc}

0800407a <__sclose>:
 800407a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800407e:	f000 b8d3 	b.w	8004228 <_close_r>
	...

08004084 <__swbuf_r>:
 8004084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004086:	460e      	mov	r6, r1
 8004088:	4614      	mov	r4, r2
 800408a:	4605      	mov	r5, r0
 800408c:	b118      	cbz	r0, 8004096 <__swbuf_r+0x12>
 800408e:	6983      	ldr	r3, [r0, #24]
 8004090:	b90b      	cbnz	r3, 8004096 <__swbuf_r+0x12>
 8004092:	f7ff fbe5 	bl	8003860 <__sinit>
 8004096:	4b21      	ldr	r3, [pc, #132]	; (800411c <__swbuf_r+0x98>)
 8004098:	429c      	cmp	r4, r3
 800409a:	d12a      	bne.n	80040f2 <__swbuf_r+0x6e>
 800409c:	686c      	ldr	r4, [r5, #4]
 800409e:	69a3      	ldr	r3, [r4, #24]
 80040a0:	60a3      	str	r3, [r4, #8]
 80040a2:	89a3      	ldrh	r3, [r4, #12]
 80040a4:	071a      	lsls	r2, r3, #28
 80040a6:	d52e      	bpl.n	8004106 <__swbuf_r+0x82>
 80040a8:	6923      	ldr	r3, [r4, #16]
 80040aa:	b363      	cbz	r3, 8004106 <__swbuf_r+0x82>
 80040ac:	6923      	ldr	r3, [r4, #16]
 80040ae:	6820      	ldr	r0, [r4, #0]
 80040b0:	1ac0      	subs	r0, r0, r3
 80040b2:	6963      	ldr	r3, [r4, #20]
 80040b4:	b2f6      	uxtb	r6, r6
 80040b6:	4298      	cmp	r0, r3
 80040b8:	4637      	mov	r7, r6
 80040ba:	db04      	blt.n	80040c6 <__swbuf_r+0x42>
 80040bc:	4621      	mov	r1, r4
 80040be:	4628      	mov	r0, r5
 80040c0:	f000 f94a 	bl	8004358 <_fflush_r>
 80040c4:	bb28      	cbnz	r0, 8004112 <__swbuf_r+0x8e>
 80040c6:	68a3      	ldr	r3, [r4, #8]
 80040c8:	3b01      	subs	r3, #1
 80040ca:	60a3      	str	r3, [r4, #8]
 80040cc:	6823      	ldr	r3, [r4, #0]
 80040ce:	1c5a      	adds	r2, r3, #1
 80040d0:	6022      	str	r2, [r4, #0]
 80040d2:	701e      	strb	r6, [r3, #0]
 80040d4:	6963      	ldr	r3, [r4, #20]
 80040d6:	3001      	adds	r0, #1
 80040d8:	4298      	cmp	r0, r3
 80040da:	d004      	beq.n	80040e6 <__swbuf_r+0x62>
 80040dc:	89a3      	ldrh	r3, [r4, #12]
 80040de:	07db      	lsls	r3, r3, #31
 80040e0:	d519      	bpl.n	8004116 <__swbuf_r+0x92>
 80040e2:	2e0a      	cmp	r6, #10
 80040e4:	d117      	bne.n	8004116 <__swbuf_r+0x92>
 80040e6:	4621      	mov	r1, r4
 80040e8:	4628      	mov	r0, r5
 80040ea:	f000 f935 	bl	8004358 <_fflush_r>
 80040ee:	b190      	cbz	r0, 8004116 <__swbuf_r+0x92>
 80040f0:	e00f      	b.n	8004112 <__swbuf_r+0x8e>
 80040f2:	4b0b      	ldr	r3, [pc, #44]	; (8004120 <__swbuf_r+0x9c>)
 80040f4:	429c      	cmp	r4, r3
 80040f6:	d101      	bne.n	80040fc <__swbuf_r+0x78>
 80040f8:	68ac      	ldr	r4, [r5, #8]
 80040fa:	e7d0      	b.n	800409e <__swbuf_r+0x1a>
 80040fc:	4b09      	ldr	r3, [pc, #36]	; (8004124 <__swbuf_r+0xa0>)
 80040fe:	429c      	cmp	r4, r3
 8004100:	bf08      	it	eq
 8004102:	68ec      	ldreq	r4, [r5, #12]
 8004104:	e7cb      	b.n	800409e <__swbuf_r+0x1a>
 8004106:	4621      	mov	r1, r4
 8004108:	4628      	mov	r0, r5
 800410a:	f000 f81f 	bl	800414c <__swsetup_r>
 800410e:	2800      	cmp	r0, #0
 8004110:	d0cc      	beq.n	80040ac <__swbuf_r+0x28>
 8004112:	f04f 37ff 	mov.w	r7, #4294967295
 8004116:	4638      	mov	r0, r7
 8004118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800411a:	bf00      	nop
 800411c:	0800471c 	.word	0x0800471c
 8004120:	0800473c 	.word	0x0800473c
 8004124:	080046fc 	.word	0x080046fc

08004128 <_write_r>:
 8004128:	b538      	push	{r3, r4, r5, lr}
 800412a:	4c07      	ldr	r4, [pc, #28]	; (8004148 <_write_r+0x20>)
 800412c:	4605      	mov	r5, r0
 800412e:	4608      	mov	r0, r1
 8004130:	4611      	mov	r1, r2
 8004132:	2200      	movs	r2, #0
 8004134:	6022      	str	r2, [r4, #0]
 8004136:	461a      	mov	r2, r3
 8004138:	f7ff f91a 	bl	8003370 <_write>
 800413c:	1c43      	adds	r3, r0, #1
 800413e:	d102      	bne.n	8004146 <_write_r+0x1e>
 8004140:	6823      	ldr	r3, [r4, #0]
 8004142:	b103      	cbz	r3, 8004146 <_write_r+0x1e>
 8004144:	602b      	str	r3, [r5, #0]
 8004146:	bd38      	pop	{r3, r4, r5, pc}
 8004148:	200029b8 	.word	0x200029b8

0800414c <__swsetup_r>:
 800414c:	4b32      	ldr	r3, [pc, #200]	; (8004218 <__swsetup_r+0xcc>)
 800414e:	b570      	push	{r4, r5, r6, lr}
 8004150:	681d      	ldr	r5, [r3, #0]
 8004152:	4606      	mov	r6, r0
 8004154:	460c      	mov	r4, r1
 8004156:	b125      	cbz	r5, 8004162 <__swsetup_r+0x16>
 8004158:	69ab      	ldr	r3, [r5, #24]
 800415a:	b913      	cbnz	r3, 8004162 <__swsetup_r+0x16>
 800415c:	4628      	mov	r0, r5
 800415e:	f7ff fb7f 	bl	8003860 <__sinit>
 8004162:	4b2e      	ldr	r3, [pc, #184]	; (800421c <__swsetup_r+0xd0>)
 8004164:	429c      	cmp	r4, r3
 8004166:	d10f      	bne.n	8004188 <__swsetup_r+0x3c>
 8004168:	686c      	ldr	r4, [r5, #4]
 800416a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800416e:	b29a      	uxth	r2, r3
 8004170:	0715      	lsls	r5, r2, #28
 8004172:	d42c      	bmi.n	80041ce <__swsetup_r+0x82>
 8004174:	06d0      	lsls	r0, r2, #27
 8004176:	d411      	bmi.n	800419c <__swsetup_r+0x50>
 8004178:	2209      	movs	r2, #9
 800417a:	6032      	str	r2, [r6, #0]
 800417c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004180:	81a3      	strh	r3, [r4, #12]
 8004182:	f04f 30ff 	mov.w	r0, #4294967295
 8004186:	bd70      	pop	{r4, r5, r6, pc}
 8004188:	4b25      	ldr	r3, [pc, #148]	; (8004220 <__swsetup_r+0xd4>)
 800418a:	429c      	cmp	r4, r3
 800418c:	d101      	bne.n	8004192 <__swsetup_r+0x46>
 800418e:	68ac      	ldr	r4, [r5, #8]
 8004190:	e7eb      	b.n	800416a <__swsetup_r+0x1e>
 8004192:	4b24      	ldr	r3, [pc, #144]	; (8004224 <__swsetup_r+0xd8>)
 8004194:	429c      	cmp	r4, r3
 8004196:	bf08      	it	eq
 8004198:	68ec      	ldreq	r4, [r5, #12]
 800419a:	e7e6      	b.n	800416a <__swsetup_r+0x1e>
 800419c:	0751      	lsls	r1, r2, #29
 800419e:	d512      	bpl.n	80041c6 <__swsetup_r+0x7a>
 80041a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80041a2:	b141      	cbz	r1, 80041b6 <__swsetup_r+0x6a>
 80041a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80041a8:	4299      	cmp	r1, r3
 80041aa:	d002      	beq.n	80041b2 <__swsetup_r+0x66>
 80041ac:	4630      	mov	r0, r6
 80041ae:	f000 f975 	bl	800449c <_free_r>
 80041b2:	2300      	movs	r3, #0
 80041b4:	6363      	str	r3, [r4, #52]	; 0x34
 80041b6:	89a3      	ldrh	r3, [r4, #12]
 80041b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80041bc:	81a3      	strh	r3, [r4, #12]
 80041be:	2300      	movs	r3, #0
 80041c0:	6063      	str	r3, [r4, #4]
 80041c2:	6923      	ldr	r3, [r4, #16]
 80041c4:	6023      	str	r3, [r4, #0]
 80041c6:	89a3      	ldrh	r3, [r4, #12]
 80041c8:	f043 0308 	orr.w	r3, r3, #8
 80041cc:	81a3      	strh	r3, [r4, #12]
 80041ce:	6923      	ldr	r3, [r4, #16]
 80041d0:	b94b      	cbnz	r3, 80041e6 <__swsetup_r+0x9a>
 80041d2:	89a3      	ldrh	r3, [r4, #12]
 80041d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80041d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041dc:	d003      	beq.n	80041e6 <__swsetup_r+0x9a>
 80041de:	4621      	mov	r1, r4
 80041e0:	4630      	mov	r0, r6
 80041e2:	f000 f919 	bl	8004418 <__smakebuf_r>
 80041e6:	89a2      	ldrh	r2, [r4, #12]
 80041e8:	f012 0301 	ands.w	r3, r2, #1
 80041ec:	d00c      	beq.n	8004208 <__swsetup_r+0xbc>
 80041ee:	2300      	movs	r3, #0
 80041f0:	60a3      	str	r3, [r4, #8]
 80041f2:	6963      	ldr	r3, [r4, #20]
 80041f4:	425b      	negs	r3, r3
 80041f6:	61a3      	str	r3, [r4, #24]
 80041f8:	6923      	ldr	r3, [r4, #16]
 80041fa:	b953      	cbnz	r3, 8004212 <__swsetup_r+0xc6>
 80041fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004200:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004204:	d1ba      	bne.n	800417c <__swsetup_r+0x30>
 8004206:	bd70      	pop	{r4, r5, r6, pc}
 8004208:	0792      	lsls	r2, r2, #30
 800420a:	bf58      	it	pl
 800420c:	6963      	ldrpl	r3, [r4, #20]
 800420e:	60a3      	str	r3, [r4, #8]
 8004210:	e7f2      	b.n	80041f8 <__swsetup_r+0xac>
 8004212:	2000      	movs	r0, #0
 8004214:	e7f7      	b.n	8004206 <__swsetup_r+0xba>
 8004216:	bf00      	nop
 8004218:	20000008 	.word	0x20000008
 800421c:	0800471c 	.word	0x0800471c
 8004220:	0800473c 	.word	0x0800473c
 8004224:	080046fc 	.word	0x080046fc

08004228 <_close_r>:
 8004228:	b538      	push	{r3, r4, r5, lr}
 800422a:	4c06      	ldr	r4, [pc, #24]	; (8004244 <_close_r+0x1c>)
 800422c:	2300      	movs	r3, #0
 800422e:	4605      	mov	r5, r0
 8004230:	4608      	mov	r0, r1
 8004232:	6023      	str	r3, [r4, #0]
 8004234:	f000 f9b4 	bl	80045a0 <_close>
 8004238:	1c43      	adds	r3, r0, #1
 800423a:	d102      	bne.n	8004242 <_close_r+0x1a>
 800423c:	6823      	ldr	r3, [r4, #0]
 800423e:	b103      	cbz	r3, 8004242 <_close_r+0x1a>
 8004240:	602b      	str	r3, [r5, #0]
 8004242:	bd38      	pop	{r3, r4, r5, pc}
 8004244:	200029b8 	.word	0x200029b8

08004248 <__sflush_r>:
 8004248:	898a      	ldrh	r2, [r1, #12]
 800424a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800424e:	4605      	mov	r5, r0
 8004250:	0710      	lsls	r0, r2, #28
 8004252:	460c      	mov	r4, r1
 8004254:	d45a      	bmi.n	800430c <__sflush_r+0xc4>
 8004256:	684b      	ldr	r3, [r1, #4]
 8004258:	2b00      	cmp	r3, #0
 800425a:	dc05      	bgt.n	8004268 <__sflush_r+0x20>
 800425c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800425e:	2b00      	cmp	r3, #0
 8004260:	dc02      	bgt.n	8004268 <__sflush_r+0x20>
 8004262:	2000      	movs	r0, #0
 8004264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004268:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800426a:	2e00      	cmp	r6, #0
 800426c:	d0f9      	beq.n	8004262 <__sflush_r+0x1a>
 800426e:	2300      	movs	r3, #0
 8004270:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004274:	682f      	ldr	r7, [r5, #0]
 8004276:	602b      	str	r3, [r5, #0]
 8004278:	d033      	beq.n	80042e2 <__sflush_r+0x9a>
 800427a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800427c:	89a3      	ldrh	r3, [r4, #12]
 800427e:	075a      	lsls	r2, r3, #29
 8004280:	d505      	bpl.n	800428e <__sflush_r+0x46>
 8004282:	6863      	ldr	r3, [r4, #4]
 8004284:	1ac0      	subs	r0, r0, r3
 8004286:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004288:	b10b      	cbz	r3, 800428e <__sflush_r+0x46>
 800428a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800428c:	1ac0      	subs	r0, r0, r3
 800428e:	2300      	movs	r3, #0
 8004290:	4602      	mov	r2, r0
 8004292:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004294:	6a21      	ldr	r1, [r4, #32]
 8004296:	4628      	mov	r0, r5
 8004298:	47b0      	blx	r6
 800429a:	1c43      	adds	r3, r0, #1
 800429c:	89a3      	ldrh	r3, [r4, #12]
 800429e:	d106      	bne.n	80042ae <__sflush_r+0x66>
 80042a0:	6829      	ldr	r1, [r5, #0]
 80042a2:	291d      	cmp	r1, #29
 80042a4:	d84b      	bhi.n	800433e <__sflush_r+0xf6>
 80042a6:	4a2b      	ldr	r2, [pc, #172]	; (8004354 <__sflush_r+0x10c>)
 80042a8:	40ca      	lsrs	r2, r1
 80042aa:	07d6      	lsls	r6, r2, #31
 80042ac:	d547      	bpl.n	800433e <__sflush_r+0xf6>
 80042ae:	2200      	movs	r2, #0
 80042b0:	6062      	str	r2, [r4, #4]
 80042b2:	04d9      	lsls	r1, r3, #19
 80042b4:	6922      	ldr	r2, [r4, #16]
 80042b6:	6022      	str	r2, [r4, #0]
 80042b8:	d504      	bpl.n	80042c4 <__sflush_r+0x7c>
 80042ba:	1c42      	adds	r2, r0, #1
 80042bc:	d101      	bne.n	80042c2 <__sflush_r+0x7a>
 80042be:	682b      	ldr	r3, [r5, #0]
 80042c0:	b903      	cbnz	r3, 80042c4 <__sflush_r+0x7c>
 80042c2:	6560      	str	r0, [r4, #84]	; 0x54
 80042c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80042c6:	602f      	str	r7, [r5, #0]
 80042c8:	2900      	cmp	r1, #0
 80042ca:	d0ca      	beq.n	8004262 <__sflush_r+0x1a>
 80042cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80042d0:	4299      	cmp	r1, r3
 80042d2:	d002      	beq.n	80042da <__sflush_r+0x92>
 80042d4:	4628      	mov	r0, r5
 80042d6:	f000 f8e1 	bl	800449c <_free_r>
 80042da:	2000      	movs	r0, #0
 80042dc:	6360      	str	r0, [r4, #52]	; 0x34
 80042de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042e2:	6a21      	ldr	r1, [r4, #32]
 80042e4:	2301      	movs	r3, #1
 80042e6:	4628      	mov	r0, r5
 80042e8:	47b0      	blx	r6
 80042ea:	1c41      	adds	r1, r0, #1
 80042ec:	d1c6      	bne.n	800427c <__sflush_r+0x34>
 80042ee:	682b      	ldr	r3, [r5, #0]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d0c3      	beq.n	800427c <__sflush_r+0x34>
 80042f4:	2b1d      	cmp	r3, #29
 80042f6:	d001      	beq.n	80042fc <__sflush_r+0xb4>
 80042f8:	2b16      	cmp	r3, #22
 80042fa:	d101      	bne.n	8004300 <__sflush_r+0xb8>
 80042fc:	602f      	str	r7, [r5, #0]
 80042fe:	e7b0      	b.n	8004262 <__sflush_r+0x1a>
 8004300:	89a3      	ldrh	r3, [r4, #12]
 8004302:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004306:	81a3      	strh	r3, [r4, #12]
 8004308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800430c:	690f      	ldr	r7, [r1, #16]
 800430e:	2f00      	cmp	r7, #0
 8004310:	d0a7      	beq.n	8004262 <__sflush_r+0x1a>
 8004312:	0793      	lsls	r3, r2, #30
 8004314:	680e      	ldr	r6, [r1, #0]
 8004316:	bf08      	it	eq
 8004318:	694b      	ldreq	r3, [r1, #20]
 800431a:	600f      	str	r7, [r1, #0]
 800431c:	bf18      	it	ne
 800431e:	2300      	movne	r3, #0
 8004320:	eba6 0807 	sub.w	r8, r6, r7
 8004324:	608b      	str	r3, [r1, #8]
 8004326:	f1b8 0f00 	cmp.w	r8, #0
 800432a:	dd9a      	ble.n	8004262 <__sflush_r+0x1a>
 800432c:	4643      	mov	r3, r8
 800432e:	463a      	mov	r2, r7
 8004330:	6a21      	ldr	r1, [r4, #32]
 8004332:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004334:	4628      	mov	r0, r5
 8004336:	47b0      	blx	r6
 8004338:	2800      	cmp	r0, #0
 800433a:	dc07      	bgt.n	800434c <__sflush_r+0x104>
 800433c:	89a3      	ldrh	r3, [r4, #12]
 800433e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004342:	81a3      	strh	r3, [r4, #12]
 8004344:	f04f 30ff 	mov.w	r0, #4294967295
 8004348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800434c:	4407      	add	r7, r0
 800434e:	eba8 0800 	sub.w	r8, r8, r0
 8004352:	e7e8      	b.n	8004326 <__sflush_r+0xde>
 8004354:	20400001 	.word	0x20400001

08004358 <_fflush_r>:
 8004358:	b538      	push	{r3, r4, r5, lr}
 800435a:	690b      	ldr	r3, [r1, #16]
 800435c:	4605      	mov	r5, r0
 800435e:	460c      	mov	r4, r1
 8004360:	b1db      	cbz	r3, 800439a <_fflush_r+0x42>
 8004362:	b118      	cbz	r0, 800436c <_fflush_r+0x14>
 8004364:	6983      	ldr	r3, [r0, #24]
 8004366:	b90b      	cbnz	r3, 800436c <_fflush_r+0x14>
 8004368:	f7ff fa7a 	bl	8003860 <__sinit>
 800436c:	4b0c      	ldr	r3, [pc, #48]	; (80043a0 <_fflush_r+0x48>)
 800436e:	429c      	cmp	r4, r3
 8004370:	d109      	bne.n	8004386 <_fflush_r+0x2e>
 8004372:	686c      	ldr	r4, [r5, #4]
 8004374:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004378:	b17b      	cbz	r3, 800439a <_fflush_r+0x42>
 800437a:	4621      	mov	r1, r4
 800437c:	4628      	mov	r0, r5
 800437e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004382:	f7ff bf61 	b.w	8004248 <__sflush_r>
 8004386:	4b07      	ldr	r3, [pc, #28]	; (80043a4 <_fflush_r+0x4c>)
 8004388:	429c      	cmp	r4, r3
 800438a:	d101      	bne.n	8004390 <_fflush_r+0x38>
 800438c:	68ac      	ldr	r4, [r5, #8]
 800438e:	e7f1      	b.n	8004374 <_fflush_r+0x1c>
 8004390:	4b05      	ldr	r3, [pc, #20]	; (80043a8 <_fflush_r+0x50>)
 8004392:	429c      	cmp	r4, r3
 8004394:	bf08      	it	eq
 8004396:	68ec      	ldreq	r4, [r5, #12]
 8004398:	e7ec      	b.n	8004374 <_fflush_r+0x1c>
 800439a:	2000      	movs	r0, #0
 800439c:	bd38      	pop	{r3, r4, r5, pc}
 800439e:	bf00      	nop
 80043a0:	0800471c 	.word	0x0800471c
 80043a4:	0800473c 	.word	0x0800473c
 80043a8:	080046fc 	.word	0x080046fc

080043ac <_lseek_r>:
 80043ac:	b538      	push	{r3, r4, r5, lr}
 80043ae:	4c07      	ldr	r4, [pc, #28]	; (80043cc <_lseek_r+0x20>)
 80043b0:	4605      	mov	r5, r0
 80043b2:	4608      	mov	r0, r1
 80043b4:	4611      	mov	r1, r2
 80043b6:	2200      	movs	r2, #0
 80043b8:	6022      	str	r2, [r4, #0]
 80043ba:	461a      	mov	r2, r3
 80043bc:	f000 f908 	bl	80045d0 <_lseek>
 80043c0:	1c43      	adds	r3, r0, #1
 80043c2:	d102      	bne.n	80043ca <_lseek_r+0x1e>
 80043c4:	6823      	ldr	r3, [r4, #0]
 80043c6:	b103      	cbz	r3, 80043ca <_lseek_r+0x1e>
 80043c8:	602b      	str	r3, [r5, #0]
 80043ca:	bd38      	pop	{r3, r4, r5, pc}
 80043cc:	200029b8 	.word	0x200029b8

080043d0 <__swhatbuf_r>:
 80043d0:	b570      	push	{r4, r5, r6, lr}
 80043d2:	460e      	mov	r6, r1
 80043d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043d8:	2900      	cmp	r1, #0
 80043da:	b090      	sub	sp, #64	; 0x40
 80043dc:	4614      	mov	r4, r2
 80043de:	461d      	mov	r5, r3
 80043e0:	da07      	bge.n	80043f2 <__swhatbuf_r+0x22>
 80043e2:	2300      	movs	r3, #0
 80043e4:	602b      	str	r3, [r5, #0]
 80043e6:	89b3      	ldrh	r3, [r6, #12]
 80043e8:	061a      	lsls	r2, r3, #24
 80043ea:	d410      	bmi.n	800440e <__swhatbuf_r+0x3e>
 80043ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80043f0:	e00e      	b.n	8004410 <__swhatbuf_r+0x40>
 80043f2:	aa01      	add	r2, sp, #4
 80043f4:	f000 f8b2 	bl	800455c <_fstat_r>
 80043f8:	2800      	cmp	r0, #0
 80043fa:	dbf2      	blt.n	80043e2 <__swhatbuf_r+0x12>
 80043fc:	9a02      	ldr	r2, [sp, #8]
 80043fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004402:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004406:	425a      	negs	r2, r3
 8004408:	415a      	adcs	r2, r3
 800440a:	602a      	str	r2, [r5, #0]
 800440c:	e7ee      	b.n	80043ec <__swhatbuf_r+0x1c>
 800440e:	2340      	movs	r3, #64	; 0x40
 8004410:	2000      	movs	r0, #0
 8004412:	6023      	str	r3, [r4, #0]
 8004414:	b010      	add	sp, #64	; 0x40
 8004416:	bd70      	pop	{r4, r5, r6, pc}

08004418 <__smakebuf_r>:
 8004418:	898b      	ldrh	r3, [r1, #12]
 800441a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800441c:	079d      	lsls	r5, r3, #30
 800441e:	4606      	mov	r6, r0
 8004420:	460c      	mov	r4, r1
 8004422:	d507      	bpl.n	8004434 <__smakebuf_r+0x1c>
 8004424:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004428:	6023      	str	r3, [r4, #0]
 800442a:	6123      	str	r3, [r4, #16]
 800442c:	2301      	movs	r3, #1
 800442e:	6163      	str	r3, [r4, #20]
 8004430:	b002      	add	sp, #8
 8004432:	bd70      	pop	{r4, r5, r6, pc}
 8004434:	ab01      	add	r3, sp, #4
 8004436:	466a      	mov	r2, sp
 8004438:	f7ff ffca 	bl	80043d0 <__swhatbuf_r>
 800443c:	9900      	ldr	r1, [sp, #0]
 800443e:	4605      	mov	r5, r0
 8004440:	4630      	mov	r0, r6
 8004442:	f7ff fa97 	bl	8003974 <_malloc_r>
 8004446:	b948      	cbnz	r0, 800445c <__smakebuf_r+0x44>
 8004448:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800444c:	059a      	lsls	r2, r3, #22
 800444e:	d4ef      	bmi.n	8004430 <__smakebuf_r+0x18>
 8004450:	f023 0303 	bic.w	r3, r3, #3
 8004454:	f043 0302 	orr.w	r3, r3, #2
 8004458:	81a3      	strh	r3, [r4, #12]
 800445a:	e7e3      	b.n	8004424 <__smakebuf_r+0xc>
 800445c:	4b0d      	ldr	r3, [pc, #52]	; (8004494 <__smakebuf_r+0x7c>)
 800445e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004460:	89a3      	ldrh	r3, [r4, #12]
 8004462:	6020      	str	r0, [r4, #0]
 8004464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004468:	81a3      	strh	r3, [r4, #12]
 800446a:	9b00      	ldr	r3, [sp, #0]
 800446c:	6163      	str	r3, [r4, #20]
 800446e:	9b01      	ldr	r3, [sp, #4]
 8004470:	6120      	str	r0, [r4, #16]
 8004472:	b15b      	cbz	r3, 800448c <__smakebuf_r+0x74>
 8004474:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004478:	4630      	mov	r0, r6
 800447a:	f000 f881 	bl	8004580 <_isatty_r>
 800447e:	b128      	cbz	r0, 800448c <__smakebuf_r+0x74>
 8004480:	89a3      	ldrh	r3, [r4, #12]
 8004482:	f023 0303 	bic.w	r3, r3, #3
 8004486:	f043 0301 	orr.w	r3, r3, #1
 800448a:	81a3      	strh	r3, [r4, #12]
 800448c:	89a3      	ldrh	r3, [r4, #12]
 800448e:	431d      	orrs	r5, r3
 8004490:	81a5      	strh	r5, [r4, #12]
 8004492:	e7cd      	b.n	8004430 <__smakebuf_r+0x18>
 8004494:	080037e1 	.word	0x080037e1

08004498 <__malloc_lock>:
 8004498:	4770      	bx	lr

0800449a <__malloc_unlock>:
 800449a:	4770      	bx	lr

0800449c <_free_r>:
 800449c:	b538      	push	{r3, r4, r5, lr}
 800449e:	4605      	mov	r5, r0
 80044a0:	2900      	cmp	r1, #0
 80044a2:	d045      	beq.n	8004530 <_free_r+0x94>
 80044a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044a8:	1f0c      	subs	r4, r1, #4
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	bfb8      	it	lt
 80044ae:	18e4      	addlt	r4, r4, r3
 80044b0:	f7ff fff2 	bl	8004498 <__malloc_lock>
 80044b4:	4a1f      	ldr	r2, [pc, #124]	; (8004534 <_free_r+0x98>)
 80044b6:	6813      	ldr	r3, [r2, #0]
 80044b8:	4610      	mov	r0, r2
 80044ba:	b933      	cbnz	r3, 80044ca <_free_r+0x2e>
 80044bc:	6063      	str	r3, [r4, #4]
 80044be:	6014      	str	r4, [r2, #0]
 80044c0:	4628      	mov	r0, r5
 80044c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044c6:	f7ff bfe8 	b.w	800449a <__malloc_unlock>
 80044ca:	42a3      	cmp	r3, r4
 80044cc:	d90c      	bls.n	80044e8 <_free_r+0x4c>
 80044ce:	6821      	ldr	r1, [r4, #0]
 80044d0:	1862      	adds	r2, r4, r1
 80044d2:	4293      	cmp	r3, r2
 80044d4:	bf04      	itt	eq
 80044d6:	681a      	ldreq	r2, [r3, #0]
 80044d8:	685b      	ldreq	r3, [r3, #4]
 80044da:	6063      	str	r3, [r4, #4]
 80044dc:	bf04      	itt	eq
 80044de:	1852      	addeq	r2, r2, r1
 80044e0:	6022      	streq	r2, [r4, #0]
 80044e2:	6004      	str	r4, [r0, #0]
 80044e4:	e7ec      	b.n	80044c0 <_free_r+0x24>
 80044e6:	4613      	mov	r3, r2
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	b10a      	cbz	r2, 80044f0 <_free_r+0x54>
 80044ec:	42a2      	cmp	r2, r4
 80044ee:	d9fa      	bls.n	80044e6 <_free_r+0x4a>
 80044f0:	6819      	ldr	r1, [r3, #0]
 80044f2:	1858      	adds	r0, r3, r1
 80044f4:	42a0      	cmp	r0, r4
 80044f6:	d10b      	bne.n	8004510 <_free_r+0x74>
 80044f8:	6820      	ldr	r0, [r4, #0]
 80044fa:	4401      	add	r1, r0
 80044fc:	1858      	adds	r0, r3, r1
 80044fe:	4282      	cmp	r2, r0
 8004500:	6019      	str	r1, [r3, #0]
 8004502:	d1dd      	bne.n	80044c0 <_free_r+0x24>
 8004504:	6810      	ldr	r0, [r2, #0]
 8004506:	6852      	ldr	r2, [r2, #4]
 8004508:	605a      	str	r2, [r3, #4]
 800450a:	4401      	add	r1, r0
 800450c:	6019      	str	r1, [r3, #0]
 800450e:	e7d7      	b.n	80044c0 <_free_r+0x24>
 8004510:	d902      	bls.n	8004518 <_free_r+0x7c>
 8004512:	230c      	movs	r3, #12
 8004514:	602b      	str	r3, [r5, #0]
 8004516:	e7d3      	b.n	80044c0 <_free_r+0x24>
 8004518:	6820      	ldr	r0, [r4, #0]
 800451a:	1821      	adds	r1, r4, r0
 800451c:	428a      	cmp	r2, r1
 800451e:	bf04      	itt	eq
 8004520:	6811      	ldreq	r1, [r2, #0]
 8004522:	6852      	ldreq	r2, [r2, #4]
 8004524:	6062      	str	r2, [r4, #4]
 8004526:	bf04      	itt	eq
 8004528:	1809      	addeq	r1, r1, r0
 800452a:	6021      	streq	r1, [r4, #0]
 800452c:	605c      	str	r4, [r3, #4]
 800452e:	e7c7      	b.n	80044c0 <_free_r+0x24>
 8004530:	bd38      	pop	{r3, r4, r5, pc}
 8004532:	bf00      	nop
 8004534:	200028e4 	.word	0x200028e4

08004538 <_read_r>:
 8004538:	b538      	push	{r3, r4, r5, lr}
 800453a:	4c07      	ldr	r4, [pc, #28]	; (8004558 <_read_r+0x20>)
 800453c:	4605      	mov	r5, r0
 800453e:	4608      	mov	r0, r1
 8004540:	4611      	mov	r1, r2
 8004542:	2200      	movs	r2, #0
 8004544:	6022      	str	r2, [r4, #0]
 8004546:	461a      	mov	r2, r3
 8004548:	f000 f84a 	bl	80045e0 <_read>
 800454c:	1c43      	adds	r3, r0, #1
 800454e:	d102      	bne.n	8004556 <_read_r+0x1e>
 8004550:	6823      	ldr	r3, [r4, #0]
 8004552:	b103      	cbz	r3, 8004556 <_read_r+0x1e>
 8004554:	602b      	str	r3, [r5, #0]
 8004556:	bd38      	pop	{r3, r4, r5, pc}
 8004558:	200029b8 	.word	0x200029b8

0800455c <_fstat_r>:
 800455c:	b538      	push	{r3, r4, r5, lr}
 800455e:	4c07      	ldr	r4, [pc, #28]	; (800457c <_fstat_r+0x20>)
 8004560:	2300      	movs	r3, #0
 8004562:	4605      	mov	r5, r0
 8004564:	4608      	mov	r0, r1
 8004566:	4611      	mov	r1, r2
 8004568:	6023      	str	r3, [r4, #0]
 800456a:	f000 f821 	bl	80045b0 <_fstat>
 800456e:	1c43      	adds	r3, r0, #1
 8004570:	d102      	bne.n	8004578 <_fstat_r+0x1c>
 8004572:	6823      	ldr	r3, [r4, #0]
 8004574:	b103      	cbz	r3, 8004578 <_fstat_r+0x1c>
 8004576:	602b      	str	r3, [r5, #0]
 8004578:	bd38      	pop	{r3, r4, r5, pc}
 800457a:	bf00      	nop
 800457c:	200029b8 	.word	0x200029b8

08004580 <_isatty_r>:
 8004580:	b538      	push	{r3, r4, r5, lr}
 8004582:	4c06      	ldr	r4, [pc, #24]	; (800459c <_isatty_r+0x1c>)
 8004584:	2300      	movs	r3, #0
 8004586:	4605      	mov	r5, r0
 8004588:	4608      	mov	r0, r1
 800458a:	6023      	str	r3, [r4, #0]
 800458c:	f000 f818 	bl	80045c0 <_isatty>
 8004590:	1c43      	adds	r3, r0, #1
 8004592:	d102      	bne.n	800459a <_isatty_r+0x1a>
 8004594:	6823      	ldr	r3, [r4, #0]
 8004596:	b103      	cbz	r3, 800459a <_isatty_r+0x1a>
 8004598:	602b      	str	r3, [r5, #0]
 800459a:	bd38      	pop	{r3, r4, r5, pc}
 800459c:	200029b8 	.word	0x200029b8

080045a0 <_close>:
 80045a0:	4b02      	ldr	r3, [pc, #8]	; (80045ac <_close+0xc>)
 80045a2:	2258      	movs	r2, #88	; 0x58
 80045a4:	601a      	str	r2, [r3, #0]
 80045a6:	f04f 30ff 	mov.w	r0, #4294967295
 80045aa:	4770      	bx	lr
 80045ac:	200029b8 	.word	0x200029b8

080045b0 <_fstat>:
 80045b0:	4b02      	ldr	r3, [pc, #8]	; (80045bc <_fstat+0xc>)
 80045b2:	2258      	movs	r2, #88	; 0x58
 80045b4:	601a      	str	r2, [r3, #0]
 80045b6:	f04f 30ff 	mov.w	r0, #4294967295
 80045ba:	4770      	bx	lr
 80045bc:	200029b8 	.word	0x200029b8

080045c0 <_isatty>:
 80045c0:	4b02      	ldr	r3, [pc, #8]	; (80045cc <_isatty+0xc>)
 80045c2:	2258      	movs	r2, #88	; 0x58
 80045c4:	601a      	str	r2, [r3, #0]
 80045c6:	2000      	movs	r0, #0
 80045c8:	4770      	bx	lr
 80045ca:	bf00      	nop
 80045cc:	200029b8 	.word	0x200029b8

080045d0 <_lseek>:
 80045d0:	4b02      	ldr	r3, [pc, #8]	; (80045dc <_lseek+0xc>)
 80045d2:	2258      	movs	r2, #88	; 0x58
 80045d4:	601a      	str	r2, [r3, #0]
 80045d6:	f04f 30ff 	mov.w	r0, #4294967295
 80045da:	4770      	bx	lr
 80045dc:	200029b8 	.word	0x200029b8

080045e0 <_read>:
 80045e0:	4b02      	ldr	r3, [pc, #8]	; (80045ec <_read+0xc>)
 80045e2:	2258      	movs	r2, #88	; 0x58
 80045e4:	601a      	str	r2, [r3, #0]
 80045e6:	f04f 30ff 	mov.w	r0, #4294967295
 80045ea:	4770      	bx	lr
 80045ec:	200029b8 	.word	0x200029b8

080045f0 <_sbrk>:
 80045f0:	4b04      	ldr	r3, [pc, #16]	; (8004604 <_sbrk+0x14>)
 80045f2:	6819      	ldr	r1, [r3, #0]
 80045f4:	4602      	mov	r2, r0
 80045f6:	b909      	cbnz	r1, 80045fc <_sbrk+0xc>
 80045f8:	4903      	ldr	r1, [pc, #12]	; (8004608 <_sbrk+0x18>)
 80045fa:	6019      	str	r1, [r3, #0]
 80045fc:	6818      	ldr	r0, [r3, #0]
 80045fe:	4402      	add	r2, r0
 8004600:	601a      	str	r2, [r3, #0]
 8004602:	4770      	bx	lr
 8004604:	200028ec 	.word	0x200028ec
 8004608:	200029bc 	.word	0x200029bc

0800460c <_init>:
 800460c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800460e:	bf00      	nop
 8004610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004612:	bc08      	pop	{r3}
 8004614:	469e      	mov	lr, r3
 8004616:	4770      	bx	lr

08004618 <_fini>:
 8004618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800461a:	bf00      	nop
 800461c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800461e:	bc08      	pop	{r3}
 8004620:	469e      	mov	lr, r3
 8004622:	4770      	bx	lr
