
*** Running vivado
    with args -log reteInterconnessione_16_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source reteInterconnessione_16_4.tcl


ECHO disattivato.
ECHO disattivato.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source reteInterconnessione_16_4.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 481.617 ; gain = 217.434
Command: synth_design -top reteInterconnessione_16_4__structural -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10548
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1305.824 ; gain = 409.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reteInterconnessione_16_4' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/1_2_ReteInterconnessione_16_4/1_2_ReteInterconnessione_16_4.srcs/sources_1/new/reteInterconnessione_16_4.vhd:42]
INFO: [Synth 8-3491] module 'mux16_1' declared at 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.vhd:34' bound to instance 'mux1' of component 'mux16_1' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/1_2_ReteInterconnessione_16_4/1_2_ReteInterconnessione_16_4.srcs/sources_1/new/reteInterconnessione_16_4.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mux16_1' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.vhd:58]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:35' bound to instance 'mux0' of component 'mux_4_1' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:47]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/1_MUX2_1_multipleArch/1_MUX2_1_multipleArch/1_MUX2_1_multipleArch.srcs/sources_1/mux_2_1.vhd:11' bound to instance 'mux0' of component 'mux_2_1' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:64]
INFO: [Synth 8-638] synthesizing module 'mux_2_1_dataflow' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/1_MUX2_1_multipleArch/1_MUX2_1_multipleArch/1_MUX2_1_multipleArch.srcs/sources_1/mux_2_1.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'mux_2_1_dataflow' (0#1) [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/1_MUX2_1_multipleArch/1_MUX2_1_multipleArch/1_MUX2_1_multipleArch.srcs/sources_1/mux_2_1.vhd:72]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/1_MUX2_1_multipleArch/1_MUX2_1_multipleArch/1_MUX2_1_multipleArch.srcs/sources_1/mux_2_1.vhd:11' bound to instance 'mux1' of component 'mux_2_1' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:70]
INFO: [Synth 8-3491] module 'mux_2_1' declared at 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/1_MUX2_1_multipleArch/1_MUX2_1_multipleArch/1_MUX2_1_multipleArch.srcs/sources_1/mux_2_1.vhd:11' bound to instance 'mux2' of component 'mux_2_1' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (0#1) [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:47]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:35' bound to instance 'mux1' of component 'mux_4_1' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.vhd:91]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:35' bound to instance 'mux2' of component 'mux_4_1' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.vhd:104]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:35' bound to instance 'mux3' of component 'mux_4_1' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.vhd:116]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/2_suoi/2_MUX4_1_structural/2_MUX4_1_structural.srcs/sources_1/new/mux_4_1.vhd:35' bound to instance 'mux4' of component 'mux_4_1' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'mux16_1' (0#1) [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.vhd:58]
INFO: [Synth 8-3491] module 'demux_1_4' declared at 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Demux_1_4/Demux_1_4.srcs/sources_1/new/demux_1_4.vhd:34' bound to instance 'demux1' of component 'demux_1_4' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/1_2_ReteInterconnessione_16_4/1_2_ReteInterconnessione_16_4.srcs/sources_1/new/reteInterconnessione_16_4.vhd:110]
INFO: [Synth 8-638] synthesizing module 'demux_1_4' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Demux_1_4/Demux_1_4.srcs/sources_1/new/demux_1_4.vhd:44]
INFO: [Synth 8-3491] module 'demux1_2' declared at 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Demux1_2/Demux1_2.srcs/sources_1/new/demux1_2.vhd:34' bound to instance 'demux0' of component 'demux1_2' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Demux_1_4/Demux_1_4.srcs/sources_1/new/demux_1_4.vhd:56]
INFO: [Synth 8-638] synthesizing module 'demux1_2' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Demux1_2/Demux1_2.srcs/sources_1/new/demux1_2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Demux1_2/Demux1_2.srcs/sources_1/new/demux1_2.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Demux1_2/Demux1_2.srcs/sources_1/new/demux1_2.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'demux1_2' (0#1) [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Demux1_2/Demux1_2.srcs/sources_1/new/demux1_2.vhd:41]
INFO: [Synth 8-3491] module 'demux1_2' declared at 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Demux1_2/Demux1_2.srcs/sources_1/new/demux1_2.vhd:34' bound to instance 'demux1' of component 'demux1_2' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Demux_1_4/Demux_1_4.srcs/sources_1/new/demux_1_4.vhd:64]
INFO: [Synth 8-3491] module 'demux1_2' declared at 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Demux1_2/Demux1_2.srcs/sources_1/new/demux1_2.vhd:34' bound to instance 'demux2' of component 'demux1_2' [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Demux_1_4/Demux_1_4.srcs/sources_1/new/demux_1_4.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'demux_1_4' (0#1) [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/Demux_1_4/Demux_1_4.srcs/sources_1/new/demux_1_4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'reteInterconnessione_16_4' (0#1) [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/1_2_ReteInterconnessione_16_4/1_2_ReteInterconnessione_16_4.srcs/sources_1/new/reteInterconnessione_16_4.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1396.695 ; gain = 500.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1396.695 ; gain = 500.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1396.695 ; gain = 500.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1396.695 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/1_2_ReteInterconnessione_16_4/1_2_ReteInterconnessione_16_4.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/1_2_ReteInterconnessione_16_4/1_2_ReteInterconnessione_16_4.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/1_2_ReteInterconnessione_16_4/1_2_ReteInterconnessione_16_4.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/reteInterconnessione_16_4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/reteInterconnessione_16_4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1487.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT5  |     4|
|2     |LUT6  |     4|
|3     |MUXF7 |     2|
|4     |IBUF  |    22|
|5     |OBUF  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1487.762 ; gain = 591.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1487.762 ; gain = 500.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1487.762 ; gain = 591.922
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d15c3e76
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1487.762 ; gain = 1006.145
INFO: [Common 17-1381] The checkpoint 'C:/Users/UTENTE/Desktop/Magistrale/ASDi/1_Vivado/1_miei/1_2_ReteInterconnessione_16_4/1_2_ReteInterconnessione_16_4.runs/synth_1/reteInterconnessione_16_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file reteInterconnessione_16_4_utilization_synth.rpt -pb reteInterconnessione_16_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 11:41:04 2024...
