WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500052 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000052 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250053 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250053 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 9537537 heartbeat IPC: 2.204 cumulative IPC: 1.521 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 16851818 heartbeat IPC: 1.367 cumulative IPC: 1.415 (Simulation time: 00 hr 01 min 36 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_497.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000003 cycles: 22243253 heartbeat IPC: 1.855 cumulative IPC: 1.563 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 28949698 heartbeat IPC: 1.491 cumulative IPC: 1.542 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 35329004 heartbeat IPC: 1.568 cumulative IPC: 1.548 (Simulation time: 00 hr 03 min 10 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 42386371 heartbeat IPC: 1.417 cumulative IPC: 1.522 (Simulation time: 00 hr 03 min 44 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_497.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 48054631 heartbeat IPC: 1.764 cumulative IPC: 1.555 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 54788753 heartbeat IPC: 1.485 cumulative IPC: 1.545 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 61076469 heartbeat IPC: 1.59 cumulative IPC: 1.55 (Simulation time: 00 hr 05 min 18 sec)
Heartbeat CPU 0 instructions: 120000004 cycles: 68125231 heartbeat IPC: 1.419 cumulative IPC: 1.535 (Simulation time: 00 hr 05 min 52 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_497.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 64854452 cumulative IPC: 1.542 (Simulation time: 00 hr 06 min 08 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 64854452 cumulative IPC: 1.542 (Simulation time: 00 hr 06 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_497.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.542 instructions: 100000001 cycles: 64854452
CPU 0 Branch Prediction Accuracy: 88.21% MPKI: 24.4 Average ROB Occupancy at Mispredict: 21.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 6.25
BRANCH_CONDITIONAL: 18.2
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00048
BRANCH_RETURN: 6e-05

L1D TOTAL        ACCESS:   20387414 HIT:   16265381 MISS:    4122033
L1D LOAD         ACCESS:   11070105 HIT:   10585041 MISS:     485064
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    9314591 HIT:    5677977 MISS:    3636614
L1D TRANSLATION  ACCESS:       2718 HIT:       2363 MISS:        355
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 18.29 cycles
L1I TOTAL        ACCESS:       9791 HIT:       9598 MISS:        193
L1I LOAD         ACCESS:       9791 HIT:       9598 MISS:        193
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 130.3 cycles
L2C TOTAL        ACCESS:     519012 HIT:     178905 MISS:     340107
L2C LOAD         ACCESS:     162872 HIT:      21274 MISS:     141598
L2C RFO          ACCESS:     178221 HIT:        494 MISS:     177727
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     177564 HIT:     156892 MISS:      20672
L2C TRANSLATION  ACCESS:        355 HIT:        245 MISS:        110
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 270.6 cycles
LLC TOTAL        ACCESS:     495244 HIT:     130999 MISS:     364245
LLC LOAD         ACCESS:     141598 HIT:      40353 MISS:     101245
LLC RFO          ACCESS:     177727 HIT:      26294 MISS:     151433
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     175809 HIT:      64325 MISS:     111484
LLC TRANSLATION  ACCESS:        110 HIT:         27 MISS:         83
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 234.5 cycles
cpu0_DTLB TOTAL        ACCESS:   18211033 HIT:   18184180 MISS:      26853
cpu0_DTLB LOAD         ACCESS:   18211033 HIT:   18184180 MISS:      26853
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.017 cycles
cpu0_ITLB TOTAL        ACCESS:       8588 HIT:       8048 MISS:        540
cpu0_ITLB LOAD         ACCESS:       8588 HIT:       8048 MISS:        540
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 7.569 cycles
cpu0_STLB TOTAL        ACCESS:       5950 HIT:       3236 MISS:       2714
cpu0_STLB LOAD         ACCESS:       5950 HIT:       3236 MISS:       2714
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 108.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      88301
  ROW_BUFFER_MISS:     164459
 AVG DBUS CONGESTED CYCLE: 3.954
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      20785
  FULL:     130830
