// Seed: 1598279820
macromodule module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri id_4 = 1;
  wire id_5, id_6, id_7, id_8 = id_8, id_9, id_10;
  module_0 modCall_1 ();
  tri0 id_11;
  id_12(
      id_3, id_11, 1, 1, id_3, 1
  );
  assign id_10 = id_6;
  wire id_13;
endmodule
module module_2 (
    inout tri0 id_0,
    input tri1 id_1,
    output uwire id_2
    , id_6,
    input supply0 id_3,
    input tri id_4
);
  module_0 modCall_1 ();
  assign id_6 = 1;
  wire id_7;
endmodule
