STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP5-1-i20190308_134335 STIL output";
   Date "Tue Apr 13 14:47:03 2021";
   Source "Minimal STIL for design `s5378_bench'";
   History {
      Ann {*  Incoming_Date "Mon Mar 12 19:43:39 2012"  *}
      Ann {*  Incoming_Src "DFT Compiler F-2011.09"  *}
      Ann {*    Collapsed Path_delay Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT        123 *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD          0 *}
      Ann {* ATPG untestable                  AU         19 *}
      Ann {* Not detected                     ND          8 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                               150 *}
      Ann {* test coverage                            82.00% *}
      Ann {* ATPG effectiveness                       94.67% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          19 *}
      Ann {*     #fast_sequential patterns               19 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* N21   warning        1  unsupported UDP entry *}
      Ann {* V14   warning        1  missing state *}
      Ann {* P8    warning      150  capture later than path cycle time *}
      Ann {* P22   warning        2  off-path node values not satisfiable *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* blif_clk_net       0   master shift  *}
      Ann {* blif_reset_net     0   master set  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* test_se             0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = s5378_bench *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
      Ann {* internal_clock = blif_clk_net *}
   }
}
Signals {
   "blif_clk_net" In; "blif_reset_net" In; "n3065gat" In; "n3066gat" In; "n3067gat" In;
   "n3068gat" In; "n3069gat" In; "n3070gat" In; "n3071gat" In; "n3072gat" In; "n3073gat" In;
   "n3074gat" In; "n3075gat" In; "n3076gat" In; "n3077gat" In; "n3078gat" In; "n3079gat" In;
   "n3080gat" In; "n3081gat" In; "n3082gat" In; "n3083gat" In; "n3084gat" In; "n3085gat" In;
   "n3086gat" In; "n3087gat" In; "n3088gat" In; "n3089gat" In; "n3090gat" In; "n3091gat" In;
   "n3092gat" In; "n3093gat" In; "n3094gat" In; "n3095gat" In; "n3097gat" In; "n3098gat" In;
   "n3099gat" In; "n3100gat" In; "test_si1" In { ScanIn; } "test_si2" In { ScanIn;
   } "test_se" In; "n3104gat" Out; "n3105gat" Out; "n3106gat" Out; "n3107gat" Out;
   "n3108gat" Out; "n3109gat" Out; "n3110gat" Out; "n3111gat" Out; "n3112gat" Out;
   "n3113gat" Out; "n3114gat" Out; "n3115gat" Out; "n3116gat" Out; "n3117gat" Out;
   "n3118gat" Out; "n3119gat" Out; "n3120gat" Out; "n3121gat" Out; "n3122gat" Out;
   "n3123gat" Out; "n3124gat" Out; "n3125gat" Out; "n3126gat" Out; "n3127gat" Out;
   "n3128gat" Out; "n3129gat" Out; "n3130gat" Out; "n3131gat" Out; "n3132gat" Out;
   "n3133gat" Out; "n3134gat" Out; "n3135gat" Out; "n3136gat" Out; "n3137gat" Out;
   "n3138gat" Out; "n3139gat" Out; "n3140gat" Out; "n3141gat" Out; "n3142gat" Out;
   "n3143gat" Out; "n3144gat" Out; "n3145gat" Out; "n3146gat" Out; "n3147gat" Out;
   "n3148gat" Out; "n3149gat" Out; "n3150gat" Out; "n3151gat" Out; "n3152gat" Out;
   "test_so1" Out { ScanOut; } "test_so2" Out { ScanOut; }
}
SignalGroups {
   "_pi" = '"blif_clk_net" + "blif_reset_net" + "n3065gat" + "n3066gat" +
   "n3067gat" + "n3068gat" + "n3069gat" + "n3070gat" + "n3071gat" + "n3072gat" +
   "n3073gat" + "n3074gat" + "n3075gat" + "n3076gat" + "n3077gat" + "n3078gat" +
   "n3079gat" + "n3080gat" + "n3081gat" + "n3082gat" + "n3083gat" + "n3084gat" +
   "n3085gat" + "n3086gat" + "n3087gat" + "n3088gat" + "n3089gat" + "n3090gat" +
   "n3091gat" + "n3092gat" + "n3093gat" + "n3094gat" + "n3095gat" + "n3097gat" +
   "n3098gat" + "n3099gat" + "n3100gat" + "test_si1" + "test_si2" + "test_se"'; // #signals=40
   "_in" = '"blif_clk_net" + "blif_reset_net" + "n3065gat" + "n3066gat" +
   "n3067gat" + "n3068gat" + "n3069gat" + "n3070gat" + "n3071gat" + "n3072gat" +
   "n3073gat" + "n3074gat" + "n3075gat" + "n3076gat" + "n3077gat" + "n3078gat" +
   "n3079gat" + "n3080gat" + "n3081gat" + "n3082gat" + "n3083gat" + "n3084gat" +
   "n3085gat" + "n3086gat" + "n3087gat" + "n3088gat" + "n3089gat" + "n3090gat" +
   "n3091gat" + "n3092gat" + "n3093gat" + "n3094gat" + "n3095gat" + "n3097gat" +
   "n3098gat" + "n3099gat" + "n3100gat" + "test_si1" + "test_si2" + "test_se"'; // #signals=40
   "all_inputs" = '"blif_clk_net" + "blif_reset_net" + "n3065gat" + "n3066gat" +
   "n3067gat" + "n3068gat" + "n3069gat" + "n3070gat" + "n3071gat" + "n3072gat" +
   "n3073gat" + "n3074gat" + "n3075gat" + "n3076gat" + "n3077gat" + "n3078gat" +
   "n3079gat" + "n3080gat" + "n3081gat" + "n3082gat" + "n3083gat" + "n3084gat" +
   "n3085gat" + "n3086gat" + "n3087gat" + "n3088gat" + "n3089gat" + "n3090gat" +
   "n3091gat" + "n3092gat" + "n3093gat" + "n3094gat" + "n3095gat" + "n3097gat" +
   "n3098gat" + "n3099gat" + "n3100gat" + "test_si1" + "test_si2" + "test_se"'; // #signals=40
   "_po" = '"n3104gat" + "n3105gat" + "n3106gat" + "n3107gat" + "n3108gat" +
   "n3109gat" + "n3110gat" + "n3111gat" + "n3112gat" + "n3113gat" + "n3114gat" +
   "n3115gat" + "n3116gat" + "n3117gat" + "n3118gat" + "n3119gat" + "n3120gat" +
   "n3121gat" + "n3122gat" + "n3123gat" + "n3124gat" + "n3125gat" + "n3126gat" +
   "n3127gat" + "n3128gat" + "n3129gat" + "n3130gat" + "n3131gat" + "n3132gat" +
   "n3133gat" + "n3134gat" + "n3135gat" + "n3136gat" + "n3137gat" + "n3138gat" +
   "n3139gat" + "n3140gat" + "n3141gat" + "n3142gat" + "n3143gat" + "n3144gat" +
   "n3145gat" + "n3146gat" + "n3147gat" + "n3148gat" + "n3149gat" + "n3150gat" +
   "n3151gat" + "n3152gat" + "test_so1" + "test_so2"'; // #signals=51
   "_si" = '"test_si1" + "test_si2"' { ScanIn; } // #signals=2
   "all_outputs" = '"n3104gat" + "n3105gat" + "n3106gat" + "n3107gat" +
   "n3108gat" + "n3109gat" + "n3110gat" + "n3111gat" + "n3112gat" + "n3113gat" +
   "n3114gat" + "n3115gat" + "n3116gat" + "n3117gat" + "n3118gat" + "n3119gat" +
   "n3120gat" + "n3121gat" + "n3122gat" + "n3123gat" + "n3124gat" + "n3125gat" +
   "n3126gat" + "n3127gat" + "n3128gat" + "n3129gat" + "n3130gat" + "n3131gat" +
   "n3132gat" + "n3133gat" + "n3134gat" + "n3135gat" + "n3136gat" + "n3137gat" +
   "n3138gat" + "n3139gat" + "n3140gat" + "n3141gat" + "n3142gat" + "n3143gat" +
   "n3144gat" + "n3145gat" + "n3146gat" + "n3147gat" + "n3148gat" + "n3149gat" +
   "n3150gat" + "n3151gat" + "n3152gat" + "test_so1" + "test_so2"'; // #signals=51
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=91
   "_clk" = '"blif_clk_net" + "blif_reset_net"'; // #signals=2
   "_so" = '"test_so1" + "test_so2"' { ScanOut; } // #signals=2
   "_out" = '"n3104gat" + "n3105gat" + "n3106gat" + "n3107gat" + "n3108gat" +
   "n3109gat" + "n3110gat" + "n3111gat" + "n3112gat" + "n3113gat" + "n3114gat" +
   "n3115gat" + "n3116gat" + "n3117gat" + "n3118gat" + "n3119gat" + "n3120gat" +
   "n3121gat" + "n3122gat" + "n3123gat" + "n3124gat" + "n3125gat" + "n3126gat" +
   "n3127gat" + "n3128gat" + "n3129gat" + "n3130gat" + "n3131gat" + "n3132gat" +
   "n3133gat" + "n3134gat" + "n3135gat" + "n3136gat" + "n3137gat" + "n3138gat" +
   "n3139gat" + "n3140gat" + "n3141gat" + "n3142gat" + "n3143gat" + "n3144gat" +
   "n3145gat" + "n3146gat" + "n3147gat" + "n3148gat" + "n3149gat" + "n3150gat" +
   "n3151gat" + "n3152gat" + "test_so1" + "test_so2"'; // #signals=51
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "blif_clk_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "blif_reset_net" { P { '0ns' D; '45ns' U; '55ns' D; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 82;
      ScanIn "test_si1";
      ScanOut "test_so1";
      ScanInversion 0;
      ScanCells "s5378_bench.n148gat_reg.SI" "s5378_bench.n152gat_reg.SI" 
      "s5378_bench.n156gat_reg.SI" "s5378_bench.n160gat_reg.SI" "s5378_bench.n256gat_reg.SI" 
      "s5378_bench.n271gat_reg.SI" "s5378_bench.n314gat_reg.SI" "s5378_bench.n318gat_reg.SI" 
      "s5378_bench.n322gat_reg.SI" "s5378_bench.n327gat_reg.SI" "s5378_bench.n331gat_reg.SI" 
      "s5378_bench.n337gat_reg.SI" "s5378_bench.n341gat_reg.SI" "s5378_bench.n366gat_reg.SI" 
      "s5378_bench.n384gat_reg.SI" "s5378_bench.n388gat_reg.SI" "s5378_bench.n398gat_reg.SI" 
      "s5378_bench.n402gat_reg.SI" "s5378_bench.n463gat_reg.SI" "s5378_bench.n470gat_reg.SI" 
      "s5378_bench.n553gat_reg.SI" "s5378_bench.n561gat_reg.SI" "s5378_bench.n580gat_reg.SI" 
      "s5378_bench.n584gat_reg.SI" "s5378_bench.n614gat_reg.SI" "s5378_bench.n659gat_reg.SI" 
      "s5378_bench.n667gat_reg.SI" "s5378_bench.n673gat_reg.SI" "s5378_bench.n680gat_reg.SI" 
      "s5378_bench.n684gat_reg.SI" "s5378_bench.n699gat_reg.SI" "s5378_bench.n707gat_reg.SI" 
      "s5378_bench.n777gat_reg.SI" "s5378_bench.n816gat_reg.SI" "s5378_bench.n820gat_reg.SI" 
      "s5378_bench.n824gat_reg.SI" "s5378_bench.n830gat_reg.SI" "s5378_bench.n834gat_reg.SI" 
      "s5378_bench.n838gat_reg.SI" "s5378_bench.n842gat_reg.SI" "s5378_bench.n846gat_reg.SI" 
      "s5378_bench.n861gat_reg.SI" "s5378_bench.n865gat_reg.SI" "s5378_bench.n883gat_reg.SI" 
      "s5378_bench.n919gat_reg.SI" "s5378_bench.n931gat_reg.SI" "s5378_bench.n957gat_reg.SI" 
      "s5378_bench.n1035gat_reg.SI" "s5378_bench.n1045gat_reg.SI" "s5378_bench.n1068gat_reg.SI" 
      "s5378_bench.n1072gat_reg.SI" "s5378_bench.n1080gat_reg.SI" "s5378_bench.n1121gat_reg.SI" 
      "s5378_bench.n1135gat_reg.SI" "s5378_bench.n1148gat_reg.SI" "s5378_bench.n1197gat_reg.SI" 
      "s5378_bench.n1226gat_reg.SI" "s5378_bench.n1241gat_reg.SI" "s5378_bench.n1282gat_reg.SI" 
      "s5378_bench.n1294gat_reg.SI" "s5378_bench.n1312gat_reg.SI" "s5378_bench.n1316gat_reg.SI" 
      "s5378_bench.n1332gat_reg.SI" "s5378_bench.n1336gat_reg.SI" "s5378_bench.n1340gat_reg.SI" 
      "s5378_bench.n1363gat_reg.SI" "s5378_bench.n1389gat_reg.SI" "s5378_bench.n1394gat_reg.SI" 
      "s5378_bench.n1433gat_reg.SI" "s5378_bench.n1456gat_reg.SI" "s5378_bench.n1462gat_reg.SI" 
      "s5378_bench.n1496gat_reg.SI" "s5378_bench.n1508gat_reg.SI" "s5378_bench.n1525gat_reg.SI" 
      "s5378_bench.n1588gat_reg.SI" "s5378_bench.n1596gat_reg.SI" "s5378_bench.n1675gat_reg.SI" 
      "s5378_bench.n1678gat_reg.SI" "s5378_bench.n1740gat_reg.SI" "s5378_bench.n1748gat_reg.SI" 
      "s5378_bench.n1763gat_reg.SI" "s5378_bench.n1767gat_reg.SI" ;
      ScanMasterClock "blif_clk_net" ;
   }
   ScanChain "2" {
      ScanLength 81;
      ScanIn "test_si2";
      ScanOut "test_so2";
      ScanInversion 0;
      ScanCells "s5378_bench.n1771gat_reg.SI" "s5378_bench.n1775gat_reg.SI" 
      "s5378_bench.n1807gat_reg.SI" "s5378_bench.n1821gat_reg.SI" "s5378_bench.n1829gat_reg.SI" 
      "s5378_bench.n1834gat_reg.SI" "s5378_bench.n1850gat_reg.SI" "s5378_bench.n1871gat_reg.SI" 
      "s5378_bench.n1880gat_reg.SI" "s5378_bench.n1899gat_reg.SI" "s5378_bench.n1975gat_reg.SI" 
      "s5378_bench.n2021gat_reg.SI" "s5378_bench.n2025gat_reg.SI" "s5378_bench.n2029gat_reg.SI" 
      "s5378_bench.n2033gat_reg.SI" "s5378_bench.n2037gat_reg.SI" "s5378_bench.n2040gat_reg.SI" 
      "s5378_bench.n2044gat_reg.SI" "s5378_bench.n2061gat_reg.SI" "s5378_bench.n2084gat_reg.SI" 
      "s5378_bench.n2091gat_reg.SI" "s5378_bench.n2095gat_reg.SI" "s5378_bench.n2099gat_reg.SI" 
      "s5378_bench.n2102gat_reg.SI" "s5378_bench.n2110gat_reg.SI" "s5378_bench.n2117gat_reg.SI" 
      "s5378_bench.n2121gat_reg.SI" "s5378_bench.n2125gat_reg.SI" "s5378_bench.n2135gat_reg.SI" 
      "s5378_bench.n2139gat_reg.SI" "s5378_bench.n2143gat_reg.SI" "s5378_bench.n2155gat_reg.SI" 
      "s5378_bench.n2169gat_reg.SI" "s5378_bench.n2176gat_reg.SI" "s5378_bench.n2179gat_reg.SI" 
      "s5378_bench.n2182gat_reg.SI" "s5378_bench.n2190gat_reg.SI" "s5378_bench.n2203gat_reg.SI" 
      "s5378_bench.n2207gat_reg.SI" "s5378_bench.n2262gat_reg.SI" "s5378_bench.n2266gat_reg.SI" 
      "s5378_bench.n2270gat_reg.SI" "s5378_bench.n2319gat_reg.SI" "s5378_bench.n2339gat_reg.SI" 
      "s5378_bench.n2343gat_reg.SI" "s5378_bench.n2347gat_reg.SI" "s5378_bench.n2390gat_reg.SI" 
      "s5378_bench.n2394gat_reg.SI" "s5378_bench.n2399gat_reg.SI" "s5378_bench.n2403gat_reg.SI" 
      "s5378_bench.n2407gat_reg.SI" "s5378_bench.n2440gat_reg.SI" "s5378_bench.n2446gat_reg.SI" 
      "s5378_bench.n2450gat_reg.SI" "s5378_bench.n2454gat_reg.SI" "s5378_bench.n2458gat_reg.SI" 
      "s5378_bench.n2464gat_reg.SI" "s5378_bench.n2468gat_reg.SI" "s5378_bench.n2472gat_reg.SI" 
      "s5378_bench.n2476gat_reg.SI" "s5378_bench.n2490gat_reg.SI" "s5378_bench.n2495gat_reg.SI" 
      "s5378_bench.n2502gat_reg.SI" "s5378_bench.n2506gat_reg.SI" "s5378_bench.n2510gat_reg.SI" 
      "s5378_bench.n2514gat_reg.SI" "s5378_bench.n2518gat_reg.SI" "s5378_bench.n2522gat_reg.SI" 
      "s5378_bench.n2526gat_reg.SI" "s5378_bench.n2543gat_reg.SI" "s5378_bench.n2562gat_reg.SI" 
      "s5378_bench.n2588gat_reg.SI" "s5378_bench.n2592gat_reg.SI" "s5378_bench.n2599gat_reg.SI" 
      "s5378_bench.n2622gat_reg.SI" "s5378_bench.n2626gat_reg.SI" "s5378_bench.n2630gat_reg.SI" 
      "s5378_bench.n2634gat_reg.SI" "s5378_bench.n2640gat_reg.SI" "s5378_bench.n2644gat_reg.SI" 
      "s5378_bench.n2658gat_reg.SI" ;
      ScanMasterClock "blif_clk_net" ;
   }
}
PatternBurst "_burst_" {
   PatList { "_pattern_" {
   }
}}
PatternExec {
   PatternBurst "_burst_";
}
Procedures {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      F { "test_se"=0; }
      V { "_pi"=\r40 # ; "_po"=\r51 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "all_inputs"=00\r38 N ; "all_outputs"=\r51 X ; }
      "Internal_scan_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P0; "_si"=##; "_so"=##; }
      }
   }
}
MacroDefs {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r40 N ; "all_outputs"=\r51 X ; }
      V { "blif_clk_net"=0; "blif_reset_net"=0; }
      V { "test_se"=0; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r40 0 ; "_po"=\r51 X ; }
   Macro "test_setup";
   Ann {* fast_sequential *}
   "pattern 0": Call "load_unload" { 
      "test_si1"=0101101011001111100110000101000000000000000001000010000001100100000001000000010001; 
      "test_si2"=100011000000100100100101110010111100000001100100111111010101011101000011000100100; }
   Call "allclock_launch" { 
      "_pi"=P000011010000000100100100010100111001010; }
   Call "allclock_capture" { 
      "_pi"=P000010001001100001011110000000011001010; "_po"=HLLHHHHHHHHHHLLHLLLHHLHLLLLLLLLLLLLHHHHHHLLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 1": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLHLLLHLLLHHLHLHHLHHLHLHHHHHLLHLLHLLLLLHLLLLHHHLLLHHLLLLLLHHLLLHHHLHLLLH; 
      "test_so2"=HLHHLLLLHLLLHHLLHLHHLHLLHLLLLLHHLLLLLLHLHLLLLLHHHHHHHLLHHHLLHHHHHHHHHHLLLHLLLHLLL; 
      "test_si1"=0111110101011011010000101010101000010000110110001011110011000001100010001010011000; 
      "test_si2"=000101111000010100001010010110101001001011101001011100010101011001100011100010001; }
   Call "allclock_launch" { 
      "_pi"=P000101010101001001000110010100011001100; }
   Call "allclock_capture" { 
      "_pi"=P010010100000011010000011111100111100010; "_po"=LHLHHHHHHHHHHHHLHLHLHHLHLLHHLHLHLHLHHHHHHLLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 2": Call "load_unload" { 
      "test_so1"=LLHHLLLLLLHLLLLLLLLLHLHHLHHHHHLHLHHLHLLHLLLLLLLLLHLHHLLHHLLLHHLHHLLLHHLLHHHHHHLLLL; 
      "test_so2"=HLHHLLLHHHLLLLLHHLLHLLLHHLLLHLHHLLLLLLHLLLLLHLHHHLHHLHLLHHLHHHHLHLLLHHLLLLLLLLLLL; 
      "test_si1"=1111001011011101000001000111101111001011010001110111111111010100101110001110100000; 
      "test_si2"=000011000000001110100110011001011101000001101111011111100111111000000100111111101; }
   Call "allclock_launch" { 
      "_pi"=P000011010001000010010001111100100110010; }
   Call "allclock_capture" { 
      "_pi"=P010010000000101011000010110000111001100; "_po"=HLHLHHHHHHHHHHHHHHHHHHHHHLLLLLLHLHLHHHHHHLLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 3": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLLLHLLLHLLLHLHLLLLHLLLLLLLHLLHLLLLHLLHHLLLHHLHLLLLLHHLLLLHHHHLLHLLHHLLLLL; 
      "test_so2"=LLHHLLLLHHLLHHLLLLLHLHLLLLHLLHHHLHLHLLHLLHLLHLHHHHHHHLLHLHHLHHHHHLLHHHLHLHHLHLLLL; 
      "test_si1"=1110101101010001100110001110011101001100000010101000111000000001101010011101001001; 
      "test_si2"=001011000100110101100000100010101000100011011111001011010101000011101010110010001; }
   Call "allclock_launch" { 
      "_pi"=P011111100000101011000111011101111001100; }
   Call "allclock_capture" { 
      "_pi"=P001010010011111011111100111101000010010; "_po"=HLLHHHHHHHHHHHHHHLHHHLHHLLLLLLLLLLLHHHHHHLLHHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 4": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLHLLHLLLLHHHLLLLLLLLLLLLLLLLHHHLLHLHLLHLLHLLLLLLLHLLHLLHLLHHHHHLLLLLLLH; 
      "test_so2"=LHLHLLLLHHHLLLLLLHHHLLLLHLLLLLLHHLHHHLHLLLLHHHLLHHLLHHLHHLLLLHHLHHLHHHHLLHLLLLLLL; 
      "test_si1"=0010011000011001111000001111110010011100010001011111010011100001100100001111011101; 
      "test_si2"=100001000101011011100000000011100110111101110100110001001101101011001000110001010; }
   Call "allclock_launch" { 
      "_pi"=P010111001001001001000111011111010011000; }
   Call "allclock_capture" { 
      "_pi"=P011010100000100100101001001111000001110; "_po"=LHHLHHHHHHHHHLLHLHHHHHLLLLLLLLLLLLLLLHHHHHLHHHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 5": Call "load_unload" { 
      "test_so1"=HLLHLLLLLHHLLLLLLLLLHLLLLLLLLLHLHLLLLLLHHLLLLHLHLHHHLLLLHHLLLLLHHLLHLHHLHHHLHHLHLH; 
      "test_so2"=LHHLLHLLHHLHLHLLHLLHHHLLLHLLHLHLLHHLLLHHHLLLLLLLHHLLLLHHHLLLLHLLLHLHHHHLHHLLHHLLL; 
      "test_si1"=0110110011000011001110011011000110010100010010101101011110011100000101111101001101; 
      "test_si2"=111111011000001011000000100000100110111110111000001010100101001001011010110000010; }
   Call "allclock_launch" { 
      "_pi"=P010110100111000101000011100011110101010; }
   Call "allclock_capture" { 
      "_pi"=P011011000000011111001101110010100101110; "_po"=HLHLHHHHHHHHHHLLLHHLHLHLLLLLLLLLLLLLLHHHHHLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 6": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLHLLLLLLHHLLLLLLLLLLLLLLLLLLLLLLHLHLLLLHLLLLLLLLLLLLLHLHLHHHHLLLHLLHLH; 
      "test_so2"=HHHHLLLHHLLLLHLHLLHHLHLHLHLLHLHLLLHLLLHHHLLLLLLLHHHLHLLLHLLLLHLLLHLLHLLLLHLLLHLLL; 
      "test_si1"=0100101111101001111000111001110000011111110101011111110010100010101010110000111100; 
      "test_si2"=001000001000011111100000010110010110010010100100011000011110100000100000011001001; }
   Call "allclock_launch" { 
      "_pi"=P001101000011001101100011110001110110000; }
   Call "allclock_capture" { 
      "_pi"=P001011110101110010111101011100101010010; "_po"=LLHLHHHHHHHHHHLLLLLLHHHHHLLLLLLLLLLLLHHHHHLHHHLLHLH; }
   Ann {* fast_sequential *}
   "pattern 7": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLLLLLLLLLLLLLLLLLLLLLLLHLLHHHLHLHLLHHHLLLLLLLLLHLHHHLLHHHLLLLLHLHLL; 
      "test_so2"=LLLHLHLHHHHLHHLHLLLLLHLHHLLLLHHHLHHHLHHHLHHLHLLLLHHHHHHLLHLLLHHLLLLHLHLHLLHHHLLLL; 
      "test_si1"=0101100111001001001000111111100000001010101100110010100100001111111110011101100111; 
      "test_si2"=110101101010111000000001111001001111011111000010110011000000010111010011000101101; }
   Call "allclock_launch" { 
      "_pi"=P000101011101110100101100101000100000100; }
   Call "allclock_capture" { 
      "_pi"=P000110101010100000011111011001010101010; "_po"=LLHLHHHHHHHHHLLHLHHHHHHHHLLLLLLLLLLHHHHHHLLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 8": Call "load_unload" { 
      "test_so1"=LLLHLHLLLLHLLLLLLLLLHLLLLLLLLLHLHLLHLHLHLLLHLLLHLLHHLLHLHLLLLHHHHLHHHHLHHHHLLLHHHH; 
      "test_so2"=LLHHLLLLHHLLLHLHHLLHLHLLLLLLHHHHLHLHLLHLLHLLHLHHLHHHHLLHHHLLHHHLHHHLHHLHLHHLHHLLL; 
      "test_si1"=1001001011001111110101111000100011011011111100111101011011110110010000000110010010; 
      "test_si2"=100000100100011000001010100110000101011110110100111110010011011111001100110011010; }
   Call "allclock_launch" { 
      "_pi"=P001011011000011010010100000001111101000; }
   Call "allclock_capture" { 
      "_pi"=P011011001100010100001100010101001101100; "_po"=LLHLHHHHHHHHHHLLLLLLHLLLLLLLLLLLLLLHHHHHHLLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 9": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLHLLLHLLLHLLHLLLLHLLLLHLHHLHHLLLLLHLHHLHHHHLLLLHLLHLLHHHLLHLHHHLHLL; 
      "test_so2"=LLHHLLLHHHLLHHLLLHHHLHLHHHLLLLLLLLLHLLHLLLLLLLHHHLHLLLLLHHHLHHHLHHHLLHLLLLLLHLLLL; 
      "test_si1"=1011000110110011000001011110000111101010011110111101001000101101010000000011100010; 
      "test_si2"=100111011100111011100010000000100010011101010001000011001011111111111011001111011; }
   Call "allclock_launch" { 
      "_pi"=P010100101000100000111011001101111001110; }
   Call "allclock_capture" { 
      "_pi"=P001100011011110100100010110010110010000; "_po"=HLLHLHLLHLHHHHHHHHHLLHHHHLLLLHHLHLLLLHHHHHLHHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 10": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLHLLLLLLLHLLLHLLLLLHLHLLHLHLHHHLHLLLHHHHLHHLHHLHHLHLHLLLLLLHLLHHLLLHHLL; 
      "test_so2"=LLHHLLLHHHLLLLHHLLLHLLLHLHLLHHHHLHLHLLHLLHLLHLLHHHHHHHHHHLLLLHHLLHHLHLLHLLHLHLLLL; 
      "test_si1"=0000010111000111000100101001101011010100100001100010111101100010011100000011111111; 
      "test_si2"=111000001010110010100010010110110101101010101010101010111111000000101010010010000; }
   Call "allclock_launch" { 
      "_pi"=P010000101010010010000011110111110110110; }
   Call "allclock_capture" { 
      "_pi"=P011110111010001001011100110111101110110; "_po"=LLHLHHHHHHHHHHLLLLHLHHHHHLLLLLLLLLLLLHHHHHLHHHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 11": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLHLLLHLHLLLLLLLHLHLLHLHLHHHLLLHHLLHHLHLHLHHLLHHHLHLHHHHHLLHHLHHHHHH; 
      "test_so2"=LLLHLHLHLHHLLHLHLLLHLHLHHLLLLHHHHHHHHLHLLHHLHLLLHHHHHHHLLLLLLHHLLLLHLLLHLLHLLLLLL; 
      "test_si1"=1111111101110001100001100101101011110101010110001100001100100101000001101010111000; 
      "test_si2"=101000001010011101000101001110001101001010011100100101000100011011101001011010111; }
   Call "allclock_launch" { 
      "_pi"=P000101111100101011000011111001110100110; }
   Call "allclock_capture" { 
      "_pi"=P001010101011011011100101110000110100000; "_po"=LLHLHHHHHHHHHLHHHLHHHHHHHLLLLLLLLLLLLHHHHHLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 12": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLLLLLHLHLHLLHLLLLHLLLLHLHHLLHHLLLLHLLLLHHHLLLHLLHHLLLHHHLHHLHLHLLLL; 
      "test_so2"=LLHHLHLLHHHLLLLHHLLHLLHLHHLLLHHHHHHHHLHLLHLHHLLLLHHHHHLHHHLLLHHLLHLLHLLHLHHLLHLLL; 
      "test_si1"=1010110100111001001000111100011010000100110110010010011101010000111111001000100101; 
      "test_si2"=010000111000000110100000011110111000011011100100011101100101101101010010010100010; }
   Call "allclock_launch" { 
      "_pi"=P001001101111101011100110110111011100110; }
   Call "allclock_capture" { 
      "_pi"=P011110110101000011011100010110010011000; "_po"=LLHLHLHHHHHHHLLHLHHHLHHHHLLLLLLLLLLHHLLHHLLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 13": Call "load_unload" { 
      "test_so1"=LLLHHLLLLLHLLLLLLLLLHLHLLLLLLLLLLLLLLLLLHHHHHLLHLHHLLLHLLHLLHLLLHLHHHHHLHLLLHLHHLH; 
      "test_so2"=LLHHLLLLHHLLLHHHHLLHLHLLLHLLHHHHLHLHLLLLLHLLHHLHHHHHHLLHHHLLLHHLHHHLHHLHLHHLLLLLL; 
      "test_si1"=1001101110011111000110000011110111100110001000000111100110101111001010100010100110; 
      "test_si2"=110100100000000001110000010010011111110110010011101010101110101111101000100011010; }
   Call "allclock_launch" { 
      "_pi"=P010000001100010110000011001011101000110; }
   Call "allclock_capture" { 
      "_pi"=P011110001011111111110010110111000001100; "_po"=LLHLHHHHHHHHHLLLLLLLHHHHHLLLLLLLLLLLLHHHHHLHHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 14": Call "load_unload" { 
      "test_so1"=LLLHHLLLLLHLLLLLHHLLHHLLLLLLLLLLHLLHLHHHHLLLLLLLLHHHHLHLHLLLLHHHLLHLHHHLLHLLHLHHHL; 
      "test_so2"=LLHHLLLHHHLLHHLLHLLHLHLHHHHLHHHHLHLHLLHLLHLLHLLHLHHHHHHLHLLLLHHHLHHHHLLHLHHLHHLLL; 
      "test_si1"=1111011000111010000100011111110101011011110101010111110010011011100111011101110100; 
      "test_si2"=101000001100010101111000010011110001100010110010011111100101100111110111100101101; }
   Call "allclock_launch" { 
      "_pi"=P010001011101010010000000000110110000000; }
   Call "allclock_capture" { 
      "_pi"=P001011111000010001010000000101011110000; "_po"=LLHLHHHHHHHHHHLLLLLLHHHHHLLLLLLLLLLHHHHHHLLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 15": Call "load_unload" { 
      "test_so1"=LLLHLLLLHLHLLLLLLLLLHLHLLLLHLLHLLLLLLHLHHHLHLHHHLHHHHLHLLLLLHLHHHHLHHHHHHHHHLHLHLL; 
      "test_so2"=LLHHLLLHHHLLHHLHLLLHLHLHHLLLHHHHLHLHLLHLLHLLHLHHHHHHHHLHHLHLHHHLHHHHHHLHLLHLHLLLL; 
      "test_si1"=0000111000011111100110000001100000000110100101000100111010001111100000000011000101; 
      "test_si2"=001101001000001011111011000000001110110011011010101100111101001011101011000111111; }
   Call "allclock_launch" { 
      "_pi"=P001000001001001110001010011000011001010; }
   Call "allclock_capture" { 
      "_pi"=P000101001100100000111110000111010110110; "_po"=LLHLHHHHHHHHHLHHHHLHHHLHLLLLLLLLLLLLLHHHHHLHHHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 16": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHLLLLLHLLHHHLLHLLHLLLLLLLHLHHLLLHHLHLLLLLLHLHHLLLLLHHHLHLLHLLLLLLHLLHHLH; 
      "test_so2"=HLHHLLLLHHLLHLLHHLLHLLLLLHLLHLLLLLLLLLHLLLLLHLLHHLHHLHHLHHLLLHHHLHLHHLLLLLLLHLLLL; 
      "test_si1"=1000001010110000000100111111011000000110110010100001000011111111101000010111100111; 
      "test_si2"=101101101011101111001101010110011000000011011100001110001111011100110011110100100; }
   Call "allclock_launch" { 
      "_pi"=P001110100000001001001101011000011100000; }
   Call "allclock_capture" { 
      "_pi"=P011100000100001100100010011111010001100; "_po"=HLHLHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHLLLHHHHHLHHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 17": Call "load_unload" { 
      "test_so1"=LLLHLLLLLLHHLLLLLLLLHLLLHLLHLLHLHLLHLLHLHLHLHLHLLHLHLLLHHHLLLHHHLLHLLLHHLLHHHLHHHH; 
      "test_so2"=LLHHLLLLHHLLLLLHHLLHLLLLLLLLHHHHLHLHLLHLLHLLHLLHHHHHHHHLLHLLLHHLLLHHHLLHHHHLLHHLL; 
      "test_si1"=0110111010110000010001000101010110100000110111100110110100100001000011100001010111; 
      "test_si2"=000101000000111110100011101101010010001100101001001001101010011001001011101000001; }
   Call "allclock_launch" { 
      "_pi"=P000101111001010100111101011011100101000; }
   Call "allclock_capture" { 
      "_pi"=P001011101010110100000100011101001011000; "_po"=LLLHHHHHHHHHHLLLLHLLHHHHHHLLLLLLLLLLLHHHHHLHHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 18": Call "load_unload" { 
      "test_so1"=LLLHLLLHLLHLLLHLLLLLHLLLLLLHLLHLLLLLLHLHHLLHHHHLLHHLHLHLLLLLLLLHHHLLHHHLLHHHLHLHHH; 
      "test_so2"=LLHHLLLHHHLLHHLLHLLHLHHHLLHLHHHHLHLHLLHLLHLLHLLHLHHHHLHHHLLLLHHLLLLLHLLHLHHLLLLLL; 
      "test_si1"=1110001111100110010011000001101110110000000101100110100010100101100111000010001101; 
      "test_si2"=001101100010111010011111001010111001011000010110101001101001011100010111011100111; }
   Call "allclock_launch" { 
      "_pi"=P010100011101000101101100100101101001100; }
   Call "allclock_capture" { 
      "_pi"=P000100110000001111110111010011110000010; "_po"=LHLHHHHHHHHHHHLLLLLLHHHHHLLLLLLLLLLLLHHHHHLHHHHHHLH; }
   Ann {* fast_sequential *}
   "end 18 unload": Call "load_unload" { 
      "test_so1"=LLHHLLHLLLHLLLLLHLLLHHHLHLLHLLHLLLLHLLLLLHLHLHHLLLHLHLHHLLLLHHLHHLLHHLLLLLHHLLHHLH; 
      "test_so2"=LLHHLLLHHHLLHHLLLLLHLHLHHHLLHHHHLHLHLLHLLHLLHLLHHHHHHLHHLLLLLHHHLHHLHLLHLLHLLLLLL; }
}

// Patterns reference 80 V statements, generating 1700 test cycles
