--------------------------------------------Informacje-------------------------
* RISC
* 8 bit
* 16 op
* 4 Register
* 1 and 2 OP Register
---------------------------------------------OP--------------------------------
0. D -> R
1. R -> M
2. M -> R
3. ALU
4. R -> D
5. GET
6. OUT
7. ADC
8. DAC
9. IF
A. JMP
B.
C.
D. NULL
E. STOP
F. SLEEP
-----------------------------------------OPIS---------------------------------
0. OP - Register - Data
1. OP - R - M(location)
2. OP - R - M(location)
-----------------------------------------------ALU----------------------------
0. A
1. not A
2. AND
3. OR
4. XOR
5. NAND
6. NOR
7. ff
8. 00
9. ADD
A. Sub
B. Mult
C. Devider
D.
F.
