Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 4124346f486844b0bfb13c874cefea8d --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot output_behav xil_defaultlib.output -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal hwdata [/root/github/Col216_assignments/A6_ahb_lite_bus/lab6/lab6.srcs/sources_1/imports/A6/output.vhd:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.output
Built simulation snapshot output_behav
