<profile>

<section name = "Vivado HLS Report for 'slide_window'" level="0">
<item name = "Date">Tue Jul 16 08:53:14 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">yolo_conv_fp_2019_64</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.756, 2.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 3, 3, 3, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 0, 0, 138, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 84, -</column>
<column name="Register">-, -, 135, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln271_fu_139_p2">*, 0, 0, 51, 4, 9</column>
<column name="add_ln1353_1_fu_183_p2">+, 0, 0, 15, 9, 2</column>
<column name="add_ln1353_fu_161_p2">+, 0, 0, 15, 9, 1</column>
<column name="add_ln271_1_fu_171_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln271_2_fu_193_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln271_fu_149_p2">+, 0, 0, 17, 13, 13</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="line_buff_val_0_V_address0">15, 3, 12, 36</column>
<column name="line_buff_val_1_V_address0">15, 3, 12, 36</column>
<column name="line_buff_val_2_V_address0">15, 3, 12, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln271_2_reg_289">13, 0, 13, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_port_reg_conv_count_V">9, 0, 9, 0</column>
<column name="line_buff_val_0_V_l_1_reg_299">16, 0, 16, 0</column>
<column name="line_buff_val_0_V_l_reg_294">16, 0, 16, 0</column>
<column name="line_buff_val_1_V_l_1_reg_324">16, 0, 16, 0</column>
<column name="line_buff_val_1_V_l_reg_319">16, 0, 16, 0</column>
<column name="line_buff_val_2_V_l_1_reg_334">16, 0, 16, 0</column>
<column name="line_buff_val_2_V_l_reg_329">16, 0, 16, 0</column>
<column name="mul_ln271_reg_252">12, 0, 13, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_1">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_2">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_3">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_4">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_5">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_6">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_7">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="ap_return_8">out, 16, ap_ctrl_hs, slide_window, return value</column>
<column name="conv_count_V">in, 9, ap_none, conv_count_V, scalar</column>
<column name="line_buff_val_0_V_address0">out, 12, ap_memory, line_buff_val_0_V, array</column>
<column name="line_buff_val_0_V_ce0">out, 1, ap_memory, line_buff_val_0_V, array</column>
<column name="line_buff_val_0_V_q0">in, 16, ap_memory, line_buff_val_0_V, array</column>
<column name="line_buff_val_0_V_address1">out, 12, ap_memory, line_buff_val_0_V, array</column>
<column name="line_buff_val_0_V_ce1">out, 1, ap_memory, line_buff_val_0_V, array</column>
<column name="line_buff_val_0_V_q1">in, 16, ap_memory, line_buff_val_0_V, array</column>
<column name="line_buff_val_1_V_address0">out, 12, ap_memory, line_buff_val_1_V, array</column>
<column name="line_buff_val_1_V_ce0">out, 1, ap_memory, line_buff_val_1_V, array</column>
<column name="line_buff_val_1_V_q0">in, 16, ap_memory, line_buff_val_1_V, array</column>
<column name="line_buff_val_1_V_address1">out, 12, ap_memory, line_buff_val_1_V, array</column>
<column name="line_buff_val_1_V_ce1">out, 1, ap_memory, line_buff_val_1_V, array</column>
<column name="line_buff_val_1_V_q1">in, 16, ap_memory, line_buff_val_1_V, array</column>
<column name="line_buff_val_2_V_address0">out, 12, ap_memory, line_buff_val_2_V, array</column>
<column name="line_buff_val_2_V_ce0">out, 1, ap_memory, line_buff_val_2_V, array</column>
<column name="line_buff_val_2_V_q0">in, 16, ap_memory, line_buff_val_2_V, array</column>
<column name="line_buff_val_2_V_address1">out, 12, ap_memory, line_buff_val_2_V, array</column>
<column name="line_buff_val_2_V_ce1">out, 1, ap_memory, line_buff_val_2_V, array</column>
<column name="line_buff_val_2_V_q1">in, 16, ap_memory, line_buff_val_2_V, array</column>
<column name="line_buff_val_V_offset">in, 4, ap_none, line_buff_val_V_offset, scalar</column>
</table>
</item>
</section>
</profile>
