<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1287' ll='1291' type='bool llvm::TargetInstrInfo::shouldScheduleLoadsNear(llvm::SDNode * Load1, llvm::SDNode * Load2, int64_t Offset1, int64_t Offset2, unsigned int NumLoads) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1279'>/// This is a used by the pre-regalloc scheduler to determine (in conjunction
  /// with areLoadsFromSameBasePtr) if two loads should be scheduled together.
  /// On some targets if two loads are loading from
  /// addresses in the same cache line, it&apos;s better if they are scheduled
  /// together. This function takes two integers that represent the load offsets
  /// from the common base address. It returns true if it decides it&apos;s desirable
  /// to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that
  /// have already been scheduled after Load1.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='277' u='c' c='_ZN4llvm18ScheduleDAGSDNodes23ClusterNeighboringLoadsEPNS_6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='484' c='_ZNK4llvm11SIInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2005' c='_ZNK4llvm16ARMBaseInstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6737' c='_ZNK4llvm12X86InstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj'/>
