# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_0_1" --include "/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../project_1.srcs/sources_1/ip/FIFO_10/sim/FIFO_10.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_0_1" --include "/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sawn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_swn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sbn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_m00s2a_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_0_1" --include "/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0_M_AXIS.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/5920/hdl/data_transfer_v1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_data_transfer_0_0/sim/design_1_data_transfer_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_1.srcs/sources_1/new/DDMTD_Sampler.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../project_1.srcs/sources_1/new/main.v" \
"../../../../project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" \
"../../../../project_1.srcs/sim_1/new/testbench_fifochain.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
